
servo_motor_new_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4c8  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  0810a768  0810a768  0001a768  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810ac44  0810ac44  0001ac44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810ac4c  0810ac4c  0001ac4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0810ac50  0810ac50  0001ac50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e4  10000000  0810ac54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000110  100001e4  0810ae38  000201e4  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  100002f4  0810ae38  000202f4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 10 .debug_info   00017006  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002668  00000000  00000000  0003721a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001180  00000000  00000000  00039888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001088  00000000  00000000  0003aa08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003b7f5  00000000  00000000  0003ba90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001627c  00000000  00000000  00077285  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0018a31f  00000000  00000000  0008d501  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00217820  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005fa0  00000000  00000000  00217870  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	100001e4 	.word	0x100001e4
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810a750 	.word	0x0810a750

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	100001e8 	.word	0x100001e8
 81002dc:	0810a750 	.word	0x0810a750

081002e0 <strlen>:
 81002e0:	4603      	mov	r3, r0
 81002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 81002e6:	2a00      	cmp	r2, #0
 81002e8:	d1fb      	bne.n	81002e2 <strlen+0x2>
 81002ea:	1a18      	subs	r0, r3, r0
 81002ec:	3801      	subs	r0, #1
 81002ee:	4770      	bx	lr

081002f0 <memchr>:
 81002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002f4:	2a10      	cmp	r2, #16
 81002f6:	db2b      	blt.n	8100350 <memchr+0x60>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	d008      	beq.n	8100310 <memchr+0x20>
 81002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100302:	3a01      	subs	r2, #1
 8100304:	428b      	cmp	r3, r1
 8100306:	d02d      	beq.n	8100364 <memchr+0x74>
 8100308:	f010 0f07 	tst.w	r0, #7
 810030c:	b342      	cbz	r2, 8100360 <memchr+0x70>
 810030e:	d1f6      	bne.n	81002fe <memchr+0xe>
 8100310:	b4f0      	push	{r4, r5, r6, r7}
 8100312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810031a:	f022 0407 	bic.w	r4, r2, #7
 810031e:	f07f 0700 	mvns.w	r7, #0
 8100322:	2300      	movs	r3, #0
 8100324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100328:	3c08      	subs	r4, #8
 810032a:	ea85 0501 	eor.w	r5, r5, r1
 810032e:	ea86 0601 	eor.w	r6, r6, r1
 8100332:	fa85 f547 	uadd8	r5, r5, r7
 8100336:	faa3 f587 	sel	r5, r3, r7
 810033a:	fa86 f647 	uadd8	r6, r6, r7
 810033e:	faa5 f687 	sel	r6, r5, r7
 8100342:	b98e      	cbnz	r6, 8100368 <memchr+0x78>
 8100344:	d1ee      	bne.n	8100324 <memchr+0x34>
 8100346:	bcf0      	pop	{r4, r5, r6, r7}
 8100348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810034c:	f002 0207 	and.w	r2, r2, #7
 8100350:	b132      	cbz	r2, 8100360 <memchr+0x70>
 8100352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100356:	3a01      	subs	r2, #1
 8100358:	ea83 0301 	eor.w	r3, r3, r1
 810035c:	b113      	cbz	r3, 8100364 <memchr+0x74>
 810035e:	d1f8      	bne.n	8100352 <memchr+0x62>
 8100360:	2000      	movs	r0, #0
 8100362:	4770      	bx	lr
 8100364:	3801      	subs	r0, #1
 8100366:	4770      	bx	lr
 8100368:	2d00      	cmp	r5, #0
 810036a:	bf06      	itte	eq
 810036c:	4635      	moveq	r5, r6
 810036e:	3803      	subeq	r0, #3
 8100370:	3807      	subne	r0, #7
 8100372:	f015 0f01 	tst.w	r5, #1
 8100376:	d107      	bne.n	8100388 <memchr+0x98>
 8100378:	3001      	adds	r0, #1
 810037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810037e:	bf02      	ittt	eq
 8100380:	3001      	addeq	r0, #1
 8100382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100386:	3001      	addeq	r0, #1
 8100388:	bcf0      	pop	{r4, r5, r6, r7}
 810038a:	3801      	subs	r0, #1
 810038c:	4770      	bx	lr
 810038e:	bf00      	nop

08100390 <__aeabi_drsub>:
 8100390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8100394:	e002      	b.n	810039c <__adddf3>
 8100396:	bf00      	nop

08100398 <__aeabi_dsub>:
 8100398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0810039c <__adddf3>:
 810039c:	b530      	push	{r4, r5, lr}
 810039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003a6:	ea94 0f05 	teq	r4, r5
 81003aa:	bf08      	it	eq
 81003ac:	ea90 0f02 	teqeq	r0, r2
 81003b0:	bf1f      	itttt	ne
 81003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003c2:	f000 80e2 	beq.w	810058a <__adddf3+0x1ee>
 81003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ce:	bfb8      	it	lt
 81003d0:	426d      	neglt	r5, r5
 81003d2:	dd0c      	ble.n	81003ee <__adddf3+0x52>
 81003d4:	442c      	add	r4, r5
 81003d6:	ea80 0202 	eor.w	r2, r0, r2
 81003da:	ea81 0303 	eor.w	r3, r1, r3
 81003de:	ea82 0000 	eor.w	r0, r2, r0
 81003e2:	ea83 0101 	eor.w	r1, r3, r1
 81003e6:	ea80 0202 	eor.w	r2, r0, r2
 81003ea:	ea81 0303 	eor.w	r3, r1, r3
 81003ee:	2d36      	cmp	r5, #54	; 0x36
 81003f0:	bf88      	it	hi
 81003f2:	bd30      	pophi	{r4, r5, pc}
 81003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 81003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8100400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100404:	d002      	beq.n	810040c <__adddf3+0x70>
 8100406:	4240      	negs	r0, r0
 8100408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8100410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100418:	d002      	beq.n	8100420 <__adddf3+0x84>
 810041a:	4252      	negs	r2, r2
 810041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100420:	ea94 0f05 	teq	r4, r5
 8100424:	f000 80a7 	beq.w	8100576 <__adddf3+0x1da>
 8100428:	f1a4 0401 	sub.w	r4, r4, #1
 810042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100430:	db0d      	blt.n	810044e <__adddf3+0xb2>
 8100432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100436:	fa22 f205 	lsr.w	r2, r2, r5
 810043a:	1880      	adds	r0, r0, r2
 810043c:	f141 0100 	adc.w	r1, r1, #0
 8100440:	fa03 f20e 	lsl.w	r2, r3, lr
 8100444:	1880      	adds	r0, r0, r2
 8100446:	fa43 f305 	asr.w	r3, r3, r5
 810044a:	4159      	adcs	r1, r3
 810044c:	e00e      	b.n	810046c <__adddf3+0xd0>
 810044e:	f1a5 0520 	sub.w	r5, r5, #32
 8100452:	f10e 0e20 	add.w	lr, lr, #32
 8100456:	2a01      	cmp	r2, #1
 8100458:	fa03 fc0e 	lsl.w	ip, r3, lr
 810045c:	bf28      	it	cs
 810045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100462:	fa43 f305 	asr.w	r3, r3, r5
 8100466:	18c0      	adds	r0, r0, r3
 8100468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100470:	d507      	bpl.n	8100482 <__adddf3+0xe6>
 8100472:	f04f 0e00 	mov.w	lr, #0
 8100476:	f1dc 0c00 	rsbs	ip, ip, #0
 810047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8100482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8100486:	d31b      	bcc.n	81004c0 <__adddf3+0x124>
 8100488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 810048c:	d30c      	bcc.n	81004a8 <__adddf3+0x10c>
 810048e:	0849      	lsrs	r1, r1, #1
 8100490:	ea5f 0030 	movs.w	r0, r0, rrx
 8100494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8100498:	f104 0401 	add.w	r4, r4, #1
 810049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 81004a4:	f080 809a 	bcs.w	81005dc <__adddf3+0x240>
 81004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 81004ac:	bf08      	it	eq
 81004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004b2:	f150 0000 	adcs.w	r0, r0, #0
 81004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004ba:	ea41 0105 	orr.w	r1, r1, r5
 81004be:	bd30      	pop	{r4, r5, pc}
 81004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004c4:	4140      	adcs	r0, r0
 81004c6:	eb41 0101 	adc.w	r1, r1, r1
 81004ca:	3c01      	subs	r4, #1
 81004cc:	bf28      	it	cs
 81004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 81004d2:	d2e9      	bcs.n	81004a8 <__adddf3+0x10c>
 81004d4:	f091 0f00 	teq	r1, #0
 81004d8:	bf04      	itt	eq
 81004da:	4601      	moveq	r1, r0
 81004dc:	2000      	moveq	r0, #0
 81004de:	fab1 f381 	clz	r3, r1
 81004e2:	bf08      	it	eq
 81004e4:	3320      	addeq	r3, #32
 81004e6:	f1a3 030b 	sub.w	r3, r3, #11
 81004ea:	f1b3 0220 	subs.w	r2, r3, #32
 81004ee:	da0c      	bge.n	810050a <__adddf3+0x16e>
 81004f0:	320c      	adds	r2, #12
 81004f2:	dd08      	ble.n	8100506 <__adddf3+0x16a>
 81004f4:	f102 0c14 	add.w	ip, r2, #20
 81004f8:	f1c2 020c 	rsb	r2, r2, #12
 81004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8100500:	fa21 f102 	lsr.w	r1, r1, r2
 8100504:	e00c      	b.n	8100520 <__adddf3+0x184>
 8100506:	f102 0214 	add.w	r2, r2, #20
 810050a:	bfd8      	it	le
 810050c:	f1c2 0c20 	rsble	ip, r2, #32
 8100510:	fa01 f102 	lsl.w	r1, r1, r2
 8100514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100518:	bfdc      	itt	le
 810051a:	ea41 010c 	orrle.w	r1, r1, ip
 810051e:	4090      	lslle	r0, r2
 8100520:	1ae4      	subs	r4, r4, r3
 8100522:	bfa2      	ittt	ge
 8100524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100528:	4329      	orrge	r1, r5
 810052a:	bd30      	popge	{r4, r5, pc}
 810052c:	ea6f 0404 	mvn.w	r4, r4
 8100530:	3c1f      	subs	r4, #31
 8100532:	da1c      	bge.n	810056e <__adddf3+0x1d2>
 8100534:	340c      	adds	r4, #12
 8100536:	dc0e      	bgt.n	8100556 <__adddf3+0x1ba>
 8100538:	f104 0414 	add.w	r4, r4, #20
 810053c:	f1c4 0220 	rsb	r2, r4, #32
 8100540:	fa20 f004 	lsr.w	r0, r0, r4
 8100544:	fa01 f302 	lsl.w	r3, r1, r2
 8100548:	ea40 0003 	orr.w	r0, r0, r3
 810054c:	fa21 f304 	lsr.w	r3, r1, r4
 8100550:	ea45 0103 	orr.w	r1, r5, r3
 8100554:	bd30      	pop	{r4, r5, pc}
 8100556:	f1c4 040c 	rsb	r4, r4, #12
 810055a:	f1c4 0220 	rsb	r2, r4, #32
 810055e:	fa20 f002 	lsr.w	r0, r0, r2
 8100562:	fa01 f304 	lsl.w	r3, r1, r4
 8100566:	ea40 0003 	orr.w	r0, r0, r3
 810056a:	4629      	mov	r1, r5
 810056c:	bd30      	pop	{r4, r5, pc}
 810056e:	fa21 f004 	lsr.w	r0, r1, r4
 8100572:	4629      	mov	r1, r5
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f094 0f00 	teq	r4, #0
 810057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 810057e:	bf06      	itte	eq
 8100580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8100584:	3401      	addeq	r4, #1
 8100586:	3d01      	subne	r5, #1
 8100588:	e74e      	b.n	8100428 <__adddf3+0x8c>
 810058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810058e:	bf18      	it	ne
 8100590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100594:	d029      	beq.n	81005ea <__adddf3+0x24e>
 8100596:	ea94 0f05 	teq	r4, r5
 810059a:	bf08      	it	eq
 810059c:	ea90 0f02 	teqeq	r0, r2
 81005a0:	d005      	beq.n	81005ae <__adddf3+0x212>
 81005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005a6:	bf04      	itt	eq
 81005a8:	4619      	moveq	r1, r3
 81005aa:	4610      	moveq	r0, r2
 81005ac:	bd30      	pop	{r4, r5, pc}
 81005ae:	ea91 0f03 	teq	r1, r3
 81005b2:	bf1e      	ittt	ne
 81005b4:	2100      	movne	r1, #0
 81005b6:	2000      	movne	r0, #0
 81005b8:	bd30      	popne	{r4, r5, pc}
 81005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005be:	d105      	bne.n	81005cc <__adddf3+0x230>
 81005c0:	0040      	lsls	r0, r0, #1
 81005c2:	4149      	adcs	r1, r1
 81005c4:	bf28      	it	cs
 81005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 81005ca:	bd30      	pop	{r4, r5, pc}
 81005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 81005d0:	bf3c      	itt	cc
 81005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 81005d6:	bd30      	popcc	{r4, r5, pc}
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 81005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 81005e4:	f04f 0000 	mov.w	r0, #0
 81005e8:	bd30      	pop	{r4, r5, pc}
 81005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ee:	bf1a      	itte	ne
 81005f0:	4619      	movne	r1, r3
 81005f2:	4610      	movne	r0, r2
 81005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 81005f8:	bf1c      	itt	ne
 81005fa:	460b      	movne	r3, r1
 81005fc:	4602      	movne	r2, r0
 81005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100602:	bf06      	itte	eq
 8100604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100608:	ea91 0f03 	teqeq	r1, r3
 810060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8100610:	bd30      	pop	{r4, r5, pc}
 8100612:	bf00      	nop

08100614 <__aeabi_ui2d>:
 8100614:	f090 0f00 	teq	r0, #0
 8100618:	bf04      	itt	eq
 810061a:	2100      	moveq	r1, #0
 810061c:	4770      	bxeq	lr
 810061e:	b530      	push	{r4, r5, lr}
 8100620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100628:	f04f 0500 	mov.w	r5, #0
 810062c:	f04f 0100 	mov.w	r1, #0
 8100630:	e750      	b.n	81004d4 <__adddf3+0x138>
 8100632:	bf00      	nop

08100634 <__aeabi_i2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 810064c:	bf48      	it	mi
 810064e:	4240      	negmi	r0, r0
 8100650:	f04f 0100 	mov.w	r1, #0
 8100654:	e73e      	b.n	81004d4 <__adddf3+0x138>
 8100656:	bf00      	nop

08100658 <__aeabi_f2d>:
 8100658:	0042      	lsls	r2, r0, #1
 810065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100666:	bf1f      	itttt	ne
 8100668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 810066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8100670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8100674:	4770      	bxne	lr
 8100676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 810067a:	bf08      	it	eq
 810067c:	4770      	bxeq	lr
 810067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8100682:	bf04      	itt	eq
 8100684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8100688:	4770      	bxeq	lr
 810068a:	b530      	push	{r4, r5, lr}
 810068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8100690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100698:	e71c      	b.n	81004d4 <__adddf3+0x138>
 810069a:	bf00      	nop

0810069c <__aeabi_ul2d>:
 810069c:	ea50 0201 	orrs.w	r2, r0, r1
 81006a0:	bf08      	it	eq
 81006a2:	4770      	bxeq	lr
 81006a4:	b530      	push	{r4, r5, lr}
 81006a6:	f04f 0500 	mov.w	r5, #0
 81006aa:	e00a      	b.n	81006c2 <__aeabi_l2d+0x16>

081006ac <__aeabi_l2d>:
 81006ac:	ea50 0201 	orrs.w	r2, r0, r1
 81006b0:	bf08      	it	eq
 81006b2:	4770      	bxeq	lr
 81006b4:	b530      	push	{r4, r5, lr}
 81006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 81006ba:	d502      	bpl.n	81006c2 <__aeabi_l2d+0x16>
 81006bc:	4240      	negs	r0, r0
 81006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 81006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 81006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ce:	f43f aed8 	beq.w	8100482 <__adddf3+0xe6>
 81006d2:	f04f 0203 	mov.w	r2, #3
 81006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006da:	bf18      	it	ne
 81006dc:	3203      	addne	r2, #3
 81006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006e2:	bf18      	it	ne
 81006e4:	3203      	addne	r2, #3
 81006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 81006ea:	f1c2 0320 	rsb	r3, r2, #32
 81006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 81006f2:	fa20 f002 	lsr.w	r0, r0, r2
 81006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 81006fa:	ea40 000e 	orr.w	r0, r0, lr
 81006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8100702:	4414      	add	r4, r2
 8100704:	e6bd      	b.n	8100482 <__adddf3+0xe6>
 8100706:	bf00      	nop

08100708 <__aeabi_dmul>:
 8100708:	b570      	push	{r4, r5, r6, lr}
 810070a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 810070e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100716:	bf1d      	ittte	ne
 8100718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810071c:	ea94 0f0c 	teqne	r4, ip
 8100720:	ea95 0f0c 	teqne	r5, ip
 8100724:	f000 f8de 	bleq	81008e4 <__aeabi_dmul+0x1dc>
 8100728:	442c      	add	r4, r5
 810072a:	ea81 0603 	eor.w	r6, r1, r3
 810072e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810073a:	bf18      	it	ne
 810073c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100740:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100744:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8100748:	d038      	beq.n	81007bc <__aeabi_dmul+0xb4>
 810074a:	fba0 ce02 	umull	ip, lr, r0, r2
 810074e:	f04f 0500 	mov.w	r5, #0
 8100752:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100756:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 810075a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810075e:	f04f 0600 	mov.w	r6, #0
 8100762:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100766:	f09c 0f00 	teq	ip, #0
 810076a:	bf18      	it	ne
 810076c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100770:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8100774:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8100778:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 810077c:	d204      	bcs.n	8100788 <__aeabi_dmul+0x80>
 810077e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8100782:	416d      	adcs	r5, r5
 8100784:	eb46 0606 	adc.w	r6, r6, r6
 8100788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 810078c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8100790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8100794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8100798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 810079c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 81007a0:	bf88      	it	hi
 81007a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 81007a6:	d81e      	bhi.n	81007e6 <__aeabi_dmul+0xde>
 81007a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 81007ac:	bf08      	it	eq
 81007ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007b2:	f150 0000 	adcs.w	r0, r0, #0
 81007b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007ba:	bd70      	pop	{r4, r5, r6, pc}
 81007bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 81007c0:	ea46 0101 	orr.w	r1, r6, r1
 81007c4:	ea40 0002 	orr.w	r0, r0, r2
 81007c8:	ea81 0103 	eor.w	r1, r1, r3
 81007cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007d0:	bfc2      	ittt	gt
 81007d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007da:	bd70      	popgt	{r4, r5, r6, pc}
 81007dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 81007e0:	f04f 0e00 	mov.w	lr, #0
 81007e4:	3c01      	subs	r4, #1
 81007e6:	f300 80ab 	bgt.w	8100940 <__aeabi_dmul+0x238>
 81007ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 81007ee:	bfde      	ittt	le
 81007f0:	2000      	movle	r0, #0
 81007f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 81007f6:	bd70      	pople	{r4, r5, r6, pc}
 81007f8:	f1c4 0400 	rsb	r4, r4, #0
 81007fc:	3c20      	subs	r4, #32
 81007fe:	da35      	bge.n	810086c <__aeabi_dmul+0x164>
 8100800:	340c      	adds	r4, #12
 8100802:	dc1b      	bgt.n	810083c <__aeabi_dmul+0x134>
 8100804:	f104 0414 	add.w	r4, r4, #20
 8100808:	f1c4 0520 	rsb	r5, r4, #32
 810080c:	fa00 f305 	lsl.w	r3, r0, r5
 8100810:	fa20 f004 	lsr.w	r0, r0, r4
 8100814:	fa01 f205 	lsl.w	r2, r1, r5
 8100818:	ea40 0002 	orr.w	r0, r0, r2
 810081c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8100820:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100828:	fa21 f604 	lsr.w	r6, r1, r4
 810082c:	eb42 0106 	adc.w	r1, r2, r6
 8100830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100834:	bf08      	it	eq
 8100836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810083a:	bd70      	pop	{r4, r5, r6, pc}
 810083c:	f1c4 040c 	rsb	r4, r4, #12
 8100840:	f1c4 0520 	rsb	r5, r4, #32
 8100844:	fa00 f304 	lsl.w	r3, r0, r4
 8100848:	fa20 f005 	lsr.w	r0, r0, r5
 810084c:	fa01 f204 	lsl.w	r2, r1, r4
 8100850:	ea40 0002 	orr.w	r0, r0, r2
 8100854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810085c:	f141 0100 	adc.w	r1, r1, #0
 8100860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100864:	bf08      	it	eq
 8100866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810086a:	bd70      	pop	{r4, r5, r6, pc}
 810086c:	f1c4 0520 	rsb	r5, r4, #32
 8100870:	fa00 f205 	lsl.w	r2, r0, r5
 8100874:	ea4e 0e02 	orr.w	lr, lr, r2
 8100878:	fa20 f304 	lsr.w	r3, r0, r4
 810087c:	fa01 f205 	lsl.w	r2, r1, r5
 8100880:	ea43 0302 	orr.w	r3, r3, r2
 8100884:	fa21 f004 	lsr.w	r0, r1, r4
 8100888:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 810088c:	fa21 f204 	lsr.w	r2, r1, r4
 8100890:	ea20 0002 	bic.w	r0, r0, r2
 8100894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8100898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 810089c:	bf08      	it	eq
 810089e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008a2:	bd70      	pop	{r4, r5, r6, pc}
 81008a4:	f094 0f00 	teq	r4, #0
 81008a8:	d10f      	bne.n	81008ca <__aeabi_dmul+0x1c2>
 81008aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 81008ae:	0040      	lsls	r0, r0, #1
 81008b0:	eb41 0101 	adc.w	r1, r1, r1
 81008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81008b8:	bf08      	it	eq
 81008ba:	3c01      	subeq	r4, #1
 81008bc:	d0f7      	beq.n	81008ae <__aeabi_dmul+0x1a6>
 81008be:	ea41 0106 	orr.w	r1, r1, r6
 81008c2:	f095 0f00 	teq	r5, #0
 81008c6:	bf18      	it	ne
 81008c8:	4770      	bxne	lr
 81008ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 81008ce:	0052      	lsls	r2, r2, #1
 81008d0:	eb43 0303 	adc.w	r3, r3, r3
 81008d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3d01      	subeq	r5, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1c6>
 81008de:	ea43 0306 	orr.w	r3, r3, r6
 81008e2:	4770      	bx	lr
 81008e4:	ea94 0f0c 	teq	r4, ip
 81008e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 81008ec:	bf18      	it	ne
 81008ee:	ea95 0f0c 	teqne	r5, ip
 81008f2:	d00c      	beq.n	810090e <__aeabi_dmul+0x206>
 81008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 81008f8:	bf18      	it	ne
 81008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 81008fe:	d1d1      	bne.n	81008a4 <__aeabi_dmul+0x19c>
 8100900:	ea81 0103 	eor.w	r1, r1, r3
 8100904:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100908:	f04f 0000 	mov.w	r0, #0
 810090c:	bd70      	pop	{r4, r5, r6, pc}
 810090e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100912:	bf06      	itte	eq
 8100914:	4610      	moveq	r0, r2
 8100916:	4619      	moveq	r1, r3
 8100918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091c:	d019      	beq.n	8100952 <__aeabi_dmul+0x24a>
 810091e:	ea94 0f0c 	teq	r4, ip
 8100922:	d102      	bne.n	810092a <__aeabi_dmul+0x222>
 8100924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100928:	d113      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810092a:	ea95 0f0c 	teq	r5, ip
 810092e:	d105      	bne.n	810093c <__aeabi_dmul+0x234>
 8100930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100934:	bf1c      	itt	ne
 8100936:	4610      	movne	r0, r2
 8100938:	4619      	movne	r1, r3
 810093a:	d10a      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810093c:	ea81 0103 	eor.w	r1, r1, r3
 8100940:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100944:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100948:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810094c:	f04f 0000 	mov.w	r0, #0
 8100950:	bd70      	pop	{r4, r5, r6, pc}
 8100952:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100956:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 810095a:	bd70      	pop	{r4, r5, r6, pc}

0810095c <__aeabi_ddiv>:
 810095c:	b570      	push	{r4, r5, r6, lr}
 810095e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8100962:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810096a:	bf1d      	ittte	ne
 810096c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100970:	ea94 0f0c 	teqne	r4, ip
 8100974:	ea95 0f0c 	teqne	r5, ip
 8100978:	f000 f8a7 	bleq	8100aca <__aeabi_ddiv+0x16e>
 810097c:	eba4 0405 	sub.w	r4, r4, r5
 8100980:	ea81 0e03 	eor.w	lr, r1, r3
 8100984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100988:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810098c:	f000 8088 	beq.w	8100aa0 <__aeabi_ddiv+0x144>
 8100990:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100994:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8100998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 810099c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 81009b4:	429d      	cmp	r5, r3
 81009b6:	bf08      	it	eq
 81009b8:	4296      	cmpeq	r6, r2
 81009ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 81009be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 81009c2:	d202      	bcs.n	81009ca <__aeabi_ddiv+0x6e>
 81009c4:	085b      	lsrs	r3, r3, #1
 81009c6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ca:	1ab6      	subs	r6, r6, r2
 81009cc:	eb65 0503 	sbc.w	r5, r5, r3
 81009d0:	085b      	lsrs	r3, r3, #1
 81009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 81009da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 81009de:	ebb6 0e02 	subs.w	lr, r6, r2
 81009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009e6:	bf22      	ittt	cs
 81009e8:	1ab6      	subcs	r6, r6, r2
 81009ea:	4675      	movcs	r5, lr
 81009ec:	ea40 000c 	orrcs.w	r0, r0, ip
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 81009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009fe:	bf22      	ittt	cs
 8100a00:	1ab6      	subcs	r6, r6, r2
 8100a02:	4675      	movcs	r5, lr
 8100a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a08:	085b      	lsrs	r3, r3, #1
 8100a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a16:	bf22      	ittt	cs
 8100a18:	1ab6      	subcs	r6, r6, r2
 8100a1a:	4675      	movcs	r5, lr
 8100a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a20:	085b      	lsrs	r3, r3, #1
 8100a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a2e:	bf22      	ittt	cs
 8100a30:	1ab6      	subcs	r6, r6, r2
 8100a32:	4675      	movcs	r5, lr
 8100a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a38:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a3c:	d018      	beq.n	8100a70 <__aeabi_ddiv+0x114>
 8100a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a5a:	d1c0      	bne.n	81009de <__aeabi_ddiv+0x82>
 8100a5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a60:	d10b      	bne.n	8100a7a <__aeabi_ddiv+0x11e>
 8100a62:	ea41 0100 	orr.w	r1, r1, r0
 8100a66:	f04f 0000 	mov.w	r0, #0
 8100a6a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8100a6e:	e7b6      	b.n	81009de <__aeabi_ddiv+0x82>
 8100a70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a74:	bf04      	itt	eq
 8100a76:	4301      	orreq	r1, r0
 8100a78:	2000      	moveq	r0, #0
 8100a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8100a7e:	bf88      	it	hi
 8100a80:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8100a84:	f63f aeaf 	bhi.w	81007e6 <__aeabi_dmul+0xde>
 8100a88:	ebb5 0c03 	subs.w	ip, r5, r3
 8100a8c:	bf04      	itt	eq
 8100a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100a96:	f150 0000 	adcs.w	r0, r0, #0
 8100a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100a9e:	bd70      	pop	{r4, r5, r6, pc}
 8100aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8100aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100aac:	bfc2      	ittt	gt
 8100aae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ab6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ab8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100abc:	f04f 0e00 	mov.w	lr, #0
 8100ac0:	3c01      	subs	r4, #1
 8100ac2:	e690      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100ac4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ac8:	e68d      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100ace:	ea94 0f0c 	teq	r4, ip
 8100ad2:	bf08      	it	eq
 8100ad4:	ea95 0f0c 	teqeq	r5, ip
 8100ad8:	f43f af3b 	beq.w	8100952 <__aeabi_dmul+0x24a>
 8100adc:	ea94 0f0c 	teq	r4, ip
 8100ae0:	d10a      	bne.n	8100af8 <__aeabi_ddiv+0x19c>
 8100ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100ae6:	f47f af34 	bne.w	8100952 <__aeabi_dmul+0x24a>
 8100aea:	ea95 0f0c 	teq	r5, ip
 8100aee:	f47f af25 	bne.w	810093c <__aeabi_dmul+0x234>
 8100af2:	4610      	mov	r0, r2
 8100af4:	4619      	mov	r1, r3
 8100af6:	e72c      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100af8:	ea95 0f0c 	teq	r5, ip
 8100afc:	d106      	bne.n	8100b0c <__aeabi_ddiv+0x1b0>
 8100afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b02:	f43f aefd 	beq.w	8100900 <__aeabi_dmul+0x1f8>
 8100b06:	4610      	mov	r0, r2
 8100b08:	4619      	mov	r1, r3
 8100b0a:	e722      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b10:	bf18      	it	ne
 8100b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b16:	f47f aec5 	bne.w	81008a4 <__aeabi_dmul+0x19c>
 8100b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b1e:	f47f af0d 	bne.w	810093c <__aeabi_dmul+0x234>
 8100b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b26:	f47f aeeb 	bne.w	8100900 <__aeabi_dmul+0x1f8>
 8100b2a:	e712      	b.n	8100952 <__aeabi_dmul+0x24a>

08100b2c <__gedf2>:
 8100b2c:	f04f 3cff 	mov.w	ip, #4294967295
 8100b30:	e006      	b.n	8100b40 <__cmpdf2+0x4>
 8100b32:	bf00      	nop

08100b34 <__ledf2>:
 8100b34:	f04f 0c01 	mov.w	ip, #1
 8100b38:	e002      	b.n	8100b40 <__cmpdf2+0x4>
 8100b3a:	bf00      	nop

08100b3c <__cmpdf2>:
 8100b3c:	f04f 0c01 	mov.w	ip, #1
 8100b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b50:	bf18      	it	ne
 8100b52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b56:	d01b      	beq.n	8100b90 <__cmpdf2+0x54>
 8100b58:	b001      	add	sp, #4
 8100b5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b5e:	bf0c      	ite	eq
 8100b60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b64:	ea91 0f03 	teqne	r1, r3
 8100b68:	bf02      	ittt	eq
 8100b6a:	ea90 0f02 	teqeq	r0, r2
 8100b6e:	2000      	moveq	r0, #0
 8100b70:	4770      	bxeq	lr
 8100b72:	f110 0f00 	cmn.w	r0, #0
 8100b76:	ea91 0f03 	teq	r1, r3
 8100b7a:	bf58      	it	pl
 8100b7c:	4299      	cmppl	r1, r3
 8100b7e:	bf08      	it	eq
 8100b80:	4290      	cmpeq	r0, r2
 8100b82:	bf2c      	ite	cs
 8100b84:	17d8      	asrcs	r0, r3, #31
 8100b86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100b8a:	f040 0001 	orr.w	r0, r0, #1
 8100b8e:	4770      	bx	lr
 8100b90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b98:	d102      	bne.n	8100ba0 <__cmpdf2+0x64>
 8100b9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100b9e:	d107      	bne.n	8100bb0 <__cmpdf2+0x74>
 8100ba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ba8:	d1d6      	bne.n	8100b58 <__cmpdf2+0x1c>
 8100baa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bae:	d0d3      	beq.n	8100b58 <__cmpdf2+0x1c>
 8100bb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bb4:	4770      	bx	lr
 8100bb6:	bf00      	nop

08100bb8 <__aeabi_cdrcmple>:
 8100bb8:	4684      	mov	ip, r0
 8100bba:	4610      	mov	r0, r2
 8100bbc:	4662      	mov	r2, ip
 8100bbe:	468c      	mov	ip, r1
 8100bc0:	4619      	mov	r1, r3
 8100bc2:	4663      	mov	r3, ip
 8100bc4:	e000      	b.n	8100bc8 <__aeabi_cdcmpeq>
 8100bc6:	bf00      	nop

08100bc8 <__aeabi_cdcmpeq>:
 8100bc8:	b501      	push	{r0, lr}
 8100bca:	f7ff ffb7 	bl	8100b3c <__cmpdf2>
 8100bce:	2800      	cmp	r0, #0
 8100bd0:	bf48      	it	mi
 8100bd2:	f110 0f00 	cmnmi.w	r0, #0
 8100bd6:	bd01      	pop	{r0, pc}

08100bd8 <__aeabi_dcmpeq>:
 8100bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bdc:	f7ff fff4 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100be0:	bf0c      	ite	eq
 8100be2:	2001      	moveq	r0, #1
 8100be4:	2000      	movne	r0, #0
 8100be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bea:	bf00      	nop

08100bec <__aeabi_dcmplt>:
 8100bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bf0:	f7ff ffea 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100bf4:	bf34      	ite	cc
 8100bf6:	2001      	movcc	r0, #1
 8100bf8:	2000      	movcs	r0, #0
 8100bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bfe:	bf00      	nop

08100c00 <__aeabi_dcmple>:
 8100c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c04:	f7ff ffe0 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100c08:	bf94      	ite	ls
 8100c0a:	2001      	movls	r0, #1
 8100c0c:	2000      	movhi	r0, #0
 8100c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c12:	bf00      	nop

08100c14 <__aeabi_dcmpge>:
 8100c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c18:	f7ff ffce 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c1c:	bf94      	ite	ls
 8100c1e:	2001      	movls	r0, #1
 8100c20:	2000      	movhi	r0, #0
 8100c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c26:	bf00      	nop

08100c28 <__aeabi_dcmpgt>:
 8100c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c2c:	f7ff ffc4 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c30:	bf34      	ite	cc
 8100c32:	2001      	movcc	r0, #1
 8100c34:	2000      	movcs	r0, #0
 8100c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c3a:	bf00      	nop

08100c3c <__aeabi_dcmpun>:
 8100c3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c44:	d102      	bne.n	8100c4c <__aeabi_dcmpun+0x10>
 8100c46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c4a:	d10a      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c54:	d102      	bne.n	8100c5c <__aeabi_dcmpun+0x20>
 8100c56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c5a:	d102      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c5c:	f04f 0000 	mov.w	r0, #0
 8100c60:	4770      	bx	lr
 8100c62:	f04f 0001 	mov.w	r0, #1
 8100c66:	4770      	bx	lr

08100c68 <__aeabi_d2iz>:
 8100c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100c70:	d215      	bcs.n	8100c9e <__aeabi_d2iz+0x36>
 8100c72:	d511      	bpl.n	8100c98 <__aeabi_d2iz+0x30>
 8100c74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c7c:	d912      	bls.n	8100ca4 <__aeabi_d2iz+0x3c>
 8100c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100c82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100c8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8100c92:	bf18      	it	ne
 8100c94:	4240      	negne	r0, r0
 8100c96:	4770      	bx	lr
 8100c98:	f04f 0000 	mov.w	r0, #0
 8100c9c:	4770      	bx	lr
 8100c9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100ca2:	d105      	bne.n	8100cb0 <__aeabi_d2iz+0x48>
 8100ca4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8100ca8:	bf08      	it	eq
 8100caa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8100cae:	4770      	bx	lr
 8100cb0:	f04f 0000 	mov.w	r0, #0
 8100cb4:	4770      	bx	lr
 8100cb6:	bf00      	nop

08100cb8 <__aeabi_d2uiz>:
 8100cb8:	004a      	lsls	r2, r1, #1
 8100cba:	d211      	bcs.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100cc0:	d211      	bcs.n	8100ce6 <__aeabi_d2uiz+0x2e>
 8100cc2:	d50d      	bpl.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100cc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100ccc:	d40e      	bmi.n	8100cec <__aeabi_d2uiz+0x34>
 8100cce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100cd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100cd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100cda:	fa23 f002 	lsr.w	r0, r3, r2
 8100cde:	4770      	bx	lr
 8100ce0:	f04f 0000 	mov.w	r0, #0
 8100ce4:	4770      	bx	lr
 8100ce6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cea:	d102      	bne.n	8100cf2 <__aeabi_d2uiz+0x3a>
 8100cec:	f04f 30ff 	mov.w	r0, #4294967295
 8100cf0:	4770      	bx	lr
 8100cf2:	f04f 0000 	mov.w	r0, #0
 8100cf6:	4770      	bx	lr

08100cf8 <__aeabi_d2f>:
 8100cf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100cfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8100d00:	bf24      	itt	cs
 8100d02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8100d06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8100d0a:	d90d      	bls.n	8100d28 <__aeabi_d2f+0x30>
 8100d0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8100d10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100d14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100d18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8100d1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d20:	bf08      	it	eq
 8100d22:	f020 0001 	biceq.w	r0, r0, #1
 8100d26:	4770      	bx	lr
 8100d28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8100d2c:	d121      	bne.n	8100d72 <__aeabi_d2f+0x7a>
 8100d2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8100d32:	bfbc      	itt	lt
 8100d34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8100d38:	4770      	bxlt	lr
 8100d3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100d3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d42:	f1c2 0218 	rsb	r2, r2, #24
 8100d46:	f1c2 0c20 	rsb	ip, r2, #32
 8100d4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d4e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d52:	bf18      	it	ne
 8100d54:	f040 0001 	orrne.w	r0, r0, #1
 8100d58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d64:	ea40 000c 	orr.w	r0, r0, ip
 8100d68:	fa23 f302 	lsr.w	r3, r3, r2
 8100d6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d70:	e7cc      	b.n	8100d0c <__aeabi_d2f+0x14>
 8100d72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d76:	d107      	bne.n	8100d88 <__aeabi_d2f+0x90>
 8100d78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d7c:	bf1e      	ittt	ne
 8100d7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8100d82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8100d86:	4770      	bxne	lr
 8100d88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8100d8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8100d90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8100d94:	4770      	bx	lr
 8100d96:	bf00      	nop

08100d98 <__aeabi_uldivmod>:
 8100d98:	b953      	cbnz	r3, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9a:	b94a      	cbnz	r2, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9c:	2900      	cmp	r1, #0
 8100d9e:	bf08      	it	eq
 8100da0:	2800      	cmpeq	r0, #0
 8100da2:	bf1c      	itt	ne
 8100da4:	f04f 31ff 	movne.w	r1, #4294967295
 8100da8:	f04f 30ff 	movne.w	r0, #4294967295
 8100dac:	f000 b9aa 	b.w	8101104 <__aeabi_idiv0>
 8100db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8100db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100db8:	f000 f83c 	bl	8100e34 <__udivmoddi4>
 8100dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100dc4:	b004      	add	sp, #16
 8100dc6:	4770      	bx	lr

08100dc8 <__aeabi_d2lz>:
 8100dc8:	b538      	push	{r3, r4, r5, lr}
 8100dca:	2200      	movs	r2, #0
 8100dcc:	2300      	movs	r3, #0
 8100dce:	4604      	mov	r4, r0
 8100dd0:	460d      	mov	r5, r1
 8100dd2:	f7ff ff0b 	bl	8100bec <__aeabi_dcmplt>
 8100dd6:	b928      	cbnz	r0, 8100de4 <__aeabi_d2lz+0x1c>
 8100dd8:	4620      	mov	r0, r4
 8100dda:	4629      	mov	r1, r5
 8100ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8100de0:	f000 b80a 	b.w	8100df8 <__aeabi_d2ulz>
 8100de4:	4620      	mov	r0, r4
 8100de6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8100dea:	f000 f805 	bl	8100df8 <__aeabi_d2ulz>
 8100dee:	4240      	negs	r0, r0
 8100df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100df4:	bd38      	pop	{r3, r4, r5, pc}
 8100df6:	bf00      	nop

08100df8 <__aeabi_d2ulz>:
 8100df8:	b5d0      	push	{r4, r6, r7, lr}
 8100dfa:	4b0c      	ldr	r3, [pc, #48]	; (8100e2c <__aeabi_d2ulz+0x34>)
 8100dfc:	2200      	movs	r2, #0
 8100dfe:	4606      	mov	r6, r0
 8100e00:	460f      	mov	r7, r1
 8100e02:	f7ff fc81 	bl	8100708 <__aeabi_dmul>
 8100e06:	f7ff ff57 	bl	8100cb8 <__aeabi_d2uiz>
 8100e0a:	4604      	mov	r4, r0
 8100e0c:	f7ff fc02 	bl	8100614 <__aeabi_ui2d>
 8100e10:	4b07      	ldr	r3, [pc, #28]	; (8100e30 <__aeabi_d2ulz+0x38>)
 8100e12:	2200      	movs	r2, #0
 8100e14:	f7ff fc78 	bl	8100708 <__aeabi_dmul>
 8100e18:	4602      	mov	r2, r0
 8100e1a:	460b      	mov	r3, r1
 8100e1c:	4630      	mov	r0, r6
 8100e1e:	4639      	mov	r1, r7
 8100e20:	f7ff faba 	bl	8100398 <__aeabi_dsub>
 8100e24:	f7ff ff48 	bl	8100cb8 <__aeabi_d2uiz>
 8100e28:	4621      	mov	r1, r4
 8100e2a:	bdd0      	pop	{r4, r6, r7, pc}
 8100e2c:	3df00000 	.word	0x3df00000
 8100e30:	41f00000 	.word	0x41f00000

08100e34 <__udivmoddi4>:
 8100e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100e38:	9d08      	ldr	r5, [sp, #32]
 8100e3a:	4604      	mov	r4, r0
 8100e3c:	468e      	mov	lr, r1
 8100e3e:	2b00      	cmp	r3, #0
 8100e40:	d14d      	bne.n	8100ede <__udivmoddi4+0xaa>
 8100e42:	428a      	cmp	r2, r1
 8100e44:	4694      	mov	ip, r2
 8100e46:	d969      	bls.n	8100f1c <__udivmoddi4+0xe8>
 8100e48:	fab2 f282 	clz	r2, r2
 8100e4c:	b152      	cbz	r2, 8100e64 <__udivmoddi4+0x30>
 8100e4e:	fa01 f302 	lsl.w	r3, r1, r2
 8100e52:	f1c2 0120 	rsb	r1, r2, #32
 8100e56:	fa20 f101 	lsr.w	r1, r0, r1
 8100e5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8100e5e:	ea41 0e03 	orr.w	lr, r1, r3
 8100e62:	4094      	lsls	r4, r2
 8100e64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8100e68:	0c21      	lsrs	r1, r4, #16
 8100e6a:	fbbe f6f8 	udiv	r6, lr, r8
 8100e6e:	fa1f f78c 	uxth.w	r7, ip
 8100e72:	fb08 e316 	mls	r3, r8, r6, lr
 8100e76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8100e7a:	fb06 f107 	mul.w	r1, r6, r7
 8100e7e:	4299      	cmp	r1, r3
 8100e80:	d90a      	bls.n	8100e98 <__udivmoddi4+0x64>
 8100e82:	eb1c 0303 	adds.w	r3, ip, r3
 8100e86:	f106 30ff 	add.w	r0, r6, #4294967295
 8100e8a:	f080 811f 	bcs.w	81010cc <__udivmoddi4+0x298>
 8100e8e:	4299      	cmp	r1, r3
 8100e90:	f240 811c 	bls.w	81010cc <__udivmoddi4+0x298>
 8100e94:	3e02      	subs	r6, #2
 8100e96:	4463      	add	r3, ip
 8100e98:	1a5b      	subs	r3, r3, r1
 8100e9a:	b2a4      	uxth	r4, r4
 8100e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8100ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8100ea4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100ea8:	fb00 f707 	mul.w	r7, r0, r7
 8100eac:	42a7      	cmp	r7, r4
 8100eae:	d90a      	bls.n	8100ec6 <__udivmoddi4+0x92>
 8100eb0:	eb1c 0404 	adds.w	r4, ip, r4
 8100eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8100eb8:	f080 810a 	bcs.w	81010d0 <__udivmoddi4+0x29c>
 8100ebc:	42a7      	cmp	r7, r4
 8100ebe:	f240 8107 	bls.w	81010d0 <__udivmoddi4+0x29c>
 8100ec2:	4464      	add	r4, ip
 8100ec4:	3802      	subs	r0, #2
 8100ec6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100eca:	1be4      	subs	r4, r4, r7
 8100ecc:	2600      	movs	r6, #0
 8100ece:	b11d      	cbz	r5, 8100ed8 <__udivmoddi4+0xa4>
 8100ed0:	40d4      	lsrs	r4, r2
 8100ed2:	2300      	movs	r3, #0
 8100ed4:	e9c5 4300 	strd	r4, r3, [r5]
 8100ed8:	4631      	mov	r1, r6
 8100eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100ede:	428b      	cmp	r3, r1
 8100ee0:	d909      	bls.n	8100ef6 <__udivmoddi4+0xc2>
 8100ee2:	2d00      	cmp	r5, #0
 8100ee4:	f000 80ef 	beq.w	81010c6 <__udivmoddi4+0x292>
 8100ee8:	2600      	movs	r6, #0
 8100eea:	e9c5 0100 	strd	r0, r1, [r5]
 8100eee:	4630      	mov	r0, r6
 8100ef0:	4631      	mov	r1, r6
 8100ef2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100ef6:	fab3 f683 	clz	r6, r3
 8100efa:	2e00      	cmp	r6, #0
 8100efc:	d14a      	bne.n	8100f94 <__udivmoddi4+0x160>
 8100efe:	428b      	cmp	r3, r1
 8100f00:	d302      	bcc.n	8100f08 <__udivmoddi4+0xd4>
 8100f02:	4282      	cmp	r2, r0
 8100f04:	f200 80f9 	bhi.w	81010fa <__udivmoddi4+0x2c6>
 8100f08:	1a84      	subs	r4, r0, r2
 8100f0a:	eb61 0303 	sbc.w	r3, r1, r3
 8100f0e:	2001      	movs	r0, #1
 8100f10:	469e      	mov	lr, r3
 8100f12:	2d00      	cmp	r5, #0
 8100f14:	d0e0      	beq.n	8100ed8 <__udivmoddi4+0xa4>
 8100f16:	e9c5 4e00 	strd	r4, lr, [r5]
 8100f1a:	e7dd      	b.n	8100ed8 <__udivmoddi4+0xa4>
 8100f1c:	b902      	cbnz	r2, 8100f20 <__udivmoddi4+0xec>
 8100f1e:	deff      	udf	#255	; 0xff
 8100f20:	fab2 f282 	clz	r2, r2
 8100f24:	2a00      	cmp	r2, #0
 8100f26:	f040 8092 	bne.w	810104e <__udivmoddi4+0x21a>
 8100f2a:	eba1 010c 	sub.w	r1, r1, ip
 8100f2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100f32:	fa1f fe8c 	uxth.w	lr, ip
 8100f36:	2601      	movs	r6, #1
 8100f38:	0c20      	lsrs	r0, r4, #16
 8100f3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8100f3e:	fb07 1113 	mls	r1, r7, r3, r1
 8100f42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8100f46:	fb0e f003 	mul.w	r0, lr, r3
 8100f4a:	4288      	cmp	r0, r1
 8100f4c:	d908      	bls.n	8100f60 <__udivmoddi4+0x12c>
 8100f4e:	eb1c 0101 	adds.w	r1, ip, r1
 8100f52:	f103 38ff 	add.w	r8, r3, #4294967295
 8100f56:	d202      	bcs.n	8100f5e <__udivmoddi4+0x12a>
 8100f58:	4288      	cmp	r0, r1
 8100f5a:	f200 80cb 	bhi.w	81010f4 <__udivmoddi4+0x2c0>
 8100f5e:	4643      	mov	r3, r8
 8100f60:	1a09      	subs	r1, r1, r0
 8100f62:	b2a4      	uxth	r4, r4
 8100f64:	fbb1 f0f7 	udiv	r0, r1, r7
 8100f68:	fb07 1110 	mls	r1, r7, r0, r1
 8100f6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8100f70:	fb0e fe00 	mul.w	lr, lr, r0
 8100f74:	45a6      	cmp	lr, r4
 8100f76:	d908      	bls.n	8100f8a <__udivmoddi4+0x156>
 8100f78:	eb1c 0404 	adds.w	r4, ip, r4
 8100f7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8100f80:	d202      	bcs.n	8100f88 <__udivmoddi4+0x154>
 8100f82:	45a6      	cmp	lr, r4
 8100f84:	f200 80bb 	bhi.w	81010fe <__udivmoddi4+0x2ca>
 8100f88:	4608      	mov	r0, r1
 8100f8a:	eba4 040e 	sub.w	r4, r4, lr
 8100f8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8100f92:	e79c      	b.n	8100ece <__udivmoddi4+0x9a>
 8100f94:	f1c6 0720 	rsb	r7, r6, #32
 8100f98:	40b3      	lsls	r3, r6
 8100f9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8100f9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8100fa2:	fa20 f407 	lsr.w	r4, r0, r7
 8100fa6:	fa01 f306 	lsl.w	r3, r1, r6
 8100faa:	431c      	orrs	r4, r3
 8100fac:	40f9      	lsrs	r1, r7
 8100fae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8100fb2:	fa00 f306 	lsl.w	r3, r0, r6
 8100fb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8100fba:	0c20      	lsrs	r0, r4, #16
 8100fbc:	fa1f fe8c 	uxth.w	lr, ip
 8100fc0:	fb09 1118 	mls	r1, r9, r8, r1
 8100fc4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8100fc8:	fb08 f00e 	mul.w	r0, r8, lr
 8100fcc:	4288      	cmp	r0, r1
 8100fce:	fa02 f206 	lsl.w	r2, r2, r6
 8100fd2:	d90b      	bls.n	8100fec <__udivmoddi4+0x1b8>
 8100fd4:	eb1c 0101 	adds.w	r1, ip, r1
 8100fd8:	f108 3aff 	add.w	sl, r8, #4294967295
 8100fdc:	f080 8088 	bcs.w	81010f0 <__udivmoddi4+0x2bc>
 8100fe0:	4288      	cmp	r0, r1
 8100fe2:	f240 8085 	bls.w	81010f0 <__udivmoddi4+0x2bc>
 8100fe6:	f1a8 0802 	sub.w	r8, r8, #2
 8100fea:	4461      	add	r1, ip
 8100fec:	1a09      	subs	r1, r1, r0
 8100fee:	b2a4      	uxth	r4, r4
 8100ff0:	fbb1 f0f9 	udiv	r0, r1, r9
 8100ff4:	fb09 1110 	mls	r1, r9, r0, r1
 8100ff8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8100ffc:	fb00 fe0e 	mul.w	lr, r0, lr
 8101000:	458e      	cmp	lr, r1
 8101002:	d908      	bls.n	8101016 <__udivmoddi4+0x1e2>
 8101004:	eb1c 0101 	adds.w	r1, ip, r1
 8101008:	f100 34ff 	add.w	r4, r0, #4294967295
 810100c:	d26c      	bcs.n	81010e8 <__udivmoddi4+0x2b4>
 810100e:	458e      	cmp	lr, r1
 8101010:	d96a      	bls.n	81010e8 <__udivmoddi4+0x2b4>
 8101012:	3802      	subs	r0, #2
 8101014:	4461      	add	r1, ip
 8101016:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 810101a:	fba0 9402 	umull	r9, r4, r0, r2
 810101e:	eba1 010e 	sub.w	r1, r1, lr
 8101022:	42a1      	cmp	r1, r4
 8101024:	46c8      	mov	r8, r9
 8101026:	46a6      	mov	lr, r4
 8101028:	d356      	bcc.n	81010d8 <__udivmoddi4+0x2a4>
 810102a:	d053      	beq.n	81010d4 <__udivmoddi4+0x2a0>
 810102c:	b15d      	cbz	r5, 8101046 <__udivmoddi4+0x212>
 810102e:	ebb3 0208 	subs.w	r2, r3, r8
 8101032:	eb61 010e 	sbc.w	r1, r1, lr
 8101036:	fa01 f707 	lsl.w	r7, r1, r7
 810103a:	fa22 f306 	lsr.w	r3, r2, r6
 810103e:	40f1      	lsrs	r1, r6
 8101040:	431f      	orrs	r7, r3
 8101042:	e9c5 7100 	strd	r7, r1, [r5]
 8101046:	2600      	movs	r6, #0
 8101048:	4631      	mov	r1, r6
 810104a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810104e:	f1c2 0320 	rsb	r3, r2, #32
 8101052:	40d8      	lsrs	r0, r3
 8101054:	fa0c fc02 	lsl.w	ip, ip, r2
 8101058:	fa21 f303 	lsr.w	r3, r1, r3
 810105c:	4091      	lsls	r1, r2
 810105e:	4301      	orrs	r1, r0
 8101060:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8101064:	fa1f fe8c 	uxth.w	lr, ip
 8101068:	fbb3 f0f7 	udiv	r0, r3, r7
 810106c:	fb07 3610 	mls	r6, r7, r0, r3
 8101070:	0c0b      	lsrs	r3, r1, #16
 8101072:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8101076:	fb00 f60e 	mul.w	r6, r0, lr
 810107a:	429e      	cmp	r6, r3
 810107c:	fa04 f402 	lsl.w	r4, r4, r2
 8101080:	d908      	bls.n	8101094 <__udivmoddi4+0x260>
 8101082:	eb1c 0303 	adds.w	r3, ip, r3
 8101086:	f100 38ff 	add.w	r8, r0, #4294967295
 810108a:	d22f      	bcs.n	81010ec <__udivmoddi4+0x2b8>
 810108c:	429e      	cmp	r6, r3
 810108e:	d92d      	bls.n	81010ec <__udivmoddi4+0x2b8>
 8101090:	3802      	subs	r0, #2
 8101092:	4463      	add	r3, ip
 8101094:	1b9b      	subs	r3, r3, r6
 8101096:	b289      	uxth	r1, r1
 8101098:	fbb3 f6f7 	udiv	r6, r3, r7
 810109c:	fb07 3316 	mls	r3, r7, r6, r3
 81010a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 81010a4:	fb06 f30e 	mul.w	r3, r6, lr
 81010a8:	428b      	cmp	r3, r1
 81010aa:	d908      	bls.n	81010be <__udivmoddi4+0x28a>
 81010ac:	eb1c 0101 	adds.w	r1, ip, r1
 81010b0:	f106 38ff 	add.w	r8, r6, #4294967295
 81010b4:	d216      	bcs.n	81010e4 <__udivmoddi4+0x2b0>
 81010b6:	428b      	cmp	r3, r1
 81010b8:	d914      	bls.n	81010e4 <__udivmoddi4+0x2b0>
 81010ba:	3e02      	subs	r6, #2
 81010bc:	4461      	add	r1, ip
 81010be:	1ac9      	subs	r1, r1, r3
 81010c0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 81010c4:	e738      	b.n	8100f38 <__udivmoddi4+0x104>
 81010c6:	462e      	mov	r6, r5
 81010c8:	4628      	mov	r0, r5
 81010ca:	e705      	b.n	8100ed8 <__udivmoddi4+0xa4>
 81010cc:	4606      	mov	r6, r0
 81010ce:	e6e3      	b.n	8100e98 <__udivmoddi4+0x64>
 81010d0:	4618      	mov	r0, r3
 81010d2:	e6f8      	b.n	8100ec6 <__udivmoddi4+0x92>
 81010d4:	454b      	cmp	r3, r9
 81010d6:	d2a9      	bcs.n	810102c <__udivmoddi4+0x1f8>
 81010d8:	ebb9 0802 	subs.w	r8, r9, r2
 81010dc:	eb64 0e0c 	sbc.w	lr, r4, ip
 81010e0:	3801      	subs	r0, #1
 81010e2:	e7a3      	b.n	810102c <__udivmoddi4+0x1f8>
 81010e4:	4646      	mov	r6, r8
 81010e6:	e7ea      	b.n	81010be <__udivmoddi4+0x28a>
 81010e8:	4620      	mov	r0, r4
 81010ea:	e794      	b.n	8101016 <__udivmoddi4+0x1e2>
 81010ec:	4640      	mov	r0, r8
 81010ee:	e7d1      	b.n	8101094 <__udivmoddi4+0x260>
 81010f0:	46d0      	mov	r8, sl
 81010f2:	e77b      	b.n	8100fec <__udivmoddi4+0x1b8>
 81010f4:	3b02      	subs	r3, #2
 81010f6:	4461      	add	r1, ip
 81010f8:	e732      	b.n	8100f60 <__udivmoddi4+0x12c>
 81010fa:	4630      	mov	r0, r6
 81010fc:	e709      	b.n	8100f12 <__udivmoddi4+0xde>
 81010fe:	4464      	add	r4, ip
 8101100:	3802      	subs	r0, #2
 8101102:	e742      	b.n	8100f8a <__udivmoddi4+0x156>

08101104 <__aeabi_idiv0>:
 8101104:	4770      	bx	lr
 8101106:	bf00      	nop

08101108 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8101108:	b480      	push	{r7}
 810110a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 810110c:	4b09      	ldr	r3, [pc, #36]	; (8101134 <SystemInit+0x2c>)
 810110e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8101112:	4a08      	ldr	r2, [pc, #32]	; (8101134 <SystemInit+0x2c>)
 8101114:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8101118:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 810111c:	4b05      	ldr	r3, [pc, #20]	; (8101134 <SystemInit+0x2c>)
 810111e:	691b      	ldr	r3, [r3, #16]
 8101120:	4a04      	ldr	r2, [pc, #16]	; (8101134 <SystemInit+0x2c>)
 8101122:	f043 0310 	orr.w	r3, r3, #16
 8101126:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8101128:	bf00      	nop
 810112a:	46bd      	mov	sp, r7
 810112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101130:	4770      	bx	lr
 8101132:	bf00      	nop
 8101134:	e000ed00 	.word	0xe000ed00

08101138 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8101138:	b580      	push	{r7, lr}
 810113a:	b082      	sub	sp, #8
 810113c:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 810113e:	4b20      	ldr	r3, [pc, #128]	; (81011c0 <main+0x88>)
 8101140:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101144:	4a1e      	ldr	r2, [pc, #120]	; (81011c0 <main+0x88>)
 8101146:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810114a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810114e:	4b1c      	ldr	r3, [pc, #112]	; (81011c0 <main+0x88>)
 8101150:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101154:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8101158:	607b      	str	r3, [r7, #4]
 810115a:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810115c:	2001      	movs	r0, #1
 810115e:	f000 fee1 	bl	8101f24 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8101162:	f000 ff6b 	bl	810203c <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8101166:	2201      	movs	r2, #1
 8101168:	2102      	movs	r1, #2
 810116a:	2000      	movs	r0, #0
 810116c:	f000 feec 	bl	8101f48 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101170:	4b14      	ldr	r3, [pc, #80]	; (81011c4 <main+0x8c>)
 8101172:	681b      	ldr	r3, [r3, #0]
 8101174:	091b      	lsrs	r3, r3, #4
 8101176:	f003 030f 	and.w	r3, r3, #15
 810117a:	2b07      	cmp	r3, #7
 810117c:	d108      	bne.n	8101190 <main+0x58>
 810117e:	4b12      	ldr	r3, [pc, #72]	; (81011c8 <main+0x90>)
 8101180:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8101184:	4a10      	ldr	r2, [pc, #64]	; (81011c8 <main+0x90>)
 8101186:	f043 0301 	orr.w	r3, r3, #1
 810118a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 810118e:	e007      	b.n	81011a0 <main+0x68>
 8101190:	4b0d      	ldr	r3, [pc, #52]	; (81011c8 <main+0x90>)
 8101192:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8101196:	4a0c      	ldr	r2, [pc, #48]	; (81011c8 <main+0x90>)
 8101198:	f043 0301 	orr.w	r3, r3, #1
 810119c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81011a0:	f000 fb64 	bl	810186c <HAL_Init>

  /* USER CODE BEGIN Init */
  MX_USART3_UART_Init();
 81011a4:	f000 f88c 	bl	81012c0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81011a8:	f000 f8d6 	bl	8101358 <MX_GPIO_Init>
  MX_TIM2_Init();
 81011ac:	f000 f810 	bl	81011d0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 81011b0:	2100      	movs	r1, #0
 81011b2:	4806      	ldr	r0, [pc, #24]	; (81011cc <main+0x94>)
 81011b4:	f002 fd48 	bl	8103c48 <HAL_TIM_PWM_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  servo_motor(0);
 81011b8:	2000      	movs	r0, #0
 81011ba:	f000 f911 	bl	81013e0 <servo_motor>
 81011be:	e7fb      	b.n	81011b8 <main+0x80>
 81011c0:	58024400 	.word	0x58024400
 81011c4:	e000ed00 	.word	0xe000ed00
 81011c8:	58026400 	.word	0x58026400
 81011cc:	10000200 	.word	0x10000200

081011d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 81011d0:	b580      	push	{r7, lr}
 81011d2:	b08e      	sub	sp, #56	; 0x38
 81011d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 81011d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 81011da:	2200      	movs	r2, #0
 81011dc:	601a      	str	r2, [r3, #0]
 81011de:	605a      	str	r2, [r3, #4]
 81011e0:	609a      	str	r2, [r3, #8]
 81011e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 81011e4:	f107 031c 	add.w	r3, r7, #28
 81011e8:	2200      	movs	r2, #0
 81011ea:	601a      	str	r2, [r3, #0]
 81011ec:	605a      	str	r2, [r3, #4]
 81011ee:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 81011f0:	463b      	mov	r3, r7
 81011f2:	2200      	movs	r2, #0
 81011f4:	601a      	str	r2, [r3, #0]
 81011f6:	605a      	str	r2, [r3, #4]
 81011f8:	609a      	str	r2, [r3, #8]
 81011fa:	60da      	str	r2, [r3, #12]
 81011fc:	611a      	str	r2, [r3, #16]
 81011fe:	615a      	str	r2, [r3, #20]
 8101200:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8101202:	4b2e      	ldr	r3, [pc, #184]	; (81012bc <MX_TIM2_Init+0xec>)
 8101204:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8101208:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4801-1;
 810120a:	4b2c      	ldr	r3, [pc, #176]	; (81012bc <MX_TIM2_Init+0xec>)
 810120c:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 8101210:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101212:	4b2a      	ldr	r3, [pc, #168]	; (81012bc <MX_TIM2_Init+0xec>)
 8101214:	2200      	movs	r2, #0
 8101216:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1001-1;
 8101218:	4b28      	ldr	r3, [pc, #160]	; (81012bc <MX_TIM2_Init+0xec>)
 810121a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 810121e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101220:	4b26      	ldr	r3, [pc, #152]	; (81012bc <MX_TIM2_Init+0xec>)
 8101222:	2200      	movs	r2, #0
 8101224:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101226:	4b25      	ldr	r3, [pc, #148]	; (81012bc <MX_TIM2_Init+0xec>)
 8101228:	2200      	movs	r2, #0
 810122a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 810122c:	4823      	ldr	r0, [pc, #140]	; (81012bc <MX_TIM2_Init+0xec>)
 810122e:	f002 fc53 	bl	8103ad8 <HAL_TIM_Base_Init>
 8101232:	4603      	mov	r3, r0
 8101234:	2b00      	cmp	r3, #0
 8101236:	d001      	beq.n	810123c <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8101238:	f000 f8ca 	bl	81013d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 810123c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8101240:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8101242:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8101246:	4619      	mov	r1, r3
 8101248:	481c      	ldr	r0, [pc, #112]	; (81012bc <MX_TIM2_Init+0xec>)
 810124a:	f002 ff1f 	bl	810408c <HAL_TIM_ConfigClockSource>
 810124e:	4603      	mov	r3, r0
 8101250:	2b00      	cmp	r3, #0
 8101252:	d001      	beq.n	8101258 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8101254:	f000 f8bc 	bl	81013d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8101258:	4818      	ldr	r0, [pc, #96]	; (81012bc <MX_TIM2_Init+0xec>)
 810125a:	f002 fc94 	bl	8103b86 <HAL_TIM_PWM_Init>
 810125e:	4603      	mov	r3, r0
 8101260:	2b00      	cmp	r3, #0
 8101262:	d001      	beq.n	8101268 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8101264:	f000 f8b4 	bl	81013d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8101268:	2300      	movs	r3, #0
 810126a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 810126c:	2300      	movs	r3, #0
 810126e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8101270:	f107 031c 	add.w	r3, r7, #28
 8101274:	4619      	mov	r1, r3
 8101276:	4811      	ldr	r0, [pc, #68]	; (81012bc <MX_TIM2_Init+0xec>)
 8101278:	f003 fc32 	bl	8104ae0 <HAL_TIMEx_MasterConfigSynchronization>
 810127c:	4603      	mov	r3, r0
 810127e:	2b00      	cmp	r3, #0
 8101280:	d001      	beq.n	8101286 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8101282:	f000 f8a5 	bl	81013d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8101286:	2360      	movs	r3, #96	; 0x60
 8101288:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 810128a:	2300      	movs	r3, #0
 810128c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 810128e:	2300      	movs	r3, #0
 8101290:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8101292:	2300      	movs	r3, #0
 8101294:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8101296:	463b      	mov	r3, r7
 8101298:	2200      	movs	r2, #0
 810129a:	4619      	mov	r1, r3
 810129c:	4807      	ldr	r0, [pc, #28]	; (81012bc <MX_TIM2_Init+0xec>)
 810129e:	f002 fde1 	bl	8103e64 <HAL_TIM_PWM_ConfigChannel>
 81012a2:	4603      	mov	r3, r0
 81012a4:	2b00      	cmp	r3, #0
 81012a6:	d001      	beq.n	81012ac <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 81012a8:	f000 f892 	bl	81013d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 81012ac:	4803      	ldr	r0, [pc, #12]	; (81012bc <MX_TIM2_Init+0xec>)
 81012ae:	f000 f925 	bl	81014fc <HAL_TIM_MspPostInit>

}
 81012b2:	bf00      	nop
 81012b4:	3738      	adds	r7, #56	; 0x38
 81012b6:	46bd      	mov	sp, r7
 81012b8:	bd80      	pop	{r7, pc}
 81012ba:	bf00      	nop
 81012bc:	10000200 	.word	0x10000200

081012c0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART3_UART_Init(void)
{
 81012c0:	b580      	push	{r7, lr}
 81012c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 81012c4:	4b22      	ldr	r3, [pc, #136]	; (8101350 <MX_USART3_UART_Init+0x90>)
 81012c6:	4a23      	ldr	r2, [pc, #140]	; (8101354 <MX_USART3_UART_Init+0x94>)
 81012c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 81012ca:	4b21      	ldr	r3, [pc, #132]	; (8101350 <MX_USART3_UART_Init+0x90>)
 81012cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 81012d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 81012d2:	4b1f      	ldr	r3, [pc, #124]	; (8101350 <MX_USART3_UART_Init+0x90>)
 81012d4:	2200      	movs	r2, #0
 81012d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 81012d8:	4b1d      	ldr	r3, [pc, #116]	; (8101350 <MX_USART3_UART_Init+0x90>)
 81012da:	2200      	movs	r2, #0
 81012dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 81012de:	4b1c      	ldr	r3, [pc, #112]	; (8101350 <MX_USART3_UART_Init+0x90>)
 81012e0:	2200      	movs	r2, #0
 81012e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 81012e4:	4b1a      	ldr	r3, [pc, #104]	; (8101350 <MX_USART3_UART_Init+0x90>)
 81012e6:	220c      	movs	r2, #12
 81012e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 81012ea:	4b19      	ldr	r3, [pc, #100]	; (8101350 <MX_USART3_UART_Init+0x90>)
 81012ec:	2200      	movs	r2, #0
 81012ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 81012f0:	4b17      	ldr	r3, [pc, #92]	; (8101350 <MX_USART3_UART_Init+0x90>)
 81012f2:	2200      	movs	r2, #0
 81012f4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 81012f6:	4b16      	ldr	r3, [pc, #88]	; (8101350 <MX_USART3_UART_Init+0x90>)
 81012f8:	2200      	movs	r2, #0
 81012fa:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 81012fc:	4b14      	ldr	r3, [pc, #80]	; (8101350 <MX_USART3_UART_Init+0x90>)
 81012fe:	2200      	movs	r2, #0
 8101300:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8101302:	4b13      	ldr	r3, [pc, #76]	; (8101350 <MX_USART3_UART_Init+0x90>)
 8101304:	2200      	movs	r2, #0
 8101306:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8101308:	4811      	ldr	r0, [pc, #68]	; (8101350 <MX_USART3_UART_Init+0x90>)
 810130a:	f003 fc77 	bl	8104bfc <HAL_UART_Init>
 810130e:	4603      	mov	r3, r0
 8101310:	2b00      	cmp	r3, #0
 8101312:	d001      	beq.n	8101318 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8101314:	f000 f85c 	bl	81013d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101318:	2100      	movs	r1, #0
 810131a:	480d      	ldr	r0, [pc, #52]	; (8101350 <MX_USART3_UART_Init+0x90>)
 810131c:	f004 fcaa 	bl	8105c74 <HAL_UARTEx_SetTxFifoThreshold>
 8101320:	4603      	mov	r3, r0
 8101322:	2b00      	cmp	r3, #0
 8101324:	d001      	beq.n	810132a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8101326:	f000 f853 	bl	81013d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 810132a:	2100      	movs	r1, #0
 810132c:	4808      	ldr	r0, [pc, #32]	; (8101350 <MX_USART3_UART_Init+0x90>)
 810132e:	f004 fcdf 	bl	8105cf0 <HAL_UARTEx_SetRxFifoThreshold>
 8101332:	4603      	mov	r3, r0
 8101334:	2b00      	cmp	r3, #0
 8101336:	d001      	beq.n	810133c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8101338:	f000 f84a 	bl	81013d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 810133c:	4804      	ldr	r0, [pc, #16]	; (8101350 <MX_USART3_UART_Init+0x90>)
 810133e:	f004 fc60 	bl	8105c02 <HAL_UARTEx_DisableFifoMode>
 8101342:	4603      	mov	r3, r0
 8101344:	2b00      	cmp	r3, #0
 8101346:	d001      	beq.n	810134c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8101348:	f000 f842 	bl	81013d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 810134c:	bf00      	nop
 810134e:	bd80      	pop	{r7, pc}
 8101350:	1000024c 	.word	0x1000024c
 8101354:	40004800 	.word	0x40004800

08101358 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8101358:	b480      	push	{r7}
 810135a:	b083      	sub	sp, #12
 810135c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 810135e:	4b12      	ldr	r3, [pc, #72]	; (81013a8 <MX_GPIO_Init+0x50>)
 8101360:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101364:	4a10      	ldr	r2, [pc, #64]	; (81013a8 <MX_GPIO_Init+0x50>)
 8101366:	f043 0301 	orr.w	r3, r3, #1
 810136a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810136e:	4b0e      	ldr	r3, [pc, #56]	; (81013a8 <MX_GPIO_Init+0x50>)
 8101370:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101374:	f003 0301 	and.w	r3, r3, #1
 8101378:	607b      	str	r3, [r7, #4]
 810137a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 810137c:	4b0a      	ldr	r3, [pc, #40]	; (81013a8 <MX_GPIO_Init+0x50>)
 810137e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101382:	4a09      	ldr	r2, [pc, #36]	; (81013a8 <MX_GPIO_Init+0x50>)
 8101384:	f043 0308 	orr.w	r3, r3, #8
 8101388:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810138c:	4b06      	ldr	r3, [pc, #24]	; (81013a8 <MX_GPIO_Init+0x50>)
 810138e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101392:	f003 0308 	and.w	r3, r3, #8
 8101396:	603b      	str	r3, [r7, #0]
 8101398:	683b      	ldr	r3, [r7, #0]

}
 810139a:	bf00      	nop
 810139c:	370c      	adds	r7, #12
 810139e:	46bd      	mov	sp, r7
 81013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013a4:	4770      	bx	lr
 81013a6:	bf00      	nop
 81013a8:	58024400 	.word	0x58024400

081013ac <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch){
 81013ac:	b580      	push	{r7, lr}
 81013ae:	b082      	sub	sp, #8
 81013b0:	af00      	add	r7, sp, #0
 81013b2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 81013b4:	1d39      	adds	r1, r7, #4
 81013b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 81013ba:	2201      	movs	r2, #1
 81013bc:	4803      	ldr	r0, [pc, #12]	; (81013cc <__io_putchar+0x20>)
 81013be:	f003 fc6d 	bl	8104c9c <HAL_UART_Transmit>
	return ch;
 81013c2:	687b      	ldr	r3, [r7, #4]
}
 81013c4:	4618      	mov	r0, r3
 81013c6:	3708      	adds	r7, #8
 81013c8:	46bd      	mov	sp, r7
 81013ca:	bd80      	pop	{r7, pc}
 81013cc:	1000024c 	.word	0x1000024c

081013d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 81013d0:	b480      	push	{r7}
 81013d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 81013d4:	b672      	cpsid	i
}
 81013d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 81013d8:	e7fe      	b.n	81013d8 <Error_Handler+0x8>
 81013da:	0000      	movs	r0, r0
 81013dc:	0000      	movs	r0, r0
	...

081013e0 <servo_motor>:
#include "servo_motor.h"



void servo_motor(int angolo)
{
 81013e0:	b5b0      	push	{r4, r5, r7, lr}
 81013e2:	b086      	sub	sp, #24
 81013e4:	af00      	add	r7, sp, #0
 81013e6:	6078      	str	r0, [r7, #4]
	float tic;
	tic = 0.02;
 81013e8:	4b25      	ldr	r3, [pc, #148]	; (8101480 <servo_motor+0xa0>)
 81013ea:	617b      	str	r3, [r7, #20]
			//((PRESCALER/TIMER_CLOCK)*1000);
	  float ccr;
	  int conv_angolo;

	  if(angolo < MIN_ANGOLO)
 81013ec:	687b      	ldr	r3, [r7, #4]
 81013ee:	f113 0f17 	cmn.w	r3, #23
 81013f2:	da03      	bge.n	81013fc <servo_motor+0x1c>

		   angolo = MIN_ANGOLO;
 81013f4:	f06f 0316 	mvn.w	r3, #22
 81013f8:	607b      	str	r3, [r7, #4]
 81013fa:	e004      	b.n	8101406 <servo_motor+0x26>

	  else if (angolo > MAX_ANGOLO)
 81013fc:	687b      	ldr	r3, [r7, #4]
 81013fe:	2b17      	cmp	r3, #23
 8101400:	dd01      	ble.n	8101406 <servo_motor+0x26>

		   angolo = MAX_ANGOLO;
 8101402:	2317      	movs	r3, #23
 8101404:	607b      	str	r3, [r7, #4]

	  conv_angolo = angolo + DRITTO;
 8101406:	687b      	ldr	r3, [r7, #4]
 8101408:	335a      	adds	r3, #90	; 0x5a
 810140a:	613b      	str	r3, [r7, #16]

	  ccr=(((TEMPO*conv_angolo)+0.5)/tic);
 810140c:	6938      	ldr	r0, [r7, #16]
 810140e:	f7ff f911 	bl	8100634 <__aeabi_i2d>
 8101412:	a319      	add	r3, pc, #100	; (adr r3, 8101478 <servo_motor+0x98>)
 8101414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101418:	f7ff f976 	bl	8100708 <__aeabi_dmul>
 810141c:	4602      	mov	r2, r0
 810141e:	460b      	mov	r3, r1
 8101420:	4610      	mov	r0, r2
 8101422:	4619      	mov	r1, r3
 8101424:	f04f 0200 	mov.w	r2, #0
 8101428:	4b16      	ldr	r3, [pc, #88]	; (8101484 <servo_motor+0xa4>)
 810142a:	f7fe ffb7 	bl	810039c <__adddf3>
 810142e:	4602      	mov	r2, r0
 8101430:	460b      	mov	r3, r1
 8101432:	4614      	mov	r4, r2
 8101434:	461d      	mov	r5, r3
 8101436:	6978      	ldr	r0, [r7, #20]
 8101438:	f7ff f90e 	bl	8100658 <__aeabi_f2d>
 810143c:	4602      	mov	r2, r0
 810143e:	460b      	mov	r3, r1
 8101440:	4620      	mov	r0, r4
 8101442:	4629      	mov	r1, r5
 8101444:	f7ff fa8a 	bl	810095c <__aeabi_ddiv>
 8101448:	4602      	mov	r2, r0
 810144a:	460b      	mov	r3, r1
 810144c:	4610      	mov	r0, r2
 810144e:	4619      	mov	r1, r3
 8101450:	f7ff fc52 	bl	8100cf8 <__aeabi_d2f>
 8101454:	4603      	mov	r3, r0
 8101456:	60fb      	str	r3, [r7, #12]
	  TIM2->CCR1=ccr;
 8101458:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 810145c:	edd7 7a03 	vldr	s15, [r7, #12]
 8101460:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101464:	ee17 2a90 	vmov	r2, s15
 8101468:	635a      	str	r2, [r3, #52]	; 0x34
	  return ccr;
 810146a:	bf00      	nop

}
 810146c:	3718      	adds	r7, #24
 810146e:	46bd      	mov	sp, r7
 8101470:	bdb0      	pop	{r4, r5, r7, pc}
 8101472:	bf00      	nop
 8101474:	f3af 8000 	nop.w
 8101478:	98fb0e29 	.word	0x98fb0e29
 810147c:	3f86c16a 	.word	0x3f86c16a
 8101480:	3ca3d70a 	.word	0x3ca3d70a
 8101484:	3fe00000 	.word	0x3fe00000

08101488 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8101488:	b480      	push	{r7}
 810148a:	b083      	sub	sp, #12
 810148c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810148e:	4b0a      	ldr	r3, [pc, #40]	; (81014b8 <HAL_MspInit+0x30>)
 8101490:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101494:	4a08      	ldr	r2, [pc, #32]	; (81014b8 <HAL_MspInit+0x30>)
 8101496:	f043 0302 	orr.w	r3, r3, #2
 810149a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 810149e:	4b06      	ldr	r3, [pc, #24]	; (81014b8 <HAL_MspInit+0x30>)
 81014a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81014a4:	f003 0302 	and.w	r3, r3, #2
 81014a8:	607b      	str	r3, [r7, #4]
 81014aa:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81014ac:	bf00      	nop
 81014ae:	370c      	adds	r7, #12
 81014b0:	46bd      	mov	sp, r7
 81014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014b6:	4770      	bx	lr
 81014b8:	58024400 	.word	0x58024400

081014bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 81014bc:	b480      	push	{r7}
 81014be:	b085      	sub	sp, #20
 81014c0:	af00      	add	r7, sp, #0
 81014c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 81014c4:	687b      	ldr	r3, [r7, #4]
 81014c6:	681b      	ldr	r3, [r3, #0]
 81014c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81014cc:	d10e      	bne.n	81014ec <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 81014ce:	4b0a      	ldr	r3, [pc, #40]	; (81014f8 <HAL_TIM_Base_MspInit+0x3c>)
 81014d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81014d4:	4a08      	ldr	r2, [pc, #32]	; (81014f8 <HAL_TIM_Base_MspInit+0x3c>)
 81014d6:	f043 0301 	orr.w	r3, r3, #1
 81014da:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81014de:	4b06      	ldr	r3, [pc, #24]	; (81014f8 <HAL_TIM_Base_MspInit+0x3c>)
 81014e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81014e4:	f003 0301 	and.w	r3, r3, #1
 81014e8:	60fb      	str	r3, [r7, #12]
 81014ea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 81014ec:	bf00      	nop
 81014ee:	3714      	adds	r7, #20
 81014f0:	46bd      	mov	sp, r7
 81014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014f6:	4770      	bx	lr
 81014f8:	58024400 	.word	0x58024400

081014fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 81014fc:	b580      	push	{r7, lr}
 81014fe:	b088      	sub	sp, #32
 8101500:	af00      	add	r7, sp, #0
 8101502:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101504:	f107 030c 	add.w	r3, r7, #12
 8101508:	2200      	movs	r2, #0
 810150a:	601a      	str	r2, [r3, #0]
 810150c:	605a      	str	r2, [r3, #4]
 810150e:	609a      	str	r2, [r3, #8]
 8101510:	60da      	str	r2, [r3, #12]
 8101512:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8101514:	687b      	ldr	r3, [r7, #4]
 8101516:	681b      	ldr	r3, [r3, #0]
 8101518:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810151c:	d11e      	bne.n	810155c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 810151e:	4b11      	ldr	r3, [pc, #68]	; (8101564 <HAL_TIM_MspPostInit+0x68>)
 8101520:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101524:	4a0f      	ldr	r2, [pc, #60]	; (8101564 <HAL_TIM_MspPostInit+0x68>)
 8101526:	f043 0301 	orr.w	r3, r3, #1
 810152a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810152e:	4b0d      	ldr	r3, [pc, #52]	; (8101564 <HAL_TIM_MspPostInit+0x68>)
 8101530:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101534:	f003 0301 	and.w	r3, r3, #1
 8101538:	60bb      	str	r3, [r7, #8]
 810153a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 810153c:	2301      	movs	r3, #1
 810153e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101540:	2302      	movs	r3, #2
 8101542:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101544:	2300      	movs	r3, #0
 8101546:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101548:	2300      	movs	r3, #0
 810154a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 810154c:	2301      	movs	r3, #1
 810154e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8101550:	f107 030c 	add.w	r3, r7, #12
 8101554:	4619      	mov	r1, r3
 8101556:	4804      	ldr	r0, [pc, #16]	; (8101568 <HAL_TIM_MspPostInit+0x6c>)
 8101558:	f000 fb34 	bl	8101bc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 810155c:	bf00      	nop
 810155e:	3720      	adds	r7, #32
 8101560:	46bd      	mov	sp, r7
 8101562:	bd80      	pop	{r7, pc}
 8101564:	58024400 	.word	0x58024400
 8101568:	58020000 	.word	0x58020000

0810156c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 810156c:	b580      	push	{r7, lr}
 810156e:	b0b8      	sub	sp, #224	; 0xe0
 8101570:	af00      	add	r7, sp, #0
 8101572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101574:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8101578:	2200      	movs	r2, #0
 810157a:	601a      	str	r2, [r3, #0]
 810157c:	605a      	str	r2, [r3, #4]
 810157e:	609a      	str	r2, [r3, #8]
 8101580:	60da      	str	r2, [r3, #12]
 8101582:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101584:	f107 0310 	add.w	r3, r7, #16
 8101588:	22bc      	movs	r2, #188	; 0xbc
 810158a:	2100      	movs	r1, #0
 810158c:	4618      	mov	r0, r3
 810158e:	f004 fc65 	bl	8105e5c <memset>
  if(huart->Instance==USART3)
 8101592:	687b      	ldr	r3, [r7, #4]
 8101594:	681b      	ldr	r3, [r3, #0]
 8101596:	4a25      	ldr	r2, [pc, #148]	; (810162c <HAL_UART_MspInit+0xc0>)
 8101598:	4293      	cmp	r3, r2
 810159a:	d142      	bne.n	8101622 <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 810159c:	2302      	movs	r3, #2
 810159e:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 81015a0:	2300      	movs	r3, #0
 81015a2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81015a6:	f107 0310 	add.w	r3, r7, #16
 81015aa:	4618      	mov	r0, r3
 81015ac:	f000 ff2c 	bl	8102408 <HAL_RCCEx_PeriphCLKConfig>
 81015b0:	4603      	mov	r3, r0
 81015b2:	2b00      	cmp	r3, #0
 81015b4:	d001      	beq.n	81015ba <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 81015b6:	f7ff ff0b 	bl	81013d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 81015ba:	4b1d      	ldr	r3, [pc, #116]	; (8101630 <HAL_UART_MspInit+0xc4>)
 81015bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81015c0:	4a1b      	ldr	r2, [pc, #108]	; (8101630 <HAL_UART_MspInit+0xc4>)
 81015c2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 81015c6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81015ca:	4b19      	ldr	r3, [pc, #100]	; (8101630 <HAL_UART_MspInit+0xc4>)
 81015cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81015d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 81015d4:	60fb      	str	r3, [r7, #12]
 81015d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 81015d8:	4b15      	ldr	r3, [pc, #84]	; (8101630 <HAL_UART_MspInit+0xc4>)
 81015da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81015de:	4a14      	ldr	r2, [pc, #80]	; (8101630 <HAL_UART_MspInit+0xc4>)
 81015e0:	f043 0308 	orr.w	r3, r3, #8
 81015e4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81015e8:	4b11      	ldr	r3, [pc, #68]	; (8101630 <HAL_UART_MspInit+0xc4>)
 81015ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81015ee:	f003 0308 	and.w	r3, r3, #8
 81015f2:	60bb      	str	r3, [r7, #8]
 81015f4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 81015f6:	f44f 7340 	mov.w	r3, #768	; 0x300
 81015fa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81015fe:	2302      	movs	r3, #2
 8101600:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101604:	2300      	movs	r3, #0
 8101606:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810160a:	2300      	movs	r3, #0
 810160c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8101610:	2307      	movs	r3, #7
 8101612:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101616:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 810161a:	4619      	mov	r1, r3
 810161c:	4805      	ldr	r0, [pc, #20]	; (8101634 <HAL_UART_MspInit+0xc8>)
 810161e:	f000 fad1 	bl	8101bc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8101622:	bf00      	nop
 8101624:	37e0      	adds	r7, #224	; 0xe0
 8101626:	46bd      	mov	sp, r7
 8101628:	bd80      	pop	{r7, pc}
 810162a:	bf00      	nop
 810162c:	40004800 	.word	0x40004800
 8101630:	58024400 	.word	0x58024400
 8101634:	58020c00 	.word	0x58020c00

08101638 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8101638:	b480      	push	{r7}
 810163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 810163c:	e7fe      	b.n	810163c <NMI_Handler+0x4>

0810163e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 810163e:	b480      	push	{r7}
 8101640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8101642:	e7fe      	b.n	8101642 <HardFault_Handler+0x4>

08101644 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101644:	b480      	push	{r7}
 8101646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8101648:	e7fe      	b.n	8101648 <MemManage_Handler+0x4>

0810164a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 810164a:	b480      	push	{r7}
 810164c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 810164e:	e7fe      	b.n	810164e <BusFault_Handler+0x4>

08101650 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8101650:	b480      	push	{r7}
 8101652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101654:	e7fe      	b.n	8101654 <UsageFault_Handler+0x4>

08101656 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8101656:	b480      	push	{r7}
 8101658:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 810165a:	bf00      	nop
 810165c:	46bd      	mov	sp, r7
 810165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101662:	4770      	bx	lr

08101664 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8101664:	b480      	push	{r7}
 8101666:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8101668:	bf00      	nop
 810166a:	46bd      	mov	sp, r7
 810166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101670:	4770      	bx	lr

08101672 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8101672:	b480      	push	{r7}
 8101674:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8101676:	bf00      	nop
 8101678:	46bd      	mov	sp, r7
 810167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810167e:	4770      	bx	lr

08101680 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8101680:	b580      	push	{r7, lr}
 8101682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8101684:	f000 f986 	bl	8101994 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8101688:	bf00      	nop
 810168a:	bd80      	pop	{r7, pc}

0810168c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 810168c:	b480      	push	{r7}
 810168e:	af00      	add	r7, sp, #0
	return 1;
 8101690:	2301      	movs	r3, #1
}
 8101692:	4618      	mov	r0, r3
 8101694:	46bd      	mov	sp, r7
 8101696:	f85d 7b04 	ldr.w	r7, [sp], #4
 810169a:	4770      	bx	lr

0810169c <_kill>:

int _kill(int pid, int sig)
{
 810169c:	b580      	push	{r7, lr}
 810169e:	b082      	sub	sp, #8
 81016a0:	af00      	add	r7, sp, #0
 81016a2:	6078      	str	r0, [r7, #4]
 81016a4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 81016a6:	f004 fbaf 	bl	8105e08 <__errno>
 81016aa:	4603      	mov	r3, r0
 81016ac:	2216      	movs	r2, #22
 81016ae:	601a      	str	r2, [r3, #0]
	return -1;
 81016b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 81016b4:	4618      	mov	r0, r3
 81016b6:	3708      	adds	r7, #8
 81016b8:	46bd      	mov	sp, r7
 81016ba:	bd80      	pop	{r7, pc}

081016bc <_exit>:

void _exit (int status)
{
 81016bc:	b580      	push	{r7, lr}
 81016be:	b082      	sub	sp, #8
 81016c0:	af00      	add	r7, sp, #0
 81016c2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 81016c4:	f04f 31ff 	mov.w	r1, #4294967295
 81016c8:	6878      	ldr	r0, [r7, #4]
 81016ca:	f7ff ffe7 	bl	810169c <_kill>
	while (1) {}		/* Make sure we hang here */
 81016ce:	e7fe      	b.n	81016ce <_exit+0x12>

081016d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 81016d0:	b580      	push	{r7, lr}
 81016d2:	b086      	sub	sp, #24
 81016d4:	af00      	add	r7, sp, #0
 81016d6:	60f8      	str	r0, [r7, #12]
 81016d8:	60b9      	str	r1, [r7, #8]
 81016da:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 81016dc:	2300      	movs	r3, #0
 81016de:	617b      	str	r3, [r7, #20]
 81016e0:	e00a      	b.n	81016f8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 81016e2:	f3af 8000 	nop.w
 81016e6:	4601      	mov	r1, r0
 81016e8:	68bb      	ldr	r3, [r7, #8]
 81016ea:	1c5a      	adds	r2, r3, #1
 81016ec:	60ba      	str	r2, [r7, #8]
 81016ee:	b2ca      	uxtb	r2, r1
 81016f0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 81016f2:	697b      	ldr	r3, [r7, #20]
 81016f4:	3301      	adds	r3, #1
 81016f6:	617b      	str	r3, [r7, #20]
 81016f8:	697a      	ldr	r2, [r7, #20]
 81016fa:	687b      	ldr	r3, [r7, #4]
 81016fc:	429a      	cmp	r2, r3
 81016fe:	dbf0      	blt.n	81016e2 <_read+0x12>
	}

return len;
 8101700:	687b      	ldr	r3, [r7, #4]
}
 8101702:	4618      	mov	r0, r3
 8101704:	3718      	adds	r7, #24
 8101706:	46bd      	mov	sp, r7
 8101708:	bd80      	pop	{r7, pc}

0810170a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 810170a:	b580      	push	{r7, lr}
 810170c:	b086      	sub	sp, #24
 810170e:	af00      	add	r7, sp, #0
 8101710:	60f8      	str	r0, [r7, #12]
 8101712:	60b9      	str	r1, [r7, #8]
 8101714:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101716:	2300      	movs	r3, #0
 8101718:	617b      	str	r3, [r7, #20]
 810171a:	e009      	b.n	8101730 <_write+0x26>
	{
		__io_putchar(*ptr++);
 810171c:	68bb      	ldr	r3, [r7, #8]
 810171e:	1c5a      	adds	r2, r3, #1
 8101720:	60ba      	str	r2, [r7, #8]
 8101722:	781b      	ldrb	r3, [r3, #0]
 8101724:	4618      	mov	r0, r3
 8101726:	f7ff fe41 	bl	81013ac <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 810172a:	697b      	ldr	r3, [r7, #20]
 810172c:	3301      	adds	r3, #1
 810172e:	617b      	str	r3, [r7, #20]
 8101730:	697a      	ldr	r2, [r7, #20]
 8101732:	687b      	ldr	r3, [r7, #4]
 8101734:	429a      	cmp	r2, r3
 8101736:	dbf1      	blt.n	810171c <_write+0x12>
	}
	return len;
 8101738:	687b      	ldr	r3, [r7, #4]
}
 810173a:	4618      	mov	r0, r3
 810173c:	3718      	adds	r7, #24
 810173e:	46bd      	mov	sp, r7
 8101740:	bd80      	pop	{r7, pc}

08101742 <_close>:

int _close(int file)
{
 8101742:	b480      	push	{r7}
 8101744:	b083      	sub	sp, #12
 8101746:	af00      	add	r7, sp, #0
 8101748:	6078      	str	r0, [r7, #4]
	return -1;
 810174a:	f04f 33ff 	mov.w	r3, #4294967295
}
 810174e:	4618      	mov	r0, r3
 8101750:	370c      	adds	r7, #12
 8101752:	46bd      	mov	sp, r7
 8101754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101758:	4770      	bx	lr

0810175a <_fstat>:


int _fstat(int file, struct stat *st)
{
 810175a:	b480      	push	{r7}
 810175c:	b083      	sub	sp, #12
 810175e:	af00      	add	r7, sp, #0
 8101760:	6078      	str	r0, [r7, #4]
 8101762:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8101764:	683b      	ldr	r3, [r7, #0]
 8101766:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 810176a:	605a      	str	r2, [r3, #4]
	return 0;
 810176c:	2300      	movs	r3, #0
}
 810176e:	4618      	mov	r0, r3
 8101770:	370c      	adds	r7, #12
 8101772:	46bd      	mov	sp, r7
 8101774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101778:	4770      	bx	lr

0810177a <_isatty>:

int _isatty(int file)
{
 810177a:	b480      	push	{r7}
 810177c:	b083      	sub	sp, #12
 810177e:	af00      	add	r7, sp, #0
 8101780:	6078      	str	r0, [r7, #4]
	return 1;
 8101782:	2301      	movs	r3, #1
}
 8101784:	4618      	mov	r0, r3
 8101786:	370c      	adds	r7, #12
 8101788:	46bd      	mov	sp, r7
 810178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810178e:	4770      	bx	lr

08101790 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8101790:	b480      	push	{r7}
 8101792:	b085      	sub	sp, #20
 8101794:	af00      	add	r7, sp, #0
 8101796:	60f8      	str	r0, [r7, #12]
 8101798:	60b9      	str	r1, [r7, #8]
 810179a:	607a      	str	r2, [r7, #4]
	return 0;
 810179c:	2300      	movs	r3, #0
}
 810179e:	4618      	mov	r0, r3
 81017a0:	3714      	adds	r7, #20
 81017a2:	46bd      	mov	sp, r7
 81017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81017a8:	4770      	bx	lr
	...

081017ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 81017ac:	b580      	push	{r7, lr}
 81017ae:	b086      	sub	sp, #24
 81017b0:	af00      	add	r7, sp, #0
 81017b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 81017b4:	4a14      	ldr	r2, [pc, #80]	; (8101808 <_sbrk+0x5c>)
 81017b6:	4b15      	ldr	r3, [pc, #84]	; (810180c <_sbrk+0x60>)
 81017b8:	1ad3      	subs	r3, r2, r3
 81017ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 81017bc:	697b      	ldr	r3, [r7, #20]
 81017be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 81017c0:	4b13      	ldr	r3, [pc, #76]	; (8101810 <_sbrk+0x64>)
 81017c2:	681b      	ldr	r3, [r3, #0]
 81017c4:	2b00      	cmp	r3, #0
 81017c6:	d102      	bne.n	81017ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 81017c8:	4b11      	ldr	r3, [pc, #68]	; (8101810 <_sbrk+0x64>)
 81017ca:	4a12      	ldr	r2, [pc, #72]	; (8101814 <_sbrk+0x68>)
 81017cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 81017ce:	4b10      	ldr	r3, [pc, #64]	; (8101810 <_sbrk+0x64>)
 81017d0:	681a      	ldr	r2, [r3, #0]
 81017d2:	687b      	ldr	r3, [r7, #4]
 81017d4:	4413      	add	r3, r2
 81017d6:	693a      	ldr	r2, [r7, #16]
 81017d8:	429a      	cmp	r2, r3
 81017da:	d207      	bcs.n	81017ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 81017dc:	f004 fb14 	bl	8105e08 <__errno>
 81017e0:	4603      	mov	r3, r0
 81017e2:	220c      	movs	r2, #12
 81017e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 81017e6:	f04f 33ff 	mov.w	r3, #4294967295
 81017ea:	e009      	b.n	8101800 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 81017ec:	4b08      	ldr	r3, [pc, #32]	; (8101810 <_sbrk+0x64>)
 81017ee:	681b      	ldr	r3, [r3, #0]
 81017f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 81017f2:	4b07      	ldr	r3, [pc, #28]	; (8101810 <_sbrk+0x64>)
 81017f4:	681a      	ldr	r2, [r3, #0]
 81017f6:	687b      	ldr	r3, [r7, #4]
 81017f8:	4413      	add	r3, r2
 81017fa:	4a05      	ldr	r2, [pc, #20]	; (8101810 <_sbrk+0x64>)
 81017fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 81017fe:	68fb      	ldr	r3, [r7, #12]
}
 8101800:	4618      	mov	r0, r3
 8101802:	3718      	adds	r7, #24
 8101804:	46bd      	mov	sp, r7
 8101806:	bd80      	pop	{r7, pc}
 8101808:	10048000 	.word	0x10048000
 810180c:	00000400 	.word	0x00000400
 8101810:	100002dc 	.word	0x100002dc
 8101814:	100002f8 	.word	0x100002f8

08101818 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8101818:	f8df d034 	ldr.w	sp, [pc, #52]	; 8101850 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 810181c:	f7ff fc74 	bl	8101108 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8101820:	480c      	ldr	r0, [pc, #48]	; (8101854 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8101822:	490d      	ldr	r1, [pc, #52]	; (8101858 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8101824:	4a0d      	ldr	r2, [pc, #52]	; (810185c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8101826:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8101828:	e002      	b.n	8101830 <LoopCopyDataInit>

0810182a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 810182a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 810182c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 810182e:	3304      	adds	r3, #4

08101830 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8101830:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8101832:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8101834:	d3f9      	bcc.n	810182a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8101836:	4a0a      	ldr	r2, [pc, #40]	; (8101860 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8101838:	4c0a      	ldr	r4, [pc, #40]	; (8101864 <LoopFillZerobss+0x22>)
  movs r3, #0
 810183a:	2300      	movs	r3, #0
  b LoopFillZerobss
 810183c:	e001      	b.n	8101842 <LoopFillZerobss>

0810183e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 810183e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8101840:	3204      	adds	r2, #4

08101842 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8101842:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8101844:	d3fb      	bcc.n	810183e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8101846:	f004 fae5 	bl	8105e14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 810184a:	f7ff fc75 	bl	8101138 <main>
  bx  lr
 810184e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8101850:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8101854:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8101858:	100001e4 	.word	0x100001e4
  ldr r2, =_sidata
 810185c:	0810ac54 	.word	0x0810ac54
  ldr r2, =_sbss
 8101860:	100001e4 	.word	0x100001e4
  ldr r4, =_ebss
 8101864:	100002f4 	.word	0x100002f4

08101868 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8101868:	e7fe      	b.n	8101868 <ADC3_IRQHandler>
	...

0810186c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 810186c:	b580      	push	{r7, lr}
 810186e:	b082      	sub	sp, #8
 8101870:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8101872:	4b28      	ldr	r3, [pc, #160]	; (8101914 <HAL_Init+0xa8>)
 8101874:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101878:	4a26      	ldr	r2, [pc, #152]	; (8101914 <HAL_Init+0xa8>)
 810187a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 810187e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101882:	4b24      	ldr	r3, [pc, #144]	; (8101914 <HAL_Init+0xa8>)
 8101884:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101888:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 810188c:	603b      	str	r3, [r7, #0]
 810188e:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8101890:	4b21      	ldr	r3, [pc, #132]	; (8101918 <HAL_Init+0xac>)
 8101892:	681b      	ldr	r3, [r3, #0]
 8101894:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8101898:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 810189c:	4a1e      	ldr	r2, [pc, #120]	; (8101918 <HAL_Init+0xac>)
 810189e:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 81018a2:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 81018a4:	4b1c      	ldr	r3, [pc, #112]	; (8101918 <HAL_Init+0xac>)
 81018a6:	681b      	ldr	r3, [r3, #0]
 81018a8:	4a1b      	ldr	r2, [pc, #108]	; (8101918 <HAL_Init+0xac>)
 81018aa:	f043 0301 	orr.w	r3, r3, #1
 81018ae:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81018b0:	2003      	movs	r0, #3
 81018b2:	f000 f941 	bl	8101b38 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 81018b6:	f000 fbcf 	bl	8102058 <HAL_RCC_GetSysClockFreq>
 81018ba:	4602      	mov	r2, r0
 81018bc:	4b15      	ldr	r3, [pc, #84]	; (8101914 <HAL_Init+0xa8>)
 81018be:	699b      	ldr	r3, [r3, #24]
 81018c0:	0a1b      	lsrs	r3, r3, #8
 81018c2:	f003 030f 	and.w	r3, r3, #15
 81018c6:	4915      	ldr	r1, [pc, #84]	; (810191c <HAL_Init+0xb0>)
 81018c8:	5ccb      	ldrb	r3, [r1, r3]
 81018ca:	f003 031f 	and.w	r3, r3, #31
 81018ce:	fa22 f303 	lsr.w	r3, r2, r3
 81018d2:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81018d4:	4b0f      	ldr	r3, [pc, #60]	; (8101914 <HAL_Init+0xa8>)
 81018d6:	699b      	ldr	r3, [r3, #24]
 81018d8:	f003 030f 	and.w	r3, r3, #15
 81018dc:	4a0f      	ldr	r2, [pc, #60]	; (810191c <HAL_Init+0xb0>)
 81018de:	5cd3      	ldrb	r3, [r2, r3]
 81018e0:	f003 031f 	and.w	r3, r3, #31
 81018e4:	687a      	ldr	r2, [r7, #4]
 81018e6:	fa22 f303 	lsr.w	r3, r2, r3
 81018ea:	4a0d      	ldr	r2, [pc, #52]	; (8101920 <HAL_Init+0xb4>)
 81018ec:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81018ee:	4b0c      	ldr	r3, [pc, #48]	; (8101920 <HAL_Init+0xb4>)
 81018f0:	681b      	ldr	r3, [r3, #0]
 81018f2:	4a0c      	ldr	r2, [pc, #48]	; (8101924 <HAL_Init+0xb8>)
 81018f4:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 81018f6:	2000      	movs	r0, #0
 81018f8:	f000 f816 	bl	8101928 <HAL_InitTick>
 81018fc:	4603      	mov	r3, r0
 81018fe:	2b00      	cmp	r3, #0
 8101900:	d001      	beq.n	8101906 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8101902:	2301      	movs	r3, #1
 8101904:	e002      	b.n	810190c <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8101906:	f7ff fdbf 	bl	8101488 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 810190a:	2300      	movs	r3, #0
}
 810190c:	4618      	mov	r0, r3
 810190e:	3708      	adds	r7, #8
 8101910:	46bd      	mov	sp, r7
 8101912:	bd80      	pop	{r7, pc}
 8101914:	58024400 	.word	0x58024400
 8101918:	40024400 	.word	0x40024400
 810191c:	0810a768 	.word	0x0810a768
 8101920:	10000004 	.word	0x10000004
 8101924:	10000000 	.word	0x10000000

08101928 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8101928:	b580      	push	{r7, lr}
 810192a:	b082      	sub	sp, #8
 810192c:	af00      	add	r7, sp, #0
 810192e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8101930:	4b15      	ldr	r3, [pc, #84]	; (8101988 <HAL_InitTick+0x60>)
 8101932:	781b      	ldrb	r3, [r3, #0]
 8101934:	2b00      	cmp	r3, #0
 8101936:	d101      	bne.n	810193c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8101938:	2301      	movs	r3, #1
 810193a:	e021      	b.n	8101980 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 810193c:	4b13      	ldr	r3, [pc, #76]	; (810198c <HAL_InitTick+0x64>)
 810193e:	681a      	ldr	r2, [r3, #0]
 8101940:	4b11      	ldr	r3, [pc, #68]	; (8101988 <HAL_InitTick+0x60>)
 8101942:	781b      	ldrb	r3, [r3, #0]
 8101944:	4619      	mov	r1, r3
 8101946:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 810194a:	fbb3 f3f1 	udiv	r3, r3, r1
 810194e:	fbb2 f3f3 	udiv	r3, r2, r3
 8101952:	4618      	mov	r0, r3
 8101954:	f000 f915 	bl	8101b82 <HAL_SYSTICK_Config>
 8101958:	4603      	mov	r3, r0
 810195a:	2b00      	cmp	r3, #0
 810195c:	d001      	beq.n	8101962 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 810195e:	2301      	movs	r3, #1
 8101960:	e00e      	b.n	8101980 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8101962:	687b      	ldr	r3, [r7, #4]
 8101964:	2b0f      	cmp	r3, #15
 8101966:	d80a      	bhi.n	810197e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8101968:	2200      	movs	r2, #0
 810196a:	6879      	ldr	r1, [r7, #4]
 810196c:	f04f 30ff 	mov.w	r0, #4294967295
 8101970:	f000 f8ed 	bl	8101b4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8101974:	4a06      	ldr	r2, [pc, #24]	; (8101990 <HAL_InitTick+0x68>)
 8101976:	687b      	ldr	r3, [r7, #4]
 8101978:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 810197a:	2300      	movs	r3, #0
 810197c:	e000      	b.n	8101980 <HAL_InitTick+0x58>
    return HAL_ERROR;
 810197e:	2301      	movs	r3, #1
}
 8101980:	4618      	mov	r0, r3
 8101982:	3708      	adds	r7, #8
 8101984:	46bd      	mov	sp, r7
 8101986:	bd80      	pop	{r7, pc}
 8101988:	1000000c 	.word	0x1000000c
 810198c:	10000000 	.word	0x10000000
 8101990:	10000008 	.word	0x10000008

08101994 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8101994:	b480      	push	{r7}
 8101996:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8101998:	4b06      	ldr	r3, [pc, #24]	; (81019b4 <HAL_IncTick+0x20>)
 810199a:	781b      	ldrb	r3, [r3, #0]
 810199c:	461a      	mov	r2, r3
 810199e:	4b06      	ldr	r3, [pc, #24]	; (81019b8 <HAL_IncTick+0x24>)
 81019a0:	681b      	ldr	r3, [r3, #0]
 81019a2:	4413      	add	r3, r2
 81019a4:	4a04      	ldr	r2, [pc, #16]	; (81019b8 <HAL_IncTick+0x24>)
 81019a6:	6013      	str	r3, [r2, #0]
}
 81019a8:	bf00      	nop
 81019aa:	46bd      	mov	sp, r7
 81019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 81019b0:	4770      	bx	lr
 81019b2:	bf00      	nop
 81019b4:	1000000c 	.word	0x1000000c
 81019b8:	100002e0 	.word	0x100002e0

081019bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 81019bc:	b480      	push	{r7}
 81019be:	af00      	add	r7, sp, #0
  return uwTick;
 81019c0:	4b03      	ldr	r3, [pc, #12]	; (81019d0 <HAL_GetTick+0x14>)
 81019c2:	681b      	ldr	r3, [r3, #0]
}
 81019c4:	4618      	mov	r0, r3
 81019c6:	46bd      	mov	sp, r7
 81019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81019cc:	4770      	bx	lr
 81019ce:	bf00      	nop
 81019d0:	100002e0 	.word	0x100002e0

081019d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81019d4:	b480      	push	{r7}
 81019d6:	b085      	sub	sp, #20
 81019d8:	af00      	add	r7, sp, #0
 81019da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 81019dc:	687b      	ldr	r3, [r7, #4]
 81019de:	f003 0307 	and.w	r3, r3, #7
 81019e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 81019e4:	4b0c      	ldr	r3, [pc, #48]	; (8101a18 <__NVIC_SetPriorityGrouping+0x44>)
 81019e6:	68db      	ldr	r3, [r3, #12]
 81019e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 81019ea:	68ba      	ldr	r2, [r7, #8]
 81019ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 81019f0:	4013      	ands	r3, r2
 81019f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81019f4:	68fb      	ldr	r3, [r7, #12]
 81019f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 81019f8:	68bb      	ldr	r3, [r7, #8]
 81019fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 81019fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8101a00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101a04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8101a06:	4a04      	ldr	r2, [pc, #16]	; (8101a18 <__NVIC_SetPriorityGrouping+0x44>)
 8101a08:	68bb      	ldr	r3, [r7, #8]
 8101a0a:	60d3      	str	r3, [r2, #12]
}
 8101a0c:	bf00      	nop
 8101a0e:	3714      	adds	r7, #20
 8101a10:	46bd      	mov	sp, r7
 8101a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101a16:	4770      	bx	lr
 8101a18:	e000ed00 	.word	0xe000ed00

08101a1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8101a1c:	b480      	push	{r7}
 8101a1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8101a20:	4b04      	ldr	r3, [pc, #16]	; (8101a34 <__NVIC_GetPriorityGrouping+0x18>)
 8101a22:	68db      	ldr	r3, [r3, #12]
 8101a24:	0a1b      	lsrs	r3, r3, #8
 8101a26:	f003 0307 	and.w	r3, r3, #7
}
 8101a2a:	4618      	mov	r0, r3
 8101a2c:	46bd      	mov	sp, r7
 8101a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101a32:	4770      	bx	lr
 8101a34:	e000ed00 	.word	0xe000ed00

08101a38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8101a38:	b480      	push	{r7}
 8101a3a:	b083      	sub	sp, #12
 8101a3c:	af00      	add	r7, sp, #0
 8101a3e:	4603      	mov	r3, r0
 8101a40:	6039      	str	r1, [r7, #0]
 8101a42:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8101a44:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101a48:	2b00      	cmp	r3, #0
 8101a4a:	db0a      	blt.n	8101a62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101a4c:	683b      	ldr	r3, [r7, #0]
 8101a4e:	b2da      	uxtb	r2, r3
 8101a50:	490c      	ldr	r1, [pc, #48]	; (8101a84 <__NVIC_SetPriority+0x4c>)
 8101a52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101a56:	0112      	lsls	r2, r2, #4
 8101a58:	b2d2      	uxtb	r2, r2
 8101a5a:	440b      	add	r3, r1
 8101a5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8101a60:	e00a      	b.n	8101a78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101a62:	683b      	ldr	r3, [r7, #0]
 8101a64:	b2da      	uxtb	r2, r3
 8101a66:	4908      	ldr	r1, [pc, #32]	; (8101a88 <__NVIC_SetPriority+0x50>)
 8101a68:	88fb      	ldrh	r3, [r7, #6]
 8101a6a:	f003 030f 	and.w	r3, r3, #15
 8101a6e:	3b04      	subs	r3, #4
 8101a70:	0112      	lsls	r2, r2, #4
 8101a72:	b2d2      	uxtb	r2, r2
 8101a74:	440b      	add	r3, r1
 8101a76:	761a      	strb	r2, [r3, #24]
}
 8101a78:	bf00      	nop
 8101a7a:	370c      	adds	r7, #12
 8101a7c:	46bd      	mov	sp, r7
 8101a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101a82:	4770      	bx	lr
 8101a84:	e000e100 	.word	0xe000e100
 8101a88:	e000ed00 	.word	0xe000ed00

08101a8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101a8c:	b480      	push	{r7}
 8101a8e:	b089      	sub	sp, #36	; 0x24
 8101a90:	af00      	add	r7, sp, #0
 8101a92:	60f8      	str	r0, [r7, #12]
 8101a94:	60b9      	str	r1, [r7, #8]
 8101a96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8101a98:	68fb      	ldr	r3, [r7, #12]
 8101a9a:	f003 0307 	and.w	r3, r3, #7
 8101a9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8101aa0:	69fb      	ldr	r3, [r7, #28]
 8101aa2:	f1c3 0307 	rsb	r3, r3, #7
 8101aa6:	2b04      	cmp	r3, #4
 8101aa8:	bf28      	it	cs
 8101aaa:	2304      	movcs	r3, #4
 8101aac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8101aae:	69fb      	ldr	r3, [r7, #28]
 8101ab0:	3304      	adds	r3, #4
 8101ab2:	2b06      	cmp	r3, #6
 8101ab4:	d902      	bls.n	8101abc <NVIC_EncodePriority+0x30>
 8101ab6:	69fb      	ldr	r3, [r7, #28]
 8101ab8:	3b03      	subs	r3, #3
 8101aba:	e000      	b.n	8101abe <NVIC_EncodePriority+0x32>
 8101abc:	2300      	movs	r3, #0
 8101abe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101ac0:	f04f 32ff 	mov.w	r2, #4294967295
 8101ac4:	69bb      	ldr	r3, [r7, #24]
 8101ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8101aca:	43da      	mvns	r2, r3
 8101acc:	68bb      	ldr	r3, [r7, #8]
 8101ace:	401a      	ands	r2, r3
 8101ad0:	697b      	ldr	r3, [r7, #20]
 8101ad2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8101ad4:	f04f 31ff 	mov.w	r1, #4294967295
 8101ad8:	697b      	ldr	r3, [r7, #20]
 8101ada:	fa01 f303 	lsl.w	r3, r1, r3
 8101ade:	43d9      	mvns	r1, r3
 8101ae0:	687b      	ldr	r3, [r7, #4]
 8101ae2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101ae4:	4313      	orrs	r3, r2
         );
}
 8101ae6:	4618      	mov	r0, r3
 8101ae8:	3724      	adds	r7, #36	; 0x24
 8101aea:	46bd      	mov	sp, r7
 8101aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101af0:	4770      	bx	lr
	...

08101af4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8101af4:	b580      	push	{r7, lr}
 8101af6:	b082      	sub	sp, #8
 8101af8:	af00      	add	r7, sp, #0
 8101afa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8101afc:	687b      	ldr	r3, [r7, #4]
 8101afe:	3b01      	subs	r3, #1
 8101b00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8101b04:	d301      	bcc.n	8101b0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8101b06:	2301      	movs	r3, #1
 8101b08:	e00f      	b.n	8101b2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8101b0a:	4a0a      	ldr	r2, [pc, #40]	; (8101b34 <SysTick_Config+0x40>)
 8101b0c:	687b      	ldr	r3, [r7, #4]
 8101b0e:	3b01      	subs	r3, #1
 8101b10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8101b12:	210f      	movs	r1, #15
 8101b14:	f04f 30ff 	mov.w	r0, #4294967295
 8101b18:	f7ff ff8e 	bl	8101a38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8101b1c:	4b05      	ldr	r3, [pc, #20]	; (8101b34 <SysTick_Config+0x40>)
 8101b1e:	2200      	movs	r2, #0
 8101b20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8101b22:	4b04      	ldr	r3, [pc, #16]	; (8101b34 <SysTick_Config+0x40>)
 8101b24:	2207      	movs	r2, #7
 8101b26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8101b28:	2300      	movs	r3, #0
}
 8101b2a:	4618      	mov	r0, r3
 8101b2c:	3708      	adds	r7, #8
 8101b2e:	46bd      	mov	sp, r7
 8101b30:	bd80      	pop	{r7, pc}
 8101b32:	bf00      	nop
 8101b34:	e000e010 	.word	0xe000e010

08101b38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101b38:	b580      	push	{r7, lr}
 8101b3a:	b082      	sub	sp, #8
 8101b3c:	af00      	add	r7, sp, #0
 8101b3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8101b40:	6878      	ldr	r0, [r7, #4]
 8101b42:	f7ff ff47 	bl	81019d4 <__NVIC_SetPriorityGrouping>
}
 8101b46:	bf00      	nop
 8101b48:	3708      	adds	r7, #8
 8101b4a:	46bd      	mov	sp, r7
 8101b4c:	bd80      	pop	{r7, pc}

08101b4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101b4e:	b580      	push	{r7, lr}
 8101b50:	b086      	sub	sp, #24
 8101b52:	af00      	add	r7, sp, #0
 8101b54:	4603      	mov	r3, r0
 8101b56:	60b9      	str	r1, [r7, #8]
 8101b58:	607a      	str	r2, [r7, #4]
 8101b5a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8101b5c:	f7ff ff5e 	bl	8101a1c <__NVIC_GetPriorityGrouping>
 8101b60:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8101b62:	687a      	ldr	r2, [r7, #4]
 8101b64:	68b9      	ldr	r1, [r7, #8]
 8101b66:	6978      	ldr	r0, [r7, #20]
 8101b68:	f7ff ff90 	bl	8101a8c <NVIC_EncodePriority>
 8101b6c:	4602      	mov	r2, r0
 8101b6e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8101b72:	4611      	mov	r1, r2
 8101b74:	4618      	mov	r0, r3
 8101b76:	f7ff ff5f 	bl	8101a38 <__NVIC_SetPriority>
}
 8101b7a:	bf00      	nop
 8101b7c:	3718      	adds	r7, #24
 8101b7e:	46bd      	mov	sp, r7
 8101b80:	bd80      	pop	{r7, pc}

08101b82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8101b82:	b580      	push	{r7, lr}
 8101b84:	b082      	sub	sp, #8
 8101b86:	af00      	add	r7, sp, #0
 8101b88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8101b8a:	6878      	ldr	r0, [r7, #4]
 8101b8c:	f7ff ffb2 	bl	8101af4 <SysTick_Config>
 8101b90:	4603      	mov	r3, r0
}
 8101b92:	4618      	mov	r0, r3
 8101b94:	3708      	adds	r7, #8
 8101b96:	46bd      	mov	sp, r7
 8101b98:	bd80      	pop	{r7, pc}
	...

08101b9c <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8101b9c:	b480      	push	{r7}
 8101b9e:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8101ba0:	4b07      	ldr	r3, [pc, #28]	; (8101bc0 <HAL_GetCurrentCPUID+0x24>)
 8101ba2:	681b      	ldr	r3, [r3, #0]
 8101ba4:	091b      	lsrs	r3, r3, #4
 8101ba6:	f003 030f 	and.w	r3, r3, #15
 8101baa:	2b07      	cmp	r3, #7
 8101bac:	d101      	bne.n	8101bb2 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8101bae:	2303      	movs	r3, #3
 8101bb0:	e000      	b.n	8101bb4 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8101bb2:	2301      	movs	r3, #1
  }
}
 8101bb4:	4618      	mov	r0, r3
 8101bb6:	46bd      	mov	sp, r7
 8101bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101bbc:	4770      	bx	lr
 8101bbe:	bf00      	nop
 8101bc0:	e000ed00 	.word	0xe000ed00

08101bc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8101bc4:	b480      	push	{r7}
 8101bc6:	b089      	sub	sp, #36	; 0x24
 8101bc8:	af00      	add	r7, sp, #0
 8101bca:	6078      	str	r0, [r7, #4]
 8101bcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8101bce:	2300      	movs	r3, #0
 8101bd0:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8101bd2:	4b89      	ldr	r3, [pc, #548]	; (8101df8 <HAL_GPIO_Init+0x234>)
 8101bd4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8101bd6:	e194      	b.n	8101f02 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8101bd8:	683b      	ldr	r3, [r7, #0]
 8101bda:	681a      	ldr	r2, [r3, #0]
 8101bdc:	2101      	movs	r1, #1
 8101bde:	69fb      	ldr	r3, [r7, #28]
 8101be0:	fa01 f303 	lsl.w	r3, r1, r3
 8101be4:	4013      	ands	r3, r2
 8101be6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8101be8:	693b      	ldr	r3, [r7, #16]
 8101bea:	2b00      	cmp	r3, #0
 8101bec:	f000 8186 	beq.w	8101efc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8101bf0:	683b      	ldr	r3, [r7, #0]
 8101bf2:	685b      	ldr	r3, [r3, #4]
 8101bf4:	f003 0303 	and.w	r3, r3, #3
 8101bf8:	2b01      	cmp	r3, #1
 8101bfa:	d005      	beq.n	8101c08 <HAL_GPIO_Init+0x44>
 8101bfc:	683b      	ldr	r3, [r7, #0]
 8101bfe:	685b      	ldr	r3, [r3, #4]
 8101c00:	f003 0303 	and.w	r3, r3, #3
 8101c04:	2b02      	cmp	r3, #2
 8101c06:	d130      	bne.n	8101c6a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8101c08:	687b      	ldr	r3, [r7, #4]
 8101c0a:	689b      	ldr	r3, [r3, #8]
 8101c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8101c0e:	69fb      	ldr	r3, [r7, #28]
 8101c10:	005b      	lsls	r3, r3, #1
 8101c12:	2203      	movs	r2, #3
 8101c14:	fa02 f303 	lsl.w	r3, r2, r3
 8101c18:	43db      	mvns	r3, r3
 8101c1a:	69ba      	ldr	r2, [r7, #24]
 8101c1c:	4013      	ands	r3, r2
 8101c1e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8101c20:	683b      	ldr	r3, [r7, #0]
 8101c22:	68da      	ldr	r2, [r3, #12]
 8101c24:	69fb      	ldr	r3, [r7, #28]
 8101c26:	005b      	lsls	r3, r3, #1
 8101c28:	fa02 f303 	lsl.w	r3, r2, r3
 8101c2c:	69ba      	ldr	r2, [r7, #24]
 8101c2e:	4313      	orrs	r3, r2
 8101c30:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8101c32:	687b      	ldr	r3, [r7, #4]
 8101c34:	69ba      	ldr	r2, [r7, #24]
 8101c36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8101c38:	687b      	ldr	r3, [r7, #4]
 8101c3a:	685b      	ldr	r3, [r3, #4]
 8101c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8101c3e:	2201      	movs	r2, #1
 8101c40:	69fb      	ldr	r3, [r7, #28]
 8101c42:	fa02 f303 	lsl.w	r3, r2, r3
 8101c46:	43db      	mvns	r3, r3
 8101c48:	69ba      	ldr	r2, [r7, #24]
 8101c4a:	4013      	ands	r3, r2
 8101c4c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8101c4e:	683b      	ldr	r3, [r7, #0]
 8101c50:	685b      	ldr	r3, [r3, #4]
 8101c52:	091b      	lsrs	r3, r3, #4
 8101c54:	f003 0201 	and.w	r2, r3, #1
 8101c58:	69fb      	ldr	r3, [r7, #28]
 8101c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8101c5e:	69ba      	ldr	r2, [r7, #24]
 8101c60:	4313      	orrs	r3, r2
 8101c62:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8101c64:	687b      	ldr	r3, [r7, #4]
 8101c66:	69ba      	ldr	r2, [r7, #24]
 8101c68:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8101c6a:	683b      	ldr	r3, [r7, #0]
 8101c6c:	685b      	ldr	r3, [r3, #4]
 8101c6e:	f003 0303 	and.w	r3, r3, #3
 8101c72:	2b03      	cmp	r3, #3
 8101c74:	d017      	beq.n	8101ca6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8101c76:	687b      	ldr	r3, [r7, #4]
 8101c78:	68db      	ldr	r3, [r3, #12]
 8101c7a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8101c7c:	69fb      	ldr	r3, [r7, #28]
 8101c7e:	005b      	lsls	r3, r3, #1
 8101c80:	2203      	movs	r2, #3
 8101c82:	fa02 f303 	lsl.w	r3, r2, r3
 8101c86:	43db      	mvns	r3, r3
 8101c88:	69ba      	ldr	r2, [r7, #24]
 8101c8a:	4013      	ands	r3, r2
 8101c8c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8101c8e:	683b      	ldr	r3, [r7, #0]
 8101c90:	689a      	ldr	r2, [r3, #8]
 8101c92:	69fb      	ldr	r3, [r7, #28]
 8101c94:	005b      	lsls	r3, r3, #1
 8101c96:	fa02 f303 	lsl.w	r3, r2, r3
 8101c9a:	69ba      	ldr	r2, [r7, #24]
 8101c9c:	4313      	orrs	r3, r2
 8101c9e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8101ca0:	687b      	ldr	r3, [r7, #4]
 8101ca2:	69ba      	ldr	r2, [r7, #24]
 8101ca4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8101ca6:	683b      	ldr	r3, [r7, #0]
 8101ca8:	685b      	ldr	r3, [r3, #4]
 8101caa:	f003 0303 	and.w	r3, r3, #3
 8101cae:	2b02      	cmp	r3, #2
 8101cb0:	d123      	bne.n	8101cfa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8101cb2:	69fb      	ldr	r3, [r7, #28]
 8101cb4:	08da      	lsrs	r2, r3, #3
 8101cb6:	687b      	ldr	r3, [r7, #4]
 8101cb8:	3208      	adds	r2, #8
 8101cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8101cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8101cc0:	69fb      	ldr	r3, [r7, #28]
 8101cc2:	f003 0307 	and.w	r3, r3, #7
 8101cc6:	009b      	lsls	r3, r3, #2
 8101cc8:	220f      	movs	r2, #15
 8101cca:	fa02 f303 	lsl.w	r3, r2, r3
 8101cce:	43db      	mvns	r3, r3
 8101cd0:	69ba      	ldr	r2, [r7, #24]
 8101cd2:	4013      	ands	r3, r2
 8101cd4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8101cd6:	683b      	ldr	r3, [r7, #0]
 8101cd8:	691a      	ldr	r2, [r3, #16]
 8101cda:	69fb      	ldr	r3, [r7, #28]
 8101cdc:	f003 0307 	and.w	r3, r3, #7
 8101ce0:	009b      	lsls	r3, r3, #2
 8101ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8101ce6:	69ba      	ldr	r2, [r7, #24]
 8101ce8:	4313      	orrs	r3, r2
 8101cea:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8101cec:	69fb      	ldr	r3, [r7, #28]
 8101cee:	08da      	lsrs	r2, r3, #3
 8101cf0:	687b      	ldr	r3, [r7, #4]
 8101cf2:	3208      	adds	r2, #8
 8101cf4:	69b9      	ldr	r1, [r7, #24]
 8101cf6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8101cfa:	687b      	ldr	r3, [r7, #4]
 8101cfc:	681b      	ldr	r3, [r3, #0]
 8101cfe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8101d00:	69fb      	ldr	r3, [r7, #28]
 8101d02:	005b      	lsls	r3, r3, #1
 8101d04:	2203      	movs	r2, #3
 8101d06:	fa02 f303 	lsl.w	r3, r2, r3
 8101d0a:	43db      	mvns	r3, r3
 8101d0c:	69ba      	ldr	r2, [r7, #24]
 8101d0e:	4013      	ands	r3, r2
 8101d10:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8101d12:	683b      	ldr	r3, [r7, #0]
 8101d14:	685b      	ldr	r3, [r3, #4]
 8101d16:	f003 0203 	and.w	r2, r3, #3
 8101d1a:	69fb      	ldr	r3, [r7, #28]
 8101d1c:	005b      	lsls	r3, r3, #1
 8101d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8101d22:	69ba      	ldr	r2, [r7, #24]
 8101d24:	4313      	orrs	r3, r2
 8101d26:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8101d28:	687b      	ldr	r3, [r7, #4]
 8101d2a:	69ba      	ldr	r2, [r7, #24]
 8101d2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8101d2e:	683b      	ldr	r3, [r7, #0]
 8101d30:	685b      	ldr	r3, [r3, #4]
 8101d32:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8101d36:	2b00      	cmp	r3, #0
 8101d38:	f000 80e0 	beq.w	8101efc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101d3c:	4b2f      	ldr	r3, [pc, #188]	; (8101dfc <HAL_GPIO_Init+0x238>)
 8101d3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101d42:	4a2e      	ldr	r2, [pc, #184]	; (8101dfc <HAL_GPIO_Init+0x238>)
 8101d44:	f043 0302 	orr.w	r3, r3, #2
 8101d48:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8101d4c:	4b2b      	ldr	r3, [pc, #172]	; (8101dfc <HAL_GPIO_Init+0x238>)
 8101d4e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101d52:	f003 0302 	and.w	r3, r3, #2
 8101d56:	60fb      	str	r3, [r7, #12]
 8101d58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8101d5a:	4a29      	ldr	r2, [pc, #164]	; (8101e00 <HAL_GPIO_Init+0x23c>)
 8101d5c:	69fb      	ldr	r3, [r7, #28]
 8101d5e:	089b      	lsrs	r3, r3, #2
 8101d60:	3302      	adds	r3, #2
 8101d62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8101d66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8101d68:	69fb      	ldr	r3, [r7, #28]
 8101d6a:	f003 0303 	and.w	r3, r3, #3
 8101d6e:	009b      	lsls	r3, r3, #2
 8101d70:	220f      	movs	r2, #15
 8101d72:	fa02 f303 	lsl.w	r3, r2, r3
 8101d76:	43db      	mvns	r3, r3
 8101d78:	69ba      	ldr	r2, [r7, #24]
 8101d7a:	4013      	ands	r3, r2
 8101d7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8101d7e:	687b      	ldr	r3, [r7, #4]
 8101d80:	4a20      	ldr	r2, [pc, #128]	; (8101e04 <HAL_GPIO_Init+0x240>)
 8101d82:	4293      	cmp	r3, r2
 8101d84:	d052      	beq.n	8101e2c <HAL_GPIO_Init+0x268>
 8101d86:	687b      	ldr	r3, [r7, #4]
 8101d88:	4a1f      	ldr	r2, [pc, #124]	; (8101e08 <HAL_GPIO_Init+0x244>)
 8101d8a:	4293      	cmp	r3, r2
 8101d8c:	d031      	beq.n	8101df2 <HAL_GPIO_Init+0x22e>
 8101d8e:	687b      	ldr	r3, [r7, #4]
 8101d90:	4a1e      	ldr	r2, [pc, #120]	; (8101e0c <HAL_GPIO_Init+0x248>)
 8101d92:	4293      	cmp	r3, r2
 8101d94:	d02b      	beq.n	8101dee <HAL_GPIO_Init+0x22a>
 8101d96:	687b      	ldr	r3, [r7, #4]
 8101d98:	4a1d      	ldr	r2, [pc, #116]	; (8101e10 <HAL_GPIO_Init+0x24c>)
 8101d9a:	4293      	cmp	r3, r2
 8101d9c:	d025      	beq.n	8101dea <HAL_GPIO_Init+0x226>
 8101d9e:	687b      	ldr	r3, [r7, #4]
 8101da0:	4a1c      	ldr	r2, [pc, #112]	; (8101e14 <HAL_GPIO_Init+0x250>)
 8101da2:	4293      	cmp	r3, r2
 8101da4:	d01f      	beq.n	8101de6 <HAL_GPIO_Init+0x222>
 8101da6:	687b      	ldr	r3, [r7, #4]
 8101da8:	4a1b      	ldr	r2, [pc, #108]	; (8101e18 <HAL_GPIO_Init+0x254>)
 8101daa:	4293      	cmp	r3, r2
 8101dac:	d019      	beq.n	8101de2 <HAL_GPIO_Init+0x21e>
 8101dae:	687b      	ldr	r3, [r7, #4]
 8101db0:	4a1a      	ldr	r2, [pc, #104]	; (8101e1c <HAL_GPIO_Init+0x258>)
 8101db2:	4293      	cmp	r3, r2
 8101db4:	d013      	beq.n	8101dde <HAL_GPIO_Init+0x21a>
 8101db6:	687b      	ldr	r3, [r7, #4]
 8101db8:	4a19      	ldr	r2, [pc, #100]	; (8101e20 <HAL_GPIO_Init+0x25c>)
 8101dba:	4293      	cmp	r3, r2
 8101dbc:	d00d      	beq.n	8101dda <HAL_GPIO_Init+0x216>
 8101dbe:	687b      	ldr	r3, [r7, #4]
 8101dc0:	4a18      	ldr	r2, [pc, #96]	; (8101e24 <HAL_GPIO_Init+0x260>)
 8101dc2:	4293      	cmp	r3, r2
 8101dc4:	d007      	beq.n	8101dd6 <HAL_GPIO_Init+0x212>
 8101dc6:	687b      	ldr	r3, [r7, #4]
 8101dc8:	4a17      	ldr	r2, [pc, #92]	; (8101e28 <HAL_GPIO_Init+0x264>)
 8101dca:	4293      	cmp	r3, r2
 8101dcc:	d101      	bne.n	8101dd2 <HAL_GPIO_Init+0x20e>
 8101dce:	2309      	movs	r3, #9
 8101dd0:	e02d      	b.n	8101e2e <HAL_GPIO_Init+0x26a>
 8101dd2:	230a      	movs	r3, #10
 8101dd4:	e02b      	b.n	8101e2e <HAL_GPIO_Init+0x26a>
 8101dd6:	2308      	movs	r3, #8
 8101dd8:	e029      	b.n	8101e2e <HAL_GPIO_Init+0x26a>
 8101dda:	2307      	movs	r3, #7
 8101ddc:	e027      	b.n	8101e2e <HAL_GPIO_Init+0x26a>
 8101dde:	2306      	movs	r3, #6
 8101de0:	e025      	b.n	8101e2e <HAL_GPIO_Init+0x26a>
 8101de2:	2305      	movs	r3, #5
 8101de4:	e023      	b.n	8101e2e <HAL_GPIO_Init+0x26a>
 8101de6:	2304      	movs	r3, #4
 8101de8:	e021      	b.n	8101e2e <HAL_GPIO_Init+0x26a>
 8101dea:	2303      	movs	r3, #3
 8101dec:	e01f      	b.n	8101e2e <HAL_GPIO_Init+0x26a>
 8101dee:	2302      	movs	r3, #2
 8101df0:	e01d      	b.n	8101e2e <HAL_GPIO_Init+0x26a>
 8101df2:	2301      	movs	r3, #1
 8101df4:	e01b      	b.n	8101e2e <HAL_GPIO_Init+0x26a>
 8101df6:	bf00      	nop
 8101df8:	580000c0 	.word	0x580000c0
 8101dfc:	58024400 	.word	0x58024400
 8101e00:	58000400 	.word	0x58000400
 8101e04:	58020000 	.word	0x58020000
 8101e08:	58020400 	.word	0x58020400
 8101e0c:	58020800 	.word	0x58020800
 8101e10:	58020c00 	.word	0x58020c00
 8101e14:	58021000 	.word	0x58021000
 8101e18:	58021400 	.word	0x58021400
 8101e1c:	58021800 	.word	0x58021800
 8101e20:	58021c00 	.word	0x58021c00
 8101e24:	58022000 	.word	0x58022000
 8101e28:	58022400 	.word	0x58022400
 8101e2c:	2300      	movs	r3, #0
 8101e2e:	69fa      	ldr	r2, [r7, #28]
 8101e30:	f002 0203 	and.w	r2, r2, #3
 8101e34:	0092      	lsls	r2, r2, #2
 8101e36:	4093      	lsls	r3, r2
 8101e38:	69ba      	ldr	r2, [r7, #24]
 8101e3a:	4313      	orrs	r3, r2
 8101e3c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8101e3e:	4938      	ldr	r1, [pc, #224]	; (8101f20 <HAL_GPIO_Init+0x35c>)
 8101e40:	69fb      	ldr	r3, [r7, #28]
 8101e42:	089b      	lsrs	r3, r3, #2
 8101e44:	3302      	adds	r3, #2
 8101e46:	69ba      	ldr	r2, [r7, #24]
 8101e48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8101e4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8101e50:	681b      	ldr	r3, [r3, #0]
 8101e52:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101e54:	693b      	ldr	r3, [r7, #16]
 8101e56:	43db      	mvns	r3, r3
 8101e58:	69ba      	ldr	r2, [r7, #24]
 8101e5a:	4013      	ands	r3, r2
 8101e5c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8101e5e:	683b      	ldr	r3, [r7, #0]
 8101e60:	685b      	ldr	r3, [r3, #4]
 8101e62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8101e66:	2b00      	cmp	r3, #0
 8101e68:	d003      	beq.n	8101e72 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8101e6a:	69ba      	ldr	r2, [r7, #24]
 8101e6c:	693b      	ldr	r3, [r7, #16]
 8101e6e:	4313      	orrs	r3, r2
 8101e70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8101e72:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8101e76:	69bb      	ldr	r3, [r7, #24]
 8101e78:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8101e7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8101e7e:	685b      	ldr	r3, [r3, #4]
 8101e80:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101e82:	693b      	ldr	r3, [r7, #16]
 8101e84:	43db      	mvns	r3, r3
 8101e86:	69ba      	ldr	r2, [r7, #24]
 8101e88:	4013      	ands	r3, r2
 8101e8a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8101e8c:	683b      	ldr	r3, [r7, #0]
 8101e8e:	685b      	ldr	r3, [r3, #4]
 8101e90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8101e94:	2b00      	cmp	r3, #0
 8101e96:	d003      	beq.n	8101ea0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8101e98:	69ba      	ldr	r2, [r7, #24]
 8101e9a:	693b      	ldr	r3, [r7, #16]
 8101e9c:	4313      	orrs	r3, r2
 8101e9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8101ea0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8101ea4:	69bb      	ldr	r3, [r7, #24]
 8101ea6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8101ea8:	697b      	ldr	r3, [r7, #20]
 8101eaa:	685b      	ldr	r3, [r3, #4]
 8101eac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101eae:	693b      	ldr	r3, [r7, #16]
 8101eb0:	43db      	mvns	r3, r3
 8101eb2:	69ba      	ldr	r2, [r7, #24]
 8101eb4:	4013      	ands	r3, r2
 8101eb6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8101eb8:	683b      	ldr	r3, [r7, #0]
 8101eba:	685b      	ldr	r3, [r3, #4]
 8101ebc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8101ec0:	2b00      	cmp	r3, #0
 8101ec2:	d003      	beq.n	8101ecc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8101ec4:	69ba      	ldr	r2, [r7, #24]
 8101ec6:	693b      	ldr	r3, [r7, #16]
 8101ec8:	4313      	orrs	r3, r2
 8101eca:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8101ecc:	697b      	ldr	r3, [r7, #20]
 8101ece:	69ba      	ldr	r2, [r7, #24]
 8101ed0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8101ed2:	697b      	ldr	r3, [r7, #20]
 8101ed4:	681b      	ldr	r3, [r3, #0]
 8101ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101ed8:	693b      	ldr	r3, [r7, #16]
 8101eda:	43db      	mvns	r3, r3
 8101edc:	69ba      	ldr	r2, [r7, #24]
 8101ede:	4013      	ands	r3, r2
 8101ee0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8101ee2:	683b      	ldr	r3, [r7, #0]
 8101ee4:	685b      	ldr	r3, [r3, #4]
 8101ee6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8101eea:	2b00      	cmp	r3, #0
 8101eec:	d003      	beq.n	8101ef6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8101eee:	69ba      	ldr	r2, [r7, #24]
 8101ef0:	693b      	ldr	r3, [r7, #16]
 8101ef2:	4313      	orrs	r3, r2
 8101ef4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8101ef6:	697b      	ldr	r3, [r7, #20]
 8101ef8:	69ba      	ldr	r2, [r7, #24]
 8101efa:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8101efc:	69fb      	ldr	r3, [r7, #28]
 8101efe:	3301      	adds	r3, #1
 8101f00:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8101f02:	683b      	ldr	r3, [r7, #0]
 8101f04:	681a      	ldr	r2, [r3, #0]
 8101f06:	69fb      	ldr	r3, [r7, #28]
 8101f08:	fa22 f303 	lsr.w	r3, r2, r3
 8101f0c:	2b00      	cmp	r3, #0
 8101f0e:	f47f ae63 	bne.w	8101bd8 <HAL_GPIO_Init+0x14>
  }
}
 8101f12:	bf00      	nop
 8101f14:	bf00      	nop
 8101f16:	3724      	adds	r7, #36	; 0x24
 8101f18:	46bd      	mov	sp, r7
 8101f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f1e:	4770      	bx	lr
 8101f20:	58000400 	.word	0x58000400

08101f24 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8101f24:	b480      	push	{r7}
 8101f26:	b083      	sub	sp, #12
 8101f28:	af00      	add	r7, sp, #0
 8101f2a:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8101f2c:	4b05      	ldr	r3, [pc, #20]	; (8101f44 <HAL_HSEM_ActivateNotification+0x20>)
 8101f2e:	681a      	ldr	r2, [r3, #0]
 8101f30:	4904      	ldr	r1, [pc, #16]	; (8101f44 <HAL_HSEM_ActivateNotification+0x20>)
 8101f32:	687b      	ldr	r3, [r7, #4]
 8101f34:	4313      	orrs	r3, r2
 8101f36:	600b      	str	r3, [r1, #0]
#endif
}
 8101f38:	bf00      	nop
 8101f3a:	370c      	adds	r7, #12
 8101f3c:	46bd      	mov	sp, r7
 8101f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f42:	4770      	bx	lr
 8101f44:	58026510 	.word	0x58026510

08101f48 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8101f48:	b580      	push	{r7, lr}
 8101f4a:	b084      	sub	sp, #16
 8101f4c:	af00      	add	r7, sp, #0
 8101f4e:	60f8      	str	r0, [r7, #12]
 8101f50:	460b      	mov	r3, r1
 8101f52:	607a      	str	r2, [r7, #4]
 8101f54:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8101f56:	4b37      	ldr	r3, [pc, #220]	; (8102034 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101f58:	681b      	ldr	r3, [r3, #0]
 8101f5a:	f023 0201 	bic.w	r2, r3, #1
 8101f5e:	4935      	ldr	r1, [pc, #212]	; (8102034 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101f60:	68fb      	ldr	r3, [r7, #12]
 8101f62:	4313      	orrs	r3, r2
 8101f64:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8101f66:	687b      	ldr	r3, [r7, #4]
 8101f68:	2b00      	cmp	r3, #0
 8101f6a:	d123      	bne.n	8101fb4 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8101f6c:	f7ff fe16 	bl	8101b9c <HAL_GetCurrentCPUID>
 8101f70:	4603      	mov	r3, r0
 8101f72:	2b03      	cmp	r3, #3
 8101f74:	d158      	bne.n	8102028 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8101f76:	4b2f      	ldr	r3, [pc, #188]	; (8102034 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101f78:	691b      	ldr	r3, [r3, #16]
 8101f7a:	4a2e      	ldr	r2, [pc, #184]	; (8102034 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101f7c:	f023 0301 	bic.w	r3, r3, #1
 8101f80:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101f82:	4b2d      	ldr	r3, [pc, #180]	; (8102038 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101f84:	691b      	ldr	r3, [r3, #16]
 8101f86:	4a2c      	ldr	r2, [pc, #176]	; (8102038 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101f88:	f043 0304 	orr.w	r3, r3, #4
 8101f8c:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8101f8e:	f3bf 8f4f 	dsb	sy
}
 8101f92:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101f94:	f3bf 8f6f 	isb	sy
}
 8101f98:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8101f9a:	7afb      	ldrb	r3, [r7, #11]
 8101f9c:	2b01      	cmp	r3, #1
 8101f9e:	d101      	bne.n	8101fa4 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101fa0:	bf30      	wfi
 8101fa2:	e000      	b.n	8101fa6 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101fa4:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101fa6:	4b24      	ldr	r3, [pc, #144]	; (8102038 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101fa8:	691b      	ldr	r3, [r3, #16]
 8101faa:	4a23      	ldr	r2, [pc, #140]	; (8102038 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101fac:	f023 0304 	bic.w	r3, r3, #4
 8101fb0:	6113      	str	r3, [r2, #16]
 8101fb2:	e03c      	b.n	810202e <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8101fb4:	687b      	ldr	r3, [r7, #4]
 8101fb6:	2b01      	cmp	r3, #1
 8101fb8:	d123      	bne.n	8102002 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8101fba:	f7ff fdef 	bl	8101b9c <HAL_GetCurrentCPUID>
 8101fbe:	4603      	mov	r3, r0
 8101fc0:	2b01      	cmp	r3, #1
 8101fc2:	d133      	bne.n	810202c <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8101fc4:	4b1b      	ldr	r3, [pc, #108]	; (8102034 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101fc6:	695b      	ldr	r3, [r3, #20]
 8101fc8:	4a1a      	ldr	r2, [pc, #104]	; (8102034 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101fca:	f023 0302 	bic.w	r3, r3, #2
 8101fce:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101fd0:	4b19      	ldr	r3, [pc, #100]	; (8102038 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101fd2:	691b      	ldr	r3, [r3, #16]
 8101fd4:	4a18      	ldr	r2, [pc, #96]	; (8102038 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101fd6:	f043 0304 	orr.w	r3, r3, #4
 8101fda:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8101fdc:	f3bf 8f4f 	dsb	sy
}
 8101fe0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101fe2:	f3bf 8f6f 	isb	sy
}
 8101fe6:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8101fe8:	7afb      	ldrb	r3, [r7, #11]
 8101fea:	2b01      	cmp	r3, #1
 8101fec:	d101      	bne.n	8101ff2 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101fee:	bf30      	wfi
 8101ff0:	e000      	b.n	8101ff4 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101ff2:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101ff4:	4b10      	ldr	r3, [pc, #64]	; (8102038 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101ff6:	691b      	ldr	r3, [r3, #16]
 8101ff8:	4a0f      	ldr	r2, [pc, #60]	; (8102038 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101ffa:	f023 0304 	bic.w	r3, r3, #4
 8101ffe:	6113      	str	r3, [r2, #16]
 8102000:	e015      	b.n	810202e <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8102002:	f7ff fdcb 	bl	8101b9c <HAL_GetCurrentCPUID>
 8102006:	4603      	mov	r3, r0
 8102008:	2b03      	cmp	r3, #3
 810200a:	d106      	bne.n	810201a <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 810200c:	4b09      	ldr	r3, [pc, #36]	; (8102034 <HAL_PWREx_EnterSTOPMode+0xec>)
 810200e:	691b      	ldr	r3, [r3, #16]
 8102010:	4a08      	ldr	r2, [pc, #32]	; (8102034 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102012:	f023 0304 	bic.w	r3, r3, #4
 8102016:	6113      	str	r3, [r2, #16]
 8102018:	e009      	b.n	810202e <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 810201a:	4b06      	ldr	r3, [pc, #24]	; (8102034 <HAL_PWREx_EnterSTOPMode+0xec>)
 810201c:	695b      	ldr	r3, [r3, #20]
 810201e:	4a05      	ldr	r2, [pc, #20]	; (8102034 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102020:	f023 0304 	bic.w	r3, r3, #4
 8102024:	6153      	str	r3, [r2, #20]
 8102026:	e002      	b.n	810202e <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8102028:	bf00      	nop
 810202a:	e000      	b.n	810202e <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 810202c:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 810202e:	3710      	adds	r7, #16
 8102030:	46bd      	mov	sp, r7
 8102032:	bd80      	pop	{r7, pc}
 8102034:	58024800 	.word	0x58024800
 8102038:	e000ed00 	.word	0xe000ed00

0810203c <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 810203c:	b580      	push	{r7, lr}
 810203e:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8102040:	f7ff fdac 	bl	8101b9c <HAL_GetCurrentCPUID>
 8102044:	4603      	mov	r3, r0
 8102046:	2b03      	cmp	r3, #3
 8102048:	d101      	bne.n	810204e <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 810204a:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 810204c:	e001      	b.n	8102052 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 810204e:	bf40      	sev
    __WFE ();
 8102050:	bf20      	wfe
}
 8102052:	bf00      	nop
 8102054:	bd80      	pop	{r7, pc}
	...

08102058 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8102058:	b480      	push	{r7}
 810205a:	b089      	sub	sp, #36	; 0x24
 810205c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 810205e:	4bb3      	ldr	r3, [pc, #716]	; (810232c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102060:	691b      	ldr	r3, [r3, #16]
 8102062:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8102066:	2b18      	cmp	r3, #24
 8102068:	f200 8155 	bhi.w	8102316 <HAL_RCC_GetSysClockFreq+0x2be>
 810206c:	a201      	add	r2, pc, #4	; (adr r2, 8102074 <HAL_RCC_GetSysClockFreq+0x1c>)
 810206e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102072:	bf00      	nop
 8102074:	081020d9 	.word	0x081020d9
 8102078:	08102317 	.word	0x08102317
 810207c:	08102317 	.word	0x08102317
 8102080:	08102317 	.word	0x08102317
 8102084:	08102317 	.word	0x08102317
 8102088:	08102317 	.word	0x08102317
 810208c:	08102317 	.word	0x08102317
 8102090:	08102317 	.word	0x08102317
 8102094:	081020ff 	.word	0x081020ff
 8102098:	08102317 	.word	0x08102317
 810209c:	08102317 	.word	0x08102317
 81020a0:	08102317 	.word	0x08102317
 81020a4:	08102317 	.word	0x08102317
 81020a8:	08102317 	.word	0x08102317
 81020ac:	08102317 	.word	0x08102317
 81020b0:	08102317 	.word	0x08102317
 81020b4:	08102105 	.word	0x08102105
 81020b8:	08102317 	.word	0x08102317
 81020bc:	08102317 	.word	0x08102317
 81020c0:	08102317 	.word	0x08102317
 81020c4:	08102317 	.word	0x08102317
 81020c8:	08102317 	.word	0x08102317
 81020cc:	08102317 	.word	0x08102317
 81020d0:	08102317 	.word	0x08102317
 81020d4:	0810210b 	.word	0x0810210b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81020d8:	4b94      	ldr	r3, [pc, #592]	; (810232c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81020da:	681b      	ldr	r3, [r3, #0]
 81020dc:	f003 0320 	and.w	r3, r3, #32
 81020e0:	2b00      	cmp	r3, #0
 81020e2:	d009      	beq.n	81020f8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81020e4:	4b91      	ldr	r3, [pc, #580]	; (810232c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81020e6:	681b      	ldr	r3, [r3, #0]
 81020e8:	08db      	lsrs	r3, r3, #3
 81020ea:	f003 0303 	and.w	r3, r3, #3
 81020ee:	4a90      	ldr	r2, [pc, #576]	; (8102330 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81020f0:	fa22 f303 	lsr.w	r3, r2, r3
 81020f4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 81020f6:	e111      	b.n	810231c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 81020f8:	4b8d      	ldr	r3, [pc, #564]	; (8102330 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81020fa:	61bb      	str	r3, [r7, #24]
    break;
 81020fc:	e10e      	b.n	810231c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 81020fe:	4b8d      	ldr	r3, [pc, #564]	; (8102334 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8102100:	61bb      	str	r3, [r7, #24]
    break;
 8102102:	e10b      	b.n	810231c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8102104:	4b8c      	ldr	r3, [pc, #560]	; (8102338 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8102106:	61bb      	str	r3, [r7, #24]
    break;
 8102108:	e108      	b.n	810231c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810210a:	4b88      	ldr	r3, [pc, #544]	; (810232c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810210c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810210e:	f003 0303 	and.w	r3, r3, #3
 8102112:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8102114:	4b85      	ldr	r3, [pc, #532]	; (810232c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102118:	091b      	lsrs	r3, r3, #4
 810211a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810211e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8102120:	4b82      	ldr	r3, [pc, #520]	; (810232c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102124:	f003 0301 	and.w	r3, r3, #1
 8102128:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 810212a:	4b80      	ldr	r3, [pc, #512]	; (810232c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810212c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810212e:	08db      	lsrs	r3, r3, #3
 8102130:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8102134:	68fa      	ldr	r2, [r7, #12]
 8102136:	fb02 f303 	mul.w	r3, r2, r3
 810213a:	ee07 3a90 	vmov	s15, r3
 810213e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102142:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8102146:	693b      	ldr	r3, [r7, #16]
 8102148:	2b00      	cmp	r3, #0
 810214a:	f000 80e1 	beq.w	8102310 <HAL_RCC_GetSysClockFreq+0x2b8>
 810214e:	697b      	ldr	r3, [r7, #20]
 8102150:	2b02      	cmp	r3, #2
 8102152:	f000 8083 	beq.w	810225c <HAL_RCC_GetSysClockFreq+0x204>
 8102156:	697b      	ldr	r3, [r7, #20]
 8102158:	2b02      	cmp	r3, #2
 810215a:	f200 80a1 	bhi.w	81022a0 <HAL_RCC_GetSysClockFreq+0x248>
 810215e:	697b      	ldr	r3, [r7, #20]
 8102160:	2b00      	cmp	r3, #0
 8102162:	d003      	beq.n	810216c <HAL_RCC_GetSysClockFreq+0x114>
 8102164:	697b      	ldr	r3, [r7, #20]
 8102166:	2b01      	cmp	r3, #1
 8102168:	d056      	beq.n	8102218 <HAL_RCC_GetSysClockFreq+0x1c0>
 810216a:	e099      	b.n	81022a0 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810216c:	4b6f      	ldr	r3, [pc, #444]	; (810232c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810216e:	681b      	ldr	r3, [r3, #0]
 8102170:	f003 0320 	and.w	r3, r3, #32
 8102174:	2b00      	cmp	r3, #0
 8102176:	d02d      	beq.n	81021d4 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8102178:	4b6c      	ldr	r3, [pc, #432]	; (810232c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810217a:	681b      	ldr	r3, [r3, #0]
 810217c:	08db      	lsrs	r3, r3, #3
 810217e:	f003 0303 	and.w	r3, r3, #3
 8102182:	4a6b      	ldr	r2, [pc, #428]	; (8102330 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102184:	fa22 f303 	lsr.w	r3, r2, r3
 8102188:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810218a:	687b      	ldr	r3, [r7, #4]
 810218c:	ee07 3a90 	vmov	s15, r3
 8102190:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102194:	693b      	ldr	r3, [r7, #16]
 8102196:	ee07 3a90 	vmov	s15, r3
 810219a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810219e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81021a2:	4b62      	ldr	r3, [pc, #392]	; (810232c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81021a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81021a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81021aa:	ee07 3a90 	vmov	s15, r3
 81021ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81021b2:	ed97 6a02 	vldr	s12, [r7, #8]
 81021b6:	eddf 5a61 	vldr	s11, [pc, #388]	; 810233c <HAL_RCC_GetSysClockFreq+0x2e4>
 81021ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81021be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81021c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81021c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81021ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 81021ce:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 81021d2:	e087      	b.n	81022e4 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81021d4:	693b      	ldr	r3, [r7, #16]
 81021d6:	ee07 3a90 	vmov	s15, r3
 81021da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81021de:	eddf 6a58 	vldr	s13, [pc, #352]	; 8102340 <HAL_RCC_GetSysClockFreq+0x2e8>
 81021e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81021e6:	4b51      	ldr	r3, [pc, #324]	; (810232c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81021e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81021ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81021ee:	ee07 3a90 	vmov	s15, r3
 81021f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81021f6:	ed97 6a02 	vldr	s12, [r7, #8]
 81021fa:	eddf 5a50 	vldr	s11, [pc, #320]	; 810233c <HAL_RCC_GetSysClockFreq+0x2e4>
 81021fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102202:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102206:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810220a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810220e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102212:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102216:	e065      	b.n	81022e4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8102218:	693b      	ldr	r3, [r7, #16]
 810221a:	ee07 3a90 	vmov	s15, r3
 810221e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102222:	eddf 6a48 	vldr	s13, [pc, #288]	; 8102344 <HAL_RCC_GetSysClockFreq+0x2ec>
 8102226:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810222a:	4b40      	ldr	r3, [pc, #256]	; (810232c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810222e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102232:	ee07 3a90 	vmov	s15, r3
 8102236:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810223a:	ed97 6a02 	vldr	s12, [r7, #8]
 810223e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 810233c <HAL_RCC_GetSysClockFreq+0x2e4>
 8102242:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102246:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810224a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810224e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102252:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102256:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810225a:	e043      	b.n	81022e4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810225c:	693b      	ldr	r3, [r7, #16]
 810225e:	ee07 3a90 	vmov	s15, r3
 8102262:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102266:	eddf 6a38 	vldr	s13, [pc, #224]	; 8102348 <HAL_RCC_GetSysClockFreq+0x2f0>
 810226a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810226e:	4b2f      	ldr	r3, [pc, #188]	; (810232c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102272:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102276:	ee07 3a90 	vmov	s15, r3
 810227a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810227e:	ed97 6a02 	vldr	s12, [r7, #8]
 8102282:	eddf 5a2e 	vldr	s11, [pc, #184]	; 810233c <HAL_RCC_GetSysClockFreq+0x2e4>
 8102286:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810228a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810228e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102292:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102296:	ee67 7a27 	vmul.f32	s15, s14, s15
 810229a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810229e:	e021      	b.n	81022e4 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81022a0:	693b      	ldr	r3, [r7, #16]
 81022a2:	ee07 3a90 	vmov	s15, r3
 81022a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81022aa:	eddf 6a26 	vldr	s13, [pc, #152]	; 8102344 <HAL_RCC_GetSysClockFreq+0x2ec>
 81022ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81022b2:	4b1e      	ldr	r3, [pc, #120]	; (810232c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81022b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81022b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81022ba:	ee07 3a90 	vmov	s15, r3
 81022be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81022c2:	ed97 6a02 	vldr	s12, [r7, #8]
 81022c6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 810233c <HAL_RCC_GetSysClockFreq+0x2e4>
 81022ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81022ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81022d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81022d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81022da:	ee67 7a27 	vmul.f32	s15, s14, s15
 81022de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81022e2:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 81022e4:	4b11      	ldr	r3, [pc, #68]	; (810232c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81022e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81022e8:	0a5b      	lsrs	r3, r3, #9
 81022ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81022ee:	3301      	adds	r3, #1
 81022f0:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 81022f2:	683b      	ldr	r3, [r7, #0]
 81022f4:	ee07 3a90 	vmov	s15, r3
 81022f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 81022fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8102300:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102304:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102308:	ee17 3a90 	vmov	r3, s15
 810230c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 810230e:	e005      	b.n	810231c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8102310:	2300      	movs	r3, #0
 8102312:	61bb      	str	r3, [r7, #24]
    break;
 8102314:	e002      	b.n	810231c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8102316:	4b07      	ldr	r3, [pc, #28]	; (8102334 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8102318:	61bb      	str	r3, [r7, #24]
    break;
 810231a:	bf00      	nop
  }

  return sysclockfreq;
 810231c:	69bb      	ldr	r3, [r7, #24]
}
 810231e:	4618      	mov	r0, r3
 8102320:	3724      	adds	r7, #36	; 0x24
 8102322:	46bd      	mov	sp, r7
 8102324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102328:	4770      	bx	lr
 810232a:	bf00      	nop
 810232c:	58024400 	.word	0x58024400
 8102330:	03d09000 	.word	0x03d09000
 8102334:	003d0900 	.word	0x003d0900
 8102338:	007a1200 	.word	0x007a1200
 810233c:	46000000 	.word	0x46000000
 8102340:	4c742400 	.word	0x4c742400
 8102344:	4a742400 	.word	0x4a742400
 8102348:	4af42400 	.word	0x4af42400

0810234c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 810234c:	b580      	push	{r7, lr}
 810234e:	b082      	sub	sp, #8
 8102350:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8102352:	f7ff fe81 	bl	8102058 <HAL_RCC_GetSysClockFreq>
 8102356:	4602      	mov	r2, r0
 8102358:	4b11      	ldr	r3, [pc, #68]	; (81023a0 <HAL_RCC_GetHCLKFreq+0x54>)
 810235a:	699b      	ldr	r3, [r3, #24]
 810235c:	0a1b      	lsrs	r3, r3, #8
 810235e:	f003 030f 	and.w	r3, r3, #15
 8102362:	4910      	ldr	r1, [pc, #64]	; (81023a4 <HAL_RCC_GetHCLKFreq+0x58>)
 8102364:	5ccb      	ldrb	r3, [r1, r3]
 8102366:	f003 031f 	and.w	r3, r3, #31
 810236a:	fa22 f303 	lsr.w	r3, r2, r3
 810236e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102370:	4b0b      	ldr	r3, [pc, #44]	; (81023a0 <HAL_RCC_GetHCLKFreq+0x54>)
 8102372:	699b      	ldr	r3, [r3, #24]
 8102374:	f003 030f 	and.w	r3, r3, #15
 8102378:	4a0a      	ldr	r2, [pc, #40]	; (81023a4 <HAL_RCC_GetHCLKFreq+0x58>)
 810237a:	5cd3      	ldrb	r3, [r2, r3]
 810237c:	f003 031f 	and.w	r3, r3, #31
 8102380:	687a      	ldr	r2, [r7, #4]
 8102382:	fa22 f303 	lsr.w	r3, r2, r3
 8102386:	4a08      	ldr	r2, [pc, #32]	; (81023a8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8102388:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810238a:	4b07      	ldr	r3, [pc, #28]	; (81023a8 <HAL_RCC_GetHCLKFreq+0x5c>)
 810238c:	681b      	ldr	r3, [r3, #0]
 810238e:	4a07      	ldr	r2, [pc, #28]	; (81023ac <HAL_RCC_GetHCLKFreq+0x60>)
 8102390:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8102392:	4b05      	ldr	r3, [pc, #20]	; (81023a8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8102394:	681b      	ldr	r3, [r3, #0]
}
 8102396:	4618      	mov	r0, r3
 8102398:	3708      	adds	r7, #8
 810239a:	46bd      	mov	sp, r7
 810239c:	bd80      	pop	{r7, pc}
 810239e:	bf00      	nop
 81023a0:	58024400 	.word	0x58024400
 81023a4:	0810a768 	.word	0x0810a768
 81023a8:	10000004 	.word	0x10000004
 81023ac:	10000000 	.word	0x10000000

081023b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 81023b0:	b580      	push	{r7, lr}
 81023b2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 81023b4:	f7ff ffca 	bl	810234c <HAL_RCC_GetHCLKFreq>
 81023b8:	4602      	mov	r2, r0
 81023ba:	4b06      	ldr	r3, [pc, #24]	; (81023d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 81023bc:	69db      	ldr	r3, [r3, #28]
 81023be:	091b      	lsrs	r3, r3, #4
 81023c0:	f003 0307 	and.w	r3, r3, #7
 81023c4:	4904      	ldr	r1, [pc, #16]	; (81023d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 81023c6:	5ccb      	ldrb	r3, [r1, r3]
 81023c8:	f003 031f 	and.w	r3, r3, #31
 81023cc:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 81023d0:	4618      	mov	r0, r3
 81023d2:	bd80      	pop	{r7, pc}
 81023d4:	58024400 	.word	0x58024400
 81023d8:	0810a768 	.word	0x0810a768

081023dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 81023dc:	b580      	push	{r7, lr}
 81023de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 81023e0:	f7ff ffb4 	bl	810234c <HAL_RCC_GetHCLKFreq>
 81023e4:	4602      	mov	r2, r0
 81023e6:	4b06      	ldr	r3, [pc, #24]	; (8102400 <HAL_RCC_GetPCLK2Freq+0x24>)
 81023e8:	69db      	ldr	r3, [r3, #28]
 81023ea:	0a1b      	lsrs	r3, r3, #8
 81023ec:	f003 0307 	and.w	r3, r3, #7
 81023f0:	4904      	ldr	r1, [pc, #16]	; (8102404 <HAL_RCC_GetPCLK2Freq+0x28>)
 81023f2:	5ccb      	ldrb	r3, [r1, r3]
 81023f4:	f003 031f 	and.w	r3, r3, #31
 81023f8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 81023fc:	4618      	mov	r0, r3
 81023fe:	bd80      	pop	{r7, pc}
 8102400:	58024400 	.word	0x58024400
 8102404:	0810a768 	.word	0x0810a768

08102408 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8102408:	b580      	push	{r7, lr}
 810240a:	b086      	sub	sp, #24
 810240c:	af00      	add	r7, sp, #0
 810240e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8102410:	2300      	movs	r3, #0
 8102412:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8102414:	2300      	movs	r3, #0
 8102416:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8102418:	687b      	ldr	r3, [r7, #4]
 810241a:	681b      	ldr	r3, [r3, #0]
 810241c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8102420:	2b00      	cmp	r3, #0
 8102422:	d03f      	beq.n	81024a4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8102424:	687b      	ldr	r3, [r7, #4]
 8102426:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102428:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 810242c:	d02a      	beq.n	8102484 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 810242e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8102432:	d824      	bhi.n	810247e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8102434:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8102438:	d018      	beq.n	810246c <HAL_RCCEx_PeriphCLKConfig+0x64>
 810243a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810243e:	d81e      	bhi.n	810247e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8102440:	2b00      	cmp	r3, #0
 8102442:	d003      	beq.n	810244c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8102444:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8102448:	d007      	beq.n	810245a <HAL_RCCEx_PeriphCLKConfig+0x52>
 810244a:	e018      	b.n	810247e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810244c:	4ba3      	ldr	r3, [pc, #652]	; (81026dc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810244e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102450:	4aa2      	ldr	r2, [pc, #648]	; (81026dc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102452:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102456:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8102458:	e015      	b.n	8102486 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 810245a:	687b      	ldr	r3, [r7, #4]
 810245c:	3304      	adds	r3, #4
 810245e:	2102      	movs	r1, #2
 8102460:	4618      	mov	r0, r3
 8102462:	f001 f9d5 	bl	8103810 <RCCEx_PLL2_Config>
 8102466:	4603      	mov	r3, r0
 8102468:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 810246a:	e00c      	b.n	8102486 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810246c:	687b      	ldr	r3, [r7, #4]
 810246e:	3324      	adds	r3, #36	; 0x24
 8102470:	2102      	movs	r1, #2
 8102472:	4618      	mov	r0, r3
 8102474:	f001 fa7e 	bl	8103974 <RCCEx_PLL3_Config>
 8102478:	4603      	mov	r3, r0
 810247a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 810247c:	e003      	b.n	8102486 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810247e:	2301      	movs	r3, #1
 8102480:	75fb      	strb	r3, [r7, #23]
      break;
 8102482:	e000      	b.n	8102486 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8102484:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102486:	7dfb      	ldrb	r3, [r7, #23]
 8102488:	2b00      	cmp	r3, #0
 810248a:	d109      	bne.n	81024a0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 810248c:	4b93      	ldr	r3, [pc, #588]	; (81026dc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810248e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102490:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8102494:	687b      	ldr	r3, [r7, #4]
 8102496:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102498:	4990      	ldr	r1, [pc, #576]	; (81026dc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810249a:	4313      	orrs	r3, r2
 810249c:	650b      	str	r3, [r1, #80]	; 0x50
 810249e:	e001      	b.n	81024a4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81024a0:	7dfb      	ldrb	r3, [r7, #23]
 81024a2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 81024a4:	687b      	ldr	r3, [r7, #4]
 81024a6:	681b      	ldr	r3, [r3, #0]
 81024a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81024ac:	2b00      	cmp	r3, #0
 81024ae:	d03d      	beq.n	810252c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 81024b0:	687b      	ldr	r3, [r7, #4]
 81024b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81024b4:	2b04      	cmp	r3, #4
 81024b6:	d826      	bhi.n	8102506 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 81024b8:	a201      	add	r2, pc, #4	; (adr r2, 81024c0 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 81024ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81024be:	bf00      	nop
 81024c0:	081024d5 	.word	0x081024d5
 81024c4:	081024e3 	.word	0x081024e3
 81024c8:	081024f5 	.word	0x081024f5
 81024cc:	0810250d 	.word	0x0810250d
 81024d0:	0810250d 	.word	0x0810250d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81024d4:	4b81      	ldr	r3, [pc, #516]	; (81026dc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81024d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81024d8:	4a80      	ldr	r2, [pc, #512]	; (81026dc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81024da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81024de:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81024e0:	e015      	b.n	810250e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81024e2:	687b      	ldr	r3, [r7, #4]
 81024e4:	3304      	adds	r3, #4
 81024e6:	2100      	movs	r1, #0
 81024e8:	4618      	mov	r0, r3
 81024ea:	f001 f991 	bl	8103810 <RCCEx_PLL2_Config>
 81024ee:	4603      	mov	r3, r0
 81024f0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81024f2:	e00c      	b.n	810250e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 81024f4:	687b      	ldr	r3, [r7, #4]
 81024f6:	3324      	adds	r3, #36	; 0x24
 81024f8:	2100      	movs	r1, #0
 81024fa:	4618      	mov	r0, r3
 81024fc:	f001 fa3a 	bl	8103974 <RCCEx_PLL3_Config>
 8102500:	4603      	mov	r3, r0
 8102502:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8102504:	e003      	b.n	810250e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102506:	2301      	movs	r3, #1
 8102508:	75fb      	strb	r3, [r7, #23]
      break;
 810250a:	e000      	b.n	810250e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 810250c:	bf00      	nop
    }

    if(ret == HAL_OK)
 810250e:	7dfb      	ldrb	r3, [r7, #23]
 8102510:	2b00      	cmp	r3, #0
 8102512:	d109      	bne.n	8102528 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8102514:	4b71      	ldr	r3, [pc, #452]	; (81026dc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102516:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102518:	f023 0207 	bic.w	r2, r3, #7
 810251c:	687b      	ldr	r3, [r7, #4]
 810251e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102520:	496e      	ldr	r1, [pc, #440]	; (81026dc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102522:	4313      	orrs	r3, r2
 8102524:	650b      	str	r3, [r1, #80]	; 0x50
 8102526:	e001      	b.n	810252c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102528:	7dfb      	ldrb	r3, [r7, #23]
 810252a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 810252c:	687b      	ldr	r3, [r7, #4]
 810252e:	681b      	ldr	r3, [r3, #0]
 8102530:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8102534:	2b00      	cmp	r3, #0
 8102536:	d042      	beq.n	81025be <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8102538:	687b      	ldr	r3, [r7, #4]
 810253a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810253c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102540:	d02b      	beq.n	810259a <HAL_RCCEx_PeriphCLKConfig+0x192>
 8102542:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102546:	d825      	bhi.n	8102594 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8102548:	2bc0      	cmp	r3, #192	; 0xc0
 810254a:	d028      	beq.n	810259e <HAL_RCCEx_PeriphCLKConfig+0x196>
 810254c:	2bc0      	cmp	r3, #192	; 0xc0
 810254e:	d821      	bhi.n	8102594 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8102550:	2b80      	cmp	r3, #128	; 0x80
 8102552:	d016      	beq.n	8102582 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8102554:	2b80      	cmp	r3, #128	; 0x80
 8102556:	d81d      	bhi.n	8102594 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8102558:	2b00      	cmp	r3, #0
 810255a:	d002      	beq.n	8102562 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 810255c:	2b40      	cmp	r3, #64	; 0x40
 810255e:	d007      	beq.n	8102570 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8102560:	e018      	b.n	8102594 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102562:	4b5e      	ldr	r3, [pc, #376]	; (81026dc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102566:	4a5d      	ldr	r2, [pc, #372]	; (81026dc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102568:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810256c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 810256e:	e017      	b.n	81025a0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102570:	687b      	ldr	r3, [r7, #4]
 8102572:	3304      	adds	r3, #4
 8102574:	2100      	movs	r1, #0
 8102576:	4618      	mov	r0, r3
 8102578:	f001 f94a 	bl	8103810 <RCCEx_PLL2_Config>
 810257c:	4603      	mov	r3, r0
 810257e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8102580:	e00e      	b.n	81025a0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8102582:	687b      	ldr	r3, [r7, #4]
 8102584:	3324      	adds	r3, #36	; 0x24
 8102586:	2100      	movs	r1, #0
 8102588:	4618      	mov	r0, r3
 810258a:	f001 f9f3 	bl	8103974 <RCCEx_PLL3_Config>
 810258e:	4603      	mov	r3, r0
 8102590:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8102592:	e005      	b.n	81025a0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102594:	2301      	movs	r3, #1
 8102596:	75fb      	strb	r3, [r7, #23]
      break;
 8102598:	e002      	b.n	81025a0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 810259a:	bf00      	nop
 810259c:	e000      	b.n	81025a0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 810259e:	bf00      	nop
    }

    if(ret == HAL_OK)
 81025a0:	7dfb      	ldrb	r3, [r7, #23]
 81025a2:	2b00      	cmp	r3, #0
 81025a4:	d109      	bne.n	81025ba <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 81025a6:	4b4d      	ldr	r3, [pc, #308]	; (81026dc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81025a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81025aa:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 81025ae:	687b      	ldr	r3, [r7, #4]
 81025b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81025b2:	494a      	ldr	r1, [pc, #296]	; (81026dc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81025b4:	4313      	orrs	r3, r2
 81025b6:	650b      	str	r3, [r1, #80]	; 0x50
 81025b8:	e001      	b.n	81025be <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81025ba:	7dfb      	ldrb	r3, [r7, #23]
 81025bc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 81025be:	687b      	ldr	r3, [r7, #4]
 81025c0:	681b      	ldr	r3, [r3, #0]
 81025c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 81025c6:	2b00      	cmp	r3, #0
 81025c8:	d049      	beq.n	810265e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 81025ca:	687b      	ldr	r3, [r7, #4]
 81025cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 81025d0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81025d4:	d030      	beq.n	8102638 <HAL_RCCEx_PeriphCLKConfig+0x230>
 81025d6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81025da:	d82a      	bhi.n	8102632 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81025dc:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81025e0:	d02c      	beq.n	810263c <HAL_RCCEx_PeriphCLKConfig+0x234>
 81025e2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81025e6:	d824      	bhi.n	8102632 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81025e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81025ec:	d018      	beq.n	8102620 <HAL_RCCEx_PeriphCLKConfig+0x218>
 81025ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81025f2:	d81e      	bhi.n	8102632 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81025f4:	2b00      	cmp	r3, #0
 81025f6:	d003      	beq.n	8102600 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 81025f8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81025fc:	d007      	beq.n	810260e <HAL_RCCEx_PeriphCLKConfig+0x206>
 81025fe:	e018      	b.n	8102632 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102600:	4b36      	ldr	r3, [pc, #216]	; (81026dc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102604:	4a35      	ldr	r2, [pc, #212]	; (81026dc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102606:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810260a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 810260c:	e017      	b.n	810263e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810260e:	687b      	ldr	r3, [r7, #4]
 8102610:	3304      	adds	r3, #4
 8102612:	2100      	movs	r1, #0
 8102614:	4618      	mov	r0, r3
 8102616:	f001 f8fb 	bl	8103810 <RCCEx_PLL2_Config>
 810261a:	4603      	mov	r3, r0
 810261c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 810261e:	e00e      	b.n	810263e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8102620:	687b      	ldr	r3, [r7, #4]
 8102622:	3324      	adds	r3, #36	; 0x24
 8102624:	2100      	movs	r1, #0
 8102626:	4618      	mov	r0, r3
 8102628:	f001 f9a4 	bl	8103974 <RCCEx_PLL3_Config>
 810262c:	4603      	mov	r3, r0
 810262e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8102630:	e005      	b.n	810263e <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8102632:	2301      	movs	r3, #1
 8102634:	75fb      	strb	r3, [r7, #23]
      break;
 8102636:	e002      	b.n	810263e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8102638:	bf00      	nop
 810263a:	e000      	b.n	810263e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 810263c:	bf00      	nop
    }

    if(ret == HAL_OK)
 810263e:	7dfb      	ldrb	r3, [r7, #23]
 8102640:	2b00      	cmp	r3, #0
 8102642:	d10a      	bne.n	810265a <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8102644:	4b25      	ldr	r3, [pc, #148]	; (81026dc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102646:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102648:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 810264c:	687b      	ldr	r3, [r7, #4]
 810264e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8102652:	4922      	ldr	r1, [pc, #136]	; (81026dc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102654:	4313      	orrs	r3, r2
 8102656:	658b      	str	r3, [r1, #88]	; 0x58
 8102658:	e001      	b.n	810265e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810265a:	7dfb      	ldrb	r3, [r7, #23]
 810265c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 810265e:	687b      	ldr	r3, [r7, #4]
 8102660:	681b      	ldr	r3, [r3, #0]
 8102662:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8102666:	2b00      	cmp	r3, #0
 8102668:	d04b      	beq.n	8102702 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 810266a:	687b      	ldr	r3, [r7, #4]
 810266c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8102670:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8102674:	d030      	beq.n	81026d8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8102676:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 810267a:	d82a      	bhi.n	81026d2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 810267c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8102680:	d02e      	beq.n	81026e0 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8102682:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8102686:	d824      	bhi.n	81026d2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8102688:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810268c:	d018      	beq.n	81026c0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 810268e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8102692:	d81e      	bhi.n	81026d2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8102694:	2b00      	cmp	r3, #0
 8102696:	d003      	beq.n	81026a0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8102698:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 810269c:	d007      	beq.n	81026ae <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 810269e:	e018      	b.n	81026d2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81026a0:	4b0e      	ldr	r3, [pc, #56]	; (81026dc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81026a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81026a4:	4a0d      	ldr	r2, [pc, #52]	; (81026dc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81026a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81026aa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81026ac:	e019      	b.n	81026e2 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81026ae:	687b      	ldr	r3, [r7, #4]
 81026b0:	3304      	adds	r3, #4
 81026b2:	2100      	movs	r1, #0
 81026b4:	4618      	mov	r0, r3
 81026b6:	f001 f8ab 	bl	8103810 <RCCEx_PLL2_Config>
 81026ba:	4603      	mov	r3, r0
 81026bc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 81026be:	e010      	b.n	81026e2 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81026c0:	687b      	ldr	r3, [r7, #4]
 81026c2:	3324      	adds	r3, #36	; 0x24
 81026c4:	2100      	movs	r1, #0
 81026c6:	4618      	mov	r0, r3
 81026c8:	f001 f954 	bl	8103974 <RCCEx_PLL3_Config>
 81026cc:	4603      	mov	r3, r0
 81026ce:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81026d0:	e007      	b.n	81026e2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 81026d2:	2301      	movs	r3, #1
 81026d4:	75fb      	strb	r3, [r7, #23]
      break;
 81026d6:	e004      	b.n	81026e2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 81026d8:	bf00      	nop
 81026da:	e002      	b.n	81026e2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 81026dc:	58024400 	.word	0x58024400
      break;
 81026e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 81026e2:	7dfb      	ldrb	r3, [r7, #23]
 81026e4:	2b00      	cmp	r3, #0
 81026e6:	d10a      	bne.n	81026fe <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 81026e8:	4b99      	ldr	r3, [pc, #612]	; (8102950 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81026ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81026ec:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 81026f0:	687b      	ldr	r3, [r7, #4]
 81026f2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 81026f6:	4996      	ldr	r1, [pc, #600]	; (8102950 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81026f8:	4313      	orrs	r3, r2
 81026fa:	658b      	str	r3, [r1, #88]	; 0x58
 81026fc:	e001      	b.n	8102702 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81026fe:	7dfb      	ldrb	r3, [r7, #23]
 8102700:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8102702:	687b      	ldr	r3, [r7, #4]
 8102704:	681b      	ldr	r3, [r3, #0]
 8102706:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810270a:	2b00      	cmp	r3, #0
 810270c:	d032      	beq.n	8102774 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 810270e:	687b      	ldr	r3, [r7, #4]
 8102710:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8102712:	2b30      	cmp	r3, #48	; 0x30
 8102714:	d01c      	beq.n	8102750 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8102716:	2b30      	cmp	r3, #48	; 0x30
 8102718:	d817      	bhi.n	810274a <HAL_RCCEx_PeriphCLKConfig+0x342>
 810271a:	2b20      	cmp	r3, #32
 810271c:	d00c      	beq.n	8102738 <HAL_RCCEx_PeriphCLKConfig+0x330>
 810271e:	2b20      	cmp	r3, #32
 8102720:	d813      	bhi.n	810274a <HAL_RCCEx_PeriphCLKConfig+0x342>
 8102722:	2b00      	cmp	r3, #0
 8102724:	d016      	beq.n	8102754 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8102726:	2b10      	cmp	r3, #16
 8102728:	d10f      	bne.n	810274a <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810272a:	4b89      	ldr	r3, [pc, #548]	; (8102950 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810272c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810272e:	4a88      	ldr	r2, [pc, #544]	; (8102950 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8102730:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102734:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8102736:	e00e      	b.n	8102756 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8102738:	687b      	ldr	r3, [r7, #4]
 810273a:	3304      	adds	r3, #4
 810273c:	2102      	movs	r1, #2
 810273e:	4618      	mov	r0, r3
 8102740:	f001 f866 	bl	8103810 <RCCEx_PLL2_Config>
 8102744:	4603      	mov	r3, r0
 8102746:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8102748:	e005      	b.n	8102756 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 810274a:	2301      	movs	r3, #1
 810274c:	75fb      	strb	r3, [r7, #23]
      break;
 810274e:	e002      	b.n	8102756 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8102750:	bf00      	nop
 8102752:	e000      	b.n	8102756 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8102754:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102756:	7dfb      	ldrb	r3, [r7, #23]
 8102758:	2b00      	cmp	r3, #0
 810275a:	d109      	bne.n	8102770 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 810275c:	4b7c      	ldr	r3, [pc, #496]	; (8102950 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810275e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102760:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8102764:	687b      	ldr	r3, [r7, #4]
 8102766:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8102768:	4979      	ldr	r1, [pc, #484]	; (8102950 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810276a:	4313      	orrs	r3, r2
 810276c:	64cb      	str	r3, [r1, #76]	; 0x4c
 810276e:	e001      	b.n	8102774 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102770:	7dfb      	ldrb	r3, [r7, #23]
 8102772:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8102774:	687b      	ldr	r3, [r7, #4]
 8102776:	681b      	ldr	r3, [r3, #0]
 8102778:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 810277c:	2b00      	cmp	r3, #0
 810277e:	d047      	beq.n	8102810 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8102780:	687b      	ldr	r3, [r7, #4]
 8102782:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102784:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8102788:	d030      	beq.n	81027ec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 810278a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810278e:	d82a      	bhi.n	81027e6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8102790:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8102794:	d02c      	beq.n	81027f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8102796:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 810279a:	d824      	bhi.n	81027e6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 810279c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81027a0:	d018      	beq.n	81027d4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 81027a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81027a6:	d81e      	bhi.n	81027e6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 81027a8:	2b00      	cmp	r3, #0
 81027aa:	d003      	beq.n	81027b4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 81027ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81027b0:	d007      	beq.n	81027c2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 81027b2:	e018      	b.n	81027e6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81027b4:	4b66      	ldr	r3, [pc, #408]	; (8102950 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81027b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81027b8:	4a65      	ldr	r2, [pc, #404]	; (8102950 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81027ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81027be:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81027c0:	e017      	b.n	81027f2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81027c2:	687b      	ldr	r3, [r7, #4]
 81027c4:	3304      	adds	r3, #4
 81027c6:	2100      	movs	r1, #0
 81027c8:	4618      	mov	r0, r3
 81027ca:	f001 f821 	bl	8103810 <RCCEx_PLL2_Config>
 81027ce:	4603      	mov	r3, r0
 81027d0:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81027d2:	e00e      	b.n	81027f2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 81027d4:	687b      	ldr	r3, [r7, #4]
 81027d6:	3324      	adds	r3, #36	; 0x24
 81027d8:	2100      	movs	r1, #0
 81027da:	4618      	mov	r0, r3
 81027dc:	f001 f8ca 	bl	8103974 <RCCEx_PLL3_Config>
 81027e0:	4603      	mov	r3, r0
 81027e2:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81027e4:	e005      	b.n	81027f2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81027e6:	2301      	movs	r3, #1
 81027e8:	75fb      	strb	r3, [r7, #23]
      break;
 81027ea:	e002      	b.n	81027f2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 81027ec:	bf00      	nop
 81027ee:	e000      	b.n	81027f2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 81027f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 81027f2:	7dfb      	ldrb	r3, [r7, #23]
 81027f4:	2b00      	cmp	r3, #0
 81027f6:	d109      	bne.n	810280c <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 81027f8:	4b55      	ldr	r3, [pc, #340]	; (8102950 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81027fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81027fc:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8102800:	687b      	ldr	r3, [r7, #4]
 8102802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102804:	4952      	ldr	r1, [pc, #328]	; (8102950 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8102806:	4313      	orrs	r3, r2
 8102808:	650b      	str	r3, [r1, #80]	; 0x50
 810280a:	e001      	b.n	8102810 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810280c:	7dfb      	ldrb	r3, [r7, #23]
 810280e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8102810:	687b      	ldr	r3, [r7, #4]
 8102812:	681b      	ldr	r3, [r3, #0]
 8102814:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8102818:	2b00      	cmp	r3, #0
 810281a:	d049      	beq.n	81028b0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 810281c:	687b      	ldr	r3, [r7, #4]
 810281e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102820:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8102824:	d02e      	beq.n	8102884 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8102826:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 810282a:	d828      	bhi.n	810287e <HAL_RCCEx_PeriphCLKConfig+0x476>
 810282c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8102830:	d02a      	beq.n	8102888 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8102832:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8102836:	d822      	bhi.n	810287e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8102838:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 810283c:	d026      	beq.n	810288c <HAL_RCCEx_PeriphCLKConfig+0x484>
 810283e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8102842:	d81c      	bhi.n	810287e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8102844:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102848:	d010      	beq.n	810286c <HAL_RCCEx_PeriphCLKConfig+0x464>
 810284a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810284e:	d816      	bhi.n	810287e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8102850:	2b00      	cmp	r3, #0
 8102852:	d01d      	beq.n	8102890 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8102854:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8102858:	d111      	bne.n	810287e <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810285a:	687b      	ldr	r3, [r7, #4]
 810285c:	3304      	adds	r3, #4
 810285e:	2101      	movs	r1, #1
 8102860:	4618      	mov	r0, r3
 8102862:	f000 ffd5 	bl	8103810 <RCCEx_PLL2_Config>
 8102866:	4603      	mov	r3, r0
 8102868:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 810286a:	e012      	b.n	8102892 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810286c:	687b      	ldr	r3, [r7, #4]
 810286e:	3324      	adds	r3, #36	; 0x24
 8102870:	2101      	movs	r1, #1
 8102872:	4618      	mov	r0, r3
 8102874:	f001 f87e 	bl	8103974 <RCCEx_PLL3_Config>
 8102878:	4603      	mov	r3, r0
 810287a:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 810287c:	e009      	b.n	8102892 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810287e:	2301      	movs	r3, #1
 8102880:	75fb      	strb	r3, [r7, #23]
      break;
 8102882:	e006      	b.n	8102892 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8102884:	bf00      	nop
 8102886:	e004      	b.n	8102892 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8102888:	bf00      	nop
 810288a:	e002      	b.n	8102892 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 810288c:	bf00      	nop
 810288e:	e000      	b.n	8102892 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8102890:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102892:	7dfb      	ldrb	r3, [r7, #23]
 8102894:	2b00      	cmp	r3, #0
 8102896:	d109      	bne.n	81028ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8102898:	4b2d      	ldr	r3, [pc, #180]	; (8102950 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810289a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810289c:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 81028a0:	687b      	ldr	r3, [r7, #4]
 81028a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81028a4:	492a      	ldr	r1, [pc, #168]	; (8102950 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81028a6:	4313      	orrs	r3, r2
 81028a8:	650b      	str	r3, [r1, #80]	; 0x50
 81028aa:	e001      	b.n	81028b0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81028ac:	7dfb      	ldrb	r3, [r7, #23]
 81028ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 81028b0:	687b      	ldr	r3, [r7, #4]
 81028b2:	681b      	ldr	r3, [r3, #0]
 81028b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81028b8:	2b00      	cmp	r3, #0
 81028ba:	d04d      	beq.n	8102958 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 81028bc:	687b      	ldr	r3, [r7, #4]
 81028be:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 81028c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81028c6:	d02e      	beq.n	8102926 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 81028c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81028cc:	d828      	bhi.n	8102920 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81028ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81028d2:	d02a      	beq.n	810292a <HAL_RCCEx_PeriphCLKConfig+0x522>
 81028d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81028d8:	d822      	bhi.n	8102920 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81028da:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81028de:	d026      	beq.n	810292e <HAL_RCCEx_PeriphCLKConfig+0x526>
 81028e0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81028e4:	d81c      	bhi.n	8102920 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81028e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81028ea:	d010      	beq.n	810290e <HAL_RCCEx_PeriphCLKConfig+0x506>
 81028ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81028f0:	d816      	bhi.n	8102920 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81028f2:	2b00      	cmp	r3, #0
 81028f4:	d01d      	beq.n	8102932 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 81028f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81028fa:	d111      	bne.n	8102920 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81028fc:	687b      	ldr	r3, [r7, #4]
 81028fe:	3304      	adds	r3, #4
 8102900:	2101      	movs	r1, #1
 8102902:	4618      	mov	r0, r3
 8102904:	f000 ff84 	bl	8103810 <RCCEx_PLL2_Config>
 8102908:	4603      	mov	r3, r0
 810290a:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 810290c:	e012      	b.n	8102934 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810290e:	687b      	ldr	r3, [r7, #4]
 8102910:	3324      	adds	r3, #36	; 0x24
 8102912:	2101      	movs	r1, #1
 8102914:	4618      	mov	r0, r3
 8102916:	f001 f82d 	bl	8103974 <RCCEx_PLL3_Config>
 810291a:	4603      	mov	r3, r0
 810291c:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 810291e:	e009      	b.n	8102934 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8102920:	2301      	movs	r3, #1
 8102922:	75fb      	strb	r3, [r7, #23]
      break;
 8102924:	e006      	b.n	8102934 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8102926:	bf00      	nop
 8102928:	e004      	b.n	8102934 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 810292a:	bf00      	nop
 810292c:	e002      	b.n	8102934 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 810292e:	bf00      	nop
 8102930:	e000      	b.n	8102934 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8102932:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102934:	7dfb      	ldrb	r3, [r7, #23]
 8102936:	2b00      	cmp	r3, #0
 8102938:	d10c      	bne.n	8102954 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 810293a:	4b05      	ldr	r3, [pc, #20]	; (8102950 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810293c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810293e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8102942:	687b      	ldr	r3, [r7, #4]
 8102944:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8102948:	4901      	ldr	r1, [pc, #4]	; (8102950 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810294a:	4313      	orrs	r3, r2
 810294c:	658b      	str	r3, [r1, #88]	; 0x58
 810294e:	e003      	b.n	8102958 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8102950:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102954:	7dfb      	ldrb	r3, [r7, #23]
 8102956:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8102958:	687b      	ldr	r3, [r7, #4]
 810295a:	681b      	ldr	r3, [r3, #0]
 810295c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8102960:	2b00      	cmp	r3, #0
 8102962:	d02f      	beq.n	81029c4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8102964:	687b      	ldr	r3, [r7, #4]
 8102966:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102968:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810296c:	d00e      	beq.n	810298c <HAL_RCCEx_PeriphCLKConfig+0x584>
 810296e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102972:	d814      	bhi.n	810299e <HAL_RCCEx_PeriphCLKConfig+0x596>
 8102974:	2b00      	cmp	r3, #0
 8102976:	d015      	beq.n	81029a4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8102978:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810297c:	d10f      	bne.n	810299e <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810297e:	4bb0      	ldr	r3, [pc, #704]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102982:	4aaf      	ldr	r2, [pc, #700]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102984:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102988:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 810298a:	e00c      	b.n	81029a6 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810298c:	687b      	ldr	r3, [r7, #4]
 810298e:	3304      	adds	r3, #4
 8102990:	2101      	movs	r1, #1
 8102992:	4618      	mov	r0, r3
 8102994:	f000 ff3c 	bl	8103810 <RCCEx_PLL2_Config>
 8102998:	4603      	mov	r3, r0
 810299a:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 810299c:	e003      	b.n	81029a6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810299e:	2301      	movs	r3, #1
 81029a0:	75fb      	strb	r3, [r7, #23]
      break;
 81029a2:	e000      	b.n	81029a6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 81029a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 81029a6:	7dfb      	ldrb	r3, [r7, #23]
 81029a8:	2b00      	cmp	r3, #0
 81029aa:	d109      	bne.n	81029c0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81029ac:	4ba4      	ldr	r3, [pc, #656]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81029ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81029b0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 81029b4:	687b      	ldr	r3, [r7, #4]
 81029b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81029b8:	49a1      	ldr	r1, [pc, #644]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81029ba:	4313      	orrs	r3, r2
 81029bc:	650b      	str	r3, [r1, #80]	; 0x50
 81029be:	e001      	b.n	81029c4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81029c0:	7dfb      	ldrb	r3, [r7, #23]
 81029c2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 81029c4:	687b      	ldr	r3, [r7, #4]
 81029c6:	681b      	ldr	r3, [r3, #0]
 81029c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81029cc:	2b00      	cmp	r3, #0
 81029ce:	d032      	beq.n	8102a36 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 81029d0:	687b      	ldr	r3, [r7, #4]
 81029d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81029d4:	2b03      	cmp	r3, #3
 81029d6:	d81b      	bhi.n	8102a10 <HAL_RCCEx_PeriphCLKConfig+0x608>
 81029d8:	a201      	add	r2, pc, #4	; (adr r2, 81029e0 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 81029da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81029de:	bf00      	nop
 81029e0:	08102a17 	.word	0x08102a17
 81029e4:	081029f1 	.word	0x081029f1
 81029e8:	081029ff 	.word	0x081029ff
 81029ec:	08102a17 	.word	0x08102a17
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81029f0:	4b93      	ldr	r3, [pc, #588]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81029f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81029f4:	4a92      	ldr	r2, [pc, #584]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81029f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81029fa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 81029fc:	e00c      	b.n	8102a18 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 81029fe:	687b      	ldr	r3, [r7, #4]
 8102a00:	3304      	adds	r3, #4
 8102a02:	2102      	movs	r1, #2
 8102a04:	4618      	mov	r0, r3
 8102a06:	f000 ff03 	bl	8103810 <RCCEx_PLL2_Config>
 8102a0a:	4603      	mov	r3, r0
 8102a0c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8102a0e:	e003      	b.n	8102a18 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8102a10:	2301      	movs	r3, #1
 8102a12:	75fb      	strb	r3, [r7, #23]
      break;
 8102a14:	e000      	b.n	8102a18 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8102a16:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102a18:	7dfb      	ldrb	r3, [r7, #23]
 8102a1a:	2b00      	cmp	r3, #0
 8102a1c:	d109      	bne.n	8102a32 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8102a1e:	4b88      	ldr	r3, [pc, #544]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102a22:	f023 0203 	bic.w	r2, r3, #3
 8102a26:	687b      	ldr	r3, [r7, #4]
 8102a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102a2a:	4985      	ldr	r1, [pc, #532]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102a2c:	4313      	orrs	r3, r2
 8102a2e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8102a30:	e001      	b.n	8102a36 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102a32:	7dfb      	ldrb	r3, [r7, #23]
 8102a34:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8102a36:	687b      	ldr	r3, [r7, #4]
 8102a38:	681b      	ldr	r3, [r3, #0]
 8102a3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8102a3e:	2b00      	cmp	r3, #0
 8102a40:	f000 8088 	beq.w	8102b54 <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8102a44:	4b7f      	ldr	r3, [pc, #508]	; (8102c44 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8102a46:	681b      	ldr	r3, [r3, #0]
 8102a48:	4a7e      	ldr	r2, [pc, #504]	; (8102c44 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8102a4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8102a4e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8102a50:	f7fe ffb4 	bl	81019bc <HAL_GetTick>
 8102a54:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8102a56:	e009      	b.n	8102a6c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8102a58:	f7fe ffb0 	bl	81019bc <HAL_GetTick>
 8102a5c:	4602      	mov	r2, r0
 8102a5e:	693b      	ldr	r3, [r7, #16]
 8102a60:	1ad3      	subs	r3, r2, r3
 8102a62:	2b64      	cmp	r3, #100	; 0x64
 8102a64:	d902      	bls.n	8102a6c <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8102a66:	2303      	movs	r3, #3
 8102a68:	75fb      	strb	r3, [r7, #23]
        break;
 8102a6a:	e005      	b.n	8102a78 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8102a6c:	4b75      	ldr	r3, [pc, #468]	; (8102c44 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8102a6e:	681b      	ldr	r3, [r3, #0]
 8102a70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8102a74:	2b00      	cmp	r3, #0
 8102a76:	d0ef      	beq.n	8102a58 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8102a78:	7dfb      	ldrb	r3, [r7, #23]
 8102a7a:	2b00      	cmp	r3, #0
 8102a7c:	d168      	bne.n	8102b50 <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8102a7e:	4b70      	ldr	r3, [pc, #448]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102a80:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8102a82:	687b      	ldr	r3, [r7, #4]
 8102a84:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8102a88:	4053      	eors	r3, r2
 8102a8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8102a8e:	2b00      	cmp	r3, #0
 8102a90:	d013      	beq.n	8102aba <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8102a92:	4b6b      	ldr	r3, [pc, #428]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102a94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102a96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8102a9a:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8102a9c:	4b68      	ldr	r3, [pc, #416]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102a9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102aa0:	4a67      	ldr	r2, [pc, #412]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102aa2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8102aa6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8102aa8:	4b65      	ldr	r3, [pc, #404]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102aaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102aac:	4a64      	ldr	r2, [pc, #400]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102aae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8102ab2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8102ab4:	4a62      	ldr	r2, [pc, #392]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102ab6:	68fb      	ldr	r3, [r7, #12]
 8102ab8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8102aba:	687b      	ldr	r3, [r7, #4]
 8102abc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8102ac0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102ac4:	d115      	bne.n	8102af2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8102ac6:	f7fe ff79 	bl	81019bc <HAL_GetTick>
 8102aca:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8102acc:	e00b      	b.n	8102ae6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8102ace:	f7fe ff75 	bl	81019bc <HAL_GetTick>
 8102ad2:	4602      	mov	r2, r0
 8102ad4:	693b      	ldr	r3, [r7, #16]
 8102ad6:	1ad3      	subs	r3, r2, r3
 8102ad8:	f241 3288 	movw	r2, #5000	; 0x1388
 8102adc:	4293      	cmp	r3, r2
 8102ade:	d902      	bls.n	8102ae6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8102ae0:	2303      	movs	r3, #3
 8102ae2:	75fb      	strb	r3, [r7, #23]
            break;
 8102ae4:	e005      	b.n	8102af2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8102ae6:	4b56      	ldr	r3, [pc, #344]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102ae8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102aea:	f003 0302 	and.w	r3, r3, #2
 8102aee:	2b00      	cmp	r3, #0
 8102af0:	d0ed      	beq.n	8102ace <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8102af2:	7dfb      	ldrb	r3, [r7, #23]
 8102af4:	2b00      	cmp	r3, #0
 8102af6:	d128      	bne.n	8102b4a <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8102af8:	687b      	ldr	r3, [r7, #4]
 8102afa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8102afe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8102b02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8102b06:	d10f      	bne.n	8102b28 <HAL_RCCEx_PeriphCLKConfig+0x720>
 8102b08:	4b4d      	ldr	r3, [pc, #308]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102b0a:	691b      	ldr	r3, [r3, #16]
 8102b0c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8102b10:	687b      	ldr	r3, [r7, #4]
 8102b12:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8102b16:	091b      	lsrs	r3, r3, #4
 8102b18:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8102b1c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8102b20:	4947      	ldr	r1, [pc, #284]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102b22:	4313      	orrs	r3, r2
 8102b24:	610b      	str	r3, [r1, #16]
 8102b26:	e005      	b.n	8102b34 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8102b28:	4b45      	ldr	r3, [pc, #276]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102b2a:	691b      	ldr	r3, [r3, #16]
 8102b2c:	4a44      	ldr	r2, [pc, #272]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102b2e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8102b32:	6113      	str	r3, [r2, #16]
 8102b34:	4b42      	ldr	r3, [pc, #264]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102b36:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8102b38:	687b      	ldr	r3, [r7, #4]
 8102b3a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8102b3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8102b42:	493f      	ldr	r1, [pc, #252]	; (8102c40 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102b44:	4313      	orrs	r3, r2
 8102b46:	670b      	str	r3, [r1, #112]	; 0x70
 8102b48:	e004      	b.n	8102b54 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8102b4a:	7dfb      	ldrb	r3, [r7, #23]
 8102b4c:	75bb      	strb	r3, [r7, #22]
 8102b4e:	e001      	b.n	8102b54 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102b50:	7dfb      	ldrb	r3, [r7, #23]
 8102b52:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8102b54:	687b      	ldr	r3, [r7, #4]
 8102b56:	681b      	ldr	r3, [r3, #0]
 8102b58:	f003 0301 	and.w	r3, r3, #1
 8102b5c:	2b00      	cmp	r3, #0
 8102b5e:	f000 8083 	beq.w	8102c68 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8102b62:	687b      	ldr	r3, [r7, #4]
 8102b64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8102b66:	2b28      	cmp	r3, #40	; 0x28
 8102b68:	d866      	bhi.n	8102c38 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8102b6a:	a201      	add	r2, pc, #4	; (adr r2, 8102b70 <HAL_RCCEx_PeriphCLKConfig+0x768>)
 8102b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102b70:	08102c49 	.word	0x08102c49
 8102b74:	08102c39 	.word	0x08102c39
 8102b78:	08102c39 	.word	0x08102c39
 8102b7c:	08102c39 	.word	0x08102c39
 8102b80:	08102c39 	.word	0x08102c39
 8102b84:	08102c39 	.word	0x08102c39
 8102b88:	08102c39 	.word	0x08102c39
 8102b8c:	08102c39 	.word	0x08102c39
 8102b90:	08102c15 	.word	0x08102c15
 8102b94:	08102c39 	.word	0x08102c39
 8102b98:	08102c39 	.word	0x08102c39
 8102b9c:	08102c39 	.word	0x08102c39
 8102ba0:	08102c39 	.word	0x08102c39
 8102ba4:	08102c39 	.word	0x08102c39
 8102ba8:	08102c39 	.word	0x08102c39
 8102bac:	08102c39 	.word	0x08102c39
 8102bb0:	08102c27 	.word	0x08102c27
 8102bb4:	08102c39 	.word	0x08102c39
 8102bb8:	08102c39 	.word	0x08102c39
 8102bbc:	08102c39 	.word	0x08102c39
 8102bc0:	08102c39 	.word	0x08102c39
 8102bc4:	08102c39 	.word	0x08102c39
 8102bc8:	08102c39 	.word	0x08102c39
 8102bcc:	08102c39 	.word	0x08102c39
 8102bd0:	08102c49 	.word	0x08102c49
 8102bd4:	08102c39 	.word	0x08102c39
 8102bd8:	08102c39 	.word	0x08102c39
 8102bdc:	08102c39 	.word	0x08102c39
 8102be0:	08102c39 	.word	0x08102c39
 8102be4:	08102c39 	.word	0x08102c39
 8102be8:	08102c39 	.word	0x08102c39
 8102bec:	08102c39 	.word	0x08102c39
 8102bf0:	08102c49 	.word	0x08102c49
 8102bf4:	08102c39 	.word	0x08102c39
 8102bf8:	08102c39 	.word	0x08102c39
 8102bfc:	08102c39 	.word	0x08102c39
 8102c00:	08102c39 	.word	0x08102c39
 8102c04:	08102c39 	.word	0x08102c39
 8102c08:	08102c39 	.word	0x08102c39
 8102c0c:	08102c39 	.word	0x08102c39
 8102c10:	08102c49 	.word	0x08102c49
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8102c14:	687b      	ldr	r3, [r7, #4]
 8102c16:	3304      	adds	r3, #4
 8102c18:	2101      	movs	r1, #1
 8102c1a:	4618      	mov	r0, r3
 8102c1c:	f000 fdf8 	bl	8103810 <RCCEx_PLL2_Config>
 8102c20:	4603      	mov	r3, r0
 8102c22:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8102c24:	e011      	b.n	8102c4a <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8102c26:	687b      	ldr	r3, [r7, #4]
 8102c28:	3324      	adds	r3, #36	; 0x24
 8102c2a:	2101      	movs	r1, #1
 8102c2c:	4618      	mov	r0, r3
 8102c2e:	f000 fea1 	bl	8103974 <RCCEx_PLL3_Config>
 8102c32:	4603      	mov	r3, r0
 8102c34:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8102c36:	e008      	b.n	8102c4a <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102c38:	2301      	movs	r3, #1
 8102c3a:	75fb      	strb	r3, [r7, #23]
      break;
 8102c3c:	e005      	b.n	8102c4a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8102c3e:	bf00      	nop
 8102c40:	58024400 	.word	0x58024400
 8102c44:	58024800 	.word	0x58024800
      break;
 8102c48:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102c4a:	7dfb      	ldrb	r3, [r7, #23]
 8102c4c:	2b00      	cmp	r3, #0
 8102c4e:	d109      	bne.n	8102c64 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8102c50:	4b96      	ldr	r3, [pc, #600]	; (8102eac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102c52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102c54:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8102c58:	687b      	ldr	r3, [r7, #4]
 8102c5a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8102c5c:	4993      	ldr	r1, [pc, #588]	; (8102eac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102c5e:	4313      	orrs	r3, r2
 8102c60:	654b      	str	r3, [r1, #84]	; 0x54
 8102c62:	e001      	b.n	8102c68 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102c64:	7dfb      	ldrb	r3, [r7, #23]
 8102c66:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8102c68:	687b      	ldr	r3, [r7, #4]
 8102c6a:	681b      	ldr	r3, [r3, #0]
 8102c6c:	f003 0302 	and.w	r3, r3, #2
 8102c70:	2b00      	cmp	r3, #0
 8102c72:	d038      	beq.n	8102ce6 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8102c74:	687b      	ldr	r3, [r7, #4]
 8102c76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8102c78:	2b05      	cmp	r3, #5
 8102c7a:	d821      	bhi.n	8102cc0 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8102c7c:	a201      	add	r2, pc, #4	; (adr r2, 8102c84 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8102c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102c82:	bf00      	nop
 8102c84:	08102cc7 	.word	0x08102cc7
 8102c88:	08102c9d 	.word	0x08102c9d
 8102c8c:	08102caf 	.word	0x08102caf
 8102c90:	08102cc7 	.word	0x08102cc7
 8102c94:	08102cc7 	.word	0x08102cc7
 8102c98:	08102cc7 	.word	0x08102cc7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8102c9c:	687b      	ldr	r3, [r7, #4]
 8102c9e:	3304      	adds	r3, #4
 8102ca0:	2101      	movs	r1, #1
 8102ca2:	4618      	mov	r0, r3
 8102ca4:	f000 fdb4 	bl	8103810 <RCCEx_PLL2_Config>
 8102ca8:	4603      	mov	r3, r0
 8102caa:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8102cac:	e00c      	b.n	8102cc8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8102cae:	687b      	ldr	r3, [r7, #4]
 8102cb0:	3324      	adds	r3, #36	; 0x24
 8102cb2:	2101      	movs	r1, #1
 8102cb4:	4618      	mov	r0, r3
 8102cb6:	f000 fe5d 	bl	8103974 <RCCEx_PLL3_Config>
 8102cba:	4603      	mov	r3, r0
 8102cbc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8102cbe:	e003      	b.n	8102cc8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102cc0:	2301      	movs	r3, #1
 8102cc2:	75fb      	strb	r3, [r7, #23]
      break;
 8102cc4:	e000      	b.n	8102cc8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8102cc6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102cc8:	7dfb      	ldrb	r3, [r7, #23]
 8102cca:	2b00      	cmp	r3, #0
 8102ccc:	d109      	bne.n	8102ce2 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8102cce:	4b77      	ldr	r3, [pc, #476]	; (8102eac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102cd2:	f023 0207 	bic.w	r2, r3, #7
 8102cd6:	687b      	ldr	r3, [r7, #4]
 8102cd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8102cda:	4974      	ldr	r1, [pc, #464]	; (8102eac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102cdc:	4313      	orrs	r3, r2
 8102cde:	654b      	str	r3, [r1, #84]	; 0x54
 8102ce0:	e001      	b.n	8102ce6 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102ce2:	7dfb      	ldrb	r3, [r7, #23]
 8102ce4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8102ce6:	687b      	ldr	r3, [r7, #4]
 8102ce8:	681b      	ldr	r3, [r3, #0]
 8102cea:	f003 0304 	and.w	r3, r3, #4
 8102cee:	2b00      	cmp	r3, #0
 8102cf0:	d03a      	beq.n	8102d68 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8102cf2:	687b      	ldr	r3, [r7, #4]
 8102cf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8102cf8:	2b05      	cmp	r3, #5
 8102cfa:	d821      	bhi.n	8102d40 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8102cfc:	a201      	add	r2, pc, #4	; (adr r2, 8102d04 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8102cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102d02:	bf00      	nop
 8102d04:	08102d47 	.word	0x08102d47
 8102d08:	08102d1d 	.word	0x08102d1d
 8102d0c:	08102d2f 	.word	0x08102d2f
 8102d10:	08102d47 	.word	0x08102d47
 8102d14:	08102d47 	.word	0x08102d47
 8102d18:	08102d47 	.word	0x08102d47
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8102d1c:	687b      	ldr	r3, [r7, #4]
 8102d1e:	3304      	adds	r3, #4
 8102d20:	2101      	movs	r1, #1
 8102d22:	4618      	mov	r0, r3
 8102d24:	f000 fd74 	bl	8103810 <RCCEx_PLL2_Config>
 8102d28:	4603      	mov	r3, r0
 8102d2a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8102d2c:	e00c      	b.n	8102d48 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8102d2e:	687b      	ldr	r3, [r7, #4]
 8102d30:	3324      	adds	r3, #36	; 0x24
 8102d32:	2101      	movs	r1, #1
 8102d34:	4618      	mov	r0, r3
 8102d36:	f000 fe1d 	bl	8103974 <RCCEx_PLL3_Config>
 8102d3a:	4603      	mov	r3, r0
 8102d3c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8102d3e:	e003      	b.n	8102d48 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102d40:	2301      	movs	r3, #1
 8102d42:	75fb      	strb	r3, [r7, #23]
      break;
 8102d44:	e000      	b.n	8102d48 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8102d46:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102d48:	7dfb      	ldrb	r3, [r7, #23]
 8102d4a:	2b00      	cmp	r3, #0
 8102d4c:	d10a      	bne.n	8102d64 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8102d4e:	4b57      	ldr	r3, [pc, #348]	; (8102eac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102d50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102d52:	f023 0207 	bic.w	r2, r3, #7
 8102d56:	687b      	ldr	r3, [r7, #4]
 8102d58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8102d5c:	4953      	ldr	r1, [pc, #332]	; (8102eac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102d5e:	4313      	orrs	r3, r2
 8102d60:	658b      	str	r3, [r1, #88]	; 0x58
 8102d62:	e001      	b.n	8102d68 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102d64:	7dfb      	ldrb	r3, [r7, #23]
 8102d66:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8102d68:	687b      	ldr	r3, [r7, #4]
 8102d6a:	681b      	ldr	r3, [r3, #0]
 8102d6c:	f003 0320 	and.w	r3, r3, #32
 8102d70:	2b00      	cmp	r3, #0
 8102d72:	d04b      	beq.n	8102e0c <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8102d74:	687b      	ldr	r3, [r7, #4]
 8102d76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8102d7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8102d7e:	d02e      	beq.n	8102dde <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8102d80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8102d84:	d828      	bhi.n	8102dd8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8102d86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8102d8a:	d02a      	beq.n	8102de2 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8102d8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8102d90:	d822      	bhi.n	8102dd8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8102d92:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8102d96:	d026      	beq.n	8102de6 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8102d98:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8102d9c:	d81c      	bhi.n	8102dd8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8102d9e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102da2:	d010      	beq.n	8102dc6 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8102da4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102da8:	d816      	bhi.n	8102dd8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8102daa:	2b00      	cmp	r3, #0
 8102dac:	d01d      	beq.n	8102dea <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8102dae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8102db2:	d111      	bne.n	8102dd8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102db4:	687b      	ldr	r3, [r7, #4]
 8102db6:	3304      	adds	r3, #4
 8102db8:	2100      	movs	r1, #0
 8102dba:	4618      	mov	r0, r3
 8102dbc:	f000 fd28 	bl	8103810 <RCCEx_PLL2_Config>
 8102dc0:	4603      	mov	r3, r0
 8102dc2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8102dc4:	e012      	b.n	8102dec <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8102dc6:	687b      	ldr	r3, [r7, #4]
 8102dc8:	3324      	adds	r3, #36	; 0x24
 8102dca:	2102      	movs	r1, #2
 8102dcc:	4618      	mov	r0, r3
 8102dce:	f000 fdd1 	bl	8103974 <RCCEx_PLL3_Config>
 8102dd2:	4603      	mov	r3, r0
 8102dd4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8102dd6:	e009      	b.n	8102dec <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102dd8:	2301      	movs	r3, #1
 8102dda:	75fb      	strb	r3, [r7, #23]
      break;
 8102ddc:	e006      	b.n	8102dec <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8102dde:	bf00      	nop
 8102de0:	e004      	b.n	8102dec <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8102de2:	bf00      	nop
 8102de4:	e002      	b.n	8102dec <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8102de6:	bf00      	nop
 8102de8:	e000      	b.n	8102dec <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8102dea:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102dec:	7dfb      	ldrb	r3, [r7, #23]
 8102dee:	2b00      	cmp	r3, #0
 8102df0:	d10a      	bne.n	8102e08 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8102df2:	4b2e      	ldr	r3, [pc, #184]	; (8102eac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102df4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102df6:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8102dfa:	687b      	ldr	r3, [r7, #4]
 8102dfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8102e00:	492a      	ldr	r1, [pc, #168]	; (8102eac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102e02:	4313      	orrs	r3, r2
 8102e04:	654b      	str	r3, [r1, #84]	; 0x54
 8102e06:	e001      	b.n	8102e0c <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102e08:	7dfb      	ldrb	r3, [r7, #23]
 8102e0a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8102e0c:	687b      	ldr	r3, [r7, #4]
 8102e0e:	681b      	ldr	r3, [r3, #0]
 8102e10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8102e14:	2b00      	cmp	r3, #0
 8102e16:	d04d      	beq.n	8102eb4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8102e18:	687b      	ldr	r3, [r7, #4]
 8102e1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8102e1e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8102e22:	d02e      	beq.n	8102e82 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8102e24:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8102e28:	d828      	bhi.n	8102e7c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8102e2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8102e2e:	d02a      	beq.n	8102e86 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8102e30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8102e34:	d822      	bhi.n	8102e7c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8102e36:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8102e3a:	d026      	beq.n	8102e8a <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8102e3c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8102e40:	d81c      	bhi.n	8102e7c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8102e42:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8102e46:	d010      	beq.n	8102e6a <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8102e48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8102e4c:	d816      	bhi.n	8102e7c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8102e4e:	2b00      	cmp	r3, #0
 8102e50:	d01d      	beq.n	8102e8e <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8102e52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8102e56:	d111      	bne.n	8102e7c <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102e58:	687b      	ldr	r3, [r7, #4]
 8102e5a:	3304      	adds	r3, #4
 8102e5c:	2100      	movs	r1, #0
 8102e5e:	4618      	mov	r0, r3
 8102e60:	f000 fcd6 	bl	8103810 <RCCEx_PLL2_Config>
 8102e64:	4603      	mov	r3, r0
 8102e66:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8102e68:	e012      	b.n	8102e90 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8102e6a:	687b      	ldr	r3, [r7, #4]
 8102e6c:	3324      	adds	r3, #36	; 0x24
 8102e6e:	2102      	movs	r1, #2
 8102e70:	4618      	mov	r0, r3
 8102e72:	f000 fd7f 	bl	8103974 <RCCEx_PLL3_Config>
 8102e76:	4603      	mov	r3, r0
 8102e78:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8102e7a:	e009      	b.n	8102e90 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102e7c:	2301      	movs	r3, #1
 8102e7e:	75fb      	strb	r3, [r7, #23]
      break;
 8102e80:	e006      	b.n	8102e90 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8102e82:	bf00      	nop
 8102e84:	e004      	b.n	8102e90 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8102e86:	bf00      	nop
 8102e88:	e002      	b.n	8102e90 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8102e8a:	bf00      	nop
 8102e8c:	e000      	b.n	8102e90 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8102e8e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102e90:	7dfb      	ldrb	r3, [r7, #23]
 8102e92:	2b00      	cmp	r3, #0
 8102e94:	d10c      	bne.n	8102eb0 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8102e96:	4b05      	ldr	r3, [pc, #20]	; (8102eac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102e98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102e9a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8102e9e:	687b      	ldr	r3, [r7, #4]
 8102ea0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8102ea4:	4901      	ldr	r1, [pc, #4]	; (8102eac <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102ea6:	4313      	orrs	r3, r2
 8102ea8:	658b      	str	r3, [r1, #88]	; 0x58
 8102eaa:	e003      	b.n	8102eb4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8102eac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102eb0:	7dfb      	ldrb	r3, [r7, #23]
 8102eb2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8102eb4:	687b      	ldr	r3, [r7, #4]
 8102eb6:	681b      	ldr	r3, [r3, #0]
 8102eb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8102ebc:	2b00      	cmp	r3, #0
 8102ebe:	d04b      	beq.n	8102f58 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8102ec0:	687b      	ldr	r3, [r7, #4]
 8102ec2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8102ec6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8102eca:	d02e      	beq.n	8102f2a <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8102ecc:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8102ed0:	d828      	bhi.n	8102f24 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8102ed2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8102ed6:	d02a      	beq.n	8102f2e <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8102ed8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8102edc:	d822      	bhi.n	8102f24 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8102ede:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8102ee2:	d026      	beq.n	8102f32 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8102ee4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8102ee8:	d81c      	bhi.n	8102f24 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8102eea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8102eee:	d010      	beq.n	8102f12 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8102ef0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8102ef4:	d816      	bhi.n	8102f24 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8102ef6:	2b00      	cmp	r3, #0
 8102ef8:	d01d      	beq.n	8102f36 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8102efa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8102efe:	d111      	bne.n	8102f24 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102f00:	687b      	ldr	r3, [r7, #4]
 8102f02:	3304      	adds	r3, #4
 8102f04:	2100      	movs	r1, #0
 8102f06:	4618      	mov	r0, r3
 8102f08:	f000 fc82 	bl	8103810 <RCCEx_PLL2_Config>
 8102f0c:	4603      	mov	r3, r0
 8102f0e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8102f10:	e012      	b.n	8102f38 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8102f12:	687b      	ldr	r3, [r7, #4]
 8102f14:	3324      	adds	r3, #36	; 0x24
 8102f16:	2102      	movs	r1, #2
 8102f18:	4618      	mov	r0, r3
 8102f1a:	f000 fd2b 	bl	8103974 <RCCEx_PLL3_Config>
 8102f1e:	4603      	mov	r3, r0
 8102f20:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8102f22:	e009      	b.n	8102f38 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102f24:	2301      	movs	r3, #1
 8102f26:	75fb      	strb	r3, [r7, #23]
      break;
 8102f28:	e006      	b.n	8102f38 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8102f2a:	bf00      	nop
 8102f2c:	e004      	b.n	8102f38 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8102f2e:	bf00      	nop
 8102f30:	e002      	b.n	8102f38 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8102f32:	bf00      	nop
 8102f34:	e000      	b.n	8102f38 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8102f36:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102f38:	7dfb      	ldrb	r3, [r7, #23]
 8102f3a:	2b00      	cmp	r3, #0
 8102f3c:	d10a      	bne.n	8102f54 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8102f3e:	4b9d      	ldr	r3, [pc, #628]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102f40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102f42:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8102f46:	687b      	ldr	r3, [r7, #4]
 8102f48:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8102f4c:	4999      	ldr	r1, [pc, #612]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102f4e:	4313      	orrs	r3, r2
 8102f50:	658b      	str	r3, [r1, #88]	; 0x58
 8102f52:	e001      	b.n	8102f58 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102f54:	7dfb      	ldrb	r3, [r7, #23]
 8102f56:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8102f58:	687b      	ldr	r3, [r7, #4]
 8102f5a:	681b      	ldr	r3, [r3, #0]
 8102f5c:	f003 0308 	and.w	r3, r3, #8
 8102f60:	2b00      	cmp	r3, #0
 8102f62:	d01a      	beq.n	8102f9a <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8102f64:	687b      	ldr	r3, [r7, #4]
 8102f66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8102f6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8102f6e:	d10a      	bne.n	8102f86 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8102f70:	687b      	ldr	r3, [r7, #4]
 8102f72:	3324      	adds	r3, #36	; 0x24
 8102f74:	2102      	movs	r1, #2
 8102f76:	4618      	mov	r0, r3
 8102f78:	f000 fcfc 	bl	8103974 <RCCEx_PLL3_Config>
 8102f7c:	4603      	mov	r3, r0
 8102f7e:	2b00      	cmp	r3, #0
 8102f80:	d001      	beq.n	8102f86 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8102f82:	2301      	movs	r3, #1
 8102f84:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8102f86:	4b8b      	ldr	r3, [pc, #556]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102f88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102f8a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8102f8e:	687b      	ldr	r3, [r7, #4]
 8102f90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8102f94:	4987      	ldr	r1, [pc, #540]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102f96:	4313      	orrs	r3, r2
 8102f98:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8102f9a:	687b      	ldr	r3, [r7, #4]
 8102f9c:	681b      	ldr	r3, [r3, #0]
 8102f9e:	f003 0310 	and.w	r3, r3, #16
 8102fa2:	2b00      	cmp	r3, #0
 8102fa4:	d01a      	beq.n	8102fdc <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8102fa6:	687b      	ldr	r3, [r7, #4]
 8102fa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8102fac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102fb0:	d10a      	bne.n	8102fc8 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8102fb2:	687b      	ldr	r3, [r7, #4]
 8102fb4:	3324      	adds	r3, #36	; 0x24
 8102fb6:	2102      	movs	r1, #2
 8102fb8:	4618      	mov	r0, r3
 8102fba:	f000 fcdb 	bl	8103974 <RCCEx_PLL3_Config>
 8102fbe:	4603      	mov	r3, r0
 8102fc0:	2b00      	cmp	r3, #0
 8102fc2:	d001      	beq.n	8102fc8 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8102fc4:	2301      	movs	r3, #1
 8102fc6:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8102fc8:	4b7a      	ldr	r3, [pc, #488]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102fca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102fcc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8102fd0:	687b      	ldr	r3, [r7, #4]
 8102fd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8102fd6:	4977      	ldr	r1, [pc, #476]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102fd8:	4313      	orrs	r3, r2
 8102fda:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8102fdc:	687b      	ldr	r3, [r7, #4]
 8102fde:	681b      	ldr	r3, [r3, #0]
 8102fe0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8102fe4:	2b00      	cmp	r3, #0
 8102fe6:	d034      	beq.n	8103052 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8102fe8:	687b      	ldr	r3, [r7, #4]
 8102fea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8102fee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102ff2:	d01d      	beq.n	8103030 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8102ff4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102ff8:	d817      	bhi.n	810302a <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8102ffa:	2b00      	cmp	r3, #0
 8102ffc:	d003      	beq.n	8103006 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8102ffe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103002:	d009      	beq.n	8103018 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8103004:	e011      	b.n	810302a <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103006:	687b      	ldr	r3, [r7, #4]
 8103008:	3304      	adds	r3, #4
 810300a:	2100      	movs	r1, #0
 810300c:	4618      	mov	r0, r3
 810300e:	f000 fbff 	bl	8103810 <RCCEx_PLL2_Config>
 8103012:	4603      	mov	r3, r0
 8103014:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8103016:	e00c      	b.n	8103032 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8103018:	687b      	ldr	r3, [r7, #4]
 810301a:	3324      	adds	r3, #36	; 0x24
 810301c:	2102      	movs	r1, #2
 810301e:	4618      	mov	r0, r3
 8103020:	f000 fca8 	bl	8103974 <RCCEx_PLL3_Config>
 8103024:	4603      	mov	r3, r0
 8103026:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8103028:	e003      	b.n	8103032 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810302a:	2301      	movs	r3, #1
 810302c:	75fb      	strb	r3, [r7, #23]
      break;
 810302e:	e000      	b.n	8103032 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8103030:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103032:	7dfb      	ldrb	r3, [r7, #23]
 8103034:	2b00      	cmp	r3, #0
 8103036:	d10a      	bne.n	810304e <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8103038:	4b5e      	ldr	r3, [pc, #376]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810303a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810303c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8103040:	687b      	ldr	r3, [r7, #4]
 8103042:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8103046:	495b      	ldr	r1, [pc, #364]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8103048:	4313      	orrs	r3, r2
 810304a:	658b      	str	r3, [r1, #88]	; 0x58
 810304c:	e001      	b.n	8103052 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810304e:	7dfb      	ldrb	r3, [r7, #23]
 8103050:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8103052:	687b      	ldr	r3, [r7, #4]
 8103054:	681b      	ldr	r3, [r3, #0]
 8103056:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 810305a:	2b00      	cmp	r3, #0
 810305c:	d033      	beq.n	81030c6 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 810305e:	687b      	ldr	r3, [r7, #4]
 8103060:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103064:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103068:	d01c      	beq.n	81030a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 810306a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 810306e:	d816      	bhi.n	810309e <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8103070:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8103074:	d003      	beq.n	810307e <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8103076:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810307a:	d007      	beq.n	810308c <HAL_RCCEx_PeriphCLKConfig+0xc84>
 810307c:	e00f      	b.n	810309e <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810307e:	4b4d      	ldr	r3, [pc, #308]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8103080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103082:	4a4c      	ldr	r2, [pc, #304]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8103084:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103088:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 810308a:	e00c      	b.n	81030a6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810308c:	687b      	ldr	r3, [r7, #4]
 810308e:	3324      	adds	r3, #36	; 0x24
 8103090:	2101      	movs	r1, #1
 8103092:	4618      	mov	r0, r3
 8103094:	f000 fc6e 	bl	8103974 <RCCEx_PLL3_Config>
 8103098:	4603      	mov	r3, r0
 810309a:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 810309c:	e003      	b.n	81030a6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810309e:	2301      	movs	r3, #1
 81030a0:	75fb      	strb	r3, [r7, #23]
      break;
 81030a2:	e000      	b.n	81030a6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 81030a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 81030a6:	7dfb      	ldrb	r3, [r7, #23]
 81030a8:	2b00      	cmp	r3, #0
 81030aa:	d10a      	bne.n	81030c2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 81030ac:	4b41      	ldr	r3, [pc, #260]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81030ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81030b0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 81030b4:	687b      	ldr	r3, [r7, #4]
 81030b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81030ba:	493e      	ldr	r1, [pc, #248]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81030bc:	4313      	orrs	r3, r2
 81030be:	654b      	str	r3, [r1, #84]	; 0x54
 81030c0:	e001      	b.n	81030c6 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81030c2:	7dfb      	ldrb	r3, [r7, #23]
 81030c4:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 81030c6:	687b      	ldr	r3, [r7, #4]
 81030c8:	681b      	ldr	r3, [r3, #0]
 81030ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81030ce:	2b00      	cmp	r3, #0
 81030d0:	d029      	beq.n	8103126 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 81030d2:	687b      	ldr	r3, [r7, #4]
 81030d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81030d6:	2b00      	cmp	r3, #0
 81030d8:	d003      	beq.n	81030e2 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 81030da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81030de:	d007      	beq.n	81030f0 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 81030e0:	e00f      	b.n	8103102 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81030e2:	4b34      	ldr	r3, [pc, #208]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81030e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81030e6:	4a33      	ldr	r2, [pc, #204]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81030e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81030ec:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 81030ee:	e00b      	b.n	8103108 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 81030f0:	687b      	ldr	r3, [r7, #4]
 81030f2:	3304      	adds	r3, #4
 81030f4:	2102      	movs	r1, #2
 81030f6:	4618      	mov	r0, r3
 81030f8:	f000 fb8a 	bl	8103810 <RCCEx_PLL2_Config>
 81030fc:	4603      	mov	r3, r0
 81030fe:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8103100:	e002      	b.n	8103108 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8103102:	2301      	movs	r3, #1
 8103104:	75fb      	strb	r3, [r7, #23]
      break;
 8103106:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103108:	7dfb      	ldrb	r3, [r7, #23]
 810310a:	2b00      	cmp	r3, #0
 810310c:	d109      	bne.n	8103122 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 810310e:	4b29      	ldr	r3, [pc, #164]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8103110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103112:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8103116:	687b      	ldr	r3, [r7, #4]
 8103118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810311a:	4926      	ldr	r1, [pc, #152]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810311c:	4313      	orrs	r3, r2
 810311e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8103120:	e001      	b.n	8103126 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103122:	7dfb      	ldrb	r3, [r7, #23]
 8103124:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8103126:	687b      	ldr	r3, [r7, #4]
 8103128:	681b      	ldr	r3, [r3, #0]
 810312a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810312e:	2b00      	cmp	r3, #0
 8103130:	d00a      	beq.n	8103148 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8103132:	687b      	ldr	r3, [r7, #4]
 8103134:	3324      	adds	r3, #36	; 0x24
 8103136:	2102      	movs	r1, #2
 8103138:	4618      	mov	r0, r3
 810313a:	f000 fc1b 	bl	8103974 <RCCEx_PLL3_Config>
 810313e:	4603      	mov	r3, r0
 8103140:	2b00      	cmp	r3, #0
 8103142:	d001      	beq.n	8103148 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8103144:	2301      	movs	r3, #1
 8103146:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8103148:	687b      	ldr	r3, [r7, #4]
 810314a:	681b      	ldr	r3, [r3, #0]
 810314c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8103150:	2b00      	cmp	r3, #0
 8103152:	d033      	beq.n	81031bc <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8103154:	687b      	ldr	r3, [r7, #4]
 8103156:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8103158:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810315c:	d017      	beq.n	810318e <HAL_RCCEx_PeriphCLKConfig+0xd86>
 810315e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8103162:	d811      	bhi.n	8103188 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8103164:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8103168:	d013      	beq.n	8103192 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 810316a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810316e:	d80b      	bhi.n	8103188 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8103170:	2b00      	cmp	r3, #0
 8103172:	d010      	beq.n	8103196 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8103174:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103178:	d106      	bne.n	8103188 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810317a:	4b0e      	ldr	r3, [pc, #56]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810317c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810317e:	4a0d      	ldr	r2, [pc, #52]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8103180:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103184:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8103186:	e007      	b.n	8103198 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103188:	2301      	movs	r3, #1
 810318a:	75fb      	strb	r3, [r7, #23]
      break;
 810318c:	e004      	b.n	8103198 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 810318e:	bf00      	nop
 8103190:	e002      	b.n	8103198 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8103192:	bf00      	nop
 8103194:	e000      	b.n	8103198 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8103196:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103198:	7dfb      	ldrb	r3, [r7, #23]
 810319a:	2b00      	cmp	r3, #0
 810319c:	d10c      	bne.n	81031b8 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 810319e:	4b05      	ldr	r3, [pc, #20]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81031a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81031a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 81031a6:	687b      	ldr	r3, [r7, #4]
 81031a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 81031aa:	4902      	ldr	r1, [pc, #8]	; (81031b4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81031ac:	4313      	orrs	r3, r2
 81031ae:	654b      	str	r3, [r1, #84]	; 0x54
 81031b0:	e004      	b.n	81031bc <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 81031b2:	bf00      	nop
 81031b4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81031b8:	7dfb      	ldrb	r3, [r7, #23]
 81031ba:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 81031bc:	687b      	ldr	r3, [r7, #4]
 81031be:	681b      	ldr	r3, [r3, #0]
 81031c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 81031c4:	2b00      	cmp	r3, #0
 81031c6:	d008      	beq.n	81031da <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 81031c8:	4b31      	ldr	r3, [pc, #196]	; (8103290 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81031ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81031cc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 81031d0:	687b      	ldr	r3, [r7, #4]
 81031d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81031d4:	492e      	ldr	r1, [pc, #184]	; (8103290 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81031d6:	4313      	orrs	r3, r2
 81031d8:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 81031da:	687b      	ldr	r3, [r7, #4]
 81031dc:	681b      	ldr	r3, [r3, #0]
 81031de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 81031e2:	2b00      	cmp	r3, #0
 81031e4:	d009      	beq.n	81031fa <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 81031e6:	4b2a      	ldr	r3, [pc, #168]	; (8103290 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81031e8:	691b      	ldr	r3, [r3, #16]
 81031ea:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 81031ee:	687b      	ldr	r3, [r7, #4]
 81031f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 81031f4:	4926      	ldr	r1, [pc, #152]	; (8103290 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81031f6:	4313      	orrs	r3, r2
 81031f8:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 81031fa:	687b      	ldr	r3, [r7, #4]
 81031fc:	681b      	ldr	r3, [r3, #0]
 81031fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8103202:	2b00      	cmp	r3, #0
 8103204:	d008      	beq.n	8103218 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8103206:	4b22      	ldr	r3, [pc, #136]	; (8103290 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8103208:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810320a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 810320e:	687b      	ldr	r3, [r7, #4]
 8103210:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8103212:	491f      	ldr	r1, [pc, #124]	; (8103290 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8103214:	4313      	orrs	r3, r2
 8103216:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8103218:	687b      	ldr	r3, [r7, #4]
 810321a:	681b      	ldr	r3, [r3, #0]
 810321c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8103220:	2b00      	cmp	r3, #0
 8103222:	d00d      	beq.n	8103240 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8103224:	4b1a      	ldr	r3, [pc, #104]	; (8103290 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8103226:	691b      	ldr	r3, [r3, #16]
 8103228:	4a19      	ldr	r2, [pc, #100]	; (8103290 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810322a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 810322e:	6113      	str	r3, [r2, #16]
 8103230:	4b17      	ldr	r3, [pc, #92]	; (8103290 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8103232:	691a      	ldr	r2, [r3, #16]
 8103234:	687b      	ldr	r3, [r7, #4]
 8103236:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 810323a:	4915      	ldr	r1, [pc, #84]	; (8103290 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810323c:	4313      	orrs	r3, r2
 810323e:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8103240:	687b      	ldr	r3, [r7, #4]
 8103242:	681b      	ldr	r3, [r3, #0]
 8103244:	2b00      	cmp	r3, #0
 8103246:	da08      	bge.n	810325a <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8103248:	4b11      	ldr	r3, [pc, #68]	; (8103290 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810324a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810324c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8103250:	687b      	ldr	r3, [r7, #4]
 8103252:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103254:	490e      	ldr	r1, [pc, #56]	; (8103290 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8103256:	4313      	orrs	r3, r2
 8103258:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 810325a:	687b      	ldr	r3, [r7, #4]
 810325c:	681b      	ldr	r3, [r3, #0]
 810325e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8103262:	2b00      	cmp	r3, #0
 8103264:	d009      	beq.n	810327a <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8103266:	4b0a      	ldr	r3, [pc, #40]	; (8103290 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8103268:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810326a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 810326e:	687b      	ldr	r3, [r7, #4]
 8103270:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8103274:	4906      	ldr	r1, [pc, #24]	; (8103290 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8103276:	4313      	orrs	r3, r2
 8103278:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 810327a:	7dbb      	ldrb	r3, [r7, #22]
 810327c:	2b00      	cmp	r3, #0
 810327e:	d101      	bne.n	8103284 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8103280:	2300      	movs	r3, #0
 8103282:	e000      	b.n	8103286 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8103284:	2301      	movs	r3, #1
}
 8103286:	4618      	mov	r0, r3
 8103288:	3718      	adds	r7, #24
 810328a:	46bd      	mov	sp, r7
 810328c:	bd80      	pop	{r7, pc}
 810328e:	bf00      	nop
 8103290:	58024400 	.word	0x58024400

08103294 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8103294:	b580      	push	{r7, lr}
 8103296:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8103298:	f7ff f858 	bl	810234c <HAL_RCC_GetHCLKFreq>
 810329c:	4602      	mov	r2, r0
 810329e:	4b06      	ldr	r3, [pc, #24]	; (81032b8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 81032a0:	6a1b      	ldr	r3, [r3, #32]
 81032a2:	091b      	lsrs	r3, r3, #4
 81032a4:	f003 0307 	and.w	r3, r3, #7
 81032a8:	4904      	ldr	r1, [pc, #16]	; (81032bc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 81032aa:	5ccb      	ldrb	r3, [r1, r3]
 81032ac:	f003 031f 	and.w	r3, r3, #31
 81032b0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 81032b4:	4618      	mov	r0, r3
 81032b6:	bd80      	pop	{r7, pc}
 81032b8:	58024400 	.word	0x58024400
 81032bc:	0810a768 	.word	0x0810a768

081032c0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 81032c0:	b480      	push	{r7}
 81032c2:	b089      	sub	sp, #36	; 0x24
 81032c4:	af00      	add	r7, sp, #0
 81032c6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81032c8:	4ba1      	ldr	r3, [pc, #644]	; (8103550 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81032ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81032cc:	f003 0303 	and.w	r3, r3, #3
 81032d0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 81032d2:	4b9f      	ldr	r3, [pc, #636]	; (8103550 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81032d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81032d6:	0b1b      	lsrs	r3, r3, #12
 81032d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81032dc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 81032de:	4b9c      	ldr	r3, [pc, #624]	; (8103550 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81032e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81032e2:	091b      	lsrs	r3, r3, #4
 81032e4:	f003 0301 	and.w	r3, r3, #1
 81032e8:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 81032ea:	4b99      	ldr	r3, [pc, #612]	; (8103550 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81032ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81032ee:	08db      	lsrs	r3, r3, #3
 81032f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81032f4:	693a      	ldr	r2, [r7, #16]
 81032f6:	fb02 f303 	mul.w	r3, r2, r3
 81032fa:	ee07 3a90 	vmov	s15, r3
 81032fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103302:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8103306:	697b      	ldr	r3, [r7, #20]
 8103308:	2b00      	cmp	r3, #0
 810330a:	f000 8111 	beq.w	8103530 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 810330e:	69bb      	ldr	r3, [r7, #24]
 8103310:	2b02      	cmp	r3, #2
 8103312:	f000 8083 	beq.w	810341c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8103316:	69bb      	ldr	r3, [r7, #24]
 8103318:	2b02      	cmp	r3, #2
 810331a:	f200 80a1 	bhi.w	8103460 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 810331e:	69bb      	ldr	r3, [r7, #24]
 8103320:	2b00      	cmp	r3, #0
 8103322:	d003      	beq.n	810332c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8103324:	69bb      	ldr	r3, [r7, #24]
 8103326:	2b01      	cmp	r3, #1
 8103328:	d056      	beq.n	81033d8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 810332a:	e099      	b.n	8103460 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810332c:	4b88      	ldr	r3, [pc, #544]	; (8103550 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810332e:	681b      	ldr	r3, [r3, #0]
 8103330:	f003 0320 	and.w	r3, r3, #32
 8103334:	2b00      	cmp	r3, #0
 8103336:	d02d      	beq.n	8103394 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8103338:	4b85      	ldr	r3, [pc, #532]	; (8103550 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810333a:	681b      	ldr	r3, [r3, #0]
 810333c:	08db      	lsrs	r3, r3, #3
 810333e:	f003 0303 	and.w	r3, r3, #3
 8103342:	4a84      	ldr	r2, [pc, #528]	; (8103554 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8103344:	fa22 f303 	lsr.w	r3, r2, r3
 8103348:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 810334a:	68bb      	ldr	r3, [r7, #8]
 810334c:	ee07 3a90 	vmov	s15, r3
 8103350:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103354:	697b      	ldr	r3, [r7, #20]
 8103356:	ee07 3a90 	vmov	s15, r3
 810335a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810335e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103362:	4b7b      	ldr	r3, [pc, #492]	; (8103550 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8103364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103366:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810336a:	ee07 3a90 	vmov	s15, r3
 810336e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103372:	ed97 6a03 	vldr	s12, [r7, #12]
 8103376:	eddf 5a78 	vldr	s11, [pc, #480]	; 8103558 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810337a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810337e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103382:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103386:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810338a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810338e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8103392:	e087      	b.n	81034a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8103394:	697b      	ldr	r3, [r7, #20]
 8103396:	ee07 3a90 	vmov	s15, r3
 810339a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810339e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 810355c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 81033a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81033a6:	4b6a      	ldr	r3, [pc, #424]	; (8103550 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81033a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81033aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81033ae:	ee07 3a90 	vmov	s15, r3
 81033b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81033b6:	ed97 6a03 	vldr	s12, [r7, #12]
 81033ba:	eddf 5a67 	vldr	s11, [pc, #412]	; 8103558 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81033be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81033c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81033c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81033ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81033ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 81033d2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81033d6:	e065      	b.n	81034a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81033d8:	697b      	ldr	r3, [r7, #20]
 81033da:	ee07 3a90 	vmov	s15, r3
 81033de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81033e2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8103560 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 81033e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81033ea:	4b59      	ldr	r3, [pc, #356]	; (8103550 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81033ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81033ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81033f2:	ee07 3a90 	vmov	s15, r3
 81033f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81033fa:	ed97 6a03 	vldr	s12, [r7, #12]
 81033fe:	eddf 5a56 	vldr	s11, [pc, #344]	; 8103558 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8103402:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103406:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810340a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810340e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103412:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103416:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810341a:	e043      	b.n	81034a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 810341c:	697b      	ldr	r3, [r7, #20]
 810341e:	ee07 3a90 	vmov	s15, r3
 8103422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103426:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8103564 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 810342a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810342e:	4b48      	ldr	r3, [pc, #288]	; (8103550 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8103430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103432:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103436:	ee07 3a90 	vmov	s15, r3
 810343a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810343e:	ed97 6a03 	vldr	s12, [r7, #12]
 8103442:	eddf 5a45 	vldr	s11, [pc, #276]	; 8103558 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8103446:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810344a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810344e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103452:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103456:	ee67 7a27 	vmul.f32	s15, s14, s15
 810345a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810345e:	e021      	b.n	81034a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8103460:	697b      	ldr	r3, [r7, #20]
 8103462:	ee07 3a90 	vmov	s15, r3
 8103466:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810346a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8103560 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 810346e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103472:	4b37      	ldr	r3, [pc, #220]	; (8103550 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8103474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103476:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810347a:	ee07 3a90 	vmov	s15, r3
 810347e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103482:	ed97 6a03 	vldr	s12, [r7, #12]
 8103486:	eddf 5a34 	vldr	s11, [pc, #208]	; 8103558 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810348a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810348e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103492:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103496:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810349a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810349e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81034a2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 81034a4:	4b2a      	ldr	r3, [pc, #168]	; (8103550 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81034a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81034a8:	0a5b      	lsrs	r3, r3, #9
 81034aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81034ae:	ee07 3a90 	vmov	s15, r3
 81034b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81034b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81034ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 81034be:	edd7 6a07 	vldr	s13, [r7, #28]
 81034c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81034c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81034ca:	ee17 2a90 	vmov	r2, s15
 81034ce:	687b      	ldr	r3, [r7, #4]
 81034d0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 81034d2:	4b1f      	ldr	r3, [pc, #124]	; (8103550 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81034d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81034d6:	0c1b      	lsrs	r3, r3, #16
 81034d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81034dc:	ee07 3a90 	vmov	s15, r3
 81034e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81034e4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81034e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 81034ec:	edd7 6a07 	vldr	s13, [r7, #28]
 81034f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81034f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81034f8:	ee17 2a90 	vmov	r2, s15
 81034fc:	687b      	ldr	r3, [r7, #4]
 81034fe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8103500:	4b13      	ldr	r3, [pc, #76]	; (8103550 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8103502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103504:	0e1b      	lsrs	r3, r3, #24
 8103506:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810350a:	ee07 3a90 	vmov	s15, r3
 810350e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103512:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8103516:	ee37 7a87 	vadd.f32	s14, s15, s14
 810351a:	edd7 6a07 	vldr	s13, [r7, #28]
 810351e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8103522:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8103526:	ee17 2a90 	vmov	r2, s15
 810352a:	687b      	ldr	r3, [r7, #4]
 810352c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 810352e:	e008      	b.n	8103542 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8103530:	687b      	ldr	r3, [r7, #4]
 8103532:	2200      	movs	r2, #0
 8103534:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8103536:	687b      	ldr	r3, [r7, #4]
 8103538:	2200      	movs	r2, #0
 810353a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 810353c:	687b      	ldr	r3, [r7, #4]
 810353e:	2200      	movs	r2, #0
 8103540:	609a      	str	r2, [r3, #8]
}
 8103542:	bf00      	nop
 8103544:	3724      	adds	r7, #36	; 0x24
 8103546:	46bd      	mov	sp, r7
 8103548:	f85d 7b04 	ldr.w	r7, [sp], #4
 810354c:	4770      	bx	lr
 810354e:	bf00      	nop
 8103550:	58024400 	.word	0x58024400
 8103554:	03d09000 	.word	0x03d09000
 8103558:	46000000 	.word	0x46000000
 810355c:	4c742400 	.word	0x4c742400
 8103560:	4a742400 	.word	0x4a742400
 8103564:	4af42400 	.word	0x4af42400

08103568 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8103568:	b480      	push	{r7}
 810356a:	b089      	sub	sp, #36	; 0x24
 810356c:	af00      	add	r7, sp, #0
 810356e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8103570:	4ba1      	ldr	r3, [pc, #644]	; (81037f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103574:	f003 0303 	and.w	r3, r3, #3
 8103578:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 810357a:	4b9f      	ldr	r3, [pc, #636]	; (81037f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810357c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810357e:	0d1b      	lsrs	r3, r3, #20
 8103580:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8103584:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8103586:	4b9c      	ldr	r3, [pc, #624]	; (81037f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810358a:	0a1b      	lsrs	r3, r3, #8
 810358c:	f003 0301 	and.w	r3, r3, #1
 8103590:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8103592:	4b99      	ldr	r3, [pc, #612]	; (81037f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103596:	08db      	lsrs	r3, r3, #3
 8103598:	f3c3 030c 	ubfx	r3, r3, #0, #13
 810359c:	693a      	ldr	r2, [r7, #16]
 810359e:	fb02 f303 	mul.w	r3, r2, r3
 81035a2:	ee07 3a90 	vmov	s15, r3
 81035a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81035aa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 81035ae:	697b      	ldr	r3, [r7, #20]
 81035b0:	2b00      	cmp	r3, #0
 81035b2:	f000 8111 	beq.w	81037d8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 81035b6:	69bb      	ldr	r3, [r7, #24]
 81035b8:	2b02      	cmp	r3, #2
 81035ba:	f000 8083 	beq.w	81036c4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 81035be:	69bb      	ldr	r3, [r7, #24]
 81035c0:	2b02      	cmp	r3, #2
 81035c2:	f200 80a1 	bhi.w	8103708 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 81035c6:	69bb      	ldr	r3, [r7, #24]
 81035c8:	2b00      	cmp	r3, #0
 81035ca:	d003      	beq.n	81035d4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 81035cc:	69bb      	ldr	r3, [r7, #24]
 81035ce:	2b01      	cmp	r3, #1
 81035d0:	d056      	beq.n	8103680 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 81035d2:	e099      	b.n	8103708 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81035d4:	4b88      	ldr	r3, [pc, #544]	; (81037f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81035d6:	681b      	ldr	r3, [r3, #0]
 81035d8:	f003 0320 	and.w	r3, r3, #32
 81035dc:	2b00      	cmp	r3, #0
 81035de:	d02d      	beq.n	810363c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81035e0:	4b85      	ldr	r3, [pc, #532]	; (81037f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81035e2:	681b      	ldr	r3, [r3, #0]
 81035e4:	08db      	lsrs	r3, r3, #3
 81035e6:	f003 0303 	and.w	r3, r3, #3
 81035ea:	4a84      	ldr	r2, [pc, #528]	; (81037fc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 81035ec:	fa22 f303 	lsr.w	r3, r2, r3
 81035f0:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81035f2:	68bb      	ldr	r3, [r7, #8]
 81035f4:	ee07 3a90 	vmov	s15, r3
 81035f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81035fc:	697b      	ldr	r3, [r7, #20]
 81035fe:	ee07 3a90 	vmov	s15, r3
 8103602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103606:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810360a:	4b7b      	ldr	r3, [pc, #492]	; (81037f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810360c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810360e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103612:	ee07 3a90 	vmov	s15, r3
 8103616:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810361a:	ed97 6a03 	vldr	s12, [r7, #12]
 810361e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8103800 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8103622:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103626:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810362a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810362e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103632:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103636:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 810363a:	e087      	b.n	810374c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 810363c:	697b      	ldr	r3, [r7, #20]
 810363e:	ee07 3a90 	vmov	s15, r3
 8103642:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103646:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8103804 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 810364a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810364e:	4b6a      	ldr	r3, [pc, #424]	; (81037f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103652:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103656:	ee07 3a90 	vmov	s15, r3
 810365a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810365e:	ed97 6a03 	vldr	s12, [r7, #12]
 8103662:	eddf 5a67 	vldr	s11, [pc, #412]	; 8103800 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8103666:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810366a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810366e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103672:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103676:	ee67 7a27 	vmul.f32	s15, s14, s15
 810367a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810367e:	e065      	b.n	810374c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8103680:	697b      	ldr	r3, [r7, #20]
 8103682:	ee07 3a90 	vmov	s15, r3
 8103686:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810368a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8103808 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 810368e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103692:	4b59      	ldr	r3, [pc, #356]	; (81037f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103696:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810369a:	ee07 3a90 	vmov	s15, r3
 810369e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81036a2:	ed97 6a03 	vldr	s12, [r7, #12]
 81036a6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8103800 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81036aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81036ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81036b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81036b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81036ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 81036be:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81036c2:	e043      	b.n	810374c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81036c4:	697b      	ldr	r3, [r7, #20]
 81036c6:	ee07 3a90 	vmov	s15, r3
 81036ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81036ce:	eddf 6a4f 	vldr	s13, [pc, #316]	; 810380c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 81036d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81036d6:	4b48      	ldr	r3, [pc, #288]	; (81037f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81036d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81036da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81036de:	ee07 3a90 	vmov	s15, r3
 81036e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81036e6:	ed97 6a03 	vldr	s12, [r7, #12]
 81036ea:	eddf 5a45 	vldr	s11, [pc, #276]	; 8103800 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81036ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81036f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81036f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81036fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81036fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103702:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8103706:	e021      	b.n	810374c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8103708:	697b      	ldr	r3, [r7, #20]
 810370a:	ee07 3a90 	vmov	s15, r3
 810370e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103712:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8103808 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8103716:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810371a:	4b37      	ldr	r3, [pc, #220]	; (81037f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810371c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810371e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103722:	ee07 3a90 	vmov	s15, r3
 8103726:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810372a:	ed97 6a03 	vldr	s12, [r7, #12]
 810372e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8103800 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8103732:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103736:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810373a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810373e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103742:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103746:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810374a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 810374c:	4b2a      	ldr	r3, [pc, #168]	; (81037f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810374e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103750:	0a5b      	lsrs	r3, r3, #9
 8103752:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8103756:	ee07 3a90 	vmov	s15, r3
 810375a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810375e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8103762:	ee37 7a87 	vadd.f32	s14, s15, s14
 8103766:	edd7 6a07 	vldr	s13, [r7, #28]
 810376a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810376e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8103772:	ee17 2a90 	vmov	r2, s15
 8103776:	687b      	ldr	r3, [r7, #4]
 8103778:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 810377a:	4b1f      	ldr	r3, [pc, #124]	; (81037f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810377c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810377e:	0c1b      	lsrs	r3, r3, #16
 8103780:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8103784:	ee07 3a90 	vmov	s15, r3
 8103788:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810378c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8103790:	ee37 7a87 	vadd.f32	s14, s15, s14
 8103794:	edd7 6a07 	vldr	s13, [r7, #28]
 8103798:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810379c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81037a0:	ee17 2a90 	vmov	r2, s15
 81037a4:	687b      	ldr	r3, [r7, #4]
 81037a6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 81037a8:	4b13      	ldr	r3, [pc, #76]	; (81037f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81037aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81037ac:	0e1b      	lsrs	r3, r3, #24
 81037ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81037b2:	ee07 3a90 	vmov	s15, r3
 81037b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81037ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81037be:	ee37 7a87 	vadd.f32	s14, s15, s14
 81037c2:	edd7 6a07 	vldr	s13, [r7, #28]
 81037c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81037ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81037ce:	ee17 2a90 	vmov	r2, s15
 81037d2:	687b      	ldr	r3, [r7, #4]
 81037d4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 81037d6:	e008      	b.n	81037ea <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 81037d8:	687b      	ldr	r3, [r7, #4]
 81037da:	2200      	movs	r2, #0
 81037dc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 81037de:	687b      	ldr	r3, [r7, #4]
 81037e0:	2200      	movs	r2, #0
 81037e2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 81037e4:	687b      	ldr	r3, [r7, #4]
 81037e6:	2200      	movs	r2, #0
 81037e8:	609a      	str	r2, [r3, #8]
}
 81037ea:	bf00      	nop
 81037ec:	3724      	adds	r7, #36	; 0x24
 81037ee:	46bd      	mov	sp, r7
 81037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81037f4:	4770      	bx	lr
 81037f6:	bf00      	nop
 81037f8:	58024400 	.word	0x58024400
 81037fc:	03d09000 	.word	0x03d09000
 8103800:	46000000 	.word	0x46000000
 8103804:	4c742400 	.word	0x4c742400
 8103808:	4a742400 	.word	0x4a742400
 810380c:	4af42400 	.word	0x4af42400

08103810 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8103810:	b580      	push	{r7, lr}
 8103812:	b084      	sub	sp, #16
 8103814:	af00      	add	r7, sp, #0
 8103816:	6078      	str	r0, [r7, #4]
 8103818:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810381a:	2300      	movs	r3, #0
 810381c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810381e:	4b54      	ldr	r3, [pc, #336]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 8103820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103822:	f003 0303 	and.w	r3, r3, #3
 8103826:	2b03      	cmp	r3, #3
 8103828:	d101      	bne.n	810382e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 810382a:	2301      	movs	r3, #1
 810382c:	e09b      	b.n	8103966 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 810382e:	4b50      	ldr	r3, [pc, #320]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 8103830:	681b      	ldr	r3, [r3, #0]
 8103832:	4a4f      	ldr	r2, [pc, #316]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 8103834:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8103838:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810383a:	f7fe f8bf 	bl	81019bc <HAL_GetTick>
 810383e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8103840:	e008      	b.n	8103854 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8103842:	f7fe f8bb 	bl	81019bc <HAL_GetTick>
 8103846:	4602      	mov	r2, r0
 8103848:	68bb      	ldr	r3, [r7, #8]
 810384a:	1ad3      	subs	r3, r2, r3
 810384c:	2b02      	cmp	r3, #2
 810384e:	d901      	bls.n	8103854 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8103850:	2303      	movs	r3, #3
 8103852:	e088      	b.n	8103966 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8103854:	4b46      	ldr	r3, [pc, #280]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 8103856:	681b      	ldr	r3, [r3, #0]
 8103858:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810385c:	2b00      	cmp	r3, #0
 810385e:	d1f0      	bne.n	8103842 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8103860:	4b43      	ldr	r3, [pc, #268]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 8103862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103864:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8103868:	687b      	ldr	r3, [r7, #4]
 810386a:	681b      	ldr	r3, [r3, #0]
 810386c:	031b      	lsls	r3, r3, #12
 810386e:	4940      	ldr	r1, [pc, #256]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 8103870:	4313      	orrs	r3, r2
 8103872:	628b      	str	r3, [r1, #40]	; 0x28
 8103874:	687b      	ldr	r3, [r7, #4]
 8103876:	685b      	ldr	r3, [r3, #4]
 8103878:	3b01      	subs	r3, #1
 810387a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810387e:	687b      	ldr	r3, [r7, #4]
 8103880:	689b      	ldr	r3, [r3, #8]
 8103882:	3b01      	subs	r3, #1
 8103884:	025b      	lsls	r3, r3, #9
 8103886:	b29b      	uxth	r3, r3
 8103888:	431a      	orrs	r2, r3
 810388a:	687b      	ldr	r3, [r7, #4]
 810388c:	68db      	ldr	r3, [r3, #12]
 810388e:	3b01      	subs	r3, #1
 8103890:	041b      	lsls	r3, r3, #16
 8103892:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8103896:	431a      	orrs	r2, r3
 8103898:	687b      	ldr	r3, [r7, #4]
 810389a:	691b      	ldr	r3, [r3, #16]
 810389c:	3b01      	subs	r3, #1
 810389e:	061b      	lsls	r3, r3, #24
 81038a0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 81038a4:	4932      	ldr	r1, [pc, #200]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 81038a6:	4313      	orrs	r3, r2
 81038a8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 81038aa:	4b31      	ldr	r3, [pc, #196]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 81038ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81038ae:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 81038b2:	687b      	ldr	r3, [r7, #4]
 81038b4:	695b      	ldr	r3, [r3, #20]
 81038b6:	492e      	ldr	r1, [pc, #184]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 81038b8:	4313      	orrs	r3, r2
 81038ba:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 81038bc:	4b2c      	ldr	r3, [pc, #176]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 81038be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81038c0:	f023 0220 	bic.w	r2, r3, #32
 81038c4:	687b      	ldr	r3, [r7, #4]
 81038c6:	699b      	ldr	r3, [r3, #24]
 81038c8:	4929      	ldr	r1, [pc, #164]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 81038ca:	4313      	orrs	r3, r2
 81038cc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 81038ce:	4b28      	ldr	r3, [pc, #160]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 81038d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81038d2:	4a27      	ldr	r2, [pc, #156]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 81038d4:	f023 0310 	bic.w	r3, r3, #16
 81038d8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 81038da:	4b25      	ldr	r3, [pc, #148]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 81038dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81038de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81038e2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 81038e6:	687a      	ldr	r2, [r7, #4]
 81038e8:	69d2      	ldr	r2, [r2, #28]
 81038ea:	00d2      	lsls	r2, r2, #3
 81038ec:	4920      	ldr	r1, [pc, #128]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 81038ee:	4313      	orrs	r3, r2
 81038f0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 81038f2:	4b1f      	ldr	r3, [pc, #124]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 81038f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81038f6:	4a1e      	ldr	r2, [pc, #120]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 81038f8:	f043 0310 	orr.w	r3, r3, #16
 81038fc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 81038fe:	683b      	ldr	r3, [r7, #0]
 8103900:	2b00      	cmp	r3, #0
 8103902:	d106      	bne.n	8103912 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8103904:	4b1a      	ldr	r3, [pc, #104]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 8103906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103908:	4a19      	ldr	r2, [pc, #100]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 810390a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 810390e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8103910:	e00f      	b.n	8103932 <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8103912:	683b      	ldr	r3, [r7, #0]
 8103914:	2b01      	cmp	r3, #1
 8103916:	d106      	bne.n	8103926 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8103918:	4b15      	ldr	r3, [pc, #84]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 810391a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810391c:	4a14      	ldr	r2, [pc, #80]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 810391e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8103922:	62d3      	str	r3, [r2, #44]	; 0x2c
 8103924:	e005      	b.n	8103932 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8103926:	4b12      	ldr	r3, [pc, #72]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 8103928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810392a:	4a11      	ldr	r2, [pc, #68]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 810392c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8103930:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8103932:	4b0f      	ldr	r3, [pc, #60]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 8103934:	681b      	ldr	r3, [r3, #0]
 8103936:	4a0e      	ldr	r2, [pc, #56]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 8103938:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 810393c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810393e:	f7fe f83d 	bl	81019bc <HAL_GetTick>
 8103942:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8103944:	e008      	b.n	8103958 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8103946:	f7fe f839 	bl	81019bc <HAL_GetTick>
 810394a:	4602      	mov	r2, r0
 810394c:	68bb      	ldr	r3, [r7, #8]
 810394e:	1ad3      	subs	r3, r2, r3
 8103950:	2b02      	cmp	r3, #2
 8103952:	d901      	bls.n	8103958 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8103954:	2303      	movs	r3, #3
 8103956:	e006      	b.n	8103966 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8103958:	4b05      	ldr	r3, [pc, #20]	; (8103970 <RCCEx_PLL2_Config+0x160>)
 810395a:	681b      	ldr	r3, [r3, #0]
 810395c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8103960:	2b00      	cmp	r3, #0
 8103962:	d0f0      	beq.n	8103946 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8103964:	7bfb      	ldrb	r3, [r7, #15]
}
 8103966:	4618      	mov	r0, r3
 8103968:	3710      	adds	r7, #16
 810396a:	46bd      	mov	sp, r7
 810396c:	bd80      	pop	{r7, pc}
 810396e:	bf00      	nop
 8103970:	58024400 	.word	0x58024400

08103974 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8103974:	b580      	push	{r7, lr}
 8103976:	b084      	sub	sp, #16
 8103978:	af00      	add	r7, sp, #0
 810397a:	6078      	str	r0, [r7, #4]
 810397c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810397e:	2300      	movs	r3, #0
 8103980:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8103982:	4b54      	ldr	r3, [pc, #336]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103986:	f003 0303 	and.w	r3, r3, #3
 810398a:	2b03      	cmp	r3, #3
 810398c:	d101      	bne.n	8103992 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 810398e:	2301      	movs	r3, #1
 8103990:	e09b      	b.n	8103aca <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8103992:	4b50      	ldr	r3, [pc, #320]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103994:	681b      	ldr	r3, [r3, #0]
 8103996:	4a4f      	ldr	r2, [pc, #316]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103998:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 810399c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810399e:	f7fe f80d 	bl	81019bc <HAL_GetTick>
 81039a2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81039a4:	e008      	b.n	81039b8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 81039a6:	f7fe f809 	bl	81019bc <HAL_GetTick>
 81039aa:	4602      	mov	r2, r0
 81039ac:	68bb      	ldr	r3, [r7, #8]
 81039ae:	1ad3      	subs	r3, r2, r3
 81039b0:	2b02      	cmp	r3, #2
 81039b2:	d901      	bls.n	81039b8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 81039b4:	2303      	movs	r3, #3
 81039b6:	e088      	b.n	8103aca <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81039b8:	4b46      	ldr	r3, [pc, #280]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 81039ba:	681b      	ldr	r3, [r3, #0]
 81039bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81039c0:	2b00      	cmp	r3, #0
 81039c2:	d1f0      	bne.n	81039a6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 81039c4:	4b43      	ldr	r3, [pc, #268]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 81039c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81039c8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 81039cc:	687b      	ldr	r3, [r7, #4]
 81039ce:	681b      	ldr	r3, [r3, #0]
 81039d0:	051b      	lsls	r3, r3, #20
 81039d2:	4940      	ldr	r1, [pc, #256]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 81039d4:	4313      	orrs	r3, r2
 81039d6:	628b      	str	r3, [r1, #40]	; 0x28
 81039d8:	687b      	ldr	r3, [r7, #4]
 81039da:	685b      	ldr	r3, [r3, #4]
 81039dc:	3b01      	subs	r3, #1
 81039de:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81039e2:	687b      	ldr	r3, [r7, #4]
 81039e4:	689b      	ldr	r3, [r3, #8]
 81039e6:	3b01      	subs	r3, #1
 81039e8:	025b      	lsls	r3, r3, #9
 81039ea:	b29b      	uxth	r3, r3
 81039ec:	431a      	orrs	r2, r3
 81039ee:	687b      	ldr	r3, [r7, #4]
 81039f0:	68db      	ldr	r3, [r3, #12]
 81039f2:	3b01      	subs	r3, #1
 81039f4:	041b      	lsls	r3, r3, #16
 81039f6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 81039fa:	431a      	orrs	r2, r3
 81039fc:	687b      	ldr	r3, [r7, #4]
 81039fe:	691b      	ldr	r3, [r3, #16]
 8103a00:	3b01      	subs	r3, #1
 8103a02:	061b      	lsls	r3, r3, #24
 8103a04:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8103a08:	4932      	ldr	r1, [pc, #200]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a0a:	4313      	orrs	r3, r2
 8103a0c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8103a0e:	4b31      	ldr	r3, [pc, #196]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103a12:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8103a16:	687b      	ldr	r3, [r7, #4]
 8103a18:	695b      	ldr	r3, [r3, #20]
 8103a1a:	492e      	ldr	r1, [pc, #184]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a1c:	4313      	orrs	r3, r2
 8103a1e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8103a20:	4b2c      	ldr	r3, [pc, #176]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103a24:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8103a28:	687b      	ldr	r3, [r7, #4]
 8103a2a:	699b      	ldr	r3, [r3, #24]
 8103a2c:	4929      	ldr	r1, [pc, #164]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a2e:	4313      	orrs	r3, r2
 8103a30:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8103a32:	4b28      	ldr	r3, [pc, #160]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103a36:	4a27      	ldr	r2, [pc, #156]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8103a3c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8103a3e:	4b25      	ldr	r3, [pc, #148]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103a42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8103a46:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8103a4a:	687a      	ldr	r2, [r7, #4]
 8103a4c:	69d2      	ldr	r2, [r2, #28]
 8103a4e:	00d2      	lsls	r2, r2, #3
 8103a50:	4920      	ldr	r1, [pc, #128]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a52:	4313      	orrs	r3, r2
 8103a54:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8103a56:	4b1f      	ldr	r3, [pc, #124]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103a5a:	4a1e      	ldr	r2, [pc, #120]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8103a60:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8103a62:	683b      	ldr	r3, [r7, #0]
 8103a64:	2b00      	cmp	r3, #0
 8103a66:	d106      	bne.n	8103a76 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8103a68:	4b1a      	ldr	r3, [pc, #104]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103a6c:	4a19      	ldr	r2, [pc, #100]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a6e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8103a72:	62d3      	str	r3, [r2, #44]	; 0x2c
 8103a74:	e00f      	b.n	8103a96 <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8103a76:	683b      	ldr	r3, [r7, #0]
 8103a78:	2b01      	cmp	r3, #1
 8103a7a:	d106      	bne.n	8103a8a <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8103a7c:	4b15      	ldr	r3, [pc, #84]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103a80:	4a14      	ldr	r2, [pc, #80]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a82:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8103a86:	62d3      	str	r3, [r2, #44]	; 0x2c
 8103a88:	e005      	b.n	8103a96 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8103a8a:	4b12      	ldr	r3, [pc, #72]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103a8e:	4a11      	ldr	r2, [pc, #68]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a90:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8103a94:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8103a96:	4b0f      	ldr	r3, [pc, #60]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a98:	681b      	ldr	r3, [r3, #0]
 8103a9a:	4a0e      	ldr	r2, [pc, #56]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103a9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8103aa0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8103aa2:	f7fd ff8b 	bl	81019bc <HAL_GetTick>
 8103aa6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8103aa8:	e008      	b.n	8103abc <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8103aaa:	f7fd ff87 	bl	81019bc <HAL_GetTick>
 8103aae:	4602      	mov	r2, r0
 8103ab0:	68bb      	ldr	r3, [r7, #8]
 8103ab2:	1ad3      	subs	r3, r2, r3
 8103ab4:	2b02      	cmp	r3, #2
 8103ab6:	d901      	bls.n	8103abc <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8103ab8:	2303      	movs	r3, #3
 8103aba:	e006      	b.n	8103aca <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8103abc:	4b05      	ldr	r3, [pc, #20]	; (8103ad4 <RCCEx_PLL3_Config+0x160>)
 8103abe:	681b      	ldr	r3, [r3, #0]
 8103ac0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8103ac4:	2b00      	cmp	r3, #0
 8103ac6:	d0f0      	beq.n	8103aaa <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8103ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8103aca:	4618      	mov	r0, r3
 8103acc:	3710      	adds	r7, #16
 8103ace:	46bd      	mov	sp, r7
 8103ad0:	bd80      	pop	{r7, pc}
 8103ad2:	bf00      	nop
 8103ad4:	58024400 	.word	0x58024400

08103ad8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8103ad8:	b580      	push	{r7, lr}
 8103ada:	b082      	sub	sp, #8
 8103adc:	af00      	add	r7, sp, #0
 8103ade:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8103ae0:	687b      	ldr	r3, [r7, #4]
 8103ae2:	2b00      	cmp	r3, #0
 8103ae4:	d101      	bne.n	8103aea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8103ae6:	2301      	movs	r3, #1
 8103ae8:	e049      	b.n	8103b7e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8103aea:	687b      	ldr	r3, [r7, #4]
 8103aec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8103af0:	b2db      	uxtb	r3, r3
 8103af2:	2b00      	cmp	r3, #0
 8103af4:	d106      	bne.n	8103b04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8103af6:	687b      	ldr	r3, [r7, #4]
 8103af8:	2200      	movs	r2, #0
 8103afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8103afe:	6878      	ldr	r0, [r7, #4]
 8103b00:	f7fd fcdc 	bl	81014bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8103b04:	687b      	ldr	r3, [r7, #4]
 8103b06:	2202      	movs	r2, #2
 8103b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8103b0c:	687b      	ldr	r3, [r7, #4]
 8103b0e:	681a      	ldr	r2, [r3, #0]
 8103b10:	687b      	ldr	r3, [r7, #4]
 8103b12:	3304      	adds	r3, #4
 8103b14:	4619      	mov	r1, r3
 8103b16:	4610      	mov	r0, r2
 8103b18:	f000 fbb0 	bl	810427c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8103b1c:	687b      	ldr	r3, [r7, #4]
 8103b1e:	2201      	movs	r2, #1
 8103b20:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8103b24:	687b      	ldr	r3, [r7, #4]
 8103b26:	2201      	movs	r2, #1
 8103b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8103b2c:	687b      	ldr	r3, [r7, #4]
 8103b2e:	2201      	movs	r2, #1
 8103b30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8103b34:	687b      	ldr	r3, [r7, #4]
 8103b36:	2201      	movs	r2, #1
 8103b38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8103b3c:	687b      	ldr	r3, [r7, #4]
 8103b3e:	2201      	movs	r2, #1
 8103b40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8103b44:	687b      	ldr	r3, [r7, #4]
 8103b46:	2201      	movs	r2, #1
 8103b48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8103b4c:	687b      	ldr	r3, [r7, #4]
 8103b4e:	2201      	movs	r2, #1
 8103b50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8103b54:	687b      	ldr	r3, [r7, #4]
 8103b56:	2201      	movs	r2, #1
 8103b58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8103b5c:	687b      	ldr	r3, [r7, #4]
 8103b5e:	2201      	movs	r2, #1
 8103b60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8103b64:	687b      	ldr	r3, [r7, #4]
 8103b66:	2201      	movs	r2, #1
 8103b68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8103b6c:	687b      	ldr	r3, [r7, #4]
 8103b6e:	2201      	movs	r2, #1
 8103b70:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8103b74:	687b      	ldr	r3, [r7, #4]
 8103b76:	2201      	movs	r2, #1
 8103b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8103b7c:	2300      	movs	r3, #0
}
 8103b7e:	4618      	mov	r0, r3
 8103b80:	3708      	adds	r7, #8
 8103b82:	46bd      	mov	sp, r7
 8103b84:	bd80      	pop	{r7, pc}

08103b86 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8103b86:	b580      	push	{r7, lr}
 8103b88:	b082      	sub	sp, #8
 8103b8a:	af00      	add	r7, sp, #0
 8103b8c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8103b8e:	687b      	ldr	r3, [r7, #4]
 8103b90:	2b00      	cmp	r3, #0
 8103b92:	d101      	bne.n	8103b98 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8103b94:	2301      	movs	r3, #1
 8103b96:	e049      	b.n	8103c2c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8103b98:	687b      	ldr	r3, [r7, #4]
 8103b9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8103b9e:	b2db      	uxtb	r3, r3
 8103ba0:	2b00      	cmp	r3, #0
 8103ba2:	d106      	bne.n	8103bb2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8103ba4:	687b      	ldr	r3, [r7, #4]
 8103ba6:	2200      	movs	r2, #0
 8103ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8103bac:	6878      	ldr	r0, [r7, #4]
 8103bae:	f000 f841 	bl	8103c34 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8103bb2:	687b      	ldr	r3, [r7, #4]
 8103bb4:	2202      	movs	r2, #2
 8103bb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8103bba:	687b      	ldr	r3, [r7, #4]
 8103bbc:	681a      	ldr	r2, [r3, #0]
 8103bbe:	687b      	ldr	r3, [r7, #4]
 8103bc0:	3304      	adds	r3, #4
 8103bc2:	4619      	mov	r1, r3
 8103bc4:	4610      	mov	r0, r2
 8103bc6:	f000 fb59 	bl	810427c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8103bca:	687b      	ldr	r3, [r7, #4]
 8103bcc:	2201      	movs	r2, #1
 8103bce:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8103bd2:	687b      	ldr	r3, [r7, #4]
 8103bd4:	2201      	movs	r2, #1
 8103bd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8103bda:	687b      	ldr	r3, [r7, #4]
 8103bdc:	2201      	movs	r2, #1
 8103bde:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8103be2:	687b      	ldr	r3, [r7, #4]
 8103be4:	2201      	movs	r2, #1
 8103be6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8103bea:	687b      	ldr	r3, [r7, #4]
 8103bec:	2201      	movs	r2, #1
 8103bee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8103bf2:	687b      	ldr	r3, [r7, #4]
 8103bf4:	2201      	movs	r2, #1
 8103bf6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8103bfa:	687b      	ldr	r3, [r7, #4]
 8103bfc:	2201      	movs	r2, #1
 8103bfe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8103c02:	687b      	ldr	r3, [r7, #4]
 8103c04:	2201      	movs	r2, #1
 8103c06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8103c0a:	687b      	ldr	r3, [r7, #4]
 8103c0c:	2201      	movs	r2, #1
 8103c0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8103c12:	687b      	ldr	r3, [r7, #4]
 8103c14:	2201      	movs	r2, #1
 8103c16:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8103c1a:	687b      	ldr	r3, [r7, #4]
 8103c1c:	2201      	movs	r2, #1
 8103c1e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8103c22:	687b      	ldr	r3, [r7, #4]
 8103c24:	2201      	movs	r2, #1
 8103c26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8103c2a:	2300      	movs	r3, #0
}
 8103c2c:	4618      	mov	r0, r3
 8103c2e:	3708      	adds	r7, #8
 8103c30:	46bd      	mov	sp, r7
 8103c32:	bd80      	pop	{r7, pc}

08103c34 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8103c34:	b480      	push	{r7}
 8103c36:	b083      	sub	sp, #12
 8103c38:	af00      	add	r7, sp, #0
 8103c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8103c3c:	bf00      	nop
 8103c3e:	370c      	adds	r7, #12
 8103c40:	46bd      	mov	sp, r7
 8103c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103c46:	4770      	bx	lr

08103c48 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8103c48:	b580      	push	{r7, lr}
 8103c4a:	b084      	sub	sp, #16
 8103c4c:	af00      	add	r7, sp, #0
 8103c4e:	6078      	str	r0, [r7, #4]
 8103c50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8103c52:	683b      	ldr	r3, [r7, #0]
 8103c54:	2b00      	cmp	r3, #0
 8103c56:	d109      	bne.n	8103c6c <HAL_TIM_PWM_Start+0x24>
 8103c58:	687b      	ldr	r3, [r7, #4]
 8103c5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8103c5e:	b2db      	uxtb	r3, r3
 8103c60:	2b01      	cmp	r3, #1
 8103c62:	bf14      	ite	ne
 8103c64:	2301      	movne	r3, #1
 8103c66:	2300      	moveq	r3, #0
 8103c68:	b2db      	uxtb	r3, r3
 8103c6a:	e03c      	b.n	8103ce6 <HAL_TIM_PWM_Start+0x9e>
 8103c6c:	683b      	ldr	r3, [r7, #0]
 8103c6e:	2b04      	cmp	r3, #4
 8103c70:	d109      	bne.n	8103c86 <HAL_TIM_PWM_Start+0x3e>
 8103c72:	687b      	ldr	r3, [r7, #4]
 8103c74:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8103c78:	b2db      	uxtb	r3, r3
 8103c7a:	2b01      	cmp	r3, #1
 8103c7c:	bf14      	ite	ne
 8103c7e:	2301      	movne	r3, #1
 8103c80:	2300      	moveq	r3, #0
 8103c82:	b2db      	uxtb	r3, r3
 8103c84:	e02f      	b.n	8103ce6 <HAL_TIM_PWM_Start+0x9e>
 8103c86:	683b      	ldr	r3, [r7, #0]
 8103c88:	2b08      	cmp	r3, #8
 8103c8a:	d109      	bne.n	8103ca0 <HAL_TIM_PWM_Start+0x58>
 8103c8c:	687b      	ldr	r3, [r7, #4]
 8103c8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8103c92:	b2db      	uxtb	r3, r3
 8103c94:	2b01      	cmp	r3, #1
 8103c96:	bf14      	ite	ne
 8103c98:	2301      	movne	r3, #1
 8103c9a:	2300      	moveq	r3, #0
 8103c9c:	b2db      	uxtb	r3, r3
 8103c9e:	e022      	b.n	8103ce6 <HAL_TIM_PWM_Start+0x9e>
 8103ca0:	683b      	ldr	r3, [r7, #0]
 8103ca2:	2b0c      	cmp	r3, #12
 8103ca4:	d109      	bne.n	8103cba <HAL_TIM_PWM_Start+0x72>
 8103ca6:	687b      	ldr	r3, [r7, #4]
 8103ca8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8103cac:	b2db      	uxtb	r3, r3
 8103cae:	2b01      	cmp	r3, #1
 8103cb0:	bf14      	ite	ne
 8103cb2:	2301      	movne	r3, #1
 8103cb4:	2300      	moveq	r3, #0
 8103cb6:	b2db      	uxtb	r3, r3
 8103cb8:	e015      	b.n	8103ce6 <HAL_TIM_PWM_Start+0x9e>
 8103cba:	683b      	ldr	r3, [r7, #0]
 8103cbc:	2b10      	cmp	r3, #16
 8103cbe:	d109      	bne.n	8103cd4 <HAL_TIM_PWM_Start+0x8c>
 8103cc0:	687b      	ldr	r3, [r7, #4]
 8103cc2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8103cc6:	b2db      	uxtb	r3, r3
 8103cc8:	2b01      	cmp	r3, #1
 8103cca:	bf14      	ite	ne
 8103ccc:	2301      	movne	r3, #1
 8103cce:	2300      	moveq	r3, #0
 8103cd0:	b2db      	uxtb	r3, r3
 8103cd2:	e008      	b.n	8103ce6 <HAL_TIM_PWM_Start+0x9e>
 8103cd4:	687b      	ldr	r3, [r7, #4]
 8103cd6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8103cda:	b2db      	uxtb	r3, r3
 8103cdc:	2b01      	cmp	r3, #1
 8103cde:	bf14      	ite	ne
 8103ce0:	2301      	movne	r3, #1
 8103ce2:	2300      	moveq	r3, #0
 8103ce4:	b2db      	uxtb	r3, r3
 8103ce6:	2b00      	cmp	r3, #0
 8103ce8:	d001      	beq.n	8103cee <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8103cea:	2301      	movs	r3, #1
 8103cec:	e0a1      	b.n	8103e32 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8103cee:	683b      	ldr	r3, [r7, #0]
 8103cf0:	2b00      	cmp	r3, #0
 8103cf2:	d104      	bne.n	8103cfe <HAL_TIM_PWM_Start+0xb6>
 8103cf4:	687b      	ldr	r3, [r7, #4]
 8103cf6:	2202      	movs	r2, #2
 8103cf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8103cfc:	e023      	b.n	8103d46 <HAL_TIM_PWM_Start+0xfe>
 8103cfe:	683b      	ldr	r3, [r7, #0]
 8103d00:	2b04      	cmp	r3, #4
 8103d02:	d104      	bne.n	8103d0e <HAL_TIM_PWM_Start+0xc6>
 8103d04:	687b      	ldr	r3, [r7, #4]
 8103d06:	2202      	movs	r2, #2
 8103d08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8103d0c:	e01b      	b.n	8103d46 <HAL_TIM_PWM_Start+0xfe>
 8103d0e:	683b      	ldr	r3, [r7, #0]
 8103d10:	2b08      	cmp	r3, #8
 8103d12:	d104      	bne.n	8103d1e <HAL_TIM_PWM_Start+0xd6>
 8103d14:	687b      	ldr	r3, [r7, #4]
 8103d16:	2202      	movs	r2, #2
 8103d18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8103d1c:	e013      	b.n	8103d46 <HAL_TIM_PWM_Start+0xfe>
 8103d1e:	683b      	ldr	r3, [r7, #0]
 8103d20:	2b0c      	cmp	r3, #12
 8103d22:	d104      	bne.n	8103d2e <HAL_TIM_PWM_Start+0xe6>
 8103d24:	687b      	ldr	r3, [r7, #4]
 8103d26:	2202      	movs	r2, #2
 8103d28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8103d2c:	e00b      	b.n	8103d46 <HAL_TIM_PWM_Start+0xfe>
 8103d2e:	683b      	ldr	r3, [r7, #0]
 8103d30:	2b10      	cmp	r3, #16
 8103d32:	d104      	bne.n	8103d3e <HAL_TIM_PWM_Start+0xf6>
 8103d34:	687b      	ldr	r3, [r7, #4]
 8103d36:	2202      	movs	r2, #2
 8103d38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8103d3c:	e003      	b.n	8103d46 <HAL_TIM_PWM_Start+0xfe>
 8103d3e:	687b      	ldr	r3, [r7, #4]
 8103d40:	2202      	movs	r2, #2
 8103d42:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8103d46:	687b      	ldr	r3, [r7, #4]
 8103d48:	681b      	ldr	r3, [r3, #0]
 8103d4a:	2201      	movs	r2, #1
 8103d4c:	6839      	ldr	r1, [r7, #0]
 8103d4e:	4618      	mov	r0, r3
 8103d50:	f000 fea0 	bl	8104a94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8103d54:	687b      	ldr	r3, [r7, #4]
 8103d56:	681b      	ldr	r3, [r3, #0]
 8103d58:	4a38      	ldr	r2, [pc, #224]	; (8103e3c <HAL_TIM_PWM_Start+0x1f4>)
 8103d5a:	4293      	cmp	r3, r2
 8103d5c:	d013      	beq.n	8103d86 <HAL_TIM_PWM_Start+0x13e>
 8103d5e:	687b      	ldr	r3, [r7, #4]
 8103d60:	681b      	ldr	r3, [r3, #0]
 8103d62:	4a37      	ldr	r2, [pc, #220]	; (8103e40 <HAL_TIM_PWM_Start+0x1f8>)
 8103d64:	4293      	cmp	r3, r2
 8103d66:	d00e      	beq.n	8103d86 <HAL_TIM_PWM_Start+0x13e>
 8103d68:	687b      	ldr	r3, [r7, #4]
 8103d6a:	681b      	ldr	r3, [r3, #0]
 8103d6c:	4a35      	ldr	r2, [pc, #212]	; (8103e44 <HAL_TIM_PWM_Start+0x1fc>)
 8103d6e:	4293      	cmp	r3, r2
 8103d70:	d009      	beq.n	8103d86 <HAL_TIM_PWM_Start+0x13e>
 8103d72:	687b      	ldr	r3, [r7, #4]
 8103d74:	681b      	ldr	r3, [r3, #0]
 8103d76:	4a34      	ldr	r2, [pc, #208]	; (8103e48 <HAL_TIM_PWM_Start+0x200>)
 8103d78:	4293      	cmp	r3, r2
 8103d7a:	d004      	beq.n	8103d86 <HAL_TIM_PWM_Start+0x13e>
 8103d7c:	687b      	ldr	r3, [r7, #4]
 8103d7e:	681b      	ldr	r3, [r3, #0]
 8103d80:	4a32      	ldr	r2, [pc, #200]	; (8103e4c <HAL_TIM_PWM_Start+0x204>)
 8103d82:	4293      	cmp	r3, r2
 8103d84:	d101      	bne.n	8103d8a <HAL_TIM_PWM_Start+0x142>
 8103d86:	2301      	movs	r3, #1
 8103d88:	e000      	b.n	8103d8c <HAL_TIM_PWM_Start+0x144>
 8103d8a:	2300      	movs	r3, #0
 8103d8c:	2b00      	cmp	r3, #0
 8103d8e:	d007      	beq.n	8103da0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8103d90:	687b      	ldr	r3, [r7, #4]
 8103d92:	681b      	ldr	r3, [r3, #0]
 8103d94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8103d96:	687b      	ldr	r3, [r7, #4]
 8103d98:	681b      	ldr	r3, [r3, #0]
 8103d9a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8103d9e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8103da0:	687b      	ldr	r3, [r7, #4]
 8103da2:	681b      	ldr	r3, [r3, #0]
 8103da4:	4a25      	ldr	r2, [pc, #148]	; (8103e3c <HAL_TIM_PWM_Start+0x1f4>)
 8103da6:	4293      	cmp	r3, r2
 8103da8:	d022      	beq.n	8103df0 <HAL_TIM_PWM_Start+0x1a8>
 8103daa:	687b      	ldr	r3, [r7, #4]
 8103dac:	681b      	ldr	r3, [r3, #0]
 8103dae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8103db2:	d01d      	beq.n	8103df0 <HAL_TIM_PWM_Start+0x1a8>
 8103db4:	687b      	ldr	r3, [r7, #4]
 8103db6:	681b      	ldr	r3, [r3, #0]
 8103db8:	4a25      	ldr	r2, [pc, #148]	; (8103e50 <HAL_TIM_PWM_Start+0x208>)
 8103dba:	4293      	cmp	r3, r2
 8103dbc:	d018      	beq.n	8103df0 <HAL_TIM_PWM_Start+0x1a8>
 8103dbe:	687b      	ldr	r3, [r7, #4]
 8103dc0:	681b      	ldr	r3, [r3, #0]
 8103dc2:	4a24      	ldr	r2, [pc, #144]	; (8103e54 <HAL_TIM_PWM_Start+0x20c>)
 8103dc4:	4293      	cmp	r3, r2
 8103dc6:	d013      	beq.n	8103df0 <HAL_TIM_PWM_Start+0x1a8>
 8103dc8:	687b      	ldr	r3, [r7, #4]
 8103dca:	681b      	ldr	r3, [r3, #0]
 8103dcc:	4a22      	ldr	r2, [pc, #136]	; (8103e58 <HAL_TIM_PWM_Start+0x210>)
 8103dce:	4293      	cmp	r3, r2
 8103dd0:	d00e      	beq.n	8103df0 <HAL_TIM_PWM_Start+0x1a8>
 8103dd2:	687b      	ldr	r3, [r7, #4]
 8103dd4:	681b      	ldr	r3, [r3, #0]
 8103dd6:	4a1a      	ldr	r2, [pc, #104]	; (8103e40 <HAL_TIM_PWM_Start+0x1f8>)
 8103dd8:	4293      	cmp	r3, r2
 8103dda:	d009      	beq.n	8103df0 <HAL_TIM_PWM_Start+0x1a8>
 8103ddc:	687b      	ldr	r3, [r7, #4]
 8103dde:	681b      	ldr	r3, [r3, #0]
 8103de0:	4a1e      	ldr	r2, [pc, #120]	; (8103e5c <HAL_TIM_PWM_Start+0x214>)
 8103de2:	4293      	cmp	r3, r2
 8103de4:	d004      	beq.n	8103df0 <HAL_TIM_PWM_Start+0x1a8>
 8103de6:	687b      	ldr	r3, [r7, #4]
 8103de8:	681b      	ldr	r3, [r3, #0]
 8103dea:	4a16      	ldr	r2, [pc, #88]	; (8103e44 <HAL_TIM_PWM_Start+0x1fc>)
 8103dec:	4293      	cmp	r3, r2
 8103dee:	d115      	bne.n	8103e1c <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8103df0:	687b      	ldr	r3, [r7, #4]
 8103df2:	681b      	ldr	r3, [r3, #0]
 8103df4:	689a      	ldr	r2, [r3, #8]
 8103df6:	4b1a      	ldr	r3, [pc, #104]	; (8103e60 <HAL_TIM_PWM_Start+0x218>)
 8103df8:	4013      	ands	r3, r2
 8103dfa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8103dfc:	68fb      	ldr	r3, [r7, #12]
 8103dfe:	2b06      	cmp	r3, #6
 8103e00:	d015      	beq.n	8103e2e <HAL_TIM_PWM_Start+0x1e6>
 8103e02:	68fb      	ldr	r3, [r7, #12]
 8103e04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103e08:	d011      	beq.n	8103e2e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8103e0a:	687b      	ldr	r3, [r7, #4]
 8103e0c:	681b      	ldr	r3, [r3, #0]
 8103e0e:	681a      	ldr	r2, [r3, #0]
 8103e10:	687b      	ldr	r3, [r7, #4]
 8103e12:	681b      	ldr	r3, [r3, #0]
 8103e14:	f042 0201 	orr.w	r2, r2, #1
 8103e18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8103e1a:	e008      	b.n	8103e2e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8103e1c:	687b      	ldr	r3, [r7, #4]
 8103e1e:	681b      	ldr	r3, [r3, #0]
 8103e20:	681a      	ldr	r2, [r3, #0]
 8103e22:	687b      	ldr	r3, [r7, #4]
 8103e24:	681b      	ldr	r3, [r3, #0]
 8103e26:	f042 0201 	orr.w	r2, r2, #1
 8103e2a:	601a      	str	r2, [r3, #0]
 8103e2c:	e000      	b.n	8103e30 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8103e2e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8103e30:	2300      	movs	r3, #0
}
 8103e32:	4618      	mov	r0, r3
 8103e34:	3710      	adds	r7, #16
 8103e36:	46bd      	mov	sp, r7
 8103e38:	bd80      	pop	{r7, pc}
 8103e3a:	bf00      	nop
 8103e3c:	40010000 	.word	0x40010000
 8103e40:	40010400 	.word	0x40010400
 8103e44:	40014000 	.word	0x40014000
 8103e48:	40014400 	.word	0x40014400
 8103e4c:	40014800 	.word	0x40014800
 8103e50:	40000400 	.word	0x40000400
 8103e54:	40000800 	.word	0x40000800
 8103e58:	40000c00 	.word	0x40000c00
 8103e5c:	40001800 	.word	0x40001800
 8103e60:	00010007 	.word	0x00010007

08103e64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8103e64:	b580      	push	{r7, lr}
 8103e66:	b086      	sub	sp, #24
 8103e68:	af00      	add	r7, sp, #0
 8103e6a:	60f8      	str	r0, [r7, #12]
 8103e6c:	60b9      	str	r1, [r7, #8]
 8103e6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8103e70:	2300      	movs	r3, #0
 8103e72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8103e74:	68fb      	ldr	r3, [r7, #12]
 8103e76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8103e7a:	2b01      	cmp	r3, #1
 8103e7c:	d101      	bne.n	8103e82 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8103e7e:	2302      	movs	r3, #2
 8103e80:	e0ff      	b.n	8104082 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8103e82:	68fb      	ldr	r3, [r7, #12]
 8103e84:	2201      	movs	r2, #1
 8103e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8103e8a:	687b      	ldr	r3, [r7, #4]
 8103e8c:	2b14      	cmp	r3, #20
 8103e8e:	f200 80f0 	bhi.w	8104072 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8103e92:	a201      	add	r2, pc, #4	; (adr r2, 8103e98 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8103e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103e98:	08103eed 	.word	0x08103eed
 8103e9c:	08104073 	.word	0x08104073
 8103ea0:	08104073 	.word	0x08104073
 8103ea4:	08104073 	.word	0x08104073
 8103ea8:	08103f2d 	.word	0x08103f2d
 8103eac:	08104073 	.word	0x08104073
 8103eb0:	08104073 	.word	0x08104073
 8103eb4:	08104073 	.word	0x08104073
 8103eb8:	08103f6f 	.word	0x08103f6f
 8103ebc:	08104073 	.word	0x08104073
 8103ec0:	08104073 	.word	0x08104073
 8103ec4:	08104073 	.word	0x08104073
 8103ec8:	08103faf 	.word	0x08103faf
 8103ecc:	08104073 	.word	0x08104073
 8103ed0:	08104073 	.word	0x08104073
 8103ed4:	08104073 	.word	0x08104073
 8103ed8:	08103ff1 	.word	0x08103ff1
 8103edc:	08104073 	.word	0x08104073
 8103ee0:	08104073 	.word	0x08104073
 8103ee4:	08104073 	.word	0x08104073
 8103ee8:	08104031 	.word	0x08104031
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8103eec:	68fb      	ldr	r3, [r7, #12]
 8103eee:	681b      	ldr	r3, [r3, #0]
 8103ef0:	68b9      	ldr	r1, [r7, #8]
 8103ef2:	4618      	mov	r0, r3
 8103ef4:	f000 fa5c 	bl	81043b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8103ef8:	68fb      	ldr	r3, [r7, #12]
 8103efa:	681b      	ldr	r3, [r3, #0]
 8103efc:	699a      	ldr	r2, [r3, #24]
 8103efe:	68fb      	ldr	r3, [r7, #12]
 8103f00:	681b      	ldr	r3, [r3, #0]
 8103f02:	f042 0208 	orr.w	r2, r2, #8
 8103f06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8103f08:	68fb      	ldr	r3, [r7, #12]
 8103f0a:	681b      	ldr	r3, [r3, #0]
 8103f0c:	699a      	ldr	r2, [r3, #24]
 8103f0e:	68fb      	ldr	r3, [r7, #12]
 8103f10:	681b      	ldr	r3, [r3, #0]
 8103f12:	f022 0204 	bic.w	r2, r2, #4
 8103f16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8103f18:	68fb      	ldr	r3, [r7, #12]
 8103f1a:	681b      	ldr	r3, [r3, #0]
 8103f1c:	6999      	ldr	r1, [r3, #24]
 8103f1e:	68bb      	ldr	r3, [r7, #8]
 8103f20:	691a      	ldr	r2, [r3, #16]
 8103f22:	68fb      	ldr	r3, [r7, #12]
 8103f24:	681b      	ldr	r3, [r3, #0]
 8103f26:	430a      	orrs	r2, r1
 8103f28:	619a      	str	r2, [r3, #24]
      break;
 8103f2a:	e0a5      	b.n	8104078 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8103f2c:	68fb      	ldr	r3, [r7, #12]
 8103f2e:	681b      	ldr	r3, [r3, #0]
 8103f30:	68b9      	ldr	r1, [r7, #8]
 8103f32:	4618      	mov	r0, r3
 8103f34:	f000 facc 	bl	81044d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8103f38:	68fb      	ldr	r3, [r7, #12]
 8103f3a:	681b      	ldr	r3, [r3, #0]
 8103f3c:	699a      	ldr	r2, [r3, #24]
 8103f3e:	68fb      	ldr	r3, [r7, #12]
 8103f40:	681b      	ldr	r3, [r3, #0]
 8103f42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8103f46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8103f48:	68fb      	ldr	r3, [r7, #12]
 8103f4a:	681b      	ldr	r3, [r3, #0]
 8103f4c:	699a      	ldr	r2, [r3, #24]
 8103f4e:	68fb      	ldr	r3, [r7, #12]
 8103f50:	681b      	ldr	r3, [r3, #0]
 8103f52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8103f56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8103f58:	68fb      	ldr	r3, [r7, #12]
 8103f5a:	681b      	ldr	r3, [r3, #0]
 8103f5c:	6999      	ldr	r1, [r3, #24]
 8103f5e:	68bb      	ldr	r3, [r7, #8]
 8103f60:	691b      	ldr	r3, [r3, #16]
 8103f62:	021a      	lsls	r2, r3, #8
 8103f64:	68fb      	ldr	r3, [r7, #12]
 8103f66:	681b      	ldr	r3, [r3, #0]
 8103f68:	430a      	orrs	r2, r1
 8103f6a:	619a      	str	r2, [r3, #24]
      break;
 8103f6c:	e084      	b.n	8104078 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8103f6e:	68fb      	ldr	r3, [r7, #12]
 8103f70:	681b      	ldr	r3, [r3, #0]
 8103f72:	68b9      	ldr	r1, [r7, #8]
 8103f74:	4618      	mov	r0, r3
 8103f76:	f000 fb35 	bl	81045e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8103f7a:	68fb      	ldr	r3, [r7, #12]
 8103f7c:	681b      	ldr	r3, [r3, #0]
 8103f7e:	69da      	ldr	r2, [r3, #28]
 8103f80:	68fb      	ldr	r3, [r7, #12]
 8103f82:	681b      	ldr	r3, [r3, #0]
 8103f84:	f042 0208 	orr.w	r2, r2, #8
 8103f88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8103f8a:	68fb      	ldr	r3, [r7, #12]
 8103f8c:	681b      	ldr	r3, [r3, #0]
 8103f8e:	69da      	ldr	r2, [r3, #28]
 8103f90:	68fb      	ldr	r3, [r7, #12]
 8103f92:	681b      	ldr	r3, [r3, #0]
 8103f94:	f022 0204 	bic.w	r2, r2, #4
 8103f98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8103f9a:	68fb      	ldr	r3, [r7, #12]
 8103f9c:	681b      	ldr	r3, [r3, #0]
 8103f9e:	69d9      	ldr	r1, [r3, #28]
 8103fa0:	68bb      	ldr	r3, [r7, #8]
 8103fa2:	691a      	ldr	r2, [r3, #16]
 8103fa4:	68fb      	ldr	r3, [r7, #12]
 8103fa6:	681b      	ldr	r3, [r3, #0]
 8103fa8:	430a      	orrs	r2, r1
 8103faa:	61da      	str	r2, [r3, #28]
      break;
 8103fac:	e064      	b.n	8104078 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8103fae:	68fb      	ldr	r3, [r7, #12]
 8103fb0:	681b      	ldr	r3, [r3, #0]
 8103fb2:	68b9      	ldr	r1, [r7, #8]
 8103fb4:	4618      	mov	r0, r3
 8103fb6:	f000 fb9d 	bl	81046f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8103fba:	68fb      	ldr	r3, [r7, #12]
 8103fbc:	681b      	ldr	r3, [r3, #0]
 8103fbe:	69da      	ldr	r2, [r3, #28]
 8103fc0:	68fb      	ldr	r3, [r7, #12]
 8103fc2:	681b      	ldr	r3, [r3, #0]
 8103fc4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8103fc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8103fca:	68fb      	ldr	r3, [r7, #12]
 8103fcc:	681b      	ldr	r3, [r3, #0]
 8103fce:	69da      	ldr	r2, [r3, #28]
 8103fd0:	68fb      	ldr	r3, [r7, #12]
 8103fd2:	681b      	ldr	r3, [r3, #0]
 8103fd4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8103fd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8103fda:	68fb      	ldr	r3, [r7, #12]
 8103fdc:	681b      	ldr	r3, [r3, #0]
 8103fde:	69d9      	ldr	r1, [r3, #28]
 8103fe0:	68bb      	ldr	r3, [r7, #8]
 8103fe2:	691b      	ldr	r3, [r3, #16]
 8103fe4:	021a      	lsls	r2, r3, #8
 8103fe6:	68fb      	ldr	r3, [r7, #12]
 8103fe8:	681b      	ldr	r3, [r3, #0]
 8103fea:	430a      	orrs	r2, r1
 8103fec:	61da      	str	r2, [r3, #28]
      break;
 8103fee:	e043      	b.n	8104078 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8103ff0:	68fb      	ldr	r3, [r7, #12]
 8103ff2:	681b      	ldr	r3, [r3, #0]
 8103ff4:	68b9      	ldr	r1, [r7, #8]
 8103ff6:	4618      	mov	r0, r3
 8103ff8:	f000 fbe6 	bl	81047c8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8103ffc:	68fb      	ldr	r3, [r7, #12]
 8103ffe:	681b      	ldr	r3, [r3, #0]
 8104000:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8104002:	68fb      	ldr	r3, [r7, #12]
 8104004:	681b      	ldr	r3, [r3, #0]
 8104006:	f042 0208 	orr.w	r2, r2, #8
 810400a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 810400c:	68fb      	ldr	r3, [r7, #12]
 810400e:	681b      	ldr	r3, [r3, #0]
 8104010:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8104012:	68fb      	ldr	r3, [r7, #12]
 8104014:	681b      	ldr	r3, [r3, #0]
 8104016:	f022 0204 	bic.w	r2, r2, #4
 810401a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 810401c:	68fb      	ldr	r3, [r7, #12]
 810401e:	681b      	ldr	r3, [r3, #0]
 8104020:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8104022:	68bb      	ldr	r3, [r7, #8]
 8104024:	691a      	ldr	r2, [r3, #16]
 8104026:	68fb      	ldr	r3, [r7, #12]
 8104028:	681b      	ldr	r3, [r3, #0]
 810402a:	430a      	orrs	r2, r1
 810402c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 810402e:	e023      	b.n	8104078 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8104030:	68fb      	ldr	r3, [r7, #12]
 8104032:	681b      	ldr	r3, [r3, #0]
 8104034:	68b9      	ldr	r1, [r7, #8]
 8104036:	4618      	mov	r0, r3
 8104038:	f000 fc2a 	bl	8104890 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 810403c:	68fb      	ldr	r3, [r7, #12]
 810403e:	681b      	ldr	r3, [r3, #0]
 8104040:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8104042:	68fb      	ldr	r3, [r7, #12]
 8104044:	681b      	ldr	r3, [r3, #0]
 8104046:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 810404a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 810404c:	68fb      	ldr	r3, [r7, #12]
 810404e:	681b      	ldr	r3, [r3, #0]
 8104050:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8104052:	68fb      	ldr	r3, [r7, #12]
 8104054:	681b      	ldr	r3, [r3, #0]
 8104056:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 810405a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 810405c:	68fb      	ldr	r3, [r7, #12]
 810405e:	681b      	ldr	r3, [r3, #0]
 8104060:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8104062:	68bb      	ldr	r3, [r7, #8]
 8104064:	691b      	ldr	r3, [r3, #16]
 8104066:	021a      	lsls	r2, r3, #8
 8104068:	68fb      	ldr	r3, [r7, #12]
 810406a:	681b      	ldr	r3, [r3, #0]
 810406c:	430a      	orrs	r2, r1
 810406e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8104070:	e002      	b.n	8104078 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8104072:	2301      	movs	r3, #1
 8104074:	75fb      	strb	r3, [r7, #23]
      break;
 8104076:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8104078:	68fb      	ldr	r3, [r7, #12]
 810407a:	2200      	movs	r2, #0
 810407c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8104080:	7dfb      	ldrb	r3, [r7, #23]
}
 8104082:	4618      	mov	r0, r3
 8104084:	3718      	adds	r7, #24
 8104086:	46bd      	mov	sp, r7
 8104088:	bd80      	pop	{r7, pc}
 810408a:	bf00      	nop

0810408c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 810408c:	b580      	push	{r7, lr}
 810408e:	b084      	sub	sp, #16
 8104090:	af00      	add	r7, sp, #0
 8104092:	6078      	str	r0, [r7, #4]
 8104094:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8104096:	2300      	movs	r3, #0
 8104098:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 810409a:	687b      	ldr	r3, [r7, #4]
 810409c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 81040a0:	2b01      	cmp	r3, #1
 81040a2:	d101      	bne.n	81040a8 <HAL_TIM_ConfigClockSource+0x1c>
 81040a4:	2302      	movs	r3, #2
 81040a6:	e0de      	b.n	8104266 <HAL_TIM_ConfigClockSource+0x1da>
 81040a8:	687b      	ldr	r3, [r7, #4]
 81040aa:	2201      	movs	r2, #1
 81040ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 81040b0:	687b      	ldr	r3, [r7, #4]
 81040b2:	2202      	movs	r2, #2
 81040b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 81040b8:	687b      	ldr	r3, [r7, #4]
 81040ba:	681b      	ldr	r3, [r3, #0]
 81040bc:	689b      	ldr	r3, [r3, #8]
 81040be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 81040c0:	68bb      	ldr	r3, [r7, #8]
 81040c2:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 81040c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 81040ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 81040cc:	68bb      	ldr	r3, [r7, #8]
 81040ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81040d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 81040d4:	687b      	ldr	r3, [r7, #4]
 81040d6:	681b      	ldr	r3, [r3, #0]
 81040d8:	68ba      	ldr	r2, [r7, #8]
 81040da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 81040dc:	683b      	ldr	r3, [r7, #0]
 81040de:	681b      	ldr	r3, [r3, #0]
 81040e0:	4a63      	ldr	r2, [pc, #396]	; (8104270 <HAL_TIM_ConfigClockSource+0x1e4>)
 81040e2:	4293      	cmp	r3, r2
 81040e4:	f000 80a9 	beq.w	810423a <HAL_TIM_ConfigClockSource+0x1ae>
 81040e8:	4a61      	ldr	r2, [pc, #388]	; (8104270 <HAL_TIM_ConfigClockSource+0x1e4>)
 81040ea:	4293      	cmp	r3, r2
 81040ec:	f200 80ae 	bhi.w	810424c <HAL_TIM_ConfigClockSource+0x1c0>
 81040f0:	4a60      	ldr	r2, [pc, #384]	; (8104274 <HAL_TIM_ConfigClockSource+0x1e8>)
 81040f2:	4293      	cmp	r3, r2
 81040f4:	f000 80a1 	beq.w	810423a <HAL_TIM_ConfigClockSource+0x1ae>
 81040f8:	4a5e      	ldr	r2, [pc, #376]	; (8104274 <HAL_TIM_ConfigClockSource+0x1e8>)
 81040fa:	4293      	cmp	r3, r2
 81040fc:	f200 80a6 	bhi.w	810424c <HAL_TIM_ConfigClockSource+0x1c0>
 8104100:	4a5d      	ldr	r2, [pc, #372]	; (8104278 <HAL_TIM_ConfigClockSource+0x1ec>)
 8104102:	4293      	cmp	r3, r2
 8104104:	f000 8099 	beq.w	810423a <HAL_TIM_ConfigClockSource+0x1ae>
 8104108:	4a5b      	ldr	r2, [pc, #364]	; (8104278 <HAL_TIM_ConfigClockSource+0x1ec>)
 810410a:	4293      	cmp	r3, r2
 810410c:	f200 809e 	bhi.w	810424c <HAL_TIM_ConfigClockSource+0x1c0>
 8104110:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8104114:	f000 8091 	beq.w	810423a <HAL_TIM_ConfigClockSource+0x1ae>
 8104118:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 810411c:	f200 8096 	bhi.w	810424c <HAL_TIM_ConfigClockSource+0x1c0>
 8104120:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8104124:	f000 8089 	beq.w	810423a <HAL_TIM_ConfigClockSource+0x1ae>
 8104128:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810412c:	f200 808e 	bhi.w	810424c <HAL_TIM_ConfigClockSource+0x1c0>
 8104130:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8104134:	d03e      	beq.n	81041b4 <HAL_TIM_ConfigClockSource+0x128>
 8104136:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810413a:	f200 8087 	bhi.w	810424c <HAL_TIM_ConfigClockSource+0x1c0>
 810413e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104142:	f000 8086 	beq.w	8104252 <HAL_TIM_ConfigClockSource+0x1c6>
 8104146:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810414a:	d87f      	bhi.n	810424c <HAL_TIM_ConfigClockSource+0x1c0>
 810414c:	2b70      	cmp	r3, #112	; 0x70
 810414e:	d01a      	beq.n	8104186 <HAL_TIM_ConfigClockSource+0xfa>
 8104150:	2b70      	cmp	r3, #112	; 0x70
 8104152:	d87b      	bhi.n	810424c <HAL_TIM_ConfigClockSource+0x1c0>
 8104154:	2b60      	cmp	r3, #96	; 0x60
 8104156:	d050      	beq.n	81041fa <HAL_TIM_ConfigClockSource+0x16e>
 8104158:	2b60      	cmp	r3, #96	; 0x60
 810415a:	d877      	bhi.n	810424c <HAL_TIM_ConfigClockSource+0x1c0>
 810415c:	2b50      	cmp	r3, #80	; 0x50
 810415e:	d03c      	beq.n	81041da <HAL_TIM_ConfigClockSource+0x14e>
 8104160:	2b50      	cmp	r3, #80	; 0x50
 8104162:	d873      	bhi.n	810424c <HAL_TIM_ConfigClockSource+0x1c0>
 8104164:	2b40      	cmp	r3, #64	; 0x40
 8104166:	d058      	beq.n	810421a <HAL_TIM_ConfigClockSource+0x18e>
 8104168:	2b40      	cmp	r3, #64	; 0x40
 810416a:	d86f      	bhi.n	810424c <HAL_TIM_ConfigClockSource+0x1c0>
 810416c:	2b30      	cmp	r3, #48	; 0x30
 810416e:	d064      	beq.n	810423a <HAL_TIM_ConfigClockSource+0x1ae>
 8104170:	2b30      	cmp	r3, #48	; 0x30
 8104172:	d86b      	bhi.n	810424c <HAL_TIM_ConfigClockSource+0x1c0>
 8104174:	2b20      	cmp	r3, #32
 8104176:	d060      	beq.n	810423a <HAL_TIM_ConfigClockSource+0x1ae>
 8104178:	2b20      	cmp	r3, #32
 810417a:	d867      	bhi.n	810424c <HAL_TIM_ConfigClockSource+0x1c0>
 810417c:	2b00      	cmp	r3, #0
 810417e:	d05c      	beq.n	810423a <HAL_TIM_ConfigClockSource+0x1ae>
 8104180:	2b10      	cmp	r3, #16
 8104182:	d05a      	beq.n	810423a <HAL_TIM_ConfigClockSource+0x1ae>
 8104184:	e062      	b.n	810424c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8104186:	687b      	ldr	r3, [r7, #4]
 8104188:	6818      	ldr	r0, [r3, #0]
 810418a:	683b      	ldr	r3, [r7, #0]
 810418c:	6899      	ldr	r1, [r3, #8]
 810418e:	683b      	ldr	r3, [r7, #0]
 8104190:	685a      	ldr	r2, [r3, #4]
 8104192:	683b      	ldr	r3, [r7, #0]
 8104194:	68db      	ldr	r3, [r3, #12]
 8104196:	f000 fc5d 	bl	8104a54 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 810419a:	687b      	ldr	r3, [r7, #4]
 810419c:	681b      	ldr	r3, [r3, #0]
 810419e:	689b      	ldr	r3, [r3, #8]
 81041a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 81041a2:	68bb      	ldr	r3, [r7, #8]
 81041a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 81041a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 81041aa:	687b      	ldr	r3, [r7, #4]
 81041ac:	681b      	ldr	r3, [r3, #0]
 81041ae:	68ba      	ldr	r2, [r7, #8]
 81041b0:	609a      	str	r2, [r3, #8]
      break;
 81041b2:	e04f      	b.n	8104254 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 81041b4:	687b      	ldr	r3, [r7, #4]
 81041b6:	6818      	ldr	r0, [r3, #0]
 81041b8:	683b      	ldr	r3, [r7, #0]
 81041ba:	6899      	ldr	r1, [r3, #8]
 81041bc:	683b      	ldr	r3, [r7, #0]
 81041be:	685a      	ldr	r2, [r3, #4]
 81041c0:	683b      	ldr	r3, [r7, #0]
 81041c2:	68db      	ldr	r3, [r3, #12]
 81041c4:	f000 fc46 	bl	8104a54 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 81041c8:	687b      	ldr	r3, [r7, #4]
 81041ca:	681b      	ldr	r3, [r3, #0]
 81041cc:	689a      	ldr	r2, [r3, #8]
 81041ce:	687b      	ldr	r3, [r7, #4]
 81041d0:	681b      	ldr	r3, [r3, #0]
 81041d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 81041d6:	609a      	str	r2, [r3, #8]
      break;
 81041d8:	e03c      	b.n	8104254 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 81041da:	687b      	ldr	r3, [r7, #4]
 81041dc:	6818      	ldr	r0, [r3, #0]
 81041de:	683b      	ldr	r3, [r7, #0]
 81041e0:	6859      	ldr	r1, [r3, #4]
 81041e2:	683b      	ldr	r3, [r7, #0]
 81041e4:	68db      	ldr	r3, [r3, #12]
 81041e6:	461a      	mov	r2, r3
 81041e8:	f000 fbb8 	bl	810495c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 81041ec:	687b      	ldr	r3, [r7, #4]
 81041ee:	681b      	ldr	r3, [r3, #0]
 81041f0:	2150      	movs	r1, #80	; 0x50
 81041f2:	4618      	mov	r0, r3
 81041f4:	f000 fc11 	bl	8104a1a <TIM_ITRx_SetConfig>
      break;
 81041f8:	e02c      	b.n	8104254 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 81041fa:	687b      	ldr	r3, [r7, #4]
 81041fc:	6818      	ldr	r0, [r3, #0]
 81041fe:	683b      	ldr	r3, [r7, #0]
 8104200:	6859      	ldr	r1, [r3, #4]
 8104202:	683b      	ldr	r3, [r7, #0]
 8104204:	68db      	ldr	r3, [r3, #12]
 8104206:	461a      	mov	r2, r3
 8104208:	f000 fbd7 	bl	81049ba <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 810420c:	687b      	ldr	r3, [r7, #4]
 810420e:	681b      	ldr	r3, [r3, #0]
 8104210:	2160      	movs	r1, #96	; 0x60
 8104212:	4618      	mov	r0, r3
 8104214:	f000 fc01 	bl	8104a1a <TIM_ITRx_SetConfig>
      break;
 8104218:	e01c      	b.n	8104254 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 810421a:	687b      	ldr	r3, [r7, #4]
 810421c:	6818      	ldr	r0, [r3, #0]
 810421e:	683b      	ldr	r3, [r7, #0]
 8104220:	6859      	ldr	r1, [r3, #4]
 8104222:	683b      	ldr	r3, [r7, #0]
 8104224:	68db      	ldr	r3, [r3, #12]
 8104226:	461a      	mov	r2, r3
 8104228:	f000 fb98 	bl	810495c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 810422c:	687b      	ldr	r3, [r7, #4]
 810422e:	681b      	ldr	r3, [r3, #0]
 8104230:	2140      	movs	r1, #64	; 0x40
 8104232:	4618      	mov	r0, r3
 8104234:	f000 fbf1 	bl	8104a1a <TIM_ITRx_SetConfig>
      break;
 8104238:	e00c      	b.n	8104254 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 810423a:	687b      	ldr	r3, [r7, #4]
 810423c:	681a      	ldr	r2, [r3, #0]
 810423e:	683b      	ldr	r3, [r7, #0]
 8104240:	681b      	ldr	r3, [r3, #0]
 8104242:	4619      	mov	r1, r3
 8104244:	4610      	mov	r0, r2
 8104246:	f000 fbe8 	bl	8104a1a <TIM_ITRx_SetConfig>
      break;
 810424a:	e003      	b.n	8104254 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 810424c:	2301      	movs	r3, #1
 810424e:	73fb      	strb	r3, [r7, #15]
      break;
 8104250:	e000      	b.n	8104254 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8104252:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8104254:	687b      	ldr	r3, [r7, #4]
 8104256:	2201      	movs	r2, #1
 8104258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 810425c:	687b      	ldr	r3, [r7, #4]
 810425e:	2200      	movs	r2, #0
 8104260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8104264:	7bfb      	ldrb	r3, [r7, #15]
}
 8104266:	4618      	mov	r0, r3
 8104268:	3710      	adds	r7, #16
 810426a:	46bd      	mov	sp, r7
 810426c:	bd80      	pop	{r7, pc}
 810426e:	bf00      	nop
 8104270:	00100040 	.word	0x00100040
 8104274:	00100030 	.word	0x00100030
 8104278:	00100020 	.word	0x00100020

0810427c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 810427c:	b480      	push	{r7}
 810427e:	b085      	sub	sp, #20
 8104280:	af00      	add	r7, sp, #0
 8104282:	6078      	str	r0, [r7, #4]
 8104284:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8104286:	687b      	ldr	r3, [r7, #4]
 8104288:	681b      	ldr	r3, [r3, #0]
 810428a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 810428c:	687b      	ldr	r3, [r7, #4]
 810428e:	4a40      	ldr	r2, [pc, #256]	; (8104390 <TIM_Base_SetConfig+0x114>)
 8104290:	4293      	cmp	r3, r2
 8104292:	d013      	beq.n	81042bc <TIM_Base_SetConfig+0x40>
 8104294:	687b      	ldr	r3, [r7, #4]
 8104296:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810429a:	d00f      	beq.n	81042bc <TIM_Base_SetConfig+0x40>
 810429c:	687b      	ldr	r3, [r7, #4]
 810429e:	4a3d      	ldr	r2, [pc, #244]	; (8104394 <TIM_Base_SetConfig+0x118>)
 81042a0:	4293      	cmp	r3, r2
 81042a2:	d00b      	beq.n	81042bc <TIM_Base_SetConfig+0x40>
 81042a4:	687b      	ldr	r3, [r7, #4]
 81042a6:	4a3c      	ldr	r2, [pc, #240]	; (8104398 <TIM_Base_SetConfig+0x11c>)
 81042a8:	4293      	cmp	r3, r2
 81042aa:	d007      	beq.n	81042bc <TIM_Base_SetConfig+0x40>
 81042ac:	687b      	ldr	r3, [r7, #4]
 81042ae:	4a3b      	ldr	r2, [pc, #236]	; (810439c <TIM_Base_SetConfig+0x120>)
 81042b0:	4293      	cmp	r3, r2
 81042b2:	d003      	beq.n	81042bc <TIM_Base_SetConfig+0x40>
 81042b4:	687b      	ldr	r3, [r7, #4]
 81042b6:	4a3a      	ldr	r2, [pc, #232]	; (81043a0 <TIM_Base_SetConfig+0x124>)
 81042b8:	4293      	cmp	r3, r2
 81042ba:	d108      	bne.n	81042ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 81042bc:	68fb      	ldr	r3, [r7, #12]
 81042be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 81042c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 81042c4:	683b      	ldr	r3, [r7, #0]
 81042c6:	685b      	ldr	r3, [r3, #4]
 81042c8:	68fa      	ldr	r2, [r7, #12]
 81042ca:	4313      	orrs	r3, r2
 81042cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 81042ce:	687b      	ldr	r3, [r7, #4]
 81042d0:	4a2f      	ldr	r2, [pc, #188]	; (8104390 <TIM_Base_SetConfig+0x114>)
 81042d2:	4293      	cmp	r3, r2
 81042d4:	d01f      	beq.n	8104316 <TIM_Base_SetConfig+0x9a>
 81042d6:	687b      	ldr	r3, [r7, #4]
 81042d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81042dc:	d01b      	beq.n	8104316 <TIM_Base_SetConfig+0x9a>
 81042de:	687b      	ldr	r3, [r7, #4]
 81042e0:	4a2c      	ldr	r2, [pc, #176]	; (8104394 <TIM_Base_SetConfig+0x118>)
 81042e2:	4293      	cmp	r3, r2
 81042e4:	d017      	beq.n	8104316 <TIM_Base_SetConfig+0x9a>
 81042e6:	687b      	ldr	r3, [r7, #4]
 81042e8:	4a2b      	ldr	r2, [pc, #172]	; (8104398 <TIM_Base_SetConfig+0x11c>)
 81042ea:	4293      	cmp	r3, r2
 81042ec:	d013      	beq.n	8104316 <TIM_Base_SetConfig+0x9a>
 81042ee:	687b      	ldr	r3, [r7, #4]
 81042f0:	4a2a      	ldr	r2, [pc, #168]	; (810439c <TIM_Base_SetConfig+0x120>)
 81042f2:	4293      	cmp	r3, r2
 81042f4:	d00f      	beq.n	8104316 <TIM_Base_SetConfig+0x9a>
 81042f6:	687b      	ldr	r3, [r7, #4]
 81042f8:	4a29      	ldr	r2, [pc, #164]	; (81043a0 <TIM_Base_SetConfig+0x124>)
 81042fa:	4293      	cmp	r3, r2
 81042fc:	d00b      	beq.n	8104316 <TIM_Base_SetConfig+0x9a>
 81042fe:	687b      	ldr	r3, [r7, #4]
 8104300:	4a28      	ldr	r2, [pc, #160]	; (81043a4 <TIM_Base_SetConfig+0x128>)
 8104302:	4293      	cmp	r3, r2
 8104304:	d007      	beq.n	8104316 <TIM_Base_SetConfig+0x9a>
 8104306:	687b      	ldr	r3, [r7, #4]
 8104308:	4a27      	ldr	r2, [pc, #156]	; (81043a8 <TIM_Base_SetConfig+0x12c>)
 810430a:	4293      	cmp	r3, r2
 810430c:	d003      	beq.n	8104316 <TIM_Base_SetConfig+0x9a>
 810430e:	687b      	ldr	r3, [r7, #4]
 8104310:	4a26      	ldr	r2, [pc, #152]	; (81043ac <TIM_Base_SetConfig+0x130>)
 8104312:	4293      	cmp	r3, r2
 8104314:	d108      	bne.n	8104328 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8104316:	68fb      	ldr	r3, [r7, #12]
 8104318:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810431c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 810431e:	683b      	ldr	r3, [r7, #0]
 8104320:	68db      	ldr	r3, [r3, #12]
 8104322:	68fa      	ldr	r2, [r7, #12]
 8104324:	4313      	orrs	r3, r2
 8104326:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8104328:	68fb      	ldr	r3, [r7, #12]
 810432a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 810432e:	683b      	ldr	r3, [r7, #0]
 8104330:	695b      	ldr	r3, [r3, #20]
 8104332:	4313      	orrs	r3, r2
 8104334:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8104336:	687b      	ldr	r3, [r7, #4]
 8104338:	68fa      	ldr	r2, [r7, #12]
 810433a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 810433c:	683b      	ldr	r3, [r7, #0]
 810433e:	689a      	ldr	r2, [r3, #8]
 8104340:	687b      	ldr	r3, [r7, #4]
 8104342:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8104344:	683b      	ldr	r3, [r7, #0]
 8104346:	681a      	ldr	r2, [r3, #0]
 8104348:	687b      	ldr	r3, [r7, #4]
 810434a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 810434c:	687b      	ldr	r3, [r7, #4]
 810434e:	4a10      	ldr	r2, [pc, #64]	; (8104390 <TIM_Base_SetConfig+0x114>)
 8104350:	4293      	cmp	r3, r2
 8104352:	d00f      	beq.n	8104374 <TIM_Base_SetConfig+0xf8>
 8104354:	687b      	ldr	r3, [r7, #4]
 8104356:	4a12      	ldr	r2, [pc, #72]	; (81043a0 <TIM_Base_SetConfig+0x124>)
 8104358:	4293      	cmp	r3, r2
 810435a:	d00b      	beq.n	8104374 <TIM_Base_SetConfig+0xf8>
 810435c:	687b      	ldr	r3, [r7, #4]
 810435e:	4a11      	ldr	r2, [pc, #68]	; (81043a4 <TIM_Base_SetConfig+0x128>)
 8104360:	4293      	cmp	r3, r2
 8104362:	d007      	beq.n	8104374 <TIM_Base_SetConfig+0xf8>
 8104364:	687b      	ldr	r3, [r7, #4]
 8104366:	4a10      	ldr	r2, [pc, #64]	; (81043a8 <TIM_Base_SetConfig+0x12c>)
 8104368:	4293      	cmp	r3, r2
 810436a:	d003      	beq.n	8104374 <TIM_Base_SetConfig+0xf8>
 810436c:	687b      	ldr	r3, [r7, #4]
 810436e:	4a0f      	ldr	r2, [pc, #60]	; (81043ac <TIM_Base_SetConfig+0x130>)
 8104370:	4293      	cmp	r3, r2
 8104372:	d103      	bne.n	810437c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8104374:	683b      	ldr	r3, [r7, #0]
 8104376:	691a      	ldr	r2, [r3, #16]
 8104378:	687b      	ldr	r3, [r7, #4]
 810437a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 810437c:	687b      	ldr	r3, [r7, #4]
 810437e:	2201      	movs	r2, #1
 8104380:	615a      	str	r2, [r3, #20]
}
 8104382:	bf00      	nop
 8104384:	3714      	adds	r7, #20
 8104386:	46bd      	mov	sp, r7
 8104388:	f85d 7b04 	ldr.w	r7, [sp], #4
 810438c:	4770      	bx	lr
 810438e:	bf00      	nop
 8104390:	40010000 	.word	0x40010000
 8104394:	40000400 	.word	0x40000400
 8104398:	40000800 	.word	0x40000800
 810439c:	40000c00 	.word	0x40000c00
 81043a0:	40010400 	.word	0x40010400
 81043a4:	40014000 	.word	0x40014000
 81043a8:	40014400 	.word	0x40014400
 81043ac:	40014800 	.word	0x40014800

081043b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 81043b0:	b480      	push	{r7}
 81043b2:	b087      	sub	sp, #28
 81043b4:	af00      	add	r7, sp, #0
 81043b6:	6078      	str	r0, [r7, #4]
 81043b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 81043ba:	687b      	ldr	r3, [r7, #4]
 81043bc:	6a1b      	ldr	r3, [r3, #32]
 81043be:	f023 0201 	bic.w	r2, r3, #1
 81043c2:	687b      	ldr	r3, [r7, #4]
 81043c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 81043c6:	687b      	ldr	r3, [r7, #4]
 81043c8:	6a1b      	ldr	r3, [r3, #32]
 81043ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 81043cc:	687b      	ldr	r3, [r7, #4]
 81043ce:	685b      	ldr	r3, [r3, #4]
 81043d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 81043d2:	687b      	ldr	r3, [r7, #4]
 81043d4:	699b      	ldr	r3, [r3, #24]
 81043d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 81043d8:	68fb      	ldr	r3, [r7, #12]
 81043da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 81043de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 81043e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 81043e4:	68fb      	ldr	r3, [r7, #12]
 81043e6:	f023 0303 	bic.w	r3, r3, #3
 81043ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 81043ec:	683b      	ldr	r3, [r7, #0]
 81043ee:	681b      	ldr	r3, [r3, #0]
 81043f0:	68fa      	ldr	r2, [r7, #12]
 81043f2:	4313      	orrs	r3, r2
 81043f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 81043f6:	697b      	ldr	r3, [r7, #20]
 81043f8:	f023 0302 	bic.w	r3, r3, #2
 81043fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 81043fe:	683b      	ldr	r3, [r7, #0]
 8104400:	689b      	ldr	r3, [r3, #8]
 8104402:	697a      	ldr	r2, [r7, #20]
 8104404:	4313      	orrs	r3, r2
 8104406:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8104408:	687b      	ldr	r3, [r7, #4]
 810440a:	4a2c      	ldr	r2, [pc, #176]	; (81044bc <TIM_OC1_SetConfig+0x10c>)
 810440c:	4293      	cmp	r3, r2
 810440e:	d00f      	beq.n	8104430 <TIM_OC1_SetConfig+0x80>
 8104410:	687b      	ldr	r3, [r7, #4]
 8104412:	4a2b      	ldr	r2, [pc, #172]	; (81044c0 <TIM_OC1_SetConfig+0x110>)
 8104414:	4293      	cmp	r3, r2
 8104416:	d00b      	beq.n	8104430 <TIM_OC1_SetConfig+0x80>
 8104418:	687b      	ldr	r3, [r7, #4]
 810441a:	4a2a      	ldr	r2, [pc, #168]	; (81044c4 <TIM_OC1_SetConfig+0x114>)
 810441c:	4293      	cmp	r3, r2
 810441e:	d007      	beq.n	8104430 <TIM_OC1_SetConfig+0x80>
 8104420:	687b      	ldr	r3, [r7, #4]
 8104422:	4a29      	ldr	r2, [pc, #164]	; (81044c8 <TIM_OC1_SetConfig+0x118>)
 8104424:	4293      	cmp	r3, r2
 8104426:	d003      	beq.n	8104430 <TIM_OC1_SetConfig+0x80>
 8104428:	687b      	ldr	r3, [r7, #4]
 810442a:	4a28      	ldr	r2, [pc, #160]	; (81044cc <TIM_OC1_SetConfig+0x11c>)
 810442c:	4293      	cmp	r3, r2
 810442e:	d10c      	bne.n	810444a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8104430:	697b      	ldr	r3, [r7, #20]
 8104432:	f023 0308 	bic.w	r3, r3, #8
 8104436:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8104438:	683b      	ldr	r3, [r7, #0]
 810443a:	68db      	ldr	r3, [r3, #12]
 810443c:	697a      	ldr	r2, [r7, #20]
 810443e:	4313      	orrs	r3, r2
 8104440:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8104442:	697b      	ldr	r3, [r7, #20]
 8104444:	f023 0304 	bic.w	r3, r3, #4
 8104448:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810444a:	687b      	ldr	r3, [r7, #4]
 810444c:	4a1b      	ldr	r2, [pc, #108]	; (81044bc <TIM_OC1_SetConfig+0x10c>)
 810444e:	4293      	cmp	r3, r2
 8104450:	d00f      	beq.n	8104472 <TIM_OC1_SetConfig+0xc2>
 8104452:	687b      	ldr	r3, [r7, #4]
 8104454:	4a1a      	ldr	r2, [pc, #104]	; (81044c0 <TIM_OC1_SetConfig+0x110>)
 8104456:	4293      	cmp	r3, r2
 8104458:	d00b      	beq.n	8104472 <TIM_OC1_SetConfig+0xc2>
 810445a:	687b      	ldr	r3, [r7, #4]
 810445c:	4a19      	ldr	r2, [pc, #100]	; (81044c4 <TIM_OC1_SetConfig+0x114>)
 810445e:	4293      	cmp	r3, r2
 8104460:	d007      	beq.n	8104472 <TIM_OC1_SetConfig+0xc2>
 8104462:	687b      	ldr	r3, [r7, #4]
 8104464:	4a18      	ldr	r2, [pc, #96]	; (81044c8 <TIM_OC1_SetConfig+0x118>)
 8104466:	4293      	cmp	r3, r2
 8104468:	d003      	beq.n	8104472 <TIM_OC1_SetConfig+0xc2>
 810446a:	687b      	ldr	r3, [r7, #4]
 810446c:	4a17      	ldr	r2, [pc, #92]	; (81044cc <TIM_OC1_SetConfig+0x11c>)
 810446e:	4293      	cmp	r3, r2
 8104470:	d111      	bne.n	8104496 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8104472:	693b      	ldr	r3, [r7, #16]
 8104474:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8104478:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 810447a:	693b      	ldr	r3, [r7, #16]
 810447c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8104480:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8104482:	683b      	ldr	r3, [r7, #0]
 8104484:	695b      	ldr	r3, [r3, #20]
 8104486:	693a      	ldr	r2, [r7, #16]
 8104488:	4313      	orrs	r3, r2
 810448a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 810448c:	683b      	ldr	r3, [r7, #0]
 810448e:	699b      	ldr	r3, [r3, #24]
 8104490:	693a      	ldr	r2, [r7, #16]
 8104492:	4313      	orrs	r3, r2
 8104494:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8104496:	687b      	ldr	r3, [r7, #4]
 8104498:	693a      	ldr	r2, [r7, #16]
 810449a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 810449c:	687b      	ldr	r3, [r7, #4]
 810449e:	68fa      	ldr	r2, [r7, #12]
 81044a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 81044a2:	683b      	ldr	r3, [r7, #0]
 81044a4:	685a      	ldr	r2, [r3, #4]
 81044a6:	687b      	ldr	r3, [r7, #4]
 81044a8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 81044aa:	687b      	ldr	r3, [r7, #4]
 81044ac:	697a      	ldr	r2, [r7, #20]
 81044ae:	621a      	str	r2, [r3, #32]
}
 81044b0:	bf00      	nop
 81044b2:	371c      	adds	r7, #28
 81044b4:	46bd      	mov	sp, r7
 81044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81044ba:	4770      	bx	lr
 81044bc:	40010000 	.word	0x40010000
 81044c0:	40010400 	.word	0x40010400
 81044c4:	40014000 	.word	0x40014000
 81044c8:	40014400 	.word	0x40014400
 81044cc:	40014800 	.word	0x40014800

081044d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 81044d0:	b480      	push	{r7}
 81044d2:	b087      	sub	sp, #28
 81044d4:	af00      	add	r7, sp, #0
 81044d6:	6078      	str	r0, [r7, #4]
 81044d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 81044da:	687b      	ldr	r3, [r7, #4]
 81044dc:	6a1b      	ldr	r3, [r3, #32]
 81044de:	f023 0210 	bic.w	r2, r3, #16
 81044e2:	687b      	ldr	r3, [r7, #4]
 81044e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 81044e6:	687b      	ldr	r3, [r7, #4]
 81044e8:	6a1b      	ldr	r3, [r3, #32]
 81044ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 81044ec:	687b      	ldr	r3, [r7, #4]
 81044ee:	685b      	ldr	r3, [r3, #4]
 81044f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 81044f2:	687b      	ldr	r3, [r7, #4]
 81044f4:	699b      	ldr	r3, [r3, #24]
 81044f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 81044f8:	68fb      	ldr	r3, [r7, #12]
 81044fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 81044fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8104502:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8104504:	68fb      	ldr	r3, [r7, #12]
 8104506:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810450a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 810450c:	683b      	ldr	r3, [r7, #0]
 810450e:	681b      	ldr	r3, [r3, #0]
 8104510:	021b      	lsls	r3, r3, #8
 8104512:	68fa      	ldr	r2, [r7, #12]
 8104514:	4313      	orrs	r3, r2
 8104516:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8104518:	697b      	ldr	r3, [r7, #20]
 810451a:	f023 0320 	bic.w	r3, r3, #32
 810451e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8104520:	683b      	ldr	r3, [r7, #0]
 8104522:	689b      	ldr	r3, [r3, #8]
 8104524:	011b      	lsls	r3, r3, #4
 8104526:	697a      	ldr	r2, [r7, #20]
 8104528:	4313      	orrs	r3, r2
 810452a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 810452c:	687b      	ldr	r3, [r7, #4]
 810452e:	4a28      	ldr	r2, [pc, #160]	; (81045d0 <TIM_OC2_SetConfig+0x100>)
 8104530:	4293      	cmp	r3, r2
 8104532:	d003      	beq.n	810453c <TIM_OC2_SetConfig+0x6c>
 8104534:	687b      	ldr	r3, [r7, #4]
 8104536:	4a27      	ldr	r2, [pc, #156]	; (81045d4 <TIM_OC2_SetConfig+0x104>)
 8104538:	4293      	cmp	r3, r2
 810453a:	d10d      	bne.n	8104558 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 810453c:	697b      	ldr	r3, [r7, #20]
 810453e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8104542:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8104544:	683b      	ldr	r3, [r7, #0]
 8104546:	68db      	ldr	r3, [r3, #12]
 8104548:	011b      	lsls	r3, r3, #4
 810454a:	697a      	ldr	r2, [r7, #20]
 810454c:	4313      	orrs	r3, r2
 810454e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8104550:	697b      	ldr	r3, [r7, #20]
 8104552:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8104556:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8104558:	687b      	ldr	r3, [r7, #4]
 810455a:	4a1d      	ldr	r2, [pc, #116]	; (81045d0 <TIM_OC2_SetConfig+0x100>)
 810455c:	4293      	cmp	r3, r2
 810455e:	d00f      	beq.n	8104580 <TIM_OC2_SetConfig+0xb0>
 8104560:	687b      	ldr	r3, [r7, #4]
 8104562:	4a1c      	ldr	r2, [pc, #112]	; (81045d4 <TIM_OC2_SetConfig+0x104>)
 8104564:	4293      	cmp	r3, r2
 8104566:	d00b      	beq.n	8104580 <TIM_OC2_SetConfig+0xb0>
 8104568:	687b      	ldr	r3, [r7, #4]
 810456a:	4a1b      	ldr	r2, [pc, #108]	; (81045d8 <TIM_OC2_SetConfig+0x108>)
 810456c:	4293      	cmp	r3, r2
 810456e:	d007      	beq.n	8104580 <TIM_OC2_SetConfig+0xb0>
 8104570:	687b      	ldr	r3, [r7, #4]
 8104572:	4a1a      	ldr	r2, [pc, #104]	; (81045dc <TIM_OC2_SetConfig+0x10c>)
 8104574:	4293      	cmp	r3, r2
 8104576:	d003      	beq.n	8104580 <TIM_OC2_SetConfig+0xb0>
 8104578:	687b      	ldr	r3, [r7, #4]
 810457a:	4a19      	ldr	r2, [pc, #100]	; (81045e0 <TIM_OC2_SetConfig+0x110>)
 810457c:	4293      	cmp	r3, r2
 810457e:	d113      	bne.n	81045a8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8104580:	693b      	ldr	r3, [r7, #16]
 8104582:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8104586:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8104588:	693b      	ldr	r3, [r7, #16]
 810458a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 810458e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8104590:	683b      	ldr	r3, [r7, #0]
 8104592:	695b      	ldr	r3, [r3, #20]
 8104594:	009b      	lsls	r3, r3, #2
 8104596:	693a      	ldr	r2, [r7, #16]
 8104598:	4313      	orrs	r3, r2
 810459a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 810459c:	683b      	ldr	r3, [r7, #0]
 810459e:	699b      	ldr	r3, [r3, #24]
 81045a0:	009b      	lsls	r3, r3, #2
 81045a2:	693a      	ldr	r2, [r7, #16]
 81045a4:	4313      	orrs	r3, r2
 81045a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 81045a8:	687b      	ldr	r3, [r7, #4]
 81045aa:	693a      	ldr	r2, [r7, #16]
 81045ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 81045ae:	687b      	ldr	r3, [r7, #4]
 81045b0:	68fa      	ldr	r2, [r7, #12]
 81045b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 81045b4:	683b      	ldr	r3, [r7, #0]
 81045b6:	685a      	ldr	r2, [r3, #4]
 81045b8:	687b      	ldr	r3, [r7, #4]
 81045ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 81045bc:	687b      	ldr	r3, [r7, #4]
 81045be:	697a      	ldr	r2, [r7, #20]
 81045c0:	621a      	str	r2, [r3, #32]
}
 81045c2:	bf00      	nop
 81045c4:	371c      	adds	r7, #28
 81045c6:	46bd      	mov	sp, r7
 81045c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81045cc:	4770      	bx	lr
 81045ce:	bf00      	nop
 81045d0:	40010000 	.word	0x40010000
 81045d4:	40010400 	.word	0x40010400
 81045d8:	40014000 	.word	0x40014000
 81045dc:	40014400 	.word	0x40014400
 81045e0:	40014800 	.word	0x40014800

081045e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 81045e4:	b480      	push	{r7}
 81045e6:	b087      	sub	sp, #28
 81045e8:	af00      	add	r7, sp, #0
 81045ea:	6078      	str	r0, [r7, #4]
 81045ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 81045ee:	687b      	ldr	r3, [r7, #4]
 81045f0:	6a1b      	ldr	r3, [r3, #32]
 81045f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 81045f6:	687b      	ldr	r3, [r7, #4]
 81045f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 81045fa:	687b      	ldr	r3, [r7, #4]
 81045fc:	6a1b      	ldr	r3, [r3, #32]
 81045fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8104600:	687b      	ldr	r3, [r7, #4]
 8104602:	685b      	ldr	r3, [r3, #4]
 8104604:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8104606:	687b      	ldr	r3, [r7, #4]
 8104608:	69db      	ldr	r3, [r3, #28]
 810460a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 810460c:	68fb      	ldr	r3, [r7, #12]
 810460e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8104612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8104616:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8104618:	68fb      	ldr	r3, [r7, #12]
 810461a:	f023 0303 	bic.w	r3, r3, #3
 810461e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8104620:	683b      	ldr	r3, [r7, #0]
 8104622:	681b      	ldr	r3, [r3, #0]
 8104624:	68fa      	ldr	r2, [r7, #12]
 8104626:	4313      	orrs	r3, r2
 8104628:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 810462a:	697b      	ldr	r3, [r7, #20]
 810462c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8104630:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8104632:	683b      	ldr	r3, [r7, #0]
 8104634:	689b      	ldr	r3, [r3, #8]
 8104636:	021b      	lsls	r3, r3, #8
 8104638:	697a      	ldr	r2, [r7, #20]
 810463a:	4313      	orrs	r3, r2
 810463c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 810463e:	687b      	ldr	r3, [r7, #4]
 8104640:	4a27      	ldr	r2, [pc, #156]	; (81046e0 <TIM_OC3_SetConfig+0xfc>)
 8104642:	4293      	cmp	r3, r2
 8104644:	d003      	beq.n	810464e <TIM_OC3_SetConfig+0x6a>
 8104646:	687b      	ldr	r3, [r7, #4]
 8104648:	4a26      	ldr	r2, [pc, #152]	; (81046e4 <TIM_OC3_SetConfig+0x100>)
 810464a:	4293      	cmp	r3, r2
 810464c:	d10d      	bne.n	810466a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 810464e:	697b      	ldr	r3, [r7, #20]
 8104650:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8104654:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8104656:	683b      	ldr	r3, [r7, #0]
 8104658:	68db      	ldr	r3, [r3, #12]
 810465a:	021b      	lsls	r3, r3, #8
 810465c:	697a      	ldr	r2, [r7, #20]
 810465e:	4313      	orrs	r3, r2
 8104660:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8104662:	697b      	ldr	r3, [r7, #20]
 8104664:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8104668:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810466a:	687b      	ldr	r3, [r7, #4]
 810466c:	4a1c      	ldr	r2, [pc, #112]	; (81046e0 <TIM_OC3_SetConfig+0xfc>)
 810466e:	4293      	cmp	r3, r2
 8104670:	d00f      	beq.n	8104692 <TIM_OC3_SetConfig+0xae>
 8104672:	687b      	ldr	r3, [r7, #4]
 8104674:	4a1b      	ldr	r2, [pc, #108]	; (81046e4 <TIM_OC3_SetConfig+0x100>)
 8104676:	4293      	cmp	r3, r2
 8104678:	d00b      	beq.n	8104692 <TIM_OC3_SetConfig+0xae>
 810467a:	687b      	ldr	r3, [r7, #4]
 810467c:	4a1a      	ldr	r2, [pc, #104]	; (81046e8 <TIM_OC3_SetConfig+0x104>)
 810467e:	4293      	cmp	r3, r2
 8104680:	d007      	beq.n	8104692 <TIM_OC3_SetConfig+0xae>
 8104682:	687b      	ldr	r3, [r7, #4]
 8104684:	4a19      	ldr	r2, [pc, #100]	; (81046ec <TIM_OC3_SetConfig+0x108>)
 8104686:	4293      	cmp	r3, r2
 8104688:	d003      	beq.n	8104692 <TIM_OC3_SetConfig+0xae>
 810468a:	687b      	ldr	r3, [r7, #4]
 810468c:	4a18      	ldr	r2, [pc, #96]	; (81046f0 <TIM_OC3_SetConfig+0x10c>)
 810468e:	4293      	cmp	r3, r2
 8104690:	d113      	bne.n	81046ba <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8104692:	693b      	ldr	r3, [r7, #16]
 8104694:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8104698:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 810469a:	693b      	ldr	r3, [r7, #16]
 810469c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 81046a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 81046a2:	683b      	ldr	r3, [r7, #0]
 81046a4:	695b      	ldr	r3, [r3, #20]
 81046a6:	011b      	lsls	r3, r3, #4
 81046a8:	693a      	ldr	r2, [r7, #16]
 81046aa:	4313      	orrs	r3, r2
 81046ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 81046ae:	683b      	ldr	r3, [r7, #0]
 81046b0:	699b      	ldr	r3, [r3, #24]
 81046b2:	011b      	lsls	r3, r3, #4
 81046b4:	693a      	ldr	r2, [r7, #16]
 81046b6:	4313      	orrs	r3, r2
 81046b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 81046ba:	687b      	ldr	r3, [r7, #4]
 81046bc:	693a      	ldr	r2, [r7, #16]
 81046be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 81046c0:	687b      	ldr	r3, [r7, #4]
 81046c2:	68fa      	ldr	r2, [r7, #12]
 81046c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 81046c6:	683b      	ldr	r3, [r7, #0]
 81046c8:	685a      	ldr	r2, [r3, #4]
 81046ca:	687b      	ldr	r3, [r7, #4]
 81046cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 81046ce:	687b      	ldr	r3, [r7, #4]
 81046d0:	697a      	ldr	r2, [r7, #20]
 81046d2:	621a      	str	r2, [r3, #32]
}
 81046d4:	bf00      	nop
 81046d6:	371c      	adds	r7, #28
 81046d8:	46bd      	mov	sp, r7
 81046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 81046de:	4770      	bx	lr
 81046e0:	40010000 	.word	0x40010000
 81046e4:	40010400 	.word	0x40010400
 81046e8:	40014000 	.word	0x40014000
 81046ec:	40014400 	.word	0x40014400
 81046f0:	40014800 	.word	0x40014800

081046f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 81046f4:	b480      	push	{r7}
 81046f6:	b087      	sub	sp, #28
 81046f8:	af00      	add	r7, sp, #0
 81046fa:	6078      	str	r0, [r7, #4]
 81046fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 81046fe:	687b      	ldr	r3, [r7, #4]
 8104700:	6a1b      	ldr	r3, [r3, #32]
 8104702:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8104706:	687b      	ldr	r3, [r7, #4]
 8104708:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810470a:	687b      	ldr	r3, [r7, #4]
 810470c:	6a1b      	ldr	r3, [r3, #32]
 810470e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8104710:	687b      	ldr	r3, [r7, #4]
 8104712:	685b      	ldr	r3, [r3, #4]
 8104714:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8104716:	687b      	ldr	r3, [r7, #4]
 8104718:	69db      	ldr	r3, [r3, #28]
 810471a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 810471c:	68fb      	ldr	r3, [r7, #12]
 810471e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8104722:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8104726:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8104728:	68fb      	ldr	r3, [r7, #12]
 810472a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810472e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8104730:	683b      	ldr	r3, [r7, #0]
 8104732:	681b      	ldr	r3, [r3, #0]
 8104734:	021b      	lsls	r3, r3, #8
 8104736:	68fa      	ldr	r2, [r7, #12]
 8104738:	4313      	orrs	r3, r2
 810473a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 810473c:	693b      	ldr	r3, [r7, #16]
 810473e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8104742:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8104744:	683b      	ldr	r3, [r7, #0]
 8104746:	689b      	ldr	r3, [r3, #8]
 8104748:	031b      	lsls	r3, r3, #12
 810474a:	693a      	ldr	r2, [r7, #16]
 810474c:	4313      	orrs	r3, r2
 810474e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8104750:	687b      	ldr	r3, [r7, #4]
 8104752:	4a18      	ldr	r2, [pc, #96]	; (81047b4 <TIM_OC4_SetConfig+0xc0>)
 8104754:	4293      	cmp	r3, r2
 8104756:	d00f      	beq.n	8104778 <TIM_OC4_SetConfig+0x84>
 8104758:	687b      	ldr	r3, [r7, #4]
 810475a:	4a17      	ldr	r2, [pc, #92]	; (81047b8 <TIM_OC4_SetConfig+0xc4>)
 810475c:	4293      	cmp	r3, r2
 810475e:	d00b      	beq.n	8104778 <TIM_OC4_SetConfig+0x84>
 8104760:	687b      	ldr	r3, [r7, #4]
 8104762:	4a16      	ldr	r2, [pc, #88]	; (81047bc <TIM_OC4_SetConfig+0xc8>)
 8104764:	4293      	cmp	r3, r2
 8104766:	d007      	beq.n	8104778 <TIM_OC4_SetConfig+0x84>
 8104768:	687b      	ldr	r3, [r7, #4]
 810476a:	4a15      	ldr	r2, [pc, #84]	; (81047c0 <TIM_OC4_SetConfig+0xcc>)
 810476c:	4293      	cmp	r3, r2
 810476e:	d003      	beq.n	8104778 <TIM_OC4_SetConfig+0x84>
 8104770:	687b      	ldr	r3, [r7, #4]
 8104772:	4a14      	ldr	r2, [pc, #80]	; (81047c4 <TIM_OC4_SetConfig+0xd0>)
 8104774:	4293      	cmp	r3, r2
 8104776:	d109      	bne.n	810478c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8104778:	697b      	ldr	r3, [r7, #20]
 810477a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 810477e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8104780:	683b      	ldr	r3, [r7, #0]
 8104782:	695b      	ldr	r3, [r3, #20]
 8104784:	019b      	lsls	r3, r3, #6
 8104786:	697a      	ldr	r2, [r7, #20]
 8104788:	4313      	orrs	r3, r2
 810478a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810478c:	687b      	ldr	r3, [r7, #4]
 810478e:	697a      	ldr	r2, [r7, #20]
 8104790:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8104792:	687b      	ldr	r3, [r7, #4]
 8104794:	68fa      	ldr	r2, [r7, #12]
 8104796:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8104798:	683b      	ldr	r3, [r7, #0]
 810479a:	685a      	ldr	r2, [r3, #4]
 810479c:	687b      	ldr	r3, [r7, #4]
 810479e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 81047a0:	687b      	ldr	r3, [r7, #4]
 81047a2:	693a      	ldr	r2, [r7, #16]
 81047a4:	621a      	str	r2, [r3, #32]
}
 81047a6:	bf00      	nop
 81047a8:	371c      	adds	r7, #28
 81047aa:	46bd      	mov	sp, r7
 81047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 81047b0:	4770      	bx	lr
 81047b2:	bf00      	nop
 81047b4:	40010000 	.word	0x40010000
 81047b8:	40010400 	.word	0x40010400
 81047bc:	40014000 	.word	0x40014000
 81047c0:	40014400 	.word	0x40014400
 81047c4:	40014800 	.word	0x40014800

081047c8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 81047c8:	b480      	push	{r7}
 81047ca:	b087      	sub	sp, #28
 81047cc:	af00      	add	r7, sp, #0
 81047ce:	6078      	str	r0, [r7, #4]
 81047d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 81047d2:	687b      	ldr	r3, [r7, #4]
 81047d4:	6a1b      	ldr	r3, [r3, #32]
 81047d6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 81047da:	687b      	ldr	r3, [r7, #4]
 81047dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 81047de:	687b      	ldr	r3, [r7, #4]
 81047e0:	6a1b      	ldr	r3, [r3, #32]
 81047e2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 81047e4:	687b      	ldr	r3, [r7, #4]
 81047e6:	685b      	ldr	r3, [r3, #4]
 81047e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 81047ea:	687b      	ldr	r3, [r7, #4]
 81047ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81047ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 81047f0:	68fb      	ldr	r3, [r7, #12]
 81047f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 81047f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 81047fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 81047fc:	683b      	ldr	r3, [r7, #0]
 81047fe:	681b      	ldr	r3, [r3, #0]
 8104800:	68fa      	ldr	r2, [r7, #12]
 8104802:	4313      	orrs	r3, r2
 8104804:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8104806:	693b      	ldr	r3, [r7, #16]
 8104808:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 810480c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 810480e:	683b      	ldr	r3, [r7, #0]
 8104810:	689b      	ldr	r3, [r3, #8]
 8104812:	041b      	lsls	r3, r3, #16
 8104814:	693a      	ldr	r2, [r7, #16]
 8104816:	4313      	orrs	r3, r2
 8104818:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810481a:	687b      	ldr	r3, [r7, #4]
 810481c:	4a17      	ldr	r2, [pc, #92]	; (810487c <TIM_OC5_SetConfig+0xb4>)
 810481e:	4293      	cmp	r3, r2
 8104820:	d00f      	beq.n	8104842 <TIM_OC5_SetConfig+0x7a>
 8104822:	687b      	ldr	r3, [r7, #4]
 8104824:	4a16      	ldr	r2, [pc, #88]	; (8104880 <TIM_OC5_SetConfig+0xb8>)
 8104826:	4293      	cmp	r3, r2
 8104828:	d00b      	beq.n	8104842 <TIM_OC5_SetConfig+0x7a>
 810482a:	687b      	ldr	r3, [r7, #4]
 810482c:	4a15      	ldr	r2, [pc, #84]	; (8104884 <TIM_OC5_SetConfig+0xbc>)
 810482e:	4293      	cmp	r3, r2
 8104830:	d007      	beq.n	8104842 <TIM_OC5_SetConfig+0x7a>
 8104832:	687b      	ldr	r3, [r7, #4]
 8104834:	4a14      	ldr	r2, [pc, #80]	; (8104888 <TIM_OC5_SetConfig+0xc0>)
 8104836:	4293      	cmp	r3, r2
 8104838:	d003      	beq.n	8104842 <TIM_OC5_SetConfig+0x7a>
 810483a:	687b      	ldr	r3, [r7, #4]
 810483c:	4a13      	ldr	r2, [pc, #76]	; (810488c <TIM_OC5_SetConfig+0xc4>)
 810483e:	4293      	cmp	r3, r2
 8104840:	d109      	bne.n	8104856 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8104842:	697b      	ldr	r3, [r7, #20]
 8104844:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8104848:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 810484a:	683b      	ldr	r3, [r7, #0]
 810484c:	695b      	ldr	r3, [r3, #20]
 810484e:	021b      	lsls	r3, r3, #8
 8104850:	697a      	ldr	r2, [r7, #20]
 8104852:	4313      	orrs	r3, r2
 8104854:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8104856:	687b      	ldr	r3, [r7, #4]
 8104858:	697a      	ldr	r2, [r7, #20]
 810485a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 810485c:	687b      	ldr	r3, [r7, #4]
 810485e:	68fa      	ldr	r2, [r7, #12]
 8104860:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8104862:	683b      	ldr	r3, [r7, #0]
 8104864:	685a      	ldr	r2, [r3, #4]
 8104866:	687b      	ldr	r3, [r7, #4]
 8104868:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810486a:	687b      	ldr	r3, [r7, #4]
 810486c:	693a      	ldr	r2, [r7, #16]
 810486e:	621a      	str	r2, [r3, #32]
}
 8104870:	bf00      	nop
 8104872:	371c      	adds	r7, #28
 8104874:	46bd      	mov	sp, r7
 8104876:	f85d 7b04 	ldr.w	r7, [sp], #4
 810487a:	4770      	bx	lr
 810487c:	40010000 	.word	0x40010000
 8104880:	40010400 	.word	0x40010400
 8104884:	40014000 	.word	0x40014000
 8104888:	40014400 	.word	0x40014400
 810488c:	40014800 	.word	0x40014800

08104890 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8104890:	b480      	push	{r7}
 8104892:	b087      	sub	sp, #28
 8104894:	af00      	add	r7, sp, #0
 8104896:	6078      	str	r0, [r7, #4]
 8104898:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 810489a:	687b      	ldr	r3, [r7, #4]
 810489c:	6a1b      	ldr	r3, [r3, #32]
 810489e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 81048a2:	687b      	ldr	r3, [r7, #4]
 81048a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 81048a6:	687b      	ldr	r3, [r7, #4]
 81048a8:	6a1b      	ldr	r3, [r3, #32]
 81048aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 81048ac:	687b      	ldr	r3, [r7, #4]
 81048ae:	685b      	ldr	r3, [r3, #4]
 81048b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 81048b2:	687b      	ldr	r3, [r7, #4]
 81048b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81048b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 81048b8:	68fb      	ldr	r3, [r7, #12]
 81048ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 81048be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 81048c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 81048c4:	683b      	ldr	r3, [r7, #0]
 81048c6:	681b      	ldr	r3, [r3, #0]
 81048c8:	021b      	lsls	r3, r3, #8
 81048ca:	68fa      	ldr	r2, [r7, #12]
 81048cc:	4313      	orrs	r3, r2
 81048ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 81048d0:	693b      	ldr	r3, [r7, #16]
 81048d2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 81048d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 81048d8:	683b      	ldr	r3, [r7, #0]
 81048da:	689b      	ldr	r3, [r3, #8]
 81048dc:	051b      	lsls	r3, r3, #20
 81048de:	693a      	ldr	r2, [r7, #16]
 81048e0:	4313      	orrs	r3, r2
 81048e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81048e4:	687b      	ldr	r3, [r7, #4]
 81048e6:	4a18      	ldr	r2, [pc, #96]	; (8104948 <TIM_OC6_SetConfig+0xb8>)
 81048e8:	4293      	cmp	r3, r2
 81048ea:	d00f      	beq.n	810490c <TIM_OC6_SetConfig+0x7c>
 81048ec:	687b      	ldr	r3, [r7, #4]
 81048ee:	4a17      	ldr	r2, [pc, #92]	; (810494c <TIM_OC6_SetConfig+0xbc>)
 81048f0:	4293      	cmp	r3, r2
 81048f2:	d00b      	beq.n	810490c <TIM_OC6_SetConfig+0x7c>
 81048f4:	687b      	ldr	r3, [r7, #4]
 81048f6:	4a16      	ldr	r2, [pc, #88]	; (8104950 <TIM_OC6_SetConfig+0xc0>)
 81048f8:	4293      	cmp	r3, r2
 81048fa:	d007      	beq.n	810490c <TIM_OC6_SetConfig+0x7c>
 81048fc:	687b      	ldr	r3, [r7, #4]
 81048fe:	4a15      	ldr	r2, [pc, #84]	; (8104954 <TIM_OC6_SetConfig+0xc4>)
 8104900:	4293      	cmp	r3, r2
 8104902:	d003      	beq.n	810490c <TIM_OC6_SetConfig+0x7c>
 8104904:	687b      	ldr	r3, [r7, #4]
 8104906:	4a14      	ldr	r2, [pc, #80]	; (8104958 <TIM_OC6_SetConfig+0xc8>)
 8104908:	4293      	cmp	r3, r2
 810490a:	d109      	bne.n	8104920 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 810490c:	697b      	ldr	r3, [r7, #20]
 810490e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8104912:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8104914:	683b      	ldr	r3, [r7, #0]
 8104916:	695b      	ldr	r3, [r3, #20]
 8104918:	029b      	lsls	r3, r3, #10
 810491a:	697a      	ldr	r2, [r7, #20]
 810491c:	4313      	orrs	r3, r2
 810491e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8104920:	687b      	ldr	r3, [r7, #4]
 8104922:	697a      	ldr	r2, [r7, #20]
 8104924:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8104926:	687b      	ldr	r3, [r7, #4]
 8104928:	68fa      	ldr	r2, [r7, #12]
 810492a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 810492c:	683b      	ldr	r3, [r7, #0]
 810492e:	685a      	ldr	r2, [r3, #4]
 8104930:	687b      	ldr	r3, [r7, #4]
 8104932:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8104934:	687b      	ldr	r3, [r7, #4]
 8104936:	693a      	ldr	r2, [r7, #16]
 8104938:	621a      	str	r2, [r3, #32]
}
 810493a:	bf00      	nop
 810493c:	371c      	adds	r7, #28
 810493e:	46bd      	mov	sp, r7
 8104940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104944:	4770      	bx	lr
 8104946:	bf00      	nop
 8104948:	40010000 	.word	0x40010000
 810494c:	40010400 	.word	0x40010400
 8104950:	40014000 	.word	0x40014000
 8104954:	40014400 	.word	0x40014400
 8104958:	40014800 	.word	0x40014800

0810495c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 810495c:	b480      	push	{r7}
 810495e:	b087      	sub	sp, #28
 8104960:	af00      	add	r7, sp, #0
 8104962:	60f8      	str	r0, [r7, #12]
 8104964:	60b9      	str	r1, [r7, #8]
 8104966:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8104968:	68fb      	ldr	r3, [r7, #12]
 810496a:	6a1b      	ldr	r3, [r3, #32]
 810496c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 810496e:	68fb      	ldr	r3, [r7, #12]
 8104970:	6a1b      	ldr	r3, [r3, #32]
 8104972:	f023 0201 	bic.w	r2, r3, #1
 8104976:	68fb      	ldr	r3, [r7, #12]
 8104978:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 810497a:	68fb      	ldr	r3, [r7, #12]
 810497c:	699b      	ldr	r3, [r3, #24]
 810497e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8104980:	693b      	ldr	r3, [r7, #16]
 8104982:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8104986:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8104988:	687b      	ldr	r3, [r7, #4]
 810498a:	011b      	lsls	r3, r3, #4
 810498c:	693a      	ldr	r2, [r7, #16]
 810498e:	4313      	orrs	r3, r2
 8104990:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8104992:	697b      	ldr	r3, [r7, #20]
 8104994:	f023 030a 	bic.w	r3, r3, #10
 8104998:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 810499a:	697a      	ldr	r2, [r7, #20]
 810499c:	68bb      	ldr	r3, [r7, #8]
 810499e:	4313      	orrs	r3, r2
 81049a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 81049a2:	68fb      	ldr	r3, [r7, #12]
 81049a4:	693a      	ldr	r2, [r7, #16]
 81049a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 81049a8:	68fb      	ldr	r3, [r7, #12]
 81049aa:	697a      	ldr	r2, [r7, #20]
 81049ac:	621a      	str	r2, [r3, #32]
}
 81049ae:	bf00      	nop
 81049b0:	371c      	adds	r7, #28
 81049b2:	46bd      	mov	sp, r7
 81049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81049b8:	4770      	bx	lr

081049ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 81049ba:	b480      	push	{r7}
 81049bc:	b087      	sub	sp, #28
 81049be:	af00      	add	r7, sp, #0
 81049c0:	60f8      	str	r0, [r7, #12]
 81049c2:	60b9      	str	r1, [r7, #8]
 81049c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 81049c6:	68fb      	ldr	r3, [r7, #12]
 81049c8:	6a1b      	ldr	r3, [r3, #32]
 81049ca:	f023 0210 	bic.w	r2, r3, #16
 81049ce:	68fb      	ldr	r3, [r7, #12]
 81049d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 81049d2:	68fb      	ldr	r3, [r7, #12]
 81049d4:	699b      	ldr	r3, [r3, #24]
 81049d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 81049d8:	68fb      	ldr	r3, [r7, #12]
 81049da:	6a1b      	ldr	r3, [r3, #32]
 81049dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 81049de:	697b      	ldr	r3, [r7, #20]
 81049e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 81049e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 81049e6:	687b      	ldr	r3, [r7, #4]
 81049e8:	031b      	lsls	r3, r3, #12
 81049ea:	697a      	ldr	r2, [r7, #20]
 81049ec:	4313      	orrs	r3, r2
 81049ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 81049f0:	693b      	ldr	r3, [r7, #16]
 81049f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 81049f6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 81049f8:	68bb      	ldr	r3, [r7, #8]
 81049fa:	011b      	lsls	r3, r3, #4
 81049fc:	693a      	ldr	r2, [r7, #16]
 81049fe:	4313      	orrs	r3, r2
 8104a00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8104a02:	68fb      	ldr	r3, [r7, #12]
 8104a04:	697a      	ldr	r2, [r7, #20]
 8104a06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8104a08:	68fb      	ldr	r3, [r7, #12]
 8104a0a:	693a      	ldr	r2, [r7, #16]
 8104a0c:	621a      	str	r2, [r3, #32]
}
 8104a0e:	bf00      	nop
 8104a10:	371c      	adds	r7, #28
 8104a12:	46bd      	mov	sp, r7
 8104a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104a18:	4770      	bx	lr

08104a1a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8104a1a:	b480      	push	{r7}
 8104a1c:	b085      	sub	sp, #20
 8104a1e:	af00      	add	r7, sp, #0
 8104a20:	6078      	str	r0, [r7, #4]
 8104a22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8104a24:	687b      	ldr	r3, [r7, #4]
 8104a26:	689b      	ldr	r3, [r3, #8]
 8104a28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8104a2a:	68fb      	ldr	r3, [r7, #12]
 8104a2c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8104a30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8104a34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8104a36:	683a      	ldr	r2, [r7, #0]
 8104a38:	68fb      	ldr	r3, [r7, #12]
 8104a3a:	4313      	orrs	r3, r2
 8104a3c:	f043 0307 	orr.w	r3, r3, #7
 8104a40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8104a42:	687b      	ldr	r3, [r7, #4]
 8104a44:	68fa      	ldr	r2, [r7, #12]
 8104a46:	609a      	str	r2, [r3, #8]
}
 8104a48:	bf00      	nop
 8104a4a:	3714      	adds	r7, #20
 8104a4c:	46bd      	mov	sp, r7
 8104a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104a52:	4770      	bx	lr

08104a54 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8104a54:	b480      	push	{r7}
 8104a56:	b087      	sub	sp, #28
 8104a58:	af00      	add	r7, sp, #0
 8104a5a:	60f8      	str	r0, [r7, #12]
 8104a5c:	60b9      	str	r1, [r7, #8]
 8104a5e:	607a      	str	r2, [r7, #4]
 8104a60:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8104a62:	68fb      	ldr	r3, [r7, #12]
 8104a64:	689b      	ldr	r3, [r3, #8]
 8104a66:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8104a68:	697b      	ldr	r3, [r7, #20]
 8104a6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8104a6e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8104a70:	683b      	ldr	r3, [r7, #0]
 8104a72:	021a      	lsls	r2, r3, #8
 8104a74:	687b      	ldr	r3, [r7, #4]
 8104a76:	431a      	orrs	r2, r3
 8104a78:	68bb      	ldr	r3, [r7, #8]
 8104a7a:	4313      	orrs	r3, r2
 8104a7c:	697a      	ldr	r2, [r7, #20]
 8104a7e:	4313      	orrs	r3, r2
 8104a80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8104a82:	68fb      	ldr	r3, [r7, #12]
 8104a84:	697a      	ldr	r2, [r7, #20]
 8104a86:	609a      	str	r2, [r3, #8]
}
 8104a88:	bf00      	nop
 8104a8a:	371c      	adds	r7, #28
 8104a8c:	46bd      	mov	sp, r7
 8104a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104a92:	4770      	bx	lr

08104a94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8104a94:	b480      	push	{r7}
 8104a96:	b087      	sub	sp, #28
 8104a98:	af00      	add	r7, sp, #0
 8104a9a:	60f8      	str	r0, [r7, #12]
 8104a9c:	60b9      	str	r1, [r7, #8]
 8104a9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8104aa0:	68bb      	ldr	r3, [r7, #8]
 8104aa2:	f003 031f 	and.w	r3, r3, #31
 8104aa6:	2201      	movs	r2, #1
 8104aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8104aac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8104aae:	68fb      	ldr	r3, [r7, #12]
 8104ab0:	6a1a      	ldr	r2, [r3, #32]
 8104ab2:	697b      	ldr	r3, [r7, #20]
 8104ab4:	43db      	mvns	r3, r3
 8104ab6:	401a      	ands	r2, r3
 8104ab8:	68fb      	ldr	r3, [r7, #12]
 8104aba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8104abc:	68fb      	ldr	r3, [r7, #12]
 8104abe:	6a1a      	ldr	r2, [r3, #32]
 8104ac0:	68bb      	ldr	r3, [r7, #8]
 8104ac2:	f003 031f 	and.w	r3, r3, #31
 8104ac6:	6879      	ldr	r1, [r7, #4]
 8104ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8104acc:	431a      	orrs	r2, r3
 8104ace:	68fb      	ldr	r3, [r7, #12]
 8104ad0:	621a      	str	r2, [r3, #32]
}
 8104ad2:	bf00      	nop
 8104ad4:	371c      	adds	r7, #28
 8104ad6:	46bd      	mov	sp, r7
 8104ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104adc:	4770      	bx	lr
	...

08104ae0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8104ae0:	b480      	push	{r7}
 8104ae2:	b085      	sub	sp, #20
 8104ae4:	af00      	add	r7, sp, #0
 8104ae6:	6078      	str	r0, [r7, #4]
 8104ae8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8104aea:	687b      	ldr	r3, [r7, #4]
 8104aec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8104af0:	2b01      	cmp	r3, #1
 8104af2:	d101      	bne.n	8104af8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8104af4:	2302      	movs	r3, #2
 8104af6:	e06d      	b.n	8104bd4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8104af8:	687b      	ldr	r3, [r7, #4]
 8104afa:	2201      	movs	r2, #1
 8104afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8104b00:	687b      	ldr	r3, [r7, #4]
 8104b02:	2202      	movs	r2, #2
 8104b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8104b08:	687b      	ldr	r3, [r7, #4]
 8104b0a:	681b      	ldr	r3, [r3, #0]
 8104b0c:	685b      	ldr	r3, [r3, #4]
 8104b0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8104b10:	687b      	ldr	r3, [r7, #4]
 8104b12:	681b      	ldr	r3, [r3, #0]
 8104b14:	689b      	ldr	r3, [r3, #8]
 8104b16:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8104b18:	687b      	ldr	r3, [r7, #4]
 8104b1a:	681b      	ldr	r3, [r3, #0]
 8104b1c:	4a30      	ldr	r2, [pc, #192]	; (8104be0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8104b1e:	4293      	cmp	r3, r2
 8104b20:	d004      	beq.n	8104b2c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8104b22:	687b      	ldr	r3, [r7, #4]
 8104b24:	681b      	ldr	r3, [r3, #0]
 8104b26:	4a2f      	ldr	r2, [pc, #188]	; (8104be4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8104b28:	4293      	cmp	r3, r2
 8104b2a:	d108      	bne.n	8104b3e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8104b2c:	68fb      	ldr	r3, [r7, #12]
 8104b2e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8104b32:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8104b34:	683b      	ldr	r3, [r7, #0]
 8104b36:	685b      	ldr	r3, [r3, #4]
 8104b38:	68fa      	ldr	r2, [r7, #12]
 8104b3a:	4313      	orrs	r3, r2
 8104b3c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8104b3e:	68fb      	ldr	r3, [r7, #12]
 8104b40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8104b44:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8104b46:	683b      	ldr	r3, [r7, #0]
 8104b48:	681b      	ldr	r3, [r3, #0]
 8104b4a:	68fa      	ldr	r2, [r7, #12]
 8104b4c:	4313      	orrs	r3, r2
 8104b4e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8104b50:	687b      	ldr	r3, [r7, #4]
 8104b52:	681b      	ldr	r3, [r3, #0]
 8104b54:	68fa      	ldr	r2, [r7, #12]
 8104b56:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8104b58:	687b      	ldr	r3, [r7, #4]
 8104b5a:	681b      	ldr	r3, [r3, #0]
 8104b5c:	4a20      	ldr	r2, [pc, #128]	; (8104be0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8104b5e:	4293      	cmp	r3, r2
 8104b60:	d022      	beq.n	8104ba8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8104b62:	687b      	ldr	r3, [r7, #4]
 8104b64:	681b      	ldr	r3, [r3, #0]
 8104b66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104b6a:	d01d      	beq.n	8104ba8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8104b6c:	687b      	ldr	r3, [r7, #4]
 8104b6e:	681b      	ldr	r3, [r3, #0]
 8104b70:	4a1d      	ldr	r2, [pc, #116]	; (8104be8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8104b72:	4293      	cmp	r3, r2
 8104b74:	d018      	beq.n	8104ba8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8104b76:	687b      	ldr	r3, [r7, #4]
 8104b78:	681b      	ldr	r3, [r3, #0]
 8104b7a:	4a1c      	ldr	r2, [pc, #112]	; (8104bec <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8104b7c:	4293      	cmp	r3, r2
 8104b7e:	d013      	beq.n	8104ba8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8104b80:	687b      	ldr	r3, [r7, #4]
 8104b82:	681b      	ldr	r3, [r3, #0]
 8104b84:	4a1a      	ldr	r2, [pc, #104]	; (8104bf0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8104b86:	4293      	cmp	r3, r2
 8104b88:	d00e      	beq.n	8104ba8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8104b8a:	687b      	ldr	r3, [r7, #4]
 8104b8c:	681b      	ldr	r3, [r3, #0]
 8104b8e:	4a15      	ldr	r2, [pc, #84]	; (8104be4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8104b90:	4293      	cmp	r3, r2
 8104b92:	d009      	beq.n	8104ba8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8104b94:	687b      	ldr	r3, [r7, #4]
 8104b96:	681b      	ldr	r3, [r3, #0]
 8104b98:	4a16      	ldr	r2, [pc, #88]	; (8104bf4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8104b9a:	4293      	cmp	r3, r2
 8104b9c:	d004      	beq.n	8104ba8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8104b9e:	687b      	ldr	r3, [r7, #4]
 8104ba0:	681b      	ldr	r3, [r3, #0]
 8104ba2:	4a15      	ldr	r2, [pc, #84]	; (8104bf8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8104ba4:	4293      	cmp	r3, r2
 8104ba6:	d10c      	bne.n	8104bc2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8104ba8:	68bb      	ldr	r3, [r7, #8]
 8104baa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8104bae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8104bb0:	683b      	ldr	r3, [r7, #0]
 8104bb2:	689b      	ldr	r3, [r3, #8]
 8104bb4:	68ba      	ldr	r2, [r7, #8]
 8104bb6:	4313      	orrs	r3, r2
 8104bb8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8104bba:	687b      	ldr	r3, [r7, #4]
 8104bbc:	681b      	ldr	r3, [r3, #0]
 8104bbe:	68ba      	ldr	r2, [r7, #8]
 8104bc0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8104bc2:	687b      	ldr	r3, [r7, #4]
 8104bc4:	2201      	movs	r2, #1
 8104bc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8104bca:	687b      	ldr	r3, [r7, #4]
 8104bcc:	2200      	movs	r2, #0
 8104bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8104bd2:	2300      	movs	r3, #0
}
 8104bd4:	4618      	mov	r0, r3
 8104bd6:	3714      	adds	r7, #20
 8104bd8:	46bd      	mov	sp, r7
 8104bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104bde:	4770      	bx	lr
 8104be0:	40010000 	.word	0x40010000
 8104be4:	40010400 	.word	0x40010400
 8104be8:	40000400 	.word	0x40000400
 8104bec:	40000800 	.word	0x40000800
 8104bf0:	40000c00 	.word	0x40000c00
 8104bf4:	40001800 	.word	0x40001800
 8104bf8:	40014000 	.word	0x40014000

08104bfc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8104bfc:	b580      	push	{r7, lr}
 8104bfe:	b082      	sub	sp, #8
 8104c00:	af00      	add	r7, sp, #0
 8104c02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8104c04:	687b      	ldr	r3, [r7, #4]
 8104c06:	2b00      	cmp	r3, #0
 8104c08:	d101      	bne.n	8104c0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8104c0a:	2301      	movs	r3, #1
 8104c0c:	e042      	b.n	8104c94 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8104c0e:	687b      	ldr	r3, [r7, #4]
 8104c10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104c14:	2b00      	cmp	r3, #0
 8104c16:	d106      	bne.n	8104c26 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8104c18:	687b      	ldr	r3, [r7, #4]
 8104c1a:	2200      	movs	r2, #0
 8104c1c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8104c20:	6878      	ldr	r0, [r7, #4]
 8104c22:	f7fc fca3 	bl	810156c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8104c26:	687b      	ldr	r3, [r7, #4]
 8104c28:	2224      	movs	r2, #36	; 0x24
 8104c2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8104c2e:	687b      	ldr	r3, [r7, #4]
 8104c30:	681b      	ldr	r3, [r3, #0]
 8104c32:	681a      	ldr	r2, [r3, #0]
 8104c34:	687b      	ldr	r3, [r7, #4]
 8104c36:	681b      	ldr	r3, [r3, #0]
 8104c38:	f022 0201 	bic.w	r2, r2, #1
 8104c3c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8104c3e:	6878      	ldr	r0, [r7, #4]
 8104c40:	f000 f8c2 	bl	8104dc8 <UART_SetConfig>
 8104c44:	4603      	mov	r3, r0
 8104c46:	2b01      	cmp	r3, #1
 8104c48:	d101      	bne.n	8104c4e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8104c4a:	2301      	movs	r3, #1
 8104c4c:	e022      	b.n	8104c94 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8104c4e:	687b      	ldr	r3, [r7, #4]
 8104c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104c52:	2b00      	cmp	r3, #0
 8104c54:	d002      	beq.n	8104c5c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8104c56:	6878      	ldr	r0, [r7, #4]
 8104c58:	f000 fe1e 	bl	8105898 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8104c5c:	687b      	ldr	r3, [r7, #4]
 8104c5e:	681b      	ldr	r3, [r3, #0]
 8104c60:	685a      	ldr	r2, [r3, #4]
 8104c62:	687b      	ldr	r3, [r7, #4]
 8104c64:	681b      	ldr	r3, [r3, #0]
 8104c66:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8104c6a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8104c6c:	687b      	ldr	r3, [r7, #4]
 8104c6e:	681b      	ldr	r3, [r3, #0]
 8104c70:	689a      	ldr	r2, [r3, #8]
 8104c72:	687b      	ldr	r3, [r7, #4]
 8104c74:	681b      	ldr	r3, [r3, #0]
 8104c76:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8104c7a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8104c7c:	687b      	ldr	r3, [r7, #4]
 8104c7e:	681b      	ldr	r3, [r3, #0]
 8104c80:	681a      	ldr	r2, [r3, #0]
 8104c82:	687b      	ldr	r3, [r7, #4]
 8104c84:	681b      	ldr	r3, [r3, #0]
 8104c86:	f042 0201 	orr.w	r2, r2, #1
 8104c8a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8104c8c:	6878      	ldr	r0, [r7, #4]
 8104c8e:	f000 fea5 	bl	81059dc <UART_CheckIdleState>
 8104c92:	4603      	mov	r3, r0
}
 8104c94:	4618      	mov	r0, r3
 8104c96:	3708      	adds	r7, #8
 8104c98:	46bd      	mov	sp, r7
 8104c9a:	bd80      	pop	{r7, pc}

08104c9c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8104c9c:	b580      	push	{r7, lr}
 8104c9e:	b08a      	sub	sp, #40	; 0x28
 8104ca0:	af02      	add	r7, sp, #8
 8104ca2:	60f8      	str	r0, [r7, #12]
 8104ca4:	60b9      	str	r1, [r7, #8]
 8104ca6:	603b      	str	r3, [r7, #0]
 8104ca8:	4613      	mov	r3, r2
 8104caa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8104cac:	68fb      	ldr	r3, [r7, #12]
 8104cae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104cb2:	2b20      	cmp	r3, #32
 8104cb4:	f040 8083 	bne.w	8104dbe <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8104cb8:	68bb      	ldr	r3, [r7, #8]
 8104cba:	2b00      	cmp	r3, #0
 8104cbc:	d002      	beq.n	8104cc4 <HAL_UART_Transmit+0x28>
 8104cbe:	88fb      	ldrh	r3, [r7, #6]
 8104cc0:	2b00      	cmp	r3, #0
 8104cc2:	d101      	bne.n	8104cc8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8104cc4:	2301      	movs	r3, #1
 8104cc6:	e07b      	b.n	8104dc0 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8104cc8:	68fb      	ldr	r3, [r7, #12]
 8104cca:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8104cce:	2b01      	cmp	r3, #1
 8104cd0:	d101      	bne.n	8104cd6 <HAL_UART_Transmit+0x3a>
 8104cd2:	2302      	movs	r3, #2
 8104cd4:	e074      	b.n	8104dc0 <HAL_UART_Transmit+0x124>
 8104cd6:	68fb      	ldr	r3, [r7, #12]
 8104cd8:	2201      	movs	r2, #1
 8104cda:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8104cde:	68fb      	ldr	r3, [r7, #12]
 8104ce0:	2200      	movs	r2, #0
 8104ce2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8104ce6:	68fb      	ldr	r3, [r7, #12]
 8104ce8:	2221      	movs	r2, #33	; 0x21
 8104cea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8104cee:	f7fc fe65 	bl	81019bc <HAL_GetTick>
 8104cf2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8104cf4:	68fb      	ldr	r3, [r7, #12]
 8104cf6:	88fa      	ldrh	r2, [r7, #6]
 8104cf8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8104cfc:	68fb      	ldr	r3, [r7, #12]
 8104cfe:	88fa      	ldrh	r2, [r7, #6]
 8104d00:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8104d04:	68fb      	ldr	r3, [r7, #12]
 8104d06:	689b      	ldr	r3, [r3, #8]
 8104d08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104d0c:	d108      	bne.n	8104d20 <HAL_UART_Transmit+0x84>
 8104d0e:	68fb      	ldr	r3, [r7, #12]
 8104d10:	691b      	ldr	r3, [r3, #16]
 8104d12:	2b00      	cmp	r3, #0
 8104d14:	d104      	bne.n	8104d20 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8104d16:	2300      	movs	r3, #0
 8104d18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8104d1a:	68bb      	ldr	r3, [r7, #8]
 8104d1c:	61bb      	str	r3, [r7, #24]
 8104d1e:	e003      	b.n	8104d28 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8104d20:	68bb      	ldr	r3, [r7, #8]
 8104d22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8104d24:	2300      	movs	r3, #0
 8104d26:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8104d28:	68fb      	ldr	r3, [r7, #12]
 8104d2a:	2200      	movs	r2, #0
 8104d2c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8104d30:	e02c      	b.n	8104d8c <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8104d32:	683b      	ldr	r3, [r7, #0]
 8104d34:	9300      	str	r3, [sp, #0]
 8104d36:	697b      	ldr	r3, [r7, #20]
 8104d38:	2200      	movs	r2, #0
 8104d3a:	2180      	movs	r1, #128	; 0x80
 8104d3c:	68f8      	ldr	r0, [r7, #12]
 8104d3e:	f000 fe98 	bl	8105a72 <UART_WaitOnFlagUntilTimeout>
 8104d42:	4603      	mov	r3, r0
 8104d44:	2b00      	cmp	r3, #0
 8104d46:	d001      	beq.n	8104d4c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8104d48:	2303      	movs	r3, #3
 8104d4a:	e039      	b.n	8104dc0 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8104d4c:	69fb      	ldr	r3, [r7, #28]
 8104d4e:	2b00      	cmp	r3, #0
 8104d50:	d10b      	bne.n	8104d6a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8104d52:	69bb      	ldr	r3, [r7, #24]
 8104d54:	881b      	ldrh	r3, [r3, #0]
 8104d56:	461a      	mov	r2, r3
 8104d58:	68fb      	ldr	r3, [r7, #12]
 8104d5a:	681b      	ldr	r3, [r3, #0]
 8104d5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8104d60:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8104d62:	69bb      	ldr	r3, [r7, #24]
 8104d64:	3302      	adds	r3, #2
 8104d66:	61bb      	str	r3, [r7, #24]
 8104d68:	e007      	b.n	8104d7a <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8104d6a:	69fb      	ldr	r3, [r7, #28]
 8104d6c:	781a      	ldrb	r2, [r3, #0]
 8104d6e:	68fb      	ldr	r3, [r7, #12]
 8104d70:	681b      	ldr	r3, [r3, #0]
 8104d72:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8104d74:	69fb      	ldr	r3, [r7, #28]
 8104d76:	3301      	adds	r3, #1
 8104d78:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8104d7a:	68fb      	ldr	r3, [r7, #12]
 8104d7c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8104d80:	b29b      	uxth	r3, r3
 8104d82:	3b01      	subs	r3, #1
 8104d84:	b29a      	uxth	r2, r3
 8104d86:	68fb      	ldr	r3, [r7, #12]
 8104d88:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8104d8c:	68fb      	ldr	r3, [r7, #12]
 8104d8e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8104d92:	b29b      	uxth	r3, r3
 8104d94:	2b00      	cmp	r3, #0
 8104d96:	d1cc      	bne.n	8104d32 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8104d98:	683b      	ldr	r3, [r7, #0]
 8104d9a:	9300      	str	r3, [sp, #0]
 8104d9c:	697b      	ldr	r3, [r7, #20]
 8104d9e:	2200      	movs	r2, #0
 8104da0:	2140      	movs	r1, #64	; 0x40
 8104da2:	68f8      	ldr	r0, [r7, #12]
 8104da4:	f000 fe65 	bl	8105a72 <UART_WaitOnFlagUntilTimeout>
 8104da8:	4603      	mov	r3, r0
 8104daa:	2b00      	cmp	r3, #0
 8104dac:	d001      	beq.n	8104db2 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8104dae:	2303      	movs	r3, #3
 8104db0:	e006      	b.n	8104dc0 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8104db2:	68fb      	ldr	r3, [r7, #12]
 8104db4:	2220      	movs	r2, #32
 8104db6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8104dba:	2300      	movs	r3, #0
 8104dbc:	e000      	b.n	8104dc0 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8104dbe:	2302      	movs	r3, #2
  }
}
 8104dc0:	4618      	mov	r0, r3
 8104dc2:	3720      	adds	r7, #32
 8104dc4:	46bd      	mov	sp, r7
 8104dc6:	bd80      	pop	{r7, pc}

08104dc8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8104dc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8104dcc:	b092      	sub	sp, #72	; 0x48
 8104dce:	af00      	add	r7, sp, #0
 8104dd0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8104dd2:	2300      	movs	r3, #0
 8104dd4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8104dd8:	697b      	ldr	r3, [r7, #20]
 8104dda:	689a      	ldr	r2, [r3, #8]
 8104ddc:	697b      	ldr	r3, [r7, #20]
 8104dde:	691b      	ldr	r3, [r3, #16]
 8104de0:	431a      	orrs	r2, r3
 8104de2:	697b      	ldr	r3, [r7, #20]
 8104de4:	695b      	ldr	r3, [r3, #20]
 8104de6:	431a      	orrs	r2, r3
 8104de8:	697b      	ldr	r3, [r7, #20]
 8104dea:	69db      	ldr	r3, [r3, #28]
 8104dec:	4313      	orrs	r3, r2
 8104dee:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8104df0:	697b      	ldr	r3, [r7, #20]
 8104df2:	681b      	ldr	r3, [r3, #0]
 8104df4:	681a      	ldr	r2, [r3, #0]
 8104df6:	4bbd      	ldr	r3, [pc, #756]	; (81050ec <UART_SetConfig+0x324>)
 8104df8:	4013      	ands	r3, r2
 8104dfa:	697a      	ldr	r2, [r7, #20]
 8104dfc:	6812      	ldr	r2, [r2, #0]
 8104dfe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8104e00:	430b      	orrs	r3, r1
 8104e02:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8104e04:	697b      	ldr	r3, [r7, #20]
 8104e06:	681b      	ldr	r3, [r3, #0]
 8104e08:	685b      	ldr	r3, [r3, #4]
 8104e0a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8104e0e:	697b      	ldr	r3, [r7, #20]
 8104e10:	68da      	ldr	r2, [r3, #12]
 8104e12:	697b      	ldr	r3, [r7, #20]
 8104e14:	681b      	ldr	r3, [r3, #0]
 8104e16:	430a      	orrs	r2, r1
 8104e18:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8104e1a:	697b      	ldr	r3, [r7, #20]
 8104e1c:	699b      	ldr	r3, [r3, #24]
 8104e1e:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8104e20:	697b      	ldr	r3, [r7, #20]
 8104e22:	681b      	ldr	r3, [r3, #0]
 8104e24:	4ab2      	ldr	r2, [pc, #712]	; (81050f0 <UART_SetConfig+0x328>)
 8104e26:	4293      	cmp	r3, r2
 8104e28:	d004      	beq.n	8104e34 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8104e2a:	697b      	ldr	r3, [r7, #20]
 8104e2c:	6a1b      	ldr	r3, [r3, #32]
 8104e2e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8104e30:	4313      	orrs	r3, r2
 8104e32:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8104e34:	697b      	ldr	r3, [r7, #20]
 8104e36:	681b      	ldr	r3, [r3, #0]
 8104e38:	689b      	ldr	r3, [r3, #8]
 8104e3a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8104e3e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8104e42:	697a      	ldr	r2, [r7, #20]
 8104e44:	6812      	ldr	r2, [r2, #0]
 8104e46:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8104e48:	430b      	orrs	r3, r1
 8104e4a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8104e4c:	697b      	ldr	r3, [r7, #20]
 8104e4e:	681b      	ldr	r3, [r3, #0]
 8104e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104e52:	f023 010f 	bic.w	r1, r3, #15
 8104e56:	697b      	ldr	r3, [r7, #20]
 8104e58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8104e5a:	697b      	ldr	r3, [r7, #20]
 8104e5c:	681b      	ldr	r3, [r3, #0]
 8104e5e:	430a      	orrs	r2, r1
 8104e60:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8104e62:	697b      	ldr	r3, [r7, #20]
 8104e64:	681b      	ldr	r3, [r3, #0]
 8104e66:	4aa3      	ldr	r2, [pc, #652]	; (81050f4 <UART_SetConfig+0x32c>)
 8104e68:	4293      	cmp	r3, r2
 8104e6a:	d177      	bne.n	8104f5c <UART_SetConfig+0x194>
 8104e6c:	4ba2      	ldr	r3, [pc, #648]	; (81050f8 <UART_SetConfig+0x330>)
 8104e6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104e70:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8104e74:	2b28      	cmp	r3, #40	; 0x28
 8104e76:	d86d      	bhi.n	8104f54 <UART_SetConfig+0x18c>
 8104e78:	a201      	add	r2, pc, #4	; (adr r2, 8104e80 <UART_SetConfig+0xb8>)
 8104e7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104e7e:	bf00      	nop
 8104e80:	08104f25 	.word	0x08104f25
 8104e84:	08104f55 	.word	0x08104f55
 8104e88:	08104f55 	.word	0x08104f55
 8104e8c:	08104f55 	.word	0x08104f55
 8104e90:	08104f55 	.word	0x08104f55
 8104e94:	08104f55 	.word	0x08104f55
 8104e98:	08104f55 	.word	0x08104f55
 8104e9c:	08104f55 	.word	0x08104f55
 8104ea0:	08104f2d 	.word	0x08104f2d
 8104ea4:	08104f55 	.word	0x08104f55
 8104ea8:	08104f55 	.word	0x08104f55
 8104eac:	08104f55 	.word	0x08104f55
 8104eb0:	08104f55 	.word	0x08104f55
 8104eb4:	08104f55 	.word	0x08104f55
 8104eb8:	08104f55 	.word	0x08104f55
 8104ebc:	08104f55 	.word	0x08104f55
 8104ec0:	08104f35 	.word	0x08104f35
 8104ec4:	08104f55 	.word	0x08104f55
 8104ec8:	08104f55 	.word	0x08104f55
 8104ecc:	08104f55 	.word	0x08104f55
 8104ed0:	08104f55 	.word	0x08104f55
 8104ed4:	08104f55 	.word	0x08104f55
 8104ed8:	08104f55 	.word	0x08104f55
 8104edc:	08104f55 	.word	0x08104f55
 8104ee0:	08104f3d 	.word	0x08104f3d
 8104ee4:	08104f55 	.word	0x08104f55
 8104ee8:	08104f55 	.word	0x08104f55
 8104eec:	08104f55 	.word	0x08104f55
 8104ef0:	08104f55 	.word	0x08104f55
 8104ef4:	08104f55 	.word	0x08104f55
 8104ef8:	08104f55 	.word	0x08104f55
 8104efc:	08104f55 	.word	0x08104f55
 8104f00:	08104f45 	.word	0x08104f45
 8104f04:	08104f55 	.word	0x08104f55
 8104f08:	08104f55 	.word	0x08104f55
 8104f0c:	08104f55 	.word	0x08104f55
 8104f10:	08104f55 	.word	0x08104f55
 8104f14:	08104f55 	.word	0x08104f55
 8104f18:	08104f55 	.word	0x08104f55
 8104f1c:	08104f55 	.word	0x08104f55
 8104f20:	08104f4d 	.word	0x08104f4d
 8104f24:	2301      	movs	r3, #1
 8104f26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104f2a:	e220      	b.n	810536e <UART_SetConfig+0x5a6>
 8104f2c:	2304      	movs	r3, #4
 8104f2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104f32:	e21c      	b.n	810536e <UART_SetConfig+0x5a6>
 8104f34:	2308      	movs	r3, #8
 8104f36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104f3a:	e218      	b.n	810536e <UART_SetConfig+0x5a6>
 8104f3c:	2310      	movs	r3, #16
 8104f3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104f42:	e214      	b.n	810536e <UART_SetConfig+0x5a6>
 8104f44:	2320      	movs	r3, #32
 8104f46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104f4a:	e210      	b.n	810536e <UART_SetConfig+0x5a6>
 8104f4c:	2340      	movs	r3, #64	; 0x40
 8104f4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104f52:	e20c      	b.n	810536e <UART_SetConfig+0x5a6>
 8104f54:	2380      	movs	r3, #128	; 0x80
 8104f56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104f5a:	e208      	b.n	810536e <UART_SetConfig+0x5a6>
 8104f5c:	697b      	ldr	r3, [r7, #20]
 8104f5e:	681b      	ldr	r3, [r3, #0]
 8104f60:	4a66      	ldr	r2, [pc, #408]	; (81050fc <UART_SetConfig+0x334>)
 8104f62:	4293      	cmp	r3, r2
 8104f64:	d130      	bne.n	8104fc8 <UART_SetConfig+0x200>
 8104f66:	4b64      	ldr	r3, [pc, #400]	; (81050f8 <UART_SetConfig+0x330>)
 8104f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104f6a:	f003 0307 	and.w	r3, r3, #7
 8104f6e:	2b05      	cmp	r3, #5
 8104f70:	d826      	bhi.n	8104fc0 <UART_SetConfig+0x1f8>
 8104f72:	a201      	add	r2, pc, #4	; (adr r2, 8104f78 <UART_SetConfig+0x1b0>)
 8104f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104f78:	08104f91 	.word	0x08104f91
 8104f7c:	08104f99 	.word	0x08104f99
 8104f80:	08104fa1 	.word	0x08104fa1
 8104f84:	08104fa9 	.word	0x08104fa9
 8104f88:	08104fb1 	.word	0x08104fb1
 8104f8c:	08104fb9 	.word	0x08104fb9
 8104f90:	2300      	movs	r3, #0
 8104f92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104f96:	e1ea      	b.n	810536e <UART_SetConfig+0x5a6>
 8104f98:	2304      	movs	r3, #4
 8104f9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104f9e:	e1e6      	b.n	810536e <UART_SetConfig+0x5a6>
 8104fa0:	2308      	movs	r3, #8
 8104fa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104fa6:	e1e2      	b.n	810536e <UART_SetConfig+0x5a6>
 8104fa8:	2310      	movs	r3, #16
 8104faa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104fae:	e1de      	b.n	810536e <UART_SetConfig+0x5a6>
 8104fb0:	2320      	movs	r3, #32
 8104fb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104fb6:	e1da      	b.n	810536e <UART_SetConfig+0x5a6>
 8104fb8:	2340      	movs	r3, #64	; 0x40
 8104fba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104fbe:	e1d6      	b.n	810536e <UART_SetConfig+0x5a6>
 8104fc0:	2380      	movs	r3, #128	; 0x80
 8104fc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104fc6:	e1d2      	b.n	810536e <UART_SetConfig+0x5a6>
 8104fc8:	697b      	ldr	r3, [r7, #20]
 8104fca:	681b      	ldr	r3, [r3, #0]
 8104fcc:	4a4c      	ldr	r2, [pc, #304]	; (8105100 <UART_SetConfig+0x338>)
 8104fce:	4293      	cmp	r3, r2
 8104fd0:	d130      	bne.n	8105034 <UART_SetConfig+0x26c>
 8104fd2:	4b49      	ldr	r3, [pc, #292]	; (81050f8 <UART_SetConfig+0x330>)
 8104fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104fd6:	f003 0307 	and.w	r3, r3, #7
 8104fda:	2b05      	cmp	r3, #5
 8104fdc:	d826      	bhi.n	810502c <UART_SetConfig+0x264>
 8104fde:	a201      	add	r2, pc, #4	; (adr r2, 8104fe4 <UART_SetConfig+0x21c>)
 8104fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104fe4:	08104ffd 	.word	0x08104ffd
 8104fe8:	08105005 	.word	0x08105005
 8104fec:	0810500d 	.word	0x0810500d
 8104ff0:	08105015 	.word	0x08105015
 8104ff4:	0810501d 	.word	0x0810501d
 8104ff8:	08105025 	.word	0x08105025
 8104ffc:	2300      	movs	r3, #0
 8104ffe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105002:	e1b4      	b.n	810536e <UART_SetConfig+0x5a6>
 8105004:	2304      	movs	r3, #4
 8105006:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810500a:	e1b0      	b.n	810536e <UART_SetConfig+0x5a6>
 810500c:	2308      	movs	r3, #8
 810500e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105012:	e1ac      	b.n	810536e <UART_SetConfig+0x5a6>
 8105014:	2310      	movs	r3, #16
 8105016:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810501a:	e1a8      	b.n	810536e <UART_SetConfig+0x5a6>
 810501c:	2320      	movs	r3, #32
 810501e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105022:	e1a4      	b.n	810536e <UART_SetConfig+0x5a6>
 8105024:	2340      	movs	r3, #64	; 0x40
 8105026:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810502a:	e1a0      	b.n	810536e <UART_SetConfig+0x5a6>
 810502c:	2380      	movs	r3, #128	; 0x80
 810502e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105032:	e19c      	b.n	810536e <UART_SetConfig+0x5a6>
 8105034:	697b      	ldr	r3, [r7, #20]
 8105036:	681b      	ldr	r3, [r3, #0]
 8105038:	4a32      	ldr	r2, [pc, #200]	; (8105104 <UART_SetConfig+0x33c>)
 810503a:	4293      	cmp	r3, r2
 810503c:	d130      	bne.n	81050a0 <UART_SetConfig+0x2d8>
 810503e:	4b2e      	ldr	r3, [pc, #184]	; (81050f8 <UART_SetConfig+0x330>)
 8105040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105042:	f003 0307 	and.w	r3, r3, #7
 8105046:	2b05      	cmp	r3, #5
 8105048:	d826      	bhi.n	8105098 <UART_SetConfig+0x2d0>
 810504a:	a201      	add	r2, pc, #4	; (adr r2, 8105050 <UART_SetConfig+0x288>)
 810504c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105050:	08105069 	.word	0x08105069
 8105054:	08105071 	.word	0x08105071
 8105058:	08105079 	.word	0x08105079
 810505c:	08105081 	.word	0x08105081
 8105060:	08105089 	.word	0x08105089
 8105064:	08105091 	.word	0x08105091
 8105068:	2300      	movs	r3, #0
 810506a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810506e:	e17e      	b.n	810536e <UART_SetConfig+0x5a6>
 8105070:	2304      	movs	r3, #4
 8105072:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105076:	e17a      	b.n	810536e <UART_SetConfig+0x5a6>
 8105078:	2308      	movs	r3, #8
 810507a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810507e:	e176      	b.n	810536e <UART_SetConfig+0x5a6>
 8105080:	2310      	movs	r3, #16
 8105082:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105086:	e172      	b.n	810536e <UART_SetConfig+0x5a6>
 8105088:	2320      	movs	r3, #32
 810508a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810508e:	e16e      	b.n	810536e <UART_SetConfig+0x5a6>
 8105090:	2340      	movs	r3, #64	; 0x40
 8105092:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105096:	e16a      	b.n	810536e <UART_SetConfig+0x5a6>
 8105098:	2380      	movs	r3, #128	; 0x80
 810509a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810509e:	e166      	b.n	810536e <UART_SetConfig+0x5a6>
 81050a0:	697b      	ldr	r3, [r7, #20]
 81050a2:	681b      	ldr	r3, [r3, #0]
 81050a4:	4a18      	ldr	r2, [pc, #96]	; (8105108 <UART_SetConfig+0x340>)
 81050a6:	4293      	cmp	r3, r2
 81050a8:	d140      	bne.n	810512c <UART_SetConfig+0x364>
 81050aa:	4b13      	ldr	r3, [pc, #76]	; (81050f8 <UART_SetConfig+0x330>)
 81050ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81050ae:	f003 0307 	and.w	r3, r3, #7
 81050b2:	2b05      	cmp	r3, #5
 81050b4:	d836      	bhi.n	8105124 <UART_SetConfig+0x35c>
 81050b6:	a201      	add	r2, pc, #4	; (adr r2, 81050bc <UART_SetConfig+0x2f4>)
 81050b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81050bc:	081050d5 	.word	0x081050d5
 81050c0:	081050dd 	.word	0x081050dd
 81050c4:	081050e5 	.word	0x081050e5
 81050c8:	0810510d 	.word	0x0810510d
 81050cc:	08105115 	.word	0x08105115
 81050d0:	0810511d 	.word	0x0810511d
 81050d4:	2300      	movs	r3, #0
 81050d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81050da:	e148      	b.n	810536e <UART_SetConfig+0x5a6>
 81050dc:	2304      	movs	r3, #4
 81050de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81050e2:	e144      	b.n	810536e <UART_SetConfig+0x5a6>
 81050e4:	2308      	movs	r3, #8
 81050e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81050ea:	e140      	b.n	810536e <UART_SetConfig+0x5a6>
 81050ec:	cfff69f3 	.word	0xcfff69f3
 81050f0:	58000c00 	.word	0x58000c00
 81050f4:	40011000 	.word	0x40011000
 81050f8:	58024400 	.word	0x58024400
 81050fc:	40004400 	.word	0x40004400
 8105100:	40004800 	.word	0x40004800
 8105104:	40004c00 	.word	0x40004c00
 8105108:	40005000 	.word	0x40005000
 810510c:	2310      	movs	r3, #16
 810510e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105112:	e12c      	b.n	810536e <UART_SetConfig+0x5a6>
 8105114:	2320      	movs	r3, #32
 8105116:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810511a:	e128      	b.n	810536e <UART_SetConfig+0x5a6>
 810511c:	2340      	movs	r3, #64	; 0x40
 810511e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105122:	e124      	b.n	810536e <UART_SetConfig+0x5a6>
 8105124:	2380      	movs	r3, #128	; 0x80
 8105126:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810512a:	e120      	b.n	810536e <UART_SetConfig+0x5a6>
 810512c:	697b      	ldr	r3, [r7, #20]
 810512e:	681b      	ldr	r3, [r3, #0]
 8105130:	4acb      	ldr	r2, [pc, #812]	; (8105460 <UART_SetConfig+0x698>)
 8105132:	4293      	cmp	r3, r2
 8105134:	d176      	bne.n	8105224 <UART_SetConfig+0x45c>
 8105136:	4bcb      	ldr	r3, [pc, #812]	; (8105464 <UART_SetConfig+0x69c>)
 8105138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810513a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810513e:	2b28      	cmp	r3, #40	; 0x28
 8105140:	d86c      	bhi.n	810521c <UART_SetConfig+0x454>
 8105142:	a201      	add	r2, pc, #4	; (adr r2, 8105148 <UART_SetConfig+0x380>)
 8105144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105148:	081051ed 	.word	0x081051ed
 810514c:	0810521d 	.word	0x0810521d
 8105150:	0810521d 	.word	0x0810521d
 8105154:	0810521d 	.word	0x0810521d
 8105158:	0810521d 	.word	0x0810521d
 810515c:	0810521d 	.word	0x0810521d
 8105160:	0810521d 	.word	0x0810521d
 8105164:	0810521d 	.word	0x0810521d
 8105168:	081051f5 	.word	0x081051f5
 810516c:	0810521d 	.word	0x0810521d
 8105170:	0810521d 	.word	0x0810521d
 8105174:	0810521d 	.word	0x0810521d
 8105178:	0810521d 	.word	0x0810521d
 810517c:	0810521d 	.word	0x0810521d
 8105180:	0810521d 	.word	0x0810521d
 8105184:	0810521d 	.word	0x0810521d
 8105188:	081051fd 	.word	0x081051fd
 810518c:	0810521d 	.word	0x0810521d
 8105190:	0810521d 	.word	0x0810521d
 8105194:	0810521d 	.word	0x0810521d
 8105198:	0810521d 	.word	0x0810521d
 810519c:	0810521d 	.word	0x0810521d
 81051a0:	0810521d 	.word	0x0810521d
 81051a4:	0810521d 	.word	0x0810521d
 81051a8:	08105205 	.word	0x08105205
 81051ac:	0810521d 	.word	0x0810521d
 81051b0:	0810521d 	.word	0x0810521d
 81051b4:	0810521d 	.word	0x0810521d
 81051b8:	0810521d 	.word	0x0810521d
 81051bc:	0810521d 	.word	0x0810521d
 81051c0:	0810521d 	.word	0x0810521d
 81051c4:	0810521d 	.word	0x0810521d
 81051c8:	0810520d 	.word	0x0810520d
 81051cc:	0810521d 	.word	0x0810521d
 81051d0:	0810521d 	.word	0x0810521d
 81051d4:	0810521d 	.word	0x0810521d
 81051d8:	0810521d 	.word	0x0810521d
 81051dc:	0810521d 	.word	0x0810521d
 81051e0:	0810521d 	.word	0x0810521d
 81051e4:	0810521d 	.word	0x0810521d
 81051e8:	08105215 	.word	0x08105215
 81051ec:	2301      	movs	r3, #1
 81051ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81051f2:	e0bc      	b.n	810536e <UART_SetConfig+0x5a6>
 81051f4:	2304      	movs	r3, #4
 81051f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81051fa:	e0b8      	b.n	810536e <UART_SetConfig+0x5a6>
 81051fc:	2308      	movs	r3, #8
 81051fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105202:	e0b4      	b.n	810536e <UART_SetConfig+0x5a6>
 8105204:	2310      	movs	r3, #16
 8105206:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810520a:	e0b0      	b.n	810536e <UART_SetConfig+0x5a6>
 810520c:	2320      	movs	r3, #32
 810520e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105212:	e0ac      	b.n	810536e <UART_SetConfig+0x5a6>
 8105214:	2340      	movs	r3, #64	; 0x40
 8105216:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810521a:	e0a8      	b.n	810536e <UART_SetConfig+0x5a6>
 810521c:	2380      	movs	r3, #128	; 0x80
 810521e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105222:	e0a4      	b.n	810536e <UART_SetConfig+0x5a6>
 8105224:	697b      	ldr	r3, [r7, #20]
 8105226:	681b      	ldr	r3, [r3, #0]
 8105228:	4a8f      	ldr	r2, [pc, #572]	; (8105468 <UART_SetConfig+0x6a0>)
 810522a:	4293      	cmp	r3, r2
 810522c:	d130      	bne.n	8105290 <UART_SetConfig+0x4c8>
 810522e:	4b8d      	ldr	r3, [pc, #564]	; (8105464 <UART_SetConfig+0x69c>)
 8105230:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105232:	f003 0307 	and.w	r3, r3, #7
 8105236:	2b05      	cmp	r3, #5
 8105238:	d826      	bhi.n	8105288 <UART_SetConfig+0x4c0>
 810523a:	a201      	add	r2, pc, #4	; (adr r2, 8105240 <UART_SetConfig+0x478>)
 810523c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105240:	08105259 	.word	0x08105259
 8105244:	08105261 	.word	0x08105261
 8105248:	08105269 	.word	0x08105269
 810524c:	08105271 	.word	0x08105271
 8105250:	08105279 	.word	0x08105279
 8105254:	08105281 	.word	0x08105281
 8105258:	2300      	movs	r3, #0
 810525a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810525e:	e086      	b.n	810536e <UART_SetConfig+0x5a6>
 8105260:	2304      	movs	r3, #4
 8105262:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105266:	e082      	b.n	810536e <UART_SetConfig+0x5a6>
 8105268:	2308      	movs	r3, #8
 810526a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810526e:	e07e      	b.n	810536e <UART_SetConfig+0x5a6>
 8105270:	2310      	movs	r3, #16
 8105272:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105276:	e07a      	b.n	810536e <UART_SetConfig+0x5a6>
 8105278:	2320      	movs	r3, #32
 810527a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810527e:	e076      	b.n	810536e <UART_SetConfig+0x5a6>
 8105280:	2340      	movs	r3, #64	; 0x40
 8105282:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105286:	e072      	b.n	810536e <UART_SetConfig+0x5a6>
 8105288:	2380      	movs	r3, #128	; 0x80
 810528a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810528e:	e06e      	b.n	810536e <UART_SetConfig+0x5a6>
 8105290:	697b      	ldr	r3, [r7, #20]
 8105292:	681b      	ldr	r3, [r3, #0]
 8105294:	4a75      	ldr	r2, [pc, #468]	; (810546c <UART_SetConfig+0x6a4>)
 8105296:	4293      	cmp	r3, r2
 8105298:	d130      	bne.n	81052fc <UART_SetConfig+0x534>
 810529a:	4b72      	ldr	r3, [pc, #456]	; (8105464 <UART_SetConfig+0x69c>)
 810529c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810529e:	f003 0307 	and.w	r3, r3, #7
 81052a2:	2b05      	cmp	r3, #5
 81052a4:	d826      	bhi.n	81052f4 <UART_SetConfig+0x52c>
 81052a6:	a201      	add	r2, pc, #4	; (adr r2, 81052ac <UART_SetConfig+0x4e4>)
 81052a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81052ac:	081052c5 	.word	0x081052c5
 81052b0:	081052cd 	.word	0x081052cd
 81052b4:	081052d5 	.word	0x081052d5
 81052b8:	081052dd 	.word	0x081052dd
 81052bc:	081052e5 	.word	0x081052e5
 81052c0:	081052ed 	.word	0x081052ed
 81052c4:	2300      	movs	r3, #0
 81052c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81052ca:	e050      	b.n	810536e <UART_SetConfig+0x5a6>
 81052cc:	2304      	movs	r3, #4
 81052ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81052d2:	e04c      	b.n	810536e <UART_SetConfig+0x5a6>
 81052d4:	2308      	movs	r3, #8
 81052d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81052da:	e048      	b.n	810536e <UART_SetConfig+0x5a6>
 81052dc:	2310      	movs	r3, #16
 81052de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81052e2:	e044      	b.n	810536e <UART_SetConfig+0x5a6>
 81052e4:	2320      	movs	r3, #32
 81052e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81052ea:	e040      	b.n	810536e <UART_SetConfig+0x5a6>
 81052ec:	2340      	movs	r3, #64	; 0x40
 81052ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81052f2:	e03c      	b.n	810536e <UART_SetConfig+0x5a6>
 81052f4:	2380      	movs	r3, #128	; 0x80
 81052f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81052fa:	e038      	b.n	810536e <UART_SetConfig+0x5a6>
 81052fc:	697b      	ldr	r3, [r7, #20]
 81052fe:	681b      	ldr	r3, [r3, #0]
 8105300:	4a5b      	ldr	r2, [pc, #364]	; (8105470 <UART_SetConfig+0x6a8>)
 8105302:	4293      	cmp	r3, r2
 8105304:	d130      	bne.n	8105368 <UART_SetConfig+0x5a0>
 8105306:	4b57      	ldr	r3, [pc, #348]	; (8105464 <UART_SetConfig+0x69c>)
 8105308:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810530a:	f003 0307 	and.w	r3, r3, #7
 810530e:	2b05      	cmp	r3, #5
 8105310:	d826      	bhi.n	8105360 <UART_SetConfig+0x598>
 8105312:	a201      	add	r2, pc, #4	; (adr r2, 8105318 <UART_SetConfig+0x550>)
 8105314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105318:	08105331 	.word	0x08105331
 810531c:	08105339 	.word	0x08105339
 8105320:	08105341 	.word	0x08105341
 8105324:	08105349 	.word	0x08105349
 8105328:	08105351 	.word	0x08105351
 810532c:	08105359 	.word	0x08105359
 8105330:	2302      	movs	r3, #2
 8105332:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105336:	e01a      	b.n	810536e <UART_SetConfig+0x5a6>
 8105338:	2304      	movs	r3, #4
 810533a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810533e:	e016      	b.n	810536e <UART_SetConfig+0x5a6>
 8105340:	2308      	movs	r3, #8
 8105342:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105346:	e012      	b.n	810536e <UART_SetConfig+0x5a6>
 8105348:	2310      	movs	r3, #16
 810534a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810534e:	e00e      	b.n	810536e <UART_SetConfig+0x5a6>
 8105350:	2320      	movs	r3, #32
 8105352:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105356:	e00a      	b.n	810536e <UART_SetConfig+0x5a6>
 8105358:	2340      	movs	r3, #64	; 0x40
 810535a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810535e:	e006      	b.n	810536e <UART_SetConfig+0x5a6>
 8105360:	2380      	movs	r3, #128	; 0x80
 8105362:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8105366:	e002      	b.n	810536e <UART_SetConfig+0x5a6>
 8105368:	2380      	movs	r3, #128	; 0x80
 810536a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 810536e:	697b      	ldr	r3, [r7, #20]
 8105370:	681b      	ldr	r3, [r3, #0]
 8105372:	4a3f      	ldr	r2, [pc, #252]	; (8105470 <UART_SetConfig+0x6a8>)
 8105374:	4293      	cmp	r3, r2
 8105376:	f040 80f8 	bne.w	810556a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 810537a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 810537e:	2b20      	cmp	r3, #32
 8105380:	dc46      	bgt.n	8105410 <UART_SetConfig+0x648>
 8105382:	2b02      	cmp	r3, #2
 8105384:	f2c0 8082 	blt.w	810548c <UART_SetConfig+0x6c4>
 8105388:	3b02      	subs	r3, #2
 810538a:	2b1e      	cmp	r3, #30
 810538c:	d87e      	bhi.n	810548c <UART_SetConfig+0x6c4>
 810538e:	a201      	add	r2, pc, #4	; (adr r2, 8105394 <UART_SetConfig+0x5cc>)
 8105390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105394:	08105417 	.word	0x08105417
 8105398:	0810548d 	.word	0x0810548d
 810539c:	0810541f 	.word	0x0810541f
 81053a0:	0810548d 	.word	0x0810548d
 81053a4:	0810548d 	.word	0x0810548d
 81053a8:	0810548d 	.word	0x0810548d
 81053ac:	0810542f 	.word	0x0810542f
 81053b0:	0810548d 	.word	0x0810548d
 81053b4:	0810548d 	.word	0x0810548d
 81053b8:	0810548d 	.word	0x0810548d
 81053bc:	0810548d 	.word	0x0810548d
 81053c0:	0810548d 	.word	0x0810548d
 81053c4:	0810548d 	.word	0x0810548d
 81053c8:	0810548d 	.word	0x0810548d
 81053cc:	0810543f 	.word	0x0810543f
 81053d0:	0810548d 	.word	0x0810548d
 81053d4:	0810548d 	.word	0x0810548d
 81053d8:	0810548d 	.word	0x0810548d
 81053dc:	0810548d 	.word	0x0810548d
 81053e0:	0810548d 	.word	0x0810548d
 81053e4:	0810548d 	.word	0x0810548d
 81053e8:	0810548d 	.word	0x0810548d
 81053ec:	0810548d 	.word	0x0810548d
 81053f0:	0810548d 	.word	0x0810548d
 81053f4:	0810548d 	.word	0x0810548d
 81053f8:	0810548d 	.word	0x0810548d
 81053fc:	0810548d 	.word	0x0810548d
 8105400:	0810548d 	.word	0x0810548d
 8105404:	0810548d 	.word	0x0810548d
 8105408:	0810548d 	.word	0x0810548d
 810540c:	0810547f 	.word	0x0810547f
 8105410:	2b40      	cmp	r3, #64	; 0x40
 8105412:	d037      	beq.n	8105484 <UART_SetConfig+0x6bc>
 8105414:	e03a      	b.n	810548c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8105416:	f7fd ff3d 	bl	8103294 <HAL_RCCEx_GetD3PCLK1Freq>
 810541a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 810541c:	e03c      	b.n	8105498 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810541e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105422:	4618      	mov	r0, r3
 8105424:	f7fd ff4c 	bl	81032c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8105428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810542a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810542c:	e034      	b.n	8105498 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810542e:	f107 0318 	add.w	r3, r7, #24
 8105432:	4618      	mov	r0, r3
 8105434:	f7fe f898 	bl	8103568 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8105438:	69fb      	ldr	r3, [r7, #28]
 810543a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810543c:	e02c      	b.n	8105498 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810543e:	4b09      	ldr	r3, [pc, #36]	; (8105464 <UART_SetConfig+0x69c>)
 8105440:	681b      	ldr	r3, [r3, #0]
 8105442:	f003 0320 	and.w	r3, r3, #32
 8105446:	2b00      	cmp	r3, #0
 8105448:	d016      	beq.n	8105478 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810544a:	4b06      	ldr	r3, [pc, #24]	; (8105464 <UART_SetConfig+0x69c>)
 810544c:	681b      	ldr	r3, [r3, #0]
 810544e:	08db      	lsrs	r3, r3, #3
 8105450:	f003 0303 	and.w	r3, r3, #3
 8105454:	4a07      	ldr	r2, [pc, #28]	; (8105474 <UART_SetConfig+0x6ac>)
 8105456:	fa22 f303 	lsr.w	r3, r2, r3
 810545a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810545c:	e01c      	b.n	8105498 <UART_SetConfig+0x6d0>
 810545e:	bf00      	nop
 8105460:	40011400 	.word	0x40011400
 8105464:	58024400 	.word	0x58024400
 8105468:	40007800 	.word	0x40007800
 810546c:	40007c00 	.word	0x40007c00
 8105470:	58000c00 	.word	0x58000c00
 8105474:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8105478:	4b9d      	ldr	r3, [pc, #628]	; (81056f0 <UART_SetConfig+0x928>)
 810547a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810547c:	e00c      	b.n	8105498 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810547e:	4b9d      	ldr	r3, [pc, #628]	; (81056f4 <UART_SetConfig+0x92c>)
 8105480:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105482:	e009      	b.n	8105498 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8105484:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8105488:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810548a:	e005      	b.n	8105498 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 810548c:	2300      	movs	r3, #0
 810548e:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8105490:	2301      	movs	r3, #1
 8105492:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8105496:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8105498:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810549a:	2b00      	cmp	r3, #0
 810549c:	f000 81de 	beq.w	810585c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 81054a0:	697b      	ldr	r3, [r7, #20]
 81054a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81054a4:	4a94      	ldr	r2, [pc, #592]	; (81056f8 <UART_SetConfig+0x930>)
 81054a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81054aa:	461a      	mov	r2, r3
 81054ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81054ae:	fbb3 f3f2 	udiv	r3, r3, r2
 81054b2:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81054b4:	697b      	ldr	r3, [r7, #20]
 81054b6:	685a      	ldr	r2, [r3, #4]
 81054b8:	4613      	mov	r3, r2
 81054ba:	005b      	lsls	r3, r3, #1
 81054bc:	4413      	add	r3, r2
 81054be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 81054c0:	429a      	cmp	r2, r3
 81054c2:	d305      	bcc.n	81054d0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 81054c4:	697b      	ldr	r3, [r7, #20]
 81054c6:	685b      	ldr	r3, [r3, #4]
 81054c8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81054ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 81054cc:	429a      	cmp	r2, r3
 81054ce:	d903      	bls.n	81054d8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 81054d0:	2301      	movs	r3, #1
 81054d2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 81054d6:	e1c1      	b.n	810585c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81054d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81054da:	2200      	movs	r2, #0
 81054dc:	60bb      	str	r3, [r7, #8]
 81054de:	60fa      	str	r2, [r7, #12]
 81054e0:	697b      	ldr	r3, [r7, #20]
 81054e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81054e4:	4a84      	ldr	r2, [pc, #528]	; (81056f8 <UART_SetConfig+0x930>)
 81054e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81054ea:	b29b      	uxth	r3, r3
 81054ec:	2200      	movs	r2, #0
 81054ee:	603b      	str	r3, [r7, #0]
 81054f0:	607a      	str	r2, [r7, #4]
 81054f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 81054f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 81054fa:	f7fb fc4d 	bl	8100d98 <__aeabi_uldivmod>
 81054fe:	4602      	mov	r2, r0
 8105500:	460b      	mov	r3, r1
 8105502:	4610      	mov	r0, r2
 8105504:	4619      	mov	r1, r3
 8105506:	f04f 0200 	mov.w	r2, #0
 810550a:	f04f 0300 	mov.w	r3, #0
 810550e:	020b      	lsls	r3, r1, #8
 8105510:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8105514:	0202      	lsls	r2, r0, #8
 8105516:	6979      	ldr	r1, [r7, #20]
 8105518:	6849      	ldr	r1, [r1, #4]
 810551a:	0849      	lsrs	r1, r1, #1
 810551c:	2000      	movs	r0, #0
 810551e:	460c      	mov	r4, r1
 8105520:	4605      	mov	r5, r0
 8105522:	eb12 0804 	adds.w	r8, r2, r4
 8105526:	eb43 0905 	adc.w	r9, r3, r5
 810552a:	697b      	ldr	r3, [r7, #20]
 810552c:	685b      	ldr	r3, [r3, #4]
 810552e:	2200      	movs	r2, #0
 8105530:	469a      	mov	sl, r3
 8105532:	4693      	mov	fp, r2
 8105534:	4652      	mov	r2, sl
 8105536:	465b      	mov	r3, fp
 8105538:	4640      	mov	r0, r8
 810553a:	4649      	mov	r1, r9
 810553c:	f7fb fc2c 	bl	8100d98 <__aeabi_uldivmod>
 8105540:	4602      	mov	r2, r0
 8105542:	460b      	mov	r3, r1
 8105544:	4613      	mov	r3, r2
 8105546:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8105548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810554a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810554e:	d308      	bcc.n	8105562 <UART_SetConfig+0x79a>
 8105550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105552:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8105556:	d204      	bcs.n	8105562 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8105558:	697b      	ldr	r3, [r7, #20]
 810555a:	681b      	ldr	r3, [r3, #0]
 810555c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 810555e:	60da      	str	r2, [r3, #12]
 8105560:	e17c      	b.n	810585c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8105562:	2301      	movs	r3, #1
 8105564:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8105568:	e178      	b.n	810585c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 810556a:	697b      	ldr	r3, [r7, #20]
 810556c:	69db      	ldr	r3, [r3, #28]
 810556e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8105572:	f040 80c5 	bne.w	8105700 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8105576:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 810557a:	2b20      	cmp	r3, #32
 810557c:	dc48      	bgt.n	8105610 <UART_SetConfig+0x848>
 810557e:	2b00      	cmp	r3, #0
 8105580:	db7b      	blt.n	810567a <UART_SetConfig+0x8b2>
 8105582:	2b20      	cmp	r3, #32
 8105584:	d879      	bhi.n	810567a <UART_SetConfig+0x8b2>
 8105586:	a201      	add	r2, pc, #4	; (adr r2, 810558c <UART_SetConfig+0x7c4>)
 8105588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810558c:	08105617 	.word	0x08105617
 8105590:	0810561f 	.word	0x0810561f
 8105594:	0810567b 	.word	0x0810567b
 8105598:	0810567b 	.word	0x0810567b
 810559c:	08105627 	.word	0x08105627
 81055a0:	0810567b 	.word	0x0810567b
 81055a4:	0810567b 	.word	0x0810567b
 81055a8:	0810567b 	.word	0x0810567b
 81055ac:	08105637 	.word	0x08105637
 81055b0:	0810567b 	.word	0x0810567b
 81055b4:	0810567b 	.word	0x0810567b
 81055b8:	0810567b 	.word	0x0810567b
 81055bc:	0810567b 	.word	0x0810567b
 81055c0:	0810567b 	.word	0x0810567b
 81055c4:	0810567b 	.word	0x0810567b
 81055c8:	0810567b 	.word	0x0810567b
 81055cc:	08105647 	.word	0x08105647
 81055d0:	0810567b 	.word	0x0810567b
 81055d4:	0810567b 	.word	0x0810567b
 81055d8:	0810567b 	.word	0x0810567b
 81055dc:	0810567b 	.word	0x0810567b
 81055e0:	0810567b 	.word	0x0810567b
 81055e4:	0810567b 	.word	0x0810567b
 81055e8:	0810567b 	.word	0x0810567b
 81055ec:	0810567b 	.word	0x0810567b
 81055f0:	0810567b 	.word	0x0810567b
 81055f4:	0810567b 	.word	0x0810567b
 81055f8:	0810567b 	.word	0x0810567b
 81055fc:	0810567b 	.word	0x0810567b
 8105600:	0810567b 	.word	0x0810567b
 8105604:	0810567b 	.word	0x0810567b
 8105608:	0810567b 	.word	0x0810567b
 810560c:	0810566d 	.word	0x0810566d
 8105610:	2b40      	cmp	r3, #64	; 0x40
 8105612:	d02e      	beq.n	8105672 <UART_SetConfig+0x8aa>
 8105614:	e031      	b.n	810567a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8105616:	f7fc fecb 	bl	81023b0 <HAL_RCC_GetPCLK1Freq>
 810561a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 810561c:	e033      	b.n	8105686 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810561e:	f7fc fedd 	bl	81023dc <HAL_RCC_GetPCLK2Freq>
 8105622:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8105624:	e02f      	b.n	8105686 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105626:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810562a:	4618      	mov	r0, r3
 810562c:	f7fd fe48 	bl	81032c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8105630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105632:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105634:	e027      	b.n	8105686 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105636:	f107 0318 	add.w	r3, r7, #24
 810563a:	4618      	mov	r0, r3
 810563c:	f7fd ff94 	bl	8103568 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8105640:	69fb      	ldr	r3, [r7, #28]
 8105642:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105644:	e01f      	b.n	8105686 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105646:	4b2d      	ldr	r3, [pc, #180]	; (81056fc <UART_SetConfig+0x934>)
 8105648:	681b      	ldr	r3, [r3, #0]
 810564a:	f003 0320 	and.w	r3, r3, #32
 810564e:	2b00      	cmp	r3, #0
 8105650:	d009      	beq.n	8105666 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8105652:	4b2a      	ldr	r3, [pc, #168]	; (81056fc <UART_SetConfig+0x934>)
 8105654:	681b      	ldr	r3, [r3, #0]
 8105656:	08db      	lsrs	r3, r3, #3
 8105658:	f003 0303 	and.w	r3, r3, #3
 810565c:	4a24      	ldr	r2, [pc, #144]	; (81056f0 <UART_SetConfig+0x928>)
 810565e:	fa22 f303 	lsr.w	r3, r2, r3
 8105662:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8105664:	e00f      	b.n	8105686 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8105666:	4b22      	ldr	r3, [pc, #136]	; (81056f0 <UART_SetConfig+0x928>)
 8105668:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810566a:	e00c      	b.n	8105686 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810566c:	4b21      	ldr	r3, [pc, #132]	; (81056f4 <UART_SetConfig+0x92c>)
 810566e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105670:	e009      	b.n	8105686 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8105672:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8105676:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105678:	e005      	b.n	8105686 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 810567a:	2300      	movs	r3, #0
 810567c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 810567e:	2301      	movs	r3, #1
 8105680:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8105684:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8105686:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105688:	2b00      	cmp	r3, #0
 810568a:	f000 80e7 	beq.w	810585c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810568e:	697b      	ldr	r3, [r7, #20]
 8105690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105692:	4a19      	ldr	r2, [pc, #100]	; (81056f8 <UART_SetConfig+0x930>)
 8105694:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8105698:	461a      	mov	r2, r3
 810569a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810569c:	fbb3 f3f2 	udiv	r3, r3, r2
 81056a0:	005a      	lsls	r2, r3, #1
 81056a2:	697b      	ldr	r3, [r7, #20]
 81056a4:	685b      	ldr	r3, [r3, #4]
 81056a6:	085b      	lsrs	r3, r3, #1
 81056a8:	441a      	add	r2, r3
 81056aa:	697b      	ldr	r3, [r7, #20]
 81056ac:	685b      	ldr	r3, [r3, #4]
 81056ae:	fbb2 f3f3 	udiv	r3, r2, r3
 81056b2:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 81056b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81056b6:	2b0f      	cmp	r3, #15
 81056b8:	d916      	bls.n	81056e8 <UART_SetConfig+0x920>
 81056ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81056bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81056c0:	d212      	bcs.n	81056e8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 81056c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81056c4:	b29b      	uxth	r3, r3
 81056c6:	f023 030f 	bic.w	r3, r3, #15
 81056ca:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 81056cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81056ce:	085b      	lsrs	r3, r3, #1
 81056d0:	b29b      	uxth	r3, r3
 81056d2:	f003 0307 	and.w	r3, r3, #7
 81056d6:	b29a      	uxth	r2, r3
 81056d8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 81056da:	4313      	orrs	r3, r2
 81056dc:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 81056de:	697b      	ldr	r3, [r7, #20]
 81056e0:	681b      	ldr	r3, [r3, #0]
 81056e2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 81056e4:	60da      	str	r2, [r3, #12]
 81056e6:	e0b9      	b.n	810585c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 81056e8:	2301      	movs	r3, #1
 81056ea:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 81056ee:	e0b5      	b.n	810585c <UART_SetConfig+0xa94>
 81056f0:	03d09000 	.word	0x03d09000
 81056f4:	003d0900 	.word	0x003d0900
 81056f8:	0810a778 	.word	0x0810a778
 81056fc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8105700:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8105704:	2b20      	cmp	r3, #32
 8105706:	dc49      	bgt.n	810579c <UART_SetConfig+0x9d4>
 8105708:	2b00      	cmp	r3, #0
 810570a:	db7c      	blt.n	8105806 <UART_SetConfig+0xa3e>
 810570c:	2b20      	cmp	r3, #32
 810570e:	d87a      	bhi.n	8105806 <UART_SetConfig+0xa3e>
 8105710:	a201      	add	r2, pc, #4	; (adr r2, 8105718 <UART_SetConfig+0x950>)
 8105712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105716:	bf00      	nop
 8105718:	081057a3 	.word	0x081057a3
 810571c:	081057ab 	.word	0x081057ab
 8105720:	08105807 	.word	0x08105807
 8105724:	08105807 	.word	0x08105807
 8105728:	081057b3 	.word	0x081057b3
 810572c:	08105807 	.word	0x08105807
 8105730:	08105807 	.word	0x08105807
 8105734:	08105807 	.word	0x08105807
 8105738:	081057c3 	.word	0x081057c3
 810573c:	08105807 	.word	0x08105807
 8105740:	08105807 	.word	0x08105807
 8105744:	08105807 	.word	0x08105807
 8105748:	08105807 	.word	0x08105807
 810574c:	08105807 	.word	0x08105807
 8105750:	08105807 	.word	0x08105807
 8105754:	08105807 	.word	0x08105807
 8105758:	081057d3 	.word	0x081057d3
 810575c:	08105807 	.word	0x08105807
 8105760:	08105807 	.word	0x08105807
 8105764:	08105807 	.word	0x08105807
 8105768:	08105807 	.word	0x08105807
 810576c:	08105807 	.word	0x08105807
 8105770:	08105807 	.word	0x08105807
 8105774:	08105807 	.word	0x08105807
 8105778:	08105807 	.word	0x08105807
 810577c:	08105807 	.word	0x08105807
 8105780:	08105807 	.word	0x08105807
 8105784:	08105807 	.word	0x08105807
 8105788:	08105807 	.word	0x08105807
 810578c:	08105807 	.word	0x08105807
 8105790:	08105807 	.word	0x08105807
 8105794:	08105807 	.word	0x08105807
 8105798:	081057f9 	.word	0x081057f9
 810579c:	2b40      	cmp	r3, #64	; 0x40
 810579e:	d02e      	beq.n	81057fe <UART_SetConfig+0xa36>
 81057a0:	e031      	b.n	8105806 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 81057a2:	f7fc fe05 	bl	81023b0 <HAL_RCC_GetPCLK1Freq>
 81057a6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 81057a8:	e033      	b.n	8105812 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 81057aa:	f7fc fe17 	bl	81023dc <HAL_RCC_GetPCLK2Freq>
 81057ae:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 81057b0:	e02f      	b.n	8105812 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81057b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81057b6:	4618      	mov	r0, r3
 81057b8:	f7fd fd82 	bl	81032c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 81057bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81057be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81057c0:	e027      	b.n	8105812 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81057c2:	f107 0318 	add.w	r3, r7, #24
 81057c6:	4618      	mov	r0, r3
 81057c8:	f7fd fece 	bl	8103568 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 81057cc:	69fb      	ldr	r3, [r7, #28]
 81057ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81057d0:	e01f      	b.n	8105812 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81057d2:	4b2d      	ldr	r3, [pc, #180]	; (8105888 <UART_SetConfig+0xac0>)
 81057d4:	681b      	ldr	r3, [r3, #0]
 81057d6:	f003 0320 	and.w	r3, r3, #32
 81057da:	2b00      	cmp	r3, #0
 81057dc:	d009      	beq.n	81057f2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 81057de:	4b2a      	ldr	r3, [pc, #168]	; (8105888 <UART_SetConfig+0xac0>)
 81057e0:	681b      	ldr	r3, [r3, #0]
 81057e2:	08db      	lsrs	r3, r3, #3
 81057e4:	f003 0303 	and.w	r3, r3, #3
 81057e8:	4a28      	ldr	r2, [pc, #160]	; (810588c <UART_SetConfig+0xac4>)
 81057ea:	fa22 f303 	lsr.w	r3, r2, r3
 81057ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 81057f0:	e00f      	b.n	8105812 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 81057f2:	4b26      	ldr	r3, [pc, #152]	; (810588c <UART_SetConfig+0xac4>)
 81057f4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81057f6:	e00c      	b.n	8105812 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81057f8:	4b25      	ldr	r3, [pc, #148]	; (8105890 <UART_SetConfig+0xac8>)
 81057fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81057fc:	e009      	b.n	8105812 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81057fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8105802:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105804:	e005      	b.n	8105812 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8105806:	2300      	movs	r3, #0
 8105808:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 810580a:	2301      	movs	r3, #1
 810580c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8105810:	bf00      	nop
    }

    if (pclk != 0U)
 8105812:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105814:	2b00      	cmp	r3, #0
 8105816:	d021      	beq.n	810585c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8105818:	697b      	ldr	r3, [r7, #20]
 810581a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810581c:	4a1d      	ldr	r2, [pc, #116]	; (8105894 <UART_SetConfig+0xacc>)
 810581e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8105822:	461a      	mov	r2, r3
 8105824:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105826:	fbb3 f2f2 	udiv	r2, r3, r2
 810582a:	697b      	ldr	r3, [r7, #20]
 810582c:	685b      	ldr	r3, [r3, #4]
 810582e:	085b      	lsrs	r3, r3, #1
 8105830:	441a      	add	r2, r3
 8105832:	697b      	ldr	r3, [r7, #20]
 8105834:	685b      	ldr	r3, [r3, #4]
 8105836:	fbb2 f3f3 	udiv	r3, r2, r3
 810583a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 810583c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810583e:	2b0f      	cmp	r3, #15
 8105840:	d909      	bls.n	8105856 <UART_SetConfig+0xa8e>
 8105842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105844:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105848:	d205      	bcs.n	8105856 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 810584a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810584c:	b29a      	uxth	r2, r3
 810584e:	697b      	ldr	r3, [r7, #20]
 8105850:	681b      	ldr	r3, [r3, #0]
 8105852:	60da      	str	r2, [r3, #12]
 8105854:	e002      	b.n	810585c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8105856:	2301      	movs	r3, #1
 8105858:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 810585c:	697b      	ldr	r3, [r7, #20]
 810585e:	2201      	movs	r2, #1
 8105860:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8105864:	697b      	ldr	r3, [r7, #20]
 8105866:	2201      	movs	r2, #1
 8105868:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 810586c:	697b      	ldr	r3, [r7, #20]
 810586e:	2200      	movs	r2, #0
 8105870:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8105872:	697b      	ldr	r3, [r7, #20]
 8105874:	2200      	movs	r2, #0
 8105876:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8105878:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 810587c:	4618      	mov	r0, r3
 810587e:	3748      	adds	r7, #72	; 0x48
 8105880:	46bd      	mov	sp, r7
 8105882:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8105886:	bf00      	nop
 8105888:	58024400 	.word	0x58024400
 810588c:	03d09000 	.word	0x03d09000
 8105890:	003d0900 	.word	0x003d0900
 8105894:	0810a778 	.word	0x0810a778

08105898 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8105898:	b480      	push	{r7}
 810589a:	b083      	sub	sp, #12
 810589c:	af00      	add	r7, sp, #0
 810589e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 81058a0:	687b      	ldr	r3, [r7, #4]
 81058a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81058a4:	f003 0301 	and.w	r3, r3, #1
 81058a8:	2b00      	cmp	r3, #0
 81058aa:	d00a      	beq.n	81058c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 81058ac:	687b      	ldr	r3, [r7, #4]
 81058ae:	681b      	ldr	r3, [r3, #0]
 81058b0:	685b      	ldr	r3, [r3, #4]
 81058b2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 81058b6:	687b      	ldr	r3, [r7, #4]
 81058b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81058ba:	687b      	ldr	r3, [r7, #4]
 81058bc:	681b      	ldr	r3, [r3, #0]
 81058be:	430a      	orrs	r2, r1
 81058c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 81058c2:	687b      	ldr	r3, [r7, #4]
 81058c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81058c6:	f003 0302 	and.w	r3, r3, #2
 81058ca:	2b00      	cmp	r3, #0
 81058cc:	d00a      	beq.n	81058e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 81058ce:	687b      	ldr	r3, [r7, #4]
 81058d0:	681b      	ldr	r3, [r3, #0]
 81058d2:	685b      	ldr	r3, [r3, #4]
 81058d4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 81058d8:	687b      	ldr	r3, [r7, #4]
 81058da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81058dc:	687b      	ldr	r3, [r7, #4]
 81058de:	681b      	ldr	r3, [r3, #0]
 81058e0:	430a      	orrs	r2, r1
 81058e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 81058e4:	687b      	ldr	r3, [r7, #4]
 81058e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81058e8:	f003 0304 	and.w	r3, r3, #4
 81058ec:	2b00      	cmp	r3, #0
 81058ee:	d00a      	beq.n	8105906 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 81058f0:	687b      	ldr	r3, [r7, #4]
 81058f2:	681b      	ldr	r3, [r3, #0]
 81058f4:	685b      	ldr	r3, [r3, #4]
 81058f6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 81058fa:	687b      	ldr	r3, [r7, #4]
 81058fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 81058fe:	687b      	ldr	r3, [r7, #4]
 8105900:	681b      	ldr	r3, [r3, #0]
 8105902:	430a      	orrs	r2, r1
 8105904:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8105906:	687b      	ldr	r3, [r7, #4]
 8105908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810590a:	f003 0308 	and.w	r3, r3, #8
 810590e:	2b00      	cmp	r3, #0
 8105910:	d00a      	beq.n	8105928 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8105912:	687b      	ldr	r3, [r7, #4]
 8105914:	681b      	ldr	r3, [r3, #0]
 8105916:	685b      	ldr	r3, [r3, #4]
 8105918:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 810591c:	687b      	ldr	r3, [r7, #4]
 810591e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8105920:	687b      	ldr	r3, [r7, #4]
 8105922:	681b      	ldr	r3, [r3, #0]
 8105924:	430a      	orrs	r2, r1
 8105926:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8105928:	687b      	ldr	r3, [r7, #4]
 810592a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810592c:	f003 0310 	and.w	r3, r3, #16
 8105930:	2b00      	cmp	r3, #0
 8105932:	d00a      	beq.n	810594a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8105934:	687b      	ldr	r3, [r7, #4]
 8105936:	681b      	ldr	r3, [r3, #0]
 8105938:	689b      	ldr	r3, [r3, #8]
 810593a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 810593e:	687b      	ldr	r3, [r7, #4]
 8105940:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8105942:	687b      	ldr	r3, [r7, #4]
 8105944:	681b      	ldr	r3, [r3, #0]
 8105946:	430a      	orrs	r2, r1
 8105948:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 810594a:	687b      	ldr	r3, [r7, #4]
 810594c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810594e:	f003 0320 	and.w	r3, r3, #32
 8105952:	2b00      	cmp	r3, #0
 8105954:	d00a      	beq.n	810596c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8105956:	687b      	ldr	r3, [r7, #4]
 8105958:	681b      	ldr	r3, [r3, #0]
 810595a:	689b      	ldr	r3, [r3, #8]
 810595c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8105960:	687b      	ldr	r3, [r7, #4]
 8105962:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8105964:	687b      	ldr	r3, [r7, #4]
 8105966:	681b      	ldr	r3, [r3, #0]
 8105968:	430a      	orrs	r2, r1
 810596a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 810596c:	687b      	ldr	r3, [r7, #4]
 810596e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105970:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8105974:	2b00      	cmp	r3, #0
 8105976:	d01a      	beq.n	81059ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8105978:	687b      	ldr	r3, [r7, #4]
 810597a:	681b      	ldr	r3, [r3, #0]
 810597c:	685b      	ldr	r3, [r3, #4]
 810597e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8105982:	687b      	ldr	r3, [r7, #4]
 8105984:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8105986:	687b      	ldr	r3, [r7, #4]
 8105988:	681b      	ldr	r3, [r3, #0]
 810598a:	430a      	orrs	r2, r1
 810598c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 810598e:	687b      	ldr	r3, [r7, #4]
 8105990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105992:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8105996:	d10a      	bne.n	81059ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8105998:	687b      	ldr	r3, [r7, #4]
 810599a:	681b      	ldr	r3, [r3, #0]
 810599c:	685b      	ldr	r3, [r3, #4]
 810599e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 81059a2:	687b      	ldr	r3, [r7, #4]
 81059a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 81059a6:	687b      	ldr	r3, [r7, #4]
 81059a8:	681b      	ldr	r3, [r3, #0]
 81059aa:	430a      	orrs	r2, r1
 81059ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 81059ae:	687b      	ldr	r3, [r7, #4]
 81059b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81059b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81059b6:	2b00      	cmp	r3, #0
 81059b8:	d00a      	beq.n	81059d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 81059ba:	687b      	ldr	r3, [r7, #4]
 81059bc:	681b      	ldr	r3, [r3, #0]
 81059be:	685b      	ldr	r3, [r3, #4]
 81059c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 81059c4:	687b      	ldr	r3, [r7, #4]
 81059c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 81059c8:	687b      	ldr	r3, [r7, #4]
 81059ca:	681b      	ldr	r3, [r3, #0]
 81059cc:	430a      	orrs	r2, r1
 81059ce:	605a      	str	r2, [r3, #4]
  }
}
 81059d0:	bf00      	nop
 81059d2:	370c      	adds	r7, #12
 81059d4:	46bd      	mov	sp, r7
 81059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81059da:	4770      	bx	lr

081059dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 81059dc:	b580      	push	{r7, lr}
 81059de:	b086      	sub	sp, #24
 81059e0:	af02      	add	r7, sp, #8
 81059e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 81059e4:	687b      	ldr	r3, [r7, #4]
 81059e6:	2200      	movs	r2, #0
 81059e8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 81059ec:	f7fb ffe6 	bl	81019bc <HAL_GetTick>
 81059f0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 81059f2:	687b      	ldr	r3, [r7, #4]
 81059f4:	681b      	ldr	r3, [r3, #0]
 81059f6:	681b      	ldr	r3, [r3, #0]
 81059f8:	f003 0308 	and.w	r3, r3, #8
 81059fc:	2b08      	cmp	r3, #8
 81059fe:	d10e      	bne.n	8105a1e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8105a00:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8105a04:	9300      	str	r3, [sp, #0]
 8105a06:	68fb      	ldr	r3, [r7, #12]
 8105a08:	2200      	movs	r2, #0
 8105a0a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8105a0e:	6878      	ldr	r0, [r7, #4]
 8105a10:	f000 f82f 	bl	8105a72 <UART_WaitOnFlagUntilTimeout>
 8105a14:	4603      	mov	r3, r0
 8105a16:	2b00      	cmp	r3, #0
 8105a18:	d001      	beq.n	8105a1e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8105a1a:	2303      	movs	r3, #3
 8105a1c:	e025      	b.n	8105a6a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8105a1e:	687b      	ldr	r3, [r7, #4]
 8105a20:	681b      	ldr	r3, [r3, #0]
 8105a22:	681b      	ldr	r3, [r3, #0]
 8105a24:	f003 0304 	and.w	r3, r3, #4
 8105a28:	2b04      	cmp	r3, #4
 8105a2a:	d10e      	bne.n	8105a4a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8105a2c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8105a30:	9300      	str	r3, [sp, #0]
 8105a32:	68fb      	ldr	r3, [r7, #12]
 8105a34:	2200      	movs	r2, #0
 8105a36:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8105a3a:	6878      	ldr	r0, [r7, #4]
 8105a3c:	f000 f819 	bl	8105a72 <UART_WaitOnFlagUntilTimeout>
 8105a40:	4603      	mov	r3, r0
 8105a42:	2b00      	cmp	r3, #0
 8105a44:	d001      	beq.n	8105a4a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8105a46:	2303      	movs	r3, #3
 8105a48:	e00f      	b.n	8105a6a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8105a4a:	687b      	ldr	r3, [r7, #4]
 8105a4c:	2220      	movs	r2, #32
 8105a4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8105a52:	687b      	ldr	r3, [r7, #4]
 8105a54:	2220      	movs	r2, #32
 8105a56:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8105a5a:	687b      	ldr	r3, [r7, #4]
 8105a5c:	2200      	movs	r2, #0
 8105a5e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8105a60:	687b      	ldr	r3, [r7, #4]
 8105a62:	2200      	movs	r2, #0
 8105a64:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8105a68:	2300      	movs	r3, #0
}
 8105a6a:	4618      	mov	r0, r3
 8105a6c:	3710      	adds	r7, #16
 8105a6e:	46bd      	mov	sp, r7
 8105a70:	bd80      	pop	{r7, pc}

08105a72 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8105a72:	b580      	push	{r7, lr}
 8105a74:	b09c      	sub	sp, #112	; 0x70
 8105a76:	af00      	add	r7, sp, #0
 8105a78:	60f8      	str	r0, [r7, #12]
 8105a7a:	60b9      	str	r1, [r7, #8]
 8105a7c:	603b      	str	r3, [r7, #0]
 8105a7e:	4613      	mov	r3, r2
 8105a80:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8105a82:	e0a9      	b.n	8105bd8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8105a84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8105a86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105a8a:	f000 80a5 	beq.w	8105bd8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8105a8e:	f7fb ff95 	bl	81019bc <HAL_GetTick>
 8105a92:	4602      	mov	r2, r0
 8105a94:	683b      	ldr	r3, [r7, #0]
 8105a96:	1ad3      	subs	r3, r2, r3
 8105a98:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8105a9a:	429a      	cmp	r2, r3
 8105a9c:	d302      	bcc.n	8105aa4 <UART_WaitOnFlagUntilTimeout+0x32>
 8105a9e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8105aa0:	2b00      	cmp	r3, #0
 8105aa2:	d140      	bne.n	8105b26 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8105aa4:	68fb      	ldr	r3, [r7, #12]
 8105aa6:	681b      	ldr	r3, [r3, #0]
 8105aa8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8105aaa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8105aac:	e853 3f00 	ldrex	r3, [r3]
 8105ab0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8105ab2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8105ab4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8105ab8:	667b      	str	r3, [r7, #100]	; 0x64
 8105aba:	68fb      	ldr	r3, [r7, #12]
 8105abc:	681b      	ldr	r3, [r3, #0]
 8105abe:	461a      	mov	r2, r3
 8105ac0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8105ac2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8105ac4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8105ac6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8105ac8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8105aca:	e841 2300 	strex	r3, r2, [r1]
 8105ace:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8105ad0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8105ad2:	2b00      	cmp	r3, #0
 8105ad4:	d1e6      	bne.n	8105aa4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8105ad6:	68fb      	ldr	r3, [r7, #12]
 8105ad8:	681b      	ldr	r3, [r3, #0]
 8105ada:	3308      	adds	r3, #8
 8105adc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8105ade:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105ae0:	e853 3f00 	ldrex	r3, [r3]
 8105ae4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8105ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105ae8:	f023 0301 	bic.w	r3, r3, #1
 8105aec:	663b      	str	r3, [r7, #96]	; 0x60
 8105aee:	68fb      	ldr	r3, [r7, #12]
 8105af0:	681b      	ldr	r3, [r3, #0]
 8105af2:	3308      	adds	r3, #8
 8105af4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8105af6:	64ba      	str	r2, [r7, #72]	; 0x48
 8105af8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8105afa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8105afc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8105afe:	e841 2300 	strex	r3, r2, [r1]
 8105b02:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8105b04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8105b06:	2b00      	cmp	r3, #0
 8105b08:	d1e5      	bne.n	8105ad6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8105b0a:	68fb      	ldr	r3, [r7, #12]
 8105b0c:	2220      	movs	r2, #32
 8105b0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8105b12:	68fb      	ldr	r3, [r7, #12]
 8105b14:	2220      	movs	r2, #32
 8105b16:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8105b1a:	68fb      	ldr	r3, [r7, #12]
 8105b1c:	2200      	movs	r2, #0
 8105b1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8105b22:	2303      	movs	r3, #3
 8105b24:	e069      	b.n	8105bfa <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8105b26:	68fb      	ldr	r3, [r7, #12]
 8105b28:	681b      	ldr	r3, [r3, #0]
 8105b2a:	681b      	ldr	r3, [r3, #0]
 8105b2c:	f003 0304 	and.w	r3, r3, #4
 8105b30:	2b00      	cmp	r3, #0
 8105b32:	d051      	beq.n	8105bd8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8105b34:	68fb      	ldr	r3, [r7, #12]
 8105b36:	681b      	ldr	r3, [r3, #0]
 8105b38:	69db      	ldr	r3, [r3, #28]
 8105b3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8105b3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8105b42:	d149      	bne.n	8105bd8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8105b44:	68fb      	ldr	r3, [r7, #12]
 8105b46:	681b      	ldr	r3, [r3, #0]
 8105b48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8105b4c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8105b4e:	68fb      	ldr	r3, [r7, #12]
 8105b50:	681b      	ldr	r3, [r3, #0]
 8105b52:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8105b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105b56:	e853 3f00 	ldrex	r3, [r3]
 8105b5a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8105b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8105b5e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8105b62:	66fb      	str	r3, [r7, #108]	; 0x6c
 8105b64:	68fb      	ldr	r3, [r7, #12]
 8105b66:	681b      	ldr	r3, [r3, #0]
 8105b68:	461a      	mov	r2, r3
 8105b6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8105b6c:	637b      	str	r3, [r7, #52]	; 0x34
 8105b6e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8105b70:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8105b72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8105b74:	e841 2300 	strex	r3, r2, [r1]
 8105b78:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8105b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8105b7c:	2b00      	cmp	r3, #0
 8105b7e:	d1e6      	bne.n	8105b4e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8105b80:	68fb      	ldr	r3, [r7, #12]
 8105b82:	681b      	ldr	r3, [r3, #0]
 8105b84:	3308      	adds	r3, #8
 8105b86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8105b88:	697b      	ldr	r3, [r7, #20]
 8105b8a:	e853 3f00 	ldrex	r3, [r3]
 8105b8e:	613b      	str	r3, [r7, #16]
   return(result);
 8105b90:	693b      	ldr	r3, [r7, #16]
 8105b92:	f023 0301 	bic.w	r3, r3, #1
 8105b96:	66bb      	str	r3, [r7, #104]	; 0x68
 8105b98:	68fb      	ldr	r3, [r7, #12]
 8105b9a:	681b      	ldr	r3, [r3, #0]
 8105b9c:	3308      	adds	r3, #8
 8105b9e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8105ba0:	623a      	str	r2, [r7, #32]
 8105ba2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8105ba4:	69f9      	ldr	r1, [r7, #28]
 8105ba6:	6a3a      	ldr	r2, [r7, #32]
 8105ba8:	e841 2300 	strex	r3, r2, [r1]
 8105bac:	61bb      	str	r3, [r7, #24]
   return(result);
 8105bae:	69bb      	ldr	r3, [r7, #24]
 8105bb0:	2b00      	cmp	r3, #0
 8105bb2:	d1e5      	bne.n	8105b80 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8105bb4:	68fb      	ldr	r3, [r7, #12]
 8105bb6:	2220      	movs	r2, #32
 8105bb8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8105bbc:	68fb      	ldr	r3, [r7, #12]
 8105bbe:	2220      	movs	r2, #32
 8105bc0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8105bc4:	68fb      	ldr	r3, [r7, #12]
 8105bc6:	2220      	movs	r2, #32
 8105bc8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8105bcc:	68fb      	ldr	r3, [r7, #12]
 8105bce:	2200      	movs	r2, #0
 8105bd0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8105bd4:	2303      	movs	r3, #3
 8105bd6:	e010      	b.n	8105bfa <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8105bd8:	68fb      	ldr	r3, [r7, #12]
 8105bda:	681b      	ldr	r3, [r3, #0]
 8105bdc:	69da      	ldr	r2, [r3, #28]
 8105bde:	68bb      	ldr	r3, [r7, #8]
 8105be0:	4013      	ands	r3, r2
 8105be2:	68ba      	ldr	r2, [r7, #8]
 8105be4:	429a      	cmp	r2, r3
 8105be6:	bf0c      	ite	eq
 8105be8:	2301      	moveq	r3, #1
 8105bea:	2300      	movne	r3, #0
 8105bec:	b2db      	uxtb	r3, r3
 8105bee:	461a      	mov	r2, r3
 8105bf0:	79fb      	ldrb	r3, [r7, #7]
 8105bf2:	429a      	cmp	r2, r3
 8105bf4:	f43f af46 	beq.w	8105a84 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8105bf8:	2300      	movs	r3, #0
}
 8105bfa:	4618      	mov	r0, r3
 8105bfc:	3770      	adds	r7, #112	; 0x70
 8105bfe:	46bd      	mov	sp, r7
 8105c00:	bd80      	pop	{r7, pc}

08105c02 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8105c02:	b480      	push	{r7}
 8105c04:	b085      	sub	sp, #20
 8105c06:	af00      	add	r7, sp, #0
 8105c08:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8105c0a:	687b      	ldr	r3, [r7, #4]
 8105c0c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8105c10:	2b01      	cmp	r3, #1
 8105c12:	d101      	bne.n	8105c18 <HAL_UARTEx_DisableFifoMode+0x16>
 8105c14:	2302      	movs	r3, #2
 8105c16:	e027      	b.n	8105c68 <HAL_UARTEx_DisableFifoMode+0x66>
 8105c18:	687b      	ldr	r3, [r7, #4]
 8105c1a:	2201      	movs	r2, #1
 8105c1c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8105c20:	687b      	ldr	r3, [r7, #4]
 8105c22:	2224      	movs	r2, #36	; 0x24
 8105c24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8105c28:	687b      	ldr	r3, [r7, #4]
 8105c2a:	681b      	ldr	r3, [r3, #0]
 8105c2c:	681b      	ldr	r3, [r3, #0]
 8105c2e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8105c30:	687b      	ldr	r3, [r7, #4]
 8105c32:	681b      	ldr	r3, [r3, #0]
 8105c34:	681a      	ldr	r2, [r3, #0]
 8105c36:	687b      	ldr	r3, [r7, #4]
 8105c38:	681b      	ldr	r3, [r3, #0]
 8105c3a:	f022 0201 	bic.w	r2, r2, #1
 8105c3e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8105c40:	68fb      	ldr	r3, [r7, #12]
 8105c42:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8105c46:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8105c48:	687b      	ldr	r3, [r7, #4]
 8105c4a:	2200      	movs	r2, #0
 8105c4c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8105c4e:	687b      	ldr	r3, [r7, #4]
 8105c50:	681b      	ldr	r3, [r3, #0]
 8105c52:	68fa      	ldr	r2, [r7, #12]
 8105c54:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8105c56:	687b      	ldr	r3, [r7, #4]
 8105c58:	2220      	movs	r2, #32
 8105c5a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8105c5e:	687b      	ldr	r3, [r7, #4]
 8105c60:	2200      	movs	r2, #0
 8105c62:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8105c66:	2300      	movs	r3, #0
}
 8105c68:	4618      	mov	r0, r3
 8105c6a:	3714      	adds	r7, #20
 8105c6c:	46bd      	mov	sp, r7
 8105c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105c72:	4770      	bx	lr

08105c74 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8105c74:	b580      	push	{r7, lr}
 8105c76:	b084      	sub	sp, #16
 8105c78:	af00      	add	r7, sp, #0
 8105c7a:	6078      	str	r0, [r7, #4]
 8105c7c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8105c7e:	687b      	ldr	r3, [r7, #4]
 8105c80:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8105c84:	2b01      	cmp	r3, #1
 8105c86:	d101      	bne.n	8105c8c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8105c88:	2302      	movs	r3, #2
 8105c8a:	e02d      	b.n	8105ce8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8105c8c:	687b      	ldr	r3, [r7, #4]
 8105c8e:	2201      	movs	r2, #1
 8105c90:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8105c94:	687b      	ldr	r3, [r7, #4]
 8105c96:	2224      	movs	r2, #36	; 0x24
 8105c98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8105c9c:	687b      	ldr	r3, [r7, #4]
 8105c9e:	681b      	ldr	r3, [r3, #0]
 8105ca0:	681b      	ldr	r3, [r3, #0]
 8105ca2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8105ca4:	687b      	ldr	r3, [r7, #4]
 8105ca6:	681b      	ldr	r3, [r3, #0]
 8105ca8:	681a      	ldr	r2, [r3, #0]
 8105caa:	687b      	ldr	r3, [r7, #4]
 8105cac:	681b      	ldr	r3, [r3, #0]
 8105cae:	f022 0201 	bic.w	r2, r2, #1
 8105cb2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8105cb4:	687b      	ldr	r3, [r7, #4]
 8105cb6:	681b      	ldr	r3, [r3, #0]
 8105cb8:	689b      	ldr	r3, [r3, #8]
 8105cba:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8105cbe:	687b      	ldr	r3, [r7, #4]
 8105cc0:	681b      	ldr	r3, [r3, #0]
 8105cc2:	683a      	ldr	r2, [r7, #0]
 8105cc4:	430a      	orrs	r2, r1
 8105cc6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8105cc8:	6878      	ldr	r0, [r7, #4]
 8105cca:	f000 f84f 	bl	8105d6c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8105cce:	687b      	ldr	r3, [r7, #4]
 8105cd0:	681b      	ldr	r3, [r3, #0]
 8105cd2:	68fa      	ldr	r2, [r7, #12]
 8105cd4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8105cd6:	687b      	ldr	r3, [r7, #4]
 8105cd8:	2220      	movs	r2, #32
 8105cda:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8105cde:	687b      	ldr	r3, [r7, #4]
 8105ce0:	2200      	movs	r2, #0
 8105ce2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8105ce6:	2300      	movs	r3, #0
}
 8105ce8:	4618      	mov	r0, r3
 8105cea:	3710      	adds	r7, #16
 8105cec:	46bd      	mov	sp, r7
 8105cee:	bd80      	pop	{r7, pc}

08105cf0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8105cf0:	b580      	push	{r7, lr}
 8105cf2:	b084      	sub	sp, #16
 8105cf4:	af00      	add	r7, sp, #0
 8105cf6:	6078      	str	r0, [r7, #4]
 8105cf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8105cfa:	687b      	ldr	r3, [r7, #4]
 8105cfc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8105d00:	2b01      	cmp	r3, #1
 8105d02:	d101      	bne.n	8105d08 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8105d04:	2302      	movs	r3, #2
 8105d06:	e02d      	b.n	8105d64 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8105d08:	687b      	ldr	r3, [r7, #4]
 8105d0a:	2201      	movs	r2, #1
 8105d0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8105d10:	687b      	ldr	r3, [r7, #4]
 8105d12:	2224      	movs	r2, #36	; 0x24
 8105d14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8105d18:	687b      	ldr	r3, [r7, #4]
 8105d1a:	681b      	ldr	r3, [r3, #0]
 8105d1c:	681b      	ldr	r3, [r3, #0]
 8105d1e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8105d20:	687b      	ldr	r3, [r7, #4]
 8105d22:	681b      	ldr	r3, [r3, #0]
 8105d24:	681a      	ldr	r2, [r3, #0]
 8105d26:	687b      	ldr	r3, [r7, #4]
 8105d28:	681b      	ldr	r3, [r3, #0]
 8105d2a:	f022 0201 	bic.w	r2, r2, #1
 8105d2e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8105d30:	687b      	ldr	r3, [r7, #4]
 8105d32:	681b      	ldr	r3, [r3, #0]
 8105d34:	689b      	ldr	r3, [r3, #8]
 8105d36:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8105d3a:	687b      	ldr	r3, [r7, #4]
 8105d3c:	681b      	ldr	r3, [r3, #0]
 8105d3e:	683a      	ldr	r2, [r7, #0]
 8105d40:	430a      	orrs	r2, r1
 8105d42:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8105d44:	6878      	ldr	r0, [r7, #4]
 8105d46:	f000 f811 	bl	8105d6c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8105d4a:	687b      	ldr	r3, [r7, #4]
 8105d4c:	681b      	ldr	r3, [r3, #0]
 8105d4e:	68fa      	ldr	r2, [r7, #12]
 8105d50:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8105d52:	687b      	ldr	r3, [r7, #4]
 8105d54:	2220      	movs	r2, #32
 8105d56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8105d5a:	687b      	ldr	r3, [r7, #4]
 8105d5c:	2200      	movs	r2, #0
 8105d5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8105d62:	2300      	movs	r3, #0
}
 8105d64:	4618      	mov	r0, r3
 8105d66:	3710      	adds	r7, #16
 8105d68:	46bd      	mov	sp, r7
 8105d6a:	bd80      	pop	{r7, pc}

08105d6c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8105d6c:	b480      	push	{r7}
 8105d6e:	b085      	sub	sp, #20
 8105d70:	af00      	add	r7, sp, #0
 8105d72:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8105d74:	687b      	ldr	r3, [r7, #4]
 8105d76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105d78:	2b00      	cmp	r3, #0
 8105d7a:	d108      	bne.n	8105d8e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8105d7c:	687b      	ldr	r3, [r7, #4]
 8105d7e:	2201      	movs	r2, #1
 8105d80:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8105d84:	687b      	ldr	r3, [r7, #4]
 8105d86:	2201      	movs	r2, #1
 8105d88:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8105d8c:	e031      	b.n	8105df2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8105d8e:	2310      	movs	r3, #16
 8105d90:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8105d92:	2310      	movs	r3, #16
 8105d94:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8105d96:	687b      	ldr	r3, [r7, #4]
 8105d98:	681b      	ldr	r3, [r3, #0]
 8105d9a:	689b      	ldr	r3, [r3, #8]
 8105d9c:	0e5b      	lsrs	r3, r3, #25
 8105d9e:	b2db      	uxtb	r3, r3
 8105da0:	f003 0307 	and.w	r3, r3, #7
 8105da4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8105da6:	687b      	ldr	r3, [r7, #4]
 8105da8:	681b      	ldr	r3, [r3, #0]
 8105daa:	689b      	ldr	r3, [r3, #8]
 8105dac:	0f5b      	lsrs	r3, r3, #29
 8105dae:	b2db      	uxtb	r3, r3
 8105db0:	f003 0307 	and.w	r3, r3, #7
 8105db4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8105db6:	7bbb      	ldrb	r3, [r7, #14]
 8105db8:	7b3a      	ldrb	r2, [r7, #12]
 8105dba:	4911      	ldr	r1, [pc, #68]	; (8105e00 <UARTEx_SetNbDataToProcess+0x94>)
 8105dbc:	5c8a      	ldrb	r2, [r1, r2]
 8105dbe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8105dc2:	7b3a      	ldrb	r2, [r7, #12]
 8105dc4:	490f      	ldr	r1, [pc, #60]	; (8105e04 <UARTEx_SetNbDataToProcess+0x98>)
 8105dc6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8105dc8:	fb93 f3f2 	sdiv	r3, r3, r2
 8105dcc:	b29a      	uxth	r2, r3
 8105dce:	687b      	ldr	r3, [r7, #4]
 8105dd0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8105dd4:	7bfb      	ldrb	r3, [r7, #15]
 8105dd6:	7b7a      	ldrb	r2, [r7, #13]
 8105dd8:	4909      	ldr	r1, [pc, #36]	; (8105e00 <UARTEx_SetNbDataToProcess+0x94>)
 8105dda:	5c8a      	ldrb	r2, [r1, r2]
 8105ddc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8105de0:	7b7a      	ldrb	r2, [r7, #13]
 8105de2:	4908      	ldr	r1, [pc, #32]	; (8105e04 <UARTEx_SetNbDataToProcess+0x98>)
 8105de4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8105de6:	fb93 f3f2 	sdiv	r3, r3, r2
 8105dea:	b29a      	uxth	r2, r3
 8105dec:	687b      	ldr	r3, [r7, #4]
 8105dee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8105df2:	bf00      	nop
 8105df4:	3714      	adds	r7, #20
 8105df6:	46bd      	mov	sp, r7
 8105df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105dfc:	4770      	bx	lr
 8105dfe:	bf00      	nop
 8105e00:	0810a790 	.word	0x0810a790
 8105e04:	0810a798 	.word	0x0810a798

08105e08 <__errno>:
 8105e08:	4b01      	ldr	r3, [pc, #4]	; (8105e10 <__errno+0x8>)
 8105e0a:	6818      	ldr	r0, [r3, #0]
 8105e0c:	4770      	bx	lr
 8105e0e:	bf00      	nop
 8105e10:	10000010 	.word	0x10000010

08105e14 <__libc_init_array>:
 8105e14:	b570      	push	{r4, r5, r6, lr}
 8105e16:	4d0d      	ldr	r5, [pc, #52]	; (8105e4c <__libc_init_array+0x38>)
 8105e18:	4c0d      	ldr	r4, [pc, #52]	; (8105e50 <__libc_init_array+0x3c>)
 8105e1a:	1b64      	subs	r4, r4, r5
 8105e1c:	10a4      	asrs	r4, r4, #2
 8105e1e:	2600      	movs	r6, #0
 8105e20:	42a6      	cmp	r6, r4
 8105e22:	d109      	bne.n	8105e38 <__libc_init_array+0x24>
 8105e24:	4d0b      	ldr	r5, [pc, #44]	; (8105e54 <__libc_init_array+0x40>)
 8105e26:	4c0c      	ldr	r4, [pc, #48]	; (8105e58 <__libc_init_array+0x44>)
 8105e28:	f004 fc92 	bl	810a750 <_init>
 8105e2c:	1b64      	subs	r4, r4, r5
 8105e2e:	10a4      	asrs	r4, r4, #2
 8105e30:	2600      	movs	r6, #0
 8105e32:	42a6      	cmp	r6, r4
 8105e34:	d105      	bne.n	8105e42 <__libc_init_array+0x2e>
 8105e36:	bd70      	pop	{r4, r5, r6, pc}
 8105e38:	f855 3b04 	ldr.w	r3, [r5], #4
 8105e3c:	4798      	blx	r3
 8105e3e:	3601      	adds	r6, #1
 8105e40:	e7ee      	b.n	8105e20 <__libc_init_array+0xc>
 8105e42:	f855 3b04 	ldr.w	r3, [r5], #4
 8105e46:	4798      	blx	r3
 8105e48:	3601      	adds	r6, #1
 8105e4a:	e7f2      	b.n	8105e32 <__libc_init_array+0x1e>
 8105e4c:	0810ac4c 	.word	0x0810ac4c
 8105e50:	0810ac4c 	.word	0x0810ac4c
 8105e54:	0810ac4c 	.word	0x0810ac4c
 8105e58:	0810ac50 	.word	0x0810ac50

08105e5c <memset>:
 8105e5c:	4402      	add	r2, r0
 8105e5e:	4603      	mov	r3, r0
 8105e60:	4293      	cmp	r3, r2
 8105e62:	d100      	bne.n	8105e66 <memset+0xa>
 8105e64:	4770      	bx	lr
 8105e66:	f803 1b01 	strb.w	r1, [r3], #1
 8105e6a:	e7f9      	b.n	8105e60 <memset+0x4>

08105e6c <__cvt>:
 8105e6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8105e70:	ec55 4b10 	vmov	r4, r5, d0
 8105e74:	2d00      	cmp	r5, #0
 8105e76:	460e      	mov	r6, r1
 8105e78:	4619      	mov	r1, r3
 8105e7a:	462b      	mov	r3, r5
 8105e7c:	bfbb      	ittet	lt
 8105e7e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8105e82:	461d      	movlt	r5, r3
 8105e84:	2300      	movge	r3, #0
 8105e86:	232d      	movlt	r3, #45	; 0x2d
 8105e88:	700b      	strb	r3, [r1, #0]
 8105e8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8105e8c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8105e90:	4691      	mov	r9, r2
 8105e92:	f023 0820 	bic.w	r8, r3, #32
 8105e96:	bfbc      	itt	lt
 8105e98:	4622      	movlt	r2, r4
 8105e9a:	4614      	movlt	r4, r2
 8105e9c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8105ea0:	d005      	beq.n	8105eae <__cvt+0x42>
 8105ea2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8105ea6:	d100      	bne.n	8105eaa <__cvt+0x3e>
 8105ea8:	3601      	adds	r6, #1
 8105eaa:	2102      	movs	r1, #2
 8105eac:	e000      	b.n	8105eb0 <__cvt+0x44>
 8105eae:	2103      	movs	r1, #3
 8105eb0:	ab03      	add	r3, sp, #12
 8105eb2:	9301      	str	r3, [sp, #4]
 8105eb4:	ab02      	add	r3, sp, #8
 8105eb6:	9300      	str	r3, [sp, #0]
 8105eb8:	ec45 4b10 	vmov	d0, r4, r5
 8105ebc:	4653      	mov	r3, sl
 8105ebe:	4632      	mov	r2, r6
 8105ec0:	f001 fdae 	bl	8107a20 <_dtoa_r>
 8105ec4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8105ec8:	4607      	mov	r7, r0
 8105eca:	d102      	bne.n	8105ed2 <__cvt+0x66>
 8105ecc:	f019 0f01 	tst.w	r9, #1
 8105ed0:	d022      	beq.n	8105f18 <__cvt+0xac>
 8105ed2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8105ed6:	eb07 0906 	add.w	r9, r7, r6
 8105eda:	d110      	bne.n	8105efe <__cvt+0x92>
 8105edc:	783b      	ldrb	r3, [r7, #0]
 8105ede:	2b30      	cmp	r3, #48	; 0x30
 8105ee0:	d10a      	bne.n	8105ef8 <__cvt+0x8c>
 8105ee2:	2200      	movs	r2, #0
 8105ee4:	2300      	movs	r3, #0
 8105ee6:	4620      	mov	r0, r4
 8105ee8:	4629      	mov	r1, r5
 8105eea:	f7fa fe75 	bl	8100bd8 <__aeabi_dcmpeq>
 8105eee:	b918      	cbnz	r0, 8105ef8 <__cvt+0x8c>
 8105ef0:	f1c6 0601 	rsb	r6, r6, #1
 8105ef4:	f8ca 6000 	str.w	r6, [sl]
 8105ef8:	f8da 3000 	ldr.w	r3, [sl]
 8105efc:	4499      	add	r9, r3
 8105efe:	2200      	movs	r2, #0
 8105f00:	2300      	movs	r3, #0
 8105f02:	4620      	mov	r0, r4
 8105f04:	4629      	mov	r1, r5
 8105f06:	f7fa fe67 	bl	8100bd8 <__aeabi_dcmpeq>
 8105f0a:	b108      	cbz	r0, 8105f10 <__cvt+0xa4>
 8105f0c:	f8cd 900c 	str.w	r9, [sp, #12]
 8105f10:	2230      	movs	r2, #48	; 0x30
 8105f12:	9b03      	ldr	r3, [sp, #12]
 8105f14:	454b      	cmp	r3, r9
 8105f16:	d307      	bcc.n	8105f28 <__cvt+0xbc>
 8105f18:	9b03      	ldr	r3, [sp, #12]
 8105f1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8105f1c:	1bdb      	subs	r3, r3, r7
 8105f1e:	4638      	mov	r0, r7
 8105f20:	6013      	str	r3, [r2, #0]
 8105f22:	b004      	add	sp, #16
 8105f24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8105f28:	1c59      	adds	r1, r3, #1
 8105f2a:	9103      	str	r1, [sp, #12]
 8105f2c:	701a      	strb	r2, [r3, #0]
 8105f2e:	e7f0      	b.n	8105f12 <__cvt+0xa6>

08105f30 <__exponent>:
 8105f30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8105f32:	4603      	mov	r3, r0
 8105f34:	2900      	cmp	r1, #0
 8105f36:	bfb8      	it	lt
 8105f38:	4249      	neglt	r1, r1
 8105f3a:	f803 2b02 	strb.w	r2, [r3], #2
 8105f3e:	bfb4      	ite	lt
 8105f40:	222d      	movlt	r2, #45	; 0x2d
 8105f42:	222b      	movge	r2, #43	; 0x2b
 8105f44:	2909      	cmp	r1, #9
 8105f46:	7042      	strb	r2, [r0, #1]
 8105f48:	dd2a      	ble.n	8105fa0 <__exponent+0x70>
 8105f4a:	f10d 0407 	add.w	r4, sp, #7
 8105f4e:	46a4      	mov	ip, r4
 8105f50:	270a      	movs	r7, #10
 8105f52:	46a6      	mov	lr, r4
 8105f54:	460a      	mov	r2, r1
 8105f56:	fb91 f6f7 	sdiv	r6, r1, r7
 8105f5a:	fb07 1516 	mls	r5, r7, r6, r1
 8105f5e:	3530      	adds	r5, #48	; 0x30
 8105f60:	2a63      	cmp	r2, #99	; 0x63
 8105f62:	f104 34ff 	add.w	r4, r4, #4294967295
 8105f66:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8105f6a:	4631      	mov	r1, r6
 8105f6c:	dcf1      	bgt.n	8105f52 <__exponent+0x22>
 8105f6e:	3130      	adds	r1, #48	; 0x30
 8105f70:	f1ae 0502 	sub.w	r5, lr, #2
 8105f74:	f804 1c01 	strb.w	r1, [r4, #-1]
 8105f78:	1c44      	adds	r4, r0, #1
 8105f7a:	4629      	mov	r1, r5
 8105f7c:	4561      	cmp	r1, ip
 8105f7e:	d30a      	bcc.n	8105f96 <__exponent+0x66>
 8105f80:	f10d 0209 	add.w	r2, sp, #9
 8105f84:	eba2 020e 	sub.w	r2, r2, lr
 8105f88:	4565      	cmp	r5, ip
 8105f8a:	bf88      	it	hi
 8105f8c:	2200      	movhi	r2, #0
 8105f8e:	4413      	add	r3, r2
 8105f90:	1a18      	subs	r0, r3, r0
 8105f92:	b003      	add	sp, #12
 8105f94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8105f96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8105f9a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8105f9e:	e7ed      	b.n	8105f7c <__exponent+0x4c>
 8105fa0:	2330      	movs	r3, #48	; 0x30
 8105fa2:	3130      	adds	r1, #48	; 0x30
 8105fa4:	7083      	strb	r3, [r0, #2]
 8105fa6:	70c1      	strb	r1, [r0, #3]
 8105fa8:	1d03      	adds	r3, r0, #4
 8105faa:	e7f1      	b.n	8105f90 <__exponent+0x60>

08105fac <_printf_float>:
 8105fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8105fb0:	ed2d 8b02 	vpush	{d8}
 8105fb4:	b08d      	sub	sp, #52	; 0x34
 8105fb6:	460c      	mov	r4, r1
 8105fb8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8105fbc:	4616      	mov	r6, r2
 8105fbe:	461f      	mov	r7, r3
 8105fc0:	4605      	mov	r5, r0
 8105fc2:	f002 fe8b 	bl	8108cdc <_localeconv_r>
 8105fc6:	f8d0 a000 	ldr.w	sl, [r0]
 8105fca:	4650      	mov	r0, sl
 8105fcc:	f7fa f988 	bl	81002e0 <strlen>
 8105fd0:	2300      	movs	r3, #0
 8105fd2:	930a      	str	r3, [sp, #40]	; 0x28
 8105fd4:	6823      	ldr	r3, [r4, #0]
 8105fd6:	9305      	str	r3, [sp, #20]
 8105fd8:	f8d8 3000 	ldr.w	r3, [r8]
 8105fdc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8105fe0:	3307      	adds	r3, #7
 8105fe2:	f023 0307 	bic.w	r3, r3, #7
 8105fe6:	f103 0208 	add.w	r2, r3, #8
 8105fea:	f8c8 2000 	str.w	r2, [r8]
 8105fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105ff2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8105ff6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8105ffa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8105ffe:	9307      	str	r3, [sp, #28]
 8106000:	f8cd 8018 	str.w	r8, [sp, #24]
 8106004:	ee08 0a10 	vmov	s16, r0
 8106008:	4b9f      	ldr	r3, [pc, #636]	; (8106288 <_printf_float+0x2dc>)
 810600a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810600e:	f04f 32ff 	mov.w	r2, #4294967295
 8106012:	f7fa fe13 	bl	8100c3c <__aeabi_dcmpun>
 8106016:	bb88      	cbnz	r0, 810607c <_printf_float+0xd0>
 8106018:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810601c:	4b9a      	ldr	r3, [pc, #616]	; (8106288 <_printf_float+0x2dc>)
 810601e:	f04f 32ff 	mov.w	r2, #4294967295
 8106022:	f7fa fded 	bl	8100c00 <__aeabi_dcmple>
 8106026:	bb48      	cbnz	r0, 810607c <_printf_float+0xd0>
 8106028:	2200      	movs	r2, #0
 810602a:	2300      	movs	r3, #0
 810602c:	4640      	mov	r0, r8
 810602e:	4649      	mov	r1, r9
 8106030:	f7fa fddc 	bl	8100bec <__aeabi_dcmplt>
 8106034:	b110      	cbz	r0, 810603c <_printf_float+0x90>
 8106036:	232d      	movs	r3, #45	; 0x2d
 8106038:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 810603c:	4b93      	ldr	r3, [pc, #588]	; (810628c <_printf_float+0x2e0>)
 810603e:	4894      	ldr	r0, [pc, #592]	; (8106290 <_printf_float+0x2e4>)
 8106040:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8106044:	bf94      	ite	ls
 8106046:	4698      	movls	r8, r3
 8106048:	4680      	movhi	r8, r0
 810604a:	2303      	movs	r3, #3
 810604c:	6123      	str	r3, [r4, #16]
 810604e:	9b05      	ldr	r3, [sp, #20]
 8106050:	f023 0204 	bic.w	r2, r3, #4
 8106054:	6022      	str	r2, [r4, #0]
 8106056:	f04f 0900 	mov.w	r9, #0
 810605a:	9700      	str	r7, [sp, #0]
 810605c:	4633      	mov	r3, r6
 810605e:	aa0b      	add	r2, sp, #44	; 0x2c
 8106060:	4621      	mov	r1, r4
 8106062:	4628      	mov	r0, r5
 8106064:	f000 f9d8 	bl	8106418 <_printf_common>
 8106068:	3001      	adds	r0, #1
 810606a:	f040 8090 	bne.w	810618e <_printf_float+0x1e2>
 810606e:	f04f 30ff 	mov.w	r0, #4294967295
 8106072:	b00d      	add	sp, #52	; 0x34
 8106074:	ecbd 8b02 	vpop	{d8}
 8106078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810607c:	4642      	mov	r2, r8
 810607e:	464b      	mov	r3, r9
 8106080:	4640      	mov	r0, r8
 8106082:	4649      	mov	r1, r9
 8106084:	f7fa fdda 	bl	8100c3c <__aeabi_dcmpun>
 8106088:	b140      	cbz	r0, 810609c <_printf_float+0xf0>
 810608a:	464b      	mov	r3, r9
 810608c:	2b00      	cmp	r3, #0
 810608e:	bfbc      	itt	lt
 8106090:	232d      	movlt	r3, #45	; 0x2d
 8106092:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8106096:	487f      	ldr	r0, [pc, #508]	; (8106294 <_printf_float+0x2e8>)
 8106098:	4b7f      	ldr	r3, [pc, #508]	; (8106298 <_printf_float+0x2ec>)
 810609a:	e7d1      	b.n	8106040 <_printf_float+0x94>
 810609c:	6863      	ldr	r3, [r4, #4]
 810609e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 81060a2:	9206      	str	r2, [sp, #24]
 81060a4:	1c5a      	adds	r2, r3, #1
 81060a6:	d13f      	bne.n	8106128 <_printf_float+0x17c>
 81060a8:	2306      	movs	r3, #6
 81060aa:	6063      	str	r3, [r4, #4]
 81060ac:	9b05      	ldr	r3, [sp, #20]
 81060ae:	6861      	ldr	r1, [r4, #4]
 81060b0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 81060b4:	2300      	movs	r3, #0
 81060b6:	9303      	str	r3, [sp, #12]
 81060b8:	ab0a      	add	r3, sp, #40	; 0x28
 81060ba:	e9cd b301 	strd	fp, r3, [sp, #4]
 81060be:	ab09      	add	r3, sp, #36	; 0x24
 81060c0:	ec49 8b10 	vmov	d0, r8, r9
 81060c4:	9300      	str	r3, [sp, #0]
 81060c6:	6022      	str	r2, [r4, #0]
 81060c8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 81060cc:	4628      	mov	r0, r5
 81060ce:	f7ff fecd 	bl	8105e6c <__cvt>
 81060d2:	9b06      	ldr	r3, [sp, #24]
 81060d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 81060d6:	2b47      	cmp	r3, #71	; 0x47
 81060d8:	4680      	mov	r8, r0
 81060da:	d108      	bne.n	81060ee <_printf_float+0x142>
 81060dc:	1cc8      	adds	r0, r1, #3
 81060de:	db02      	blt.n	81060e6 <_printf_float+0x13a>
 81060e0:	6863      	ldr	r3, [r4, #4]
 81060e2:	4299      	cmp	r1, r3
 81060e4:	dd41      	ble.n	810616a <_printf_float+0x1be>
 81060e6:	f1ab 0b02 	sub.w	fp, fp, #2
 81060ea:	fa5f fb8b 	uxtb.w	fp, fp
 81060ee:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 81060f2:	d820      	bhi.n	8106136 <_printf_float+0x18a>
 81060f4:	3901      	subs	r1, #1
 81060f6:	465a      	mov	r2, fp
 81060f8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 81060fc:	9109      	str	r1, [sp, #36]	; 0x24
 81060fe:	f7ff ff17 	bl	8105f30 <__exponent>
 8106102:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8106104:	1813      	adds	r3, r2, r0
 8106106:	2a01      	cmp	r2, #1
 8106108:	4681      	mov	r9, r0
 810610a:	6123      	str	r3, [r4, #16]
 810610c:	dc02      	bgt.n	8106114 <_printf_float+0x168>
 810610e:	6822      	ldr	r2, [r4, #0]
 8106110:	07d2      	lsls	r2, r2, #31
 8106112:	d501      	bpl.n	8106118 <_printf_float+0x16c>
 8106114:	3301      	adds	r3, #1
 8106116:	6123      	str	r3, [r4, #16]
 8106118:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 810611c:	2b00      	cmp	r3, #0
 810611e:	d09c      	beq.n	810605a <_printf_float+0xae>
 8106120:	232d      	movs	r3, #45	; 0x2d
 8106122:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8106126:	e798      	b.n	810605a <_printf_float+0xae>
 8106128:	9a06      	ldr	r2, [sp, #24]
 810612a:	2a47      	cmp	r2, #71	; 0x47
 810612c:	d1be      	bne.n	81060ac <_printf_float+0x100>
 810612e:	2b00      	cmp	r3, #0
 8106130:	d1bc      	bne.n	81060ac <_printf_float+0x100>
 8106132:	2301      	movs	r3, #1
 8106134:	e7b9      	b.n	81060aa <_printf_float+0xfe>
 8106136:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 810613a:	d118      	bne.n	810616e <_printf_float+0x1c2>
 810613c:	2900      	cmp	r1, #0
 810613e:	6863      	ldr	r3, [r4, #4]
 8106140:	dd0b      	ble.n	810615a <_printf_float+0x1ae>
 8106142:	6121      	str	r1, [r4, #16]
 8106144:	b913      	cbnz	r3, 810614c <_printf_float+0x1a0>
 8106146:	6822      	ldr	r2, [r4, #0]
 8106148:	07d0      	lsls	r0, r2, #31
 810614a:	d502      	bpl.n	8106152 <_printf_float+0x1a6>
 810614c:	3301      	adds	r3, #1
 810614e:	440b      	add	r3, r1
 8106150:	6123      	str	r3, [r4, #16]
 8106152:	65a1      	str	r1, [r4, #88]	; 0x58
 8106154:	f04f 0900 	mov.w	r9, #0
 8106158:	e7de      	b.n	8106118 <_printf_float+0x16c>
 810615a:	b913      	cbnz	r3, 8106162 <_printf_float+0x1b6>
 810615c:	6822      	ldr	r2, [r4, #0]
 810615e:	07d2      	lsls	r2, r2, #31
 8106160:	d501      	bpl.n	8106166 <_printf_float+0x1ba>
 8106162:	3302      	adds	r3, #2
 8106164:	e7f4      	b.n	8106150 <_printf_float+0x1a4>
 8106166:	2301      	movs	r3, #1
 8106168:	e7f2      	b.n	8106150 <_printf_float+0x1a4>
 810616a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 810616e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8106170:	4299      	cmp	r1, r3
 8106172:	db05      	blt.n	8106180 <_printf_float+0x1d4>
 8106174:	6823      	ldr	r3, [r4, #0]
 8106176:	6121      	str	r1, [r4, #16]
 8106178:	07d8      	lsls	r0, r3, #31
 810617a:	d5ea      	bpl.n	8106152 <_printf_float+0x1a6>
 810617c:	1c4b      	adds	r3, r1, #1
 810617e:	e7e7      	b.n	8106150 <_printf_float+0x1a4>
 8106180:	2900      	cmp	r1, #0
 8106182:	bfd4      	ite	le
 8106184:	f1c1 0202 	rsble	r2, r1, #2
 8106188:	2201      	movgt	r2, #1
 810618a:	4413      	add	r3, r2
 810618c:	e7e0      	b.n	8106150 <_printf_float+0x1a4>
 810618e:	6823      	ldr	r3, [r4, #0]
 8106190:	055a      	lsls	r2, r3, #21
 8106192:	d407      	bmi.n	81061a4 <_printf_float+0x1f8>
 8106194:	6923      	ldr	r3, [r4, #16]
 8106196:	4642      	mov	r2, r8
 8106198:	4631      	mov	r1, r6
 810619a:	4628      	mov	r0, r5
 810619c:	47b8      	blx	r7
 810619e:	3001      	adds	r0, #1
 81061a0:	d12c      	bne.n	81061fc <_printf_float+0x250>
 81061a2:	e764      	b.n	810606e <_printf_float+0xc2>
 81061a4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 81061a8:	f240 80e0 	bls.w	810636c <_printf_float+0x3c0>
 81061ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 81061b0:	2200      	movs	r2, #0
 81061b2:	2300      	movs	r3, #0
 81061b4:	f7fa fd10 	bl	8100bd8 <__aeabi_dcmpeq>
 81061b8:	2800      	cmp	r0, #0
 81061ba:	d034      	beq.n	8106226 <_printf_float+0x27a>
 81061bc:	4a37      	ldr	r2, [pc, #220]	; (810629c <_printf_float+0x2f0>)
 81061be:	2301      	movs	r3, #1
 81061c0:	4631      	mov	r1, r6
 81061c2:	4628      	mov	r0, r5
 81061c4:	47b8      	blx	r7
 81061c6:	3001      	adds	r0, #1
 81061c8:	f43f af51 	beq.w	810606e <_printf_float+0xc2>
 81061cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 81061d0:	429a      	cmp	r2, r3
 81061d2:	db02      	blt.n	81061da <_printf_float+0x22e>
 81061d4:	6823      	ldr	r3, [r4, #0]
 81061d6:	07d8      	lsls	r0, r3, #31
 81061d8:	d510      	bpl.n	81061fc <_printf_float+0x250>
 81061da:	ee18 3a10 	vmov	r3, s16
 81061de:	4652      	mov	r2, sl
 81061e0:	4631      	mov	r1, r6
 81061e2:	4628      	mov	r0, r5
 81061e4:	47b8      	blx	r7
 81061e6:	3001      	adds	r0, #1
 81061e8:	f43f af41 	beq.w	810606e <_printf_float+0xc2>
 81061ec:	f04f 0800 	mov.w	r8, #0
 81061f0:	f104 091a 	add.w	r9, r4, #26
 81061f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81061f6:	3b01      	subs	r3, #1
 81061f8:	4543      	cmp	r3, r8
 81061fa:	dc09      	bgt.n	8106210 <_printf_float+0x264>
 81061fc:	6823      	ldr	r3, [r4, #0]
 81061fe:	079b      	lsls	r3, r3, #30
 8106200:	f100 8105 	bmi.w	810640e <_printf_float+0x462>
 8106204:	68e0      	ldr	r0, [r4, #12]
 8106206:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8106208:	4298      	cmp	r0, r3
 810620a:	bfb8      	it	lt
 810620c:	4618      	movlt	r0, r3
 810620e:	e730      	b.n	8106072 <_printf_float+0xc6>
 8106210:	2301      	movs	r3, #1
 8106212:	464a      	mov	r2, r9
 8106214:	4631      	mov	r1, r6
 8106216:	4628      	mov	r0, r5
 8106218:	47b8      	blx	r7
 810621a:	3001      	adds	r0, #1
 810621c:	f43f af27 	beq.w	810606e <_printf_float+0xc2>
 8106220:	f108 0801 	add.w	r8, r8, #1
 8106224:	e7e6      	b.n	81061f4 <_printf_float+0x248>
 8106226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8106228:	2b00      	cmp	r3, #0
 810622a:	dc39      	bgt.n	81062a0 <_printf_float+0x2f4>
 810622c:	4a1b      	ldr	r2, [pc, #108]	; (810629c <_printf_float+0x2f0>)
 810622e:	2301      	movs	r3, #1
 8106230:	4631      	mov	r1, r6
 8106232:	4628      	mov	r0, r5
 8106234:	47b8      	blx	r7
 8106236:	3001      	adds	r0, #1
 8106238:	f43f af19 	beq.w	810606e <_printf_float+0xc2>
 810623c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8106240:	4313      	orrs	r3, r2
 8106242:	d102      	bne.n	810624a <_printf_float+0x29e>
 8106244:	6823      	ldr	r3, [r4, #0]
 8106246:	07d9      	lsls	r1, r3, #31
 8106248:	d5d8      	bpl.n	81061fc <_printf_float+0x250>
 810624a:	ee18 3a10 	vmov	r3, s16
 810624e:	4652      	mov	r2, sl
 8106250:	4631      	mov	r1, r6
 8106252:	4628      	mov	r0, r5
 8106254:	47b8      	blx	r7
 8106256:	3001      	adds	r0, #1
 8106258:	f43f af09 	beq.w	810606e <_printf_float+0xc2>
 810625c:	f04f 0900 	mov.w	r9, #0
 8106260:	f104 0a1a 	add.w	sl, r4, #26
 8106264:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8106266:	425b      	negs	r3, r3
 8106268:	454b      	cmp	r3, r9
 810626a:	dc01      	bgt.n	8106270 <_printf_float+0x2c4>
 810626c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810626e:	e792      	b.n	8106196 <_printf_float+0x1ea>
 8106270:	2301      	movs	r3, #1
 8106272:	4652      	mov	r2, sl
 8106274:	4631      	mov	r1, r6
 8106276:	4628      	mov	r0, r5
 8106278:	47b8      	blx	r7
 810627a:	3001      	adds	r0, #1
 810627c:	f43f aef7 	beq.w	810606e <_printf_float+0xc2>
 8106280:	f109 0901 	add.w	r9, r9, #1
 8106284:	e7ee      	b.n	8106264 <_printf_float+0x2b8>
 8106286:	bf00      	nop
 8106288:	7fefffff 	.word	0x7fefffff
 810628c:	0810a7a4 	.word	0x0810a7a4
 8106290:	0810a7a8 	.word	0x0810a7a8
 8106294:	0810a7b0 	.word	0x0810a7b0
 8106298:	0810a7ac 	.word	0x0810a7ac
 810629c:	0810a7b4 	.word	0x0810a7b4
 81062a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 81062a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 81062a4:	429a      	cmp	r2, r3
 81062a6:	bfa8      	it	ge
 81062a8:	461a      	movge	r2, r3
 81062aa:	2a00      	cmp	r2, #0
 81062ac:	4691      	mov	r9, r2
 81062ae:	dc37      	bgt.n	8106320 <_printf_float+0x374>
 81062b0:	f04f 0b00 	mov.w	fp, #0
 81062b4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 81062b8:	f104 021a 	add.w	r2, r4, #26
 81062bc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 81062be:	9305      	str	r3, [sp, #20]
 81062c0:	eba3 0309 	sub.w	r3, r3, r9
 81062c4:	455b      	cmp	r3, fp
 81062c6:	dc33      	bgt.n	8106330 <_printf_float+0x384>
 81062c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 81062cc:	429a      	cmp	r2, r3
 81062ce:	db3b      	blt.n	8106348 <_printf_float+0x39c>
 81062d0:	6823      	ldr	r3, [r4, #0]
 81062d2:	07da      	lsls	r2, r3, #31
 81062d4:	d438      	bmi.n	8106348 <_printf_float+0x39c>
 81062d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81062d8:	9a05      	ldr	r2, [sp, #20]
 81062da:	9909      	ldr	r1, [sp, #36]	; 0x24
 81062dc:	1a9a      	subs	r2, r3, r2
 81062de:	eba3 0901 	sub.w	r9, r3, r1
 81062e2:	4591      	cmp	r9, r2
 81062e4:	bfa8      	it	ge
 81062e6:	4691      	movge	r9, r2
 81062e8:	f1b9 0f00 	cmp.w	r9, #0
 81062ec:	dc35      	bgt.n	810635a <_printf_float+0x3ae>
 81062ee:	f04f 0800 	mov.w	r8, #0
 81062f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 81062f6:	f104 0a1a 	add.w	sl, r4, #26
 81062fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 81062fe:	1a9b      	subs	r3, r3, r2
 8106300:	eba3 0309 	sub.w	r3, r3, r9
 8106304:	4543      	cmp	r3, r8
 8106306:	f77f af79 	ble.w	81061fc <_printf_float+0x250>
 810630a:	2301      	movs	r3, #1
 810630c:	4652      	mov	r2, sl
 810630e:	4631      	mov	r1, r6
 8106310:	4628      	mov	r0, r5
 8106312:	47b8      	blx	r7
 8106314:	3001      	adds	r0, #1
 8106316:	f43f aeaa 	beq.w	810606e <_printf_float+0xc2>
 810631a:	f108 0801 	add.w	r8, r8, #1
 810631e:	e7ec      	b.n	81062fa <_printf_float+0x34e>
 8106320:	4613      	mov	r3, r2
 8106322:	4631      	mov	r1, r6
 8106324:	4642      	mov	r2, r8
 8106326:	4628      	mov	r0, r5
 8106328:	47b8      	blx	r7
 810632a:	3001      	adds	r0, #1
 810632c:	d1c0      	bne.n	81062b0 <_printf_float+0x304>
 810632e:	e69e      	b.n	810606e <_printf_float+0xc2>
 8106330:	2301      	movs	r3, #1
 8106332:	4631      	mov	r1, r6
 8106334:	4628      	mov	r0, r5
 8106336:	9205      	str	r2, [sp, #20]
 8106338:	47b8      	blx	r7
 810633a:	3001      	adds	r0, #1
 810633c:	f43f ae97 	beq.w	810606e <_printf_float+0xc2>
 8106340:	9a05      	ldr	r2, [sp, #20]
 8106342:	f10b 0b01 	add.w	fp, fp, #1
 8106346:	e7b9      	b.n	81062bc <_printf_float+0x310>
 8106348:	ee18 3a10 	vmov	r3, s16
 810634c:	4652      	mov	r2, sl
 810634e:	4631      	mov	r1, r6
 8106350:	4628      	mov	r0, r5
 8106352:	47b8      	blx	r7
 8106354:	3001      	adds	r0, #1
 8106356:	d1be      	bne.n	81062d6 <_printf_float+0x32a>
 8106358:	e689      	b.n	810606e <_printf_float+0xc2>
 810635a:	9a05      	ldr	r2, [sp, #20]
 810635c:	464b      	mov	r3, r9
 810635e:	4442      	add	r2, r8
 8106360:	4631      	mov	r1, r6
 8106362:	4628      	mov	r0, r5
 8106364:	47b8      	blx	r7
 8106366:	3001      	adds	r0, #1
 8106368:	d1c1      	bne.n	81062ee <_printf_float+0x342>
 810636a:	e680      	b.n	810606e <_printf_float+0xc2>
 810636c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 810636e:	2a01      	cmp	r2, #1
 8106370:	dc01      	bgt.n	8106376 <_printf_float+0x3ca>
 8106372:	07db      	lsls	r3, r3, #31
 8106374:	d538      	bpl.n	81063e8 <_printf_float+0x43c>
 8106376:	2301      	movs	r3, #1
 8106378:	4642      	mov	r2, r8
 810637a:	4631      	mov	r1, r6
 810637c:	4628      	mov	r0, r5
 810637e:	47b8      	blx	r7
 8106380:	3001      	adds	r0, #1
 8106382:	f43f ae74 	beq.w	810606e <_printf_float+0xc2>
 8106386:	ee18 3a10 	vmov	r3, s16
 810638a:	4652      	mov	r2, sl
 810638c:	4631      	mov	r1, r6
 810638e:	4628      	mov	r0, r5
 8106390:	47b8      	blx	r7
 8106392:	3001      	adds	r0, #1
 8106394:	f43f ae6b 	beq.w	810606e <_printf_float+0xc2>
 8106398:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 810639c:	2200      	movs	r2, #0
 810639e:	2300      	movs	r3, #0
 81063a0:	f7fa fc1a 	bl	8100bd8 <__aeabi_dcmpeq>
 81063a4:	b9d8      	cbnz	r0, 81063de <_printf_float+0x432>
 81063a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81063a8:	f108 0201 	add.w	r2, r8, #1
 81063ac:	3b01      	subs	r3, #1
 81063ae:	4631      	mov	r1, r6
 81063b0:	4628      	mov	r0, r5
 81063b2:	47b8      	blx	r7
 81063b4:	3001      	adds	r0, #1
 81063b6:	d10e      	bne.n	81063d6 <_printf_float+0x42a>
 81063b8:	e659      	b.n	810606e <_printf_float+0xc2>
 81063ba:	2301      	movs	r3, #1
 81063bc:	4652      	mov	r2, sl
 81063be:	4631      	mov	r1, r6
 81063c0:	4628      	mov	r0, r5
 81063c2:	47b8      	blx	r7
 81063c4:	3001      	adds	r0, #1
 81063c6:	f43f ae52 	beq.w	810606e <_printf_float+0xc2>
 81063ca:	f108 0801 	add.w	r8, r8, #1
 81063ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81063d0:	3b01      	subs	r3, #1
 81063d2:	4543      	cmp	r3, r8
 81063d4:	dcf1      	bgt.n	81063ba <_printf_float+0x40e>
 81063d6:	464b      	mov	r3, r9
 81063d8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 81063dc:	e6dc      	b.n	8106198 <_printf_float+0x1ec>
 81063de:	f04f 0800 	mov.w	r8, #0
 81063e2:	f104 0a1a 	add.w	sl, r4, #26
 81063e6:	e7f2      	b.n	81063ce <_printf_float+0x422>
 81063e8:	2301      	movs	r3, #1
 81063ea:	4642      	mov	r2, r8
 81063ec:	e7df      	b.n	81063ae <_printf_float+0x402>
 81063ee:	2301      	movs	r3, #1
 81063f0:	464a      	mov	r2, r9
 81063f2:	4631      	mov	r1, r6
 81063f4:	4628      	mov	r0, r5
 81063f6:	47b8      	blx	r7
 81063f8:	3001      	adds	r0, #1
 81063fa:	f43f ae38 	beq.w	810606e <_printf_float+0xc2>
 81063fe:	f108 0801 	add.w	r8, r8, #1
 8106402:	68e3      	ldr	r3, [r4, #12]
 8106404:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8106406:	1a5b      	subs	r3, r3, r1
 8106408:	4543      	cmp	r3, r8
 810640a:	dcf0      	bgt.n	81063ee <_printf_float+0x442>
 810640c:	e6fa      	b.n	8106204 <_printf_float+0x258>
 810640e:	f04f 0800 	mov.w	r8, #0
 8106412:	f104 0919 	add.w	r9, r4, #25
 8106416:	e7f4      	b.n	8106402 <_printf_float+0x456>

08106418 <_printf_common>:
 8106418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810641c:	4616      	mov	r6, r2
 810641e:	4699      	mov	r9, r3
 8106420:	688a      	ldr	r2, [r1, #8]
 8106422:	690b      	ldr	r3, [r1, #16]
 8106424:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8106428:	4293      	cmp	r3, r2
 810642a:	bfb8      	it	lt
 810642c:	4613      	movlt	r3, r2
 810642e:	6033      	str	r3, [r6, #0]
 8106430:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8106434:	4607      	mov	r7, r0
 8106436:	460c      	mov	r4, r1
 8106438:	b10a      	cbz	r2, 810643e <_printf_common+0x26>
 810643a:	3301      	adds	r3, #1
 810643c:	6033      	str	r3, [r6, #0]
 810643e:	6823      	ldr	r3, [r4, #0]
 8106440:	0699      	lsls	r1, r3, #26
 8106442:	bf42      	ittt	mi
 8106444:	6833      	ldrmi	r3, [r6, #0]
 8106446:	3302      	addmi	r3, #2
 8106448:	6033      	strmi	r3, [r6, #0]
 810644a:	6825      	ldr	r5, [r4, #0]
 810644c:	f015 0506 	ands.w	r5, r5, #6
 8106450:	d106      	bne.n	8106460 <_printf_common+0x48>
 8106452:	f104 0a19 	add.w	sl, r4, #25
 8106456:	68e3      	ldr	r3, [r4, #12]
 8106458:	6832      	ldr	r2, [r6, #0]
 810645a:	1a9b      	subs	r3, r3, r2
 810645c:	42ab      	cmp	r3, r5
 810645e:	dc26      	bgt.n	81064ae <_printf_common+0x96>
 8106460:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8106464:	1e13      	subs	r3, r2, #0
 8106466:	6822      	ldr	r2, [r4, #0]
 8106468:	bf18      	it	ne
 810646a:	2301      	movne	r3, #1
 810646c:	0692      	lsls	r2, r2, #26
 810646e:	d42b      	bmi.n	81064c8 <_printf_common+0xb0>
 8106470:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8106474:	4649      	mov	r1, r9
 8106476:	4638      	mov	r0, r7
 8106478:	47c0      	blx	r8
 810647a:	3001      	adds	r0, #1
 810647c:	d01e      	beq.n	81064bc <_printf_common+0xa4>
 810647e:	6823      	ldr	r3, [r4, #0]
 8106480:	68e5      	ldr	r5, [r4, #12]
 8106482:	6832      	ldr	r2, [r6, #0]
 8106484:	f003 0306 	and.w	r3, r3, #6
 8106488:	2b04      	cmp	r3, #4
 810648a:	bf08      	it	eq
 810648c:	1aad      	subeq	r5, r5, r2
 810648e:	68a3      	ldr	r3, [r4, #8]
 8106490:	6922      	ldr	r2, [r4, #16]
 8106492:	bf0c      	ite	eq
 8106494:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8106498:	2500      	movne	r5, #0
 810649a:	4293      	cmp	r3, r2
 810649c:	bfc4      	itt	gt
 810649e:	1a9b      	subgt	r3, r3, r2
 81064a0:	18ed      	addgt	r5, r5, r3
 81064a2:	2600      	movs	r6, #0
 81064a4:	341a      	adds	r4, #26
 81064a6:	42b5      	cmp	r5, r6
 81064a8:	d11a      	bne.n	81064e0 <_printf_common+0xc8>
 81064aa:	2000      	movs	r0, #0
 81064ac:	e008      	b.n	81064c0 <_printf_common+0xa8>
 81064ae:	2301      	movs	r3, #1
 81064b0:	4652      	mov	r2, sl
 81064b2:	4649      	mov	r1, r9
 81064b4:	4638      	mov	r0, r7
 81064b6:	47c0      	blx	r8
 81064b8:	3001      	adds	r0, #1
 81064ba:	d103      	bne.n	81064c4 <_printf_common+0xac>
 81064bc:	f04f 30ff 	mov.w	r0, #4294967295
 81064c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81064c4:	3501      	adds	r5, #1
 81064c6:	e7c6      	b.n	8106456 <_printf_common+0x3e>
 81064c8:	18e1      	adds	r1, r4, r3
 81064ca:	1c5a      	adds	r2, r3, #1
 81064cc:	2030      	movs	r0, #48	; 0x30
 81064ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 81064d2:	4422      	add	r2, r4
 81064d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 81064d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 81064dc:	3302      	adds	r3, #2
 81064de:	e7c7      	b.n	8106470 <_printf_common+0x58>
 81064e0:	2301      	movs	r3, #1
 81064e2:	4622      	mov	r2, r4
 81064e4:	4649      	mov	r1, r9
 81064e6:	4638      	mov	r0, r7
 81064e8:	47c0      	blx	r8
 81064ea:	3001      	adds	r0, #1
 81064ec:	d0e6      	beq.n	81064bc <_printf_common+0xa4>
 81064ee:	3601      	adds	r6, #1
 81064f0:	e7d9      	b.n	81064a6 <_printf_common+0x8e>
	...

081064f4 <_printf_i>:
 81064f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 81064f8:	7e0f      	ldrb	r7, [r1, #24]
 81064fa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 81064fc:	2f78      	cmp	r7, #120	; 0x78
 81064fe:	4691      	mov	r9, r2
 8106500:	4680      	mov	r8, r0
 8106502:	460c      	mov	r4, r1
 8106504:	469a      	mov	sl, r3
 8106506:	f101 0243 	add.w	r2, r1, #67	; 0x43
 810650a:	d807      	bhi.n	810651c <_printf_i+0x28>
 810650c:	2f62      	cmp	r7, #98	; 0x62
 810650e:	d80a      	bhi.n	8106526 <_printf_i+0x32>
 8106510:	2f00      	cmp	r7, #0
 8106512:	f000 80d8 	beq.w	81066c6 <_printf_i+0x1d2>
 8106516:	2f58      	cmp	r7, #88	; 0x58
 8106518:	f000 80a3 	beq.w	8106662 <_printf_i+0x16e>
 810651c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8106520:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8106524:	e03a      	b.n	810659c <_printf_i+0xa8>
 8106526:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 810652a:	2b15      	cmp	r3, #21
 810652c:	d8f6      	bhi.n	810651c <_printf_i+0x28>
 810652e:	a101      	add	r1, pc, #4	; (adr r1, 8106534 <_printf_i+0x40>)
 8106530:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8106534:	0810658d 	.word	0x0810658d
 8106538:	081065a1 	.word	0x081065a1
 810653c:	0810651d 	.word	0x0810651d
 8106540:	0810651d 	.word	0x0810651d
 8106544:	0810651d 	.word	0x0810651d
 8106548:	0810651d 	.word	0x0810651d
 810654c:	081065a1 	.word	0x081065a1
 8106550:	0810651d 	.word	0x0810651d
 8106554:	0810651d 	.word	0x0810651d
 8106558:	0810651d 	.word	0x0810651d
 810655c:	0810651d 	.word	0x0810651d
 8106560:	081066ad 	.word	0x081066ad
 8106564:	081065d1 	.word	0x081065d1
 8106568:	0810668f 	.word	0x0810668f
 810656c:	0810651d 	.word	0x0810651d
 8106570:	0810651d 	.word	0x0810651d
 8106574:	081066cf 	.word	0x081066cf
 8106578:	0810651d 	.word	0x0810651d
 810657c:	081065d1 	.word	0x081065d1
 8106580:	0810651d 	.word	0x0810651d
 8106584:	0810651d 	.word	0x0810651d
 8106588:	08106697 	.word	0x08106697
 810658c:	682b      	ldr	r3, [r5, #0]
 810658e:	1d1a      	adds	r2, r3, #4
 8106590:	681b      	ldr	r3, [r3, #0]
 8106592:	602a      	str	r2, [r5, #0]
 8106594:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8106598:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 810659c:	2301      	movs	r3, #1
 810659e:	e0a3      	b.n	81066e8 <_printf_i+0x1f4>
 81065a0:	6820      	ldr	r0, [r4, #0]
 81065a2:	6829      	ldr	r1, [r5, #0]
 81065a4:	0606      	lsls	r6, r0, #24
 81065a6:	f101 0304 	add.w	r3, r1, #4
 81065aa:	d50a      	bpl.n	81065c2 <_printf_i+0xce>
 81065ac:	680e      	ldr	r6, [r1, #0]
 81065ae:	602b      	str	r3, [r5, #0]
 81065b0:	2e00      	cmp	r6, #0
 81065b2:	da03      	bge.n	81065bc <_printf_i+0xc8>
 81065b4:	232d      	movs	r3, #45	; 0x2d
 81065b6:	4276      	negs	r6, r6
 81065b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 81065bc:	485e      	ldr	r0, [pc, #376]	; (8106738 <_printf_i+0x244>)
 81065be:	230a      	movs	r3, #10
 81065c0:	e019      	b.n	81065f6 <_printf_i+0x102>
 81065c2:	680e      	ldr	r6, [r1, #0]
 81065c4:	602b      	str	r3, [r5, #0]
 81065c6:	f010 0f40 	tst.w	r0, #64	; 0x40
 81065ca:	bf18      	it	ne
 81065cc:	b236      	sxthne	r6, r6
 81065ce:	e7ef      	b.n	81065b0 <_printf_i+0xbc>
 81065d0:	682b      	ldr	r3, [r5, #0]
 81065d2:	6820      	ldr	r0, [r4, #0]
 81065d4:	1d19      	adds	r1, r3, #4
 81065d6:	6029      	str	r1, [r5, #0]
 81065d8:	0601      	lsls	r1, r0, #24
 81065da:	d501      	bpl.n	81065e0 <_printf_i+0xec>
 81065dc:	681e      	ldr	r6, [r3, #0]
 81065de:	e002      	b.n	81065e6 <_printf_i+0xf2>
 81065e0:	0646      	lsls	r6, r0, #25
 81065e2:	d5fb      	bpl.n	81065dc <_printf_i+0xe8>
 81065e4:	881e      	ldrh	r6, [r3, #0]
 81065e6:	4854      	ldr	r0, [pc, #336]	; (8106738 <_printf_i+0x244>)
 81065e8:	2f6f      	cmp	r7, #111	; 0x6f
 81065ea:	bf0c      	ite	eq
 81065ec:	2308      	moveq	r3, #8
 81065ee:	230a      	movne	r3, #10
 81065f0:	2100      	movs	r1, #0
 81065f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 81065f6:	6865      	ldr	r5, [r4, #4]
 81065f8:	60a5      	str	r5, [r4, #8]
 81065fa:	2d00      	cmp	r5, #0
 81065fc:	bfa2      	ittt	ge
 81065fe:	6821      	ldrge	r1, [r4, #0]
 8106600:	f021 0104 	bicge.w	r1, r1, #4
 8106604:	6021      	strge	r1, [r4, #0]
 8106606:	b90e      	cbnz	r6, 810660c <_printf_i+0x118>
 8106608:	2d00      	cmp	r5, #0
 810660a:	d04d      	beq.n	81066a8 <_printf_i+0x1b4>
 810660c:	4615      	mov	r5, r2
 810660e:	fbb6 f1f3 	udiv	r1, r6, r3
 8106612:	fb03 6711 	mls	r7, r3, r1, r6
 8106616:	5dc7      	ldrb	r7, [r0, r7]
 8106618:	f805 7d01 	strb.w	r7, [r5, #-1]!
 810661c:	4637      	mov	r7, r6
 810661e:	42bb      	cmp	r3, r7
 8106620:	460e      	mov	r6, r1
 8106622:	d9f4      	bls.n	810660e <_printf_i+0x11a>
 8106624:	2b08      	cmp	r3, #8
 8106626:	d10b      	bne.n	8106640 <_printf_i+0x14c>
 8106628:	6823      	ldr	r3, [r4, #0]
 810662a:	07de      	lsls	r6, r3, #31
 810662c:	d508      	bpl.n	8106640 <_printf_i+0x14c>
 810662e:	6923      	ldr	r3, [r4, #16]
 8106630:	6861      	ldr	r1, [r4, #4]
 8106632:	4299      	cmp	r1, r3
 8106634:	bfde      	ittt	le
 8106636:	2330      	movle	r3, #48	; 0x30
 8106638:	f805 3c01 	strble.w	r3, [r5, #-1]
 810663c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8106640:	1b52      	subs	r2, r2, r5
 8106642:	6122      	str	r2, [r4, #16]
 8106644:	f8cd a000 	str.w	sl, [sp]
 8106648:	464b      	mov	r3, r9
 810664a:	aa03      	add	r2, sp, #12
 810664c:	4621      	mov	r1, r4
 810664e:	4640      	mov	r0, r8
 8106650:	f7ff fee2 	bl	8106418 <_printf_common>
 8106654:	3001      	adds	r0, #1
 8106656:	d14c      	bne.n	81066f2 <_printf_i+0x1fe>
 8106658:	f04f 30ff 	mov.w	r0, #4294967295
 810665c:	b004      	add	sp, #16
 810665e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8106662:	4835      	ldr	r0, [pc, #212]	; (8106738 <_printf_i+0x244>)
 8106664:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8106668:	6829      	ldr	r1, [r5, #0]
 810666a:	6823      	ldr	r3, [r4, #0]
 810666c:	f851 6b04 	ldr.w	r6, [r1], #4
 8106670:	6029      	str	r1, [r5, #0]
 8106672:	061d      	lsls	r5, r3, #24
 8106674:	d514      	bpl.n	81066a0 <_printf_i+0x1ac>
 8106676:	07df      	lsls	r7, r3, #31
 8106678:	bf44      	itt	mi
 810667a:	f043 0320 	orrmi.w	r3, r3, #32
 810667e:	6023      	strmi	r3, [r4, #0]
 8106680:	b91e      	cbnz	r6, 810668a <_printf_i+0x196>
 8106682:	6823      	ldr	r3, [r4, #0]
 8106684:	f023 0320 	bic.w	r3, r3, #32
 8106688:	6023      	str	r3, [r4, #0]
 810668a:	2310      	movs	r3, #16
 810668c:	e7b0      	b.n	81065f0 <_printf_i+0xfc>
 810668e:	6823      	ldr	r3, [r4, #0]
 8106690:	f043 0320 	orr.w	r3, r3, #32
 8106694:	6023      	str	r3, [r4, #0]
 8106696:	2378      	movs	r3, #120	; 0x78
 8106698:	4828      	ldr	r0, [pc, #160]	; (810673c <_printf_i+0x248>)
 810669a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 810669e:	e7e3      	b.n	8106668 <_printf_i+0x174>
 81066a0:	0659      	lsls	r1, r3, #25
 81066a2:	bf48      	it	mi
 81066a4:	b2b6      	uxthmi	r6, r6
 81066a6:	e7e6      	b.n	8106676 <_printf_i+0x182>
 81066a8:	4615      	mov	r5, r2
 81066aa:	e7bb      	b.n	8106624 <_printf_i+0x130>
 81066ac:	682b      	ldr	r3, [r5, #0]
 81066ae:	6826      	ldr	r6, [r4, #0]
 81066b0:	6961      	ldr	r1, [r4, #20]
 81066b2:	1d18      	adds	r0, r3, #4
 81066b4:	6028      	str	r0, [r5, #0]
 81066b6:	0635      	lsls	r5, r6, #24
 81066b8:	681b      	ldr	r3, [r3, #0]
 81066ba:	d501      	bpl.n	81066c0 <_printf_i+0x1cc>
 81066bc:	6019      	str	r1, [r3, #0]
 81066be:	e002      	b.n	81066c6 <_printf_i+0x1d2>
 81066c0:	0670      	lsls	r0, r6, #25
 81066c2:	d5fb      	bpl.n	81066bc <_printf_i+0x1c8>
 81066c4:	8019      	strh	r1, [r3, #0]
 81066c6:	2300      	movs	r3, #0
 81066c8:	6123      	str	r3, [r4, #16]
 81066ca:	4615      	mov	r5, r2
 81066cc:	e7ba      	b.n	8106644 <_printf_i+0x150>
 81066ce:	682b      	ldr	r3, [r5, #0]
 81066d0:	1d1a      	adds	r2, r3, #4
 81066d2:	602a      	str	r2, [r5, #0]
 81066d4:	681d      	ldr	r5, [r3, #0]
 81066d6:	6862      	ldr	r2, [r4, #4]
 81066d8:	2100      	movs	r1, #0
 81066da:	4628      	mov	r0, r5
 81066dc:	f7f9 fe08 	bl	81002f0 <memchr>
 81066e0:	b108      	cbz	r0, 81066e6 <_printf_i+0x1f2>
 81066e2:	1b40      	subs	r0, r0, r5
 81066e4:	6060      	str	r0, [r4, #4]
 81066e6:	6863      	ldr	r3, [r4, #4]
 81066e8:	6123      	str	r3, [r4, #16]
 81066ea:	2300      	movs	r3, #0
 81066ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 81066f0:	e7a8      	b.n	8106644 <_printf_i+0x150>
 81066f2:	6923      	ldr	r3, [r4, #16]
 81066f4:	462a      	mov	r2, r5
 81066f6:	4649      	mov	r1, r9
 81066f8:	4640      	mov	r0, r8
 81066fa:	47d0      	blx	sl
 81066fc:	3001      	adds	r0, #1
 81066fe:	d0ab      	beq.n	8106658 <_printf_i+0x164>
 8106700:	6823      	ldr	r3, [r4, #0]
 8106702:	079b      	lsls	r3, r3, #30
 8106704:	d413      	bmi.n	810672e <_printf_i+0x23a>
 8106706:	68e0      	ldr	r0, [r4, #12]
 8106708:	9b03      	ldr	r3, [sp, #12]
 810670a:	4298      	cmp	r0, r3
 810670c:	bfb8      	it	lt
 810670e:	4618      	movlt	r0, r3
 8106710:	e7a4      	b.n	810665c <_printf_i+0x168>
 8106712:	2301      	movs	r3, #1
 8106714:	4632      	mov	r2, r6
 8106716:	4649      	mov	r1, r9
 8106718:	4640      	mov	r0, r8
 810671a:	47d0      	blx	sl
 810671c:	3001      	adds	r0, #1
 810671e:	d09b      	beq.n	8106658 <_printf_i+0x164>
 8106720:	3501      	adds	r5, #1
 8106722:	68e3      	ldr	r3, [r4, #12]
 8106724:	9903      	ldr	r1, [sp, #12]
 8106726:	1a5b      	subs	r3, r3, r1
 8106728:	42ab      	cmp	r3, r5
 810672a:	dcf2      	bgt.n	8106712 <_printf_i+0x21e>
 810672c:	e7eb      	b.n	8106706 <_printf_i+0x212>
 810672e:	2500      	movs	r5, #0
 8106730:	f104 0619 	add.w	r6, r4, #25
 8106734:	e7f5      	b.n	8106722 <_printf_i+0x22e>
 8106736:	bf00      	nop
 8106738:	0810a7b6 	.word	0x0810a7b6
 810673c:	0810a7c7 	.word	0x0810a7c7

08106740 <_scanf_float>:
 8106740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8106744:	b087      	sub	sp, #28
 8106746:	4617      	mov	r7, r2
 8106748:	9303      	str	r3, [sp, #12]
 810674a:	688b      	ldr	r3, [r1, #8]
 810674c:	1e5a      	subs	r2, r3, #1
 810674e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8106752:	bf83      	ittte	hi
 8106754:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8106758:	195b      	addhi	r3, r3, r5
 810675a:	9302      	strhi	r3, [sp, #8]
 810675c:	2300      	movls	r3, #0
 810675e:	bf86      	itte	hi
 8106760:	f240 135d 	movwhi	r3, #349	; 0x15d
 8106764:	608b      	strhi	r3, [r1, #8]
 8106766:	9302      	strls	r3, [sp, #8]
 8106768:	680b      	ldr	r3, [r1, #0]
 810676a:	468b      	mov	fp, r1
 810676c:	2500      	movs	r5, #0
 810676e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8106772:	f84b 3b1c 	str.w	r3, [fp], #28
 8106776:	e9cd 5504 	strd	r5, r5, [sp, #16]
 810677a:	4680      	mov	r8, r0
 810677c:	460c      	mov	r4, r1
 810677e:	465e      	mov	r6, fp
 8106780:	46aa      	mov	sl, r5
 8106782:	46a9      	mov	r9, r5
 8106784:	9501      	str	r5, [sp, #4]
 8106786:	68a2      	ldr	r2, [r4, #8]
 8106788:	b152      	cbz	r2, 81067a0 <_scanf_float+0x60>
 810678a:	683b      	ldr	r3, [r7, #0]
 810678c:	781b      	ldrb	r3, [r3, #0]
 810678e:	2b4e      	cmp	r3, #78	; 0x4e
 8106790:	d864      	bhi.n	810685c <_scanf_float+0x11c>
 8106792:	2b40      	cmp	r3, #64	; 0x40
 8106794:	d83c      	bhi.n	8106810 <_scanf_float+0xd0>
 8106796:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 810679a:	b2c8      	uxtb	r0, r1
 810679c:	280e      	cmp	r0, #14
 810679e:	d93a      	bls.n	8106816 <_scanf_float+0xd6>
 81067a0:	f1b9 0f00 	cmp.w	r9, #0
 81067a4:	d003      	beq.n	81067ae <_scanf_float+0x6e>
 81067a6:	6823      	ldr	r3, [r4, #0]
 81067a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 81067ac:	6023      	str	r3, [r4, #0]
 81067ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 81067b2:	f1ba 0f01 	cmp.w	sl, #1
 81067b6:	f200 8113 	bhi.w	81069e0 <_scanf_float+0x2a0>
 81067ba:	455e      	cmp	r6, fp
 81067bc:	f200 8105 	bhi.w	81069ca <_scanf_float+0x28a>
 81067c0:	2501      	movs	r5, #1
 81067c2:	4628      	mov	r0, r5
 81067c4:	b007      	add	sp, #28
 81067c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81067ca:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 81067ce:	2a0d      	cmp	r2, #13
 81067d0:	d8e6      	bhi.n	81067a0 <_scanf_float+0x60>
 81067d2:	a101      	add	r1, pc, #4	; (adr r1, 81067d8 <_scanf_float+0x98>)
 81067d4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 81067d8:	08106917 	.word	0x08106917
 81067dc:	081067a1 	.word	0x081067a1
 81067e0:	081067a1 	.word	0x081067a1
 81067e4:	081067a1 	.word	0x081067a1
 81067e8:	08106977 	.word	0x08106977
 81067ec:	0810694f 	.word	0x0810694f
 81067f0:	081067a1 	.word	0x081067a1
 81067f4:	081067a1 	.word	0x081067a1
 81067f8:	08106925 	.word	0x08106925
 81067fc:	081067a1 	.word	0x081067a1
 8106800:	081067a1 	.word	0x081067a1
 8106804:	081067a1 	.word	0x081067a1
 8106808:	081067a1 	.word	0x081067a1
 810680c:	081068dd 	.word	0x081068dd
 8106810:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8106814:	e7db      	b.n	81067ce <_scanf_float+0x8e>
 8106816:	290e      	cmp	r1, #14
 8106818:	d8c2      	bhi.n	81067a0 <_scanf_float+0x60>
 810681a:	a001      	add	r0, pc, #4	; (adr r0, 8106820 <_scanf_float+0xe0>)
 810681c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8106820:	081068cf 	.word	0x081068cf
 8106824:	081067a1 	.word	0x081067a1
 8106828:	081068cf 	.word	0x081068cf
 810682c:	08106963 	.word	0x08106963
 8106830:	081067a1 	.word	0x081067a1
 8106834:	0810687d 	.word	0x0810687d
 8106838:	081068b9 	.word	0x081068b9
 810683c:	081068b9 	.word	0x081068b9
 8106840:	081068b9 	.word	0x081068b9
 8106844:	081068b9 	.word	0x081068b9
 8106848:	081068b9 	.word	0x081068b9
 810684c:	081068b9 	.word	0x081068b9
 8106850:	081068b9 	.word	0x081068b9
 8106854:	081068b9 	.word	0x081068b9
 8106858:	081068b9 	.word	0x081068b9
 810685c:	2b6e      	cmp	r3, #110	; 0x6e
 810685e:	d809      	bhi.n	8106874 <_scanf_float+0x134>
 8106860:	2b60      	cmp	r3, #96	; 0x60
 8106862:	d8b2      	bhi.n	81067ca <_scanf_float+0x8a>
 8106864:	2b54      	cmp	r3, #84	; 0x54
 8106866:	d077      	beq.n	8106958 <_scanf_float+0x218>
 8106868:	2b59      	cmp	r3, #89	; 0x59
 810686a:	d199      	bne.n	81067a0 <_scanf_float+0x60>
 810686c:	2d07      	cmp	r5, #7
 810686e:	d197      	bne.n	81067a0 <_scanf_float+0x60>
 8106870:	2508      	movs	r5, #8
 8106872:	e029      	b.n	81068c8 <_scanf_float+0x188>
 8106874:	2b74      	cmp	r3, #116	; 0x74
 8106876:	d06f      	beq.n	8106958 <_scanf_float+0x218>
 8106878:	2b79      	cmp	r3, #121	; 0x79
 810687a:	e7f6      	b.n	810686a <_scanf_float+0x12a>
 810687c:	6821      	ldr	r1, [r4, #0]
 810687e:	05c8      	lsls	r0, r1, #23
 8106880:	d51a      	bpl.n	81068b8 <_scanf_float+0x178>
 8106882:	9b02      	ldr	r3, [sp, #8]
 8106884:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8106888:	6021      	str	r1, [r4, #0]
 810688a:	f109 0901 	add.w	r9, r9, #1
 810688e:	b11b      	cbz	r3, 8106898 <_scanf_float+0x158>
 8106890:	3b01      	subs	r3, #1
 8106892:	3201      	adds	r2, #1
 8106894:	9302      	str	r3, [sp, #8]
 8106896:	60a2      	str	r2, [r4, #8]
 8106898:	68a3      	ldr	r3, [r4, #8]
 810689a:	3b01      	subs	r3, #1
 810689c:	60a3      	str	r3, [r4, #8]
 810689e:	6923      	ldr	r3, [r4, #16]
 81068a0:	3301      	adds	r3, #1
 81068a2:	6123      	str	r3, [r4, #16]
 81068a4:	687b      	ldr	r3, [r7, #4]
 81068a6:	3b01      	subs	r3, #1
 81068a8:	2b00      	cmp	r3, #0
 81068aa:	607b      	str	r3, [r7, #4]
 81068ac:	f340 8084 	ble.w	81069b8 <_scanf_float+0x278>
 81068b0:	683b      	ldr	r3, [r7, #0]
 81068b2:	3301      	adds	r3, #1
 81068b4:	603b      	str	r3, [r7, #0]
 81068b6:	e766      	b.n	8106786 <_scanf_float+0x46>
 81068b8:	eb1a 0f05 	cmn.w	sl, r5
 81068bc:	f47f af70 	bne.w	81067a0 <_scanf_float+0x60>
 81068c0:	6822      	ldr	r2, [r4, #0]
 81068c2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 81068c6:	6022      	str	r2, [r4, #0]
 81068c8:	f806 3b01 	strb.w	r3, [r6], #1
 81068cc:	e7e4      	b.n	8106898 <_scanf_float+0x158>
 81068ce:	6822      	ldr	r2, [r4, #0]
 81068d0:	0610      	lsls	r0, r2, #24
 81068d2:	f57f af65 	bpl.w	81067a0 <_scanf_float+0x60>
 81068d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 81068da:	e7f4      	b.n	81068c6 <_scanf_float+0x186>
 81068dc:	f1ba 0f00 	cmp.w	sl, #0
 81068e0:	d10e      	bne.n	8106900 <_scanf_float+0x1c0>
 81068e2:	f1b9 0f00 	cmp.w	r9, #0
 81068e6:	d10e      	bne.n	8106906 <_scanf_float+0x1c6>
 81068e8:	6822      	ldr	r2, [r4, #0]
 81068ea:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 81068ee:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 81068f2:	d108      	bne.n	8106906 <_scanf_float+0x1c6>
 81068f4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 81068f8:	6022      	str	r2, [r4, #0]
 81068fa:	f04f 0a01 	mov.w	sl, #1
 81068fe:	e7e3      	b.n	81068c8 <_scanf_float+0x188>
 8106900:	f1ba 0f02 	cmp.w	sl, #2
 8106904:	d055      	beq.n	81069b2 <_scanf_float+0x272>
 8106906:	2d01      	cmp	r5, #1
 8106908:	d002      	beq.n	8106910 <_scanf_float+0x1d0>
 810690a:	2d04      	cmp	r5, #4
 810690c:	f47f af48 	bne.w	81067a0 <_scanf_float+0x60>
 8106910:	3501      	adds	r5, #1
 8106912:	b2ed      	uxtb	r5, r5
 8106914:	e7d8      	b.n	81068c8 <_scanf_float+0x188>
 8106916:	f1ba 0f01 	cmp.w	sl, #1
 810691a:	f47f af41 	bne.w	81067a0 <_scanf_float+0x60>
 810691e:	f04f 0a02 	mov.w	sl, #2
 8106922:	e7d1      	b.n	81068c8 <_scanf_float+0x188>
 8106924:	b97d      	cbnz	r5, 8106946 <_scanf_float+0x206>
 8106926:	f1b9 0f00 	cmp.w	r9, #0
 810692a:	f47f af3c 	bne.w	81067a6 <_scanf_float+0x66>
 810692e:	6822      	ldr	r2, [r4, #0]
 8106930:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8106934:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8106938:	f47f af39 	bne.w	81067ae <_scanf_float+0x6e>
 810693c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8106940:	6022      	str	r2, [r4, #0]
 8106942:	2501      	movs	r5, #1
 8106944:	e7c0      	b.n	81068c8 <_scanf_float+0x188>
 8106946:	2d03      	cmp	r5, #3
 8106948:	d0e2      	beq.n	8106910 <_scanf_float+0x1d0>
 810694a:	2d05      	cmp	r5, #5
 810694c:	e7de      	b.n	810690c <_scanf_float+0x1cc>
 810694e:	2d02      	cmp	r5, #2
 8106950:	f47f af26 	bne.w	81067a0 <_scanf_float+0x60>
 8106954:	2503      	movs	r5, #3
 8106956:	e7b7      	b.n	81068c8 <_scanf_float+0x188>
 8106958:	2d06      	cmp	r5, #6
 810695a:	f47f af21 	bne.w	81067a0 <_scanf_float+0x60>
 810695e:	2507      	movs	r5, #7
 8106960:	e7b2      	b.n	81068c8 <_scanf_float+0x188>
 8106962:	6822      	ldr	r2, [r4, #0]
 8106964:	0591      	lsls	r1, r2, #22
 8106966:	f57f af1b 	bpl.w	81067a0 <_scanf_float+0x60>
 810696a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 810696e:	6022      	str	r2, [r4, #0]
 8106970:	f8cd 9004 	str.w	r9, [sp, #4]
 8106974:	e7a8      	b.n	81068c8 <_scanf_float+0x188>
 8106976:	6822      	ldr	r2, [r4, #0]
 8106978:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 810697c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8106980:	d006      	beq.n	8106990 <_scanf_float+0x250>
 8106982:	0550      	lsls	r0, r2, #21
 8106984:	f57f af0c 	bpl.w	81067a0 <_scanf_float+0x60>
 8106988:	f1b9 0f00 	cmp.w	r9, #0
 810698c:	f43f af0f 	beq.w	81067ae <_scanf_float+0x6e>
 8106990:	0591      	lsls	r1, r2, #22
 8106992:	bf58      	it	pl
 8106994:	9901      	ldrpl	r1, [sp, #4]
 8106996:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 810699a:	bf58      	it	pl
 810699c:	eba9 0101 	subpl.w	r1, r9, r1
 81069a0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 81069a4:	bf58      	it	pl
 81069a6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 81069aa:	6022      	str	r2, [r4, #0]
 81069ac:	f04f 0900 	mov.w	r9, #0
 81069b0:	e78a      	b.n	81068c8 <_scanf_float+0x188>
 81069b2:	f04f 0a03 	mov.w	sl, #3
 81069b6:	e787      	b.n	81068c8 <_scanf_float+0x188>
 81069b8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 81069bc:	4639      	mov	r1, r7
 81069be:	4640      	mov	r0, r8
 81069c0:	4798      	blx	r3
 81069c2:	2800      	cmp	r0, #0
 81069c4:	f43f aedf 	beq.w	8106786 <_scanf_float+0x46>
 81069c8:	e6ea      	b.n	81067a0 <_scanf_float+0x60>
 81069ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 81069ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 81069d2:	463a      	mov	r2, r7
 81069d4:	4640      	mov	r0, r8
 81069d6:	4798      	blx	r3
 81069d8:	6923      	ldr	r3, [r4, #16]
 81069da:	3b01      	subs	r3, #1
 81069dc:	6123      	str	r3, [r4, #16]
 81069de:	e6ec      	b.n	81067ba <_scanf_float+0x7a>
 81069e0:	1e6b      	subs	r3, r5, #1
 81069e2:	2b06      	cmp	r3, #6
 81069e4:	d825      	bhi.n	8106a32 <_scanf_float+0x2f2>
 81069e6:	2d02      	cmp	r5, #2
 81069e8:	d836      	bhi.n	8106a58 <_scanf_float+0x318>
 81069ea:	455e      	cmp	r6, fp
 81069ec:	f67f aee8 	bls.w	81067c0 <_scanf_float+0x80>
 81069f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 81069f4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 81069f8:	463a      	mov	r2, r7
 81069fa:	4640      	mov	r0, r8
 81069fc:	4798      	blx	r3
 81069fe:	6923      	ldr	r3, [r4, #16]
 8106a00:	3b01      	subs	r3, #1
 8106a02:	6123      	str	r3, [r4, #16]
 8106a04:	e7f1      	b.n	81069ea <_scanf_float+0x2aa>
 8106a06:	9802      	ldr	r0, [sp, #8]
 8106a08:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8106a0c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8106a10:	9002      	str	r0, [sp, #8]
 8106a12:	463a      	mov	r2, r7
 8106a14:	4640      	mov	r0, r8
 8106a16:	4798      	blx	r3
 8106a18:	6923      	ldr	r3, [r4, #16]
 8106a1a:	3b01      	subs	r3, #1
 8106a1c:	6123      	str	r3, [r4, #16]
 8106a1e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8106a22:	fa5f fa8a 	uxtb.w	sl, sl
 8106a26:	f1ba 0f02 	cmp.w	sl, #2
 8106a2a:	d1ec      	bne.n	8106a06 <_scanf_float+0x2c6>
 8106a2c:	3d03      	subs	r5, #3
 8106a2e:	b2ed      	uxtb	r5, r5
 8106a30:	1b76      	subs	r6, r6, r5
 8106a32:	6823      	ldr	r3, [r4, #0]
 8106a34:	05da      	lsls	r2, r3, #23
 8106a36:	d52f      	bpl.n	8106a98 <_scanf_float+0x358>
 8106a38:	055b      	lsls	r3, r3, #21
 8106a3a:	d510      	bpl.n	8106a5e <_scanf_float+0x31e>
 8106a3c:	455e      	cmp	r6, fp
 8106a3e:	f67f aebf 	bls.w	81067c0 <_scanf_float+0x80>
 8106a42:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8106a46:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8106a4a:	463a      	mov	r2, r7
 8106a4c:	4640      	mov	r0, r8
 8106a4e:	4798      	blx	r3
 8106a50:	6923      	ldr	r3, [r4, #16]
 8106a52:	3b01      	subs	r3, #1
 8106a54:	6123      	str	r3, [r4, #16]
 8106a56:	e7f1      	b.n	8106a3c <_scanf_float+0x2fc>
 8106a58:	46aa      	mov	sl, r5
 8106a5a:	9602      	str	r6, [sp, #8]
 8106a5c:	e7df      	b.n	8106a1e <_scanf_float+0x2de>
 8106a5e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8106a62:	6923      	ldr	r3, [r4, #16]
 8106a64:	2965      	cmp	r1, #101	; 0x65
 8106a66:	f103 33ff 	add.w	r3, r3, #4294967295
 8106a6a:	f106 35ff 	add.w	r5, r6, #4294967295
 8106a6e:	6123      	str	r3, [r4, #16]
 8106a70:	d00c      	beq.n	8106a8c <_scanf_float+0x34c>
 8106a72:	2945      	cmp	r1, #69	; 0x45
 8106a74:	d00a      	beq.n	8106a8c <_scanf_float+0x34c>
 8106a76:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8106a7a:	463a      	mov	r2, r7
 8106a7c:	4640      	mov	r0, r8
 8106a7e:	4798      	blx	r3
 8106a80:	6923      	ldr	r3, [r4, #16]
 8106a82:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8106a86:	3b01      	subs	r3, #1
 8106a88:	1eb5      	subs	r5, r6, #2
 8106a8a:	6123      	str	r3, [r4, #16]
 8106a8c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8106a90:	463a      	mov	r2, r7
 8106a92:	4640      	mov	r0, r8
 8106a94:	4798      	blx	r3
 8106a96:	462e      	mov	r6, r5
 8106a98:	6825      	ldr	r5, [r4, #0]
 8106a9a:	f015 0510 	ands.w	r5, r5, #16
 8106a9e:	d159      	bne.n	8106b54 <_scanf_float+0x414>
 8106aa0:	7035      	strb	r5, [r6, #0]
 8106aa2:	6823      	ldr	r3, [r4, #0]
 8106aa4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8106aa8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8106aac:	d11b      	bne.n	8106ae6 <_scanf_float+0x3a6>
 8106aae:	9b01      	ldr	r3, [sp, #4]
 8106ab0:	454b      	cmp	r3, r9
 8106ab2:	eba3 0209 	sub.w	r2, r3, r9
 8106ab6:	d123      	bne.n	8106b00 <_scanf_float+0x3c0>
 8106ab8:	2200      	movs	r2, #0
 8106aba:	4659      	mov	r1, fp
 8106abc:	4640      	mov	r0, r8
 8106abe:	f000 fe99 	bl	81077f4 <_strtod_r>
 8106ac2:	6822      	ldr	r2, [r4, #0]
 8106ac4:	9b03      	ldr	r3, [sp, #12]
 8106ac6:	f012 0f02 	tst.w	r2, #2
 8106aca:	ec57 6b10 	vmov	r6, r7, d0
 8106ace:	681b      	ldr	r3, [r3, #0]
 8106ad0:	d021      	beq.n	8106b16 <_scanf_float+0x3d6>
 8106ad2:	9903      	ldr	r1, [sp, #12]
 8106ad4:	1d1a      	adds	r2, r3, #4
 8106ad6:	600a      	str	r2, [r1, #0]
 8106ad8:	681b      	ldr	r3, [r3, #0]
 8106ada:	e9c3 6700 	strd	r6, r7, [r3]
 8106ade:	68e3      	ldr	r3, [r4, #12]
 8106ae0:	3301      	adds	r3, #1
 8106ae2:	60e3      	str	r3, [r4, #12]
 8106ae4:	e66d      	b.n	81067c2 <_scanf_float+0x82>
 8106ae6:	9b04      	ldr	r3, [sp, #16]
 8106ae8:	2b00      	cmp	r3, #0
 8106aea:	d0e5      	beq.n	8106ab8 <_scanf_float+0x378>
 8106aec:	9905      	ldr	r1, [sp, #20]
 8106aee:	230a      	movs	r3, #10
 8106af0:	462a      	mov	r2, r5
 8106af2:	3101      	adds	r1, #1
 8106af4:	4640      	mov	r0, r8
 8106af6:	f000 ff05 	bl	8107904 <_strtol_r>
 8106afa:	9b04      	ldr	r3, [sp, #16]
 8106afc:	9e05      	ldr	r6, [sp, #20]
 8106afe:	1ac2      	subs	r2, r0, r3
 8106b00:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8106b04:	429e      	cmp	r6, r3
 8106b06:	bf28      	it	cs
 8106b08:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8106b0c:	4912      	ldr	r1, [pc, #72]	; (8106b58 <_scanf_float+0x418>)
 8106b0e:	4630      	mov	r0, r6
 8106b10:	f000 f82c 	bl	8106b6c <siprintf>
 8106b14:	e7d0      	b.n	8106ab8 <_scanf_float+0x378>
 8106b16:	9903      	ldr	r1, [sp, #12]
 8106b18:	f012 0f04 	tst.w	r2, #4
 8106b1c:	f103 0204 	add.w	r2, r3, #4
 8106b20:	600a      	str	r2, [r1, #0]
 8106b22:	d1d9      	bne.n	8106ad8 <_scanf_float+0x398>
 8106b24:	f8d3 8000 	ldr.w	r8, [r3]
 8106b28:	ee10 2a10 	vmov	r2, s0
 8106b2c:	ee10 0a10 	vmov	r0, s0
 8106b30:	463b      	mov	r3, r7
 8106b32:	4639      	mov	r1, r7
 8106b34:	f7fa f882 	bl	8100c3c <__aeabi_dcmpun>
 8106b38:	b128      	cbz	r0, 8106b46 <_scanf_float+0x406>
 8106b3a:	4808      	ldr	r0, [pc, #32]	; (8106b5c <_scanf_float+0x41c>)
 8106b3c:	f000 f810 	bl	8106b60 <nanf>
 8106b40:	ed88 0a00 	vstr	s0, [r8]
 8106b44:	e7cb      	b.n	8106ade <_scanf_float+0x39e>
 8106b46:	4630      	mov	r0, r6
 8106b48:	4639      	mov	r1, r7
 8106b4a:	f7fa f8d5 	bl	8100cf8 <__aeabi_d2f>
 8106b4e:	f8c8 0000 	str.w	r0, [r8]
 8106b52:	e7c4      	b.n	8106ade <_scanf_float+0x39e>
 8106b54:	2500      	movs	r5, #0
 8106b56:	e634      	b.n	81067c2 <_scanf_float+0x82>
 8106b58:	0810a7d8 	.word	0x0810a7d8
 8106b5c:	0810abe0 	.word	0x0810abe0

08106b60 <nanf>:
 8106b60:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8106b68 <nanf+0x8>
 8106b64:	4770      	bx	lr
 8106b66:	bf00      	nop
 8106b68:	7fc00000 	.word	0x7fc00000

08106b6c <siprintf>:
 8106b6c:	b40e      	push	{r1, r2, r3}
 8106b6e:	b500      	push	{lr}
 8106b70:	b09c      	sub	sp, #112	; 0x70
 8106b72:	ab1d      	add	r3, sp, #116	; 0x74
 8106b74:	9002      	str	r0, [sp, #8]
 8106b76:	9006      	str	r0, [sp, #24]
 8106b78:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8106b7c:	4809      	ldr	r0, [pc, #36]	; (8106ba4 <siprintf+0x38>)
 8106b7e:	9107      	str	r1, [sp, #28]
 8106b80:	9104      	str	r1, [sp, #16]
 8106b82:	4909      	ldr	r1, [pc, #36]	; (8106ba8 <siprintf+0x3c>)
 8106b84:	f853 2b04 	ldr.w	r2, [r3], #4
 8106b88:	9105      	str	r1, [sp, #20]
 8106b8a:	6800      	ldr	r0, [r0, #0]
 8106b8c:	9301      	str	r3, [sp, #4]
 8106b8e:	a902      	add	r1, sp, #8
 8106b90:	f002 fee4 	bl	810995c <_svfiprintf_r>
 8106b94:	9b02      	ldr	r3, [sp, #8]
 8106b96:	2200      	movs	r2, #0
 8106b98:	701a      	strb	r2, [r3, #0]
 8106b9a:	b01c      	add	sp, #112	; 0x70
 8106b9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8106ba0:	b003      	add	sp, #12
 8106ba2:	4770      	bx	lr
 8106ba4:	10000010 	.word	0x10000010
 8106ba8:	ffff0208 	.word	0xffff0208

08106bac <sulp>:
 8106bac:	b570      	push	{r4, r5, r6, lr}
 8106bae:	4604      	mov	r4, r0
 8106bb0:	460d      	mov	r5, r1
 8106bb2:	ec45 4b10 	vmov	d0, r4, r5
 8106bb6:	4616      	mov	r6, r2
 8106bb8:	f002 fc2e 	bl	8109418 <__ulp>
 8106bbc:	ec51 0b10 	vmov	r0, r1, d0
 8106bc0:	b17e      	cbz	r6, 8106be2 <sulp+0x36>
 8106bc2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8106bc6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8106bca:	2b00      	cmp	r3, #0
 8106bcc:	dd09      	ble.n	8106be2 <sulp+0x36>
 8106bce:	051b      	lsls	r3, r3, #20
 8106bd0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8106bd4:	2400      	movs	r4, #0
 8106bd6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8106bda:	4622      	mov	r2, r4
 8106bdc:	462b      	mov	r3, r5
 8106bde:	f7f9 fd93 	bl	8100708 <__aeabi_dmul>
 8106be2:	bd70      	pop	{r4, r5, r6, pc}
 8106be4:	0000      	movs	r0, r0
	...

08106be8 <_strtod_l>:
 8106be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8106bec:	ed2d 8b02 	vpush	{d8}
 8106bf0:	b09d      	sub	sp, #116	; 0x74
 8106bf2:	461f      	mov	r7, r3
 8106bf4:	2300      	movs	r3, #0
 8106bf6:	9318      	str	r3, [sp, #96]	; 0x60
 8106bf8:	4ba2      	ldr	r3, [pc, #648]	; (8106e84 <_strtod_l+0x29c>)
 8106bfa:	9213      	str	r2, [sp, #76]	; 0x4c
 8106bfc:	681b      	ldr	r3, [r3, #0]
 8106bfe:	9305      	str	r3, [sp, #20]
 8106c00:	4604      	mov	r4, r0
 8106c02:	4618      	mov	r0, r3
 8106c04:	4688      	mov	r8, r1
 8106c06:	f7f9 fb6b 	bl	81002e0 <strlen>
 8106c0a:	f04f 0a00 	mov.w	sl, #0
 8106c0e:	4605      	mov	r5, r0
 8106c10:	f04f 0b00 	mov.w	fp, #0
 8106c14:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8106c18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8106c1a:	781a      	ldrb	r2, [r3, #0]
 8106c1c:	2a2b      	cmp	r2, #43	; 0x2b
 8106c1e:	d04e      	beq.n	8106cbe <_strtod_l+0xd6>
 8106c20:	d83b      	bhi.n	8106c9a <_strtod_l+0xb2>
 8106c22:	2a0d      	cmp	r2, #13
 8106c24:	d834      	bhi.n	8106c90 <_strtod_l+0xa8>
 8106c26:	2a08      	cmp	r2, #8
 8106c28:	d834      	bhi.n	8106c94 <_strtod_l+0xac>
 8106c2a:	2a00      	cmp	r2, #0
 8106c2c:	d03e      	beq.n	8106cac <_strtod_l+0xc4>
 8106c2e:	2300      	movs	r3, #0
 8106c30:	930a      	str	r3, [sp, #40]	; 0x28
 8106c32:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8106c34:	7833      	ldrb	r3, [r6, #0]
 8106c36:	2b30      	cmp	r3, #48	; 0x30
 8106c38:	f040 80b0 	bne.w	8106d9c <_strtod_l+0x1b4>
 8106c3c:	7873      	ldrb	r3, [r6, #1]
 8106c3e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8106c42:	2b58      	cmp	r3, #88	; 0x58
 8106c44:	d168      	bne.n	8106d18 <_strtod_l+0x130>
 8106c46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8106c48:	9301      	str	r3, [sp, #4]
 8106c4a:	ab18      	add	r3, sp, #96	; 0x60
 8106c4c:	9702      	str	r7, [sp, #8]
 8106c4e:	9300      	str	r3, [sp, #0]
 8106c50:	4a8d      	ldr	r2, [pc, #564]	; (8106e88 <_strtod_l+0x2a0>)
 8106c52:	ab19      	add	r3, sp, #100	; 0x64
 8106c54:	a917      	add	r1, sp, #92	; 0x5c
 8106c56:	4620      	mov	r0, r4
 8106c58:	f001 fd38 	bl	81086cc <__gethex>
 8106c5c:	f010 0707 	ands.w	r7, r0, #7
 8106c60:	4605      	mov	r5, r0
 8106c62:	d005      	beq.n	8106c70 <_strtod_l+0x88>
 8106c64:	2f06      	cmp	r7, #6
 8106c66:	d12c      	bne.n	8106cc2 <_strtod_l+0xda>
 8106c68:	3601      	adds	r6, #1
 8106c6a:	2300      	movs	r3, #0
 8106c6c:	9617      	str	r6, [sp, #92]	; 0x5c
 8106c6e:	930a      	str	r3, [sp, #40]	; 0x28
 8106c70:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8106c72:	2b00      	cmp	r3, #0
 8106c74:	f040 8590 	bne.w	8107798 <_strtod_l+0xbb0>
 8106c78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8106c7a:	b1eb      	cbz	r3, 8106cb8 <_strtod_l+0xd0>
 8106c7c:	4652      	mov	r2, sl
 8106c7e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8106c82:	ec43 2b10 	vmov	d0, r2, r3
 8106c86:	b01d      	add	sp, #116	; 0x74
 8106c88:	ecbd 8b02 	vpop	{d8}
 8106c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8106c90:	2a20      	cmp	r2, #32
 8106c92:	d1cc      	bne.n	8106c2e <_strtod_l+0x46>
 8106c94:	3301      	adds	r3, #1
 8106c96:	9317      	str	r3, [sp, #92]	; 0x5c
 8106c98:	e7be      	b.n	8106c18 <_strtod_l+0x30>
 8106c9a:	2a2d      	cmp	r2, #45	; 0x2d
 8106c9c:	d1c7      	bne.n	8106c2e <_strtod_l+0x46>
 8106c9e:	2201      	movs	r2, #1
 8106ca0:	920a      	str	r2, [sp, #40]	; 0x28
 8106ca2:	1c5a      	adds	r2, r3, #1
 8106ca4:	9217      	str	r2, [sp, #92]	; 0x5c
 8106ca6:	785b      	ldrb	r3, [r3, #1]
 8106ca8:	2b00      	cmp	r3, #0
 8106caa:	d1c2      	bne.n	8106c32 <_strtod_l+0x4a>
 8106cac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8106cae:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8106cb2:	2b00      	cmp	r3, #0
 8106cb4:	f040 856e 	bne.w	8107794 <_strtod_l+0xbac>
 8106cb8:	4652      	mov	r2, sl
 8106cba:	465b      	mov	r3, fp
 8106cbc:	e7e1      	b.n	8106c82 <_strtod_l+0x9a>
 8106cbe:	2200      	movs	r2, #0
 8106cc0:	e7ee      	b.n	8106ca0 <_strtod_l+0xb8>
 8106cc2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8106cc4:	b13a      	cbz	r2, 8106cd6 <_strtod_l+0xee>
 8106cc6:	2135      	movs	r1, #53	; 0x35
 8106cc8:	a81a      	add	r0, sp, #104	; 0x68
 8106cca:	f002 fcb0 	bl	810962e <__copybits>
 8106cce:	9918      	ldr	r1, [sp, #96]	; 0x60
 8106cd0:	4620      	mov	r0, r4
 8106cd2:	f002 f86f 	bl	8108db4 <_Bfree>
 8106cd6:	3f01      	subs	r7, #1
 8106cd8:	2f04      	cmp	r7, #4
 8106cda:	d806      	bhi.n	8106cea <_strtod_l+0x102>
 8106cdc:	e8df f007 	tbb	[pc, r7]
 8106ce0:	1714030a 	.word	0x1714030a
 8106ce4:	0a          	.byte	0x0a
 8106ce5:	00          	.byte	0x00
 8106ce6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8106cea:	0728      	lsls	r0, r5, #28
 8106cec:	d5c0      	bpl.n	8106c70 <_strtod_l+0x88>
 8106cee:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8106cf2:	e7bd      	b.n	8106c70 <_strtod_l+0x88>
 8106cf4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8106cf8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8106cfa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8106cfe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8106d02:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8106d06:	e7f0      	b.n	8106cea <_strtod_l+0x102>
 8106d08:	f8df b180 	ldr.w	fp, [pc, #384]	; 8106e8c <_strtod_l+0x2a4>
 8106d0c:	e7ed      	b.n	8106cea <_strtod_l+0x102>
 8106d0e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8106d12:	f04f 3aff 	mov.w	sl, #4294967295
 8106d16:	e7e8      	b.n	8106cea <_strtod_l+0x102>
 8106d18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8106d1a:	1c5a      	adds	r2, r3, #1
 8106d1c:	9217      	str	r2, [sp, #92]	; 0x5c
 8106d1e:	785b      	ldrb	r3, [r3, #1]
 8106d20:	2b30      	cmp	r3, #48	; 0x30
 8106d22:	d0f9      	beq.n	8106d18 <_strtod_l+0x130>
 8106d24:	2b00      	cmp	r3, #0
 8106d26:	d0a3      	beq.n	8106c70 <_strtod_l+0x88>
 8106d28:	2301      	movs	r3, #1
 8106d2a:	f04f 0900 	mov.w	r9, #0
 8106d2e:	9304      	str	r3, [sp, #16]
 8106d30:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8106d32:	9308      	str	r3, [sp, #32]
 8106d34:	f8cd 901c 	str.w	r9, [sp, #28]
 8106d38:	464f      	mov	r7, r9
 8106d3a:	220a      	movs	r2, #10
 8106d3c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8106d3e:	7806      	ldrb	r6, [r0, #0]
 8106d40:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8106d44:	b2d9      	uxtb	r1, r3
 8106d46:	2909      	cmp	r1, #9
 8106d48:	d92a      	bls.n	8106da0 <_strtod_l+0x1b8>
 8106d4a:	9905      	ldr	r1, [sp, #20]
 8106d4c:	462a      	mov	r2, r5
 8106d4e:	f002 ff1f 	bl	8109b90 <strncmp>
 8106d52:	b398      	cbz	r0, 8106dbc <_strtod_l+0x1d4>
 8106d54:	2000      	movs	r0, #0
 8106d56:	4632      	mov	r2, r6
 8106d58:	463d      	mov	r5, r7
 8106d5a:	9005      	str	r0, [sp, #20]
 8106d5c:	4603      	mov	r3, r0
 8106d5e:	2a65      	cmp	r2, #101	; 0x65
 8106d60:	d001      	beq.n	8106d66 <_strtod_l+0x17e>
 8106d62:	2a45      	cmp	r2, #69	; 0x45
 8106d64:	d118      	bne.n	8106d98 <_strtod_l+0x1b0>
 8106d66:	b91d      	cbnz	r5, 8106d70 <_strtod_l+0x188>
 8106d68:	9a04      	ldr	r2, [sp, #16]
 8106d6a:	4302      	orrs	r2, r0
 8106d6c:	d09e      	beq.n	8106cac <_strtod_l+0xc4>
 8106d6e:	2500      	movs	r5, #0
 8106d70:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8106d74:	f108 0201 	add.w	r2, r8, #1
 8106d78:	9217      	str	r2, [sp, #92]	; 0x5c
 8106d7a:	f898 2001 	ldrb.w	r2, [r8, #1]
 8106d7e:	2a2b      	cmp	r2, #43	; 0x2b
 8106d80:	d075      	beq.n	8106e6e <_strtod_l+0x286>
 8106d82:	2a2d      	cmp	r2, #45	; 0x2d
 8106d84:	d07b      	beq.n	8106e7e <_strtod_l+0x296>
 8106d86:	f04f 0c00 	mov.w	ip, #0
 8106d8a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8106d8e:	2909      	cmp	r1, #9
 8106d90:	f240 8082 	bls.w	8106e98 <_strtod_l+0x2b0>
 8106d94:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8106d98:	2600      	movs	r6, #0
 8106d9a:	e09d      	b.n	8106ed8 <_strtod_l+0x2f0>
 8106d9c:	2300      	movs	r3, #0
 8106d9e:	e7c4      	b.n	8106d2a <_strtod_l+0x142>
 8106da0:	2f08      	cmp	r7, #8
 8106da2:	bfd8      	it	le
 8106da4:	9907      	ldrle	r1, [sp, #28]
 8106da6:	f100 0001 	add.w	r0, r0, #1
 8106daa:	bfda      	itte	le
 8106dac:	fb02 3301 	mlale	r3, r2, r1, r3
 8106db0:	9307      	strle	r3, [sp, #28]
 8106db2:	fb02 3909 	mlagt	r9, r2, r9, r3
 8106db6:	3701      	adds	r7, #1
 8106db8:	9017      	str	r0, [sp, #92]	; 0x5c
 8106dba:	e7bf      	b.n	8106d3c <_strtod_l+0x154>
 8106dbc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8106dbe:	195a      	adds	r2, r3, r5
 8106dc0:	9217      	str	r2, [sp, #92]	; 0x5c
 8106dc2:	5d5a      	ldrb	r2, [r3, r5]
 8106dc4:	2f00      	cmp	r7, #0
 8106dc6:	d037      	beq.n	8106e38 <_strtod_l+0x250>
 8106dc8:	9005      	str	r0, [sp, #20]
 8106dca:	463d      	mov	r5, r7
 8106dcc:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8106dd0:	2b09      	cmp	r3, #9
 8106dd2:	d912      	bls.n	8106dfa <_strtod_l+0x212>
 8106dd4:	2301      	movs	r3, #1
 8106dd6:	e7c2      	b.n	8106d5e <_strtod_l+0x176>
 8106dd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8106dda:	1c5a      	adds	r2, r3, #1
 8106ddc:	9217      	str	r2, [sp, #92]	; 0x5c
 8106dde:	785a      	ldrb	r2, [r3, #1]
 8106de0:	3001      	adds	r0, #1
 8106de2:	2a30      	cmp	r2, #48	; 0x30
 8106de4:	d0f8      	beq.n	8106dd8 <_strtod_l+0x1f0>
 8106de6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8106dea:	2b08      	cmp	r3, #8
 8106dec:	f200 84d9 	bhi.w	81077a2 <_strtod_l+0xbba>
 8106df0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8106df2:	9005      	str	r0, [sp, #20]
 8106df4:	2000      	movs	r0, #0
 8106df6:	9308      	str	r3, [sp, #32]
 8106df8:	4605      	mov	r5, r0
 8106dfa:	3a30      	subs	r2, #48	; 0x30
 8106dfc:	f100 0301 	add.w	r3, r0, #1
 8106e00:	d014      	beq.n	8106e2c <_strtod_l+0x244>
 8106e02:	9905      	ldr	r1, [sp, #20]
 8106e04:	4419      	add	r1, r3
 8106e06:	9105      	str	r1, [sp, #20]
 8106e08:	462b      	mov	r3, r5
 8106e0a:	eb00 0e05 	add.w	lr, r0, r5
 8106e0e:	210a      	movs	r1, #10
 8106e10:	4573      	cmp	r3, lr
 8106e12:	d113      	bne.n	8106e3c <_strtod_l+0x254>
 8106e14:	182b      	adds	r3, r5, r0
 8106e16:	2b08      	cmp	r3, #8
 8106e18:	f105 0501 	add.w	r5, r5, #1
 8106e1c:	4405      	add	r5, r0
 8106e1e:	dc1c      	bgt.n	8106e5a <_strtod_l+0x272>
 8106e20:	9907      	ldr	r1, [sp, #28]
 8106e22:	230a      	movs	r3, #10
 8106e24:	fb03 2301 	mla	r3, r3, r1, r2
 8106e28:	9307      	str	r3, [sp, #28]
 8106e2a:	2300      	movs	r3, #0
 8106e2c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8106e2e:	1c51      	adds	r1, r2, #1
 8106e30:	9117      	str	r1, [sp, #92]	; 0x5c
 8106e32:	7852      	ldrb	r2, [r2, #1]
 8106e34:	4618      	mov	r0, r3
 8106e36:	e7c9      	b.n	8106dcc <_strtod_l+0x1e4>
 8106e38:	4638      	mov	r0, r7
 8106e3a:	e7d2      	b.n	8106de2 <_strtod_l+0x1fa>
 8106e3c:	2b08      	cmp	r3, #8
 8106e3e:	dc04      	bgt.n	8106e4a <_strtod_l+0x262>
 8106e40:	9e07      	ldr	r6, [sp, #28]
 8106e42:	434e      	muls	r6, r1
 8106e44:	9607      	str	r6, [sp, #28]
 8106e46:	3301      	adds	r3, #1
 8106e48:	e7e2      	b.n	8106e10 <_strtod_l+0x228>
 8106e4a:	f103 0c01 	add.w	ip, r3, #1
 8106e4e:	f1bc 0f10 	cmp.w	ip, #16
 8106e52:	bfd8      	it	le
 8106e54:	fb01 f909 	mulle.w	r9, r1, r9
 8106e58:	e7f5      	b.n	8106e46 <_strtod_l+0x25e>
 8106e5a:	2d10      	cmp	r5, #16
 8106e5c:	bfdc      	itt	le
 8106e5e:	230a      	movle	r3, #10
 8106e60:	fb03 2909 	mlale	r9, r3, r9, r2
 8106e64:	e7e1      	b.n	8106e2a <_strtod_l+0x242>
 8106e66:	2300      	movs	r3, #0
 8106e68:	9305      	str	r3, [sp, #20]
 8106e6a:	2301      	movs	r3, #1
 8106e6c:	e77c      	b.n	8106d68 <_strtod_l+0x180>
 8106e6e:	f04f 0c00 	mov.w	ip, #0
 8106e72:	f108 0202 	add.w	r2, r8, #2
 8106e76:	9217      	str	r2, [sp, #92]	; 0x5c
 8106e78:	f898 2002 	ldrb.w	r2, [r8, #2]
 8106e7c:	e785      	b.n	8106d8a <_strtod_l+0x1a2>
 8106e7e:	f04f 0c01 	mov.w	ip, #1
 8106e82:	e7f6      	b.n	8106e72 <_strtod_l+0x28a>
 8106e84:	0810aa28 	.word	0x0810aa28
 8106e88:	0810a7e0 	.word	0x0810a7e0
 8106e8c:	7ff00000 	.word	0x7ff00000
 8106e90:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8106e92:	1c51      	adds	r1, r2, #1
 8106e94:	9117      	str	r1, [sp, #92]	; 0x5c
 8106e96:	7852      	ldrb	r2, [r2, #1]
 8106e98:	2a30      	cmp	r2, #48	; 0x30
 8106e9a:	d0f9      	beq.n	8106e90 <_strtod_l+0x2a8>
 8106e9c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8106ea0:	2908      	cmp	r1, #8
 8106ea2:	f63f af79 	bhi.w	8106d98 <_strtod_l+0x1b0>
 8106ea6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8106eaa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8106eac:	9206      	str	r2, [sp, #24]
 8106eae:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8106eb0:	1c51      	adds	r1, r2, #1
 8106eb2:	9117      	str	r1, [sp, #92]	; 0x5c
 8106eb4:	7852      	ldrb	r2, [r2, #1]
 8106eb6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8106eba:	2e09      	cmp	r6, #9
 8106ebc:	d937      	bls.n	8106f2e <_strtod_l+0x346>
 8106ebe:	9e06      	ldr	r6, [sp, #24]
 8106ec0:	1b89      	subs	r1, r1, r6
 8106ec2:	2908      	cmp	r1, #8
 8106ec4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8106ec8:	dc02      	bgt.n	8106ed0 <_strtod_l+0x2e8>
 8106eca:	4576      	cmp	r6, lr
 8106ecc:	bfa8      	it	ge
 8106ece:	4676      	movge	r6, lr
 8106ed0:	f1bc 0f00 	cmp.w	ip, #0
 8106ed4:	d000      	beq.n	8106ed8 <_strtod_l+0x2f0>
 8106ed6:	4276      	negs	r6, r6
 8106ed8:	2d00      	cmp	r5, #0
 8106eda:	d14d      	bne.n	8106f78 <_strtod_l+0x390>
 8106edc:	9904      	ldr	r1, [sp, #16]
 8106ede:	4301      	orrs	r1, r0
 8106ee0:	f47f aec6 	bne.w	8106c70 <_strtod_l+0x88>
 8106ee4:	2b00      	cmp	r3, #0
 8106ee6:	f47f aee1 	bne.w	8106cac <_strtod_l+0xc4>
 8106eea:	2a69      	cmp	r2, #105	; 0x69
 8106eec:	d027      	beq.n	8106f3e <_strtod_l+0x356>
 8106eee:	dc24      	bgt.n	8106f3a <_strtod_l+0x352>
 8106ef0:	2a49      	cmp	r2, #73	; 0x49
 8106ef2:	d024      	beq.n	8106f3e <_strtod_l+0x356>
 8106ef4:	2a4e      	cmp	r2, #78	; 0x4e
 8106ef6:	f47f aed9 	bne.w	8106cac <_strtod_l+0xc4>
 8106efa:	499f      	ldr	r1, [pc, #636]	; (8107178 <_strtod_l+0x590>)
 8106efc:	a817      	add	r0, sp, #92	; 0x5c
 8106efe:	f001 fe3d 	bl	8108b7c <__match>
 8106f02:	2800      	cmp	r0, #0
 8106f04:	f43f aed2 	beq.w	8106cac <_strtod_l+0xc4>
 8106f08:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8106f0a:	781b      	ldrb	r3, [r3, #0]
 8106f0c:	2b28      	cmp	r3, #40	; 0x28
 8106f0e:	d12d      	bne.n	8106f6c <_strtod_l+0x384>
 8106f10:	499a      	ldr	r1, [pc, #616]	; (810717c <_strtod_l+0x594>)
 8106f12:	aa1a      	add	r2, sp, #104	; 0x68
 8106f14:	a817      	add	r0, sp, #92	; 0x5c
 8106f16:	f001 fe45 	bl	8108ba4 <__hexnan>
 8106f1a:	2805      	cmp	r0, #5
 8106f1c:	d126      	bne.n	8106f6c <_strtod_l+0x384>
 8106f1e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8106f20:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8106f24:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8106f28:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8106f2c:	e6a0      	b.n	8106c70 <_strtod_l+0x88>
 8106f2e:	210a      	movs	r1, #10
 8106f30:	fb01 2e0e 	mla	lr, r1, lr, r2
 8106f34:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8106f38:	e7b9      	b.n	8106eae <_strtod_l+0x2c6>
 8106f3a:	2a6e      	cmp	r2, #110	; 0x6e
 8106f3c:	e7db      	b.n	8106ef6 <_strtod_l+0x30e>
 8106f3e:	4990      	ldr	r1, [pc, #576]	; (8107180 <_strtod_l+0x598>)
 8106f40:	a817      	add	r0, sp, #92	; 0x5c
 8106f42:	f001 fe1b 	bl	8108b7c <__match>
 8106f46:	2800      	cmp	r0, #0
 8106f48:	f43f aeb0 	beq.w	8106cac <_strtod_l+0xc4>
 8106f4c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8106f4e:	498d      	ldr	r1, [pc, #564]	; (8107184 <_strtod_l+0x59c>)
 8106f50:	3b01      	subs	r3, #1
 8106f52:	a817      	add	r0, sp, #92	; 0x5c
 8106f54:	9317      	str	r3, [sp, #92]	; 0x5c
 8106f56:	f001 fe11 	bl	8108b7c <__match>
 8106f5a:	b910      	cbnz	r0, 8106f62 <_strtod_l+0x37a>
 8106f5c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8106f5e:	3301      	adds	r3, #1
 8106f60:	9317      	str	r3, [sp, #92]	; 0x5c
 8106f62:	f8df b230 	ldr.w	fp, [pc, #560]	; 8107194 <_strtod_l+0x5ac>
 8106f66:	f04f 0a00 	mov.w	sl, #0
 8106f6a:	e681      	b.n	8106c70 <_strtod_l+0x88>
 8106f6c:	4886      	ldr	r0, [pc, #536]	; (8107188 <_strtod_l+0x5a0>)
 8106f6e:	f002 fdf7 	bl	8109b60 <nan>
 8106f72:	ec5b ab10 	vmov	sl, fp, d0
 8106f76:	e67b      	b.n	8106c70 <_strtod_l+0x88>
 8106f78:	9b05      	ldr	r3, [sp, #20]
 8106f7a:	9807      	ldr	r0, [sp, #28]
 8106f7c:	1af3      	subs	r3, r6, r3
 8106f7e:	2f00      	cmp	r7, #0
 8106f80:	bf08      	it	eq
 8106f82:	462f      	moveq	r7, r5
 8106f84:	2d10      	cmp	r5, #16
 8106f86:	9306      	str	r3, [sp, #24]
 8106f88:	46a8      	mov	r8, r5
 8106f8a:	bfa8      	it	ge
 8106f8c:	f04f 0810 	movge.w	r8, #16
 8106f90:	f7f9 fb40 	bl	8100614 <__aeabi_ui2d>
 8106f94:	2d09      	cmp	r5, #9
 8106f96:	4682      	mov	sl, r0
 8106f98:	468b      	mov	fp, r1
 8106f9a:	dd13      	ble.n	8106fc4 <_strtod_l+0x3dc>
 8106f9c:	4b7b      	ldr	r3, [pc, #492]	; (810718c <_strtod_l+0x5a4>)
 8106f9e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8106fa2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8106fa6:	f7f9 fbaf 	bl	8100708 <__aeabi_dmul>
 8106faa:	4682      	mov	sl, r0
 8106fac:	4648      	mov	r0, r9
 8106fae:	468b      	mov	fp, r1
 8106fb0:	f7f9 fb30 	bl	8100614 <__aeabi_ui2d>
 8106fb4:	4602      	mov	r2, r0
 8106fb6:	460b      	mov	r3, r1
 8106fb8:	4650      	mov	r0, sl
 8106fba:	4659      	mov	r1, fp
 8106fbc:	f7f9 f9ee 	bl	810039c <__adddf3>
 8106fc0:	4682      	mov	sl, r0
 8106fc2:	468b      	mov	fp, r1
 8106fc4:	2d0f      	cmp	r5, #15
 8106fc6:	dc38      	bgt.n	810703a <_strtod_l+0x452>
 8106fc8:	9b06      	ldr	r3, [sp, #24]
 8106fca:	2b00      	cmp	r3, #0
 8106fcc:	f43f ae50 	beq.w	8106c70 <_strtod_l+0x88>
 8106fd0:	dd24      	ble.n	810701c <_strtod_l+0x434>
 8106fd2:	2b16      	cmp	r3, #22
 8106fd4:	dc0b      	bgt.n	8106fee <_strtod_l+0x406>
 8106fd6:	496d      	ldr	r1, [pc, #436]	; (810718c <_strtod_l+0x5a4>)
 8106fd8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8106fdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8106fe0:	4652      	mov	r2, sl
 8106fe2:	465b      	mov	r3, fp
 8106fe4:	f7f9 fb90 	bl	8100708 <__aeabi_dmul>
 8106fe8:	4682      	mov	sl, r0
 8106fea:	468b      	mov	fp, r1
 8106fec:	e640      	b.n	8106c70 <_strtod_l+0x88>
 8106fee:	9a06      	ldr	r2, [sp, #24]
 8106ff0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8106ff4:	4293      	cmp	r3, r2
 8106ff6:	db20      	blt.n	810703a <_strtod_l+0x452>
 8106ff8:	4c64      	ldr	r4, [pc, #400]	; (810718c <_strtod_l+0x5a4>)
 8106ffa:	f1c5 050f 	rsb	r5, r5, #15
 8106ffe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8107002:	4652      	mov	r2, sl
 8107004:	465b      	mov	r3, fp
 8107006:	e9d1 0100 	ldrd	r0, r1, [r1]
 810700a:	f7f9 fb7d 	bl	8100708 <__aeabi_dmul>
 810700e:	9b06      	ldr	r3, [sp, #24]
 8107010:	1b5d      	subs	r5, r3, r5
 8107012:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8107016:	e9d4 2300 	ldrd	r2, r3, [r4]
 810701a:	e7e3      	b.n	8106fe4 <_strtod_l+0x3fc>
 810701c:	9b06      	ldr	r3, [sp, #24]
 810701e:	3316      	adds	r3, #22
 8107020:	db0b      	blt.n	810703a <_strtod_l+0x452>
 8107022:	9b05      	ldr	r3, [sp, #20]
 8107024:	1b9e      	subs	r6, r3, r6
 8107026:	4b59      	ldr	r3, [pc, #356]	; (810718c <_strtod_l+0x5a4>)
 8107028:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 810702c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8107030:	4650      	mov	r0, sl
 8107032:	4659      	mov	r1, fp
 8107034:	f7f9 fc92 	bl	810095c <__aeabi_ddiv>
 8107038:	e7d6      	b.n	8106fe8 <_strtod_l+0x400>
 810703a:	9b06      	ldr	r3, [sp, #24]
 810703c:	eba5 0808 	sub.w	r8, r5, r8
 8107040:	4498      	add	r8, r3
 8107042:	f1b8 0f00 	cmp.w	r8, #0
 8107046:	dd74      	ble.n	8107132 <_strtod_l+0x54a>
 8107048:	f018 030f 	ands.w	r3, r8, #15
 810704c:	d00a      	beq.n	8107064 <_strtod_l+0x47c>
 810704e:	494f      	ldr	r1, [pc, #316]	; (810718c <_strtod_l+0x5a4>)
 8107050:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8107054:	4652      	mov	r2, sl
 8107056:	465b      	mov	r3, fp
 8107058:	e9d1 0100 	ldrd	r0, r1, [r1]
 810705c:	f7f9 fb54 	bl	8100708 <__aeabi_dmul>
 8107060:	4682      	mov	sl, r0
 8107062:	468b      	mov	fp, r1
 8107064:	f038 080f 	bics.w	r8, r8, #15
 8107068:	d04f      	beq.n	810710a <_strtod_l+0x522>
 810706a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 810706e:	dd22      	ble.n	81070b6 <_strtod_l+0x4ce>
 8107070:	2500      	movs	r5, #0
 8107072:	462e      	mov	r6, r5
 8107074:	9507      	str	r5, [sp, #28]
 8107076:	9505      	str	r5, [sp, #20]
 8107078:	2322      	movs	r3, #34	; 0x22
 810707a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8107194 <_strtod_l+0x5ac>
 810707e:	6023      	str	r3, [r4, #0]
 8107080:	f04f 0a00 	mov.w	sl, #0
 8107084:	9b07      	ldr	r3, [sp, #28]
 8107086:	2b00      	cmp	r3, #0
 8107088:	f43f adf2 	beq.w	8106c70 <_strtod_l+0x88>
 810708c:	9918      	ldr	r1, [sp, #96]	; 0x60
 810708e:	4620      	mov	r0, r4
 8107090:	f001 fe90 	bl	8108db4 <_Bfree>
 8107094:	9905      	ldr	r1, [sp, #20]
 8107096:	4620      	mov	r0, r4
 8107098:	f001 fe8c 	bl	8108db4 <_Bfree>
 810709c:	4631      	mov	r1, r6
 810709e:	4620      	mov	r0, r4
 81070a0:	f001 fe88 	bl	8108db4 <_Bfree>
 81070a4:	9907      	ldr	r1, [sp, #28]
 81070a6:	4620      	mov	r0, r4
 81070a8:	f001 fe84 	bl	8108db4 <_Bfree>
 81070ac:	4629      	mov	r1, r5
 81070ae:	4620      	mov	r0, r4
 81070b0:	f001 fe80 	bl	8108db4 <_Bfree>
 81070b4:	e5dc      	b.n	8106c70 <_strtod_l+0x88>
 81070b6:	4b36      	ldr	r3, [pc, #216]	; (8107190 <_strtod_l+0x5a8>)
 81070b8:	9304      	str	r3, [sp, #16]
 81070ba:	2300      	movs	r3, #0
 81070bc:	ea4f 1828 	mov.w	r8, r8, asr #4
 81070c0:	4650      	mov	r0, sl
 81070c2:	4659      	mov	r1, fp
 81070c4:	4699      	mov	r9, r3
 81070c6:	f1b8 0f01 	cmp.w	r8, #1
 81070ca:	dc21      	bgt.n	8107110 <_strtod_l+0x528>
 81070cc:	b10b      	cbz	r3, 81070d2 <_strtod_l+0x4ea>
 81070ce:	4682      	mov	sl, r0
 81070d0:	468b      	mov	fp, r1
 81070d2:	4b2f      	ldr	r3, [pc, #188]	; (8107190 <_strtod_l+0x5a8>)
 81070d4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 81070d8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 81070dc:	4652      	mov	r2, sl
 81070de:	465b      	mov	r3, fp
 81070e0:	e9d9 0100 	ldrd	r0, r1, [r9]
 81070e4:	f7f9 fb10 	bl	8100708 <__aeabi_dmul>
 81070e8:	4b2a      	ldr	r3, [pc, #168]	; (8107194 <_strtod_l+0x5ac>)
 81070ea:	460a      	mov	r2, r1
 81070ec:	400b      	ands	r3, r1
 81070ee:	492a      	ldr	r1, [pc, #168]	; (8107198 <_strtod_l+0x5b0>)
 81070f0:	428b      	cmp	r3, r1
 81070f2:	4682      	mov	sl, r0
 81070f4:	d8bc      	bhi.n	8107070 <_strtod_l+0x488>
 81070f6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 81070fa:	428b      	cmp	r3, r1
 81070fc:	bf86      	itte	hi
 81070fe:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 810719c <_strtod_l+0x5b4>
 8107102:	f04f 3aff 	movhi.w	sl, #4294967295
 8107106:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 810710a:	2300      	movs	r3, #0
 810710c:	9304      	str	r3, [sp, #16]
 810710e:	e084      	b.n	810721a <_strtod_l+0x632>
 8107110:	f018 0f01 	tst.w	r8, #1
 8107114:	d005      	beq.n	8107122 <_strtod_l+0x53a>
 8107116:	9b04      	ldr	r3, [sp, #16]
 8107118:	e9d3 2300 	ldrd	r2, r3, [r3]
 810711c:	f7f9 faf4 	bl	8100708 <__aeabi_dmul>
 8107120:	2301      	movs	r3, #1
 8107122:	9a04      	ldr	r2, [sp, #16]
 8107124:	3208      	adds	r2, #8
 8107126:	f109 0901 	add.w	r9, r9, #1
 810712a:	ea4f 0868 	mov.w	r8, r8, asr #1
 810712e:	9204      	str	r2, [sp, #16]
 8107130:	e7c9      	b.n	81070c6 <_strtod_l+0x4de>
 8107132:	d0ea      	beq.n	810710a <_strtod_l+0x522>
 8107134:	f1c8 0800 	rsb	r8, r8, #0
 8107138:	f018 020f 	ands.w	r2, r8, #15
 810713c:	d00a      	beq.n	8107154 <_strtod_l+0x56c>
 810713e:	4b13      	ldr	r3, [pc, #76]	; (810718c <_strtod_l+0x5a4>)
 8107140:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8107144:	4650      	mov	r0, sl
 8107146:	4659      	mov	r1, fp
 8107148:	e9d3 2300 	ldrd	r2, r3, [r3]
 810714c:	f7f9 fc06 	bl	810095c <__aeabi_ddiv>
 8107150:	4682      	mov	sl, r0
 8107152:	468b      	mov	fp, r1
 8107154:	ea5f 1828 	movs.w	r8, r8, asr #4
 8107158:	d0d7      	beq.n	810710a <_strtod_l+0x522>
 810715a:	f1b8 0f1f 	cmp.w	r8, #31
 810715e:	dd1f      	ble.n	81071a0 <_strtod_l+0x5b8>
 8107160:	2500      	movs	r5, #0
 8107162:	462e      	mov	r6, r5
 8107164:	9507      	str	r5, [sp, #28]
 8107166:	9505      	str	r5, [sp, #20]
 8107168:	2322      	movs	r3, #34	; 0x22
 810716a:	f04f 0a00 	mov.w	sl, #0
 810716e:	f04f 0b00 	mov.w	fp, #0
 8107172:	6023      	str	r3, [r4, #0]
 8107174:	e786      	b.n	8107084 <_strtod_l+0x49c>
 8107176:	bf00      	nop
 8107178:	0810a7b1 	.word	0x0810a7b1
 810717c:	0810a7f4 	.word	0x0810a7f4
 8107180:	0810a7a9 	.word	0x0810a7a9
 8107184:	0810a934 	.word	0x0810a934
 8107188:	0810abe0 	.word	0x0810abe0
 810718c:	0810aac0 	.word	0x0810aac0
 8107190:	0810aa98 	.word	0x0810aa98
 8107194:	7ff00000 	.word	0x7ff00000
 8107198:	7ca00000 	.word	0x7ca00000
 810719c:	7fefffff 	.word	0x7fefffff
 81071a0:	f018 0310 	ands.w	r3, r8, #16
 81071a4:	bf18      	it	ne
 81071a6:	236a      	movne	r3, #106	; 0x6a
 81071a8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8107558 <_strtod_l+0x970>
 81071ac:	9304      	str	r3, [sp, #16]
 81071ae:	4650      	mov	r0, sl
 81071b0:	4659      	mov	r1, fp
 81071b2:	2300      	movs	r3, #0
 81071b4:	f018 0f01 	tst.w	r8, #1
 81071b8:	d004      	beq.n	81071c4 <_strtod_l+0x5dc>
 81071ba:	e9d9 2300 	ldrd	r2, r3, [r9]
 81071be:	f7f9 faa3 	bl	8100708 <__aeabi_dmul>
 81071c2:	2301      	movs	r3, #1
 81071c4:	ea5f 0868 	movs.w	r8, r8, asr #1
 81071c8:	f109 0908 	add.w	r9, r9, #8
 81071cc:	d1f2      	bne.n	81071b4 <_strtod_l+0x5cc>
 81071ce:	b10b      	cbz	r3, 81071d4 <_strtod_l+0x5ec>
 81071d0:	4682      	mov	sl, r0
 81071d2:	468b      	mov	fp, r1
 81071d4:	9b04      	ldr	r3, [sp, #16]
 81071d6:	b1c3      	cbz	r3, 810720a <_strtod_l+0x622>
 81071d8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 81071dc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 81071e0:	2b00      	cmp	r3, #0
 81071e2:	4659      	mov	r1, fp
 81071e4:	dd11      	ble.n	810720a <_strtod_l+0x622>
 81071e6:	2b1f      	cmp	r3, #31
 81071e8:	f340 8124 	ble.w	8107434 <_strtod_l+0x84c>
 81071ec:	2b34      	cmp	r3, #52	; 0x34
 81071ee:	bfde      	ittt	le
 81071f0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 81071f4:	f04f 33ff 	movle.w	r3, #4294967295
 81071f8:	fa03 f202 	lslle.w	r2, r3, r2
 81071fc:	f04f 0a00 	mov.w	sl, #0
 8107200:	bfcc      	ite	gt
 8107202:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8107206:	ea02 0b01 	andle.w	fp, r2, r1
 810720a:	2200      	movs	r2, #0
 810720c:	2300      	movs	r3, #0
 810720e:	4650      	mov	r0, sl
 8107210:	4659      	mov	r1, fp
 8107212:	f7f9 fce1 	bl	8100bd8 <__aeabi_dcmpeq>
 8107216:	2800      	cmp	r0, #0
 8107218:	d1a2      	bne.n	8107160 <_strtod_l+0x578>
 810721a:	9b07      	ldr	r3, [sp, #28]
 810721c:	9300      	str	r3, [sp, #0]
 810721e:	9908      	ldr	r1, [sp, #32]
 8107220:	462b      	mov	r3, r5
 8107222:	463a      	mov	r2, r7
 8107224:	4620      	mov	r0, r4
 8107226:	f001 fe2d 	bl	8108e84 <__s2b>
 810722a:	9007      	str	r0, [sp, #28]
 810722c:	2800      	cmp	r0, #0
 810722e:	f43f af1f 	beq.w	8107070 <_strtod_l+0x488>
 8107232:	9b05      	ldr	r3, [sp, #20]
 8107234:	1b9e      	subs	r6, r3, r6
 8107236:	9b06      	ldr	r3, [sp, #24]
 8107238:	2b00      	cmp	r3, #0
 810723a:	bfb4      	ite	lt
 810723c:	4633      	movlt	r3, r6
 810723e:	2300      	movge	r3, #0
 8107240:	930c      	str	r3, [sp, #48]	; 0x30
 8107242:	9b06      	ldr	r3, [sp, #24]
 8107244:	2500      	movs	r5, #0
 8107246:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 810724a:	9312      	str	r3, [sp, #72]	; 0x48
 810724c:	462e      	mov	r6, r5
 810724e:	9b07      	ldr	r3, [sp, #28]
 8107250:	4620      	mov	r0, r4
 8107252:	6859      	ldr	r1, [r3, #4]
 8107254:	f001 fd6e 	bl	8108d34 <_Balloc>
 8107258:	9005      	str	r0, [sp, #20]
 810725a:	2800      	cmp	r0, #0
 810725c:	f43f af0c 	beq.w	8107078 <_strtod_l+0x490>
 8107260:	9b07      	ldr	r3, [sp, #28]
 8107262:	691a      	ldr	r2, [r3, #16]
 8107264:	3202      	adds	r2, #2
 8107266:	f103 010c 	add.w	r1, r3, #12
 810726a:	0092      	lsls	r2, r2, #2
 810726c:	300c      	adds	r0, #12
 810726e:	f001 fd53 	bl	8108d18 <memcpy>
 8107272:	ec4b ab10 	vmov	d0, sl, fp
 8107276:	aa1a      	add	r2, sp, #104	; 0x68
 8107278:	a919      	add	r1, sp, #100	; 0x64
 810727a:	4620      	mov	r0, r4
 810727c:	f002 f948 	bl	8109510 <__d2b>
 8107280:	ec4b ab18 	vmov	d8, sl, fp
 8107284:	9018      	str	r0, [sp, #96]	; 0x60
 8107286:	2800      	cmp	r0, #0
 8107288:	f43f aef6 	beq.w	8107078 <_strtod_l+0x490>
 810728c:	2101      	movs	r1, #1
 810728e:	4620      	mov	r0, r4
 8107290:	f001 fe92 	bl	8108fb8 <__i2b>
 8107294:	4606      	mov	r6, r0
 8107296:	2800      	cmp	r0, #0
 8107298:	f43f aeee 	beq.w	8107078 <_strtod_l+0x490>
 810729c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 810729e:	9904      	ldr	r1, [sp, #16]
 81072a0:	2b00      	cmp	r3, #0
 81072a2:	bfab      	itete	ge
 81072a4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 81072a6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 81072a8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 81072aa:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 81072ae:	bfac      	ite	ge
 81072b0:	eb03 0902 	addge.w	r9, r3, r2
 81072b4:	1ad7      	sublt	r7, r2, r3
 81072b6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 81072b8:	eba3 0801 	sub.w	r8, r3, r1
 81072bc:	4490      	add	r8, r2
 81072be:	4ba1      	ldr	r3, [pc, #644]	; (8107544 <_strtod_l+0x95c>)
 81072c0:	f108 38ff 	add.w	r8, r8, #4294967295
 81072c4:	4598      	cmp	r8, r3
 81072c6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 81072ca:	f280 80c7 	bge.w	810745c <_strtod_l+0x874>
 81072ce:	eba3 0308 	sub.w	r3, r3, r8
 81072d2:	2b1f      	cmp	r3, #31
 81072d4:	eba2 0203 	sub.w	r2, r2, r3
 81072d8:	f04f 0101 	mov.w	r1, #1
 81072dc:	f300 80b1 	bgt.w	8107442 <_strtod_l+0x85a>
 81072e0:	fa01 f303 	lsl.w	r3, r1, r3
 81072e4:	930d      	str	r3, [sp, #52]	; 0x34
 81072e6:	2300      	movs	r3, #0
 81072e8:	9308      	str	r3, [sp, #32]
 81072ea:	eb09 0802 	add.w	r8, r9, r2
 81072ee:	9b04      	ldr	r3, [sp, #16]
 81072f0:	45c1      	cmp	r9, r8
 81072f2:	4417      	add	r7, r2
 81072f4:	441f      	add	r7, r3
 81072f6:	464b      	mov	r3, r9
 81072f8:	bfa8      	it	ge
 81072fa:	4643      	movge	r3, r8
 81072fc:	42bb      	cmp	r3, r7
 81072fe:	bfa8      	it	ge
 8107300:	463b      	movge	r3, r7
 8107302:	2b00      	cmp	r3, #0
 8107304:	bfc2      	ittt	gt
 8107306:	eba8 0803 	subgt.w	r8, r8, r3
 810730a:	1aff      	subgt	r7, r7, r3
 810730c:	eba9 0903 	subgt.w	r9, r9, r3
 8107310:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8107312:	2b00      	cmp	r3, #0
 8107314:	dd17      	ble.n	8107346 <_strtod_l+0x75e>
 8107316:	4631      	mov	r1, r6
 8107318:	461a      	mov	r2, r3
 810731a:	4620      	mov	r0, r4
 810731c:	f001 ff0c 	bl	8109138 <__pow5mult>
 8107320:	4606      	mov	r6, r0
 8107322:	2800      	cmp	r0, #0
 8107324:	f43f aea8 	beq.w	8107078 <_strtod_l+0x490>
 8107328:	4601      	mov	r1, r0
 810732a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 810732c:	4620      	mov	r0, r4
 810732e:	f001 fe59 	bl	8108fe4 <__multiply>
 8107332:	900b      	str	r0, [sp, #44]	; 0x2c
 8107334:	2800      	cmp	r0, #0
 8107336:	f43f ae9f 	beq.w	8107078 <_strtod_l+0x490>
 810733a:	9918      	ldr	r1, [sp, #96]	; 0x60
 810733c:	4620      	mov	r0, r4
 810733e:	f001 fd39 	bl	8108db4 <_Bfree>
 8107342:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8107344:	9318      	str	r3, [sp, #96]	; 0x60
 8107346:	f1b8 0f00 	cmp.w	r8, #0
 810734a:	f300 808c 	bgt.w	8107466 <_strtod_l+0x87e>
 810734e:	9b06      	ldr	r3, [sp, #24]
 8107350:	2b00      	cmp	r3, #0
 8107352:	dd08      	ble.n	8107366 <_strtod_l+0x77e>
 8107354:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8107356:	9905      	ldr	r1, [sp, #20]
 8107358:	4620      	mov	r0, r4
 810735a:	f001 feed 	bl	8109138 <__pow5mult>
 810735e:	9005      	str	r0, [sp, #20]
 8107360:	2800      	cmp	r0, #0
 8107362:	f43f ae89 	beq.w	8107078 <_strtod_l+0x490>
 8107366:	2f00      	cmp	r7, #0
 8107368:	dd08      	ble.n	810737c <_strtod_l+0x794>
 810736a:	9905      	ldr	r1, [sp, #20]
 810736c:	463a      	mov	r2, r7
 810736e:	4620      	mov	r0, r4
 8107370:	f001 ff3c 	bl	81091ec <__lshift>
 8107374:	9005      	str	r0, [sp, #20]
 8107376:	2800      	cmp	r0, #0
 8107378:	f43f ae7e 	beq.w	8107078 <_strtod_l+0x490>
 810737c:	f1b9 0f00 	cmp.w	r9, #0
 8107380:	dd08      	ble.n	8107394 <_strtod_l+0x7ac>
 8107382:	4631      	mov	r1, r6
 8107384:	464a      	mov	r2, r9
 8107386:	4620      	mov	r0, r4
 8107388:	f001 ff30 	bl	81091ec <__lshift>
 810738c:	4606      	mov	r6, r0
 810738e:	2800      	cmp	r0, #0
 8107390:	f43f ae72 	beq.w	8107078 <_strtod_l+0x490>
 8107394:	9a05      	ldr	r2, [sp, #20]
 8107396:	9918      	ldr	r1, [sp, #96]	; 0x60
 8107398:	4620      	mov	r0, r4
 810739a:	f001 ffb3 	bl	8109304 <__mdiff>
 810739e:	4605      	mov	r5, r0
 81073a0:	2800      	cmp	r0, #0
 81073a2:	f43f ae69 	beq.w	8107078 <_strtod_l+0x490>
 81073a6:	68c3      	ldr	r3, [r0, #12]
 81073a8:	930b      	str	r3, [sp, #44]	; 0x2c
 81073aa:	2300      	movs	r3, #0
 81073ac:	60c3      	str	r3, [r0, #12]
 81073ae:	4631      	mov	r1, r6
 81073b0:	f001 ff8c 	bl	81092cc <__mcmp>
 81073b4:	2800      	cmp	r0, #0
 81073b6:	da60      	bge.n	810747a <_strtod_l+0x892>
 81073b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 81073ba:	ea53 030a 	orrs.w	r3, r3, sl
 81073be:	f040 8082 	bne.w	81074c6 <_strtod_l+0x8de>
 81073c2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 81073c6:	2b00      	cmp	r3, #0
 81073c8:	d17d      	bne.n	81074c6 <_strtod_l+0x8de>
 81073ca:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 81073ce:	0d1b      	lsrs	r3, r3, #20
 81073d0:	051b      	lsls	r3, r3, #20
 81073d2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 81073d6:	d976      	bls.n	81074c6 <_strtod_l+0x8de>
 81073d8:	696b      	ldr	r3, [r5, #20]
 81073da:	b913      	cbnz	r3, 81073e2 <_strtod_l+0x7fa>
 81073dc:	692b      	ldr	r3, [r5, #16]
 81073de:	2b01      	cmp	r3, #1
 81073e0:	dd71      	ble.n	81074c6 <_strtod_l+0x8de>
 81073e2:	4629      	mov	r1, r5
 81073e4:	2201      	movs	r2, #1
 81073e6:	4620      	mov	r0, r4
 81073e8:	f001 ff00 	bl	81091ec <__lshift>
 81073ec:	4631      	mov	r1, r6
 81073ee:	4605      	mov	r5, r0
 81073f0:	f001 ff6c 	bl	81092cc <__mcmp>
 81073f4:	2800      	cmp	r0, #0
 81073f6:	dd66      	ble.n	81074c6 <_strtod_l+0x8de>
 81073f8:	9904      	ldr	r1, [sp, #16]
 81073fa:	4a53      	ldr	r2, [pc, #332]	; (8107548 <_strtod_l+0x960>)
 81073fc:	465b      	mov	r3, fp
 81073fe:	2900      	cmp	r1, #0
 8107400:	f000 8081 	beq.w	8107506 <_strtod_l+0x91e>
 8107404:	ea02 010b 	and.w	r1, r2, fp
 8107408:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 810740c:	dc7b      	bgt.n	8107506 <_strtod_l+0x91e>
 810740e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8107412:	f77f aea9 	ble.w	8107168 <_strtod_l+0x580>
 8107416:	4b4d      	ldr	r3, [pc, #308]	; (810754c <_strtod_l+0x964>)
 8107418:	4650      	mov	r0, sl
 810741a:	4659      	mov	r1, fp
 810741c:	2200      	movs	r2, #0
 810741e:	f7f9 f973 	bl	8100708 <__aeabi_dmul>
 8107422:	460b      	mov	r3, r1
 8107424:	4303      	orrs	r3, r0
 8107426:	bf08      	it	eq
 8107428:	2322      	moveq	r3, #34	; 0x22
 810742a:	4682      	mov	sl, r0
 810742c:	468b      	mov	fp, r1
 810742e:	bf08      	it	eq
 8107430:	6023      	streq	r3, [r4, #0]
 8107432:	e62b      	b.n	810708c <_strtod_l+0x4a4>
 8107434:	f04f 32ff 	mov.w	r2, #4294967295
 8107438:	fa02 f303 	lsl.w	r3, r2, r3
 810743c:	ea03 0a0a 	and.w	sl, r3, sl
 8107440:	e6e3      	b.n	810720a <_strtod_l+0x622>
 8107442:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8107446:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 810744a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 810744e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8107452:	fa01 f308 	lsl.w	r3, r1, r8
 8107456:	9308      	str	r3, [sp, #32]
 8107458:	910d      	str	r1, [sp, #52]	; 0x34
 810745a:	e746      	b.n	81072ea <_strtod_l+0x702>
 810745c:	2300      	movs	r3, #0
 810745e:	9308      	str	r3, [sp, #32]
 8107460:	2301      	movs	r3, #1
 8107462:	930d      	str	r3, [sp, #52]	; 0x34
 8107464:	e741      	b.n	81072ea <_strtod_l+0x702>
 8107466:	9918      	ldr	r1, [sp, #96]	; 0x60
 8107468:	4642      	mov	r2, r8
 810746a:	4620      	mov	r0, r4
 810746c:	f001 febe 	bl	81091ec <__lshift>
 8107470:	9018      	str	r0, [sp, #96]	; 0x60
 8107472:	2800      	cmp	r0, #0
 8107474:	f47f af6b 	bne.w	810734e <_strtod_l+0x766>
 8107478:	e5fe      	b.n	8107078 <_strtod_l+0x490>
 810747a:	465f      	mov	r7, fp
 810747c:	d16e      	bne.n	810755c <_strtod_l+0x974>
 810747e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8107480:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8107484:	b342      	cbz	r2, 81074d8 <_strtod_l+0x8f0>
 8107486:	4a32      	ldr	r2, [pc, #200]	; (8107550 <_strtod_l+0x968>)
 8107488:	4293      	cmp	r3, r2
 810748a:	d128      	bne.n	81074de <_strtod_l+0x8f6>
 810748c:	9b04      	ldr	r3, [sp, #16]
 810748e:	4651      	mov	r1, sl
 8107490:	b1eb      	cbz	r3, 81074ce <_strtod_l+0x8e6>
 8107492:	4b2d      	ldr	r3, [pc, #180]	; (8107548 <_strtod_l+0x960>)
 8107494:	403b      	ands	r3, r7
 8107496:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 810749a:	f04f 32ff 	mov.w	r2, #4294967295
 810749e:	d819      	bhi.n	81074d4 <_strtod_l+0x8ec>
 81074a0:	0d1b      	lsrs	r3, r3, #20
 81074a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 81074a6:	fa02 f303 	lsl.w	r3, r2, r3
 81074aa:	4299      	cmp	r1, r3
 81074ac:	d117      	bne.n	81074de <_strtod_l+0x8f6>
 81074ae:	4b29      	ldr	r3, [pc, #164]	; (8107554 <_strtod_l+0x96c>)
 81074b0:	429f      	cmp	r7, r3
 81074b2:	d102      	bne.n	81074ba <_strtod_l+0x8d2>
 81074b4:	3101      	adds	r1, #1
 81074b6:	f43f addf 	beq.w	8107078 <_strtod_l+0x490>
 81074ba:	4b23      	ldr	r3, [pc, #140]	; (8107548 <_strtod_l+0x960>)
 81074bc:	403b      	ands	r3, r7
 81074be:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 81074c2:	f04f 0a00 	mov.w	sl, #0
 81074c6:	9b04      	ldr	r3, [sp, #16]
 81074c8:	2b00      	cmp	r3, #0
 81074ca:	d1a4      	bne.n	8107416 <_strtod_l+0x82e>
 81074cc:	e5de      	b.n	810708c <_strtod_l+0x4a4>
 81074ce:	f04f 33ff 	mov.w	r3, #4294967295
 81074d2:	e7ea      	b.n	81074aa <_strtod_l+0x8c2>
 81074d4:	4613      	mov	r3, r2
 81074d6:	e7e8      	b.n	81074aa <_strtod_l+0x8c2>
 81074d8:	ea53 030a 	orrs.w	r3, r3, sl
 81074dc:	d08c      	beq.n	81073f8 <_strtod_l+0x810>
 81074de:	9b08      	ldr	r3, [sp, #32]
 81074e0:	b1db      	cbz	r3, 810751a <_strtod_l+0x932>
 81074e2:	423b      	tst	r3, r7
 81074e4:	d0ef      	beq.n	81074c6 <_strtod_l+0x8de>
 81074e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 81074e8:	9a04      	ldr	r2, [sp, #16]
 81074ea:	4650      	mov	r0, sl
 81074ec:	4659      	mov	r1, fp
 81074ee:	b1c3      	cbz	r3, 8107522 <_strtod_l+0x93a>
 81074f0:	f7ff fb5c 	bl	8106bac <sulp>
 81074f4:	4602      	mov	r2, r0
 81074f6:	460b      	mov	r3, r1
 81074f8:	ec51 0b18 	vmov	r0, r1, d8
 81074fc:	f7f8 ff4e 	bl	810039c <__adddf3>
 8107500:	4682      	mov	sl, r0
 8107502:	468b      	mov	fp, r1
 8107504:	e7df      	b.n	81074c6 <_strtod_l+0x8de>
 8107506:	4013      	ands	r3, r2
 8107508:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 810750c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8107510:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8107514:	f04f 3aff 	mov.w	sl, #4294967295
 8107518:	e7d5      	b.n	81074c6 <_strtod_l+0x8de>
 810751a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810751c:	ea13 0f0a 	tst.w	r3, sl
 8107520:	e7e0      	b.n	81074e4 <_strtod_l+0x8fc>
 8107522:	f7ff fb43 	bl	8106bac <sulp>
 8107526:	4602      	mov	r2, r0
 8107528:	460b      	mov	r3, r1
 810752a:	ec51 0b18 	vmov	r0, r1, d8
 810752e:	f7f8 ff33 	bl	8100398 <__aeabi_dsub>
 8107532:	2200      	movs	r2, #0
 8107534:	2300      	movs	r3, #0
 8107536:	4682      	mov	sl, r0
 8107538:	468b      	mov	fp, r1
 810753a:	f7f9 fb4d 	bl	8100bd8 <__aeabi_dcmpeq>
 810753e:	2800      	cmp	r0, #0
 8107540:	d0c1      	beq.n	81074c6 <_strtod_l+0x8de>
 8107542:	e611      	b.n	8107168 <_strtod_l+0x580>
 8107544:	fffffc02 	.word	0xfffffc02
 8107548:	7ff00000 	.word	0x7ff00000
 810754c:	39500000 	.word	0x39500000
 8107550:	000fffff 	.word	0x000fffff
 8107554:	7fefffff 	.word	0x7fefffff
 8107558:	0810a808 	.word	0x0810a808
 810755c:	4631      	mov	r1, r6
 810755e:	4628      	mov	r0, r5
 8107560:	f002 f832 	bl	81095c8 <__ratio>
 8107564:	ec59 8b10 	vmov	r8, r9, d0
 8107568:	ee10 0a10 	vmov	r0, s0
 810756c:	2200      	movs	r2, #0
 810756e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8107572:	4649      	mov	r1, r9
 8107574:	f7f9 fb44 	bl	8100c00 <__aeabi_dcmple>
 8107578:	2800      	cmp	r0, #0
 810757a:	d07a      	beq.n	8107672 <_strtod_l+0xa8a>
 810757c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810757e:	2b00      	cmp	r3, #0
 8107580:	d04a      	beq.n	8107618 <_strtod_l+0xa30>
 8107582:	4b95      	ldr	r3, [pc, #596]	; (81077d8 <_strtod_l+0xbf0>)
 8107584:	2200      	movs	r2, #0
 8107586:	e9cd 2308 	strd	r2, r3, [sp, #32]
 810758a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 81077d8 <_strtod_l+0xbf0>
 810758e:	f04f 0800 	mov.w	r8, #0
 8107592:	4b92      	ldr	r3, [pc, #584]	; (81077dc <_strtod_l+0xbf4>)
 8107594:	403b      	ands	r3, r7
 8107596:	930d      	str	r3, [sp, #52]	; 0x34
 8107598:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 810759a:	4b91      	ldr	r3, [pc, #580]	; (81077e0 <_strtod_l+0xbf8>)
 810759c:	429a      	cmp	r2, r3
 810759e:	f040 80b0 	bne.w	8107702 <_strtod_l+0xb1a>
 81075a2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 81075a6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 81075aa:	ec4b ab10 	vmov	d0, sl, fp
 81075ae:	e9cd 0108 	strd	r0, r1, [sp, #32]
 81075b2:	f001 ff31 	bl	8109418 <__ulp>
 81075b6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 81075ba:	ec53 2b10 	vmov	r2, r3, d0
 81075be:	f7f9 f8a3 	bl	8100708 <__aeabi_dmul>
 81075c2:	4652      	mov	r2, sl
 81075c4:	465b      	mov	r3, fp
 81075c6:	f7f8 fee9 	bl	810039c <__adddf3>
 81075ca:	460b      	mov	r3, r1
 81075cc:	4983      	ldr	r1, [pc, #524]	; (81077dc <_strtod_l+0xbf4>)
 81075ce:	4a85      	ldr	r2, [pc, #532]	; (81077e4 <_strtod_l+0xbfc>)
 81075d0:	4019      	ands	r1, r3
 81075d2:	4291      	cmp	r1, r2
 81075d4:	4682      	mov	sl, r0
 81075d6:	d960      	bls.n	810769a <_strtod_l+0xab2>
 81075d8:	ee18 3a90 	vmov	r3, s17
 81075dc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 81075e0:	4293      	cmp	r3, r2
 81075e2:	d104      	bne.n	81075ee <_strtod_l+0xa06>
 81075e4:	ee18 3a10 	vmov	r3, s16
 81075e8:	3301      	adds	r3, #1
 81075ea:	f43f ad45 	beq.w	8107078 <_strtod_l+0x490>
 81075ee:	f8df b200 	ldr.w	fp, [pc, #512]	; 81077f0 <_strtod_l+0xc08>
 81075f2:	f04f 3aff 	mov.w	sl, #4294967295
 81075f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 81075f8:	4620      	mov	r0, r4
 81075fa:	f001 fbdb 	bl	8108db4 <_Bfree>
 81075fe:	9905      	ldr	r1, [sp, #20]
 8107600:	4620      	mov	r0, r4
 8107602:	f001 fbd7 	bl	8108db4 <_Bfree>
 8107606:	4631      	mov	r1, r6
 8107608:	4620      	mov	r0, r4
 810760a:	f001 fbd3 	bl	8108db4 <_Bfree>
 810760e:	4629      	mov	r1, r5
 8107610:	4620      	mov	r0, r4
 8107612:	f001 fbcf 	bl	8108db4 <_Bfree>
 8107616:	e61a      	b.n	810724e <_strtod_l+0x666>
 8107618:	f1ba 0f00 	cmp.w	sl, #0
 810761c:	d11b      	bne.n	8107656 <_strtod_l+0xa6e>
 810761e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8107622:	b9f3      	cbnz	r3, 8107662 <_strtod_l+0xa7a>
 8107624:	4b6c      	ldr	r3, [pc, #432]	; (81077d8 <_strtod_l+0xbf0>)
 8107626:	2200      	movs	r2, #0
 8107628:	4640      	mov	r0, r8
 810762a:	4649      	mov	r1, r9
 810762c:	f7f9 fade 	bl	8100bec <__aeabi_dcmplt>
 8107630:	b9d0      	cbnz	r0, 8107668 <_strtod_l+0xa80>
 8107632:	4640      	mov	r0, r8
 8107634:	4649      	mov	r1, r9
 8107636:	4b6c      	ldr	r3, [pc, #432]	; (81077e8 <_strtod_l+0xc00>)
 8107638:	2200      	movs	r2, #0
 810763a:	f7f9 f865 	bl	8100708 <__aeabi_dmul>
 810763e:	4680      	mov	r8, r0
 8107640:	4689      	mov	r9, r1
 8107642:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8107646:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 810764a:	9315      	str	r3, [sp, #84]	; 0x54
 810764c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8107650:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8107654:	e79d      	b.n	8107592 <_strtod_l+0x9aa>
 8107656:	f1ba 0f01 	cmp.w	sl, #1
 810765a:	d102      	bne.n	8107662 <_strtod_l+0xa7a>
 810765c:	2f00      	cmp	r7, #0
 810765e:	f43f ad83 	beq.w	8107168 <_strtod_l+0x580>
 8107662:	4b62      	ldr	r3, [pc, #392]	; (81077ec <_strtod_l+0xc04>)
 8107664:	2200      	movs	r2, #0
 8107666:	e78e      	b.n	8107586 <_strtod_l+0x99e>
 8107668:	f8df 917c 	ldr.w	r9, [pc, #380]	; 81077e8 <_strtod_l+0xc00>
 810766c:	f04f 0800 	mov.w	r8, #0
 8107670:	e7e7      	b.n	8107642 <_strtod_l+0xa5a>
 8107672:	4b5d      	ldr	r3, [pc, #372]	; (81077e8 <_strtod_l+0xc00>)
 8107674:	4640      	mov	r0, r8
 8107676:	4649      	mov	r1, r9
 8107678:	2200      	movs	r2, #0
 810767a:	f7f9 f845 	bl	8100708 <__aeabi_dmul>
 810767e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8107680:	4680      	mov	r8, r0
 8107682:	4689      	mov	r9, r1
 8107684:	b933      	cbnz	r3, 8107694 <_strtod_l+0xaac>
 8107686:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 810768a:	900e      	str	r0, [sp, #56]	; 0x38
 810768c:	930f      	str	r3, [sp, #60]	; 0x3c
 810768e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8107692:	e7dd      	b.n	8107650 <_strtod_l+0xa68>
 8107694:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8107698:	e7f9      	b.n	810768e <_strtod_l+0xaa6>
 810769a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 810769e:	9b04      	ldr	r3, [sp, #16]
 81076a0:	2b00      	cmp	r3, #0
 81076a2:	d1a8      	bne.n	81075f6 <_strtod_l+0xa0e>
 81076a4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 81076a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 81076aa:	0d1b      	lsrs	r3, r3, #20
 81076ac:	051b      	lsls	r3, r3, #20
 81076ae:	429a      	cmp	r2, r3
 81076b0:	d1a1      	bne.n	81075f6 <_strtod_l+0xa0e>
 81076b2:	4640      	mov	r0, r8
 81076b4:	4649      	mov	r1, r9
 81076b6:	f7f9 fb87 	bl	8100dc8 <__aeabi_d2lz>
 81076ba:	f7f8 fff7 	bl	81006ac <__aeabi_l2d>
 81076be:	4602      	mov	r2, r0
 81076c0:	460b      	mov	r3, r1
 81076c2:	4640      	mov	r0, r8
 81076c4:	4649      	mov	r1, r9
 81076c6:	f7f8 fe67 	bl	8100398 <__aeabi_dsub>
 81076ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 81076cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 81076d0:	ea43 030a 	orr.w	r3, r3, sl
 81076d4:	4313      	orrs	r3, r2
 81076d6:	4680      	mov	r8, r0
 81076d8:	4689      	mov	r9, r1
 81076da:	d055      	beq.n	8107788 <_strtod_l+0xba0>
 81076dc:	a336      	add	r3, pc, #216	; (adr r3, 81077b8 <_strtod_l+0xbd0>)
 81076de:	e9d3 2300 	ldrd	r2, r3, [r3]
 81076e2:	f7f9 fa83 	bl	8100bec <__aeabi_dcmplt>
 81076e6:	2800      	cmp	r0, #0
 81076e8:	f47f acd0 	bne.w	810708c <_strtod_l+0x4a4>
 81076ec:	a334      	add	r3, pc, #208	; (adr r3, 81077c0 <_strtod_l+0xbd8>)
 81076ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 81076f2:	4640      	mov	r0, r8
 81076f4:	4649      	mov	r1, r9
 81076f6:	f7f9 fa97 	bl	8100c28 <__aeabi_dcmpgt>
 81076fa:	2800      	cmp	r0, #0
 81076fc:	f43f af7b 	beq.w	81075f6 <_strtod_l+0xa0e>
 8107700:	e4c4      	b.n	810708c <_strtod_l+0x4a4>
 8107702:	9b04      	ldr	r3, [sp, #16]
 8107704:	b333      	cbz	r3, 8107754 <_strtod_l+0xb6c>
 8107706:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8107708:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 810770c:	d822      	bhi.n	8107754 <_strtod_l+0xb6c>
 810770e:	a32e      	add	r3, pc, #184	; (adr r3, 81077c8 <_strtod_l+0xbe0>)
 8107710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107714:	4640      	mov	r0, r8
 8107716:	4649      	mov	r1, r9
 8107718:	f7f9 fa72 	bl	8100c00 <__aeabi_dcmple>
 810771c:	b1a0      	cbz	r0, 8107748 <_strtod_l+0xb60>
 810771e:	4649      	mov	r1, r9
 8107720:	4640      	mov	r0, r8
 8107722:	f7f9 fac9 	bl	8100cb8 <__aeabi_d2uiz>
 8107726:	2801      	cmp	r0, #1
 8107728:	bf38      	it	cc
 810772a:	2001      	movcc	r0, #1
 810772c:	f7f8 ff72 	bl	8100614 <__aeabi_ui2d>
 8107730:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8107732:	4680      	mov	r8, r0
 8107734:	4689      	mov	r9, r1
 8107736:	bb23      	cbnz	r3, 8107782 <_strtod_l+0xb9a>
 8107738:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 810773c:	9010      	str	r0, [sp, #64]	; 0x40
 810773e:	9311      	str	r3, [sp, #68]	; 0x44
 8107740:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8107744:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8107748:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810774a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 810774c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8107750:	1a9b      	subs	r3, r3, r2
 8107752:	9309      	str	r3, [sp, #36]	; 0x24
 8107754:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8107758:	eeb0 0a48 	vmov.f32	s0, s16
 810775c:	eef0 0a68 	vmov.f32	s1, s17
 8107760:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8107764:	f001 fe58 	bl	8109418 <__ulp>
 8107768:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 810776c:	ec53 2b10 	vmov	r2, r3, d0
 8107770:	f7f8 ffca 	bl	8100708 <__aeabi_dmul>
 8107774:	ec53 2b18 	vmov	r2, r3, d8
 8107778:	f7f8 fe10 	bl	810039c <__adddf3>
 810777c:	4682      	mov	sl, r0
 810777e:	468b      	mov	fp, r1
 8107780:	e78d      	b.n	810769e <_strtod_l+0xab6>
 8107782:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8107786:	e7db      	b.n	8107740 <_strtod_l+0xb58>
 8107788:	a311      	add	r3, pc, #68	; (adr r3, 81077d0 <_strtod_l+0xbe8>)
 810778a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810778e:	f7f9 fa2d 	bl	8100bec <__aeabi_dcmplt>
 8107792:	e7b2      	b.n	81076fa <_strtod_l+0xb12>
 8107794:	2300      	movs	r3, #0
 8107796:	930a      	str	r3, [sp, #40]	; 0x28
 8107798:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 810779a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 810779c:	6013      	str	r3, [r2, #0]
 810779e:	f7ff ba6b 	b.w	8106c78 <_strtod_l+0x90>
 81077a2:	2a65      	cmp	r2, #101	; 0x65
 81077a4:	f43f ab5f 	beq.w	8106e66 <_strtod_l+0x27e>
 81077a8:	2a45      	cmp	r2, #69	; 0x45
 81077aa:	f43f ab5c 	beq.w	8106e66 <_strtod_l+0x27e>
 81077ae:	2301      	movs	r3, #1
 81077b0:	f7ff bb94 	b.w	8106edc <_strtod_l+0x2f4>
 81077b4:	f3af 8000 	nop.w
 81077b8:	94a03595 	.word	0x94a03595
 81077bc:	3fdfffff 	.word	0x3fdfffff
 81077c0:	35afe535 	.word	0x35afe535
 81077c4:	3fe00000 	.word	0x3fe00000
 81077c8:	ffc00000 	.word	0xffc00000
 81077cc:	41dfffff 	.word	0x41dfffff
 81077d0:	94a03595 	.word	0x94a03595
 81077d4:	3fcfffff 	.word	0x3fcfffff
 81077d8:	3ff00000 	.word	0x3ff00000
 81077dc:	7ff00000 	.word	0x7ff00000
 81077e0:	7fe00000 	.word	0x7fe00000
 81077e4:	7c9fffff 	.word	0x7c9fffff
 81077e8:	3fe00000 	.word	0x3fe00000
 81077ec:	bff00000 	.word	0xbff00000
 81077f0:	7fefffff 	.word	0x7fefffff

081077f4 <_strtod_r>:
 81077f4:	4b01      	ldr	r3, [pc, #4]	; (81077fc <_strtod_r+0x8>)
 81077f6:	f7ff b9f7 	b.w	8106be8 <_strtod_l>
 81077fa:	bf00      	nop
 81077fc:	10000078 	.word	0x10000078

08107800 <_strtol_l.constprop.0>:
 8107800:	2b01      	cmp	r3, #1
 8107802:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8107806:	d001      	beq.n	810780c <_strtol_l.constprop.0+0xc>
 8107808:	2b24      	cmp	r3, #36	; 0x24
 810780a:	d906      	bls.n	810781a <_strtol_l.constprop.0+0x1a>
 810780c:	f7fe fafc 	bl	8105e08 <__errno>
 8107810:	2316      	movs	r3, #22
 8107812:	6003      	str	r3, [r0, #0]
 8107814:	2000      	movs	r0, #0
 8107816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810781a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8107900 <_strtol_l.constprop.0+0x100>
 810781e:	460d      	mov	r5, r1
 8107820:	462e      	mov	r6, r5
 8107822:	f815 4b01 	ldrb.w	r4, [r5], #1
 8107826:	f814 700c 	ldrb.w	r7, [r4, ip]
 810782a:	f017 0708 	ands.w	r7, r7, #8
 810782e:	d1f7      	bne.n	8107820 <_strtol_l.constprop.0+0x20>
 8107830:	2c2d      	cmp	r4, #45	; 0x2d
 8107832:	d132      	bne.n	810789a <_strtol_l.constprop.0+0x9a>
 8107834:	782c      	ldrb	r4, [r5, #0]
 8107836:	2701      	movs	r7, #1
 8107838:	1cb5      	adds	r5, r6, #2
 810783a:	2b00      	cmp	r3, #0
 810783c:	d05b      	beq.n	81078f6 <_strtol_l.constprop.0+0xf6>
 810783e:	2b10      	cmp	r3, #16
 8107840:	d109      	bne.n	8107856 <_strtol_l.constprop.0+0x56>
 8107842:	2c30      	cmp	r4, #48	; 0x30
 8107844:	d107      	bne.n	8107856 <_strtol_l.constprop.0+0x56>
 8107846:	782c      	ldrb	r4, [r5, #0]
 8107848:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 810784c:	2c58      	cmp	r4, #88	; 0x58
 810784e:	d14d      	bne.n	81078ec <_strtol_l.constprop.0+0xec>
 8107850:	786c      	ldrb	r4, [r5, #1]
 8107852:	2310      	movs	r3, #16
 8107854:	3502      	adds	r5, #2
 8107856:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 810785a:	f108 38ff 	add.w	r8, r8, #4294967295
 810785e:	f04f 0c00 	mov.w	ip, #0
 8107862:	fbb8 f9f3 	udiv	r9, r8, r3
 8107866:	4666      	mov	r6, ip
 8107868:	fb03 8a19 	mls	sl, r3, r9, r8
 810786c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8107870:	f1be 0f09 	cmp.w	lr, #9
 8107874:	d816      	bhi.n	81078a4 <_strtol_l.constprop.0+0xa4>
 8107876:	4674      	mov	r4, lr
 8107878:	42a3      	cmp	r3, r4
 810787a:	dd24      	ble.n	81078c6 <_strtol_l.constprop.0+0xc6>
 810787c:	f1bc 0f00 	cmp.w	ip, #0
 8107880:	db1e      	blt.n	81078c0 <_strtol_l.constprop.0+0xc0>
 8107882:	45b1      	cmp	r9, r6
 8107884:	d31c      	bcc.n	81078c0 <_strtol_l.constprop.0+0xc0>
 8107886:	d101      	bne.n	810788c <_strtol_l.constprop.0+0x8c>
 8107888:	45a2      	cmp	sl, r4
 810788a:	db19      	blt.n	81078c0 <_strtol_l.constprop.0+0xc0>
 810788c:	fb06 4603 	mla	r6, r6, r3, r4
 8107890:	f04f 0c01 	mov.w	ip, #1
 8107894:	f815 4b01 	ldrb.w	r4, [r5], #1
 8107898:	e7e8      	b.n	810786c <_strtol_l.constprop.0+0x6c>
 810789a:	2c2b      	cmp	r4, #43	; 0x2b
 810789c:	bf04      	itt	eq
 810789e:	782c      	ldrbeq	r4, [r5, #0]
 81078a0:	1cb5      	addeq	r5, r6, #2
 81078a2:	e7ca      	b.n	810783a <_strtol_l.constprop.0+0x3a>
 81078a4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 81078a8:	f1be 0f19 	cmp.w	lr, #25
 81078ac:	d801      	bhi.n	81078b2 <_strtol_l.constprop.0+0xb2>
 81078ae:	3c37      	subs	r4, #55	; 0x37
 81078b0:	e7e2      	b.n	8107878 <_strtol_l.constprop.0+0x78>
 81078b2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 81078b6:	f1be 0f19 	cmp.w	lr, #25
 81078ba:	d804      	bhi.n	81078c6 <_strtol_l.constprop.0+0xc6>
 81078bc:	3c57      	subs	r4, #87	; 0x57
 81078be:	e7db      	b.n	8107878 <_strtol_l.constprop.0+0x78>
 81078c0:	f04f 3cff 	mov.w	ip, #4294967295
 81078c4:	e7e6      	b.n	8107894 <_strtol_l.constprop.0+0x94>
 81078c6:	f1bc 0f00 	cmp.w	ip, #0
 81078ca:	da05      	bge.n	81078d8 <_strtol_l.constprop.0+0xd8>
 81078cc:	2322      	movs	r3, #34	; 0x22
 81078ce:	6003      	str	r3, [r0, #0]
 81078d0:	4646      	mov	r6, r8
 81078d2:	b942      	cbnz	r2, 81078e6 <_strtol_l.constprop.0+0xe6>
 81078d4:	4630      	mov	r0, r6
 81078d6:	e79e      	b.n	8107816 <_strtol_l.constprop.0+0x16>
 81078d8:	b107      	cbz	r7, 81078dc <_strtol_l.constprop.0+0xdc>
 81078da:	4276      	negs	r6, r6
 81078dc:	2a00      	cmp	r2, #0
 81078de:	d0f9      	beq.n	81078d4 <_strtol_l.constprop.0+0xd4>
 81078e0:	f1bc 0f00 	cmp.w	ip, #0
 81078e4:	d000      	beq.n	81078e8 <_strtol_l.constprop.0+0xe8>
 81078e6:	1e69      	subs	r1, r5, #1
 81078e8:	6011      	str	r1, [r2, #0]
 81078ea:	e7f3      	b.n	81078d4 <_strtol_l.constprop.0+0xd4>
 81078ec:	2430      	movs	r4, #48	; 0x30
 81078ee:	2b00      	cmp	r3, #0
 81078f0:	d1b1      	bne.n	8107856 <_strtol_l.constprop.0+0x56>
 81078f2:	2308      	movs	r3, #8
 81078f4:	e7af      	b.n	8107856 <_strtol_l.constprop.0+0x56>
 81078f6:	2c30      	cmp	r4, #48	; 0x30
 81078f8:	d0a5      	beq.n	8107846 <_strtol_l.constprop.0+0x46>
 81078fa:	230a      	movs	r3, #10
 81078fc:	e7ab      	b.n	8107856 <_strtol_l.constprop.0+0x56>
 81078fe:	bf00      	nop
 8107900:	0810a831 	.word	0x0810a831

08107904 <_strtol_r>:
 8107904:	f7ff bf7c 	b.w	8107800 <_strtol_l.constprop.0>

08107908 <quorem>:
 8107908:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810790c:	6903      	ldr	r3, [r0, #16]
 810790e:	690c      	ldr	r4, [r1, #16]
 8107910:	42a3      	cmp	r3, r4
 8107912:	4607      	mov	r7, r0
 8107914:	f2c0 8081 	blt.w	8107a1a <quorem+0x112>
 8107918:	3c01      	subs	r4, #1
 810791a:	f101 0814 	add.w	r8, r1, #20
 810791e:	f100 0514 	add.w	r5, r0, #20
 8107922:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8107926:	9301      	str	r3, [sp, #4]
 8107928:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 810792c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8107930:	3301      	adds	r3, #1
 8107932:	429a      	cmp	r2, r3
 8107934:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8107938:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 810793c:	fbb2 f6f3 	udiv	r6, r2, r3
 8107940:	d331      	bcc.n	81079a6 <quorem+0x9e>
 8107942:	f04f 0e00 	mov.w	lr, #0
 8107946:	4640      	mov	r0, r8
 8107948:	46ac      	mov	ip, r5
 810794a:	46f2      	mov	sl, lr
 810794c:	f850 2b04 	ldr.w	r2, [r0], #4
 8107950:	b293      	uxth	r3, r2
 8107952:	fb06 e303 	mla	r3, r6, r3, lr
 8107956:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 810795a:	b29b      	uxth	r3, r3
 810795c:	ebaa 0303 	sub.w	r3, sl, r3
 8107960:	f8dc a000 	ldr.w	sl, [ip]
 8107964:	0c12      	lsrs	r2, r2, #16
 8107966:	fa13 f38a 	uxtah	r3, r3, sl
 810796a:	fb06 e202 	mla	r2, r6, r2, lr
 810796e:	9300      	str	r3, [sp, #0]
 8107970:	9b00      	ldr	r3, [sp, #0]
 8107972:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8107976:	b292      	uxth	r2, r2
 8107978:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 810797c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8107980:	f8bd 3000 	ldrh.w	r3, [sp]
 8107984:	4581      	cmp	r9, r0
 8107986:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810798a:	f84c 3b04 	str.w	r3, [ip], #4
 810798e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8107992:	d2db      	bcs.n	810794c <quorem+0x44>
 8107994:	f855 300b 	ldr.w	r3, [r5, fp]
 8107998:	b92b      	cbnz	r3, 81079a6 <quorem+0x9e>
 810799a:	9b01      	ldr	r3, [sp, #4]
 810799c:	3b04      	subs	r3, #4
 810799e:	429d      	cmp	r5, r3
 81079a0:	461a      	mov	r2, r3
 81079a2:	d32e      	bcc.n	8107a02 <quorem+0xfa>
 81079a4:	613c      	str	r4, [r7, #16]
 81079a6:	4638      	mov	r0, r7
 81079a8:	f001 fc90 	bl	81092cc <__mcmp>
 81079ac:	2800      	cmp	r0, #0
 81079ae:	db24      	blt.n	81079fa <quorem+0xf2>
 81079b0:	3601      	adds	r6, #1
 81079b2:	4628      	mov	r0, r5
 81079b4:	f04f 0c00 	mov.w	ip, #0
 81079b8:	f858 2b04 	ldr.w	r2, [r8], #4
 81079bc:	f8d0 e000 	ldr.w	lr, [r0]
 81079c0:	b293      	uxth	r3, r2
 81079c2:	ebac 0303 	sub.w	r3, ip, r3
 81079c6:	0c12      	lsrs	r2, r2, #16
 81079c8:	fa13 f38e 	uxtah	r3, r3, lr
 81079cc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 81079d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 81079d4:	b29b      	uxth	r3, r3
 81079d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 81079da:	45c1      	cmp	r9, r8
 81079dc:	f840 3b04 	str.w	r3, [r0], #4
 81079e0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 81079e4:	d2e8      	bcs.n	81079b8 <quorem+0xb0>
 81079e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 81079ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 81079ee:	b922      	cbnz	r2, 81079fa <quorem+0xf2>
 81079f0:	3b04      	subs	r3, #4
 81079f2:	429d      	cmp	r5, r3
 81079f4:	461a      	mov	r2, r3
 81079f6:	d30a      	bcc.n	8107a0e <quorem+0x106>
 81079f8:	613c      	str	r4, [r7, #16]
 81079fa:	4630      	mov	r0, r6
 81079fc:	b003      	add	sp, #12
 81079fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8107a02:	6812      	ldr	r2, [r2, #0]
 8107a04:	3b04      	subs	r3, #4
 8107a06:	2a00      	cmp	r2, #0
 8107a08:	d1cc      	bne.n	81079a4 <quorem+0x9c>
 8107a0a:	3c01      	subs	r4, #1
 8107a0c:	e7c7      	b.n	810799e <quorem+0x96>
 8107a0e:	6812      	ldr	r2, [r2, #0]
 8107a10:	3b04      	subs	r3, #4
 8107a12:	2a00      	cmp	r2, #0
 8107a14:	d1f0      	bne.n	81079f8 <quorem+0xf0>
 8107a16:	3c01      	subs	r4, #1
 8107a18:	e7eb      	b.n	81079f2 <quorem+0xea>
 8107a1a:	2000      	movs	r0, #0
 8107a1c:	e7ee      	b.n	81079fc <quorem+0xf4>
	...

08107a20 <_dtoa_r>:
 8107a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8107a24:	ed2d 8b04 	vpush	{d8-d9}
 8107a28:	ec57 6b10 	vmov	r6, r7, d0
 8107a2c:	b093      	sub	sp, #76	; 0x4c
 8107a2e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8107a30:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8107a34:	9106      	str	r1, [sp, #24]
 8107a36:	ee10 aa10 	vmov	sl, s0
 8107a3a:	4604      	mov	r4, r0
 8107a3c:	9209      	str	r2, [sp, #36]	; 0x24
 8107a3e:	930c      	str	r3, [sp, #48]	; 0x30
 8107a40:	46bb      	mov	fp, r7
 8107a42:	b975      	cbnz	r5, 8107a62 <_dtoa_r+0x42>
 8107a44:	2010      	movs	r0, #16
 8107a46:	f001 f94d 	bl	8108ce4 <malloc>
 8107a4a:	4602      	mov	r2, r0
 8107a4c:	6260      	str	r0, [r4, #36]	; 0x24
 8107a4e:	b920      	cbnz	r0, 8107a5a <_dtoa_r+0x3a>
 8107a50:	4ba7      	ldr	r3, [pc, #668]	; (8107cf0 <_dtoa_r+0x2d0>)
 8107a52:	21ea      	movs	r1, #234	; 0xea
 8107a54:	48a7      	ldr	r0, [pc, #668]	; (8107cf4 <_dtoa_r+0x2d4>)
 8107a56:	f002 f8bd 	bl	8109bd4 <__assert_func>
 8107a5a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8107a5e:	6005      	str	r5, [r0, #0]
 8107a60:	60c5      	str	r5, [r0, #12]
 8107a62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8107a64:	6819      	ldr	r1, [r3, #0]
 8107a66:	b151      	cbz	r1, 8107a7e <_dtoa_r+0x5e>
 8107a68:	685a      	ldr	r2, [r3, #4]
 8107a6a:	604a      	str	r2, [r1, #4]
 8107a6c:	2301      	movs	r3, #1
 8107a6e:	4093      	lsls	r3, r2
 8107a70:	608b      	str	r3, [r1, #8]
 8107a72:	4620      	mov	r0, r4
 8107a74:	f001 f99e 	bl	8108db4 <_Bfree>
 8107a78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8107a7a:	2200      	movs	r2, #0
 8107a7c:	601a      	str	r2, [r3, #0]
 8107a7e:	1e3b      	subs	r3, r7, #0
 8107a80:	bfaa      	itet	ge
 8107a82:	2300      	movge	r3, #0
 8107a84:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8107a88:	f8c8 3000 	strge.w	r3, [r8]
 8107a8c:	4b9a      	ldr	r3, [pc, #616]	; (8107cf8 <_dtoa_r+0x2d8>)
 8107a8e:	bfbc      	itt	lt
 8107a90:	2201      	movlt	r2, #1
 8107a92:	f8c8 2000 	strlt.w	r2, [r8]
 8107a96:	ea33 030b 	bics.w	r3, r3, fp
 8107a9a:	d11b      	bne.n	8107ad4 <_dtoa_r+0xb4>
 8107a9c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8107a9e:	f242 730f 	movw	r3, #9999	; 0x270f
 8107aa2:	6013      	str	r3, [r2, #0]
 8107aa4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8107aa8:	4333      	orrs	r3, r6
 8107aaa:	f000 8592 	beq.w	81085d2 <_dtoa_r+0xbb2>
 8107aae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8107ab0:	b963      	cbnz	r3, 8107acc <_dtoa_r+0xac>
 8107ab2:	4b92      	ldr	r3, [pc, #584]	; (8107cfc <_dtoa_r+0x2dc>)
 8107ab4:	e022      	b.n	8107afc <_dtoa_r+0xdc>
 8107ab6:	4b92      	ldr	r3, [pc, #584]	; (8107d00 <_dtoa_r+0x2e0>)
 8107ab8:	9301      	str	r3, [sp, #4]
 8107aba:	3308      	adds	r3, #8
 8107abc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8107abe:	6013      	str	r3, [r2, #0]
 8107ac0:	9801      	ldr	r0, [sp, #4]
 8107ac2:	b013      	add	sp, #76	; 0x4c
 8107ac4:	ecbd 8b04 	vpop	{d8-d9}
 8107ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8107acc:	4b8b      	ldr	r3, [pc, #556]	; (8107cfc <_dtoa_r+0x2dc>)
 8107ace:	9301      	str	r3, [sp, #4]
 8107ad0:	3303      	adds	r3, #3
 8107ad2:	e7f3      	b.n	8107abc <_dtoa_r+0x9c>
 8107ad4:	2200      	movs	r2, #0
 8107ad6:	2300      	movs	r3, #0
 8107ad8:	4650      	mov	r0, sl
 8107ada:	4659      	mov	r1, fp
 8107adc:	f7f9 f87c 	bl	8100bd8 <__aeabi_dcmpeq>
 8107ae0:	ec4b ab19 	vmov	d9, sl, fp
 8107ae4:	4680      	mov	r8, r0
 8107ae6:	b158      	cbz	r0, 8107b00 <_dtoa_r+0xe0>
 8107ae8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8107aea:	2301      	movs	r3, #1
 8107aec:	6013      	str	r3, [r2, #0]
 8107aee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8107af0:	2b00      	cmp	r3, #0
 8107af2:	f000 856b 	beq.w	81085cc <_dtoa_r+0xbac>
 8107af6:	4883      	ldr	r0, [pc, #524]	; (8107d04 <_dtoa_r+0x2e4>)
 8107af8:	6018      	str	r0, [r3, #0]
 8107afa:	1e43      	subs	r3, r0, #1
 8107afc:	9301      	str	r3, [sp, #4]
 8107afe:	e7df      	b.n	8107ac0 <_dtoa_r+0xa0>
 8107b00:	ec4b ab10 	vmov	d0, sl, fp
 8107b04:	aa10      	add	r2, sp, #64	; 0x40
 8107b06:	a911      	add	r1, sp, #68	; 0x44
 8107b08:	4620      	mov	r0, r4
 8107b0a:	f001 fd01 	bl	8109510 <__d2b>
 8107b0e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8107b12:	ee08 0a10 	vmov	s16, r0
 8107b16:	2d00      	cmp	r5, #0
 8107b18:	f000 8084 	beq.w	8107c24 <_dtoa_r+0x204>
 8107b1c:	ee19 3a90 	vmov	r3, s19
 8107b20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8107b24:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8107b28:	4656      	mov	r6, sl
 8107b2a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8107b2e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8107b32:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8107b36:	4b74      	ldr	r3, [pc, #464]	; (8107d08 <_dtoa_r+0x2e8>)
 8107b38:	2200      	movs	r2, #0
 8107b3a:	4630      	mov	r0, r6
 8107b3c:	4639      	mov	r1, r7
 8107b3e:	f7f8 fc2b 	bl	8100398 <__aeabi_dsub>
 8107b42:	a365      	add	r3, pc, #404	; (adr r3, 8107cd8 <_dtoa_r+0x2b8>)
 8107b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107b48:	f7f8 fdde 	bl	8100708 <__aeabi_dmul>
 8107b4c:	a364      	add	r3, pc, #400	; (adr r3, 8107ce0 <_dtoa_r+0x2c0>)
 8107b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107b52:	f7f8 fc23 	bl	810039c <__adddf3>
 8107b56:	4606      	mov	r6, r0
 8107b58:	4628      	mov	r0, r5
 8107b5a:	460f      	mov	r7, r1
 8107b5c:	f7f8 fd6a 	bl	8100634 <__aeabi_i2d>
 8107b60:	a361      	add	r3, pc, #388	; (adr r3, 8107ce8 <_dtoa_r+0x2c8>)
 8107b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107b66:	f7f8 fdcf 	bl	8100708 <__aeabi_dmul>
 8107b6a:	4602      	mov	r2, r0
 8107b6c:	460b      	mov	r3, r1
 8107b6e:	4630      	mov	r0, r6
 8107b70:	4639      	mov	r1, r7
 8107b72:	f7f8 fc13 	bl	810039c <__adddf3>
 8107b76:	4606      	mov	r6, r0
 8107b78:	460f      	mov	r7, r1
 8107b7a:	f7f9 f875 	bl	8100c68 <__aeabi_d2iz>
 8107b7e:	2200      	movs	r2, #0
 8107b80:	9000      	str	r0, [sp, #0]
 8107b82:	2300      	movs	r3, #0
 8107b84:	4630      	mov	r0, r6
 8107b86:	4639      	mov	r1, r7
 8107b88:	f7f9 f830 	bl	8100bec <__aeabi_dcmplt>
 8107b8c:	b150      	cbz	r0, 8107ba4 <_dtoa_r+0x184>
 8107b8e:	9800      	ldr	r0, [sp, #0]
 8107b90:	f7f8 fd50 	bl	8100634 <__aeabi_i2d>
 8107b94:	4632      	mov	r2, r6
 8107b96:	463b      	mov	r3, r7
 8107b98:	f7f9 f81e 	bl	8100bd8 <__aeabi_dcmpeq>
 8107b9c:	b910      	cbnz	r0, 8107ba4 <_dtoa_r+0x184>
 8107b9e:	9b00      	ldr	r3, [sp, #0]
 8107ba0:	3b01      	subs	r3, #1
 8107ba2:	9300      	str	r3, [sp, #0]
 8107ba4:	9b00      	ldr	r3, [sp, #0]
 8107ba6:	2b16      	cmp	r3, #22
 8107ba8:	d85a      	bhi.n	8107c60 <_dtoa_r+0x240>
 8107baa:	9a00      	ldr	r2, [sp, #0]
 8107bac:	4b57      	ldr	r3, [pc, #348]	; (8107d0c <_dtoa_r+0x2ec>)
 8107bae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8107bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107bb6:	ec51 0b19 	vmov	r0, r1, d9
 8107bba:	f7f9 f817 	bl	8100bec <__aeabi_dcmplt>
 8107bbe:	2800      	cmp	r0, #0
 8107bc0:	d050      	beq.n	8107c64 <_dtoa_r+0x244>
 8107bc2:	9b00      	ldr	r3, [sp, #0]
 8107bc4:	3b01      	subs	r3, #1
 8107bc6:	9300      	str	r3, [sp, #0]
 8107bc8:	2300      	movs	r3, #0
 8107bca:	930b      	str	r3, [sp, #44]	; 0x2c
 8107bcc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8107bce:	1b5d      	subs	r5, r3, r5
 8107bd0:	1e6b      	subs	r3, r5, #1
 8107bd2:	9305      	str	r3, [sp, #20]
 8107bd4:	bf45      	ittet	mi
 8107bd6:	f1c5 0301 	rsbmi	r3, r5, #1
 8107bda:	9304      	strmi	r3, [sp, #16]
 8107bdc:	2300      	movpl	r3, #0
 8107bde:	2300      	movmi	r3, #0
 8107be0:	bf4c      	ite	mi
 8107be2:	9305      	strmi	r3, [sp, #20]
 8107be4:	9304      	strpl	r3, [sp, #16]
 8107be6:	9b00      	ldr	r3, [sp, #0]
 8107be8:	2b00      	cmp	r3, #0
 8107bea:	db3d      	blt.n	8107c68 <_dtoa_r+0x248>
 8107bec:	9b05      	ldr	r3, [sp, #20]
 8107bee:	9a00      	ldr	r2, [sp, #0]
 8107bf0:	920a      	str	r2, [sp, #40]	; 0x28
 8107bf2:	4413      	add	r3, r2
 8107bf4:	9305      	str	r3, [sp, #20]
 8107bf6:	2300      	movs	r3, #0
 8107bf8:	9307      	str	r3, [sp, #28]
 8107bfa:	9b06      	ldr	r3, [sp, #24]
 8107bfc:	2b09      	cmp	r3, #9
 8107bfe:	f200 8089 	bhi.w	8107d14 <_dtoa_r+0x2f4>
 8107c02:	2b05      	cmp	r3, #5
 8107c04:	bfc4      	itt	gt
 8107c06:	3b04      	subgt	r3, #4
 8107c08:	9306      	strgt	r3, [sp, #24]
 8107c0a:	9b06      	ldr	r3, [sp, #24]
 8107c0c:	f1a3 0302 	sub.w	r3, r3, #2
 8107c10:	bfcc      	ite	gt
 8107c12:	2500      	movgt	r5, #0
 8107c14:	2501      	movle	r5, #1
 8107c16:	2b03      	cmp	r3, #3
 8107c18:	f200 8087 	bhi.w	8107d2a <_dtoa_r+0x30a>
 8107c1c:	e8df f003 	tbb	[pc, r3]
 8107c20:	59383a2d 	.word	0x59383a2d
 8107c24:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8107c28:	441d      	add	r5, r3
 8107c2a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8107c2e:	2b20      	cmp	r3, #32
 8107c30:	bfc1      	itttt	gt
 8107c32:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8107c36:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8107c3a:	fa0b f303 	lslgt.w	r3, fp, r3
 8107c3e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8107c42:	bfda      	itte	le
 8107c44:	f1c3 0320 	rsble	r3, r3, #32
 8107c48:	fa06 f003 	lslle.w	r0, r6, r3
 8107c4c:	4318      	orrgt	r0, r3
 8107c4e:	f7f8 fce1 	bl	8100614 <__aeabi_ui2d>
 8107c52:	2301      	movs	r3, #1
 8107c54:	4606      	mov	r6, r0
 8107c56:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8107c5a:	3d01      	subs	r5, #1
 8107c5c:	930e      	str	r3, [sp, #56]	; 0x38
 8107c5e:	e76a      	b.n	8107b36 <_dtoa_r+0x116>
 8107c60:	2301      	movs	r3, #1
 8107c62:	e7b2      	b.n	8107bca <_dtoa_r+0x1aa>
 8107c64:	900b      	str	r0, [sp, #44]	; 0x2c
 8107c66:	e7b1      	b.n	8107bcc <_dtoa_r+0x1ac>
 8107c68:	9b04      	ldr	r3, [sp, #16]
 8107c6a:	9a00      	ldr	r2, [sp, #0]
 8107c6c:	1a9b      	subs	r3, r3, r2
 8107c6e:	9304      	str	r3, [sp, #16]
 8107c70:	4253      	negs	r3, r2
 8107c72:	9307      	str	r3, [sp, #28]
 8107c74:	2300      	movs	r3, #0
 8107c76:	930a      	str	r3, [sp, #40]	; 0x28
 8107c78:	e7bf      	b.n	8107bfa <_dtoa_r+0x1da>
 8107c7a:	2300      	movs	r3, #0
 8107c7c:	9308      	str	r3, [sp, #32]
 8107c7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8107c80:	2b00      	cmp	r3, #0
 8107c82:	dc55      	bgt.n	8107d30 <_dtoa_r+0x310>
 8107c84:	2301      	movs	r3, #1
 8107c86:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8107c8a:	461a      	mov	r2, r3
 8107c8c:	9209      	str	r2, [sp, #36]	; 0x24
 8107c8e:	e00c      	b.n	8107caa <_dtoa_r+0x28a>
 8107c90:	2301      	movs	r3, #1
 8107c92:	e7f3      	b.n	8107c7c <_dtoa_r+0x25c>
 8107c94:	2300      	movs	r3, #0
 8107c96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8107c98:	9308      	str	r3, [sp, #32]
 8107c9a:	9b00      	ldr	r3, [sp, #0]
 8107c9c:	4413      	add	r3, r2
 8107c9e:	9302      	str	r3, [sp, #8]
 8107ca0:	3301      	adds	r3, #1
 8107ca2:	2b01      	cmp	r3, #1
 8107ca4:	9303      	str	r3, [sp, #12]
 8107ca6:	bfb8      	it	lt
 8107ca8:	2301      	movlt	r3, #1
 8107caa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8107cac:	2200      	movs	r2, #0
 8107cae:	6042      	str	r2, [r0, #4]
 8107cb0:	2204      	movs	r2, #4
 8107cb2:	f102 0614 	add.w	r6, r2, #20
 8107cb6:	429e      	cmp	r6, r3
 8107cb8:	6841      	ldr	r1, [r0, #4]
 8107cba:	d93d      	bls.n	8107d38 <_dtoa_r+0x318>
 8107cbc:	4620      	mov	r0, r4
 8107cbe:	f001 f839 	bl	8108d34 <_Balloc>
 8107cc2:	9001      	str	r0, [sp, #4]
 8107cc4:	2800      	cmp	r0, #0
 8107cc6:	d13b      	bne.n	8107d40 <_dtoa_r+0x320>
 8107cc8:	4b11      	ldr	r3, [pc, #68]	; (8107d10 <_dtoa_r+0x2f0>)
 8107cca:	4602      	mov	r2, r0
 8107ccc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8107cd0:	e6c0      	b.n	8107a54 <_dtoa_r+0x34>
 8107cd2:	2301      	movs	r3, #1
 8107cd4:	e7df      	b.n	8107c96 <_dtoa_r+0x276>
 8107cd6:	bf00      	nop
 8107cd8:	636f4361 	.word	0x636f4361
 8107cdc:	3fd287a7 	.word	0x3fd287a7
 8107ce0:	8b60c8b3 	.word	0x8b60c8b3
 8107ce4:	3fc68a28 	.word	0x3fc68a28
 8107ce8:	509f79fb 	.word	0x509f79fb
 8107cec:	3fd34413 	.word	0x3fd34413
 8107cf0:	0810a93e 	.word	0x0810a93e
 8107cf4:	0810a955 	.word	0x0810a955
 8107cf8:	7ff00000 	.word	0x7ff00000
 8107cfc:	0810a93a 	.word	0x0810a93a
 8107d00:	0810a931 	.word	0x0810a931
 8107d04:	0810a7b5 	.word	0x0810a7b5
 8107d08:	3ff80000 	.word	0x3ff80000
 8107d0c:	0810aac0 	.word	0x0810aac0
 8107d10:	0810a9b0 	.word	0x0810a9b0
 8107d14:	2501      	movs	r5, #1
 8107d16:	2300      	movs	r3, #0
 8107d18:	9306      	str	r3, [sp, #24]
 8107d1a:	9508      	str	r5, [sp, #32]
 8107d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8107d20:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8107d24:	2200      	movs	r2, #0
 8107d26:	2312      	movs	r3, #18
 8107d28:	e7b0      	b.n	8107c8c <_dtoa_r+0x26c>
 8107d2a:	2301      	movs	r3, #1
 8107d2c:	9308      	str	r3, [sp, #32]
 8107d2e:	e7f5      	b.n	8107d1c <_dtoa_r+0x2fc>
 8107d30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8107d32:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8107d36:	e7b8      	b.n	8107caa <_dtoa_r+0x28a>
 8107d38:	3101      	adds	r1, #1
 8107d3a:	6041      	str	r1, [r0, #4]
 8107d3c:	0052      	lsls	r2, r2, #1
 8107d3e:	e7b8      	b.n	8107cb2 <_dtoa_r+0x292>
 8107d40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8107d42:	9a01      	ldr	r2, [sp, #4]
 8107d44:	601a      	str	r2, [r3, #0]
 8107d46:	9b03      	ldr	r3, [sp, #12]
 8107d48:	2b0e      	cmp	r3, #14
 8107d4a:	f200 809d 	bhi.w	8107e88 <_dtoa_r+0x468>
 8107d4e:	2d00      	cmp	r5, #0
 8107d50:	f000 809a 	beq.w	8107e88 <_dtoa_r+0x468>
 8107d54:	9b00      	ldr	r3, [sp, #0]
 8107d56:	2b00      	cmp	r3, #0
 8107d58:	dd32      	ble.n	8107dc0 <_dtoa_r+0x3a0>
 8107d5a:	4ab7      	ldr	r2, [pc, #732]	; (8108038 <_dtoa_r+0x618>)
 8107d5c:	f003 030f 	and.w	r3, r3, #15
 8107d60:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8107d64:	e9d3 8900 	ldrd	r8, r9, [r3]
 8107d68:	9b00      	ldr	r3, [sp, #0]
 8107d6a:	05d8      	lsls	r0, r3, #23
 8107d6c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8107d70:	d516      	bpl.n	8107da0 <_dtoa_r+0x380>
 8107d72:	4bb2      	ldr	r3, [pc, #712]	; (810803c <_dtoa_r+0x61c>)
 8107d74:	ec51 0b19 	vmov	r0, r1, d9
 8107d78:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8107d7c:	f7f8 fdee 	bl	810095c <__aeabi_ddiv>
 8107d80:	f007 070f 	and.w	r7, r7, #15
 8107d84:	4682      	mov	sl, r0
 8107d86:	468b      	mov	fp, r1
 8107d88:	2503      	movs	r5, #3
 8107d8a:	4eac      	ldr	r6, [pc, #688]	; (810803c <_dtoa_r+0x61c>)
 8107d8c:	b957      	cbnz	r7, 8107da4 <_dtoa_r+0x384>
 8107d8e:	4642      	mov	r2, r8
 8107d90:	464b      	mov	r3, r9
 8107d92:	4650      	mov	r0, sl
 8107d94:	4659      	mov	r1, fp
 8107d96:	f7f8 fde1 	bl	810095c <__aeabi_ddiv>
 8107d9a:	4682      	mov	sl, r0
 8107d9c:	468b      	mov	fp, r1
 8107d9e:	e028      	b.n	8107df2 <_dtoa_r+0x3d2>
 8107da0:	2502      	movs	r5, #2
 8107da2:	e7f2      	b.n	8107d8a <_dtoa_r+0x36a>
 8107da4:	07f9      	lsls	r1, r7, #31
 8107da6:	d508      	bpl.n	8107dba <_dtoa_r+0x39a>
 8107da8:	4640      	mov	r0, r8
 8107daa:	4649      	mov	r1, r9
 8107dac:	e9d6 2300 	ldrd	r2, r3, [r6]
 8107db0:	f7f8 fcaa 	bl	8100708 <__aeabi_dmul>
 8107db4:	3501      	adds	r5, #1
 8107db6:	4680      	mov	r8, r0
 8107db8:	4689      	mov	r9, r1
 8107dba:	107f      	asrs	r7, r7, #1
 8107dbc:	3608      	adds	r6, #8
 8107dbe:	e7e5      	b.n	8107d8c <_dtoa_r+0x36c>
 8107dc0:	f000 809b 	beq.w	8107efa <_dtoa_r+0x4da>
 8107dc4:	9b00      	ldr	r3, [sp, #0]
 8107dc6:	4f9d      	ldr	r7, [pc, #628]	; (810803c <_dtoa_r+0x61c>)
 8107dc8:	425e      	negs	r6, r3
 8107dca:	4b9b      	ldr	r3, [pc, #620]	; (8108038 <_dtoa_r+0x618>)
 8107dcc:	f006 020f 	and.w	r2, r6, #15
 8107dd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8107dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107dd8:	ec51 0b19 	vmov	r0, r1, d9
 8107ddc:	f7f8 fc94 	bl	8100708 <__aeabi_dmul>
 8107de0:	1136      	asrs	r6, r6, #4
 8107de2:	4682      	mov	sl, r0
 8107de4:	468b      	mov	fp, r1
 8107de6:	2300      	movs	r3, #0
 8107de8:	2502      	movs	r5, #2
 8107dea:	2e00      	cmp	r6, #0
 8107dec:	d17a      	bne.n	8107ee4 <_dtoa_r+0x4c4>
 8107dee:	2b00      	cmp	r3, #0
 8107df0:	d1d3      	bne.n	8107d9a <_dtoa_r+0x37a>
 8107df2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8107df4:	2b00      	cmp	r3, #0
 8107df6:	f000 8082 	beq.w	8107efe <_dtoa_r+0x4de>
 8107dfa:	4b91      	ldr	r3, [pc, #580]	; (8108040 <_dtoa_r+0x620>)
 8107dfc:	2200      	movs	r2, #0
 8107dfe:	4650      	mov	r0, sl
 8107e00:	4659      	mov	r1, fp
 8107e02:	f7f8 fef3 	bl	8100bec <__aeabi_dcmplt>
 8107e06:	2800      	cmp	r0, #0
 8107e08:	d079      	beq.n	8107efe <_dtoa_r+0x4de>
 8107e0a:	9b03      	ldr	r3, [sp, #12]
 8107e0c:	2b00      	cmp	r3, #0
 8107e0e:	d076      	beq.n	8107efe <_dtoa_r+0x4de>
 8107e10:	9b02      	ldr	r3, [sp, #8]
 8107e12:	2b00      	cmp	r3, #0
 8107e14:	dd36      	ble.n	8107e84 <_dtoa_r+0x464>
 8107e16:	9b00      	ldr	r3, [sp, #0]
 8107e18:	4650      	mov	r0, sl
 8107e1a:	4659      	mov	r1, fp
 8107e1c:	1e5f      	subs	r7, r3, #1
 8107e1e:	2200      	movs	r2, #0
 8107e20:	4b88      	ldr	r3, [pc, #544]	; (8108044 <_dtoa_r+0x624>)
 8107e22:	f7f8 fc71 	bl	8100708 <__aeabi_dmul>
 8107e26:	9e02      	ldr	r6, [sp, #8]
 8107e28:	4682      	mov	sl, r0
 8107e2a:	468b      	mov	fp, r1
 8107e2c:	3501      	adds	r5, #1
 8107e2e:	4628      	mov	r0, r5
 8107e30:	f7f8 fc00 	bl	8100634 <__aeabi_i2d>
 8107e34:	4652      	mov	r2, sl
 8107e36:	465b      	mov	r3, fp
 8107e38:	f7f8 fc66 	bl	8100708 <__aeabi_dmul>
 8107e3c:	4b82      	ldr	r3, [pc, #520]	; (8108048 <_dtoa_r+0x628>)
 8107e3e:	2200      	movs	r2, #0
 8107e40:	f7f8 faac 	bl	810039c <__adddf3>
 8107e44:	46d0      	mov	r8, sl
 8107e46:	46d9      	mov	r9, fp
 8107e48:	4682      	mov	sl, r0
 8107e4a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8107e4e:	2e00      	cmp	r6, #0
 8107e50:	d158      	bne.n	8107f04 <_dtoa_r+0x4e4>
 8107e52:	4b7e      	ldr	r3, [pc, #504]	; (810804c <_dtoa_r+0x62c>)
 8107e54:	2200      	movs	r2, #0
 8107e56:	4640      	mov	r0, r8
 8107e58:	4649      	mov	r1, r9
 8107e5a:	f7f8 fa9d 	bl	8100398 <__aeabi_dsub>
 8107e5e:	4652      	mov	r2, sl
 8107e60:	465b      	mov	r3, fp
 8107e62:	4680      	mov	r8, r0
 8107e64:	4689      	mov	r9, r1
 8107e66:	f7f8 fedf 	bl	8100c28 <__aeabi_dcmpgt>
 8107e6a:	2800      	cmp	r0, #0
 8107e6c:	f040 8295 	bne.w	810839a <_dtoa_r+0x97a>
 8107e70:	4652      	mov	r2, sl
 8107e72:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8107e76:	4640      	mov	r0, r8
 8107e78:	4649      	mov	r1, r9
 8107e7a:	f7f8 feb7 	bl	8100bec <__aeabi_dcmplt>
 8107e7e:	2800      	cmp	r0, #0
 8107e80:	f040 8289 	bne.w	8108396 <_dtoa_r+0x976>
 8107e84:	ec5b ab19 	vmov	sl, fp, d9
 8107e88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8107e8a:	2b00      	cmp	r3, #0
 8107e8c:	f2c0 8148 	blt.w	8108120 <_dtoa_r+0x700>
 8107e90:	9a00      	ldr	r2, [sp, #0]
 8107e92:	2a0e      	cmp	r2, #14
 8107e94:	f300 8144 	bgt.w	8108120 <_dtoa_r+0x700>
 8107e98:	4b67      	ldr	r3, [pc, #412]	; (8108038 <_dtoa_r+0x618>)
 8107e9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8107e9e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8107ea2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8107ea4:	2b00      	cmp	r3, #0
 8107ea6:	f280 80d5 	bge.w	8108054 <_dtoa_r+0x634>
 8107eaa:	9b03      	ldr	r3, [sp, #12]
 8107eac:	2b00      	cmp	r3, #0
 8107eae:	f300 80d1 	bgt.w	8108054 <_dtoa_r+0x634>
 8107eb2:	f040 826f 	bne.w	8108394 <_dtoa_r+0x974>
 8107eb6:	4b65      	ldr	r3, [pc, #404]	; (810804c <_dtoa_r+0x62c>)
 8107eb8:	2200      	movs	r2, #0
 8107eba:	4640      	mov	r0, r8
 8107ebc:	4649      	mov	r1, r9
 8107ebe:	f7f8 fc23 	bl	8100708 <__aeabi_dmul>
 8107ec2:	4652      	mov	r2, sl
 8107ec4:	465b      	mov	r3, fp
 8107ec6:	f7f8 fea5 	bl	8100c14 <__aeabi_dcmpge>
 8107eca:	9e03      	ldr	r6, [sp, #12]
 8107ecc:	4637      	mov	r7, r6
 8107ece:	2800      	cmp	r0, #0
 8107ed0:	f040 8245 	bne.w	810835e <_dtoa_r+0x93e>
 8107ed4:	9d01      	ldr	r5, [sp, #4]
 8107ed6:	2331      	movs	r3, #49	; 0x31
 8107ed8:	f805 3b01 	strb.w	r3, [r5], #1
 8107edc:	9b00      	ldr	r3, [sp, #0]
 8107ede:	3301      	adds	r3, #1
 8107ee0:	9300      	str	r3, [sp, #0]
 8107ee2:	e240      	b.n	8108366 <_dtoa_r+0x946>
 8107ee4:	07f2      	lsls	r2, r6, #31
 8107ee6:	d505      	bpl.n	8107ef4 <_dtoa_r+0x4d4>
 8107ee8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107eec:	f7f8 fc0c 	bl	8100708 <__aeabi_dmul>
 8107ef0:	3501      	adds	r5, #1
 8107ef2:	2301      	movs	r3, #1
 8107ef4:	1076      	asrs	r6, r6, #1
 8107ef6:	3708      	adds	r7, #8
 8107ef8:	e777      	b.n	8107dea <_dtoa_r+0x3ca>
 8107efa:	2502      	movs	r5, #2
 8107efc:	e779      	b.n	8107df2 <_dtoa_r+0x3d2>
 8107efe:	9f00      	ldr	r7, [sp, #0]
 8107f00:	9e03      	ldr	r6, [sp, #12]
 8107f02:	e794      	b.n	8107e2e <_dtoa_r+0x40e>
 8107f04:	9901      	ldr	r1, [sp, #4]
 8107f06:	4b4c      	ldr	r3, [pc, #304]	; (8108038 <_dtoa_r+0x618>)
 8107f08:	4431      	add	r1, r6
 8107f0a:	910d      	str	r1, [sp, #52]	; 0x34
 8107f0c:	9908      	ldr	r1, [sp, #32]
 8107f0e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8107f12:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8107f16:	2900      	cmp	r1, #0
 8107f18:	d043      	beq.n	8107fa2 <_dtoa_r+0x582>
 8107f1a:	494d      	ldr	r1, [pc, #308]	; (8108050 <_dtoa_r+0x630>)
 8107f1c:	2000      	movs	r0, #0
 8107f1e:	f7f8 fd1d 	bl	810095c <__aeabi_ddiv>
 8107f22:	4652      	mov	r2, sl
 8107f24:	465b      	mov	r3, fp
 8107f26:	f7f8 fa37 	bl	8100398 <__aeabi_dsub>
 8107f2a:	9d01      	ldr	r5, [sp, #4]
 8107f2c:	4682      	mov	sl, r0
 8107f2e:	468b      	mov	fp, r1
 8107f30:	4649      	mov	r1, r9
 8107f32:	4640      	mov	r0, r8
 8107f34:	f7f8 fe98 	bl	8100c68 <__aeabi_d2iz>
 8107f38:	4606      	mov	r6, r0
 8107f3a:	f7f8 fb7b 	bl	8100634 <__aeabi_i2d>
 8107f3e:	4602      	mov	r2, r0
 8107f40:	460b      	mov	r3, r1
 8107f42:	4640      	mov	r0, r8
 8107f44:	4649      	mov	r1, r9
 8107f46:	f7f8 fa27 	bl	8100398 <__aeabi_dsub>
 8107f4a:	3630      	adds	r6, #48	; 0x30
 8107f4c:	f805 6b01 	strb.w	r6, [r5], #1
 8107f50:	4652      	mov	r2, sl
 8107f52:	465b      	mov	r3, fp
 8107f54:	4680      	mov	r8, r0
 8107f56:	4689      	mov	r9, r1
 8107f58:	f7f8 fe48 	bl	8100bec <__aeabi_dcmplt>
 8107f5c:	2800      	cmp	r0, #0
 8107f5e:	d163      	bne.n	8108028 <_dtoa_r+0x608>
 8107f60:	4642      	mov	r2, r8
 8107f62:	464b      	mov	r3, r9
 8107f64:	4936      	ldr	r1, [pc, #216]	; (8108040 <_dtoa_r+0x620>)
 8107f66:	2000      	movs	r0, #0
 8107f68:	f7f8 fa16 	bl	8100398 <__aeabi_dsub>
 8107f6c:	4652      	mov	r2, sl
 8107f6e:	465b      	mov	r3, fp
 8107f70:	f7f8 fe3c 	bl	8100bec <__aeabi_dcmplt>
 8107f74:	2800      	cmp	r0, #0
 8107f76:	f040 80b5 	bne.w	81080e4 <_dtoa_r+0x6c4>
 8107f7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8107f7c:	429d      	cmp	r5, r3
 8107f7e:	d081      	beq.n	8107e84 <_dtoa_r+0x464>
 8107f80:	4b30      	ldr	r3, [pc, #192]	; (8108044 <_dtoa_r+0x624>)
 8107f82:	2200      	movs	r2, #0
 8107f84:	4650      	mov	r0, sl
 8107f86:	4659      	mov	r1, fp
 8107f88:	f7f8 fbbe 	bl	8100708 <__aeabi_dmul>
 8107f8c:	4b2d      	ldr	r3, [pc, #180]	; (8108044 <_dtoa_r+0x624>)
 8107f8e:	4682      	mov	sl, r0
 8107f90:	468b      	mov	fp, r1
 8107f92:	4640      	mov	r0, r8
 8107f94:	4649      	mov	r1, r9
 8107f96:	2200      	movs	r2, #0
 8107f98:	f7f8 fbb6 	bl	8100708 <__aeabi_dmul>
 8107f9c:	4680      	mov	r8, r0
 8107f9e:	4689      	mov	r9, r1
 8107fa0:	e7c6      	b.n	8107f30 <_dtoa_r+0x510>
 8107fa2:	4650      	mov	r0, sl
 8107fa4:	4659      	mov	r1, fp
 8107fa6:	f7f8 fbaf 	bl	8100708 <__aeabi_dmul>
 8107faa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8107fac:	9d01      	ldr	r5, [sp, #4]
 8107fae:	930f      	str	r3, [sp, #60]	; 0x3c
 8107fb0:	4682      	mov	sl, r0
 8107fb2:	468b      	mov	fp, r1
 8107fb4:	4649      	mov	r1, r9
 8107fb6:	4640      	mov	r0, r8
 8107fb8:	f7f8 fe56 	bl	8100c68 <__aeabi_d2iz>
 8107fbc:	4606      	mov	r6, r0
 8107fbe:	f7f8 fb39 	bl	8100634 <__aeabi_i2d>
 8107fc2:	3630      	adds	r6, #48	; 0x30
 8107fc4:	4602      	mov	r2, r0
 8107fc6:	460b      	mov	r3, r1
 8107fc8:	4640      	mov	r0, r8
 8107fca:	4649      	mov	r1, r9
 8107fcc:	f7f8 f9e4 	bl	8100398 <__aeabi_dsub>
 8107fd0:	f805 6b01 	strb.w	r6, [r5], #1
 8107fd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8107fd6:	429d      	cmp	r5, r3
 8107fd8:	4680      	mov	r8, r0
 8107fda:	4689      	mov	r9, r1
 8107fdc:	f04f 0200 	mov.w	r2, #0
 8107fe0:	d124      	bne.n	810802c <_dtoa_r+0x60c>
 8107fe2:	4b1b      	ldr	r3, [pc, #108]	; (8108050 <_dtoa_r+0x630>)
 8107fe4:	4650      	mov	r0, sl
 8107fe6:	4659      	mov	r1, fp
 8107fe8:	f7f8 f9d8 	bl	810039c <__adddf3>
 8107fec:	4602      	mov	r2, r0
 8107fee:	460b      	mov	r3, r1
 8107ff0:	4640      	mov	r0, r8
 8107ff2:	4649      	mov	r1, r9
 8107ff4:	f7f8 fe18 	bl	8100c28 <__aeabi_dcmpgt>
 8107ff8:	2800      	cmp	r0, #0
 8107ffa:	d173      	bne.n	81080e4 <_dtoa_r+0x6c4>
 8107ffc:	4652      	mov	r2, sl
 8107ffe:	465b      	mov	r3, fp
 8108000:	4913      	ldr	r1, [pc, #76]	; (8108050 <_dtoa_r+0x630>)
 8108002:	2000      	movs	r0, #0
 8108004:	f7f8 f9c8 	bl	8100398 <__aeabi_dsub>
 8108008:	4602      	mov	r2, r0
 810800a:	460b      	mov	r3, r1
 810800c:	4640      	mov	r0, r8
 810800e:	4649      	mov	r1, r9
 8108010:	f7f8 fdec 	bl	8100bec <__aeabi_dcmplt>
 8108014:	2800      	cmp	r0, #0
 8108016:	f43f af35 	beq.w	8107e84 <_dtoa_r+0x464>
 810801a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 810801c:	1e6b      	subs	r3, r5, #1
 810801e:	930f      	str	r3, [sp, #60]	; 0x3c
 8108020:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8108024:	2b30      	cmp	r3, #48	; 0x30
 8108026:	d0f8      	beq.n	810801a <_dtoa_r+0x5fa>
 8108028:	9700      	str	r7, [sp, #0]
 810802a:	e049      	b.n	81080c0 <_dtoa_r+0x6a0>
 810802c:	4b05      	ldr	r3, [pc, #20]	; (8108044 <_dtoa_r+0x624>)
 810802e:	f7f8 fb6b 	bl	8100708 <__aeabi_dmul>
 8108032:	4680      	mov	r8, r0
 8108034:	4689      	mov	r9, r1
 8108036:	e7bd      	b.n	8107fb4 <_dtoa_r+0x594>
 8108038:	0810aac0 	.word	0x0810aac0
 810803c:	0810aa98 	.word	0x0810aa98
 8108040:	3ff00000 	.word	0x3ff00000
 8108044:	40240000 	.word	0x40240000
 8108048:	401c0000 	.word	0x401c0000
 810804c:	40140000 	.word	0x40140000
 8108050:	3fe00000 	.word	0x3fe00000
 8108054:	9d01      	ldr	r5, [sp, #4]
 8108056:	4656      	mov	r6, sl
 8108058:	465f      	mov	r7, fp
 810805a:	4642      	mov	r2, r8
 810805c:	464b      	mov	r3, r9
 810805e:	4630      	mov	r0, r6
 8108060:	4639      	mov	r1, r7
 8108062:	f7f8 fc7b 	bl	810095c <__aeabi_ddiv>
 8108066:	f7f8 fdff 	bl	8100c68 <__aeabi_d2iz>
 810806a:	4682      	mov	sl, r0
 810806c:	f7f8 fae2 	bl	8100634 <__aeabi_i2d>
 8108070:	4642      	mov	r2, r8
 8108072:	464b      	mov	r3, r9
 8108074:	f7f8 fb48 	bl	8100708 <__aeabi_dmul>
 8108078:	4602      	mov	r2, r0
 810807a:	460b      	mov	r3, r1
 810807c:	4630      	mov	r0, r6
 810807e:	4639      	mov	r1, r7
 8108080:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8108084:	f7f8 f988 	bl	8100398 <__aeabi_dsub>
 8108088:	f805 6b01 	strb.w	r6, [r5], #1
 810808c:	9e01      	ldr	r6, [sp, #4]
 810808e:	9f03      	ldr	r7, [sp, #12]
 8108090:	1bae      	subs	r6, r5, r6
 8108092:	42b7      	cmp	r7, r6
 8108094:	4602      	mov	r2, r0
 8108096:	460b      	mov	r3, r1
 8108098:	d135      	bne.n	8108106 <_dtoa_r+0x6e6>
 810809a:	f7f8 f97f 	bl	810039c <__adddf3>
 810809e:	4642      	mov	r2, r8
 81080a0:	464b      	mov	r3, r9
 81080a2:	4606      	mov	r6, r0
 81080a4:	460f      	mov	r7, r1
 81080a6:	f7f8 fdbf 	bl	8100c28 <__aeabi_dcmpgt>
 81080aa:	b9d0      	cbnz	r0, 81080e2 <_dtoa_r+0x6c2>
 81080ac:	4642      	mov	r2, r8
 81080ae:	464b      	mov	r3, r9
 81080b0:	4630      	mov	r0, r6
 81080b2:	4639      	mov	r1, r7
 81080b4:	f7f8 fd90 	bl	8100bd8 <__aeabi_dcmpeq>
 81080b8:	b110      	cbz	r0, 81080c0 <_dtoa_r+0x6a0>
 81080ba:	f01a 0f01 	tst.w	sl, #1
 81080be:	d110      	bne.n	81080e2 <_dtoa_r+0x6c2>
 81080c0:	4620      	mov	r0, r4
 81080c2:	ee18 1a10 	vmov	r1, s16
 81080c6:	f000 fe75 	bl	8108db4 <_Bfree>
 81080ca:	2300      	movs	r3, #0
 81080cc:	9800      	ldr	r0, [sp, #0]
 81080ce:	702b      	strb	r3, [r5, #0]
 81080d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 81080d2:	3001      	adds	r0, #1
 81080d4:	6018      	str	r0, [r3, #0]
 81080d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 81080d8:	2b00      	cmp	r3, #0
 81080da:	f43f acf1 	beq.w	8107ac0 <_dtoa_r+0xa0>
 81080de:	601d      	str	r5, [r3, #0]
 81080e0:	e4ee      	b.n	8107ac0 <_dtoa_r+0xa0>
 81080e2:	9f00      	ldr	r7, [sp, #0]
 81080e4:	462b      	mov	r3, r5
 81080e6:	461d      	mov	r5, r3
 81080e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 81080ec:	2a39      	cmp	r2, #57	; 0x39
 81080ee:	d106      	bne.n	81080fe <_dtoa_r+0x6de>
 81080f0:	9a01      	ldr	r2, [sp, #4]
 81080f2:	429a      	cmp	r2, r3
 81080f4:	d1f7      	bne.n	81080e6 <_dtoa_r+0x6c6>
 81080f6:	9901      	ldr	r1, [sp, #4]
 81080f8:	2230      	movs	r2, #48	; 0x30
 81080fa:	3701      	adds	r7, #1
 81080fc:	700a      	strb	r2, [r1, #0]
 81080fe:	781a      	ldrb	r2, [r3, #0]
 8108100:	3201      	adds	r2, #1
 8108102:	701a      	strb	r2, [r3, #0]
 8108104:	e790      	b.n	8108028 <_dtoa_r+0x608>
 8108106:	4ba6      	ldr	r3, [pc, #664]	; (81083a0 <_dtoa_r+0x980>)
 8108108:	2200      	movs	r2, #0
 810810a:	f7f8 fafd 	bl	8100708 <__aeabi_dmul>
 810810e:	2200      	movs	r2, #0
 8108110:	2300      	movs	r3, #0
 8108112:	4606      	mov	r6, r0
 8108114:	460f      	mov	r7, r1
 8108116:	f7f8 fd5f 	bl	8100bd8 <__aeabi_dcmpeq>
 810811a:	2800      	cmp	r0, #0
 810811c:	d09d      	beq.n	810805a <_dtoa_r+0x63a>
 810811e:	e7cf      	b.n	81080c0 <_dtoa_r+0x6a0>
 8108120:	9a08      	ldr	r2, [sp, #32]
 8108122:	2a00      	cmp	r2, #0
 8108124:	f000 80d7 	beq.w	81082d6 <_dtoa_r+0x8b6>
 8108128:	9a06      	ldr	r2, [sp, #24]
 810812a:	2a01      	cmp	r2, #1
 810812c:	f300 80ba 	bgt.w	81082a4 <_dtoa_r+0x884>
 8108130:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8108132:	2a00      	cmp	r2, #0
 8108134:	f000 80b2 	beq.w	810829c <_dtoa_r+0x87c>
 8108138:	f203 4333 	addw	r3, r3, #1075	; 0x433
 810813c:	9e07      	ldr	r6, [sp, #28]
 810813e:	9d04      	ldr	r5, [sp, #16]
 8108140:	9a04      	ldr	r2, [sp, #16]
 8108142:	441a      	add	r2, r3
 8108144:	9204      	str	r2, [sp, #16]
 8108146:	9a05      	ldr	r2, [sp, #20]
 8108148:	2101      	movs	r1, #1
 810814a:	441a      	add	r2, r3
 810814c:	4620      	mov	r0, r4
 810814e:	9205      	str	r2, [sp, #20]
 8108150:	f000 ff32 	bl	8108fb8 <__i2b>
 8108154:	4607      	mov	r7, r0
 8108156:	2d00      	cmp	r5, #0
 8108158:	dd0c      	ble.n	8108174 <_dtoa_r+0x754>
 810815a:	9b05      	ldr	r3, [sp, #20]
 810815c:	2b00      	cmp	r3, #0
 810815e:	dd09      	ble.n	8108174 <_dtoa_r+0x754>
 8108160:	42ab      	cmp	r3, r5
 8108162:	9a04      	ldr	r2, [sp, #16]
 8108164:	bfa8      	it	ge
 8108166:	462b      	movge	r3, r5
 8108168:	1ad2      	subs	r2, r2, r3
 810816a:	9204      	str	r2, [sp, #16]
 810816c:	9a05      	ldr	r2, [sp, #20]
 810816e:	1aed      	subs	r5, r5, r3
 8108170:	1ad3      	subs	r3, r2, r3
 8108172:	9305      	str	r3, [sp, #20]
 8108174:	9b07      	ldr	r3, [sp, #28]
 8108176:	b31b      	cbz	r3, 81081c0 <_dtoa_r+0x7a0>
 8108178:	9b08      	ldr	r3, [sp, #32]
 810817a:	2b00      	cmp	r3, #0
 810817c:	f000 80af 	beq.w	81082de <_dtoa_r+0x8be>
 8108180:	2e00      	cmp	r6, #0
 8108182:	dd13      	ble.n	81081ac <_dtoa_r+0x78c>
 8108184:	4639      	mov	r1, r7
 8108186:	4632      	mov	r2, r6
 8108188:	4620      	mov	r0, r4
 810818a:	f000 ffd5 	bl	8109138 <__pow5mult>
 810818e:	ee18 2a10 	vmov	r2, s16
 8108192:	4601      	mov	r1, r0
 8108194:	4607      	mov	r7, r0
 8108196:	4620      	mov	r0, r4
 8108198:	f000 ff24 	bl	8108fe4 <__multiply>
 810819c:	ee18 1a10 	vmov	r1, s16
 81081a0:	4680      	mov	r8, r0
 81081a2:	4620      	mov	r0, r4
 81081a4:	f000 fe06 	bl	8108db4 <_Bfree>
 81081a8:	ee08 8a10 	vmov	s16, r8
 81081ac:	9b07      	ldr	r3, [sp, #28]
 81081ae:	1b9a      	subs	r2, r3, r6
 81081b0:	d006      	beq.n	81081c0 <_dtoa_r+0x7a0>
 81081b2:	ee18 1a10 	vmov	r1, s16
 81081b6:	4620      	mov	r0, r4
 81081b8:	f000 ffbe 	bl	8109138 <__pow5mult>
 81081bc:	ee08 0a10 	vmov	s16, r0
 81081c0:	2101      	movs	r1, #1
 81081c2:	4620      	mov	r0, r4
 81081c4:	f000 fef8 	bl	8108fb8 <__i2b>
 81081c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81081ca:	2b00      	cmp	r3, #0
 81081cc:	4606      	mov	r6, r0
 81081ce:	f340 8088 	ble.w	81082e2 <_dtoa_r+0x8c2>
 81081d2:	461a      	mov	r2, r3
 81081d4:	4601      	mov	r1, r0
 81081d6:	4620      	mov	r0, r4
 81081d8:	f000 ffae 	bl	8109138 <__pow5mult>
 81081dc:	9b06      	ldr	r3, [sp, #24]
 81081de:	2b01      	cmp	r3, #1
 81081e0:	4606      	mov	r6, r0
 81081e2:	f340 8081 	ble.w	81082e8 <_dtoa_r+0x8c8>
 81081e6:	f04f 0800 	mov.w	r8, #0
 81081ea:	6933      	ldr	r3, [r6, #16]
 81081ec:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 81081f0:	6918      	ldr	r0, [r3, #16]
 81081f2:	f000 fe91 	bl	8108f18 <__hi0bits>
 81081f6:	f1c0 0020 	rsb	r0, r0, #32
 81081fa:	9b05      	ldr	r3, [sp, #20]
 81081fc:	4418      	add	r0, r3
 81081fe:	f010 001f 	ands.w	r0, r0, #31
 8108202:	f000 8092 	beq.w	810832a <_dtoa_r+0x90a>
 8108206:	f1c0 0320 	rsb	r3, r0, #32
 810820a:	2b04      	cmp	r3, #4
 810820c:	f340 808a 	ble.w	8108324 <_dtoa_r+0x904>
 8108210:	f1c0 001c 	rsb	r0, r0, #28
 8108214:	9b04      	ldr	r3, [sp, #16]
 8108216:	4403      	add	r3, r0
 8108218:	9304      	str	r3, [sp, #16]
 810821a:	9b05      	ldr	r3, [sp, #20]
 810821c:	4403      	add	r3, r0
 810821e:	4405      	add	r5, r0
 8108220:	9305      	str	r3, [sp, #20]
 8108222:	9b04      	ldr	r3, [sp, #16]
 8108224:	2b00      	cmp	r3, #0
 8108226:	dd07      	ble.n	8108238 <_dtoa_r+0x818>
 8108228:	ee18 1a10 	vmov	r1, s16
 810822c:	461a      	mov	r2, r3
 810822e:	4620      	mov	r0, r4
 8108230:	f000 ffdc 	bl	81091ec <__lshift>
 8108234:	ee08 0a10 	vmov	s16, r0
 8108238:	9b05      	ldr	r3, [sp, #20]
 810823a:	2b00      	cmp	r3, #0
 810823c:	dd05      	ble.n	810824a <_dtoa_r+0x82a>
 810823e:	4631      	mov	r1, r6
 8108240:	461a      	mov	r2, r3
 8108242:	4620      	mov	r0, r4
 8108244:	f000 ffd2 	bl	81091ec <__lshift>
 8108248:	4606      	mov	r6, r0
 810824a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810824c:	2b00      	cmp	r3, #0
 810824e:	d06e      	beq.n	810832e <_dtoa_r+0x90e>
 8108250:	ee18 0a10 	vmov	r0, s16
 8108254:	4631      	mov	r1, r6
 8108256:	f001 f839 	bl	81092cc <__mcmp>
 810825a:	2800      	cmp	r0, #0
 810825c:	da67      	bge.n	810832e <_dtoa_r+0x90e>
 810825e:	9b00      	ldr	r3, [sp, #0]
 8108260:	3b01      	subs	r3, #1
 8108262:	ee18 1a10 	vmov	r1, s16
 8108266:	9300      	str	r3, [sp, #0]
 8108268:	220a      	movs	r2, #10
 810826a:	2300      	movs	r3, #0
 810826c:	4620      	mov	r0, r4
 810826e:	f000 fdc3 	bl	8108df8 <__multadd>
 8108272:	9b08      	ldr	r3, [sp, #32]
 8108274:	ee08 0a10 	vmov	s16, r0
 8108278:	2b00      	cmp	r3, #0
 810827a:	f000 81b1 	beq.w	81085e0 <_dtoa_r+0xbc0>
 810827e:	2300      	movs	r3, #0
 8108280:	4639      	mov	r1, r7
 8108282:	220a      	movs	r2, #10
 8108284:	4620      	mov	r0, r4
 8108286:	f000 fdb7 	bl	8108df8 <__multadd>
 810828a:	9b02      	ldr	r3, [sp, #8]
 810828c:	2b00      	cmp	r3, #0
 810828e:	4607      	mov	r7, r0
 8108290:	f300 808e 	bgt.w	81083b0 <_dtoa_r+0x990>
 8108294:	9b06      	ldr	r3, [sp, #24]
 8108296:	2b02      	cmp	r3, #2
 8108298:	dc51      	bgt.n	810833e <_dtoa_r+0x91e>
 810829a:	e089      	b.n	81083b0 <_dtoa_r+0x990>
 810829c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 810829e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 81082a2:	e74b      	b.n	810813c <_dtoa_r+0x71c>
 81082a4:	9b03      	ldr	r3, [sp, #12]
 81082a6:	1e5e      	subs	r6, r3, #1
 81082a8:	9b07      	ldr	r3, [sp, #28]
 81082aa:	42b3      	cmp	r3, r6
 81082ac:	bfbf      	itttt	lt
 81082ae:	9b07      	ldrlt	r3, [sp, #28]
 81082b0:	9607      	strlt	r6, [sp, #28]
 81082b2:	1af2      	sublt	r2, r6, r3
 81082b4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 81082b6:	bfb6      	itet	lt
 81082b8:	189b      	addlt	r3, r3, r2
 81082ba:	1b9e      	subge	r6, r3, r6
 81082bc:	930a      	strlt	r3, [sp, #40]	; 0x28
 81082be:	9b03      	ldr	r3, [sp, #12]
 81082c0:	bfb8      	it	lt
 81082c2:	2600      	movlt	r6, #0
 81082c4:	2b00      	cmp	r3, #0
 81082c6:	bfb7      	itett	lt
 81082c8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 81082cc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 81082d0:	1a9d      	sublt	r5, r3, r2
 81082d2:	2300      	movlt	r3, #0
 81082d4:	e734      	b.n	8108140 <_dtoa_r+0x720>
 81082d6:	9e07      	ldr	r6, [sp, #28]
 81082d8:	9d04      	ldr	r5, [sp, #16]
 81082da:	9f08      	ldr	r7, [sp, #32]
 81082dc:	e73b      	b.n	8108156 <_dtoa_r+0x736>
 81082de:	9a07      	ldr	r2, [sp, #28]
 81082e0:	e767      	b.n	81081b2 <_dtoa_r+0x792>
 81082e2:	9b06      	ldr	r3, [sp, #24]
 81082e4:	2b01      	cmp	r3, #1
 81082e6:	dc18      	bgt.n	810831a <_dtoa_r+0x8fa>
 81082e8:	f1ba 0f00 	cmp.w	sl, #0
 81082ec:	d115      	bne.n	810831a <_dtoa_r+0x8fa>
 81082ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 81082f2:	b993      	cbnz	r3, 810831a <_dtoa_r+0x8fa>
 81082f4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 81082f8:	0d1b      	lsrs	r3, r3, #20
 81082fa:	051b      	lsls	r3, r3, #20
 81082fc:	b183      	cbz	r3, 8108320 <_dtoa_r+0x900>
 81082fe:	9b04      	ldr	r3, [sp, #16]
 8108300:	3301      	adds	r3, #1
 8108302:	9304      	str	r3, [sp, #16]
 8108304:	9b05      	ldr	r3, [sp, #20]
 8108306:	3301      	adds	r3, #1
 8108308:	9305      	str	r3, [sp, #20]
 810830a:	f04f 0801 	mov.w	r8, #1
 810830e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8108310:	2b00      	cmp	r3, #0
 8108312:	f47f af6a 	bne.w	81081ea <_dtoa_r+0x7ca>
 8108316:	2001      	movs	r0, #1
 8108318:	e76f      	b.n	81081fa <_dtoa_r+0x7da>
 810831a:	f04f 0800 	mov.w	r8, #0
 810831e:	e7f6      	b.n	810830e <_dtoa_r+0x8ee>
 8108320:	4698      	mov	r8, r3
 8108322:	e7f4      	b.n	810830e <_dtoa_r+0x8ee>
 8108324:	f43f af7d 	beq.w	8108222 <_dtoa_r+0x802>
 8108328:	4618      	mov	r0, r3
 810832a:	301c      	adds	r0, #28
 810832c:	e772      	b.n	8108214 <_dtoa_r+0x7f4>
 810832e:	9b03      	ldr	r3, [sp, #12]
 8108330:	2b00      	cmp	r3, #0
 8108332:	dc37      	bgt.n	81083a4 <_dtoa_r+0x984>
 8108334:	9b06      	ldr	r3, [sp, #24]
 8108336:	2b02      	cmp	r3, #2
 8108338:	dd34      	ble.n	81083a4 <_dtoa_r+0x984>
 810833a:	9b03      	ldr	r3, [sp, #12]
 810833c:	9302      	str	r3, [sp, #8]
 810833e:	9b02      	ldr	r3, [sp, #8]
 8108340:	b96b      	cbnz	r3, 810835e <_dtoa_r+0x93e>
 8108342:	4631      	mov	r1, r6
 8108344:	2205      	movs	r2, #5
 8108346:	4620      	mov	r0, r4
 8108348:	f000 fd56 	bl	8108df8 <__multadd>
 810834c:	4601      	mov	r1, r0
 810834e:	4606      	mov	r6, r0
 8108350:	ee18 0a10 	vmov	r0, s16
 8108354:	f000 ffba 	bl	81092cc <__mcmp>
 8108358:	2800      	cmp	r0, #0
 810835a:	f73f adbb 	bgt.w	8107ed4 <_dtoa_r+0x4b4>
 810835e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108360:	9d01      	ldr	r5, [sp, #4]
 8108362:	43db      	mvns	r3, r3
 8108364:	9300      	str	r3, [sp, #0]
 8108366:	f04f 0800 	mov.w	r8, #0
 810836a:	4631      	mov	r1, r6
 810836c:	4620      	mov	r0, r4
 810836e:	f000 fd21 	bl	8108db4 <_Bfree>
 8108372:	2f00      	cmp	r7, #0
 8108374:	f43f aea4 	beq.w	81080c0 <_dtoa_r+0x6a0>
 8108378:	f1b8 0f00 	cmp.w	r8, #0
 810837c:	d005      	beq.n	810838a <_dtoa_r+0x96a>
 810837e:	45b8      	cmp	r8, r7
 8108380:	d003      	beq.n	810838a <_dtoa_r+0x96a>
 8108382:	4641      	mov	r1, r8
 8108384:	4620      	mov	r0, r4
 8108386:	f000 fd15 	bl	8108db4 <_Bfree>
 810838a:	4639      	mov	r1, r7
 810838c:	4620      	mov	r0, r4
 810838e:	f000 fd11 	bl	8108db4 <_Bfree>
 8108392:	e695      	b.n	81080c0 <_dtoa_r+0x6a0>
 8108394:	2600      	movs	r6, #0
 8108396:	4637      	mov	r7, r6
 8108398:	e7e1      	b.n	810835e <_dtoa_r+0x93e>
 810839a:	9700      	str	r7, [sp, #0]
 810839c:	4637      	mov	r7, r6
 810839e:	e599      	b.n	8107ed4 <_dtoa_r+0x4b4>
 81083a0:	40240000 	.word	0x40240000
 81083a4:	9b08      	ldr	r3, [sp, #32]
 81083a6:	2b00      	cmp	r3, #0
 81083a8:	f000 80ca 	beq.w	8108540 <_dtoa_r+0xb20>
 81083ac:	9b03      	ldr	r3, [sp, #12]
 81083ae:	9302      	str	r3, [sp, #8]
 81083b0:	2d00      	cmp	r5, #0
 81083b2:	dd05      	ble.n	81083c0 <_dtoa_r+0x9a0>
 81083b4:	4639      	mov	r1, r7
 81083b6:	462a      	mov	r2, r5
 81083b8:	4620      	mov	r0, r4
 81083ba:	f000 ff17 	bl	81091ec <__lshift>
 81083be:	4607      	mov	r7, r0
 81083c0:	f1b8 0f00 	cmp.w	r8, #0
 81083c4:	d05b      	beq.n	810847e <_dtoa_r+0xa5e>
 81083c6:	6879      	ldr	r1, [r7, #4]
 81083c8:	4620      	mov	r0, r4
 81083ca:	f000 fcb3 	bl	8108d34 <_Balloc>
 81083ce:	4605      	mov	r5, r0
 81083d0:	b928      	cbnz	r0, 81083de <_dtoa_r+0x9be>
 81083d2:	4b87      	ldr	r3, [pc, #540]	; (81085f0 <_dtoa_r+0xbd0>)
 81083d4:	4602      	mov	r2, r0
 81083d6:	f240 21ea 	movw	r1, #746	; 0x2ea
 81083da:	f7ff bb3b 	b.w	8107a54 <_dtoa_r+0x34>
 81083de:	693a      	ldr	r2, [r7, #16]
 81083e0:	3202      	adds	r2, #2
 81083e2:	0092      	lsls	r2, r2, #2
 81083e4:	f107 010c 	add.w	r1, r7, #12
 81083e8:	300c      	adds	r0, #12
 81083ea:	f000 fc95 	bl	8108d18 <memcpy>
 81083ee:	2201      	movs	r2, #1
 81083f0:	4629      	mov	r1, r5
 81083f2:	4620      	mov	r0, r4
 81083f4:	f000 fefa 	bl	81091ec <__lshift>
 81083f8:	9b01      	ldr	r3, [sp, #4]
 81083fa:	f103 0901 	add.w	r9, r3, #1
 81083fe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8108402:	4413      	add	r3, r2
 8108404:	9305      	str	r3, [sp, #20]
 8108406:	f00a 0301 	and.w	r3, sl, #1
 810840a:	46b8      	mov	r8, r7
 810840c:	9304      	str	r3, [sp, #16]
 810840e:	4607      	mov	r7, r0
 8108410:	4631      	mov	r1, r6
 8108412:	ee18 0a10 	vmov	r0, s16
 8108416:	f7ff fa77 	bl	8107908 <quorem>
 810841a:	4641      	mov	r1, r8
 810841c:	9002      	str	r0, [sp, #8]
 810841e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8108422:	ee18 0a10 	vmov	r0, s16
 8108426:	f000 ff51 	bl	81092cc <__mcmp>
 810842a:	463a      	mov	r2, r7
 810842c:	9003      	str	r0, [sp, #12]
 810842e:	4631      	mov	r1, r6
 8108430:	4620      	mov	r0, r4
 8108432:	f000 ff67 	bl	8109304 <__mdiff>
 8108436:	68c2      	ldr	r2, [r0, #12]
 8108438:	f109 3bff 	add.w	fp, r9, #4294967295
 810843c:	4605      	mov	r5, r0
 810843e:	bb02      	cbnz	r2, 8108482 <_dtoa_r+0xa62>
 8108440:	4601      	mov	r1, r0
 8108442:	ee18 0a10 	vmov	r0, s16
 8108446:	f000 ff41 	bl	81092cc <__mcmp>
 810844a:	4602      	mov	r2, r0
 810844c:	4629      	mov	r1, r5
 810844e:	4620      	mov	r0, r4
 8108450:	9207      	str	r2, [sp, #28]
 8108452:	f000 fcaf 	bl	8108db4 <_Bfree>
 8108456:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 810845a:	ea43 0102 	orr.w	r1, r3, r2
 810845e:	9b04      	ldr	r3, [sp, #16]
 8108460:	430b      	orrs	r3, r1
 8108462:	464d      	mov	r5, r9
 8108464:	d10f      	bne.n	8108486 <_dtoa_r+0xa66>
 8108466:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 810846a:	d02a      	beq.n	81084c2 <_dtoa_r+0xaa2>
 810846c:	9b03      	ldr	r3, [sp, #12]
 810846e:	2b00      	cmp	r3, #0
 8108470:	dd02      	ble.n	8108478 <_dtoa_r+0xa58>
 8108472:	9b02      	ldr	r3, [sp, #8]
 8108474:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8108478:	f88b a000 	strb.w	sl, [fp]
 810847c:	e775      	b.n	810836a <_dtoa_r+0x94a>
 810847e:	4638      	mov	r0, r7
 8108480:	e7ba      	b.n	81083f8 <_dtoa_r+0x9d8>
 8108482:	2201      	movs	r2, #1
 8108484:	e7e2      	b.n	810844c <_dtoa_r+0xa2c>
 8108486:	9b03      	ldr	r3, [sp, #12]
 8108488:	2b00      	cmp	r3, #0
 810848a:	db04      	blt.n	8108496 <_dtoa_r+0xa76>
 810848c:	9906      	ldr	r1, [sp, #24]
 810848e:	430b      	orrs	r3, r1
 8108490:	9904      	ldr	r1, [sp, #16]
 8108492:	430b      	orrs	r3, r1
 8108494:	d122      	bne.n	81084dc <_dtoa_r+0xabc>
 8108496:	2a00      	cmp	r2, #0
 8108498:	ddee      	ble.n	8108478 <_dtoa_r+0xa58>
 810849a:	ee18 1a10 	vmov	r1, s16
 810849e:	2201      	movs	r2, #1
 81084a0:	4620      	mov	r0, r4
 81084a2:	f000 fea3 	bl	81091ec <__lshift>
 81084a6:	4631      	mov	r1, r6
 81084a8:	ee08 0a10 	vmov	s16, r0
 81084ac:	f000 ff0e 	bl	81092cc <__mcmp>
 81084b0:	2800      	cmp	r0, #0
 81084b2:	dc03      	bgt.n	81084bc <_dtoa_r+0xa9c>
 81084b4:	d1e0      	bne.n	8108478 <_dtoa_r+0xa58>
 81084b6:	f01a 0f01 	tst.w	sl, #1
 81084ba:	d0dd      	beq.n	8108478 <_dtoa_r+0xa58>
 81084bc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 81084c0:	d1d7      	bne.n	8108472 <_dtoa_r+0xa52>
 81084c2:	2339      	movs	r3, #57	; 0x39
 81084c4:	f88b 3000 	strb.w	r3, [fp]
 81084c8:	462b      	mov	r3, r5
 81084ca:	461d      	mov	r5, r3
 81084cc:	3b01      	subs	r3, #1
 81084ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 81084d2:	2a39      	cmp	r2, #57	; 0x39
 81084d4:	d071      	beq.n	81085ba <_dtoa_r+0xb9a>
 81084d6:	3201      	adds	r2, #1
 81084d8:	701a      	strb	r2, [r3, #0]
 81084da:	e746      	b.n	810836a <_dtoa_r+0x94a>
 81084dc:	2a00      	cmp	r2, #0
 81084de:	dd07      	ble.n	81084f0 <_dtoa_r+0xad0>
 81084e0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 81084e4:	d0ed      	beq.n	81084c2 <_dtoa_r+0xaa2>
 81084e6:	f10a 0301 	add.w	r3, sl, #1
 81084ea:	f88b 3000 	strb.w	r3, [fp]
 81084ee:	e73c      	b.n	810836a <_dtoa_r+0x94a>
 81084f0:	9b05      	ldr	r3, [sp, #20]
 81084f2:	f809 ac01 	strb.w	sl, [r9, #-1]
 81084f6:	4599      	cmp	r9, r3
 81084f8:	d047      	beq.n	810858a <_dtoa_r+0xb6a>
 81084fa:	ee18 1a10 	vmov	r1, s16
 81084fe:	2300      	movs	r3, #0
 8108500:	220a      	movs	r2, #10
 8108502:	4620      	mov	r0, r4
 8108504:	f000 fc78 	bl	8108df8 <__multadd>
 8108508:	45b8      	cmp	r8, r7
 810850a:	ee08 0a10 	vmov	s16, r0
 810850e:	f04f 0300 	mov.w	r3, #0
 8108512:	f04f 020a 	mov.w	r2, #10
 8108516:	4641      	mov	r1, r8
 8108518:	4620      	mov	r0, r4
 810851a:	d106      	bne.n	810852a <_dtoa_r+0xb0a>
 810851c:	f000 fc6c 	bl	8108df8 <__multadd>
 8108520:	4680      	mov	r8, r0
 8108522:	4607      	mov	r7, r0
 8108524:	f109 0901 	add.w	r9, r9, #1
 8108528:	e772      	b.n	8108410 <_dtoa_r+0x9f0>
 810852a:	f000 fc65 	bl	8108df8 <__multadd>
 810852e:	4639      	mov	r1, r7
 8108530:	4680      	mov	r8, r0
 8108532:	2300      	movs	r3, #0
 8108534:	220a      	movs	r2, #10
 8108536:	4620      	mov	r0, r4
 8108538:	f000 fc5e 	bl	8108df8 <__multadd>
 810853c:	4607      	mov	r7, r0
 810853e:	e7f1      	b.n	8108524 <_dtoa_r+0xb04>
 8108540:	9b03      	ldr	r3, [sp, #12]
 8108542:	9302      	str	r3, [sp, #8]
 8108544:	9d01      	ldr	r5, [sp, #4]
 8108546:	ee18 0a10 	vmov	r0, s16
 810854a:	4631      	mov	r1, r6
 810854c:	f7ff f9dc 	bl	8107908 <quorem>
 8108550:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8108554:	9b01      	ldr	r3, [sp, #4]
 8108556:	f805 ab01 	strb.w	sl, [r5], #1
 810855a:	1aea      	subs	r2, r5, r3
 810855c:	9b02      	ldr	r3, [sp, #8]
 810855e:	4293      	cmp	r3, r2
 8108560:	dd09      	ble.n	8108576 <_dtoa_r+0xb56>
 8108562:	ee18 1a10 	vmov	r1, s16
 8108566:	2300      	movs	r3, #0
 8108568:	220a      	movs	r2, #10
 810856a:	4620      	mov	r0, r4
 810856c:	f000 fc44 	bl	8108df8 <__multadd>
 8108570:	ee08 0a10 	vmov	s16, r0
 8108574:	e7e7      	b.n	8108546 <_dtoa_r+0xb26>
 8108576:	9b02      	ldr	r3, [sp, #8]
 8108578:	2b00      	cmp	r3, #0
 810857a:	bfc8      	it	gt
 810857c:	461d      	movgt	r5, r3
 810857e:	9b01      	ldr	r3, [sp, #4]
 8108580:	bfd8      	it	le
 8108582:	2501      	movle	r5, #1
 8108584:	441d      	add	r5, r3
 8108586:	f04f 0800 	mov.w	r8, #0
 810858a:	ee18 1a10 	vmov	r1, s16
 810858e:	2201      	movs	r2, #1
 8108590:	4620      	mov	r0, r4
 8108592:	f000 fe2b 	bl	81091ec <__lshift>
 8108596:	4631      	mov	r1, r6
 8108598:	ee08 0a10 	vmov	s16, r0
 810859c:	f000 fe96 	bl	81092cc <__mcmp>
 81085a0:	2800      	cmp	r0, #0
 81085a2:	dc91      	bgt.n	81084c8 <_dtoa_r+0xaa8>
 81085a4:	d102      	bne.n	81085ac <_dtoa_r+0xb8c>
 81085a6:	f01a 0f01 	tst.w	sl, #1
 81085aa:	d18d      	bne.n	81084c8 <_dtoa_r+0xaa8>
 81085ac:	462b      	mov	r3, r5
 81085ae:	461d      	mov	r5, r3
 81085b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 81085b4:	2a30      	cmp	r2, #48	; 0x30
 81085b6:	d0fa      	beq.n	81085ae <_dtoa_r+0xb8e>
 81085b8:	e6d7      	b.n	810836a <_dtoa_r+0x94a>
 81085ba:	9a01      	ldr	r2, [sp, #4]
 81085bc:	429a      	cmp	r2, r3
 81085be:	d184      	bne.n	81084ca <_dtoa_r+0xaaa>
 81085c0:	9b00      	ldr	r3, [sp, #0]
 81085c2:	3301      	adds	r3, #1
 81085c4:	9300      	str	r3, [sp, #0]
 81085c6:	2331      	movs	r3, #49	; 0x31
 81085c8:	7013      	strb	r3, [r2, #0]
 81085ca:	e6ce      	b.n	810836a <_dtoa_r+0x94a>
 81085cc:	4b09      	ldr	r3, [pc, #36]	; (81085f4 <_dtoa_r+0xbd4>)
 81085ce:	f7ff ba95 	b.w	8107afc <_dtoa_r+0xdc>
 81085d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 81085d4:	2b00      	cmp	r3, #0
 81085d6:	f47f aa6e 	bne.w	8107ab6 <_dtoa_r+0x96>
 81085da:	4b07      	ldr	r3, [pc, #28]	; (81085f8 <_dtoa_r+0xbd8>)
 81085dc:	f7ff ba8e 	b.w	8107afc <_dtoa_r+0xdc>
 81085e0:	9b02      	ldr	r3, [sp, #8]
 81085e2:	2b00      	cmp	r3, #0
 81085e4:	dcae      	bgt.n	8108544 <_dtoa_r+0xb24>
 81085e6:	9b06      	ldr	r3, [sp, #24]
 81085e8:	2b02      	cmp	r3, #2
 81085ea:	f73f aea8 	bgt.w	810833e <_dtoa_r+0x91e>
 81085ee:	e7a9      	b.n	8108544 <_dtoa_r+0xb24>
 81085f0:	0810a9b0 	.word	0x0810a9b0
 81085f4:	0810a7b4 	.word	0x0810a7b4
 81085f8:	0810a931 	.word	0x0810a931

081085fc <rshift>:
 81085fc:	6903      	ldr	r3, [r0, #16]
 81085fe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8108602:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8108606:	ea4f 1261 	mov.w	r2, r1, asr #5
 810860a:	f100 0414 	add.w	r4, r0, #20
 810860e:	dd45      	ble.n	810869c <rshift+0xa0>
 8108610:	f011 011f 	ands.w	r1, r1, #31
 8108614:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8108618:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 810861c:	d10c      	bne.n	8108638 <rshift+0x3c>
 810861e:	f100 0710 	add.w	r7, r0, #16
 8108622:	4629      	mov	r1, r5
 8108624:	42b1      	cmp	r1, r6
 8108626:	d334      	bcc.n	8108692 <rshift+0x96>
 8108628:	1a9b      	subs	r3, r3, r2
 810862a:	009b      	lsls	r3, r3, #2
 810862c:	1eea      	subs	r2, r5, #3
 810862e:	4296      	cmp	r6, r2
 8108630:	bf38      	it	cc
 8108632:	2300      	movcc	r3, #0
 8108634:	4423      	add	r3, r4
 8108636:	e015      	b.n	8108664 <rshift+0x68>
 8108638:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 810863c:	f1c1 0820 	rsb	r8, r1, #32
 8108640:	40cf      	lsrs	r7, r1
 8108642:	f105 0e04 	add.w	lr, r5, #4
 8108646:	46a1      	mov	r9, r4
 8108648:	4576      	cmp	r6, lr
 810864a:	46f4      	mov	ip, lr
 810864c:	d815      	bhi.n	810867a <rshift+0x7e>
 810864e:	1a9a      	subs	r2, r3, r2
 8108650:	0092      	lsls	r2, r2, #2
 8108652:	3a04      	subs	r2, #4
 8108654:	3501      	adds	r5, #1
 8108656:	42ae      	cmp	r6, r5
 8108658:	bf38      	it	cc
 810865a:	2200      	movcc	r2, #0
 810865c:	18a3      	adds	r3, r4, r2
 810865e:	50a7      	str	r7, [r4, r2]
 8108660:	b107      	cbz	r7, 8108664 <rshift+0x68>
 8108662:	3304      	adds	r3, #4
 8108664:	1b1a      	subs	r2, r3, r4
 8108666:	42a3      	cmp	r3, r4
 8108668:	ea4f 02a2 	mov.w	r2, r2, asr #2
 810866c:	bf08      	it	eq
 810866e:	2300      	moveq	r3, #0
 8108670:	6102      	str	r2, [r0, #16]
 8108672:	bf08      	it	eq
 8108674:	6143      	streq	r3, [r0, #20]
 8108676:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810867a:	f8dc c000 	ldr.w	ip, [ip]
 810867e:	fa0c fc08 	lsl.w	ip, ip, r8
 8108682:	ea4c 0707 	orr.w	r7, ip, r7
 8108686:	f849 7b04 	str.w	r7, [r9], #4
 810868a:	f85e 7b04 	ldr.w	r7, [lr], #4
 810868e:	40cf      	lsrs	r7, r1
 8108690:	e7da      	b.n	8108648 <rshift+0x4c>
 8108692:	f851 cb04 	ldr.w	ip, [r1], #4
 8108696:	f847 cf04 	str.w	ip, [r7, #4]!
 810869a:	e7c3      	b.n	8108624 <rshift+0x28>
 810869c:	4623      	mov	r3, r4
 810869e:	e7e1      	b.n	8108664 <rshift+0x68>

081086a0 <__hexdig_fun>:
 81086a0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 81086a4:	2b09      	cmp	r3, #9
 81086a6:	d802      	bhi.n	81086ae <__hexdig_fun+0xe>
 81086a8:	3820      	subs	r0, #32
 81086aa:	b2c0      	uxtb	r0, r0
 81086ac:	4770      	bx	lr
 81086ae:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 81086b2:	2b05      	cmp	r3, #5
 81086b4:	d801      	bhi.n	81086ba <__hexdig_fun+0x1a>
 81086b6:	3847      	subs	r0, #71	; 0x47
 81086b8:	e7f7      	b.n	81086aa <__hexdig_fun+0xa>
 81086ba:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 81086be:	2b05      	cmp	r3, #5
 81086c0:	d801      	bhi.n	81086c6 <__hexdig_fun+0x26>
 81086c2:	3827      	subs	r0, #39	; 0x27
 81086c4:	e7f1      	b.n	81086aa <__hexdig_fun+0xa>
 81086c6:	2000      	movs	r0, #0
 81086c8:	4770      	bx	lr
	...

081086cc <__gethex>:
 81086cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81086d0:	ed2d 8b02 	vpush	{d8}
 81086d4:	b089      	sub	sp, #36	; 0x24
 81086d6:	ee08 0a10 	vmov	s16, r0
 81086da:	9304      	str	r3, [sp, #16]
 81086dc:	4bb4      	ldr	r3, [pc, #720]	; (81089b0 <__gethex+0x2e4>)
 81086de:	681b      	ldr	r3, [r3, #0]
 81086e0:	9301      	str	r3, [sp, #4]
 81086e2:	4618      	mov	r0, r3
 81086e4:	468b      	mov	fp, r1
 81086e6:	4690      	mov	r8, r2
 81086e8:	f7f7 fdfa 	bl	81002e0 <strlen>
 81086ec:	9b01      	ldr	r3, [sp, #4]
 81086ee:	f8db 2000 	ldr.w	r2, [fp]
 81086f2:	4403      	add	r3, r0
 81086f4:	4682      	mov	sl, r0
 81086f6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 81086fa:	9305      	str	r3, [sp, #20]
 81086fc:	1c93      	adds	r3, r2, #2
 81086fe:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8108702:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8108706:	32fe      	adds	r2, #254	; 0xfe
 8108708:	18d1      	adds	r1, r2, r3
 810870a:	461f      	mov	r7, r3
 810870c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8108710:	9100      	str	r1, [sp, #0]
 8108712:	2830      	cmp	r0, #48	; 0x30
 8108714:	d0f8      	beq.n	8108708 <__gethex+0x3c>
 8108716:	f7ff ffc3 	bl	81086a0 <__hexdig_fun>
 810871a:	4604      	mov	r4, r0
 810871c:	2800      	cmp	r0, #0
 810871e:	d13a      	bne.n	8108796 <__gethex+0xca>
 8108720:	9901      	ldr	r1, [sp, #4]
 8108722:	4652      	mov	r2, sl
 8108724:	4638      	mov	r0, r7
 8108726:	f001 fa33 	bl	8109b90 <strncmp>
 810872a:	4605      	mov	r5, r0
 810872c:	2800      	cmp	r0, #0
 810872e:	d168      	bne.n	8108802 <__gethex+0x136>
 8108730:	f817 000a 	ldrb.w	r0, [r7, sl]
 8108734:	eb07 060a 	add.w	r6, r7, sl
 8108738:	f7ff ffb2 	bl	81086a0 <__hexdig_fun>
 810873c:	2800      	cmp	r0, #0
 810873e:	d062      	beq.n	8108806 <__gethex+0x13a>
 8108740:	4633      	mov	r3, r6
 8108742:	7818      	ldrb	r0, [r3, #0]
 8108744:	2830      	cmp	r0, #48	; 0x30
 8108746:	461f      	mov	r7, r3
 8108748:	f103 0301 	add.w	r3, r3, #1
 810874c:	d0f9      	beq.n	8108742 <__gethex+0x76>
 810874e:	f7ff ffa7 	bl	81086a0 <__hexdig_fun>
 8108752:	2301      	movs	r3, #1
 8108754:	fab0 f480 	clz	r4, r0
 8108758:	0964      	lsrs	r4, r4, #5
 810875a:	4635      	mov	r5, r6
 810875c:	9300      	str	r3, [sp, #0]
 810875e:	463a      	mov	r2, r7
 8108760:	4616      	mov	r6, r2
 8108762:	3201      	adds	r2, #1
 8108764:	7830      	ldrb	r0, [r6, #0]
 8108766:	f7ff ff9b 	bl	81086a0 <__hexdig_fun>
 810876a:	2800      	cmp	r0, #0
 810876c:	d1f8      	bne.n	8108760 <__gethex+0x94>
 810876e:	9901      	ldr	r1, [sp, #4]
 8108770:	4652      	mov	r2, sl
 8108772:	4630      	mov	r0, r6
 8108774:	f001 fa0c 	bl	8109b90 <strncmp>
 8108778:	b980      	cbnz	r0, 810879c <__gethex+0xd0>
 810877a:	b94d      	cbnz	r5, 8108790 <__gethex+0xc4>
 810877c:	eb06 050a 	add.w	r5, r6, sl
 8108780:	462a      	mov	r2, r5
 8108782:	4616      	mov	r6, r2
 8108784:	3201      	adds	r2, #1
 8108786:	7830      	ldrb	r0, [r6, #0]
 8108788:	f7ff ff8a 	bl	81086a0 <__hexdig_fun>
 810878c:	2800      	cmp	r0, #0
 810878e:	d1f8      	bne.n	8108782 <__gethex+0xb6>
 8108790:	1bad      	subs	r5, r5, r6
 8108792:	00ad      	lsls	r5, r5, #2
 8108794:	e004      	b.n	81087a0 <__gethex+0xd4>
 8108796:	2400      	movs	r4, #0
 8108798:	4625      	mov	r5, r4
 810879a:	e7e0      	b.n	810875e <__gethex+0x92>
 810879c:	2d00      	cmp	r5, #0
 810879e:	d1f7      	bne.n	8108790 <__gethex+0xc4>
 81087a0:	7833      	ldrb	r3, [r6, #0]
 81087a2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 81087a6:	2b50      	cmp	r3, #80	; 0x50
 81087a8:	d13b      	bne.n	8108822 <__gethex+0x156>
 81087aa:	7873      	ldrb	r3, [r6, #1]
 81087ac:	2b2b      	cmp	r3, #43	; 0x2b
 81087ae:	d02c      	beq.n	810880a <__gethex+0x13e>
 81087b0:	2b2d      	cmp	r3, #45	; 0x2d
 81087b2:	d02e      	beq.n	8108812 <__gethex+0x146>
 81087b4:	1c71      	adds	r1, r6, #1
 81087b6:	f04f 0900 	mov.w	r9, #0
 81087ba:	7808      	ldrb	r0, [r1, #0]
 81087bc:	f7ff ff70 	bl	81086a0 <__hexdig_fun>
 81087c0:	1e43      	subs	r3, r0, #1
 81087c2:	b2db      	uxtb	r3, r3
 81087c4:	2b18      	cmp	r3, #24
 81087c6:	d82c      	bhi.n	8108822 <__gethex+0x156>
 81087c8:	f1a0 0210 	sub.w	r2, r0, #16
 81087cc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 81087d0:	f7ff ff66 	bl	81086a0 <__hexdig_fun>
 81087d4:	1e43      	subs	r3, r0, #1
 81087d6:	b2db      	uxtb	r3, r3
 81087d8:	2b18      	cmp	r3, #24
 81087da:	d91d      	bls.n	8108818 <__gethex+0x14c>
 81087dc:	f1b9 0f00 	cmp.w	r9, #0
 81087e0:	d000      	beq.n	81087e4 <__gethex+0x118>
 81087e2:	4252      	negs	r2, r2
 81087e4:	4415      	add	r5, r2
 81087e6:	f8cb 1000 	str.w	r1, [fp]
 81087ea:	b1e4      	cbz	r4, 8108826 <__gethex+0x15a>
 81087ec:	9b00      	ldr	r3, [sp, #0]
 81087ee:	2b00      	cmp	r3, #0
 81087f0:	bf14      	ite	ne
 81087f2:	2700      	movne	r7, #0
 81087f4:	2706      	moveq	r7, #6
 81087f6:	4638      	mov	r0, r7
 81087f8:	b009      	add	sp, #36	; 0x24
 81087fa:	ecbd 8b02 	vpop	{d8}
 81087fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108802:	463e      	mov	r6, r7
 8108804:	4625      	mov	r5, r4
 8108806:	2401      	movs	r4, #1
 8108808:	e7ca      	b.n	81087a0 <__gethex+0xd4>
 810880a:	f04f 0900 	mov.w	r9, #0
 810880e:	1cb1      	adds	r1, r6, #2
 8108810:	e7d3      	b.n	81087ba <__gethex+0xee>
 8108812:	f04f 0901 	mov.w	r9, #1
 8108816:	e7fa      	b.n	810880e <__gethex+0x142>
 8108818:	230a      	movs	r3, #10
 810881a:	fb03 0202 	mla	r2, r3, r2, r0
 810881e:	3a10      	subs	r2, #16
 8108820:	e7d4      	b.n	81087cc <__gethex+0x100>
 8108822:	4631      	mov	r1, r6
 8108824:	e7df      	b.n	81087e6 <__gethex+0x11a>
 8108826:	1bf3      	subs	r3, r6, r7
 8108828:	3b01      	subs	r3, #1
 810882a:	4621      	mov	r1, r4
 810882c:	2b07      	cmp	r3, #7
 810882e:	dc0b      	bgt.n	8108848 <__gethex+0x17c>
 8108830:	ee18 0a10 	vmov	r0, s16
 8108834:	f000 fa7e 	bl	8108d34 <_Balloc>
 8108838:	4604      	mov	r4, r0
 810883a:	b940      	cbnz	r0, 810884e <__gethex+0x182>
 810883c:	4b5d      	ldr	r3, [pc, #372]	; (81089b4 <__gethex+0x2e8>)
 810883e:	4602      	mov	r2, r0
 8108840:	21de      	movs	r1, #222	; 0xde
 8108842:	485d      	ldr	r0, [pc, #372]	; (81089b8 <__gethex+0x2ec>)
 8108844:	f001 f9c6 	bl	8109bd4 <__assert_func>
 8108848:	3101      	adds	r1, #1
 810884a:	105b      	asrs	r3, r3, #1
 810884c:	e7ee      	b.n	810882c <__gethex+0x160>
 810884e:	f100 0914 	add.w	r9, r0, #20
 8108852:	f04f 0b00 	mov.w	fp, #0
 8108856:	f1ca 0301 	rsb	r3, sl, #1
 810885a:	f8cd 9008 	str.w	r9, [sp, #8]
 810885e:	f8cd b000 	str.w	fp, [sp]
 8108862:	9306      	str	r3, [sp, #24]
 8108864:	42b7      	cmp	r7, r6
 8108866:	d340      	bcc.n	81088ea <__gethex+0x21e>
 8108868:	9802      	ldr	r0, [sp, #8]
 810886a:	9b00      	ldr	r3, [sp, #0]
 810886c:	f840 3b04 	str.w	r3, [r0], #4
 8108870:	eba0 0009 	sub.w	r0, r0, r9
 8108874:	1080      	asrs	r0, r0, #2
 8108876:	0146      	lsls	r6, r0, #5
 8108878:	6120      	str	r0, [r4, #16]
 810887a:	4618      	mov	r0, r3
 810887c:	f000 fb4c 	bl	8108f18 <__hi0bits>
 8108880:	1a30      	subs	r0, r6, r0
 8108882:	f8d8 6000 	ldr.w	r6, [r8]
 8108886:	42b0      	cmp	r0, r6
 8108888:	dd63      	ble.n	8108952 <__gethex+0x286>
 810888a:	1b87      	subs	r7, r0, r6
 810888c:	4639      	mov	r1, r7
 810888e:	4620      	mov	r0, r4
 8108890:	f000 fef0 	bl	8109674 <__any_on>
 8108894:	4682      	mov	sl, r0
 8108896:	b1a8      	cbz	r0, 81088c4 <__gethex+0x1f8>
 8108898:	1e7b      	subs	r3, r7, #1
 810889a:	1159      	asrs	r1, r3, #5
 810889c:	f003 021f 	and.w	r2, r3, #31
 81088a0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 81088a4:	f04f 0a01 	mov.w	sl, #1
 81088a8:	fa0a f202 	lsl.w	r2, sl, r2
 81088ac:	420a      	tst	r2, r1
 81088ae:	d009      	beq.n	81088c4 <__gethex+0x1f8>
 81088b0:	4553      	cmp	r3, sl
 81088b2:	dd05      	ble.n	81088c0 <__gethex+0x1f4>
 81088b4:	1eb9      	subs	r1, r7, #2
 81088b6:	4620      	mov	r0, r4
 81088b8:	f000 fedc 	bl	8109674 <__any_on>
 81088bc:	2800      	cmp	r0, #0
 81088be:	d145      	bne.n	810894c <__gethex+0x280>
 81088c0:	f04f 0a02 	mov.w	sl, #2
 81088c4:	4639      	mov	r1, r7
 81088c6:	4620      	mov	r0, r4
 81088c8:	f7ff fe98 	bl	81085fc <rshift>
 81088cc:	443d      	add	r5, r7
 81088ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 81088d2:	42ab      	cmp	r3, r5
 81088d4:	da4c      	bge.n	8108970 <__gethex+0x2a4>
 81088d6:	ee18 0a10 	vmov	r0, s16
 81088da:	4621      	mov	r1, r4
 81088dc:	f000 fa6a 	bl	8108db4 <_Bfree>
 81088e0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 81088e2:	2300      	movs	r3, #0
 81088e4:	6013      	str	r3, [r2, #0]
 81088e6:	27a3      	movs	r7, #163	; 0xa3
 81088e8:	e785      	b.n	81087f6 <__gethex+0x12a>
 81088ea:	1e73      	subs	r3, r6, #1
 81088ec:	9a05      	ldr	r2, [sp, #20]
 81088ee:	9303      	str	r3, [sp, #12]
 81088f0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 81088f4:	4293      	cmp	r3, r2
 81088f6:	d019      	beq.n	810892c <__gethex+0x260>
 81088f8:	f1bb 0f20 	cmp.w	fp, #32
 81088fc:	d107      	bne.n	810890e <__gethex+0x242>
 81088fe:	9b02      	ldr	r3, [sp, #8]
 8108900:	9a00      	ldr	r2, [sp, #0]
 8108902:	f843 2b04 	str.w	r2, [r3], #4
 8108906:	9302      	str	r3, [sp, #8]
 8108908:	2300      	movs	r3, #0
 810890a:	9300      	str	r3, [sp, #0]
 810890c:	469b      	mov	fp, r3
 810890e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8108912:	f7ff fec5 	bl	81086a0 <__hexdig_fun>
 8108916:	9b00      	ldr	r3, [sp, #0]
 8108918:	f000 000f 	and.w	r0, r0, #15
 810891c:	fa00 f00b 	lsl.w	r0, r0, fp
 8108920:	4303      	orrs	r3, r0
 8108922:	9300      	str	r3, [sp, #0]
 8108924:	f10b 0b04 	add.w	fp, fp, #4
 8108928:	9b03      	ldr	r3, [sp, #12]
 810892a:	e00d      	b.n	8108948 <__gethex+0x27c>
 810892c:	9b03      	ldr	r3, [sp, #12]
 810892e:	9a06      	ldr	r2, [sp, #24]
 8108930:	4413      	add	r3, r2
 8108932:	42bb      	cmp	r3, r7
 8108934:	d3e0      	bcc.n	81088f8 <__gethex+0x22c>
 8108936:	4618      	mov	r0, r3
 8108938:	9901      	ldr	r1, [sp, #4]
 810893a:	9307      	str	r3, [sp, #28]
 810893c:	4652      	mov	r2, sl
 810893e:	f001 f927 	bl	8109b90 <strncmp>
 8108942:	9b07      	ldr	r3, [sp, #28]
 8108944:	2800      	cmp	r0, #0
 8108946:	d1d7      	bne.n	81088f8 <__gethex+0x22c>
 8108948:	461e      	mov	r6, r3
 810894a:	e78b      	b.n	8108864 <__gethex+0x198>
 810894c:	f04f 0a03 	mov.w	sl, #3
 8108950:	e7b8      	b.n	81088c4 <__gethex+0x1f8>
 8108952:	da0a      	bge.n	810896a <__gethex+0x29e>
 8108954:	1a37      	subs	r7, r6, r0
 8108956:	4621      	mov	r1, r4
 8108958:	ee18 0a10 	vmov	r0, s16
 810895c:	463a      	mov	r2, r7
 810895e:	f000 fc45 	bl	81091ec <__lshift>
 8108962:	1bed      	subs	r5, r5, r7
 8108964:	4604      	mov	r4, r0
 8108966:	f100 0914 	add.w	r9, r0, #20
 810896a:	f04f 0a00 	mov.w	sl, #0
 810896e:	e7ae      	b.n	81088ce <__gethex+0x202>
 8108970:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8108974:	42a8      	cmp	r0, r5
 8108976:	dd72      	ble.n	8108a5e <__gethex+0x392>
 8108978:	1b45      	subs	r5, r0, r5
 810897a:	42ae      	cmp	r6, r5
 810897c:	dc36      	bgt.n	81089ec <__gethex+0x320>
 810897e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8108982:	2b02      	cmp	r3, #2
 8108984:	d02a      	beq.n	81089dc <__gethex+0x310>
 8108986:	2b03      	cmp	r3, #3
 8108988:	d02c      	beq.n	81089e4 <__gethex+0x318>
 810898a:	2b01      	cmp	r3, #1
 810898c:	d11c      	bne.n	81089c8 <__gethex+0x2fc>
 810898e:	42ae      	cmp	r6, r5
 8108990:	d11a      	bne.n	81089c8 <__gethex+0x2fc>
 8108992:	2e01      	cmp	r6, #1
 8108994:	d112      	bne.n	81089bc <__gethex+0x2f0>
 8108996:	9a04      	ldr	r2, [sp, #16]
 8108998:	f8d8 3004 	ldr.w	r3, [r8, #4]
 810899c:	6013      	str	r3, [r2, #0]
 810899e:	2301      	movs	r3, #1
 81089a0:	6123      	str	r3, [r4, #16]
 81089a2:	f8c9 3000 	str.w	r3, [r9]
 81089a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 81089a8:	2762      	movs	r7, #98	; 0x62
 81089aa:	601c      	str	r4, [r3, #0]
 81089ac:	e723      	b.n	81087f6 <__gethex+0x12a>
 81089ae:	bf00      	nop
 81089b0:	0810aa28 	.word	0x0810aa28
 81089b4:	0810a9b0 	.word	0x0810a9b0
 81089b8:	0810a9c1 	.word	0x0810a9c1
 81089bc:	1e71      	subs	r1, r6, #1
 81089be:	4620      	mov	r0, r4
 81089c0:	f000 fe58 	bl	8109674 <__any_on>
 81089c4:	2800      	cmp	r0, #0
 81089c6:	d1e6      	bne.n	8108996 <__gethex+0x2ca>
 81089c8:	ee18 0a10 	vmov	r0, s16
 81089cc:	4621      	mov	r1, r4
 81089ce:	f000 f9f1 	bl	8108db4 <_Bfree>
 81089d2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 81089d4:	2300      	movs	r3, #0
 81089d6:	6013      	str	r3, [r2, #0]
 81089d8:	2750      	movs	r7, #80	; 0x50
 81089da:	e70c      	b.n	81087f6 <__gethex+0x12a>
 81089dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 81089de:	2b00      	cmp	r3, #0
 81089e0:	d1f2      	bne.n	81089c8 <__gethex+0x2fc>
 81089e2:	e7d8      	b.n	8108996 <__gethex+0x2ca>
 81089e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 81089e6:	2b00      	cmp	r3, #0
 81089e8:	d1d5      	bne.n	8108996 <__gethex+0x2ca>
 81089ea:	e7ed      	b.n	81089c8 <__gethex+0x2fc>
 81089ec:	1e6f      	subs	r7, r5, #1
 81089ee:	f1ba 0f00 	cmp.w	sl, #0
 81089f2:	d131      	bne.n	8108a58 <__gethex+0x38c>
 81089f4:	b127      	cbz	r7, 8108a00 <__gethex+0x334>
 81089f6:	4639      	mov	r1, r7
 81089f8:	4620      	mov	r0, r4
 81089fa:	f000 fe3b 	bl	8109674 <__any_on>
 81089fe:	4682      	mov	sl, r0
 8108a00:	117b      	asrs	r3, r7, #5
 8108a02:	2101      	movs	r1, #1
 8108a04:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8108a08:	f007 071f 	and.w	r7, r7, #31
 8108a0c:	fa01 f707 	lsl.w	r7, r1, r7
 8108a10:	421f      	tst	r7, r3
 8108a12:	4629      	mov	r1, r5
 8108a14:	4620      	mov	r0, r4
 8108a16:	bf18      	it	ne
 8108a18:	f04a 0a02 	orrne.w	sl, sl, #2
 8108a1c:	1b76      	subs	r6, r6, r5
 8108a1e:	f7ff fded 	bl	81085fc <rshift>
 8108a22:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8108a26:	2702      	movs	r7, #2
 8108a28:	f1ba 0f00 	cmp.w	sl, #0
 8108a2c:	d048      	beq.n	8108ac0 <__gethex+0x3f4>
 8108a2e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8108a32:	2b02      	cmp	r3, #2
 8108a34:	d015      	beq.n	8108a62 <__gethex+0x396>
 8108a36:	2b03      	cmp	r3, #3
 8108a38:	d017      	beq.n	8108a6a <__gethex+0x39e>
 8108a3a:	2b01      	cmp	r3, #1
 8108a3c:	d109      	bne.n	8108a52 <__gethex+0x386>
 8108a3e:	f01a 0f02 	tst.w	sl, #2
 8108a42:	d006      	beq.n	8108a52 <__gethex+0x386>
 8108a44:	f8d9 0000 	ldr.w	r0, [r9]
 8108a48:	ea4a 0a00 	orr.w	sl, sl, r0
 8108a4c:	f01a 0f01 	tst.w	sl, #1
 8108a50:	d10e      	bne.n	8108a70 <__gethex+0x3a4>
 8108a52:	f047 0710 	orr.w	r7, r7, #16
 8108a56:	e033      	b.n	8108ac0 <__gethex+0x3f4>
 8108a58:	f04f 0a01 	mov.w	sl, #1
 8108a5c:	e7d0      	b.n	8108a00 <__gethex+0x334>
 8108a5e:	2701      	movs	r7, #1
 8108a60:	e7e2      	b.n	8108a28 <__gethex+0x35c>
 8108a62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8108a64:	f1c3 0301 	rsb	r3, r3, #1
 8108a68:	9315      	str	r3, [sp, #84]	; 0x54
 8108a6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8108a6c:	2b00      	cmp	r3, #0
 8108a6e:	d0f0      	beq.n	8108a52 <__gethex+0x386>
 8108a70:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8108a74:	f104 0314 	add.w	r3, r4, #20
 8108a78:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8108a7c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8108a80:	f04f 0c00 	mov.w	ip, #0
 8108a84:	4618      	mov	r0, r3
 8108a86:	f853 2b04 	ldr.w	r2, [r3], #4
 8108a8a:	f1b2 3fff 	cmp.w	r2, #4294967295
 8108a8e:	d01c      	beq.n	8108aca <__gethex+0x3fe>
 8108a90:	3201      	adds	r2, #1
 8108a92:	6002      	str	r2, [r0, #0]
 8108a94:	2f02      	cmp	r7, #2
 8108a96:	f104 0314 	add.w	r3, r4, #20
 8108a9a:	d13f      	bne.n	8108b1c <__gethex+0x450>
 8108a9c:	f8d8 2000 	ldr.w	r2, [r8]
 8108aa0:	3a01      	subs	r2, #1
 8108aa2:	42b2      	cmp	r2, r6
 8108aa4:	d10a      	bne.n	8108abc <__gethex+0x3f0>
 8108aa6:	1171      	asrs	r1, r6, #5
 8108aa8:	2201      	movs	r2, #1
 8108aaa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8108aae:	f006 061f 	and.w	r6, r6, #31
 8108ab2:	fa02 f606 	lsl.w	r6, r2, r6
 8108ab6:	421e      	tst	r6, r3
 8108ab8:	bf18      	it	ne
 8108aba:	4617      	movne	r7, r2
 8108abc:	f047 0720 	orr.w	r7, r7, #32
 8108ac0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8108ac2:	601c      	str	r4, [r3, #0]
 8108ac4:	9b04      	ldr	r3, [sp, #16]
 8108ac6:	601d      	str	r5, [r3, #0]
 8108ac8:	e695      	b.n	81087f6 <__gethex+0x12a>
 8108aca:	4299      	cmp	r1, r3
 8108acc:	f843 cc04 	str.w	ip, [r3, #-4]
 8108ad0:	d8d8      	bhi.n	8108a84 <__gethex+0x3b8>
 8108ad2:	68a3      	ldr	r3, [r4, #8]
 8108ad4:	459b      	cmp	fp, r3
 8108ad6:	db19      	blt.n	8108b0c <__gethex+0x440>
 8108ad8:	6861      	ldr	r1, [r4, #4]
 8108ada:	ee18 0a10 	vmov	r0, s16
 8108ade:	3101      	adds	r1, #1
 8108ae0:	f000 f928 	bl	8108d34 <_Balloc>
 8108ae4:	4681      	mov	r9, r0
 8108ae6:	b918      	cbnz	r0, 8108af0 <__gethex+0x424>
 8108ae8:	4b1a      	ldr	r3, [pc, #104]	; (8108b54 <__gethex+0x488>)
 8108aea:	4602      	mov	r2, r0
 8108aec:	2184      	movs	r1, #132	; 0x84
 8108aee:	e6a8      	b.n	8108842 <__gethex+0x176>
 8108af0:	6922      	ldr	r2, [r4, #16]
 8108af2:	3202      	adds	r2, #2
 8108af4:	f104 010c 	add.w	r1, r4, #12
 8108af8:	0092      	lsls	r2, r2, #2
 8108afa:	300c      	adds	r0, #12
 8108afc:	f000 f90c 	bl	8108d18 <memcpy>
 8108b00:	4621      	mov	r1, r4
 8108b02:	ee18 0a10 	vmov	r0, s16
 8108b06:	f000 f955 	bl	8108db4 <_Bfree>
 8108b0a:	464c      	mov	r4, r9
 8108b0c:	6923      	ldr	r3, [r4, #16]
 8108b0e:	1c5a      	adds	r2, r3, #1
 8108b10:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8108b14:	6122      	str	r2, [r4, #16]
 8108b16:	2201      	movs	r2, #1
 8108b18:	615a      	str	r2, [r3, #20]
 8108b1a:	e7bb      	b.n	8108a94 <__gethex+0x3c8>
 8108b1c:	6922      	ldr	r2, [r4, #16]
 8108b1e:	455a      	cmp	r2, fp
 8108b20:	dd0b      	ble.n	8108b3a <__gethex+0x46e>
 8108b22:	2101      	movs	r1, #1
 8108b24:	4620      	mov	r0, r4
 8108b26:	f7ff fd69 	bl	81085fc <rshift>
 8108b2a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8108b2e:	3501      	adds	r5, #1
 8108b30:	42ab      	cmp	r3, r5
 8108b32:	f6ff aed0 	blt.w	81088d6 <__gethex+0x20a>
 8108b36:	2701      	movs	r7, #1
 8108b38:	e7c0      	b.n	8108abc <__gethex+0x3f0>
 8108b3a:	f016 061f 	ands.w	r6, r6, #31
 8108b3e:	d0fa      	beq.n	8108b36 <__gethex+0x46a>
 8108b40:	4453      	add	r3, sl
 8108b42:	f1c6 0620 	rsb	r6, r6, #32
 8108b46:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8108b4a:	f000 f9e5 	bl	8108f18 <__hi0bits>
 8108b4e:	42b0      	cmp	r0, r6
 8108b50:	dbe7      	blt.n	8108b22 <__gethex+0x456>
 8108b52:	e7f0      	b.n	8108b36 <__gethex+0x46a>
 8108b54:	0810a9b0 	.word	0x0810a9b0

08108b58 <L_shift>:
 8108b58:	f1c2 0208 	rsb	r2, r2, #8
 8108b5c:	0092      	lsls	r2, r2, #2
 8108b5e:	b570      	push	{r4, r5, r6, lr}
 8108b60:	f1c2 0620 	rsb	r6, r2, #32
 8108b64:	6843      	ldr	r3, [r0, #4]
 8108b66:	6804      	ldr	r4, [r0, #0]
 8108b68:	fa03 f506 	lsl.w	r5, r3, r6
 8108b6c:	432c      	orrs	r4, r5
 8108b6e:	40d3      	lsrs	r3, r2
 8108b70:	6004      	str	r4, [r0, #0]
 8108b72:	f840 3f04 	str.w	r3, [r0, #4]!
 8108b76:	4288      	cmp	r0, r1
 8108b78:	d3f4      	bcc.n	8108b64 <L_shift+0xc>
 8108b7a:	bd70      	pop	{r4, r5, r6, pc}

08108b7c <__match>:
 8108b7c:	b530      	push	{r4, r5, lr}
 8108b7e:	6803      	ldr	r3, [r0, #0]
 8108b80:	3301      	adds	r3, #1
 8108b82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8108b86:	b914      	cbnz	r4, 8108b8e <__match+0x12>
 8108b88:	6003      	str	r3, [r0, #0]
 8108b8a:	2001      	movs	r0, #1
 8108b8c:	bd30      	pop	{r4, r5, pc}
 8108b8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8108b92:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8108b96:	2d19      	cmp	r5, #25
 8108b98:	bf98      	it	ls
 8108b9a:	3220      	addls	r2, #32
 8108b9c:	42a2      	cmp	r2, r4
 8108b9e:	d0f0      	beq.n	8108b82 <__match+0x6>
 8108ba0:	2000      	movs	r0, #0
 8108ba2:	e7f3      	b.n	8108b8c <__match+0x10>

08108ba4 <__hexnan>:
 8108ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108ba8:	680b      	ldr	r3, [r1, #0]
 8108baa:	115e      	asrs	r6, r3, #5
 8108bac:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8108bb0:	f013 031f 	ands.w	r3, r3, #31
 8108bb4:	b087      	sub	sp, #28
 8108bb6:	bf18      	it	ne
 8108bb8:	3604      	addne	r6, #4
 8108bba:	2500      	movs	r5, #0
 8108bbc:	1f37      	subs	r7, r6, #4
 8108bbe:	4690      	mov	r8, r2
 8108bc0:	6802      	ldr	r2, [r0, #0]
 8108bc2:	9301      	str	r3, [sp, #4]
 8108bc4:	4682      	mov	sl, r0
 8108bc6:	f846 5c04 	str.w	r5, [r6, #-4]
 8108bca:	46b9      	mov	r9, r7
 8108bcc:	463c      	mov	r4, r7
 8108bce:	9502      	str	r5, [sp, #8]
 8108bd0:	46ab      	mov	fp, r5
 8108bd2:	7851      	ldrb	r1, [r2, #1]
 8108bd4:	1c53      	adds	r3, r2, #1
 8108bd6:	9303      	str	r3, [sp, #12]
 8108bd8:	b341      	cbz	r1, 8108c2c <__hexnan+0x88>
 8108bda:	4608      	mov	r0, r1
 8108bdc:	9205      	str	r2, [sp, #20]
 8108bde:	9104      	str	r1, [sp, #16]
 8108be0:	f7ff fd5e 	bl	81086a0 <__hexdig_fun>
 8108be4:	2800      	cmp	r0, #0
 8108be6:	d14f      	bne.n	8108c88 <__hexnan+0xe4>
 8108be8:	9904      	ldr	r1, [sp, #16]
 8108bea:	9a05      	ldr	r2, [sp, #20]
 8108bec:	2920      	cmp	r1, #32
 8108bee:	d818      	bhi.n	8108c22 <__hexnan+0x7e>
 8108bf0:	9b02      	ldr	r3, [sp, #8]
 8108bf2:	459b      	cmp	fp, r3
 8108bf4:	dd13      	ble.n	8108c1e <__hexnan+0x7a>
 8108bf6:	454c      	cmp	r4, r9
 8108bf8:	d206      	bcs.n	8108c08 <__hexnan+0x64>
 8108bfa:	2d07      	cmp	r5, #7
 8108bfc:	dc04      	bgt.n	8108c08 <__hexnan+0x64>
 8108bfe:	462a      	mov	r2, r5
 8108c00:	4649      	mov	r1, r9
 8108c02:	4620      	mov	r0, r4
 8108c04:	f7ff ffa8 	bl	8108b58 <L_shift>
 8108c08:	4544      	cmp	r4, r8
 8108c0a:	d950      	bls.n	8108cae <__hexnan+0x10a>
 8108c0c:	2300      	movs	r3, #0
 8108c0e:	f1a4 0904 	sub.w	r9, r4, #4
 8108c12:	f844 3c04 	str.w	r3, [r4, #-4]
 8108c16:	f8cd b008 	str.w	fp, [sp, #8]
 8108c1a:	464c      	mov	r4, r9
 8108c1c:	461d      	mov	r5, r3
 8108c1e:	9a03      	ldr	r2, [sp, #12]
 8108c20:	e7d7      	b.n	8108bd2 <__hexnan+0x2e>
 8108c22:	2929      	cmp	r1, #41	; 0x29
 8108c24:	d156      	bne.n	8108cd4 <__hexnan+0x130>
 8108c26:	3202      	adds	r2, #2
 8108c28:	f8ca 2000 	str.w	r2, [sl]
 8108c2c:	f1bb 0f00 	cmp.w	fp, #0
 8108c30:	d050      	beq.n	8108cd4 <__hexnan+0x130>
 8108c32:	454c      	cmp	r4, r9
 8108c34:	d206      	bcs.n	8108c44 <__hexnan+0xa0>
 8108c36:	2d07      	cmp	r5, #7
 8108c38:	dc04      	bgt.n	8108c44 <__hexnan+0xa0>
 8108c3a:	462a      	mov	r2, r5
 8108c3c:	4649      	mov	r1, r9
 8108c3e:	4620      	mov	r0, r4
 8108c40:	f7ff ff8a 	bl	8108b58 <L_shift>
 8108c44:	4544      	cmp	r4, r8
 8108c46:	d934      	bls.n	8108cb2 <__hexnan+0x10e>
 8108c48:	f1a8 0204 	sub.w	r2, r8, #4
 8108c4c:	4623      	mov	r3, r4
 8108c4e:	f853 1b04 	ldr.w	r1, [r3], #4
 8108c52:	f842 1f04 	str.w	r1, [r2, #4]!
 8108c56:	429f      	cmp	r7, r3
 8108c58:	d2f9      	bcs.n	8108c4e <__hexnan+0xaa>
 8108c5a:	1b3b      	subs	r3, r7, r4
 8108c5c:	f023 0303 	bic.w	r3, r3, #3
 8108c60:	3304      	adds	r3, #4
 8108c62:	3401      	adds	r4, #1
 8108c64:	3e03      	subs	r6, #3
 8108c66:	42b4      	cmp	r4, r6
 8108c68:	bf88      	it	hi
 8108c6a:	2304      	movhi	r3, #4
 8108c6c:	4443      	add	r3, r8
 8108c6e:	2200      	movs	r2, #0
 8108c70:	f843 2b04 	str.w	r2, [r3], #4
 8108c74:	429f      	cmp	r7, r3
 8108c76:	d2fb      	bcs.n	8108c70 <__hexnan+0xcc>
 8108c78:	683b      	ldr	r3, [r7, #0]
 8108c7a:	b91b      	cbnz	r3, 8108c84 <__hexnan+0xe0>
 8108c7c:	4547      	cmp	r7, r8
 8108c7e:	d127      	bne.n	8108cd0 <__hexnan+0x12c>
 8108c80:	2301      	movs	r3, #1
 8108c82:	603b      	str	r3, [r7, #0]
 8108c84:	2005      	movs	r0, #5
 8108c86:	e026      	b.n	8108cd6 <__hexnan+0x132>
 8108c88:	3501      	adds	r5, #1
 8108c8a:	2d08      	cmp	r5, #8
 8108c8c:	f10b 0b01 	add.w	fp, fp, #1
 8108c90:	dd06      	ble.n	8108ca0 <__hexnan+0xfc>
 8108c92:	4544      	cmp	r4, r8
 8108c94:	d9c3      	bls.n	8108c1e <__hexnan+0x7a>
 8108c96:	2300      	movs	r3, #0
 8108c98:	f844 3c04 	str.w	r3, [r4, #-4]
 8108c9c:	2501      	movs	r5, #1
 8108c9e:	3c04      	subs	r4, #4
 8108ca0:	6822      	ldr	r2, [r4, #0]
 8108ca2:	f000 000f 	and.w	r0, r0, #15
 8108ca6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8108caa:	6022      	str	r2, [r4, #0]
 8108cac:	e7b7      	b.n	8108c1e <__hexnan+0x7a>
 8108cae:	2508      	movs	r5, #8
 8108cb0:	e7b5      	b.n	8108c1e <__hexnan+0x7a>
 8108cb2:	9b01      	ldr	r3, [sp, #4]
 8108cb4:	2b00      	cmp	r3, #0
 8108cb6:	d0df      	beq.n	8108c78 <__hexnan+0xd4>
 8108cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8108cbc:	f1c3 0320 	rsb	r3, r3, #32
 8108cc0:	fa22 f303 	lsr.w	r3, r2, r3
 8108cc4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8108cc8:	401a      	ands	r2, r3
 8108cca:	f846 2c04 	str.w	r2, [r6, #-4]
 8108cce:	e7d3      	b.n	8108c78 <__hexnan+0xd4>
 8108cd0:	3f04      	subs	r7, #4
 8108cd2:	e7d1      	b.n	8108c78 <__hexnan+0xd4>
 8108cd4:	2004      	movs	r0, #4
 8108cd6:	b007      	add	sp, #28
 8108cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08108cdc <_localeconv_r>:
 8108cdc:	4800      	ldr	r0, [pc, #0]	; (8108ce0 <_localeconv_r+0x4>)
 8108cde:	4770      	bx	lr
 8108ce0:	10000168 	.word	0x10000168

08108ce4 <malloc>:
 8108ce4:	4b02      	ldr	r3, [pc, #8]	; (8108cf0 <malloc+0xc>)
 8108ce6:	4601      	mov	r1, r0
 8108ce8:	6818      	ldr	r0, [r3, #0]
 8108cea:	f000 bd67 	b.w	81097bc <_malloc_r>
 8108cee:	bf00      	nop
 8108cf0:	10000010 	.word	0x10000010

08108cf4 <__ascii_mbtowc>:
 8108cf4:	b082      	sub	sp, #8
 8108cf6:	b901      	cbnz	r1, 8108cfa <__ascii_mbtowc+0x6>
 8108cf8:	a901      	add	r1, sp, #4
 8108cfa:	b142      	cbz	r2, 8108d0e <__ascii_mbtowc+0x1a>
 8108cfc:	b14b      	cbz	r3, 8108d12 <__ascii_mbtowc+0x1e>
 8108cfe:	7813      	ldrb	r3, [r2, #0]
 8108d00:	600b      	str	r3, [r1, #0]
 8108d02:	7812      	ldrb	r2, [r2, #0]
 8108d04:	1e10      	subs	r0, r2, #0
 8108d06:	bf18      	it	ne
 8108d08:	2001      	movne	r0, #1
 8108d0a:	b002      	add	sp, #8
 8108d0c:	4770      	bx	lr
 8108d0e:	4610      	mov	r0, r2
 8108d10:	e7fb      	b.n	8108d0a <__ascii_mbtowc+0x16>
 8108d12:	f06f 0001 	mvn.w	r0, #1
 8108d16:	e7f8      	b.n	8108d0a <__ascii_mbtowc+0x16>

08108d18 <memcpy>:
 8108d18:	440a      	add	r2, r1
 8108d1a:	4291      	cmp	r1, r2
 8108d1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8108d20:	d100      	bne.n	8108d24 <memcpy+0xc>
 8108d22:	4770      	bx	lr
 8108d24:	b510      	push	{r4, lr}
 8108d26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8108d2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8108d2e:	4291      	cmp	r1, r2
 8108d30:	d1f9      	bne.n	8108d26 <memcpy+0xe>
 8108d32:	bd10      	pop	{r4, pc}

08108d34 <_Balloc>:
 8108d34:	b570      	push	{r4, r5, r6, lr}
 8108d36:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8108d38:	4604      	mov	r4, r0
 8108d3a:	460d      	mov	r5, r1
 8108d3c:	b976      	cbnz	r6, 8108d5c <_Balloc+0x28>
 8108d3e:	2010      	movs	r0, #16
 8108d40:	f7ff ffd0 	bl	8108ce4 <malloc>
 8108d44:	4602      	mov	r2, r0
 8108d46:	6260      	str	r0, [r4, #36]	; 0x24
 8108d48:	b920      	cbnz	r0, 8108d54 <_Balloc+0x20>
 8108d4a:	4b18      	ldr	r3, [pc, #96]	; (8108dac <_Balloc+0x78>)
 8108d4c:	4818      	ldr	r0, [pc, #96]	; (8108db0 <_Balloc+0x7c>)
 8108d4e:	2166      	movs	r1, #102	; 0x66
 8108d50:	f000 ff40 	bl	8109bd4 <__assert_func>
 8108d54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8108d58:	6006      	str	r6, [r0, #0]
 8108d5a:	60c6      	str	r6, [r0, #12]
 8108d5c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8108d5e:	68f3      	ldr	r3, [r6, #12]
 8108d60:	b183      	cbz	r3, 8108d84 <_Balloc+0x50>
 8108d62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8108d64:	68db      	ldr	r3, [r3, #12]
 8108d66:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8108d6a:	b9b8      	cbnz	r0, 8108d9c <_Balloc+0x68>
 8108d6c:	2101      	movs	r1, #1
 8108d6e:	fa01 f605 	lsl.w	r6, r1, r5
 8108d72:	1d72      	adds	r2, r6, #5
 8108d74:	0092      	lsls	r2, r2, #2
 8108d76:	4620      	mov	r0, r4
 8108d78:	f000 fc9d 	bl	81096b6 <_calloc_r>
 8108d7c:	b160      	cbz	r0, 8108d98 <_Balloc+0x64>
 8108d7e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8108d82:	e00e      	b.n	8108da2 <_Balloc+0x6e>
 8108d84:	2221      	movs	r2, #33	; 0x21
 8108d86:	2104      	movs	r1, #4
 8108d88:	4620      	mov	r0, r4
 8108d8a:	f000 fc94 	bl	81096b6 <_calloc_r>
 8108d8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8108d90:	60f0      	str	r0, [r6, #12]
 8108d92:	68db      	ldr	r3, [r3, #12]
 8108d94:	2b00      	cmp	r3, #0
 8108d96:	d1e4      	bne.n	8108d62 <_Balloc+0x2e>
 8108d98:	2000      	movs	r0, #0
 8108d9a:	bd70      	pop	{r4, r5, r6, pc}
 8108d9c:	6802      	ldr	r2, [r0, #0]
 8108d9e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8108da2:	2300      	movs	r3, #0
 8108da4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8108da8:	e7f7      	b.n	8108d9a <_Balloc+0x66>
 8108daa:	bf00      	nop
 8108dac:	0810a93e 	.word	0x0810a93e
 8108db0:	0810aa3c 	.word	0x0810aa3c

08108db4 <_Bfree>:
 8108db4:	b570      	push	{r4, r5, r6, lr}
 8108db6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8108db8:	4605      	mov	r5, r0
 8108dba:	460c      	mov	r4, r1
 8108dbc:	b976      	cbnz	r6, 8108ddc <_Bfree+0x28>
 8108dbe:	2010      	movs	r0, #16
 8108dc0:	f7ff ff90 	bl	8108ce4 <malloc>
 8108dc4:	4602      	mov	r2, r0
 8108dc6:	6268      	str	r0, [r5, #36]	; 0x24
 8108dc8:	b920      	cbnz	r0, 8108dd4 <_Bfree+0x20>
 8108dca:	4b09      	ldr	r3, [pc, #36]	; (8108df0 <_Bfree+0x3c>)
 8108dcc:	4809      	ldr	r0, [pc, #36]	; (8108df4 <_Bfree+0x40>)
 8108dce:	218a      	movs	r1, #138	; 0x8a
 8108dd0:	f000 ff00 	bl	8109bd4 <__assert_func>
 8108dd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8108dd8:	6006      	str	r6, [r0, #0]
 8108dda:	60c6      	str	r6, [r0, #12]
 8108ddc:	b13c      	cbz	r4, 8108dee <_Bfree+0x3a>
 8108dde:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8108de0:	6862      	ldr	r2, [r4, #4]
 8108de2:	68db      	ldr	r3, [r3, #12]
 8108de4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8108de8:	6021      	str	r1, [r4, #0]
 8108dea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8108dee:	bd70      	pop	{r4, r5, r6, pc}
 8108df0:	0810a93e 	.word	0x0810a93e
 8108df4:	0810aa3c 	.word	0x0810aa3c

08108df8 <__multadd>:
 8108df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8108dfc:	690d      	ldr	r5, [r1, #16]
 8108dfe:	4607      	mov	r7, r0
 8108e00:	460c      	mov	r4, r1
 8108e02:	461e      	mov	r6, r3
 8108e04:	f101 0c14 	add.w	ip, r1, #20
 8108e08:	2000      	movs	r0, #0
 8108e0a:	f8dc 3000 	ldr.w	r3, [ip]
 8108e0e:	b299      	uxth	r1, r3
 8108e10:	fb02 6101 	mla	r1, r2, r1, r6
 8108e14:	0c1e      	lsrs	r6, r3, #16
 8108e16:	0c0b      	lsrs	r3, r1, #16
 8108e18:	fb02 3306 	mla	r3, r2, r6, r3
 8108e1c:	b289      	uxth	r1, r1
 8108e1e:	3001      	adds	r0, #1
 8108e20:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8108e24:	4285      	cmp	r5, r0
 8108e26:	f84c 1b04 	str.w	r1, [ip], #4
 8108e2a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8108e2e:	dcec      	bgt.n	8108e0a <__multadd+0x12>
 8108e30:	b30e      	cbz	r6, 8108e76 <__multadd+0x7e>
 8108e32:	68a3      	ldr	r3, [r4, #8]
 8108e34:	42ab      	cmp	r3, r5
 8108e36:	dc19      	bgt.n	8108e6c <__multadd+0x74>
 8108e38:	6861      	ldr	r1, [r4, #4]
 8108e3a:	4638      	mov	r0, r7
 8108e3c:	3101      	adds	r1, #1
 8108e3e:	f7ff ff79 	bl	8108d34 <_Balloc>
 8108e42:	4680      	mov	r8, r0
 8108e44:	b928      	cbnz	r0, 8108e52 <__multadd+0x5a>
 8108e46:	4602      	mov	r2, r0
 8108e48:	4b0c      	ldr	r3, [pc, #48]	; (8108e7c <__multadd+0x84>)
 8108e4a:	480d      	ldr	r0, [pc, #52]	; (8108e80 <__multadd+0x88>)
 8108e4c:	21b5      	movs	r1, #181	; 0xb5
 8108e4e:	f000 fec1 	bl	8109bd4 <__assert_func>
 8108e52:	6922      	ldr	r2, [r4, #16]
 8108e54:	3202      	adds	r2, #2
 8108e56:	f104 010c 	add.w	r1, r4, #12
 8108e5a:	0092      	lsls	r2, r2, #2
 8108e5c:	300c      	adds	r0, #12
 8108e5e:	f7ff ff5b 	bl	8108d18 <memcpy>
 8108e62:	4621      	mov	r1, r4
 8108e64:	4638      	mov	r0, r7
 8108e66:	f7ff ffa5 	bl	8108db4 <_Bfree>
 8108e6a:	4644      	mov	r4, r8
 8108e6c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8108e70:	3501      	adds	r5, #1
 8108e72:	615e      	str	r6, [r3, #20]
 8108e74:	6125      	str	r5, [r4, #16]
 8108e76:	4620      	mov	r0, r4
 8108e78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8108e7c:	0810a9b0 	.word	0x0810a9b0
 8108e80:	0810aa3c 	.word	0x0810aa3c

08108e84 <__s2b>:
 8108e84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8108e88:	460c      	mov	r4, r1
 8108e8a:	4615      	mov	r5, r2
 8108e8c:	461f      	mov	r7, r3
 8108e8e:	2209      	movs	r2, #9
 8108e90:	3308      	adds	r3, #8
 8108e92:	4606      	mov	r6, r0
 8108e94:	fb93 f3f2 	sdiv	r3, r3, r2
 8108e98:	2100      	movs	r1, #0
 8108e9a:	2201      	movs	r2, #1
 8108e9c:	429a      	cmp	r2, r3
 8108e9e:	db09      	blt.n	8108eb4 <__s2b+0x30>
 8108ea0:	4630      	mov	r0, r6
 8108ea2:	f7ff ff47 	bl	8108d34 <_Balloc>
 8108ea6:	b940      	cbnz	r0, 8108eba <__s2b+0x36>
 8108ea8:	4602      	mov	r2, r0
 8108eaa:	4b19      	ldr	r3, [pc, #100]	; (8108f10 <__s2b+0x8c>)
 8108eac:	4819      	ldr	r0, [pc, #100]	; (8108f14 <__s2b+0x90>)
 8108eae:	21ce      	movs	r1, #206	; 0xce
 8108eb0:	f000 fe90 	bl	8109bd4 <__assert_func>
 8108eb4:	0052      	lsls	r2, r2, #1
 8108eb6:	3101      	adds	r1, #1
 8108eb8:	e7f0      	b.n	8108e9c <__s2b+0x18>
 8108eba:	9b08      	ldr	r3, [sp, #32]
 8108ebc:	6143      	str	r3, [r0, #20]
 8108ebe:	2d09      	cmp	r5, #9
 8108ec0:	f04f 0301 	mov.w	r3, #1
 8108ec4:	6103      	str	r3, [r0, #16]
 8108ec6:	dd16      	ble.n	8108ef6 <__s2b+0x72>
 8108ec8:	f104 0909 	add.w	r9, r4, #9
 8108ecc:	46c8      	mov	r8, r9
 8108ece:	442c      	add	r4, r5
 8108ed0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8108ed4:	4601      	mov	r1, r0
 8108ed6:	3b30      	subs	r3, #48	; 0x30
 8108ed8:	220a      	movs	r2, #10
 8108eda:	4630      	mov	r0, r6
 8108edc:	f7ff ff8c 	bl	8108df8 <__multadd>
 8108ee0:	45a0      	cmp	r8, r4
 8108ee2:	d1f5      	bne.n	8108ed0 <__s2b+0x4c>
 8108ee4:	f1a5 0408 	sub.w	r4, r5, #8
 8108ee8:	444c      	add	r4, r9
 8108eea:	1b2d      	subs	r5, r5, r4
 8108eec:	1963      	adds	r3, r4, r5
 8108eee:	42bb      	cmp	r3, r7
 8108ef0:	db04      	blt.n	8108efc <__s2b+0x78>
 8108ef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8108ef6:	340a      	adds	r4, #10
 8108ef8:	2509      	movs	r5, #9
 8108efa:	e7f6      	b.n	8108eea <__s2b+0x66>
 8108efc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8108f00:	4601      	mov	r1, r0
 8108f02:	3b30      	subs	r3, #48	; 0x30
 8108f04:	220a      	movs	r2, #10
 8108f06:	4630      	mov	r0, r6
 8108f08:	f7ff ff76 	bl	8108df8 <__multadd>
 8108f0c:	e7ee      	b.n	8108eec <__s2b+0x68>
 8108f0e:	bf00      	nop
 8108f10:	0810a9b0 	.word	0x0810a9b0
 8108f14:	0810aa3c 	.word	0x0810aa3c

08108f18 <__hi0bits>:
 8108f18:	0c03      	lsrs	r3, r0, #16
 8108f1a:	041b      	lsls	r3, r3, #16
 8108f1c:	b9d3      	cbnz	r3, 8108f54 <__hi0bits+0x3c>
 8108f1e:	0400      	lsls	r0, r0, #16
 8108f20:	2310      	movs	r3, #16
 8108f22:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8108f26:	bf04      	itt	eq
 8108f28:	0200      	lsleq	r0, r0, #8
 8108f2a:	3308      	addeq	r3, #8
 8108f2c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8108f30:	bf04      	itt	eq
 8108f32:	0100      	lsleq	r0, r0, #4
 8108f34:	3304      	addeq	r3, #4
 8108f36:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8108f3a:	bf04      	itt	eq
 8108f3c:	0080      	lsleq	r0, r0, #2
 8108f3e:	3302      	addeq	r3, #2
 8108f40:	2800      	cmp	r0, #0
 8108f42:	db05      	blt.n	8108f50 <__hi0bits+0x38>
 8108f44:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8108f48:	f103 0301 	add.w	r3, r3, #1
 8108f4c:	bf08      	it	eq
 8108f4e:	2320      	moveq	r3, #32
 8108f50:	4618      	mov	r0, r3
 8108f52:	4770      	bx	lr
 8108f54:	2300      	movs	r3, #0
 8108f56:	e7e4      	b.n	8108f22 <__hi0bits+0xa>

08108f58 <__lo0bits>:
 8108f58:	6803      	ldr	r3, [r0, #0]
 8108f5a:	f013 0207 	ands.w	r2, r3, #7
 8108f5e:	4601      	mov	r1, r0
 8108f60:	d00b      	beq.n	8108f7a <__lo0bits+0x22>
 8108f62:	07da      	lsls	r2, r3, #31
 8108f64:	d423      	bmi.n	8108fae <__lo0bits+0x56>
 8108f66:	0798      	lsls	r0, r3, #30
 8108f68:	bf49      	itett	mi
 8108f6a:	085b      	lsrmi	r3, r3, #1
 8108f6c:	089b      	lsrpl	r3, r3, #2
 8108f6e:	2001      	movmi	r0, #1
 8108f70:	600b      	strmi	r3, [r1, #0]
 8108f72:	bf5c      	itt	pl
 8108f74:	600b      	strpl	r3, [r1, #0]
 8108f76:	2002      	movpl	r0, #2
 8108f78:	4770      	bx	lr
 8108f7a:	b298      	uxth	r0, r3
 8108f7c:	b9a8      	cbnz	r0, 8108faa <__lo0bits+0x52>
 8108f7e:	0c1b      	lsrs	r3, r3, #16
 8108f80:	2010      	movs	r0, #16
 8108f82:	b2da      	uxtb	r2, r3
 8108f84:	b90a      	cbnz	r2, 8108f8a <__lo0bits+0x32>
 8108f86:	3008      	adds	r0, #8
 8108f88:	0a1b      	lsrs	r3, r3, #8
 8108f8a:	071a      	lsls	r2, r3, #28
 8108f8c:	bf04      	itt	eq
 8108f8e:	091b      	lsreq	r3, r3, #4
 8108f90:	3004      	addeq	r0, #4
 8108f92:	079a      	lsls	r2, r3, #30
 8108f94:	bf04      	itt	eq
 8108f96:	089b      	lsreq	r3, r3, #2
 8108f98:	3002      	addeq	r0, #2
 8108f9a:	07da      	lsls	r2, r3, #31
 8108f9c:	d403      	bmi.n	8108fa6 <__lo0bits+0x4e>
 8108f9e:	085b      	lsrs	r3, r3, #1
 8108fa0:	f100 0001 	add.w	r0, r0, #1
 8108fa4:	d005      	beq.n	8108fb2 <__lo0bits+0x5a>
 8108fa6:	600b      	str	r3, [r1, #0]
 8108fa8:	4770      	bx	lr
 8108faa:	4610      	mov	r0, r2
 8108fac:	e7e9      	b.n	8108f82 <__lo0bits+0x2a>
 8108fae:	2000      	movs	r0, #0
 8108fb0:	4770      	bx	lr
 8108fb2:	2020      	movs	r0, #32
 8108fb4:	4770      	bx	lr
	...

08108fb8 <__i2b>:
 8108fb8:	b510      	push	{r4, lr}
 8108fba:	460c      	mov	r4, r1
 8108fbc:	2101      	movs	r1, #1
 8108fbe:	f7ff feb9 	bl	8108d34 <_Balloc>
 8108fc2:	4602      	mov	r2, r0
 8108fc4:	b928      	cbnz	r0, 8108fd2 <__i2b+0x1a>
 8108fc6:	4b05      	ldr	r3, [pc, #20]	; (8108fdc <__i2b+0x24>)
 8108fc8:	4805      	ldr	r0, [pc, #20]	; (8108fe0 <__i2b+0x28>)
 8108fca:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8108fce:	f000 fe01 	bl	8109bd4 <__assert_func>
 8108fd2:	2301      	movs	r3, #1
 8108fd4:	6144      	str	r4, [r0, #20]
 8108fd6:	6103      	str	r3, [r0, #16]
 8108fd8:	bd10      	pop	{r4, pc}
 8108fda:	bf00      	nop
 8108fdc:	0810a9b0 	.word	0x0810a9b0
 8108fe0:	0810aa3c 	.word	0x0810aa3c

08108fe4 <__multiply>:
 8108fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108fe8:	4691      	mov	r9, r2
 8108fea:	690a      	ldr	r2, [r1, #16]
 8108fec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8108ff0:	429a      	cmp	r2, r3
 8108ff2:	bfb8      	it	lt
 8108ff4:	460b      	movlt	r3, r1
 8108ff6:	460c      	mov	r4, r1
 8108ff8:	bfbc      	itt	lt
 8108ffa:	464c      	movlt	r4, r9
 8108ffc:	4699      	movlt	r9, r3
 8108ffe:	6927      	ldr	r7, [r4, #16]
 8109000:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8109004:	68a3      	ldr	r3, [r4, #8]
 8109006:	6861      	ldr	r1, [r4, #4]
 8109008:	eb07 060a 	add.w	r6, r7, sl
 810900c:	42b3      	cmp	r3, r6
 810900e:	b085      	sub	sp, #20
 8109010:	bfb8      	it	lt
 8109012:	3101      	addlt	r1, #1
 8109014:	f7ff fe8e 	bl	8108d34 <_Balloc>
 8109018:	b930      	cbnz	r0, 8109028 <__multiply+0x44>
 810901a:	4602      	mov	r2, r0
 810901c:	4b44      	ldr	r3, [pc, #272]	; (8109130 <__multiply+0x14c>)
 810901e:	4845      	ldr	r0, [pc, #276]	; (8109134 <__multiply+0x150>)
 8109020:	f240 115d 	movw	r1, #349	; 0x15d
 8109024:	f000 fdd6 	bl	8109bd4 <__assert_func>
 8109028:	f100 0514 	add.w	r5, r0, #20
 810902c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8109030:	462b      	mov	r3, r5
 8109032:	2200      	movs	r2, #0
 8109034:	4543      	cmp	r3, r8
 8109036:	d321      	bcc.n	810907c <__multiply+0x98>
 8109038:	f104 0314 	add.w	r3, r4, #20
 810903c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8109040:	f109 0314 	add.w	r3, r9, #20
 8109044:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8109048:	9202      	str	r2, [sp, #8]
 810904a:	1b3a      	subs	r2, r7, r4
 810904c:	3a15      	subs	r2, #21
 810904e:	f022 0203 	bic.w	r2, r2, #3
 8109052:	3204      	adds	r2, #4
 8109054:	f104 0115 	add.w	r1, r4, #21
 8109058:	428f      	cmp	r7, r1
 810905a:	bf38      	it	cc
 810905c:	2204      	movcc	r2, #4
 810905e:	9201      	str	r2, [sp, #4]
 8109060:	9a02      	ldr	r2, [sp, #8]
 8109062:	9303      	str	r3, [sp, #12]
 8109064:	429a      	cmp	r2, r3
 8109066:	d80c      	bhi.n	8109082 <__multiply+0x9e>
 8109068:	2e00      	cmp	r6, #0
 810906a:	dd03      	ble.n	8109074 <__multiply+0x90>
 810906c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8109070:	2b00      	cmp	r3, #0
 8109072:	d05a      	beq.n	810912a <__multiply+0x146>
 8109074:	6106      	str	r6, [r0, #16]
 8109076:	b005      	add	sp, #20
 8109078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810907c:	f843 2b04 	str.w	r2, [r3], #4
 8109080:	e7d8      	b.n	8109034 <__multiply+0x50>
 8109082:	f8b3 a000 	ldrh.w	sl, [r3]
 8109086:	f1ba 0f00 	cmp.w	sl, #0
 810908a:	d024      	beq.n	81090d6 <__multiply+0xf2>
 810908c:	f104 0e14 	add.w	lr, r4, #20
 8109090:	46a9      	mov	r9, r5
 8109092:	f04f 0c00 	mov.w	ip, #0
 8109096:	f85e 2b04 	ldr.w	r2, [lr], #4
 810909a:	f8d9 1000 	ldr.w	r1, [r9]
 810909e:	fa1f fb82 	uxth.w	fp, r2
 81090a2:	b289      	uxth	r1, r1
 81090a4:	fb0a 110b 	mla	r1, sl, fp, r1
 81090a8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 81090ac:	f8d9 2000 	ldr.w	r2, [r9]
 81090b0:	4461      	add	r1, ip
 81090b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 81090b6:	fb0a c20b 	mla	r2, sl, fp, ip
 81090ba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 81090be:	b289      	uxth	r1, r1
 81090c0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 81090c4:	4577      	cmp	r7, lr
 81090c6:	f849 1b04 	str.w	r1, [r9], #4
 81090ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 81090ce:	d8e2      	bhi.n	8109096 <__multiply+0xb2>
 81090d0:	9a01      	ldr	r2, [sp, #4]
 81090d2:	f845 c002 	str.w	ip, [r5, r2]
 81090d6:	9a03      	ldr	r2, [sp, #12]
 81090d8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 81090dc:	3304      	adds	r3, #4
 81090de:	f1b9 0f00 	cmp.w	r9, #0
 81090e2:	d020      	beq.n	8109126 <__multiply+0x142>
 81090e4:	6829      	ldr	r1, [r5, #0]
 81090e6:	f104 0c14 	add.w	ip, r4, #20
 81090ea:	46ae      	mov	lr, r5
 81090ec:	f04f 0a00 	mov.w	sl, #0
 81090f0:	f8bc b000 	ldrh.w	fp, [ip]
 81090f4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 81090f8:	fb09 220b 	mla	r2, r9, fp, r2
 81090fc:	4492      	add	sl, r2
 81090fe:	b289      	uxth	r1, r1
 8109100:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8109104:	f84e 1b04 	str.w	r1, [lr], #4
 8109108:	f85c 2b04 	ldr.w	r2, [ip], #4
 810910c:	f8be 1000 	ldrh.w	r1, [lr]
 8109110:	0c12      	lsrs	r2, r2, #16
 8109112:	fb09 1102 	mla	r1, r9, r2, r1
 8109116:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 810911a:	4567      	cmp	r7, ip
 810911c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8109120:	d8e6      	bhi.n	81090f0 <__multiply+0x10c>
 8109122:	9a01      	ldr	r2, [sp, #4]
 8109124:	50a9      	str	r1, [r5, r2]
 8109126:	3504      	adds	r5, #4
 8109128:	e79a      	b.n	8109060 <__multiply+0x7c>
 810912a:	3e01      	subs	r6, #1
 810912c:	e79c      	b.n	8109068 <__multiply+0x84>
 810912e:	bf00      	nop
 8109130:	0810a9b0 	.word	0x0810a9b0
 8109134:	0810aa3c 	.word	0x0810aa3c

08109138 <__pow5mult>:
 8109138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810913c:	4615      	mov	r5, r2
 810913e:	f012 0203 	ands.w	r2, r2, #3
 8109142:	4606      	mov	r6, r0
 8109144:	460f      	mov	r7, r1
 8109146:	d007      	beq.n	8109158 <__pow5mult+0x20>
 8109148:	4c25      	ldr	r4, [pc, #148]	; (81091e0 <__pow5mult+0xa8>)
 810914a:	3a01      	subs	r2, #1
 810914c:	2300      	movs	r3, #0
 810914e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8109152:	f7ff fe51 	bl	8108df8 <__multadd>
 8109156:	4607      	mov	r7, r0
 8109158:	10ad      	asrs	r5, r5, #2
 810915a:	d03d      	beq.n	81091d8 <__pow5mult+0xa0>
 810915c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 810915e:	b97c      	cbnz	r4, 8109180 <__pow5mult+0x48>
 8109160:	2010      	movs	r0, #16
 8109162:	f7ff fdbf 	bl	8108ce4 <malloc>
 8109166:	4602      	mov	r2, r0
 8109168:	6270      	str	r0, [r6, #36]	; 0x24
 810916a:	b928      	cbnz	r0, 8109178 <__pow5mult+0x40>
 810916c:	4b1d      	ldr	r3, [pc, #116]	; (81091e4 <__pow5mult+0xac>)
 810916e:	481e      	ldr	r0, [pc, #120]	; (81091e8 <__pow5mult+0xb0>)
 8109170:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8109174:	f000 fd2e 	bl	8109bd4 <__assert_func>
 8109178:	e9c0 4401 	strd	r4, r4, [r0, #4]
 810917c:	6004      	str	r4, [r0, #0]
 810917e:	60c4      	str	r4, [r0, #12]
 8109180:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8109184:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8109188:	b94c      	cbnz	r4, 810919e <__pow5mult+0x66>
 810918a:	f240 2171 	movw	r1, #625	; 0x271
 810918e:	4630      	mov	r0, r6
 8109190:	f7ff ff12 	bl	8108fb8 <__i2b>
 8109194:	2300      	movs	r3, #0
 8109196:	f8c8 0008 	str.w	r0, [r8, #8]
 810919a:	4604      	mov	r4, r0
 810919c:	6003      	str	r3, [r0, #0]
 810919e:	f04f 0900 	mov.w	r9, #0
 81091a2:	07eb      	lsls	r3, r5, #31
 81091a4:	d50a      	bpl.n	81091bc <__pow5mult+0x84>
 81091a6:	4639      	mov	r1, r7
 81091a8:	4622      	mov	r2, r4
 81091aa:	4630      	mov	r0, r6
 81091ac:	f7ff ff1a 	bl	8108fe4 <__multiply>
 81091b0:	4639      	mov	r1, r7
 81091b2:	4680      	mov	r8, r0
 81091b4:	4630      	mov	r0, r6
 81091b6:	f7ff fdfd 	bl	8108db4 <_Bfree>
 81091ba:	4647      	mov	r7, r8
 81091bc:	106d      	asrs	r5, r5, #1
 81091be:	d00b      	beq.n	81091d8 <__pow5mult+0xa0>
 81091c0:	6820      	ldr	r0, [r4, #0]
 81091c2:	b938      	cbnz	r0, 81091d4 <__pow5mult+0x9c>
 81091c4:	4622      	mov	r2, r4
 81091c6:	4621      	mov	r1, r4
 81091c8:	4630      	mov	r0, r6
 81091ca:	f7ff ff0b 	bl	8108fe4 <__multiply>
 81091ce:	6020      	str	r0, [r4, #0]
 81091d0:	f8c0 9000 	str.w	r9, [r0]
 81091d4:	4604      	mov	r4, r0
 81091d6:	e7e4      	b.n	81091a2 <__pow5mult+0x6a>
 81091d8:	4638      	mov	r0, r7
 81091da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 81091de:	bf00      	nop
 81091e0:	0810ab88 	.word	0x0810ab88
 81091e4:	0810a93e 	.word	0x0810a93e
 81091e8:	0810aa3c 	.word	0x0810aa3c

081091ec <__lshift>:
 81091ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 81091f0:	460c      	mov	r4, r1
 81091f2:	6849      	ldr	r1, [r1, #4]
 81091f4:	6923      	ldr	r3, [r4, #16]
 81091f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 81091fa:	68a3      	ldr	r3, [r4, #8]
 81091fc:	4607      	mov	r7, r0
 81091fe:	4691      	mov	r9, r2
 8109200:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8109204:	f108 0601 	add.w	r6, r8, #1
 8109208:	42b3      	cmp	r3, r6
 810920a:	db0b      	blt.n	8109224 <__lshift+0x38>
 810920c:	4638      	mov	r0, r7
 810920e:	f7ff fd91 	bl	8108d34 <_Balloc>
 8109212:	4605      	mov	r5, r0
 8109214:	b948      	cbnz	r0, 810922a <__lshift+0x3e>
 8109216:	4602      	mov	r2, r0
 8109218:	4b2a      	ldr	r3, [pc, #168]	; (81092c4 <__lshift+0xd8>)
 810921a:	482b      	ldr	r0, [pc, #172]	; (81092c8 <__lshift+0xdc>)
 810921c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8109220:	f000 fcd8 	bl	8109bd4 <__assert_func>
 8109224:	3101      	adds	r1, #1
 8109226:	005b      	lsls	r3, r3, #1
 8109228:	e7ee      	b.n	8109208 <__lshift+0x1c>
 810922a:	2300      	movs	r3, #0
 810922c:	f100 0114 	add.w	r1, r0, #20
 8109230:	f100 0210 	add.w	r2, r0, #16
 8109234:	4618      	mov	r0, r3
 8109236:	4553      	cmp	r3, sl
 8109238:	db37      	blt.n	81092aa <__lshift+0xbe>
 810923a:	6920      	ldr	r0, [r4, #16]
 810923c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8109240:	f104 0314 	add.w	r3, r4, #20
 8109244:	f019 091f 	ands.w	r9, r9, #31
 8109248:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 810924c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8109250:	d02f      	beq.n	81092b2 <__lshift+0xc6>
 8109252:	f1c9 0e20 	rsb	lr, r9, #32
 8109256:	468a      	mov	sl, r1
 8109258:	f04f 0c00 	mov.w	ip, #0
 810925c:	681a      	ldr	r2, [r3, #0]
 810925e:	fa02 f209 	lsl.w	r2, r2, r9
 8109262:	ea42 020c 	orr.w	r2, r2, ip
 8109266:	f84a 2b04 	str.w	r2, [sl], #4
 810926a:	f853 2b04 	ldr.w	r2, [r3], #4
 810926e:	4298      	cmp	r0, r3
 8109270:	fa22 fc0e 	lsr.w	ip, r2, lr
 8109274:	d8f2      	bhi.n	810925c <__lshift+0x70>
 8109276:	1b03      	subs	r3, r0, r4
 8109278:	3b15      	subs	r3, #21
 810927a:	f023 0303 	bic.w	r3, r3, #3
 810927e:	3304      	adds	r3, #4
 8109280:	f104 0215 	add.w	r2, r4, #21
 8109284:	4290      	cmp	r0, r2
 8109286:	bf38      	it	cc
 8109288:	2304      	movcc	r3, #4
 810928a:	f841 c003 	str.w	ip, [r1, r3]
 810928e:	f1bc 0f00 	cmp.w	ip, #0
 8109292:	d001      	beq.n	8109298 <__lshift+0xac>
 8109294:	f108 0602 	add.w	r6, r8, #2
 8109298:	3e01      	subs	r6, #1
 810929a:	4638      	mov	r0, r7
 810929c:	612e      	str	r6, [r5, #16]
 810929e:	4621      	mov	r1, r4
 81092a0:	f7ff fd88 	bl	8108db4 <_Bfree>
 81092a4:	4628      	mov	r0, r5
 81092a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81092aa:	f842 0f04 	str.w	r0, [r2, #4]!
 81092ae:	3301      	adds	r3, #1
 81092b0:	e7c1      	b.n	8109236 <__lshift+0x4a>
 81092b2:	3904      	subs	r1, #4
 81092b4:	f853 2b04 	ldr.w	r2, [r3], #4
 81092b8:	f841 2f04 	str.w	r2, [r1, #4]!
 81092bc:	4298      	cmp	r0, r3
 81092be:	d8f9      	bhi.n	81092b4 <__lshift+0xc8>
 81092c0:	e7ea      	b.n	8109298 <__lshift+0xac>
 81092c2:	bf00      	nop
 81092c4:	0810a9b0 	.word	0x0810a9b0
 81092c8:	0810aa3c 	.word	0x0810aa3c

081092cc <__mcmp>:
 81092cc:	b530      	push	{r4, r5, lr}
 81092ce:	6902      	ldr	r2, [r0, #16]
 81092d0:	690c      	ldr	r4, [r1, #16]
 81092d2:	1b12      	subs	r2, r2, r4
 81092d4:	d10e      	bne.n	81092f4 <__mcmp+0x28>
 81092d6:	f100 0314 	add.w	r3, r0, #20
 81092da:	3114      	adds	r1, #20
 81092dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 81092e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 81092e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 81092e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 81092ec:	42a5      	cmp	r5, r4
 81092ee:	d003      	beq.n	81092f8 <__mcmp+0x2c>
 81092f0:	d305      	bcc.n	81092fe <__mcmp+0x32>
 81092f2:	2201      	movs	r2, #1
 81092f4:	4610      	mov	r0, r2
 81092f6:	bd30      	pop	{r4, r5, pc}
 81092f8:	4283      	cmp	r3, r0
 81092fa:	d3f3      	bcc.n	81092e4 <__mcmp+0x18>
 81092fc:	e7fa      	b.n	81092f4 <__mcmp+0x28>
 81092fe:	f04f 32ff 	mov.w	r2, #4294967295
 8109302:	e7f7      	b.n	81092f4 <__mcmp+0x28>

08109304 <__mdiff>:
 8109304:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109308:	460c      	mov	r4, r1
 810930a:	4606      	mov	r6, r0
 810930c:	4611      	mov	r1, r2
 810930e:	4620      	mov	r0, r4
 8109310:	4690      	mov	r8, r2
 8109312:	f7ff ffdb 	bl	81092cc <__mcmp>
 8109316:	1e05      	subs	r5, r0, #0
 8109318:	d110      	bne.n	810933c <__mdiff+0x38>
 810931a:	4629      	mov	r1, r5
 810931c:	4630      	mov	r0, r6
 810931e:	f7ff fd09 	bl	8108d34 <_Balloc>
 8109322:	b930      	cbnz	r0, 8109332 <__mdiff+0x2e>
 8109324:	4b3a      	ldr	r3, [pc, #232]	; (8109410 <__mdiff+0x10c>)
 8109326:	4602      	mov	r2, r0
 8109328:	f240 2132 	movw	r1, #562	; 0x232
 810932c:	4839      	ldr	r0, [pc, #228]	; (8109414 <__mdiff+0x110>)
 810932e:	f000 fc51 	bl	8109bd4 <__assert_func>
 8109332:	2301      	movs	r3, #1
 8109334:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8109338:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810933c:	bfa4      	itt	ge
 810933e:	4643      	movge	r3, r8
 8109340:	46a0      	movge	r8, r4
 8109342:	4630      	mov	r0, r6
 8109344:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8109348:	bfa6      	itte	ge
 810934a:	461c      	movge	r4, r3
 810934c:	2500      	movge	r5, #0
 810934e:	2501      	movlt	r5, #1
 8109350:	f7ff fcf0 	bl	8108d34 <_Balloc>
 8109354:	b920      	cbnz	r0, 8109360 <__mdiff+0x5c>
 8109356:	4b2e      	ldr	r3, [pc, #184]	; (8109410 <__mdiff+0x10c>)
 8109358:	4602      	mov	r2, r0
 810935a:	f44f 7110 	mov.w	r1, #576	; 0x240
 810935e:	e7e5      	b.n	810932c <__mdiff+0x28>
 8109360:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8109364:	6926      	ldr	r6, [r4, #16]
 8109366:	60c5      	str	r5, [r0, #12]
 8109368:	f104 0914 	add.w	r9, r4, #20
 810936c:	f108 0514 	add.w	r5, r8, #20
 8109370:	f100 0e14 	add.w	lr, r0, #20
 8109374:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8109378:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 810937c:	f108 0210 	add.w	r2, r8, #16
 8109380:	46f2      	mov	sl, lr
 8109382:	2100      	movs	r1, #0
 8109384:	f859 3b04 	ldr.w	r3, [r9], #4
 8109388:	f852 bf04 	ldr.w	fp, [r2, #4]!
 810938c:	fa1f f883 	uxth.w	r8, r3
 8109390:	fa11 f18b 	uxtah	r1, r1, fp
 8109394:	0c1b      	lsrs	r3, r3, #16
 8109396:	eba1 0808 	sub.w	r8, r1, r8
 810939a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 810939e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 81093a2:	fa1f f888 	uxth.w	r8, r8
 81093a6:	1419      	asrs	r1, r3, #16
 81093a8:	454e      	cmp	r6, r9
 81093aa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 81093ae:	f84a 3b04 	str.w	r3, [sl], #4
 81093b2:	d8e7      	bhi.n	8109384 <__mdiff+0x80>
 81093b4:	1b33      	subs	r3, r6, r4
 81093b6:	3b15      	subs	r3, #21
 81093b8:	f023 0303 	bic.w	r3, r3, #3
 81093bc:	3304      	adds	r3, #4
 81093be:	3415      	adds	r4, #21
 81093c0:	42a6      	cmp	r6, r4
 81093c2:	bf38      	it	cc
 81093c4:	2304      	movcc	r3, #4
 81093c6:	441d      	add	r5, r3
 81093c8:	4473      	add	r3, lr
 81093ca:	469e      	mov	lr, r3
 81093cc:	462e      	mov	r6, r5
 81093ce:	4566      	cmp	r6, ip
 81093d0:	d30e      	bcc.n	81093f0 <__mdiff+0xec>
 81093d2:	f10c 0203 	add.w	r2, ip, #3
 81093d6:	1b52      	subs	r2, r2, r5
 81093d8:	f022 0203 	bic.w	r2, r2, #3
 81093dc:	3d03      	subs	r5, #3
 81093de:	45ac      	cmp	ip, r5
 81093e0:	bf38      	it	cc
 81093e2:	2200      	movcc	r2, #0
 81093e4:	441a      	add	r2, r3
 81093e6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 81093ea:	b17b      	cbz	r3, 810940c <__mdiff+0x108>
 81093ec:	6107      	str	r7, [r0, #16]
 81093ee:	e7a3      	b.n	8109338 <__mdiff+0x34>
 81093f0:	f856 8b04 	ldr.w	r8, [r6], #4
 81093f4:	fa11 f288 	uxtah	r2, r1, r8
 81093f8:	1414      	asrs	r4, r2, #16
 81093fa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 81093fe:	b292      	uxth	r2, r2
 8109400:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8109404:	f84e 2b04 	str.w	r2, [lr], #4
 8109408:	1421      	asrs	r1, r4, #16
 810940a:	e7e0      	b.n	81093ce <__mdiff+0xca>
 810940c:	3f01      	subs	r7, #1
 810940e:	e7ea      	b.n	81093e6 <__mdiff+0xe2>
 8109410:	0810a9b0 	.word	0x0810a9b0
 8109414:	0810aa3c 	.word	0x0810aa3c

08109418 <__ulp>:
 8109418:	b082      	sub	sp, #8
 810941a:	ed8d 0b00 	vstr	d0, [sp]
 810941e:	9b01      	ldr	r3, [sp, #4]
 8109420:	4912      	ldr	r1, [pc, #72]	; (810946c <__ulp+0x54>)
 8109422:	4019      	ands	r1, r3
 8109424:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8109428:	2900      	cmp	r1, #0
 810942a:	dd05      	ble.n	8109438 <__ulp+0x20>
 810942c:	2200      	movs	r2, #0
 810942e:	460b      	mov	r3, r1
 8109430:	ec43 2b10 	vmov	d0, r2, r3
 8109434:	b002      	add	sp, #8
 8109436:	4770      	bx	lr
 8109438:	4249      	negs	r1, r1
 810943a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 810943e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8109442:	f04f 0200 	mov.w	r2, #0
 8109446:	f04f 0300 	mov.w	r3, #0
 810944a:	da04      	bge.n	8109456 <__ulp+0x3e>
 810944c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8109450:	fa41 f300 	asr.w	r3, r1, r0
 8109454:	e7ec      	b.n	8109430 <__ulp+0x18>
 8109456:	f1a0 0114 	sub.w	r1, r0, #20
 810945a:	291e      	cmp	r1, #30
 810945c:	bfda      	itte	le
 810945e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8109462:	fa20 f101 	lsrle.w	r1, r0, r1
 8109466:	2101      	movgt	r1, #1
 8109468:	460a      	mov	r2, r1
 810946a:	e7e1      	b.n	8109430 <__ulp+0x18>
 810946c:	7ff00000 	.word	0x7ff00000

08109470 <__b2d>:
 8109470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8109472:	6905      	ldr	r5, [r0, #16]
 8109474:	f100 0714 	add.w	r7, r0, #20
 8109478:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 810947c:	1f2e      	subs	r6, r5, #4
 810947e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8109482:	4620      	mov	r0, r4
 8109484:	f7ff fd48 	bl	8108f18 <__hi0bits>
 8109488:	f1c0 0320 	rsb	r3, r0, #32
 810948c:	280a      	cmp	r0, #10
 810948e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 810950c <__b2d+0x9c>
 8109492:	600b      	str	r3, [r1, #0]
 8109494:	dc14      	bgt.n	81094c0 <__b2d+0x50>
 8109496:	f1c0 0e0b 	rsb	lr, r0, #11
 810949a:	fa24 f10e 	lsr.w	r1, r4, lr
 810949e:	42b7      	cmp	r7, r6
 81094a0:	ea41 030c 	orr.w	r3, r1, ip
 81094a4:	bf34      	ite	cc
 81094a6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 81094aa:	2100      	movcs	r1, #0
 81094ac:	3015      	adds	r0, #21
 81094ae:	fa04 f000 	lsl.w	r0, r4, r0
 81094b2:	fa21 f10e 	lsr.w	r1, r1, lr
 81094b6:	ea40 0201 	orr.w	r2, r0, r1
 81094ba:	ec43 2b10 	vmov	d0, r2, r3
 81094be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 81094c0:	42b7      	cmp	r7, r6
 81094c2:	bf3a      	itte	cc
 81094c4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 81094c8:	f1a5 0608 	subcc.w	r6, r5, #8
 81094cc:	2100      	movcs	r1, #0
 81094ce:	380b      	subs	r0, #11
 81094d0:	d017      	beq.n	8109502 <__b2d+0x92>
 81094d2:	f1c0 0c20 	rsb	ip, r0, #32
 81094d6:	fa04 f500 	lsl.w	r5, r4, r0
 81094da:	42be      	cmp	r6, r7
 81094dc:	fa21 f40c 	lsr.w	r4, r1, ip
 81094e0:	ea45 0504 	orr.w	r5, r5, r4
 81094e4:	bf8c      	ite	hi
 81094e6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 81094ea:	2400      	movls	r4, #0
 81094ec:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 81094f0:	fa01 f000 	lsl.w	r0, r1, r0
 81094f4:	fa24 f40c 	lsr.w	r4, r4, ip
 81094f8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 81094fc:	ea40 0204 	orr.w	r2, r0, r4
 8109500:	e7db      	b.n	81094ba <__b2d+0x4a>
 8109502:	ea44 030c 	orr.w	r3, r4, ip
 8109506:	460a      	mov	r2, r1
 8109508:	e7d7      	b.n	81094ba <__b2d+0x4a>
 810950a:	bf00      	nop
 810950c:	3ff00000 	.word	0x3ff00000

08109510 <__d2b>:
 8109510:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8109514:	4689      	mov	r9, r1
 8109516:	2101      	movs	r1, #1
 8109518:	ec57 6b10 	vmov	r6, r7, d0
 810951c:	4690      	mov	r8, r2
 810951e:	f7ff fc09 	bl	8108d34 <_Balloc>
 8109522:	4604      	mov	r4, r0
 8109524:	b930      	cbnz	r0, 8109534 <__d2b+0x24>
 8109526:	4602      	mov	r2, r0
 8109528:	4b25      	ldr	r3, [pc, #148]	; (81095c0 <__d2b+0xb0>)
 810952a:	4826      	ldr	r0, [pc, #152]	; (81095c4 <__d2b+0xb4>)
 810952c:	f240 310a 	movw	r1, #778	; 0x30a
 8109530:	f000 fb50 	bl	8109bd4 <__assert_func>
 8109534:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8109538:	f3c7 0313 	ubfx	r3, r7, #0, #20
 810953c:	bb35      	cbnz	r5, 810958c <__d2b+0x7c>
 810953e:	2e00      	cmp	r6, #0
 8109540:	9301      	str	r3, [sp, #4]
 8109542:	d028      	beq.n	8109596 <__d2b+0x86>
 8109544:	4668      	mov	r0, sp
 8109546:	9600      	str	r6, [sp, #0]
 8109548:	f7ff fd06 	bl	8108f58 <__lo0bits>
 810954c:	9900      	ldr	r1, [sp, #0]
 810954e:	b300      	cbz	r0, 8109592 <__d2b+0x82>
 8109550:	9a01      	ldr	r2, [sp, #4]
 8109552:	f1c0 0320 	rsb	r3, r0, #32
 8109556:	fa02 f303 	lsl.w	r3, r2, r3
 810955a:	430b      	orrs	r3, r1
 810955c:	40c2      	lsrs	r2, r0
 810955e:	6163      	str	r3, [r4, #20]
 8109560:	9201      	str	r2, [sp, #4]
 8109562:	9b01      	ldr	r3, [sp, #4]
 8109564:	61a3      	str	r3, [r4, #24]
 8109566:	2b00      	cmp	r3, #0
 8109568:	bf14      	ite	ne
 810956a:	2202      	movne	r2, #2
 810956c:	2201      	moveq	r2, #1
 810956e:	6122      	str	r2, [r4, #16]
 8109570:	b1d5      	cbz	r5, 81095a8 <__d2b+0x98>
 8109572:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8109576:	4405      	add	r5, r0
 8109578:	f8c9 5000 	str.w	r5, [r9]
 810957c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8109580:	f8c8 0000 	str.w	r0, [r8]
 8109584:	4620      	mov	r0, r4
 8109586:	b003      	add	sp, #12
 8109588:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810958c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8109590:	e7d5      	b.n	810953e <__d2b+0x2e>
 8109592:	6161      	str	r1, [r4, #20]
 8109594:	e7e5      	b.n	8109562 <__d2b+0x52>
 8109596:	a801      	add	r0, sp, #4
 8109598:	f7ff fcde 	bl	8108f58 <__lo0bits>
 810959c:	9b01      	ldr	r3, [sp, #4]
 810959e:	6163      	str	r3, [r4, #20]
 81095a0:	2201      	movs	r2, #1
 81095a2:	6122      	str	r2, [r4, #16]
 81095a4:	3020      	adds	r0, #32
 81095a6:	e7e3      	b.n	8109570 <__d2b+0x60>
 81095a8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 81095ac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 81095b0:	f8c9 0000 	str.w	r0, [r9]
 81095b4:	6918      	ldr	r0, [r3, #16]
 81095b6:	f7ff fcaf 	bl	8108f18 <__hi0bits>
 81095ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 81095be:	e7df      	b.n	8109580 <__d2b+0x70>
 81095c0:	0810a9b0 	.word	0x0810a9b0
 81095c4:	0810aa3c 	.word	0x0810aa3c

081095c8 <__ratio>:
 81095c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81095cc:	4688      	mov	r8, r1
 81095ce:	4669      	mov	r1, sp
 81095d0:	4681      	mov	r9, r0
 81095d2:	f7ff ff4d 	bl	8109470 <__b2d>
 81095d6:	a901      	add	r1, sp, #4
 81095d8:	4640      	mov	r0, r8
 81095da:	ec55 4b10 	vmov	r4, r5, d0
 81095de:	f7ff ff47 	bl	8109470 <__b2d>
 81095e2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 81095e6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 81095ea:	eba3 0c02 	sub.w	ip, r3, r2
 81095ee:	e9dd 3200 	ldrd	r3, r2, [sp]
 81095f2:	1a9b      	subs	r3, r3, r2
 81095f4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 81095f8:	ec51 0b10 	vmov	r0, r1, d0
 81095fc:	2b00      	cmp	r3, #0
 81095fe:	bfd6      	itet	le
 8109600:	460a      	movle	r2, r1
 8109602:	462a      	movgt	r2, r5
 8109604:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8109608:	468b      	mov	fp, r1
 810960a:	462f      	mov	r7, r5
 810960c:	bfd4      	ite	le
 810960e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8109612:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8109616:	4620      	mov	r0, r4
 8109618:	ee10 2a10 	vmov	r2, s0
 810961c:	465b      	mov	r3, fp
 810961e:	4639      	mov	r1, r7
 8109620:	f7f7 f99c 	bl	810095c <__aeabi_ddiv>
 8109624:	ec41 0b10 	vmov	d0, r0, r1
 8109628:	b003      	add	sp, #12
 810962a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810962e <__copybits>:
 810962e:	3901      	subs	r1, #1
 8109630:	b570      	push	{r4, r5, r6, lr}
 8109632:	1149      	asrs	r1, r1, #5
 8109634:	6914      	ldr	r4, [r2, #16]
 8109636:	3101      	adds	r1, #1
 8109638:	f102 0314 	add.w	r3, r2, #20
 810963c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8109640:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8109644:	1f05      	subs	r5, r0, #4
 8109646:	42a3      	cmp	r3, r4
 8109648:	d30c      	bcc.n	8109664 <__copybits+0x36>
 810964a:	1aa3      	subs	r3, r4, r2
 810964c:	3b11      	subs	r3, #17
 810964e:	f023 0303 	bic.w	r3, r3, #3
 8109652:	3211      	adds	r2, #17
 8109654:	42a2      	cmp	r2, r4
 8109656:	bf88      	it	hi
 8109658:	2300      	movhi	r3, #0
 810965a:	4418      	add	r0, r3
 810965c:	2300      	movs	r3, #0
 810965e:	4288      	cmp	r0, r1
 8109660:	d305      	bcc.n	810966e <__copybits+0x40>
 8109662:	bd70      	pop	{r4, r5, r6, pc}
 8109664:	f853 6b04 	ldr.w	r6, [r3], #4
 8109668:	f845 6f04 	str.w	r6, [r5, #4]!
 810966c:	e7eb      	b.n	8109646 <__copybits+0x18>
 810966e:	f840 3b04 	str.w	r3, [r0], #4
 8109672:	e7f4      	b.n	810965e <__copybits+0x30>

08109674 <__any_on>:
 8109674:	f100 0214 	add.w	r2, r0, #20
 8109678:	6900      	ldr	r0, [r0, #16]
 810967a:	114b      	asrs	r3, r1, #5
 810967c:	4298      	cmp	r0, r3
 810967e:	b510      	push	{r4, lr}
 8109680:	db11      	blt.n	81096a6 <__any_on+0x32>
 8109682:	dd0a      	ble.n	810969a <__any_on+0x26>
 8109684:	f011 011f 	ands.w	r1, r1, #31
 8109688:	d007      	beq.n	810969a <__any_on+0x26>
 810968a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 810968e:	fa24 f001 	lsr.w	r0, r4, r1
 8109692:	fa00 f101 	lsl.w	r1, r0, r1
 8109696:	428c      	cmp	r4, r1
 8109698:	d10b      	bne.n	81096b2 <__any_on+0x3e>
 810969a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 810969e:	4293      	cmp	r3, r2
 81096a0:	d803      	bhi.n	81096aa <__any_on+0x36>
 81096a2:	2000      	movs	r0, #0
 81096a4:	bd10      	pop	{r4, pc}
 81096a6:	4603      	mov	r3, r0
 81096a8:	e7f7      	b.n	810969a <__any_on+0x26>
 81096aa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 81096ae:	2900      	cmp	r1, #0
 81096b0:	d0f5      	beq.n	810969e <__any_on+0x2a>
 81096b2:	2001      	movs	r0, #1
 81096b4:	e7f6      	b.n	81096a4 <__any_on+0x30>

081096b6 <_calloc_r>:
 81096b6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 81096b8:	fba1 2402 	umull	r2, r4, r1, r2
 81096bc:	b94c      	cbnz	r4, 81096d2 <_calloc_r+0x1c>
 81096be:	4611      	mov	r1, r2
 81096c0:	9201      	str	r2, [sp, #4]
 81096c2:	f000 f87b 	bl	81097bc <_malloc_r>
 81096c6:	9a01      	ldr	r2, [sp, #4]
 81096c8:	4605      	mov	r5, r0
 81096ca:	b930      	cbnz	r0, 81096da <_calloc_r+0x24>
 81096cc:	4628      	mov	r0, r5
 81096ce:	b003      	add	sp, #12
 81096d0:	bd30      	pop	{r4, r5, pc}
 81096d2:	220c      	movs	r2, #12
 81096d4:	6002      	str	r2, [r0, #0]
 81096d6:	2500      	movs	r5, #0
 81096d8:	e7f8      	b.n	81096cc <_calloc_r+0x16>
 81096da:	4621      	mov	r1, r4
 81096dc:	f7fc fbbe 	bl	8105e5c <memset>
 81096e0:	e7f4      	b.n	81096cc <_calloc_r+0x16>
	...

081096e4 <_free_r>:
 81096e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 81096e6:	2900      	cmp	r1, #0
 81096e8:	d044      	beq.n	8109774 <_free_r+0x90>
 81096ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 81096ee:	9001      	str	r0, [sp, #4]
 81096f0:	2b00      	cmp	r3, #0
 81096f2:	f1a1 0404 	sub.w	r4, r1, #4
 81096f6:	bfb8      	it	lt
 81096f8:	18e4      	addlt	r4, r4, r3
 81096fa:	f000 fab5 	bl	8109c68 <__malloc_lock>
 81096fe:	4a1e      	ldr	r2, [pc, #120]	; (8109778 <_free_r+0x94>)
 8109700:	9801      	ldr	r0, [sp, #4]
 8109702:	6813      	ldr	r3, [r2, #0]
 8109704:	b933      	cbnz	r3, 8109714 <_free_r+0x30>
 8109706:	6063      	str	r3, [r4, #4]
 8109708:	6014      	str	r4, [r2, #0]
 810970a:	b003      	add	sp, #12
 810970c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8109710:	f000 bab0 	b.w	8109c74 <__malloc_unlock>
 8109714:	42a3      	cmp	r3, r4
 8109716:	d908      	bls.n	810972a <_free_r+0x46>
 8109718:	6825      	ldr	r5, [r4, #0]
 810971a:	1961      	adds	r1, r4, r5
 810971c:	428b      	cmp	r3, r1
 810971e:	bf01      	itttt	eq
 8109720:	6819      	ldreq	r1, [r3, #0]
 8109722:	685b      	ldreq	r3, [r3, #4]
 8109724:	1949      	addeq	r1, r1, r5
 8109726:	6021      	streq	r1, [r4, #0]
 8109728:	e7ed      	b.n	8109706 <_free_r+0x22>
 810972a:	461a      	mov	r2, r3
 810972c:	685b      	ldr	r3, [r3, #4]
 810972e:	b10b      	cbz	r3, 8109734 <_free_r+0x50>
 8109730:	42a3      	cmp	r3, r4
 8109732:	d9fa      	bls.n	810972a <_free_r+0x46>
 8109734:	6811      	ldr	r1, [r2, #0]
 8109736:	1855      	adds	r5, r2, r1
 8109738:	42a5      	cmp	r5, r4
 810973a:	d10b      	bne.n	8109754 <_free_r+0x70>
 810973c:	6824      	ldr	r4, [r4, #0]
 810973e:	4421      	add	r1, r4
 8109740:	1854      	adds	r4, r2, r1
 8109742:	42a3      	cmp	r3, r4
 8109744:	6011      	str	r1, [r2, #0]
 8109746:	d1e0      	bne.n	810970a <_free_r+0x26>
 8109748:	681c      	ldr	r4, [r3, #0]
 810974a:	685b      	ldr	r3, [r3, #4]
 810974c:	6053      	str	r3, [r2, #4]
 810974e:	4421      	add	r1, r4
 8109750:	6011      	str	r1, [r2, #0]
 8109752:	e7da      	b.n	810970a <_free_r+0x26>
 8109754:	d902      	bls.n	810975c <_free_r+0x78>
 8109756:	230c      	movs	r3, #12
 8109758:	6003      	str	r3, [r0, #0]
 810975a:	e7d6      	b.n	810970a <_free_r+0x26>
 810975c:	6825      	ldr	r5, [r4, #0]
 810975e:	1961      	adds	r1, r4, r5
 8109760:	428b      	cmp	r3, r1
 8109762:	bf04      	itt	eq
 8109764:	6819      	ldreq	r1, [r3, #0]
 8109766:	685b      	ldreq	r3, [r3, #4]
 8109768:	6063      	str	r3, [r4, #4]
 810976a:	bf04      	itt	eq
 810976c:	1949      	addeq	r1, r1, r5
 810976e:	6021      	streq	r1, [r4, #0]
 8109770:	6054      	str	r4, [r2, #4]
 8109772:	e7ca      	b.n	810970a <_free_r+0x26>
 8109774:	b003      	add	sp, #12
 8109776:	bd30      	pop	{r4, r5, pc}
 8109778:	100002e4 	.word	0x100002e4

0810977c <sbrk_aligned>:
 810977c:	b570      	push	{r4, r5, r6, lr}
 810977e:	4e0e      	ldr	r6, [pc, #56]	; (81097b8 <sbrk_aligned+0x3c>)
 8109780:	460c      	mov	r4, r1
 8109782:	6831      	ldr	r1, [r6, #0]
 8109784:	4605      	mov	r5, r0
 8109786:	b911      	cbnz	r1, 810978e <sbrk_aligned+0x12>
 8109788:	f000 f9f2 	bl	8109b70 <_sbrk_r>
 810978c:	6030      	str	r0, [r6, #0]
 810978e:	4621      	mov	r1, r4
 8109790:	4628      	mov	r0, r5
 8109792:	f000 f9ed 	bl	8109b70 <_sbrk_r>
 8109796:	1c43      	adds	r3, r0, #1
 8109798:	d00a      	beq.n	81097b0 <sbrk_aligned+0x34>
 810979a:	1cc4      	adds	r4, r0, #3
 810979c:	f024 0403 	bic.w	r4, r4, #3
 81097a0:	42a0      	cmp	r0, r4
 81097a2:	d007      	beq.n	81097b4 <sbrk_aligned+0x38>
 81097a4:	1a21      	subs	r1, r4, r0
 81097a6:	4628      	mov	r0, r5
 81097a8:	f000 f9e2 	bl	8109b70 <_sbrk_r>
 81097ac:	3001      	adds	r0, #1
 81097ae:	d101      	bne.n	81097b4 <sbrk_aligned+0x38>
 81097b0:	f04f 34ff 	mov.w	r4, #4294967295
 81097b4:	4620      	mov	r0, r4
 81097b6:	bd70      	pop	{r4, r5, r6, pc}
 81097b8:	100002e8 	.word	0x100002e8

081097bc <_malloc_r>:
 81097bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 81097c0:	1ccd      	adds	r5, r1, #3
 81097c2:	f025 0503 	bic.w	r5, r5, #3
 81097c6:	3508      	adds	r5, #8
 81097c8:	2d0c      	cmp	r5, #12
 81097ca:	bf38      	it	cc
 81097cc:	250c      	movcc	r5, #12
 81097ce:	2d00      	cmp	r5, #0
 81097d0:	4607      	mov	r7, r0
 81097d2:	db01      	blt.n	81097d8 <_malloc_r+0x1c>
 81097d4:	42a9      	cmp	r1, r5
 81097d6:	d905      	bls.n	81097e4 <_malloc_r+0x28>
 81097d8:	230c      	movs	r3, #12
 81097da:	603b      	str	r3, [r7, #0]
 81097dc:	2600      	movs	r6, #0
 81097de:	4630      	mov	r0, r6
 81097e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 81097e4:	4e2e      	ldr	r6, [pc, #184]	; (81098a0 <_malloc_r+0xe4>)
 81097e6:	f000 fa3f 	bl	8109c68 <__malloc_lock>
 81097ea:	6833      	ldr	r3, [r6, #0]
 81097ec:	461c      	mov	r4, r3
 81097ee:	bb34      	cbnz	r4, 810983e <_malloc_r+0x82>
 81097f0:	4629      	mov	r1, r5
 81097f2:	4638      	mov	r0, r7
 81097f4:	f7ff ffc2 	bl	810977c <sbrk_aligned>
 81097f8:	1c43      	adds	r3, r0, #1
 81097fa:	4604      	mov	r4, r0
 81097fc:	d14d      	bne.n	810989a <_malloc_r+0xde>
 81097fe:	6834      	ldr	r4, [r6, #0]
 8109800:	4626      	mov	r6, r4
 8109802:	2e00      	cmp	r6, #0
 8109804:	d140      	bne.n	8109888 <_malloc_r+0xcc>
 8109806:	6823      	ldr	r3, [r4, #0]
 8109808:	4631      	mov	r1, r6
 810980a:	4638      	mov	r0, r7
 810980c:	eb04 0803 	add.w	r8, r4, r3
 8109810:	f000 f9ae 	bl	8109b70 <_sbrk_r>
 8109814:	4580      	cmp	r8, r0
 8109816:	d13a      	bne.n	810988e <_malloc_r+0xd2>
 8109818:	6821      	ldr	r1, [r4, #0]
 810981a:	3503      	adds	r5, #3
 810981c:	1a6d      	subs	r5, r5, r1
 810981e:	f025 0503 	bic.w	r5, r5, #3
 8109822:	3508      	adds	r5, #8
 8109824:	2d0c      	cmp	r5, #12
 8109826:	bf38      	it	cc
 8109828:	250c      	movcc	r5, #12
 810982a:	4629      	mov	r1, r5
 810982c:	4638      	mov	r0, r7
 810982e:	f7ff ffa5 	bl	810977c <sbrk_aligned>
 8109832:	3001      	adds	r0, #1
 8109834:	d02b      	beq.n	810988e <_malloc_r+0xd2>
 8109836:	6823      	ldr	r3, [r4, #0]
 8109838:	442b      	add	r3, r5
 810983a:	6023      	str	r3, [r4, #0]
 810983c:	e00e      	b.n	810985c <_malloc_r+0xa0>
 810983e:	6822      	ldr	r2, [r4, #0]
 8109840:	1b52      	subs	r2, r2, r5
 8109842:	d41e      	bmi.n	8109882 <_malloc_r+0xc6>
 8109844:	2a0b      	cmp	r2, #11
 8109846:	d916      	bls.n	8109876 <_malloc_r+0xba>
 8109848:	1961      	adds	r1, r4, r5
 810984a:	42a3      	cmp	r3, r4
 810984c:	6025      	str	r5, [r4, #0]
 810984e:	bf18      	it	ne
 8109850:	6059      	strne	r1, [r3, #4]
 8109852:	6863      	ldr	r3, [r4, #4]
 8109854:	bf08      	it	eq
 8109856:	6031      	streq	r1, [r6, #0]
 8109858:	5162      	str	r2, [r4, r5]
 810985a:	604b      	str	r3, [r1, #4]
 810985c:	4638      	mov	r0, r7
 810985e:	f104 060b 	add.w	r6, r4, #11
 8109862:	f000 fa07 	bl	8109c74 <__malloc_unlock>
 8109866:	f026 0607 	bic.w	r6, r6, #7
 810986a:	1d23      	adds	r3, r4, #4
 810986c:	1af2      	subs	r2, r6, r3
 810986e:	d0b6      	beq.n	81097de <_malloc_r+0x22>
 8109870:	1b9b      	subs	r3, r3, r6
 8109872:	50a3      	str	r3, [r4, r2]
 8109874:	e7b3      	b.n	81097de <_malloc_r+0x22>
 8109876:	6862      	ldr	r2, [r4, #4]
 8109878:	42a3      	cmp	r3, r4
 810987a:	bf0c      	ite	eq
 810987c:	6032      	streq	r2, [r6, #0]
 810987e:	605a      	strne	r2, [r3, #4]
 8109880:	e7ec      	b.n	810985c <_malloc_r+0xa0>
 8109882:	4623      	mov	r3, r4
 8109884:	6864      	ldr	r4, [r4, #4]
 8109886:	e7b2      	b.n	81097ee <_malloc_r+0x32>
 8109888:	4634      	mov	r4, r6
 810988a:	6876      	ldr	r6, [r6, #4]
 810988c:	e7b9      	b.n	8109802 <_malloc_r+0x46>
 810988e:	230c      	movs	r3, #12
 8109890:	603b      	str	r3, [r7, #0]
 8109892:	4638      	mov	r0, r7
 8109894:	f000 f9ee 	bl	8109c74 <__malloc_unlock>
 8109898:	e7a1      	b.n	81097de <_malloc_r+0x22>
 810989a:	6025      	str	r5, [r4, #0]
 810989c:	e7de      	b.n	810985c <_malloc_r+0xa0>
 810989e:	bf00      	nop
 81098a0:	100002e4 	.word	0x100002e4

081098a4 <__ssputs_r>:
 81098a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 81098a8:	688e      	ldr	r6, [r1, #8]
 81098aa:	429e      	cmp	r6, r3
 81098ac:	4682      	mov	sl, r0
 81098ae:	460c      	mov	r4, r1
 81098b0:	4690      	mov	r8, r2
 81098b2:	461f      	mov	r7, r3
 81098b4:	d838      	bhi.n	8109928 <__ssputs_r+0x84>
 81098b6:	898a      	ldrh	r2, [r1, #12]
 81098b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 81098bc:	d032      	beq.n	8109924 <__ssputs_r+0x80>
 81098be:	6825      	ldr	r5, [r4, #0]
 81098c0:	6909      	ldr	r1, [r1, #16]
 81098c2:	eba5 0901 	sub.w	r9, r5, r1
 81098c6:	6965      	ldr	r5, [r4, #20]
 81098c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 81098cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 81098d0:	3301      	adds	r3, #1
 81098d2:	444b      	add	r3, r9
 81098d4:	106d      	asrs	r5, r5, #1
 81098d6:	429d      	cmp	r5, r3
 81098d8:	bf38      	it	cc
 81098da:	461d      	movcc	r5, r3
 81098dc:	0553      	lsls	r3, r2, #21
 81098de:	d531      	bpl.n	8109944 <__ssputs_r+0xa0>
 81098e0:	4629      	mov	r1, r5
 81098e2:	f7ff ff6b 	bl	81097bc <_malloc_r>
 81098e6:	4606      	mov	r6, r0
 81098e8:	b950      	cbnz	r0, 8109900 <__ssputs_r+0x5c>
 81098ea:	230c      	movs	r3, #12
 81098ec:	f8ca 3000 	str.w	r3, [sl]
 81098f0:	89a3      	ldrh	r3, [r4, #12]
 81098f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 81098f6:	81a3      	strh	r3, [r4, #12]
 81098f8:	f04f 30ff 	mov.w	r0, #4294967295
 81098fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8109900:	6921      	ldr	r1, [r4, #16]
 8109902:	464a      	mov	r2, r9
 8109904:	f7ff fa08 	bl	8108d18 <memcpy>
 8109908:	89a3      	ldrh	r3, [r4, #12]
 810990a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 810990e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8109912:	81a3      	strh	r3, [r4, #12]
 8109914:	6126      	str	r6, [r4, #16]
 8109916:	6165      	str	r5, [r4, #20]
 8109918:	444e      	add	r6, r9
 810991a:	eba5 0509 	sub.w	r5, r5, r9
 810991e:	6026      	str	r6, [r4, #0]
 8109920:	60a5      	str	r5, [r4, #8]
 8109922:	463e      	mov	r6, r7
 8109924:	42be      	cmp	r6, r7
 8109926:	d900      	bls.n	810992a <__ssputs_r+0x86>
 8109928:	463e      	mov	r6, r7
 810992a:	6820      	ldr	r0, [r4, #0]
 810992c:	4632      	mov	r2, r6
 810992e:	4641      	mov	r1, r8
 8109930:	f000 f980 	bl	8109c34 <memmove>
 8109934:	68a3      	ldr	r3, [r4, #8]
 8109936:	1b9b      	subs	r3, r3, r6
 8109938:	60a3      	str	r3, [r4, #8]
 810993a:	6823      	ldr	r3, [r4, #0]
 810993c:	4433      	add	r3, r6
 810993e:	6023      	str	r3, [r4, #0]
 8109940:	2000      	movs	r0, #0
 8109942:	e7db      	b.n	81098fc <__ssputs_r+0x58>
 8109944:	462a      	mov	r2, r5
 8109946:	f000 f99b 	bl	8109c80 <_realloc_r>
 810994a:	4606      	mov	r6, r0
 810994c:	2800      	cmp	r0, #0
 810994e:	d1e1      	bne.n	8109914 <__ssputs_r+0x70>
 8109950:	6921      	ldr	r1, [r4, #16]
 8109952:	4650      	mov	r0, sl
 8109954:	f7ff fec6 	bl	81096e4 <_free_r>
 8109958:	e7c7      	b.n	81098ea <__ssputs_r+0x46>
	...

0810995c <_svfiprintf_r>:
 810995c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109960:	4698      	mov	r8, r3
 8109962:	898b      	ldrh	r3, [r1, #12]
 8109964:	061b      	lsls	r3, r3, #24
 8109966:	b09d      	sub	sp, #116	; 0x74
 8109968:	4607      	mov	r7, r0
 810996a:	460d      	mov	r5, r1
 810996c:	4614      	mov	r4, r2
 810996e:	d50e      	bpl.n	810998e <_svfiprintf_r+0x32>
 8109970:	690b      	ldr	r3, [r1, #16]
 8109972:	b963      	cbnz	r3, 810998e <_svfiprintf_r+0x32>
 8109974:	2140      	movs	r1, #64	; 0x40
 8109976:	f7ff ff21 	bl	81097bc <_malloc_r>
 810997a:	6028      	str	r0, [r5, #0]
 810997c:	6128      	str	r0, [r5, #16]
 810997e:	b920      	cbnz	r0, 810998a <_svfiprintf_r+0x2e>
 8109980:	230c      	movs	r3, #12
 8109982:	603b      	str	r3, [r7, #0]
 8109984:	f04f 30ff 	mov.w	r0, #4294967295
 8109988:	e0d1      	b.n	8109b2e <_svfiprintf_r+0x1d2>
 810998a:	2340      	movs	r3, #64	; 0x40
 810998c:	616b      	str	r3, [r5, #20]
 810998e:	2300      	movs	r3, #0
 8109990:	9309      	str	r3, [sp, #36]	; 0x24
 8109992:	2320      	movs	r3, #32
 8109994:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8109998:	f8cd 800c 	str.w	r8, [sp, #12]
 810999c:	2330      	movs	r3, #48	; 0x30
 810999e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8109b48 <_svfiprintf_r+0x1ec>
 81099a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 81099a6:	f04f 0901 	mov.w	r9, #1
 81099aa:	4623      	mov	r3, r4
 81099ac:	469a      	mov	sl, r3
 81099ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 81099b2:	b10a      	cbz	r2, 81099b8 <_svfiprintf_r+0x5c>
 81099b4:	2a25      	cmp	r2, #37	; 0x25
 81099b6:	d1f9      	bne.n	81099ac <_svfiprintf_r+0x50>
 81099b8:	ebba 0b04 	subs.w	fp, sl, r4
 81099bc:	d00b      	beq.n	81099d6 <_svfiprintf_r+0x7a>
 81099be:	465b      	mov	r3, fp
 81099c0:	4622      	mov	r2, r4
 81099c2:	4629      	mov	r1, r5
 81099c4:	4638      	mov	r0, r7
 81099c6:	f7ff ff6d 	bl	81098a4 <__ssputs_r>
 81099ca:	3001      	adds	r0, #1
 81099cc:	f000 80aa 	beq.w	8109b24 <_svfiprintf_r+0x1c8>
 81099d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 81099d2:	445a      	add	r2, fp
 81099d4:	9209      	str	r2, [sp, #36]	; 0x24
 81099d6:	f89a 3000 	ldrb.w	r3, [sl]
 81099da:	2b00      	cmp	r3, #0
 81099dc:	f000 80a2 	beq.w	8109b24 <_svfiprintf_r+0x1c8>
 81099e0:	2300      	movs	r3, #0
 81099e2:	f04f 32ff 	mov.w	r2, #4294967295
 81099e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 81099ea:	f10a 0a01 	add.w	sl, sl, #1
 81099ee:	9304      	str	r3, [sp, #16]
 81099f0:	9307      	str	r3, [sp, #28]
 81099f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 81099f6:	931a      	str	r3, [sp, #104]	; 0x68
 81099f8:	4654      	mov	r4, sl
 81099fa:	2205      	movs	r2, #5
 81099fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8109a00:	4851      	ldr	r0, [pc, #324]	; (8109b48 <_svfiprintf_r+0x1ec>)
 8109a02:	f7f6 fc75 	bl	81002f0 <memchr>
 8109a06:	9a04      	ldr	r2, [sp, #16]
 8109a08:	b9d8      	cbnz	r0, 8109a42 <_svfiprintf_r+0xe6>
 8109a0a:	06d0      	lsls	r0, r2, #27
 8109a0c:	bf44      	itt	mi
 8109a0e:	2320      	movmi	r3, #32
 8109a10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8109a14:	0711      	lsls	r1, r2, #28
 8109a16:	bf44      	itt	mi
 8109a18:	232b      	movmi	r3, #43	; 0x2b
 8109a1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8109a1e:	f89a 3000 	ldrb.w	r3, [sl]
 8109a22:	2b2a      	cmp	r3, #42	; 0x2a
 8109a24:	d015      	beq.n	8109a52 <_svfiprintf_r+0xf6>
 8109a26:	9a07      	ldr	r2, [sp, #28]
 8109a28:	4654      	mov	r4, sl
 8109a2a:	2000      	movs	r0, #0
 8109a2c:	f04f 0c0a 	mov.w	ip, #10
 8109a30:	4621      	mov	r1, r4
 8109a32:	f811 3b01 	ldrb.w	r3, [r1], #1
 8109a36:	3b30      	subs	r3, #48	; 0x30
 8109a38:	2b09      	cmp	r3, #9
 8109a3a:	d94e      	bls.n	8109ada <_svfiprintf_r+0x17e>
 8109a3c:	b1b0      	cbz	r0, 8109a6c <_svfiprintf_r+0x110>
 8109a3e:	9207      	str	r2, [sp, #28]
 8109a40:	e014      	b.n	8109a6c <_svfiprintf_r+0x110>
 8109a42:	eba0 0308 	sub.w	r3, r0, r8
 8109a46:	fa09 f303 	lsl.w	r3, r9, r3
 8109a4a:	4313      	orrs	r3, r2
 8109a4c:	9304      	str	r3, [sp, #16]
 8109a4e:	46a2      	mov	sl, r4
 8109a50:	e7d2      	b.n	81099f8 <_svfiprintf_r+0x9c>
 8109a52:	9b03      	ldr	r3, [sp, #12]
 8109a54:	1d19      	adds	r1, r3, #4
 8109a56:	681b      	ldr	r3, [r3, #0]
 8109a58:	9103      	str	r1, [sp, #12]
 8109a5a:	2b00      	cmp	r3, #0
 8109a5c:	bfbb      	ittet	lt
 8109a5e:	425b      	neglt	r3, r3
 8109a60:	f042 0202 	orrlt.w	r2, r2, #2
 8109a64:	9307      	strge	r3, [sp, #28]
 8109a66:	9307      	strlt	r3, [sp, #28]
 8109a68:	bfb8      	it	lt
 8109a6a:	9204      	strlt	r2, [sp, #16]
 8109a6c:	7823      	ldrb	r3, [r4, #0]
 8109a6e:	2b2e      	cmp	r3, #46	; 0x2e
 8109a70:	d10c      	bne.n	8109a8c <_svfiprintf_r+0x130>
 8109a72:	7863      	ldrb	r3, [r4, #1]
 8109a74:	2b2a      	cmp	r3, #42	; 0x2a
 8109a76:	d135      	bne.n	8109ae4 <_svfiprintf_r+0x188>
 8109a78:	9b03      	ldr	r3, [sp, #12]
 8109a7a:	1d1a      	adds	r2, r3, #4
 8109a7c:	681b      	ldr	r3, [r3, #0]
 8109a7e:	9203      	str	r2, [sp, #12]
 8109a80:	2b00      	cmp	r3, #0
 8109a82:	bfb8      	it	lt
 8109a84:	f04f 33ff 	movlt.w	r3, #4294967295
 8109a88:	3402      	adds	r4, #2
 8109a8a:	9305      	str	r3, [sp, #20]
 8109a8c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8109b58 <_svfiprintf_r+0x1fc>
 8109a90:	7821      	ldrb	r1, [r4, #0]
 8109a92:	2203      	movs	r2, #3
 8109a94:	4650      	mov	r0, sl
 8109a96:	f7f6 fc2b 	bl	81002f0 <memchr>
 8109a9a:	b140      	cbz	r0, 8109aae <_svfiprintf_r+0x152>
 8109a9c:	2340      	movs	r3, #64	; 0x40
 8109a9e:	eba0 000a 	sub.w	r0, r0, sl
 8109aa2:	fa03 f000 	lsl.w	r0, r3, r0
 8109aa6:	9b04      	ldr	r3, [sp, #16]
 8109aa8:	4303      	orrs	r3, r0
 8109aaa:	3401      	adds	r4, #1
 8109aac:	9304      	str	r3, [sp, #16]
 8109aae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8109ab2:	4826      	ldr	r0, [pc, #152]	; (8109b4c <_svfiprintf_r+0x1f0>)
 8109ab4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8109ab8:	2206      	movs	r2, #6
 8109aba:	f7f6 fc19 	bl	81002f0 <memchr>
 8109abe:	2800      	cmp	r0, #0
 8109ac0:	d038      	beq.n	8109b34 <_svfiprintf_r+0x1d8>
 8109ac2:	4b23      	ldr	r3, [pc, #140]	; (8109b50 <_svfiprintf_r+0x1f4>)
 8109ac4:	bb1b      	cbnz	r3, 8109b0e <_svfiprintf_r+0x1b2>
 8109ac6:	9b03      	ldr	r3, [sp, #12]
 8109ac8:	3307      	adds	r3, #7
 8109aca:	f023 0307 	bic.w	r3, r3, #7
 8109ace:	3308      	adds	r3, #8
 8109ad0:	9303      	str	r3, [sp, #12]
 8109ad2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109ad4:	4433      	add	r3, r6
 8109ad6:	9309      	str	r3, [sp, #36]	; 0x24
 8109ad8:	e767      	b.n	81099aa <_svfiprintf_r+0x4e>
 8109ada:	fb0c 3202 	mla	r2, ip, r2, r3
 8109ade:	460c      	mov	r4, r1
 8109ae0:	2001      	movs	r0, #1
 8109ae2:	e7a5      	b.n	8109a30 <_svfiprintf_r+0xd4>
 8109ae4:	2300      	movs	r3, #0
 8109ae6:	3401      	adds	r4, #1
 8109ae8:	9305      	str	r3, [sp, #20]
 8109aea:	4619      	mov	r1, r3
 8109aec:	f04f 0c0a 	mov.w	ip, #10
 8109af0:	4620      	mov	r0, r4
 8109af2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8109af6:	3a30      	subs	r2, #48	; 0x30
 8109af8:	2a09      	cmp	r2, #9
 8109afa:	d903      	bls.n	8109b04 <_svfiprintf_r+0x1a8>
 8109afc:	2b00      	cmp	r3, #0
 8109afe:	d0c5      	beq.n	8109a8c <_svfiprintf_r+0x130>
 8109b00:	9105      	str	r1, [sp, #20]
 8109b02:	e7c3      	b.n	8109a8c <_svfiprintf_r+0x130>
 8109b04:	fb0c 2101 	mla	r1, ip, r1, r2
 8109b08:	4604      	mov	r4, r0
 8109b0a:	2301      	movs	r3, #1
 8109b0c:	e7f0      	b.n	8109af0 <_svfiprintf_r+0x194>
 8109b0e:	ab03      	add	r3, sp, #12
 8109b10:	9300      	str	r3, [sp, #0]
 8109b12:	462a      	mov	r2, r5
 8109b14:	4b0f      	ldr	r3, [pc, #60]	; (8109b54 <_svfiprintf_r+0x1f8>)
 8109b16:	a904      	add	r1, sp, #16
 8109b18:	4638      	mov	r0, r7
 8109b1a:	f7fc fa47 	bl	8105fac <_printf_float>
 8109b1e:	1c42      	adds	r2, r0, #1
 8109b20:	4606      	mov	r6, r0
 8109b22:	d1d6      	bne.n	8109ad2 <_svfiprintf_r+0x176>
 8109b24:	89ab      	ldrh	r3, [r5, #12]
 8109b26:	065b      	lsls	r3, r3, #25
 8109b28:	f53f af2c 	bmi.w	8109984 <_svfiprintf_r+0x28>
 8109b2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8109b2e:	b01d      	add	sp, #116	; 0x74
 8109b30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109b34:	ab03      	add	r3, sp, #12
 8109b36:	9300      	str	r3, [sp, #0]
 8109b38:	462a      	mov	r2, r5
 8109b3a:	4b06      	ldr	r3, [pc, #24]	; (8109b54 <_svfiprintf_r+0x1f8>)
 8109b3c:	a904      	add	r1, sp, #16
 8109b3e:	4638      	mov	r0, r7
 8109b40:	f7fc fcd8 	bl	81064f4 <_printf_i>
 8109b44:	e7eb      	b.n	8109b1e <_svfiprintf_r+0x1c2>
 8109b46:	bf00      	nop
 8109b48:	0810ab94 	.word	0x0810ab94
 8109b4c:	0810ab9e 	.word	0x0810ab9e
 8109b50:	08105fad 	.word	0x08105fad
 8109b54:	081098a5 	.word	0x081098a5
 8109b58:	0810ab9a 	.word	0x0810ab9a
 8109b5c:	00000000 	.word	0x00000000

08109b60 <nan>:
 8109b60:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8109b68 <nan+0x8>
 8109b64:	4770      	bx	lr
 8109b66:	bf00      	nop
 8109b68:	00000000 	.word	0x00000000
 8109b6c:	7ff80000 	.word	0x7ff80000

08109b70 <_sbrk_r>:
 8109b70:	b538      	push	{r3, r4, r5, lr}
 8109b72:	4d06      	ldr	r5, [pc, #24]	; (8109b8c <_sbrk_r+0x1c>)
 8109b74:	2300      	movs	r3, #0
 8109b76:	4604      	mov	r4, r0
 8109b78:	4608      	mov	r0, r1
 8109b7a:	602b      	str	r3, [r5, #0]
 8109b7c:	f7f7 fe16 	bl	81017ac <_sbrk>
 8109b80:	1c43      	adds	r3, r0, #1
 8109b82:	d102      	bne.n	8109b8a <_sbrk_r+0x1a>
 8109b84:	682b      	ldr	r3, [r5, #0]
 8109b86:	b103      	cbz	r3, 8109b8a <_sbrk_r+0x1a>
 8109b88:	6023      	str	r3, [r4, #0]
 8109b8a:	bd38      	pop	{r3, r4, r5, pc}
 8109b8c:	100002ec 	.word	0x100002ec

08109b90 <strncmp>:
 8109b90:	b510      	push	{r4, lr}
 8109b92:	b17a      	cbz	r2, 8109bb4 <strncmp+0x24>
 8109b94:	4603      	mov	r3, r0
 8109b96:	3901      	subs	r1, #1
 8109b98:	1884      	adds	r4, r0, r2
 8109b9a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8109b9e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8109ba2:	4290      	cmp	r0, r2
 8109ba4:	d101      	bne.n	8109baa <strncmp+0x1a>
 8109ba6:	42a3      	cmp	r3, r4
 8109ba8:	d101      	bne.n	8109bae <strncmp+0x1e>
 8109baa:	1a80      	subs	r0, r0, r2
 8109bac:	bd10      	pop	{r4, pc}
 8109bae:	2800      	cmp	r0, #0
 8109bb0:	d1f3      	bne.n	8109b9a <strncmp+0xa>
 8109bb2:	e7fa      	b.n	8109baa <strncmp+0x1a>
 8109bb4:	4610      	mov	r0, r2
 8109bb6:	e7f9      	b.n	8109bac <strncmp+0x1c>

08109bb8 <__ascii_wctomb>:
 8109bb8:	b149      	cbz	r1, 8109bce <__ascii_wctomb+0x16>
 8109bba:	2aff      	cmp	r2, #255	; 0xff
 8109bbc:	bf85      	ittet	hi
 8109bbe:	238a      	movhi	r3, #138	; 0x8a
 8109bc0:	6003      	strhi	r3, [r0, #0]
 8109bc2:	700a      	strbls	r2, [r1, #0]
 8109bc4:	f04f 30ff 	movhi.w	r0, #4294967295
 8109bc8:	bf98      	it	ls
 8109bca:	2001      	movls	r0, #1
 8109bcc:	4770      	bx	lr
 8109bce:	4608      	mov	r0, r1
 8109bd0:	4770      	bx	lr
	...

08109bd4 <__assert_func>:
 8109bd4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8109bd6:	4614      	mov	r4, r2
 8109bd8:	461a      	mov	r2, r3
 8109bda:	4b09      	ldr	r3, [pc, #36]	; (8109c00 <__assert_func+0x2c>)
 8109bdc:	681b      	ldr	r3, [r3, #0]
 8109bde:	4605      	mov	r5, r0
 8109be0:	68d8      	ldr	r0, [r3, #12]
 8109be2:	b14c      	cbz	r4, 8109bf8 <__assert_func+0x24>
 8109be4:	4b07      	ldr	r3, [pc, #28]	; (8109c04 <__assert_func+0x30>)
 8109be6:	9100      	str	r1, [sp, #0]
 8109be8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8109bec:	4906      	ldr	r1, [pc, #24]	; (8109c08 <__assert_func+0x34>)
 8109bee:	462b      	mov	r3, r5
 8109bf0:	f000 f80e 	bl	8109c10 <fiprintf>
 8109bf4:	f000 fa8c 	bl	810a110 <abort>
 8109bf8:	4b04      	ldr	r3, [pc, #16]	; (8109c0c <__assert_func+0x38>)
 8109bfa:	461c      	mov	r4, r3
 8109bfc:	e7f3      	b.n	8109be6 <__assert_func+0x12>
 8109bfe:	bf00      	nop
 8109c00:	10000010 	.word	0x10000010
 8109c04:	0810aba5 	.word	0x0810aba5
 8109c08:	0810abb2 	.word	0x0810abb2
 8109c0c:	0810abe0 	.word	0x0810abe0

08109c10 <fiprintf>:
 8109c10:	b40e      	push	{r1, r2, r3}
 8109c12:	b503      	push	{r0, r1, lr}
 8109c14:	4601      	mov	r1, r0
 8109c16:	ab03      	add	r3, sp, #12
 8109c18:	4805      	ldr	r0, [pc, #20]	; (8109c30 <fiprintf+0x20>)
 8109c1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8109c1e:	6800      	ldr	r0, [r0, #0]
 8109c20:	9301      	str	r3, [sp, #4]
 8109c22:	f000 f885 	bl	8109d30 <_vfiprintf_r>
 8109c26:	b002      	add	sp, #8
 8109c28:	f85d eb04 	ldr.w	lr, [sp], #4
 8109c2c:	b003      	add	sp, #12
 8109c2e:	4770      	bx	lr
 8109c30:	10000010 	.word	0x10000010

08109c34 <memmove>:
 8109c34:	4288      	cmp	r0, r1
 8109c36:	b510      	push	{r4, lr}
 8109c38:	eb01 0402 	add.w	r4, r1, r2
 8109c3c:	d902      	bls.n	8109c44 <memmove+0x10>
 8109c3e:	4284      	cmp	r4, r0
 8109c40:	4623      	mov	r3, r4
 8109c42:	d807      	bhi.n	8109c54 <memmove+0x20>
 8109c44:	1e43      	subs	r3, r0, #1
 8109c46:	42a1      	cmp	r1, r4
 8109c48:	d008      	beq.n	8109c5c <memmove+0x28>
 8109c4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8109c4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8109c52:	e7f8      	b.n	8109c46 <memmove+0x12>
 8109c54:	4402      	add	r2, r0
 8109c56:	4601      	mov	r1, r0
 8109c58:	428a      	cmp	r2, r1
 8109c5a:	d100      	bne.n	8109c5e <memmove+0x2a>
 8109c5c:	bd10      	pop	{r4, pc}
 8109c5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8109c62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8109c66:	e7f7      	b.n	8109c58 <memmove+0x24>

08109c68 <__malloc_lock>:
 8109c68:	4801      	ldr	r0, [pc, #4]	; (8109c70 <__malloc_lock+0x8>)
 8109c6a:	f000 bc11 	b.w	810a490 <__retarget_lock_acquire_recursive>
 8109c6e:	bf00      	nop
 8109c70:	100002f0 	.word	0x100002f0

08109c74 <__malloc_unlock>:
 8109c74:	4801      	ldr	r0, [pc, #4]	; (8109c7c <__malloc_unlock+0x8>)
 8109c76:	f000 bc0c 	b.w	810a492 <__retarget_lock_release_recursive>
 8109c7a:	bf00      	nop
 8109c7c:	100002f0 	.word	0x100002f0

08109c80 <_realloc_r>:
 8109c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8109c84:	4680      	mov	r8, r0
 8109c86:	4614      	mov	r4, r2
 8109c88:	460e      	mov	r6, r1
 8109c8a:	b921      	cbnz	r1, 8109c96 <_realloc_r+0x16>
 8109c8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8109c90:	4611      	mov	r1, r2
 8109c92:	f7ff bd93 	b.w	81097bc <_malloc_r>
 8109c96:	b92a      	cbnz	r2, 8109ca4 <_realloc_r+0x24>
 8109c98:	f7ff fd24 	bl	81096e4 <_free_r>
 8109c9c:	4625      	mov	r5, r4
 8109c9e:	4628      	mov	r0, r5
 8109ca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8109ca4:	f000 fc5c 	bl	810a560 <_malloc_usable_size_r>
 8109ca8:	4284      	cmp	r4, r0
 8109caa:	4607      	mov	r7, r0
 8109cac:	d802      	bhi.n	8109cb4 <_realloc_r+0x34>
 8109cae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8109cb2:	d812      	bhi.n	8109cda <_realloc_r+0x5a>
 8109cb4:	4621      	mov	r1, r4
 8109cb6:	4640      	mov	r0, r8
 8109cb8:	f7ff fd80 	bl	81097bc <_malloc_r>
 8109cbc:	4605      	mov	r5, r0
 8109cbe:	2800      	cmp	r0, #0
 8109cc0:	d0ed      	beq.n	8109c9e <_realloc_r+0x1e>
 8109cc2:	42bc      	cmp	r4, r7
 8109cc4:	4622      	mov	r2, r4
 8109cc6:	4631      	mov	r1, r6
 8109cc8:	bf28      	it	cs
 8109cca:	463a      	movcs	r2, r7
 8109ccc:	f7ff f824 	bl	8108d18 <memcpy>
 8109cd0:	4631      	mov	r1, r6
 8109cd2:	4640      	mov	r0, r8
 8109cd4:	f7ff fd06 	bl	81096e4 <_free_r>
 8109cd8:	e7e1      	b.n	8109c9e <_realloc_r+0x1e>
 8109cda:	4635      	mov	r5, r6
 8109cdc:	e7df      	b.n	8109c9e <_realloc_r+0x1e>

08109cde <__sfputc_r>:
 8109cde:	6893      	ldr	r3, [r2, #8]
 8109ce0:	3b01      	subs	r3, #1
 8109ce2:	2b00      	cmp	r3, #0
 8109ce4:	b410      	push	{r4}
 8109ce6:	6093      	str	r3, [r2, #8]
 8109ce8:	da08      	bge.n	8109cfc <__sfputc_r+0x1e>
 8109cea:	6994      	ldr	r4, [r2, #24]
 8109cec:	42a3      	cmp	r3, r4
 8109cee:	db01      	blt.n	8109cf4 <__sfputc_r+0x16>
 8109cf0:	290a      	cmp	r1, #10
 8109cf2:	d103      	bne.n	8109cfc <__sfputc_r+0x1e>
 8109cf4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8109cf8:	f000 b94a 	b.w	8109f90 <__swbuf_r>
 8109cfc:	6813      	ldr	r3, [r2, #0]
 8109cfe:	1c58      	adds	r0, r3, #1
 8109d00:	6010      	str	r0, [r2, #0]
 8109d02:	7019      	strb	r1, [r3, #0]
 8109d04:	4608      	mov	r0, r1
 8109d06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8109d0a:	4770      	bx	lr

08109d0c <__sfputs_r>:
 8109d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8109d0e:	4606      	mov	r6, r0
 8109d10:	460f      	mov	r7, r1
 8109d12:	4614      	mov	r4, r2
 8109d14:	18d5      	adds	r5, r2, r3
 8109d16:	42ac      	cmp	r4, r5
 8109d18:	d101      	bne.n	8109d1e <__sfputs_r+0x12>
 8109d1a:	2000      	movs	r0, #0
 8109d1c:	e007      	b.n	8109d2e <__sfputs_r+0x22>
 8109d1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8109d22:	463a      	mov	r2, r7
 8109d24:	4630      	mov	r0, r6
 8109d26:	f7ff ffda 	bl	8109cde <__sfputc_r>
 8109d2a:	1c43      	adds	r3, r0, #1
 8109d2c:	d1f3      	bne.n	8109d16 <__sfputs_r+0xa>
 8109d2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08109d30 <_vfiprintf_r>:
 8109d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109d34:	460d      	mov	r5, r1
 8109d36:	b09d      	sub	sp, #116	; 0x74
 8109d38:	4614      	mov	r4, r2
 8109d3a:	4698      	mov	r8, r3
 8109d3c:	4606      	mov	r6, r0
 8109d3e:	b118      	cbz	r0, 8109d48 <_vfiprintf_r+0x18>
 8109d40:	6983      	ldr	r3, [r0, #24]
 8109d42:	b90b      	cbnz	r3, 8109d48 <_vfiprintf_r+0x18>
 8109d44:	f000 fb06 	bl	810a354 <__sinit>
 8109d48:	4b89      	ldr	r3, [pc, #548]	; (8109f70 <_vfiprintf_r+0x240>)
 8109d4a:	429d      	cmp	r5, r3
 8109d4c:	d11b      	bne.n	8109d86 <_vfiprintf_r+0x56>
 8109d4e:	6875      	ldr	r5, [r6, #4]
 8109d50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8109d52:	07d9      	lsls	r1, r3, #31
 8109d54:	d405      	bmi.n	8109d62 <_vfiprintf_r+0x32>
 8109d56:	89ab      	ldrh	r3, [r5, #12]
 8109d58:	059a      	lsls	r2, r3, #22
 8109d5a:	d402      	bmi.n	8109d62 <_vfiprintf_r+0x32>
 8109d5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8109d5e:	f000 fb97 	bl	810a490 <__retarget_lock_acquire_recursive>
 8109d62:	89ab      	ldrh	r3, [r5, #12]
 8109d64:	071b      	lsls	r3, r3, #28
 8109d66:	d501      	bpl.n	8109d6c <_vfiprintf_r+0x3c>
 8109d68:	692b      	ldr	r3, [r5, #16]
 8109d6a:	b9eb      	cbnz	r3, 8109da8 <_vfiprintf_r+0x78>
 8109d6c:	4629      	mov	r1, r5
 8109d6e:	4630      	mov	r0, r6
 8109d70:	f000 f960 	bl	810a034 <__swsetup_r>
 8109d74:	b1c0      	cbz	r0, 8109da8 <_vfiprintf_r+0x78>
 8109d76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8109d78:	07dc      	lsls	r4, r3, #31
 8109d7a:	d50e      	bpl.n	8109d9a <_vfiprintf_r+0x6a>
 8109d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8109d80:	b01d      	add	sp, #116	; 0x74
 8109d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109d86:	4b7b      	ldr	r3, [pc, #492]	; (8109f74 <_vfiprintf_r+0x244>)
 8109d88:	429d      	cmp	r5, r3
 8109d8a:	d101      	bne.n	8109d90 <_vfiprintf_r+0x60>
 8109d8c:	68b5      	ldr	r5, [r6, #8]
 8109d8e:	e7df      	b.n	8109d50 <_vfiprintf_r+0x20>
 8109d90:	4b79      	ldr	r3, [pc, #484]	; (8109f78 <_vfiprintf_r+0x248>)
 8109d92:	429d      	cmp	r5, r3
 8109d94:	bf08      	it	eq
 8109d96:	68f5      	ldreq	r5, [r6, #12]
 8109d98:	e7da      	b.n	8109d50 <_vfiprintf_r+0x20>
 8109d9a:	89ab      	ldrh	r3, [r5, #12]
 8109d9c:	0598      	lsls	r0, r3, #22
 8109d9e:	d4ed      	bmi.n	8109d7c <_vfiprintf_r+0x4c>
 8109da0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8109da2:	f000 fb76 	bl	810a492 <__retarget_lock_release_recursive>
 8109da6:	e7e9      	b.n	8109d7c <_vfiprintf_r+0x4c>
 8109da8:	2300      	movs	r3, #0
 8109daa:	9309      	str	r3, [sp, #36]	; 0x24
 8109dac:	2320      	movs	r3, #32
 8109dae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8109db2:	f8cd 800c 	str.w	r8, [sp, #12]
 8109db6:	2330      	movs	r3, #48	; 0x30
 8109db8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8109f7c <_vfiprintf_r+0x24c>
 8109dbc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8109dc0:	f04f 0901 	mov.w	r9, #1
 8109dc4:	4623      	mov	r3, r4
 8109dc6:	469a      	mov	sl, r3
 8109dc8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8109dcc:	b10a      	cbz	r2, 8109dd2 <_vfiprintf_r+0xa2>
 8109dce:	2a25      	cmp	r2, #37	; 0x25
 8109dd0:	d1f9      	bne.n	8109dc6 <_vfiprintf_r+0x96>
 8109dd2:	ebba 0b04 	subs.w	fp, sl, r4
 8109dd6:	d00b      	beq.n	8109df0 <_vfiprintf_r+0xc0>
 8109dd8:	465b      	mov	r3, fp
 8109dda:	4622      	mov	r2, r4
 8109ddc:	4629      	mov	r1, r5
 8109dde:	4630      	mov	r0, r6
 8109de0:	f7ff ff94 	bl	8109d0c <__sfputs_r>
 8109de4:	3001      	adds	r0, #1
 8109de6:	f000 80aa 	beq.w	8109f3e <_vfiprintf_r+0x20e>
 8109dea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8109dec:	445a      	add	r2, fp
 8109dee:	9209      	str	r2, [sp, #36]	; 0x24
 8109df0:	f89a 3000 	ldrb.w	r3, [sl]
 8109df4:	2b00      	cmp	r3, #0
 8109df6:	f000 80a2 	beq.w	8109f3e <_vfiprintf_r+0x20e>
 8109dfa:	2300      	movs	r3, #0
 8109dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8109e00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8109e04:	f10a 0a01 	add.w	sl, sl, #1
 8109e08:	9304      	str	r3, [sp, #16]
 8109e0a:	9307      	str	r3, [sp, #28]
 8109e0c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8109e10:	931a      	str	r3, [sp, #104]	; 0x68
 8109e12:	4654      	mov	r4, sl
 8109e14:	2205      	movs	r2, #5
 8109e16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8109e1a:	4858      	ldr	r0, [pc, #352]	; (8109f7c <_vfiprintf_r+0x24c>)
 8109e1c:	f7f6 fa68 	bl	81002f0 <memchr>
 8109e20:	9a04      	ldr	r2, [sp, #16]
 8109e22:	b9d8      	cbnz	r0, 8109e5c <_vfiprintf_r+0x12c>
 8109e24:	06d1      	lsls	r1, r2, #27
 8109e26:	bf44      	itt	mi
 8109e28:	2320      	movmi	r3, #32
 8109e2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8109e2e:	0713      	lsls	r3, r2, #28
 8109e30:	bf44      	itt	mi
 8109e32:	232b      	movmi	r3, #43	; 0x2b
 8109e34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8109e38:	f89a 3000 	ldrb.w	r3, [sl]
 8109e3c:	2b2a      	cmp	r3, #42	; 0x2a
 8109e3e:	d015      	beq.n	8109e6c <_vfiprintf_r+0x13c>
 8109e40:	9a07      	ldr	r2, [sp, #28]
 8109e42:	4654      	mov	r4, sl
 8109e44:	2000      	movs	r0, #0
 8109e46:	f04f 0c0a 	mov.w	ip, #10
 8109e4a:	4621      	mov	r1, r4
 8109e4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8109e50:	3b30      	subs	r3, #48	; 0x30
 8109e52:	2b09      	cmp	r3, #9
 8109e54:	d94e      	bls.n	8109ef4 <_vfiprintf_r+0x1c4>
 8109e56:	b1b0      	cbz	r0, 8109e86 <_vfiprintf_r+0x156>
 8109e58:	9207      	str	r2, [sp, #28]
 8109e5a:	e014      	b.n	8109e86 <_vfiprintf_r+0x156>
 8109e5c:	eba0 0308 	sub.w	r3, r0, r8
 8109e60:	fa09 f303 	lsl.w	r3, r9, r3
 8109e64:	4313      	orrs	r3, r2
 8109e66:	9304      	str	r3, [sp, #16]
 8109e68:	46a2      	mov	sl, r4
 8109e6a:	e7d2      	b.n	8109e12 <_vfiprintf_r+0xe2>
 8109e6c:	9b03      	ldr	r3, [sp, #12]
 8109e6e:	1d19      	adds	r1, r3, #4
 8109e70:	681b      	ldr	r3, [r3, #0]
 8109e72:	9103      	str	r1, [sp, #12]
 8109e74:	2b00      	cmp	r3, #0
 8109e76:	bfbb      	ittet	lt
 8109e78:	425b      	neglt	r3, r3
 8109e7a:	f042 0202 	orrlt.w	r2, r2, #2
 8109e7e:	9307      	strge	r3, [sp, #28]
 8109e80:	9307      	strlt	r3, [sp, #28]
 8109e82:	bfb8      	it	lt
 8109e84:	9204      	strlt	r2, [sp, #16]
 8109e86:	7823      	ldrb	r3, [r4, #0]
 8109e88:	2b2e      	cmp	r3, #46	; 0x2e
 8109e8a:	d10c      	bne.n	8109ea6 <_vfiprintf_r+0x176>
 8109e8c:	7863      	ldrb	r3, [r4, #1]
 8109e8e:	2b2a      	cmp	r3, #42	; 0x2a
 8109e90:	d135      	bne.n	8109efe <_vfiprintf_r+0x1ce>
 8109e92:	9b03      	ldr	r3, [sp, #12]
 8109e94:	1d1a      	adds	r2, r3, #4
 8109e96:	681b      	ldr	r3, [r3, #0]
 8109e98:	9203      	str	r2, [sp, #12]
 8109e9a:	2b00      	cmp	r3, #0
 8109e9c:	bfb8      	it	lt
 8109e9e:	f04f 33ff 	movlt.w	r3, #4294967295
 8109ea2:	3402      	adds	r4, #2
 8109ea4:	9305      	str	r3, [sp, #20]
 8109ea6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8109f8c <_vfiprintf_r+0x25c>
 8109eaa:	7821      	ldrb	r1, [r4, #0]
 8109eac:	2203      	movs	r2, #3
 8109eae:	4650      	mov	r0, sl
 8109eb0:	f7f6 fa1e 	bl	81002f0 <memchr>
 8109eb4:	b140      	cbz	r0, 8109ec8 <_vfiprintf_r+0x198>
 8109eb6:	2340      	movs	r3, #64	; 0x40
 8109eb8:	eba0 000a 	sub.w	r0, r0, sl
 8109ebc:	fa03 f000 	lsl.w	r0, r3, r0
 8109ec0:	9b04      	ldr	r3, [sp, #16]
 8109ec2:	4303      	orrs	r3, r0
 8109ec4:	3401      	adds	r4, #1
 8109ec6:	9304      	str	r3, [sp, #16]
 8109ec8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8109ecc:	482c      	ldr	r0, [pc, #176]	; (8109f80 <_vfiprintf_r+0x250>)
 8109ece:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8109ed2:	2206      	movs	r2, #6
 8109ed4:	f7f6 fa0c 	bl	81002f0 <memchr>
 8109ed8:	2800      	cmp	r0, #0
 8109eda:	d03f      	beq.n	8109f5c <_vfiprintf_r+0x22c>
 8109edc:	4b29      	ldr	r3, [pc, #164]	; (8109f84 <_vfiprintf_r+0x254>)
 8109ede:	bb1b      	cbnz	r3, 8109f28 <_vfiprintf_r+0x1f8>
 8109ee0:	9b03      	ldr	r3, [sp, #12]
 8109ee2:	3307      	adds	r3, #7
 8109ee4:	f023 0307 	bic.w	r3, r3, #7
 8109ee8:	3308      	adds	r3, #8
 8109eea:	9303      	str	r3, [sp, #12]
 8109eec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109eee:	443b      	add	r3, r7
 8109ef0:	9309      	str	r3, [sp, #36]	; 0x24
 8109ef2:	e767      	b.n	8109dc4 <_vfiprintf_r+0x94>
 8109ef4:	fb0c 3202 	mla	r2, ip, r2, r3
 8109ef8:	460c      	mov	r4, r1
 8109efa:	2001      	movs	r0, #1
 8109efc:	e7a5      	b.n	8109e4a <_vfiprintf_r+0x11a>
 8109efe:	2300      	movs	r3, #0
 8109f00:	3401      	adds	r4, #1
 8109f02:	9305      	str	r3, [sp, #20]
 8109f04:	4619      	mov	r1, r3
 8109f06:	f04f 0c0a 	mov.w	ip, #10
 8109f0a:	4620      	mov	r0, r4
 8109f0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8109f10:	3a30      	subs	r2, #48	; 0x30
 8109f12:	2a09      	cmp	r2, #9
 8109f14:	d903      	bls.n	8109f1e <_vfiprintf_r+0x1ee>
 8109f16:	2b00      	cmp	r3, #0
 8109f18:	d0c5      	beq.n	8109ea6 <_vfiprintf_r+0x176>
 8109f1a:	9105      	str	r1, [sp, #20]
 8109f1c:	e7c3      	b.n	8109ea6 <_vfiprintf_r+0x176>
 8109f1e:	fb0c 2101 	mla	r1, ip, r1, r2
 8109f22:	4604      	mov	r4, r0
 8109f24:	2301      	movs	r3, #1
 8109f26:	e7f0      	b.n	8109f0a <_vfiprintf_r+0x1da>
 8109f28:	ab03      	add	r3, sp, #12
 8109f2a:	9300      	str	r3, [sp, #0]
 8109f2c:	462a      	mov	r2, r5
 8109f2e:	4b16      	ldr	r3, [pc, #88]	; (8109f88 <_vfiprintf_r+0x258>)
 8109f30:	a904      	add	r1, sp, #16
 8109f32:	4630      	mov	r0, r6
 8109f34:	f7fc f83a 	bl	8105fac <_printf_float>
 8109f38:	4607      	mov	r7, r0
 8109f3a:	1c78      	adds	r0, r7, #1
 8109f3c:	d1d6      	bne.n	8109eec <_vfiprintf_r+0x1bc>
 8109f3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8109f40:	07d9      	lsls	r1, r3, #31
 8109f42:	d405      	bmi.n	8109f50 <_vfiprintf_r+0x220>
 8109f44:	89ab      	ldrh	r3, [r5, #12]
 8109f46:	059a      	lsls	r2, r3, #22
 8109f48:	d402      	bmi.n	8109f50 <_vfiprintf_r+0x220>
 8109f4a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8109f4c:	f000 faa1 	bl	810a492 <__retarget_lock_release_recursive>
 8109f50:	89ab      	ldrh	r3, [r5, #12]
 8109f52:	065b      	lsls	r3, r3, #25
 8109f54:	f53f af12 	bmi.w	8109d7c <_vfiprintf_r+0x4c>
 8109f58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8109f5a:	e711      	b.n	8109d80 <_vfiprintf_r+0x50>
 8109f5c:	ab03      	add	r3, sp, #12
 8109f5e:	9300      	str	r3, [sp, #0]
 8109f60:	462a      	mov	r2, r5
 8109f62:	4b09      	ldr	r3, [pc, #36]	; (8109f88 <_vfiprintf_r+0x258>)
 8109f64:	a904      	add	r1, sp, #16
 8109f66:	4630      	mov	r0, r6
 8109f68:	f7fc fac4 	bl	81064f4 <_printf_i>
 8109f6c:	e7e4      	b.n	8109f38 <_vfiprintf_r+0x208>
 8109f6e:	bf00      	nop
 8109f70:	0810ac04 	.word	0x0810ac04
 8109f74:	0810ac24 	.word	0x0810ac24
 8109f78:	0810abe4 	.word	0x0810abe4
 8109f7c:	0810ab94 	.word	0x0810ab94
 8109f80:	0810ab9e 	.word	0x0810ab9e
 8109f84:	08105fad 	.word	0x08105fad
 8109f88:	08109d0d 	.word	0x08109d0d
 8109f8c:	0810ab9a 	.word	0x0810ab9a

08109f90 <__swbuf_r>:
 8109f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8109f92:	460e      	mov	r6, r1
 8109f94:	4614      	mov	r4, r2
 8109f96:	4605      	mov	r5, r0
 8109f98:	b118      	cbz	r0, 8109fa2 <__swbuf_r+0x12>
 8109f9a:	6983      	ldr	r3, [r0, #24]
 8109f9c:	b90b      	cbnz	r3, 8109fa2 <__swbuf_r+0x12>
 8109f9e:	f000 f9d9 	bl	810a354 <__sinit>
 8109fa2:	4b21      	ldr	r3, [pc, #132]	; (810a028 <__swbuf_r+0x98>)
 8109fa4:	429c      	cmp	r4, r3
 8109fa6:	d12b      	bne.n	810a000 <__swbuf_r+0x70>
 8109fa8:	686c      	ldr	r4, [r5, #4]
 8109faa:	69a3      	ldr	r3, [r4, #24]
 8109fac:	60a3      	str	r3, [r4, #8]
 8109fae:	89a3      	ldrh	r3, [r4, #12]
 8109fb0:	071a      	lsls	r2, r3, #28
 8109fb2:	d52f      	bpl.n	810a014 <__swbuf_r+0x84>
 8109fb4:	6923      	ldr	r3, [r4, #16]
 8109fb6:	b36b      	cbz	r3, 810a014 <__swbuf_r+0x84>
 8109fb8:	6923      	ldr	r3, [r4, #16]
 8109fba:	6820      	ldr	r0, [r4, #0]
 8109fbc:	1ac0      	subs	r0, r0, r3
 8109fbe:	6963      	ldr	r3, [r4, #20]
 8109fc0:	b2f6      	uxtb	r6, r6
 8109fc2:	4283      	cmp	r3, r0
 8109fc4:	4637      	mov	r7, r6
 8109fc6:	dc04      	bgt.n	8109fd2 <__swbuf_r+0x42>
 8109fc8:	4621      	mov	r1, r4
 8109fca:	4628      	mov	r0, r5
 8109fcc:	f000 f92e 	bl	810a22c <_fflush_r>
 8109fd0:	bb30      	cbnz	r0, 810a020 <__swbuf_r+0x90>
 8109fd2:	68a3      	ldr	r3, [r4, #8]
 8109fd4:	3b01      	subs	r3, #1
 8109fd6:	60a3      	str	r3, [r4, #8]
 8109fd8:	6823      	ldr	r3, [r4, #0]
 8109fda:	1c5a      	adds	r2, r3, #1
 8109fdc:	6022      	str	r2, [r4, #0]
 8109fde:	701e      	strb	r6, [r3, #0]
 8109fe0:	6963      	ldr	r3, [r4, #20]
 8109fe2:	3001      	adds	r0, #1
 8109fe4:	4283      	cmp	r3, r0
 8109fe6:	d004      	beq.n	8109ff2 <__swbuf_r+0x62>
 8109fe8:	89a3      	ldrh	r3, [r4, #12]
 8109fea:	07db      	lsls	r3, r3, #31
 8109fec:	d506      	bpl.n	8109ffc <__swbuf_r+0x6c>
 8109fee:	2e0a      	cmp	r6, #10
 8109ff0:	d104      	bne.n	8109ffc <__swbuf_r+0x6c>
 8109ff2:	4621      	mov	r1, r4
 8109ff4:	4628      	mov	r0, r5
 8109ff6:	f000 f919 	bl	810a22c <_fflush_r>
 8109ffa:	b988      	cbnz	r0, 810a020 <__swbuf_r+0x90>
 8109ffc:	4638      	mov	r0, r7
 8109ffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810a000:	4b0a      	ldr	r3, [pc, #40]	; (810a02c <__swbuf_r+0x9c>)
 810a002:	429c      	cmp	r4, r3
 810a004:	d101      	bne.n	810a00a <__swbuf_r+0x7a>
 810a006:	68ac      	ldr	r4, [r5, #8]
 810a008:	e7cf      	b.n	8109faa <__swbuf_r+0x1a>
 810a00a:	4b09      	ldr	r3, [pc, #36]	; (810a030 <__swbuf_r+0xa0>)
 810a00c:	429c      	cmp	r4, r3
 810a00e:	bf08      	it	eq
 810a010:	68ec      	ldreq	r4, [r5, #12]
 810a012:	e7ca      	b.n	8109faa <__swbuf_r+0x1a>
 810a014:	4621      	mov	r1, r4
 810a016:	4628      	mov	r0, r5
 810a018:	f000 f80c 	bl	810a034 <__swsetup_r>
 810a01c:	2800      	cmp	r0, #0
 810a01e:	d0cb      	beq.n	8109fb8 <__swbuf_r+0x28>
 810a020:	f04f 37ff 	mov.w	r7, #4294967295
 810a024:	e7ea      	b.n	8109ffc <__swbuf_r+0x6c>
 810a026:	bf00      	nop
 810a028:	0810ac04 	.word	0x0810ac04
 810a02c:	0810ac24 	.word	0x0810ac24
 810a030:	0810abe4 	.word	0x0810abe4

0810a034 <__swsetup_r>:
 810a034:	4b32      	ldr	r3, [pc, #200]	; (810a100 <__swsetup_r+0xcc>)
 810a036:	b570      	push	{r4, r5, r6, lr}
 810a038:	681d      	ldr	r5, [r3, #0]
 810a03a:	4606      	mov	r6, r0
 810a03c:	460c      	mov	r4, r1
 810a03e:	b125      	cbz	r5, 810a04a <__swsetup_r+0x16>
 810a040:	69ab      	ldr	r3, [r5, #24]
 810a042:	b913      	cbnz	r3, 810a04a <__swsetup_r+0x16>
 810a044:	4628      	mov	r0, r5
 810a046:	f000 f985 	bl	810a354 <__sinit>
 810a04a:	4b2e      	ldr	r3, [pc, #184]	; (810a104 <__swsetup_r+0xd0>)
 810a04c:	429c      	cmp	r4, r3
 810a04e:	d10f      	bne.n	810a070 <__swsetup_r+0x3c>
 810a050:	686c      	ldr	r4, [r5, #4]
 810a052:	89a3      	ldrh	r3, [r4, #12]
 810a054:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 810a058:	0719      	lsls	r1, r3, #28
 810a05a:	d42c      	bmi.n	810a0b6 <__swsetup_r+0x82>
 810a05c:	06dd      	lsls	r5, r3, #27
 810a05e:	d411      	bmi.n	810a084 <__swsetup_r+0x50>
 810a060:	2309      	movs	r3, #9
 810a062:	6033      	str	r3, [r6, #0]
 810a064:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 810a068:	81a3      	strh	r3, [r4, #12]
 810a06a:	f04f 30ff 	mov.w	r0, #4294967295
 810a06e:	e03e      	b.n	810a0ee <__swsetup_r+0xba>
 810a070:	4b25      	ldr	r3, [pc, #148]	; (810a108 <__swsetup_r+0xd4>)
 810a072:	429c      	cmp	r4, r3
 810a074:	d101      	bne.n	810a07a <__swsetup_r+0x46>
 810a076:	68ac      	ldr	r4, [r5, #8]
 810a078:	e7eb      	b.n	810a052 <__swsetup_r+0x1e>
 810a07a:	4b24      	ldr	r3, [pc, #144]	; (810a10c <__swsetup_r+0xd8>)
 810a07c:	429c      	cmp	r4, r3
 810a07e:	bf08      	it	eq
 810a080:	68ec      	ldreq	r4, [r5, #12]
 810a082:	e7e6      	b.n	810a052 <__swsetup_r+0x1e>
 810a084:	0758      	lsls	r0, r3, #29
 810a086:	d512      	bpl.n	810a0ae <__swsetup_r+0x7a>
 810a088:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810a08a:	b141      	cbz	r1, 810a09e <__swsetup_r+0x6a>
 810a08c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810a090:	4299      	cmp	r1, r3
 810a092:	d002      	beq.n	810a09a <__swsetup_r+0x66>
 810a094:	4630      	mov	r0, r6
 810a096:	f7ff fb25 	bl	81096e4 <_free_r>
 810a09a:	2300      	movs	r3, #0
 810a09c:	6363      	str	r3, [r4, #52]	; 0x34
 810a09e:	89a3      	ldrh	r3, [r4, #12]
 810a0a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 810a0a4:	81a3      	strh	r3, [r4, #12]
 810a0a6:	2300      	movs	r3, #0
 810a0a8:	6063      	str	r3, [r4, #4]
 810a0aa:	6923      	ldr	r3, [r4, #16]
 810a0ac:	6023      	str	r3, [r4, #0]
 810a0ae:	89a3      	ldrh	r3, [r4, #12]
 810a0b0:	f043 0308 	orr.w	r3, r3, #8
 810a0b4:	81a3      	strh	r3, [r4, #12]
 810a0b6:	6923      	ldr	r3, [r4, #16]
 810a0b8:	b94b      	cbnz	r3, 810a0ce <__swsetup_r+0x9a>
 810a0ba:	89a3      	ldrh	r3, [r4, #12]
 810a0bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 810a0c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810a0c4:	d003      	beq.n	810a0ce <__swsetup_r+0x9a>
 810a0c6:	4621      	mov	r1, r4
 810a0c8:	4630      	mov	r0, r6
 810a0ca:	f000 fa09 	bl	810a4e0 <__smakebuf_r>
 810a0ce:	89a0      	ldrh	r0, [r4, #12]
 810a0d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 810a0d4:	f010 0301 	ands.w	r3, r0, #1
 810a0d8:	d00a      	beq.n	810a0f0 <__swsetup_r+0xbc>
 810a0da:	2300      	movs	r3, #0
 810a0dc:	60a3      	str	r3, [r4, #8]
 810a0de:	6963      	ldr	r3, [r4, #20]
 810a0e0:	425b      	negs	r3, r3
 810a0e2:	61a3      	str	r3, [r4, #24]
 810a0e4:	6923      	ldr	r3, [r4, #16]
 810a0e6:	b943      	cbnz	r3, 810a0fa <__swsetup_r+0xc6>
 810a0e8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 810a0ec:	d1ba      	bne.n	810a064 <__swsetup_r+0x30>
 810a0ee:	bd70      	pop	{r4, r5, r6, pc}
 810a0f0:	0781      	lsls	r1, r0, #30
 810a0f2:	bf58      	it	pl
 810a0f4:	6963      	ldrpl	r3, [r4, #20]
 810a0f6:	60a3      	str	r3, [r4, #8]
 810a0f8:	e7f4      	b.n	810a0e4 <__swsetup_r+0xb0>
 810a0fa:	2000      	movs	r0, #0
 810a0fc:	e7f7      	b.n	810a0ee <__swsetup_r+0xba>
 810a0fe:	bf00      	nop
 810a100:	10000010 	.word	0x10000010
 810a104:	0810ac04 	.word	0x0810ac04
 810a108:	0810ac24 	.word	0x0810ac24
 810a10c:	0810abe4 	.word	0x0810abe4

0810a110 <abort>:
 810a110:	b508      	push	{r3, lr}
 810a112:	2006      	movs	r0, #6
 810a114:	f000 fa54 	bl	810a5c0 <raise>
 810a118:	2001      	movs	r0, #1
 810a11a:	f7f7 facf 	bl	81016bc <_exit>
	...

0810a120 <__sflush_r>:
 810a120:	898a      	ldrh	r2, [r1, #12]
 810a122:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810a126:	4605      	mov	r5, r0
 810a128:	0710      	lsls	r0, r2, #28
 810a12a:	460c      	mov	r4, r1
 810a12c:	d458      	bmi.n	810a1e0 <__sflush_r+0xc0>
 810a12e:	684b      	ldr	r3, [r1, #4]
 810a130:	2b00      	cmp	r3, #0
 810a132:	dc05      	bgt.n	810a140 <__sflush_r+0x20>
 810a134:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 810a136:	2b00      	cmp	r3, #0
 810a138:	dc02      	bgt.n	810a140 <__sflush_r+0x20>
 810a13a:	2000      	movs	r0, #0
 810a13c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810a140:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810a142:	2e00      	cmp	r6, #0
 810a144:	d0f9      	beq.n	810a13a <__sflush_r+0x1a>
 810a146:	2300      	movs	r3, #0
 810a148:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 810a14c:	682f      	ldr	r7, [r5, #0]
 810a14e:	602b      	str	r3, [r5, #0]
 810a150:	d032      	beq.n	810a1b8 <__sflush_r+0x98>
 810a152:	6d60      	ldr	r0, [r4, #84]	; 0x54
 810a154:	89a3      	ldrh	r3, [r4, #12]
 810a156:	075a      	lsls	r2, r3, #29
 810a158:	d505      	bpl.n	810a166 <__sflush_r+0x46>
 810a15a:	6863      	ldr	r3, [r4, #4]
 810a15c:	1ac0      	subs	r0, r0, r3
 810a15e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 810a160:	b10b      	cbz	r3, 810a166 <__sflush_r+0x46>
 810a162:	6c23      	ldr	r3, [r4, #64]	; 0x40
 810a164:	1ac0      	subs	r0, r0, r3
 810a166:	2300      	movs	r3, #0
 810a168:	4602      	mov	r2, r0
 810a16a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810a16c:	6a21      	ldr	r1, [r4, #32]
 810a16e:	4628      	mov	r0, r5
 810a170:	47b0      	blx	r6
 810a172:	1c43      	adds	r3, r0, #1
 810a174:	89a3      	ldrh	r3, [r4, #12]
 810a176:	d106      	bne.n	810a186 <__sflush_r+0x66>
 810a178:	6829      	ldr	r1, [r5, #0]
 810a17a:	291d      	cmp	r1, #29
 810a17c:	d82c      	bhi.n	810a1d8 <__sflush_r+0xb8>
 810a17e:	4a2a      	ldr	r2, [pc, #168]	; (810a228 <__sflush_r+0x108>)
 810a180:	40ca      	lsrs	r2, r1
 810a182:	07d6      	lsls	r6, r2, #31
 810a184:	d528      	bpl.n	810a1d8 <__sflush_r+0xb8>
 810a186:	2200      	movs	r2, #0
 810a188:	6062      	str	r2, [r4, #4]
 810a18a:	04d9      	lsls	r1, r3, #19
 810a18c:	6922      	ldr	r2, [r4, #16]
 810a18e:	6022      	str	r2, [r4, #0]
 810a190:	d504      	bpl.n	810a19c <__sflush_r+0x7c>
 810a192:	1c42      	adds	r2, r0, #1
 810a194:	d101      	bne.n	810a19a <__sflush_r+0x7a>
 810a196:	682b      	ldr	r3, [r5, #0]
 810a198:	b903      	cbnz	r3, 810a19c <__sflush_r+0x7c>
 810a19a:	6560      	str	r0, [r4, #84]	; 0x54
 810a19c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810a19e:	602f      	str	r7, [r5, #0]
 810a1a0:	2900      	cmp	r1, #0
 810a1a2:	d0ca      	beq.n	810a13a <__sflush_r+0x1a>
 810a1a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810a1a8:	4299      	cmp	r1, r3
 810a1aa:	d002      	beq.n	810a1b2 <__sflush_r+0x92>
 810a1ac:	4628      	mov	r0, r5
 810a1ae:	f7ff fa99 	bl	81096e4 <_free_r>
 810a1b2:	2000      	movs	r0, #0
 810a1b4:	6360      	str	r0, [r4, #52]	; 0x34
 810a1b6:	e7c1      	b.n	810a13c <__sflush_r+0x1c>
 810a1b8:	6a21      	ldr	r1, [r4, #32]
 810a1ba:	2301      	movs	r3, #1
 810a1bc:	4628      	mov	r0, r5
 810a1be:	47b0      	blx	r6
 810a1c0:	1c41      	adds	r1, r0, #1
 810a1c2:	d1c7      	bne.n	810a154 <__sflush_r+0x34>
 810a1c4:	682b      	ldr	r3, [r5, #0]
 810a1c6:	2b00      	cmp	r3, #0
 810a1c8:	d0c4      	beq.n	810a154 <__sflush_r+0x34>
 810a1ca:	2b1d      	cmp	r3, #29
 810a1cc:	d001      	beq.n	810a1d2 <__sflush_r+0xb2>
 810a1ce:	2b16      	cmp	r3, #22
 810a1d0:	d101      	bne.n	810a1d6 <__sflush_r+0xb6>
 810a1d2:	602f      	str	r7, [r5, #0]
 810a1d4:	e7b1      	b.n	810a13a <__sflush_r+0x1a>
 810a1d6:	89a3      	ldrh	r3, [r4, #12]
 810a1d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810a1dc:	81a3      	strh	r3, [r4, #12]
 810a1de:	e7ad      	b.n	810a13c <__sflush_r+0x1c>
 810a1e0:	690f      	ldr	r7, [r1, #16]
 810a1e2:	2f00      	cmp	r7, #0
 810a1e4:	d0a9      	beq.n	810a13a <__sflush_r+0x1a>
 810a1e6:	0793      	lsls	r3, r2, #30
 810a1e8:	680e      	ldr	r6, [r1, #0]
 810a1ea:	bf08      	it	eq
 810a1ec:	694b      	ldreq	r3, [r1, #20]
 810a1ee:	600f      	str	r7, [r1, #0]
 810a1f0:	bf18      	it	ne
 810a1f2:	2300      	movne	r3, #0
 810a1f4:	eba6 0807 	sub.w	r8, r6, r7
 810a1f8:	608b      	str	r3, [r1, #8]
 810a1fa:	f1b8 0f00 	cmp.w	r8, #0
 810a1fe:	dd9c      	ble.n	810a13a <__sflush_r+0x1a>
 810a200:	6a21      	ldr	r1, [r4, #32]
 810a202:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 810a204:	4643      	mov	r3, r8
 810a206:	463a      	mov	r2, r7
 810a208:	4628      	mov	r0, r5
 810a20a:	47b0      	blx	r6
 810a20c:	2800      	cmp	r0, #0
 810a20e:	dc06      	bgt.n	810a21e <__sflush_r+0xfe>
 810a210:	89a3      	ldrh	r3, [r4, #12]
 810a212:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810a216:	81a3      	strh	r3, [r4, #12]
 810a218:	f04f 30ff 	mov.w	r0, #4294967295
 810a21c:	e78e      	b.n	810a13c <__sflush_r+0x1c>
 810a21e:	4407      	add	r7, r0
 810a220:	eba8 0800 	sub.w	r8, r8, r0
 810a224:	e7e9      	b.n	810a1fa <__sflush_r+0xda>
 810a226:	bf00      	nop
 810a228:	20400001 	.word	0x20400001

0810a22c <_fflush_r>:
 810a22c:	b538      	push	{r3, r4, r5, lr}
 810a22e:	690b      	ldr	r3, [r1, #16]
 810a230:	4605      	mov	r5, r0
 810a232:	460c      	mov	r4, r1
 810a234:	b913      	cbnz	r3, 810a23c <_fflush_r+0x10>
 810a236:	2500      	movs	r5, #0
 810a238:	4628      	mov	r0, r5
 810a23a:	bd38      	pop	{r3, r4, r5, pc}
 810a23c:	b118      	cbz	r0, 810a246 <_fflush_r+0x1a>
 810a23e:	6983      	ldr	r3, [r0, #24]
 810a240:	b90b      	cbnz	r3, 810a246 <_fflush_r+0x1a>
 810a242:	f000 f887 	bl	810a354 <__sinit>
 810a246:	4b14      	ldr	r3, [pc, #80]	; (810a298 <_fflush_r+0x6c>)
 810a248:	429c      	cmp	r4, r3
 810a24a:	d11b      	bne.n	810a284 <_fflush_r+0x58>
 810a24c:	686c      	ldr	r4, [r5, #4]
 810a24e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810a252:	2b00      	cmp	r3, #0
 810a254:	d0ef      	beq.n	810a236 <_fflush_r+0xa>
 810a256:	6e62      	ldr	r2, [r4, #100]	; 0x64
 810a258:	07d0      	lsls	r0, r2, #31
 810a25a:	d404      	bmi.n	810a266 <_fflush_r+0x3a>
 810a25c:	0599      	lsls	r1, r3, #22
 810a25e:	d402      	bmi.n	810a266 <_fflush_r+0x3a>
 810a260:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810a262:	f000 f915 	bl	810a490 <__retarget_lock_acquire_recursive>
 810a266:	4628      	mov	r0, r5
 810a268:	4621      	mov	r1, r4
 810a26a:	f7ff ff59 	bl	810a120 <__sflush_r>
 810a26e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 810a270:	07da      	lsls	r2, r3, #31
 810a272:	4605      	mov	r5, r0
 810a274:	d4e0      	bmi.n	810a238 <_fflush_r+0xc>
 810a276:	89a3      	ldrh	r3, [r4, #12]
 810a278:	059b      	lsls	r3, r3, #22
 810a27a:	d4dd      	bmi.n	810a238 <_fflush_r+0xc>
 810a27c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810a27e:	f000 f908 	bl	810a492 <__retarget_lock_release_recursive>
 810a282:	e7d9      	b.n	810a238 <_fflush_r+0xc>
 810a284:	4b05      	ldr	r3, [pc, #20]	; (810a29c <_fflush_r+0x70>)
 810a286:	429c      	cmp	r4, r3
 810a288:	d101      	bne.n	810a28e <_fflush_r+0x62>
 810a28a:	68ac      	ldr	r4, [r5, #8]
 810a28c:	e7df      	b.n	810a24e <_fflush_r+0x22>
 810a28e:	4b04      	ldr	r3, [pc, #16]	; (810a2a0 <_fflush_r+0x74>)
 810a290:	429c      	cmp	r4, r3
 810a292:	bf08      	it	eq
 810a294:	68ec      	ldreq	r4, [r5, #12]
 810a296:	e7da      	b.n	810a24e <_fflush_r+0x22>
 810a298:	0810ac04 	.word	0x0810ac04
 810a29c:	0810ac24 	.word	0x0810ac24
 810a2a0:	0810abe4 	.word	0x0810abe4

0810a2a4 <std>:
 810a2a4:	2300      	movs	r3, #0
 810a2a6:	b510      	push	{r4, lr}
 810a2a8:	4604      	mov	r4, r0
 810a2aa:	e9c0 3300 	strd	r3, r3, [r0]
 810a2ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 810a2b2:	6083      	str	r3, [r0, #8]
 810a2b4:	8181      	strh	r1, [r0, #12]
 810a2b6:	6643      	str	r3, [r0, #100]	; 0x64
 810a2b8:	81c2      	strh	r2, [r0, #14]
 810a2ba:	6183      	str	r3, [r0, #24]
 810a2bc:	4619      	mov	r1, r3
 810a2be:	2208      	movs	r2, #8
 810a2c0:	305c      	adds	r0, #92	; 0x5c
 810a2c2:	f7fb fdcb 	bl	8105e5c <memset>
 810a2c6:	4b05      	ldr	r3, [pc, #20]	; (810a2dc <std+0x38>)
 810a2c8:	6263      	str	r3, [r4, #36]	; 0x24
 810a2ca:	4b05      	ldr	r3, [pc, #20]	; (810a2e0 <std+0x3c>)
 810a2cc:	62a3      	str	r3, [r4, #40]	; 0x28
 810a2ce:	4b05      	ldr	r3, [pc, #20]	; (810a2e4 <std+0x40>)
 810a2d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 810a2d2:	4b05      	ldr	r3, [pc, #20]	; (810a2e8 <std+0x44>)
 810a2d4:	6224      	str	r4, [r4, #32]
 810a2d6:	6323      	str	r3, [r4, #48]	; 0x30
 810a2d8:	bd10      	pop	{r4, pc}
 810a2da:	bf00      	nop
 810a2dc:	0810a5f9 	.word	0x0810a5f9
 810a2e0:	0810a61b 	.word	0x0810a61b
 810a2e4:	0810a653 	.word	0x0810a653
 810a2e8:	0810a677 	.word	0x0810a677

0810a2ec <_cleanup_r>:
 810a2ec:	4901      	ldr	r1, [pc, #4]	; (810a2f4 <_cleanup_r+0x8>)
 810a2ee:	f000 b8af 	b.w	810a450 <_fwalk_reent>
 810a2f2:	bf00      	nop
 810a2f4:	0810a22d 	.word	0x0810a22d

0810a2f8 <__sfmoreglue>:
 810a2f8:	b570      	push	{r4, r5, r6, lr}
 810a2fa:	2268      	movs	r2, #104	; 0x68
 810a2fc:	1e4d      	subs	r5, r1, #1
 810a2fe:	4355      	muls	r5, r2
 810a300:	460e      	mov	r6, r1
 810a302:	f105 0174 	add.w	r1, r5, #116	; 0x74
 810a306:	f7ff fa59 	bl	81097bc <_malloc_r>
 810a30a:	4604      	mov	r4, r0
 810a30c:	b140      	cbz	r0, 810a320 <__sfmoreglue+0x28>
 810a30e:	2100      	movs	r1, #0
 810a310:	e9c0 1600 	strd	r1, r6, [r0]
 810a314:	300c      	adds	r0, #12
 810a316:	60a0      	str	r0, [r4, #8]
 810a318:	f105 0268 	add.w	r2, r5, #104	; 0x68
 810a31c:	f7fb fd9e 	bl	8105e5c <memset>
 810a320:	4620      	mov	r0, r4
 810a322:	bd70      	pop	{r4, r5, r6, pc}

0810a324 <__sfp_lock_acquire>:
 810a324:	4801      	ldr	r0, [pc, #4]	; (810a32c <__sfp_lock_acquire+0x8>)
 810a326:	f000 b8b3 	b.w	810a490 <__retarget_lock_acquire_recursive>
 810a32a:	bf00      	nop
 810a32c:	100002f1 	.word	0x100002f1

0810a330 <__sfp_lock_release>:
 810a330:	4801      	ldr	r0, [pc, #4]	; (810a338 <__sfp_lock_release+0x8>)
 810a332:	f000 b8ae 	b.w	810a492 <__retarget_lock_release_recursive>
 810a336:	bf00      	nop
 810a338:	100002f1 	.word	0x100002f1

0810a33c <__sinit_lock_acquire>:
 810a33c:	4801      	ldr	r0, [pc, #4]	; (810a344 <__sinit_lock_acquire+0x8>)
 810a33e:	f000 b8a7 	b.w	810a490 <__retarget_lock_acquire_recursive>
 810a342:	bf00      	nop
 810a344:	100002f2 	.word	0x100002f2

0810a348 <__sinit_lock_release>:
 810a348:	4801      	ldr	r0, [pc, #4]	; (810a350 <__sinit_lock_release+0x8>)
 810a34a:	f000 b8a2 	b.w	810a492 <__retarget_lock_release_recursive>
 810a34e:	bf00      	nop
 810a350:	100002f2 	.word	0x100002f2

0810a354 <__sinit>:
 810a354:	b510      	push	{r4, lr}
 810a356:	4604      	mov	r4, r0
 810a358:	f7ff fff0 	bl	810a33c <__sinit_lock_acquire>
 810a35c:	69a3      	ldr	r3, [r4, #24]
 810a35e:	b11b      	cbz	r3, 810a368 <__sinit+0x14>
 810a360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810a364:	f7ff bff0 	b.w	810a348 <__sinit_lock_release>
 810a368:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 810a36c:	6523      	str	r3, [r4, #80]	; 0x50
 810a36e:	4b13      	ldr	r3, [pc, #76]	; (810a3bc <__sinit+0x68>)
 810a370:	4a13      	ldr	r2, [pc, #76]	; (810a3c0 <__sinit+0x6c>)
 810a372:	681b      	ldr	r3, [r3, #0]
 810a374:	62a2      	str	r2, [r4, #40]	; 0x28
 810a376:	42a3      	cmp	r3, r4
 810a378:	bf04      	itt	eq
 810a37a:	2301      	moveq	r3, #1
 810a37c:	61a3      	streq	r3, [r4, #24]
 810a37e:	4620      	mov	r0, r4
 810a380:	f000 f820 	bl	810a3c4 <__sfp>
 810a384:	6060      	str	r0, [r4, #4]
 810a386:	4620      	mov	r0, r4
 810a388:	f000 f81c 	bl	810a3c4 <__sfp>
 810a38c:	60a0      	str	r0, [r4, #8]
 810a38e:	4620      	mov	r0, r4
 810a390:	f000 f818 	bl	810a3c4 <__sfp>
 810a394:	2200      	movs	r2, #0
 810a396:	60e0      	str	r0, [r4, #12]
 810a398:	2104      	movs	r1, #4
 810a39a:	6860      	ldr	r0, [r4, #4]
 810a39c:	f7ff ff82 	bl	810a2a4 <std>
 810a3a0:	68a0      	ldr	r0, [r4, #8]
 810a3a2:	2201      	movs	r2, #1
 810a3a4:	2109      	movs	r1, #9
 810a3a6:	f7ff ff7d 	bl	810a2a4 <std>
 810a3aa:	68e0      	ldr	r0, [r4, #12]
 810a3ac:	2202      	movs	r2, #2
 810a3ae:	2112      	movs	r1, #18
 810a3b0:	f7ff ff78 	bl	810a2a4 <std>
 810a3b4:	2301      	movs	r3, #1
 810a3b6:	61a3      	str	r3, [r4, #24]
 810a3b8:	e7d2      	b.n	810a360 <__sinit+0xc>
 810a3ba:	bf00      	nop
 810a3bc:	0810a7a0 	.word	0x0810a7a0
 810a3c0:	0810a2ed 	.word	0x0810a2ed

0810a3c4 <__sfp>:
 810a3c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810a3c6:	4607      	mov	r7, r0
 810a3c8:	f7ff ffac 	bl	810a324 <__sfp_lock_acquire>
 810a3cc:	4b1e      	ldr	r3, [pc, #120]	; (810a448 <__sfp+0x84>)
 810a3ce:	681e      	ldr	r6, [r3, #0]
 810a3d0:	69b3      	ldr	r3, [r6, #24]
 810a3d2:	b913      	cbnz	r3, 810a3da <__sfp+0x16>
 810a3d4:	4630      	mov	r0, r6
 810a3d6:	f7ff ffbd 	bl	810a354 <__sinit>
 810a3da:	3648      	adds	r6, #72	; 0x48
 810a3dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 810a3e0:	3b01      	subs	r3, #1
 810a3e2:	d503      	bpl.n	810a3ec <__sfp+0x28>
 810a3e4:	6833      	ldr	r3, [r6, #0]
 810a3e6:	b30b      	cbz	r3, 810a42c <__sfp+0x68>
 810a3e8:	6836      	ldr	r6, [r6, #0]
 810a3ea:	e7f7      	b.n	810a3dc <__sfp+0x18>
 810a3ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 810a3f0:	b9d5      	cbnz	r5, 810a428 <__sfp+0x64>
 810a3f2:	4b16      	ldr	r3, [pc, #88]	; (810a44c <__sfp+0x88>)
 810a3f4:	60e3      	str	r3, [r4, #12]
 810a3f6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 810a3fa:	6665      	str	r5, [r4, #100]	; 0x64
 810a3fc:	f000 f847 	bl	810a48e <__retarget_lock_init_recursive>
 810a400:	f7ff ff96 	bl	810a330 <__sfp_lock_release>
 810a404:	e9c4 5501 	strd	r5, r5, [r4, #4]
 810a408:	e9c4 5504 	strd	r5, r5, [r4, #16]
 810a40c:	6025      	str	r5, [r4, #0]
 810a40e:	61a5      	str	r5, [r4, #24]
 810a410:	2208      	movs	r2, #8
 810a412:	4629      	mov	r1, r5
 810a414:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 810a418:	f7fb fd20 	bl	8105e5c <memset>
 810a41c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 810a420:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 810a424:	4620      	mov	r0, r4
 810a426:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810a428:	3468      	adds	r4, #104	; 0x68
 810a42a:	e7d9      	b.n	810a3e0 <__sfp+0x1c>
 810a42c:	2104      	movs	r1, #4
 810a42e:	4638      	mov	r0, r7
 810a430:	f7ff ff62 	bl	810a2f8 <__sfmoreglue>
 810a434:	4604      	mov	r4, r0
 810a436:	6030      	str	r0, [r6, #0]
 810a438:	2800      	cmp	r0, #0
 810a43a:	d1d5      	bne.n	810a3e8 <__sfp+0x24>
 810a43c:	f7ff ff78 	bl	810a330 <__sfp_lock_release>
 810a440:	230c      	movs	r3, #12
 810a442:	603b      	str	r3, [r7, #0]
 810a444:	e7ee      	b.n	810a424 <__sfp+0x60>
 810a446:	bf00      	nop
 810a448:	0810a7a0 	.word	0x0810a7a0
 810a44c:	ffff0001 	.word	0xffff0001

0810a450 <_fwalk_reent>:
 810a450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810a454:	4606      	mov	r6, r0
 810a456:	4688      	mov	r8, r1
 810a458:	f100 0448 	add.w	r4, r0, #72	; 0x48
 810a45c:	2700      	movs	r7, #0
 810a45e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 810a462:	f1b9 0901 	subs.w	r9, r9, #1
 810a466:	d505      	bpl.n	810a474 <_fwalk_reent+0x24>
 810a468:	6824      	ldr	r4, [r4, #0]
 810a46a:	2c00      	cmp	r4, #0
 810a46c:	d1f7      	bne.n	810a45e <_fwalk_reent+0xe>
 810a46e:	4638      	mov	r0, r7
 810a470:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810a474:	89ab      	ldrh	r3, [r5, #12]
 810a476:	2b01      	cmp	r3, #1
 810a478:	d907      	bls.n	810a48a <_fwalk_reent+0x3a>
 810a47a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 810a47e:	3301      	adds	r3, #1
 810a480:	d003      	beq.n	810a48a <_fwalk_reent+0x3a>
 810a482:	4629      	mov	r1, r5
 810a484:	4630      	mov	r0, r6
 810a486:	47c0      	blx	r8
 810a488:	4307      	orrs	r7, r0
 810a48a:	3568      	adds	r5, #104	; 0x68
 810a48c:	e7e9      	b.n	810a462 <_fwalk_reent+0x12>

0810a48e <__retarget_lock_init_recursive>:
 810a48e:	4770      	bx	lr

0810a490 <__retarget_lock_acquire_recursive>:
 810a490:	4770      	bx	lr

0810a492 <__retarget_lock_release_recursive>:
 810a492:	4770      	bx	lr

0810a494 <__swhatbuf_r>:
 810a494:	b570      	push	{r4, r5, r6, lr}
 810a496:	460e      	mov	r6, r1
 810a498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810a49c:	2900      	cmp	r1, #0
 810a49e:	b096      	sub	sp, #88	; 0x58
 810a4a0:	4614      	mov	r4, r2
 810a4a2:	461d      	mov	r5, r3
 810a4a4:	da08      	bge.n	810a4b8 <__swhatbuf_r+0x24>
 810a4a6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 810a4aa:	2200      	movs	r2, #0
 810a4ac:	602a      	str	r2, [r5, #0]
 810a4ae:	061a      	lsls	r2, r3, #24
 810a4b0:	d410      	bmi.n	810a4d4 <__swhatbuf_r+0x40>
 810a4b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810a4b6:	e00e      	b.n	810a4d6 <__swhatbuf_r+0x42>
 810a4b8:	466a      	mov	r2, sp
 810a4ba:	f000 f903 	bl	810a6c4 <_fstat_r>
 810a4be:	2800      	cmp	r0, #0
 810a4c0:	dbf1      	blt.n	810a4a6 <__swhatbuf_r+0x12>
 810a4c2:	9a01      	ldr	r2, [sp, #4]
 810a4c4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 810a4c8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 810a4cc:	425a      	negs	r2, r3
 810a4ce:	415a      	adcs	r2, r3
 810a4d0:	602a      	str	r2, [r5, #0]
 810a4d2:	e7ee      	b.n	810a4b2 <__swhatbuf_r+0x1e>
 810a4d4:	2340      	movs	r3, #64	; 0x40
 810a4d6:	2000      	movs	r0, #0
 810a4d8:	6023      	str	r3, [r4, #0]
 810a4da:	b016      	add	sp, #88	; 0x58
 810a4dc:	bd70      	pop	{r4, r5, r6, pc}
	...

0810a4e0 <__smakebuf_r>:
 810a4e0:	898b      	ldrh	r3, [r1, #12]
 810a4e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 810a4e4:	079d      	lsls	r5, r3, #30
 810a4e6:	4606      	mov	r6, r0
 810a4e8:	460c      	mov	r4, r1
 810a4ea:	d507      	bpl.n	810a4fc <__smakebuf_r+0x1c>
 810a4ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 810a4f0:	6023      	str	r3, [r4, #0]
 810a4f2:	6123      	str	r3, [r4, #16]
 810a4f4:	2301      	movs	r3, #1
 810a4f6:	6163      	str	r3, [r4, #20]
 810a4f8:	b002      	add	sp, #8
 810a4fa:	bd70      	pop	{r4, r5, r6, pc}
 810a4fc:	ab01      	add	r3, sp, #4
 810a4fe:	466a      	mov	r2, sp
 810a500:	f7ff ffc8 	bl	810a494 <__swhatbuf_r>
 810a504:	9900      	ldr	r1, [sp, #0]
 810a506:	4605      	mov	r5, r0
 810a508:	4630      	mov	r0, r6
 810a50a:	f7ff f957 	bl	81097bc <_malloc_r>
 810a50e:	b948      	cbnz	r0, 810a524 <__smakebuf_r+0x44>
 810a510:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810a514:	059a      	lsls	r2, r3, #22
 810a516:	d4ef      	bmi.n	810a4f8 <__smakebuf_r+0x18>
 810a518:	f023 0303 	bic.w	r3, r3, #3
 810a51c:	f043 0302 	orr.w	r3, r3, #2
 810a520:	81a3      	strh	r3, [r4, #12]
 810a522:	e7e3      	b.n	810a4ec <__smakebuf_r+0xc>
 810a524:	4b0d      	ldr	r3, [pc, #52]	; (810a55c <__smakebuf_r+0x7c>)
 810a526:	62b3      	str	r3, [r6, #40]	; 0x28
 810a528:	89a3      	ldrh	r3, [r4, #12]
 810a52a:	6020      	str	r0, [r4, #0]
 810a52c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810a530:	81a3      	strh	r3, [r4, #12]
 810a532:	9b00      	ldr	r3, [sp, #0]
 810a534:	6163      	str	r3, [r4, #20]
 810a536:	9b01      	ldr	r3, [sp, #4]
 810a538:	6120      	str	r0, [r4, #16]
 810a53a:	b15b      	cbz	r3, 810a554 <__smakebuf_r+0x74>
 810a53c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810a540:	4630      	mov	r0, r6
 810a542:	f000 f8d1 	bl	810a6e8 <_isatty_r>
 810a546:	b128      	cbz	r0, 810a554 <__smakebuf_r+0x74>
 810a548:	89a3      	ldrh	r3, [r4, #12]
 810a54a:	f023 0303 	bic.w	r3, r3, #3
 810a54e:	f043 0301 	orr.w	r3, r3, #1
 810a552:	81a3      	strh	r3, [r4, #12]
 810a554:	89a0      	ldrh	r0, [r4, #12]
 810a556:	4305      	orrs	r5, r0
 810a558:	81a5      	strh	r5, [r4, #12]
 810a55a:	e7cd      	b.n	810a4f8 <__smakebuf_r+0x18>
 810a55c:	0810a2ed 	.word	0x0810a2ed

0810a560 <_malloc_usable_size_r>:
 810a560:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810a564:	1f18      	subs	r0, r3, #4
 810a566:	2b00      	cmp	r3, #0
 810a568:	bfbc      	itt	lt
 810a56a:	580b      	ldrlt	r3, [r1, r0]
 810a56c:	18c0      	addlt	r0, r0, r3
 810a56e:	4770      	bx	lr

0810a570 <_raise_r>:
 810a570:	291f      	cmp	r1, #31
 810a572:	b538      	push	{r3, r4, r5, lr}
 810a574:	4604      	mov	r4, r0
 810a576:	460d      	mov	r5, r1
 810a578:	d904      	bls.n	810a584 <_raise_r+0x14>
 810a57a:	2316      	movs	r3, #22
 810a57c:	6003      	str	r3, [r0, #0]
 810a57e:	f04f 30ff 	mov.w	r0, #4294967295
 810a582:	bd38      	pop	{r3, r4, r5, pc}
 810a584:	6c42      	ldr	r2, [r0, #68]	; 0x44
 810a586:	b112      	cbz	r2, 810a58e <_raise_r+0x1e>
 810a588:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810a58c:	b94b      	cbnz	r3, 810a5a2 <_raise_r+0x32>
 810a58e:	4620      	mov	r0, r4
 810a590:	f000 f830 	bl	810a5f4 <_getpid_r>
 810a594:	462a      	mov	r2, r5
 810a596:	4601      	mov	r1, r0
 810a598:	4620      	mov	r0, r4
 810a59a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810a59e:	f000 b817 	b.w	810a5d0 <_kill_r>
 810a5a2:	2b01      	cmp	r3, #1
 810a5a4:	d00a      	beq.n	810a5bc <_raise_r+0x4c>
 810a5a6:	1c59      	adds	r1, r3, #1
 810a5a8:	d103      	bne.n	810a5b2 <_raise_r+0x42>
 810a5aa:	2316      	movs	r3, #22
 810a5ac:	6003      	str	r3, [r0, #0]
 810a5ae:	2001      	movs	r0, #1
 810a5b0:	e7e7      	b.n	810a582 <_raise_r+0x12>
 810a5b2:	2400      	movs	r4, #0
 810a5b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 810a5b8:	4628      	mov	r0, r5
 810a5ba:	4798      	blx	r3
 810a5bc:	2000      	movs	r0, #0
 810a5be:	e7e0      	b.n	810a582 <_raise_r+0x12>

0810a5c0 <raise>:
 810a5c0:	4b02      	ldr	r3, [pc, #8]	; (810a5cc <raise+0xc>)
 810a5c2:	4601      	mov	r1, r0
 810a5c4:	6818      	ldr	r0, [r3, #0]
 810a5c6:	f7ff bfd3 	b.w	810a570 <_raise_r>
 810a5ca:	bf00      	nop
 810a5cc:	10000010 	.word	0x10000010

0810a5d0 <_kill_r>:
 810a5d0:	b538      	push	{r3, r4, r5, lr}
 810a5d2:	4d07      	ldr	r5, [pc, #28]	; (810a5f0 <_kill_r+0x20>)
 810a5d4:	2300      	movs	r3, #0
 810a5d6:	4604      	mov	r4, r0
 810a5d8:	4608      	mov	r0, r1
 810a5da:	4611      	mov	r1, r2
 810a5dc:	602b      	str	r3, [r5, #0]
 810a5de:	f7f7 f85d 	bl	810169c <_kill>
 810a5e2:	1c43      	adds	r3, r0, #1
 810a5e4:	d102      	bne.n	810a5ec <_kill_r+0x1c>
 810a5e6:	682b      	ldr	r3, [r5, #0]
 810a5e8:	b103      	cbz	r3, 810a5ec <_kill_r+0x1c>
 810a5ea:	6023      	str	r3, [r4, #0]
 810a5ec:	bd38      	pop	{r3, r4, r5, pc}
 810a5ee:	bf00      	nop
 810a5f0:	100002ec 	.word	0x100002ec

0810a5f4 <_getpid_r>:
 810a5f4:	f7f7 b84a 	b.w	810168c <_getpid>

0810a5f8 <__sread>:
 810a5f8:	b510      	push	{r4, lr}
 810a5fa:	460c      	mov	r4, r1
 810a5fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810a600:	f000 f894 	bl	810a72c <_read_r>
 810a604:	2800      	cmp	r0, #0
 810a606:	bfab      	itete	ge
 810a608:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 810a60a:	89a3      	ldrhlt	r3, [r4, #12]
 810a60c:	181b      	addge	r3, r3, r0
 810a60e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 810a612:	bfac      	ite	ge
 810a614:	6563      	strge	r3, [r4, #84]	; 0x54
 810a616:	81a3      	strhlt	r3, [r4, #12]
 810a618:	bd10      	pop	{r4, pc}

0810a61a <__swrite>:
 810a61a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810a61e:	461f      	mov	r7, r3
 810a620:	898b      	ldrh	r3, [r1, #12]
 810a622:	05db      	lsls	r3, r3, #23
 810a624:	4605      	mov	r5, r0
 810a626:	460c      	mov	r4, r1
 810a628:	4616      	mov	r6, r2
 810a62a:	d505      	bpl.n	810a638 <__swrite+0x1e>
 810a62c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810a630:	2302      	movs	r3, #2
 810a632:	2200      	movs	r2, #0
 810a634:	f000 f868 	bl	810a708 <_lseek_r>
 810a638:	89a3      	ldrh	r3, [r4, #12]
 810a63a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810a63e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 810a642:	81a3      	strh	r3, [r4, #12]
 810a644:	4632      	mov	r2, r6
 810a646:	463b      	mov	r3, r7
 810a648:	4628      	mov	r0, r5
 810a64a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810a64e:	f000 b817 	b.w	810a680 <_write_r>

0810a652 <__sseek>:
 810a652:	b510      	push	{r4, lr}
 810a654:	460c      	mov	r4, r1
 810a656:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810a65a:	f000 f855 	bl	810a708 <_lseek_r>
 810a65e:	1c43      	adds	r3, r0, #1
 810a660:	89a3      	ldrh	r3, [r4, #12]
 810a662:	bf15      	itete	ne
 810a664:	6560      	strne	r0, [r4, #84]	; 0x54
 810a666:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 810a66a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 810a66e:	81a3      	strheq	r3, [r4, #12]
 810a670:	bf18      	it	ne
 810a672:	81a3      	strhne	r3, [r4, #12]
 810a674:	bd10      	pop	{r4, pc}

0810a676 <__sclose>:
 810a676:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810a67a:	f000 b813 	b.w	810a6a4 <_close_r>
	...

0810a680 <_write_r>:
 810a680:	b538      	push	{r3, r4, r5, lr}
 810a682:	4d07      	ldr	r5, [pc, #28]	; (810a6a0 <_write_r+0x20>)
 810a684:	4604      	mov	r4, r0
 810a686:	4608      	mov	r0, r1
 810a688:	4611      	mov	r1, r2
 810a68a:	2200      	movs	r2, #0
 810a68c:	602a      	str	r2, [r5, #0]
 810a68e:	461a      	mov	r2, r3
 810a690:	f7f7 f83b 	bl	810170a <_write>
 810a694:	1c43      	adds	r3, r0, #1
 810a696:	d102      	bne.n	810a69e <_write_r+0x1e>
 810a698:	682b      	ldr	r3, [r5, #0]
 810a69a:	b103      	cbz	r3, 810a69e <_write_r+0x1e>
 810a69c:	6023      	str	r3, [r4, #0]
 810a69e:	bd38      	pop	{r3, r4, r5, pc}
 810a6a0:	100002ec 	.word	0x100002ec

0810a6a4 <_close_r>:
 810a6a4:	b538      	push	{r3, r4, r5, lr}
 810a6a6:	4d06      	ldr	r5, [pc, #24]	; (810a6c0 <_close_r+0x1c>)
 810a6a8:	2300      	movs	r3, #0
 810a6aa:	4604      	mov	r4, r0
 810a6ac:	4608      	mov	r0, r1
 810a6ae:	602b      	str	r3, [r5, #0]
 810a6b0:	f7f7 f847 	bl	8101742 <_close>
 810a6b4:	1c43      	adds	r3, r0, #1
 810a6b6:	d102      	bne.n	810a6be <_close_r+0x1a>
 810a6b8:	682b      	ldr	r3, [r5, #0]
 810a6ba:	b103      	cbz	r3, 810a6be <_close_r+0x1a>
 810a6bc:	6023      	str	r3, [r4, #0]
 810a6be:	bd38      	pop	{r3, r4, r5, pc}
 810a6c0:	100002ec 	.word	0x100002ec

0810a6c4 <_fstat_r>:
 810a6c4:	b538      	push	{r3, r4, r5, lr}
 810a6c6:	4d07      	ldr	r5, [pc, #28]	; (810a6e4 <_fstat_r+0x20>)
 810a6c8:	2300      	movs	r3, #0
 810a6ca:	4604      	mov	r4, r0
 810a6cc:	4608      	mov	r0, r1
 810a6ce:	4611      	mov	r1, r2
 810a6d0:	602b      	str	r3, [r5, #0]
 810a6d2:	f7f7 f842 	bl	810175a <_fstat>
 810a6d6:	1c43      	adds	r3, r0, #1
 810a6d8:	d102      	bne.n	810a6e0 <_fstat_r+0x1c>
 810a6da:	682b      	ldr	r3, [r5, #0]
 810a6dc:	b103      	cbz	r3, 810a6e0 <_fstat_r+0x1c>
 810a6de:	6023      	str	r3, [r4, #0]
 810a6e0:	bd38      	pop	{r3, r4, r5, pc}
 810a6e2:	bf00      	nop
 810a6e4:	100002ec 	.word	0x100002ec

0810a6e8 <_isatty_r>:
 810a6e8:	b538      	push	{r3, r4, r5, lr}
 810a6ea:	4d06      	ldr	r5, [pc, #24]	; (810a704 <_isatty_r+0x1c>)
 810a6ec:	2300      	movs	r3, #0
 810a6ee:	4604      	mov	r4, r0
 810a6f0:	4608      	mov	r0, r1
 810a6f2:	602b      	str	r3, [r5, #0]
 810a6f4:	f7f7 f841 	bl	810177a <_isatty>
 810a6f8:	1c43      	adds	r3, r0, #1
 810a6fa:	d102      	bne.n	810a702 <_isatty_r+0x1a>
 810a6fc:	682b      	ldr	r3, [r5, #0]
 810a6fe:	b103      	cbz	r3, 810a702 <_isatty_r+0x1a>
 810a700:	6023      	str	r3, [r4, #0]
 810a702:	bd38      	pop	{r3, r4, r5, pc}
 810a704:	100002ec 	.word	0x100002ec

0810a708 <_lseek_r>:
 810a708:	b538      	push	{r3, r4, r5, lr}
 810a70a:	4d07      	ldr	r5, [pc, #28]	; (810a728 <_lseek_r+0x20>)
 810a70c:	4604      	mov	r4, r0
 810a70e:	4608      	mov	r0, r1
 810a710:	4611      	mov	r1, r2
 810a712:	2200      	movs	r2, #0
 810a714:	602a      	str	r2, [r5, #0]
 810a716:	461a      	mov	r2, r3
 810a718:	f7f7 f83a 	bl	8101790 <_lseek>
 810a71c:	1c43      	adds	r3, r0, #1
 810a71e:	d102      	bne.n	810a726 <_lseek_r+0x1e>
 810a720:	682b      	ldr	r3, [r5, #0]
 810a722:	b103      	cbz	r3, 810a726 <_lseek_r+0x1e>
 810a724:	6023      	str	r3, [r4, #0]
 810a726:	bd38      	pop	{r3, r4, r5, pc}
 810a728:	100002ec 	.word	0x100002ec

0810a72c <_read_r>:
 810a72c:	b538      	push	{r3, r4, r5, lr}
 810a72e:	4d07      	ldr	r5, [pc, #28]	; (810a74c <_read_r+0x20>)
 810a730:	4604      	mov	r4, r0
 810a732:	4608      	mov	r0, r1
 810a734:	4611      	mov	r1, r2
 810a736:	2200      	movs	r2, #0
 810a738:	602a      	str	r2, [r5, #0]
 810a73a:	461a      	mov	r2, r3
 810a73c:	f7f6 ffc8 	bl	81016d0 <_read>
 810a740:	1c43      	adds	r3, r0, #1
 810a742:	d102      	bne.n	810a74a <_read_r+0x1e>
 810a744:	682b      	ldr	r3, [r5, #0]
 810a746:	b103      	cbz	r3, 810a74a <_read_r+0x1e>
 810a748:	6023      	str	r3, [r4, #0]
 810a74a:	bd38      	pop	{r3, r4, r5, pc}
 810a74c:	100002ec 	.word	0x100002ec

0810a750 <_init>:
 810a750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810a752:	bf00      	nop
 810a754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810a756:	bc08      	pop	{r3}
 810a758:	469e      	mov	lr, r3
 810a75a:	4770      	bx	lr

0810a75c <_fini>:
 810a75c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810a75e:	bf00      	nop
 810a760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810a762:	bc08      	pop	{r3}
 810a764:	469e      	mov	lr, r3
 810a766:	4770      	bx	lr
