--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml pipeline_cpu_display.twx pipeline_cpu_display.ncd -o
pipeline_cpu_display.twr pipeline_cpu_display.pcf -ucf pipeline_cpu.ucf

Design file:              pipeline_cpu_display.ncd
Physical constraint file: pipeline_cpu_display.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;

 7280 paths analyzed, 971 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.339ns.
--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y68.ADDRA12), 323 paths
--------------------------------------------------------------------------------
Slack (setup path):     85.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_14 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      14.088ns (Levels of Logic = 7)
  Clock Path Skew:      -0.216ns (0.688 - 0.904)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_14 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y40.CQ      Tcko                  0.447   display_value<14>
                                                       display_value_14
    SLICE_X66Y54.C3      net (fanout=1)        1.965   display_value<14>
    SLICE_X66Y54.CMUX    Tilo                  0.343   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X66Y54.A2      net (fanout=1)        0.595   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X66Y54.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X71Y82.D2      net (fanout=5)        2.911   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X71Y82.D       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X71Y82.C6      net (fanout=1)        0.118   lcd_module/N10
    SLICE_X71Y82.C       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X77Y94.B6      net (fanout=3)        1.177   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X77Y94.B       Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X77Y94.A5      net (fanout=3)        0.195   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X77Y94.A       Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X77Y94.C2      net (fanout=2)        0.432   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X77Y94.C       Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X4Y68.ADDRA12 net (fanout=2)        4.055   lcd_module/rom_addr<8>
    RAMB16_X4Y68.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     14.088ns (2.640ns logic, 11.448ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     85.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_22 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      14.007ns (Levels of Logic = 8)
  Clock Path Skew:      -0.225ns (0.688 - 0.913)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_22 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.CQ      Tcko                  0.391   display_value<22>
                                                       display_value_22
    SLICE_X61Y46.D1      net (fanout=1)        0.652   display_value<22>
    SLICE_X61Y46.D       Tilo                  0.259   display_value<19>
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X66Y54.D5      net (fanout=1)        1.034   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X66Y54.CMUX    Topdc                 0.338   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X66Y54.A2      net (fanout=1)        0.595   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X66Y54.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X71Y82.D2      net (fanout=5)        2.911   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X71Y82.D       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X71Y82.C6      net (fanout=1)        0.118   lcd_module/N10
    SLICE_X71Y82.C       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X77Y94.B6      net (fanout=3)        1.177   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X77Y94.B       Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X77Y94.A5      net (fanout=3)        0.195   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X77Y94.A       Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X77Y94.C2      net (fanout=2)        0.432   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X77Y94.C       Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X4Y68.ADDRA12 net (fanout=2)        4.055   lcd_module/rom_addr<8>
    RAMB16_X4Y68.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     14.007ns (2.838ns logic, 11.169ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     85.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_2 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      14.012ns (Levels of Logic = 8)
  Clock Path Skew:      -0.219ns (0.688 - 0.907)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_2 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y51.CQ      Tcko                  0.408   display_value<2>
                                                       display_value_2
    SLICE_X61Y46.D5      net (fanout=1)        0.640   display_value<2>
    SLICE_X61Y46.D       Tilo                  0.259   display_value<19>
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X66Y54.D5      net (fanout=1)        1.034   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X66Y54.CMUX    Topdc                 0.338   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X66Y54.A2      net (fanout=1)        0.595   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X66Y54.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X71Y82.D2      net (fanout=5)        2.911   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X71Y82.D       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X71Y82.C6      net (fanout=1)        0.118   lcd_module/N10
    SLICE_X71Y82.C       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X77Y94.B6      net (fanout=3)        1.177   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X77Y94.B       Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X77Y94.A5      net (fanout=3)        0.195   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X77Y94.A       Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X77Y94.C2      net (fanout=2)        0.432   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X77Y94.C       Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X4Y68.ADDRA12 net (fanout=2)        4.055   lcd_module/rom_addr<8>
    RAMB16_X4Y68.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     14.012ns (2.855ns logic, 11.157ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y68.ADDRA11), 320 paths
--------------------------------------------------------------------------------
Slack (setup path):     85.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_14 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      14.000ns (Levels of Logic = 7)
  Clock Path Skew:      -0.216ns (0.688 - 0.904)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_14 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y40.CQ      Tcko                  0.447   display_value<14>
                                                       display_value_14
    SLICE_X66Y54.C3      net (fanout=1)        1.965   display_value<14>
    SLICE_X66Y54.CMUX    Tilo                  0.343   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X66Y54.A2      net (fanout=1)        0.595   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X66Y54.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X71Y82.D2      net (fanout=5)        2.911   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X71Y82.D       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X71Y82.C6      net (fanout=1)        0.118   lcd_module/N10
    SLICE_X71Y82.C       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X77Y94.B6      net (fanout=3)        1.177   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X77Y94.B       Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X77Y94.A5      net (fanout=3)        0.195   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X77Y94.A       Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X77Y93.B5      net (fanout=2)        0.357   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X77Y93.B       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/Mmux_rom_addr89
    RAMB16_X4Y68.ADDRA11 net (fanout=2)        4.042   lcd_module/rom_addr<7>
    RAMB16_X4Y68.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     14.000ns (2.640ns logic, 11.360ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     85.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_22 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      13.919ns (Levels of Logic = 8)
  Clock Path Skew:      -0.225ns (0.688 - 0.913)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_22 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.CQ      Tcko                  0.391   display_value<22>
                                                       display_value_22
    SLICE_X61Y46.D1      net (fanout=1)        0.652   display_value<22>
    SLICE_X61Y46.D       Tilo                  0.259   display_value<19>
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X66Y54.D5      net (fanout=1)        1.034   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X66Y54.CMUX    Topdc                 0.338   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X66Y54.A2      net (fanout=1)        0.595   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X66Y54.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X71Y82.D2      net (fanout=5)        2.911   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X71Y82.D       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X71Y82.C6      net (fanout=1)        0.118   lcd_module/N10
    SLICE_X71Y82.C       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X77Y94.B6      net (fanout=3)        1.177   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X77Y94.B       Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X77Y94.A5      net (fanout=3)        0.195   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X77Y94.A       Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X77Y93.B5      net (fanout=2)        0.357   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X77Y93.B       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/Mmux_rom_addr89
    RAMB16_X4Y68.ADDRA11 net (fanout=2)        4.042   lcd_module/rom_addr<7>
    RAMB16_X4Y68.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.919ns (2.838ns logic, 11.081ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     85.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_2 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      13.924ns (Levels of Logic = 8)
  Clock Path Skew:      -0.219ns (0.688 - 0.907)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_2 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y51.CQ      Tcko                  0.408   display_value<2>
                                                       display_value_2
    SLICE_X61Y46.D5      net (fanout=1)        0.640   display_value<2>
    SLICE_X61Y46.D       Tilo                  0.259   display_value<19>
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X66Y54.D5      net (fanout=1)        1.034   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X66Y54.CMUX    Topdc                 0.338   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X66Y54.A2      net (fanout=1)        0.595   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X66Y54.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X71Y82.D2      net (fanout=5)        2.911   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X71Y82.D       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X71Y82.C6      net (fanout=1)        0.118   lcd_module/N10
    SLICE_X71Y82.C       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X77Y94.B6      net (fanout=3)        1.177   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X77Y94.B       Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X77Y94.A5      net (fanout=3)        0.195   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X77Y94.A       Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X77Y93.B5      net (fanout=2)        0.357   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X77Y93.B       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/Mmux_rom_addr89
    RAMB16_X4Y68.ADDRA11 net (fanout=2)        4.042   lcd_module/rom_addr<7>
    RAMB16_X4Y68.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.924ns (2.855ns logic, 11.069ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y68.ADDRA8), 237 paths
--------------------------------------------------------------------------------
Slack (setup path):     85.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_14 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      13.907ns (Levels of Logic = 6)
  Clock Path Skew:      -0.216ns (0.688 - 0.904)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_14 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y40.CQ      Tcko                  0.447   display_value<14>
                                                       display_value_14
    SLICE_X66Y54.C3      net (fanout=1)        1.965   display_value<14>
    SLICE_X66Y54.CMUX    Tilo                  0.343   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X66Y54.A2      net (fanout=1)        0.595   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X66Y54.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X71Y82.D2      net (fanout=5)        2.911   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X71Y82.D       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X71Y82.C6      net (fanout=1)        0.118   lcd_module/N10
    SLICE_X71Y82.C       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X79Y95.C4      net (fanout=3)        1.567   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X79Y95.C       Tilo                  0.259   lcd_module/Mmux_rom_addr59
                                                       lcd_module/Mmux_rom_addr510
    SLICE_X79Y95.B4      net (fanout=1)        0.327   lcd_module/Mmux_rom_addr59
    SLICE_X79Y95.B       Tilo                  0.259   lcd_module/Mmux_rom_addr59
                                                       lcd_module/Mmux_rom_addr511
    RAMB16_X4Y68.ADDRA8  net (fanout=2)        4.043   lcd_module/rom_addr<4>
    RAMB16_X4Y68.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.907ns (2.381ns logic, 11.526ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     85.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_22 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      13.826ns (Levels of Logic = 7)
  Clock Path Skew:      -0.225ns (0.688 - 0.913)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_22 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.CQ      Tcko                  0.391   display_value<22>
                                                       display_value_22
    SLICE_X61Y46.D1      net (fanout=1)        0.652   display_value<22>
    SLICE_X61Y46.D       Tilo                  0.259   display_value<19>
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X66Y54.D5      net (fanout=1)        1.034   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X66Y54.CMUX    Topdc                 0.338   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X66Y54.A2      net (fanout=1)        0.595   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X66Y54.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X71Y82.D2      net (fanout=5)        2.911   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X71Y82.D       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X71Y82.C6      net (fanout=1)        0.118   lcd_module/N10
    SLICE_X71Y82.C       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X79Y95.C4      net (fanout=3)        1.567   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X79Y95.C       Tilo                  0.259   lcd_module/Mmux_rom_addr59
                                                       lcd_module/Mmux_rom_addr510
    SLICE_X79Y95.B4      net (fanout=1)        0.327   lcd_module/Mmux_rom_addr59
    SLICE_X79Y95.B       Tilo                  0.259   lcd_module/Mmux_rom_addr59
                                                       lcd_module/Mmux_rom_addr511
    RAMB16_X4Y68.ADDRA8  net (fanout=2)        4.043   lcd_module/rom_addr<4>
    RAMB16_X4Y68.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.826ns (2.579ns logic, 11.247ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     85.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_2 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      13.831ns (Levels of Logic = 7)
  Clock Path Skew:      -0.219ns (0.688 - 0.907)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_2 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y51.CQ      Tcko                  0.408   display_value<2>
                                                       display_value_2
    SLICE_X61Y46.D5      net (fanout=1)        0.640   display_value<2>
    SLICE_X61Y46.D       Tilo                  0.259   display_value<19>
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X66Y54.D5      net (fanout=1)        1.034   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X66Y54.CMUX    Topdc                 0.338   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X66Y54.A2      net (fanout=1)        0.595   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X66Y54.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X71Y82.D2      net (fanout=5)        2.911   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X71Y82.D       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X71Y82.C6      net (fanout=1)        0.118   lcd_module/N10
    SLICE_X71Y82.C       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X79Y95.C4      net (fanout=3)        1.567   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X79Y95.C       Tilo                  0.259   lcd_module/Mmux_rom_addr59
                                                       lcd_module/Mmux_rom_addr510
    SLICE_X79Y95.B4      net (fanout=1)        0.327   lcd_module/Mmux_rom_addr59
    SLICE_X79Y95.B       Tilo                  0.259   lcd_module/Mmux_rom_addr59
                                                       lcd_module/Mmux_rom_addr511
    RAMB16_X4Y68.ADDRA8  net (fanout=2)        4.043   lcd_module/rom_addr<4>
    RAMB16_X4Y68.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.831ns (2.596ns logic, 11.235ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_44 (SLICE_X82Y93.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_44 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_44 to lcd_module/touch_module/touch_array_7_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y93.AQ      Tcko                  0.200   lcd_module/touch_module/touch_array_7<47>
                                                       lcd_module/touch_module/touch_array_7_44
    SLICE_X82Y93.A6      net (fanout=2)        0.023   lcd_module/touch_module/touch_array_7<44>
    SLICE_X82Y93.CLK     Tah         (-Th)    -0.190   lcd_module/touch_module/touch_array_7<47>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT391
                                                       lcd_module/touch_module/touch_array_7_44
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_2 (SLICE_X78Y91.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_2 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_2 to lcd_module/touch_module/touch_array_7_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y91.DQ      Tcko                  0.200   lcd_module/touch_module/touch_array_7<2>
                                                       lcd_module/touch_module/touch_array_7_2
    SLICE_X78Y91.D6      net (fanout=2)        0.025   lcd_module/touch_module/touch_array_7<2>
    SLICE_X78Y91.CLK     Tah         (-Th)    -0.190   lcd_module/touch_module/touch_array_7<2>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT231
                                                       lcd_module/touch_module/touch_array_7_2
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/ct_rstn (SLICE_X96Y142.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/ct_rstn (FF)
  Destination:          lcd_module/touch_module/ct_rstn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/ct_rstn to lcd_module/touch_module/ct_rstn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y142.DQ     Tcko                  0.200   ct_rstn_OBUF
                                                       lcd_module/touch_module/ct_rstn
    SLICE_X96Y142.D6     net (fanout=2)        0.025   ct_rstn_OBUF
    SLICE_X96Y142.CLK    Tah         (-Th)    -0.190   ct_rstn_OBUF
                                                       lcd_module/touch_module/ct_rstn_glue_set
                                                       lcd_module/touch_module/ct_rstn
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y68.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y68.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.339|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7280 paths, 0 nets, and 1414 connections

Design statistics:
   Minimum period:  14.339ns{1}   (Maximum frequency:  69.740MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 10 17:53:53 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 403 MB



