// Seed: 70019873
module module_0 ();
  assign id_1 = id_1;
  module_3();
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6
    , id_8
);
  assign id_8 = id_4 !=? 1;
  module_0();
  always @(1 or posedge id_8) if (1'b0) id_1 <= 1;
endmodule
module module_2;
  always
  fork : id_1
    #1;
    #1;
  join
  module_0();
endmodule
module module_3;
  initial id_1 = #1  (1 && id_1);
endmodule
