# Verilog Combinational Logic Circuits

A structured collection of combinational logic designs implemented in Verilog HDL. This repository includes RTL design, gate-level and behavioral implementations, along with corresponding testbenches for simulation and verification.

---

## ğŸ“‚ Repository Structure

- **adders/**  
  Half adder, full adder, ripple carry adder (4-bit), with DUT & TB

- **multiplexers/**  
  2:1, 4:1, 8:1 MUX (gate-level and conditional operator)

- **encoders/**  
  4:2 encoder, priority mappings

- **decoders/**  
  2:4 decoder, one-hot line decoding

- **demultiplexers/**  
  1:4 demux with select-based fan-out

- **logic_gates/**  
  Basic gates using logic AND gates  
  AND/OR/NAND/NOR/XOR/XNOR/NOT  
  and also implemented using **only 2:1 MUX**

- **comparator/**  
  2-bit comparator with greater/less/equal flags

---

## ğŸ§  Skills Demonstrated

âœ” RTL design in Verilog  
âœ” Behavioral & gate-level modeling  
âœ” Structured folder organization  
âœ” Testbench development  
âœ” Simulation methodology  
âœ” Digital logic fundamentals  
âœ” Hardware thinking & abstraction  
âœ” Clean coding, naming & documentation discipline

---

## ğŸ›  Simulation Tools Used

These designs are verified using:

- QuestaSim  
- ModelSim  
- Vivado Simulator  
- EDA Playground  

Each module is testbench-verified with monitor-based output tracing.


Each design prints signal activity, enabling waveform + text-based verification.

---

## ğŸ‘¨â€ğŸ’» Author  
**Rachapudi Jashuva Raj Kumar**  
Design Verification & Digital Design Enthusiast  
Hands-on with RTL, SystemVerilog, UVM & HDL modeling  
Working on advanced digital logic & verification projects

---

## ğŸ¯ Purpose of This Repository

This project demonstrates:
- My fundamentals in digital design  
- Ability to implement functions in Verilog  
- Understanding of hierarchical design  
- Verification mindset and structured HDL development  

This repository is part of my journey toward becoming a **Design Verification Engineer**.

---

## ğŸš€ Next additions (in progress)

- Sequential circuits  
- Flip-flops (SR, JK, D, T)  
- Counters  
- FSMs  
- Registers 
- ALU modules  
- SystemVerilog testbench expansions  

---

If you are a hiring manager, DV engineer, or collaborator â€” feel free to reach out.

ğŸ“© I'm open to internships, research, and industry opportunities in RTL design, verification, and semiconductor engineering.



