{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1503450800426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1503450800427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 22 20:13:20 2017 " "Processing started: Tue Aug 22 20:13:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1503450800427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503450800427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503450800427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1503450801040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1503450801040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/camilo/avr_core_v14/rtl/core/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/camilo/avr_core_v14/rtl/core/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../../../avr_core_v14/rtl/core/reg_file.v" "" { Text "/home/camilo/avr_core_v14/rtl/core/reg_file.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503450814884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503450814884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/camilo/avr_core_v14/rtl/core/alu_avr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/camilo/avr_core_v14/rtl/core/alu_avr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_avr " "Found entity 1: alu_avr" {  } { { "../../../avr_core_v14/rtl/core/alu_avr.v" "" { Text "/home/camilo/avr_core_v14/rtl/core/alu_avr.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503450814902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503450814902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CONEXIONADO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CONEXIONADO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONEXIONADO-rtl " "Found design unit 1: CONEXIONADO-rtl" {  } { { "CONEXIONADO.vhd" "" { Text "/home/camilo/Documentos/Micros/ProyectoUno/CONEXIONADO.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503450815545 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONEXIONADO " "Found entity 1: CONEXIONADO" {  } { { "CONEXIONADO.vhd" "" { Text "/home/camilo/Documentos/Micros/ProyectoUno/CONEXIONADO.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503450815545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503450815545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StatusRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file StatusRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StatusRegister-rtl " "Found design unit 1: StatusRegister-rtl" {  } { { "StatusRegister.vhd" "" { Text "/home/camilo/Documentos/Micros/ProyectoUno/StatusRegister.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503450815546 ""} { "Info" "ISGN_ENTITY_NAME" "1 StatusRegister " "Found entity 1: StatusRegister" {  } { { "StatusRegister.vhd" "" { Text "/home/camilo/Documentos/Micros/ProyectoUno/StatusRegister.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503450815546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503450815546 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONEXIONADO " "Elaborating entity \"CONEXIONADO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1503450815665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_avr alu_avr:alu " "Elaborating entity \"alu_avr\" for hierarchy \"alu_avr:alu\"" {  } { { "CONEXIONADO.vhd" "alu" { Text "/home/camilo/Documentos/Micros/ProyectoUno/CONEXIONADO.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503450815669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_general_propose " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_general_propose\"" {  } { { "CONEXIONADO.vhd" "reg_general_propose" { Text "/home/camilo/Documentos/Micros/ProyectoUno/CONEXIONADO.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503450815792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg_file.v(122) " "Verilog HDL assignment warning at reg_file.v(122): truncated value with size 32 to match size of target (16)" {  } { { "../../../avr_core_v14/rtl/core/reg_file.v" "" { Text "/home/camilo/avr_core_v14/rtl/core/reg_file.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503450815820 "|CONEXIONADO|reg_file:reg_general_propose"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg_file.v(123) " "Verilog HDL assignment warning at reg_file.v(123): truncated value with size 32 to match size of target (16)" {  } { { "../../../avr_core_v14/rtl/core/reg_file.v" "" { Text "/home/camilo/avr_core_v14/rtl/core/reg_file.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503450815820 "|CONEXIONADO|reg_file:reg_general_propose"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "reg_file.v(138) " "Verilog HDL Case Statement information at reg_file.v(138): all case item expressions in this case statement are onehot" {  } { { "../../../avr_core_v14/rtl/core/reg_file.v" "" { Text "/home/camilo/avr_core_v14/rtl/core/reg_file.v" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1503450815821 "|CONEXIONADO|reg_file:reg_general_propose"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "reg_file.v(174) " "Verilog HDL Case Statement information at reg_file.v(174): all case item expressions in this case statement are onehot" {  } { { "../../../avr_core_v14/rtl/core/reg_file.v" "" { Text "/home/camilo/avr_core_v14/rtl/core/reg_file.v" 174 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1503450815831 "|CONEXIONADO|reg_file:reg_general_propose"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 reg_file.v(201) " "Verilog HDL assignment warning at reg_file.v(201): truncated value with size 32 to match size of target (5)" {  } { { "../../../avr_core_v14/rtl/core/reg_file.v" "" { Text "/home/camilo/avr_core_v14/rtl/core/reg_file.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503450815837 "|CONEXIONADO|reg_file:reg_general_propose"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StatusRegister StatusRegister:registro " "Elaborating entity \"StatusRegister\" for hierarchy \"StatusRegister:registro\"" {  } { { "CONEXIONADO.vhd" "registro" { Text "/home/camilo/Documentos/Micros/ProyectoUno/CONEXIONADO.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503450815882 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1503450817783 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1503450819000 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503450819000 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "762 " "Implemented 762 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1503450819858 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1503450819858 ""} { "Info" "ICUT_CUT_TM_LCELLS" "650 " "Implemented 650 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1503450819858 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1503450819858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1024 " "Peak virtual memory: 1024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1503450819866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 22 20:13:39 2017 " "Processing ended: Tue Aug 22 20:13:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1503450819866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1503450819866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1503450819866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1503450819866 ""}
