// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        ap_return_0,
        ap_return_1,
        ap_return_2
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [167:0] p_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_subdone;
wire  signed [7:0] trunc_ln38_fu_4059_p1;
reg  signed [7:0] trunc_ln38_reg_6183;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg  signed [7:0] trunc_ln38_reg_6183_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_1_reg_6191;
reg  signed [7:0] trunc_ln38_1_reg_6191_pp0_iter1_reg;
wire  signed [7:0] trunc_ln38_2_fu_4073_p4;
reg  signed [7:0] trunc_ln38_2_reg_6197;
wire  signed [15:0] r_V_3_fu_4098_p1;
reg   [12:0] trunc_ln717_7_reg_6219;
reg   [12:0] trunc_ln717_7_reg_6219_pp0_iter1_reg;
wire  signed [7:0] trunc_ln38_4_fu_4136_p4;
reg  signed [7:0] trunc_ln38_4_reg_6224;
reg  signed [7:0] trunc_ln38_5_reg_6240;
reg  signed [7:0] trunc_ln38_5_reg_6240_pp0_iter1_reg;
wire  signed [7:0] trunc_ln38_6_fu_4166_p4;
reg  signed [7:0] trunc_ln38_6_reg_6247;
reg  signed [7:0] trunc_ln38_6_reg_6247_pp0_iter1_reg;
wire  signed [7:0] trunc_ln38_7_fu_4181_p4;
reg  signed [7:0] trunc_ln38_7_reg_6258;
reg  signed [7:0] trunc_ln38_7_reg_6258_pp0_iter1_reg;
wire  signed [15:0] r_V_77_fu_4191_p1;
wire  signed [15:0] r_V_8_fu_4207_p1;
wire  signed [15:0] r_V_9_fu_4228_p1;
wire  signed [7:0] trunc_ln38_s_fu_4235_p4;
reg  signed [7:0] trunc_ln38_s_reg_6287;
wire  signed [7:0] trunc_ln38_10_fu_4255_p4;
reg  signed [7:0] trunc_ln38_10_reg_6303;
reg  signed [7:0] trunc_ln38_10_reg_6303_pp0_iter1_reg;
wire  signed [7:0] trunc_ln38_11_fu_4270_p4;
reg  signed [7:0] trunc_ln38_11_reg_6315;
reg  signed [7:0] trunc_ln38_11_reg_6315_pp0_iter1_reg;
wire  signed [7:0] trunc_ln38_12_fu_4285_p4;
reg  signed [7:0] trunc_ln38_12_reg_6328;
wire  signed [7:0] trunc_ln38_13_fu_4300_p4;
reg  signed [7:0] trunc_ln38_13_reg_6340;
wire  signed [7:0] trunc_ln38_14_fu_4315_p4;
reg  signed [7:0] trunc_ln38_14_reg_6351;
wire  signed [7:0] trunc_ln38_15_fu_4340_p4;
reg  signed [7:0] trunc_ln38_15_reg_6362;
reg  signed [7:0] trunc_ln38_15_reg_6362_pp0_iter1_reg;
wire  signed [7:0] trunc_ln38_16_fu_4360_p4;
reg  signed [7:0] trunc_ln38_16_reg_6378;
reg  signed [7:0] trunc_ln38_16_reg_6378_pp0_iter1_reg;
reg   [4:0] trunc_ln717_48_reg_6389;
reg   [4:0] trunc_ln717_48_reg_6389_pp0_iter1_reg;
reg   [7:0] tmp_2_reg_6394;
wire  signed [7:0] trunc_ln38_17_fu_4395_p4;
reg  signed [7:0] trunc_ln38_17_reg_6402;
wire  signed [14:0] sext_ln1171_57_fu_4420_p1;
wire   [9:0] add_ln740_25_fu_4476_p2;
reg   [9:0] add_ln740_25_reg_6420;
reg   [9:0] add_ln740_25_reg_6420_pp0_iter1_reg;
wire  signed [15:0] r_V_1_fu_4490_p1;
reg  signed [15:0] r_V_1_reg_6435;
reg   [10:0] trunc_ln717_4_reg_6441;
reg   [12:0] trunc_ln717_5_reg_6446;
reg   [10:0] trunc_ln717_6_reg_6451;
reg   [12:0] trunc_ln717_8_reg_6456;
reg   [11:0] trunc_ln717_10_reg_6461;
reg   [11:0] trunc_ln717_11_reg_6466;
reg   [9:0] trunc_ln717_12_reg_6471;
reg   [10:0] trunc_ln717_13_reg_6476;
wire  signed [13:0] sext_ln1171_19_fu_4657_p1;
reg   [12:0] trunc_ln717_18_reg_6487;
reg   [12:0] trunc_ln717_19_reg_6492;
reg   [12:0] trunc_ln717_20_reg_6497;
reg   [11:0] trunc_ln717_21_reg_6502;
reg   [12:0] trunc_ln717_22_reg_6507;
reg   [12:0] trunc_ln717_23_reg_6512;
reg   [12:0] trunc_ln717_24_reg_6517;
reg   [12:0] trunc_ln717_25_reg_6522;
reg   [12:0] trunc_ln717_26_reg_6527;
reg   [12:0] trunc_ln717_27_reg_6532;
reg   [10:0] trunc_ln717_28_reg_6537;
reg   [9:0] trunc_ln717_29_reg_6542;
reg   [11:0] trunc_ln717_30_reg_6547;
reg   [11:0] trunc_ln717_35_reg_6552;
reg   [11:0] trunc_ln717_37_reg_6557;
reg   [10:0] trunc_ln717_39_reg_6562;
reg   [7:0] trunc_ln717_40_reg_6567;
reg   [10:0] trunc_ln717_42_reg_6572;
reg   [11:0] trunc_ln717_43_reg_6577;
reg   [10:0] trunc_ln717_44_reg_6582;
reg   [12:0] trunc_ln717_46_reg_6587;
reg   [11:0] trunc_ln717_47_reg_6592;
reg   [8:0] trunc_ln717_50_reg_6597;
reg   [12:0] trunc_ln717_51_reg_6602;
reg   [12:0] trunc_ln717_52_reg_6607;
reg   [12:0] trunc_ln717_53_reg_6612;
reg   [12:0] trunc_ln717_54_reg_6617;
reg   [11:0] trunc_ln717_56_reg_6622;
reg   [11:0] trunc_ln717_57_reg_6627;
wire   [9:0] add_ln740_19_fu_5186_p2;
reg   [9:0] add_ln740_19_reg_6632;
wire   [9:0] add_ln740_64_fu_5192_p2;
reg   [9:0] add_ln740_64_reg_6637;
reg   [9:0] trunc_ln717_15_reg_6642;
wire    ap_block_pp0_stage1_11001;
reg   [10:0] trunc_ln717_31_reg_6647;
reg   [9:0] trunc_ln717_33_reg_6652;
reg   [10:0] trunc_ln717_34_reg_6657;
reg   [9:0] trunc_ln717_45_reg_6662;
reg   [11:0] trunc_ln717_49_reg_6667;
wire   [13:0] add_ln740_11_fu_5567_p2;
reg   [13:0] add_ln740_11_reg_6672;
wire   [13:0] add_ln740_15_fu_5579_p2;
reg   [13:0] add_ln740_15_reg_6677;
wire   [13:0] add_ln740_18_fu_5585_p2;
reg   [13:0] add_ln740_18_reg_6682;
wire   [13:0] add_ln740_22_fu_5591_p2;
reg   [13:0] add_ln740_22_reg_6687;
wire   [13:0] add_ln740_30_fu_5603_p2;
reg   [13:0] add_ln740_30_reg_6692;
wire   [13:0] add_ln740_32_fu_5609_p2;
reg   [13:0] add_ln740_32_reg_6697;
wire   [13:0] add_ln740_35_fu_5621_p2;
reg   [13:0] add_ln740_35_reg_6702;
wire   [11:0] add_ln740_39_fu_5627_p2;
reg   [11:0] add_ln740_39_reg_6707;
wire   [13:0] add_ln740_42_fu_5633_p2;
reg   [13:0] add_ln740_42_reg_6712;
wire   [12:0] add_ln740_45_fu_5649_p2;
reg   [12:0] add_ln740_45_reg_6717;
wire   [12:0] add_ln740_50_fu_5661_p2;
reg   [12:0] add_ln740_50_reg_6722;
wire   [13:0] add_ln740_52_fu_5667_p2;
reg   [13:0] add_ln740_52_reg_6727;
wire   [13:0] add_ln740_55_fu_5679_p2;
reg   [13:0] add_ln740_55_reg_6732;
wire   [12:0] add_ln740_58_fu_5685_p2;
reg   [12:0] add_ln740_58_reg_6737;
wire   [13:0] add_ln740_60_fu_5697_p2;
reg   [13:0] add_ln740_60_reg_6742;
wire   [13:0] add_ln740_62_fu_5703_p2;
reg   [13:0] add_ln740_62_reg_6747;
wire   [12:0] add_ln740_65_fu_5712_p2;
reg   [12:0] add_ln740_65_reg_6752;
reg   [11:0] trunc_ln5_reg_6757;
reg   [12:0] trunc_ln717_9_reg_6762;
reg   [9:0] trunc_ln717_s_reg_6767;
reg   [12:0] trunc_ln717_1_reg_6772;
reg   [12:0] trunc_ln717_2_reg_6777;
reg   [12:0] trunc_ln717_3_reg_6782;
reg   [10:0] trunc_ln717_14_reg_6787;
reg   [10:0] trunc_ln717_16_reg_6792;
reg   [12:0] trunc_ln717_17_reg_6797;
wire   [10:0] add_ln740_20_fu_5913_p2;
reg   [10:0] add_ln740_20_reg_6802;
wire   [13:0] add_ln740_26_fu_5927_p2;
reg   [13:0] add_ln740_26_reg_6807;
wire   [13:0] add_ln740_36_fu_5938_p2;
reg   [13:0] add_ln740_36_reg_6812;
wire   [11:0] add_ln740_38_fu_5943_p2;
reg   [11:0] add_ln740_38_reg_6817;
wire   [12:0] add_ln740_40_fu_5952_p2;
reg   [12:0] add_ln740_40_reg_6822;
wire   [13:0] add_ln740_46_fu_5966_p2;
reg   [13:0] add_ln740_46_reg_6827;
wire   [13:0] add_ln740_66_fu_5980_p2;
reg   [13:0] add_ln740_66_reg_6832;
wire   [13:0] add_ln740_12_fu_6019_p2;
reg   [13:0] add_ln740_12_reg_6837;
wire   [13:0] add_ln740_16_fu_6030_p2;
reg   [13:0] add_ln740_16_reg_6842;
wire   [13:0] add_ln740_27_fu_6043_p2;
reg   [13:0] add_ln740_27_reg_6847;
wire   [13:0] add_ln740_31_fu_6054_p2;
reg   [13:0] add_ln740_31_reg_6852;
wire   [13:0] add_ln740_47_fu_6071_p2;
reg   [13:0] add_ln740_47_reg_6857;
wire   [13:0] add_ln740_51_fu_6085_p2;
reg   [13:0] add_ln740_51_reg_6862;
wire   [13:0] add_ln740_56_fu_6096_p2;
reg   [13:0] add_ln740_56_reg_6867;
wire   [13:0] add_ln740_67_fu_6109_p2;
reg   [13:0] add_ln740_67_reg_6872;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
wire  signed [7:0] grp_fu_246_p0;
wire  signed [6:0] grp_fu_246_p1;
wire    ap_block_pp0_stage0;
wire   [6:0] grp_fu_247_p1;
wire  signed [5:0] grp_fu_248_p1;
wire   [6:0] grp_fu_249_p1;
wire   [5:0] grp_fu_250_p1;
wire  signed [5:0] grp_fu_251_p1;
wire   [6:0] grp_fu_252_p1;
wire   [5:0] grp_fu_253_p1;
wire  signed [7:0] grp_fu_254_p0;
wire   [5:0] grp_fu_254_p1;
wire  signed [7:0] grp_fu_255_p0;
wire  signed [7:0] grp_fu_255_p1;
wire  signed [7:0] grp_fu_256_p0;
wire  signed [7:0] grp_fu_256_p1;
wire   [6:0] grp_fu_257_p1;
wire   [7:0] grp_fu_258_p1;
wire  signed [6:0] grp_fu_259_p1;
wire  signed [7:0] grp_fu_260_p1;
wire  signed [7:0] grp_fu_261_p0;
wire   [7:0] grp_fu_261_p1;
wire  signed [7:0] grp_fu_262_p0;
wire  signed [7:0] grp_fu_262_p1;
wire  signed [7:0] grp_fu_263_p0;
wire  signed [7:0] grp_fu_263_p1;
wire   [6:0] grp_fu_264_p1;
wire   [7:0] grp_fu_265_p1;
wire  signed [7:0] grp_fu_266_p0;
wire   [7:0] grp_fu_266_p1;
wire  signed [7:0] grp_fu_267_p0;
wire  signed [5:0] grp_fu_267_p1;
wire   [6:0] grp_fu_268_p1;
wire  signed [7:0] grp_fu_269_p0;
wire   [7:0] grp_fu_269_p1;
wire  signed [7:0] grp_fu_270_p0;
wire  signed [6:0] grp_fu_270_p1;
wire  signed [7:0] grp_fu_271_p0;
wire  signed [7:0] grp_fu_271_p1;
wire  signed [7:0] grp_fu_272_p1;
wire   [7:0] grp_fu_273_p1;
wire  signed [5:0] grp_fu_274_p1;
wire   [4:0] grp_fu_275_p1;
wire  signed [6:0] grp_fu_276_p1;
wire   [7:0] grp_fu_277_p1;
wire  signed [7:0] trunc_ln38_3_fu_4088_p4;
wire   [14:0] shl_ln1171_9_fu_4108_p3;
wire  signed [15:0] sext_ln1171_13_fu_4116_p1;
wire   [15:0] sub_ln1171_12_fu_4120_p2;
wire  signed [7:0] trunc_ln38_8_fu_4197_p4;
wire   [7:0] trunc_ln38_9_fu_4218_p4;
wire  signed [7:0] trunc_ln38_18_fu_4410_p4;
wire   [9:0] shl_ln1171_31_fu_4430_p3;
wire  signed [10:0] sext_ln1171_59_fu_4438_p1;
wire  signed [10:0] sext_ln1171_58_fu_4426_p1;
wire   [10:0] sub_ln1171_27_fu_4442_p2;
wire   [6:0] trunc_ln717_41_fu_4330_p4;
wire   [7:0] trunc_ln717_55_fu_4448_p4;
wire  signed [8:0] sext_ln712_48_fu_4458_p1;
wire   [8:0] add_ln740_24_fu_4466_p2;
wire   [9:0] zext_ln740_fu_4472_p1;
wire  signed [9:0] sext_ln712_62_fu_4462_p1;
wire  signed [12:0] shl_ln1171_6_fu_4494_p3;
wire  signed [13:0] sext_ln1171_9_fu_4505_p1;
wire   [8:0] shl_ln1171_7_fu_4515_p3;
wire   [13:0] sub_ln1171_9_fu_4509_p2;
wire  signed [13:0] sext_ln1171_10_fu_4522_p1;
wire   [13:0] sub_ln1171_10_fu_4526_p2;
wire   [14:0] shl_ln1171_8_fu_4542_p3;
wire  signed [15:0] sext_ln1171_11_fu_4549_p1;
wire  signed [15:0] sext_ln1171_8_fu_4501_p1;
wire   [15:0] sub_ln1171_11_fu_4553_p2;
wire   [13:0] grp_fu_250_p2;
wire   [15:0] grp_fu_255_p2;
wire   [14:0] grp_fu_252_p2;
wire   [14:0] grp_fu_249_p2;
wire   [12:0] grp_fu_275_p2;
wire   [12:0] shl_ln1171_s_fu_4619_p3;
wire   [9:0] shl_ln1171_1_fu_4630_p3;
wire  signed [13:0] sext_ln1171_16_fu_4626_p1;
wire  signed [13:0] sext_ln1171_17_fu_4637_p1;
wire   [13:0] add_ln1171_fu_4641_p2;
wire   [15:0] grp_fu_258_p2;
wire   [15:0] grp_fu_262_p2;
wire   [15:0] grp_fu_261_p2;
wire   [14:0] grp_fu_264_p2;
wire   [15:0] grp_fu_263_p2;
wire   [15:0] grp_fu_266_p2;
wire   [15:0] grp_fu_256_p2;
wire   [15:0] grp_fu_269_p2;
wire   [15:0] grp_fu_271_p2;
wire   [15:0] grp_fu_265_p2;
wire   [13:0] grp_fu_274_p2;
wire   [11:0] shl_ln1171_11_fu_4772_p3;
wire   [9:0] shl_ln1171_12_fu_4783_p3;
wire  signed [12:0] sext_ln1171_26_fu_4790_p1;
wire  signed [12:0] sext_ln1171_25_fu_4779_p1;
wire   [12:0] sub_ln1171_14_fu_4794_p2;
wire   [14:0] grp_fu_247_p2;
wire   [14:0] grp_fu_276_p2;
wire   [10:0] tmp_s_fu_4833_p3;
wire  signed [11:0] sext_ln1171_37_fu_4830_p1;
wire  signed [11:0] sext_ln1171_38_fu_4840_p1;
wire   [11:0] sub_ln1171_28_fu_4844_p2;
wire   [14:0] grp_fu_268_p2;
wire   [9:0] shl_ln1171_19_fu_4873_p3;
wire  signed [10:0] sext_ln1171_41_fu_4880_p1;
wire   [10:0] sub_ln1171_19_fu_4884_p2;
wire   [13:0] grp_fu_251_p2;
wire  signed [10:0] sext_ln1171_39_fu_4870_p1;
wire   [10:0] add_ln1171_2_fu_4910_p2;
wire   [13:0] grp_fu_248_p2;
wire   [13:0] shl_ln1171_20_fu_4936_p3;
wire   [11:0] shl_ln1171_21_fu_4947_p3;
wire  signed [14:0] sext_ln1171_42_fu_4943_p1;
wire  signed [14:0] sext_ln1171_43_fu_4954_p1;
wire   [14:0] sub_ln1171_20_fu_4958_p2;
wire   [13:0] grp_fu_253_p2;
wire   [15:0] grp_fu_260_p2;
wire   [14:0] grp_fu_257_p2;
wire   [10:0] shl_ln1171_24_fu_5004_p3;
wire   [8:0] shl_ln1171_25_fu_5015_p3;
wire  signed [11:0] sext_ln1171_50_fu_5011_p1;
wire  signed [11:0] sext_ln1171_51_fu_5022_p1;
wire   [11:0] sub_ln1171_23_fu_5026_p2;
wire   [14:0] shl_ln1171_26_fu_5042_p3;
wire   [9:0] shl_ln1171_27_fu_5053_p3;
wire  signed [15:0] sext_ln1171_53_fu_5060_p1;
wire  signed [15:0] sext_ln1171_52_fu_5049_p1;
wire   [15:0] sub_ln1171_24_fu_5064_p2;
wire   [14:0] shl_ln1171_28_fu_5080_p3;
wire   [8:0] shl_ln1171_29_fu_5091_p3;
wire  signed [15:0] sext_ln1171_55_fu_5098_p1;
wire  signed [15:0] sext_ln1171_54_fu_5087_p1;
wire   [15:0] sub_ln1171_25_fu_5102_p2;
wire   [15:0] grp_fu_277_p2;
wire   [9:0] shl_ln1171_30_fu_5128_p3;
wire  signed [15:0] sext_ln1171_56_fu_5135_p1;
wire   [15:0] sub_ln1171_26_fu_5139_p2;
wire   [14:0] grp_fu_246_p2;
wire   [14:0] grp_fu_270_p2;
wire   [8:0] trunc_ln717_36_fu_4850_p4;
wire   [7:0] trunc_ln717_38_fu_4890_p4;
wire  signed [9:0] sext_ln712_42_fu_5175_p1;
wire  signed [9:0] sext_ln712_45_fu_5182_p1;
wire  signed [9:0] sext_ln712_44_fu_5179_p1;
wire    ap_block_pp0_stage1;
wire   [11:0] shl_ln1171_2_fu_5201_p3;
wire  signed [12:0] sext_ln1171_20_fu_5208_p1;
wire  signed [12:0] sext_ln1171_18_fu_5198_p1;
wire   [12:0] add_ln1171_1_fu_5212_p2;
wire   [12:0] shl_ln1171_13_fu_5235_p3;
wire   [10:0] shl_ln1171_14_fu_5246_p3;
wire  signed [13:0] sext_ln1171_28_fu_5242_p1;
wire  signed [13:0] sext_ln1171_29_fu_5253_p1;
wire   [13:0] sub_ln1171_15_fu_5257_p2;
wire   [8:0] shl_ln1171_15_fu_5273_p3;
wire  signed [9:0] sext_ln1171_30_fu_5280_p1;
wire   [9:0] sub_ln1171_16_fu_5284_p2;
wire   [11:0] shl_ln1171_16_fu_5303_p3;
wire  signed [12:0] sext_ln1171_33_fu_5310_p1;
wire  signed [12:0] sext_ln1171_32_fu_5300_p1;
wire   [12:0] sub_ln1171_17_fu_5314_p2;
wire   [12:0] shl_ln1171_17_fu_5330_p3;
wire   [8:0] shl_ln1171_18_fu_5341_p3;
wire  signed [13:0] sext_ln1171_35_fu_5348_p1;
wire  signed [13:0] sext_ln1171_34_fu_5337_p1;
wire   [13:0] sub_ln1171_18_fu_5352_p2;
wire   [11:0] tmp_1_fu_5371_p3;
wire  signed [12:0] sext_ln1171_44_fu_5368_p1;
wire  signed [12:0] sext_ln1171_46_fu_5378_p1;
wire   [12:0] sub_ln1171_29_fu_5382_p2;
wire   [13:0] shl_ln1171_22_fu_5398_p3;
wire  signed [14:0] sext_ln1171_48_fu_5405_p1;
wire   [9:0] shl_ln1171_23_fu_5415_p3;
wire   [14:0] sub_ln1171_21_fu_5409_p2;
wire  signed [14:0] sext_ln1171_49_fu_5422_p1;
wire   [14:0] sub_ln1171_22_fu_5426_p2;
wire   [10:0] shl_ln2_fu_5228_p3;
wire   [6:0] trunc_ln717_32_fu_5290_p4;
wire  signed [13:0] sext_ln712_13_fu_5451_p1;
wire  signed [13:0] sext_ln712_16_fu_5460_p1;
wire   [13:0] add_ln740_10_fu_5561_p2;
wire  signed [13:0] sext_ln712_10_fu_5442_p1;
wire  signed [13:0] sext_ln712_27_fu_5482_p1;
wire  signed [13:0] sext_ln712_30_fu_5491_p1;
wire   [13:0] add_ln740_14_fu_5573_p2;
wire  signed [13:0] sext_ln712_24_fu_5472_p1;
wire  signed [13:0] sext_ln712_33_fu_5500_p1;
wire  signed [13:0] sext_ln712_36_fu_5509_p1;
wire  signed [13:0] sext_ln712_54_fu_5534_p1;
wire  signed [13:0] sext_ln712_59_fu_5546_p1;
wire  signed [13:0] sext_ln712_14_fu_5454_p1;
wire  signed [13:0] sext_ln712_17_fu_5463_p1;
wire   [13:0] add_ln740_29_fu_5597_p2;
wire  signed [13:0] sext_ln712_11_fu_5445_p1;
wire  signed [13:0] sext_ln712_23_fu_5469_p1;
wire  signed [13:0] sext_ln712_25_fu_5475_p1;
wire  signed [13:0] sext_ln712_31_fu_5494_p1;
wire  signed [13:0] sext_ln712_34_fu_5503_p1;
wire   [13:0] add_ln740_34_fu_5615_p2;
wire  signed [13:0] sext_ln712_28_fu_5485_p1;
wire  signed [11:0] sext_ln712_46_fu_5519_p1;
wire  signed [11:0] sext_ln712_49_fu_5525_p1;
wire  signed [13:0] sext_ln712_57_fu_5540_p1;
wire  signed [13:0] sext_ln712_60_fu_5549_p1;
wire  signed [5:0] sext_ln712_55_fu_5537_p1;
wire   [5:0] add_ln740_44_fu_5639_p2;
wire  signed [12:0] sext_ln740_11_fu_5645_p1;
wire  signed [12:0] sext_ln712_63_fu_5555_p1;
wire  signed [12:0] sext_ln712_15_fu_5457_p1;
wire  signed [12:0] sext_ln712_18_fu_5466_p1;
wire   [12:0] add_ln740_49_fu_5655_p2;
wire  signed [12:0] sext_ln712_12_fu_5448_p1;
wire  signed [13:0] sext_ln712_26_fu_5478_p1;
wire  signed [13:0] sext_ln712_32_fu_5497_p1;
wire  signed [13:0] sext_ln712_35_fu_5506_p1;
wire   [13:0] add_ln740_54_fu_5673_p2;
wire  signed [13:0] sext_ln712_29_fu_5488_p1;
wire  signed [12:0] sext_ln712_38_fu_5512_p1;
wire  signed [12:0] sext_ln712_41_fu_5516_p1;
wire  signed [13:0] sext_ln712_50_fu_5528_p1;
wire  signed [13:0] sext_ln712_53_fu_5531_p1;
wire   [13:0] add_ln740_59_fu_5691_p2;
wire  signed [13:0] sext_ln712_47_fu_5522_p1;
wire  signed [13:0] sext_ln712_58_fu_5543_p1;
wire  signed [13:0] sext_ln712_61_fu_5552_p1;
wire   [12:0] zext_ln740_4_fu_5709_p1;
wire  signed [12:0] sext_ln740_fu_5558_p1;
wire   [14:0] grp_fu_259_p2;
wire   [15:0] grp_fu_273_p2;
wire   [11:0] shl_ln_fu_5738_p3;
wire   [9:0] shl_ln1171_4_fu_5749_p3;
wire  signed [12:0] sext_ln1171_5_fu_5756_p1;
wire  signed [12:0] sext_ln1171_4_fu_5745_p1;
wire   [12:0] sub_ln1171_fu_5760_p2;
wire   [14:0] shl_ln1171_5_fu_5776_p3;
wire  signed [15:0] sext_ln1171_6_fu_5783_p1;
wire   [15:0] sub_ln1171_7_fu_5787_p2;
wire   [15:0] sub_ln1171_8_fu_5802_p2;
wire   [15:0] grp_fu_272_p2;
wire   [13:0] grp_fu_267_p2;
wire   [13:0] grp_fu_254_p2;
wire   [14:0] shl_ln1171_3_fu_5848_p3;
wire   [8:0] shl_ln1171_10_fu_5859_p3;
wire  signed [15:0] sext_ln1171_22_fu_5866_p1;
wire  signed [15:0] sext_ln1171_21_fu_5855_p1;
wire   [15:0] sub_ln1171_13_fu_5870_p2;
wire  signed [10:0] sext_ln740_6_fu_5910_p1;
wire  signed [10:0] sext_ln712_39_fu_5892_p1;
wire  signed [13:0] sext_ln712_51_fu_5901_p1;
wire   [13:0] zext_ln740_3_fu_5924_p1;
wire   [13:0] add_ln740_23_fu_5919_p2;
wire  signed [13:0] sext_ln712_20_fu_5886_p1;
wire   [13:0] add_ln740_33_fu_5933_p2;
wire  signed [11:0] sext_ln712_37_fu_5889_p1;
wire  signed [11:0] sext_ln712_40_fu_5895_p1;
wire  signed [12:0] sext_ln740_9_fu_5949_p1;
wire  signed [12:0] sext_ln712_43_fu_5898_p1;
wire  signed [13:0] sext_ln712_52_fu_5904_p1;
wire  signed [13:0] sext_ln740_12_fu_5963_p1;
wire   [13:0] add_ln740_43_fu_5958_p2;
wire  signed [13:0] sext_ln712_56_fu_5907_p1;
wire  signed [13:0] sext_ln740_15_fu_5977_p1;
wire   [13:0] add_ln740_63_fu_5972_p2;
wire  signed [13:0] sext_ln712_fu_5986_p1;
wire  signed [13:0] sext_ln712_7_fu_5995_p1;
wire   [13:0] add_ln740_9_fu_6013_p2;
wire  signed [13:0] sext_ln712_19_fu_6004_p1;
wire  signed [13:0] sext_ln712_22_fu_6010_p1;
wire   [13:0] add_ln740_13_fu_6024_p2;
wire  signed [13:0] sext_ln740_7_fu_6035_p1;
wire   [13:0] add_ln740_21_fu_6038_p2;
wire  signed [13:0] sext_ln712_5_fu_5989_p1;
wire  signed [13:0] sext_ln712_8_fu_5998_p1;
wire   [13:0] add_ln740_28_fu_6048_p2;
wire  signed [13:0] sext_ln740_10_fu_6062_p1;
wire  signed [13:0] sext_ln740_8_fu_6059_p1;
wire   [13:0] add_ln740_41_fu_6065_p2;
wire  signed [13:0] sext_ln712_6_fu_5992_p1;
wire  signed [13:0] sext_ln712_9_fu_6001_p1;
wire  signed [13:0] sext_ln740_13_fu_6082_p1;
wire   [13:0] add_ln740_48_fu_6076_p2;
wire  signed [13:0] sext_ln712_21_fu_6007_p1;
wire   [13:0] add_ln740_53_fu_6091_p2;
wire  signed [13:0] sext_ln740_14_fu_6101_p1;
wire   [13:0] add_ln740_61_fu_6104_p2;
wire   [13:0] add_ln740_17_fu_6114_p2;
wire   [13:0] add_ln740_fu_6118_p2;
wire   [13:0] add_ln740_37_fu_6131_p2;
wire   [13:0] add_ln740_3_fu_6135_p2;
wire   [13:0] add_ln740_57_fu_6148_p2;
wire   [13:0] add_ln740_4_fu_6152_p2;
wire   [15:0] shl_ln3_fu_6123_p3;
wire   [15:0] shl_ln740_3_fu_6140_p3;
wire   [15:0] shl_ln740_4_fu_6157_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to3;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

myproject_mul_8s_7s_15_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_3_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_246_p0),
    .din1(grp_fu_246_p1),
    .ce(1'b1),
    .dout(grp_fu_246_p2)
);

myproject_mul_8s_7ns_15_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_3_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_10_fu_4255_p4),
    .din1(grp_fu_247_p1),
    .ce(1'b1),
    .dout(grp_fu_247_p2)
);

myproject_mul_8s_6s_14_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_3_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_14_fu_4315_p4),
    .din1(grp_fu_248_p1),
    .ce(1'b1),
    .dout(grp_fu_248_p2)
);

myproject_mul_8s_7ns_15_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_3_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_4_fu_4136_p4),
    .din1(grp_fu_249_p1),
    .ce(1'b1),
    .dout(grp_fu_249_p2)
);

myproject_mul_8s_6ns_14_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6ns_14_3_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_2_fu_4073_p4),
    .din1(grp_fu_250_p1),
    .ce(1'b1),
    .dout(grp_fu_250_p2)
);

myproject_mul_8s_6s_14_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_3_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_13_fu_4300_p4),
    .din1(grp_fu_251_p1),
    .ce(1'b1),
    .dout(grp_fu_251_p2)
);

myproject_mul_8s_7ns_15_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_3_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_3_fu_4088_p4),
    .din1(grp_fu_252_p1),
    .ce(1'b1),
    .dout(grp_fu_252_p2)
);

myproject_mul_8s_6ns_14_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6ns_14_3_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_15_fu_4340_p4),
    .din1(grp_fu_253_p1),
    .ce(1'b1),
    .dout(grp_fu_253_p2)
);

myproject_mul_8s_6ns_14_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6ns_14_3_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_254_p0),
    .din1(grp_fu_254_p1),
    .ce(1'b1),
    .dout(grp_fu_254_p2)
);

myproject_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_255_p0),
    .din1(grp_fu_255_p1),
    .ce(1'b1),
    .dout(grp_fu_255_p2)
);

myproject_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_256_p0),
    .din1(grp_fu_256_p1),
    .ce(1'b1),
    .dout(grp_fu_256_p2)
);

myproject_mul_8s_7ns_15_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_3_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_16_fu_4360_p4),
    .din1(grp_fu_257_p1),
    .ce(1'b1),
    .dout(grp_fu_257_p2)
);

myproject_mul_8s_8ns_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_3_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_6_fu_4166_p4),
    .din1(grp_fu_258_p1),
    .ce(1'b1),
    .dout(grp_fu_258_p2)
);

myproject_mul_8s_7s_15_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_3_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_reg_6183),
    .din1(grp_fu_259_p1),
    .ce(1'b1),
    .dout(grp_fu_259_p2)
);

myproject_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_15_fu_4340_p4),
    .din1(grp_fu_260_p1),
    .ce(1'b1),
    .dout(grp_fu_260_p2)
);

myproject_mul_8s_8ns_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_3_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_261_p0),
    .din1(grp_fu_261_p1),
    .ce(1'b1),
    .dout(grp_fu_261_p2)
);

myproject_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_262_p0),
    .din1(grp_fu_262_p1),
    .ce(1'b1),
    .dout(grp_fu_262_p2)
);

myproject_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_263_p0),
    .din1(grp_fu_263_p1),
    .ce(1'b1),
    .dout(grp_fu_263_p2)
);

myproject_mul_8s_7ns_15_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_3_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_8_fu_4197_p4),
    .din1(grp_fu_264_p1),
    .ce(1'b1),
    .dout(grp_fu_264_p2)
);

myproject_mul_8s_8ns_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_3_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_s_fu_4235_p4),
    .din1(grp_fu_265_p1),
    .ce(1'b1),
    .dout(grp_fu_265_p2)
);

myproject_mul_8s_8ns_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_3_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_266_p0),
    .din1(grp_fu_266_p1),
    .ce(1'b1),
    .dout(grp_fu_266_p2)
);

myproject_mul_8s_6s_14_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_3_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_267_p0),
    .din1(grp_fu_267_p1),
    .ce(1'b1),
    .dout(grp_fu_267_p2)
);

myproject_mul_8s_7ns_15_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_3_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_12_fu_4285_p4),
    .din1(grp_fu_268_p1),
    .ce(1'b1),
    .dout(grp_fu_268_p2)
);

myproject_mul_8s_8ns_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_3_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_269_p0),
    .din1(grp_fu_269_p1),
    .ce(1'b1),
    .dout(grp_fu_269_p2)
);

myproject_mul_8s_7s_15_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_3_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_270_p0),
    .din1(grp_fu_270_p1),
    .ce(1'b1),
    .dout(grp_fu_270_p2)
);

myproject_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_271_p0),
    .din1(grp_fu_271_p1),
    .ce(1'b1),
    .dout(grp_fu_271_p2)
);

myproject_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_1_reg_6191),
    .din1(grp_fu_272_p1),
    .ce(1'b1),
    .dout(grp_fu_272_p2)
);

myproject_mul_8s_8ns_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_3_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_reg_6183),
    .din1(grp_fu_273_p1),
    .ce(1'b1),
    .dout(grp_fu_273_p2)
);

myproject_mul_8s_6s_14_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_3_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_s_fu_4235_p4),
    .din1(grp_fu_274_p1),
    .ce(1'b1),
    .dout(grp_fu_274_p2)
);

myproject_mul_8s_5ns_13_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5ns_13_3_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_4_fu_4136_p4),
    .din1(grp_fu_275_p1),
    .ce(1'b1),
    .dout(grp_fu_275_p2)
);

myproject_mul_8s_7s_15_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_3_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_11_fu_4270_p4),
    .din1(grp_fu_276_p1),
    .ce(1'b1),
    .dout(grp_fu_276_p2)
);

myproject_mul_8s_8ns_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_3_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln38_17_fu_4395_p4),
    .din1(grp_fu_277_p1),
    .ce(1'b1),
    .dout(grp_fu_277_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln740_11_reg_6672 <= add_ln740_11_fu_5567_p2;
        add_ln740_12_reg_6837 <= add_ln740_12_fu_6019_p2;
        add_ln740_15_reg_6677 <= add_ln740_15_fu_5579_p2;
        add_ln740_16_reg_6842 <= add_ln740_16_fu_6030_p2;
        add_ln740_18_reg_6682 <= add_ln740_18_fu_5585_p2;
        add_ln740_22_reg_6687 <= add_ln740_22_fu_5591_p2;
        add_ln740_27_reg_6847 <= add_ln740_27_fu_6043_p2;
        add_ln740_30_reg_6692 <= add_ln740_30_fu_5603_p2;
        add_ln740_31_reg_6852 <= add_ln740_31_fu_6054_p2;
        add_ln740_32_reg_6697 <= add_ln740_32_fu_5609_p2;
        add_ln740_35_reg_6702 <= add_ln740_35_fu_5621_p2;
        add_ln740_39_reg_6707 <= add_ln740_39_fu_5627_p2;
        add_ln740_42_reg_6712 <= add_ln740_42_fu_5633_p2;
        add_ln740_45_reg_6717 <= add_ln740_45_fu_5649_p2;
        add_ln740_47_reg_6857 <= add_ln740_47_fu_6071_p2;
        add_ln740_50_reg_6722 <= add_ln740_50_fu_5661_p2;
        add_ln740_51_reg_6862 <= add_ln740_51_fu_6085_p2;
        add_ln740_52_reg_6727 <= add_ln740_52_fu_5667_p2;
        add_ln740_55_reg_6732 <= add_ln740_55_fu_5679_p2;
        add_ln740_56_reg_6867 <= add_ln740_56_fu_6096_p2;
        add_ln740_58_reg_6737 <= add_ln740_58_fu_5685_p2;
        add_ln740_60_reg_6742 <= add_ln740_60_fu_5697_p2;
        add_ln740_62_reg_6747 <= add_ln740_62_fu_5703_p2;
        add_ln740_65_reg_6752 <= add_ln740_65_fu_5712_p2;
        add_ln740_67_reg_6872 <= add_ln740_67_fu_6109_p2;
        trunc_ln717_15_reg_6642 <= {{add_ln1171_1_fu_5212_p2[12:3]}};
        trunc_ln717_31_reg_6647 <= {{sub_ln1171_15_fu_5257_p2[13:3]}};
        trunc_ln717_33_reg_6652 <= {{sub_ln1171_17_fu_5314_p2[12:3]}};
        trunc_ln717_34_reg_6657 <= {{sub_ln1171_18_fu_5352_p2[13:3]}};
        trunc_ln717_45_reg_6662 <= {{sub_ln1171_29_fu_5382_p2[12:3]}};
        trunc_ln717_49_reg_6667 <= {{sub_ln1171_22_fu_5426_p2[14:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln740_19_reg_6632 <= add_ln740_19_fu_5186_p2;
        add_ln740_20_reg_6802 <= add_ln740_20_fu_5913_p2;
        add_ln740_25_reg_6420 <= add_ln740_25_fu_4476_p2;
        add_ln740_25_reg_6420_pp0_iter1_reg <= add_ln740_25_reg_6420;
        add_ln740_26_reg_6807 <= add_ln740_26_fu_5927_p2;
        add_ln740_36_reg_6812 <= add_ln740_36_fu_5938_p2;
        add_ln740_38_reg_6817 <= add_ln740_38_fu_5943_p2;
        add_ln740_40_reg_6822 <= add_ln740_40_fu_5952_p2;
        add_ln740_46_reg_6827 <= add_ln740_46_fu_5966_p2;
        add_ln740_64_reg_6637 <= add_ln740_64_fu_5192_p2;
        add_ln740_66_reg_6832 <= add_ln740_66_fu_5980_p2;
        r_V_1_reg_6435 <= r_V_1_fu_4490_p1;
        tmp_2_reg_6394 <= {{p_read[151:144]}};
        trunc_ln38_10_reg_6303 <= {{p_read[95:88]}};
        trunc_ln38_10_reg_6303_pp0_iter1_reg <= trunc_ln38_10_reg_6303;
        trunc_ln38_11_reg_6315 <= {{p_read[103:96]}};
        trunc_ln38_11_reg_6315_pp0_iter1_reg <= trunc_ln38_11_reg_6315;
        trunc_ln38_12_reg_6328 <= {{p_read[111:104]}};
        trunc_ln38_13_reg_6340 <= {{p_read[119:112]}};
        trunc_ln38_14_reg_6351 <= {{p_read[127:120]}};
        trunc_ln38_15_reg_6362 <= {{p_read[135:128]}};
        trunc_ln38_15_reg_6362_pp0_iter1_reg <= trunc_ln38_15_reg_6362;
        trunc_ln38_16_reg_6378 <= {{p_read[143:136]}};
        trunc_ln38_16_reg_6378_pp0_iter1_reg <= trunc_ln38_16_reg_6378;
        trunc_ln38_17_reg_6402 <= {{p_read[159:152]}};
        trunc_ln38_1_reg_6191 <= {{p_read[15:8]}};
        trunc_ln38_1_reg_6191_pp0_iter1_reg <= trunc_ln38_1_reg_6191;
        trunc_ln38_2_reg_6197 <= {{p_read[23:16]}};
        trunc_ln38_4_reg_6224 <= {{p_read[39:32]}};
        trunc_ln38_5_reg_6240 <= {{p_read[47:40]}};
        trunc_ln38_5_reg_6240_pp0_iter1_reg <= trunc_ln38_5_reg_6240;
        trunc_ln38_6_reg_6247 <= {{p_read[55:48]}};
        trunc_ln38_6_reg_6247_pp0_iter1_reg <= trunc_ln38_6_reg_6247;
        trunc_ln38_7_reg_6258 <= {{p_read[63:56]}};
        trunc_ln38_7_reg_6258_pp0_iter1_reg <= trunc_ln38_7_reg_6258;
        trunc_ln38_reg_6183 <= trunc_ln38_fu_4059_p1;
        trunc_ln38_reg_6183_pp0_iter1_reg <= trunc_ln38_reg_6183;
        trunc_ln38_s_reg_6287 <= {{p_read[87:80]}};
        trunc_ln5_reg_6757 <= {{grp_fu_259_p2[14:3]}};
        trunc_ln717_10_reg_6461 <= {{grp_fu_252_p2[14:3]}};
        trunc_ln717_11_reg_6466 <= {{grp_fu_249_p2[14:3]}};
        trunc_ln717_12_reg_6471 <= {{grp_fu_275_p2[12:3]}};
        trunc_ln717_13_reg_6476 <= {{add_ln1171_fu_4641_p2[13:3]}};
        trunc_ln717_14_reg_6787 <= {{grp_fu_267_p2[13:3]}};
        trunc_ln717_16_reg_6792 <= {{grp_fu_254_p2[13:3]}};
        trunc_ln717_17_reg_6797 <= {{sub_ln1171_13_fu_5870_p2[15:3]}};
        trunc_ln717_18_reg_6487 <= {{grp_fu_258_p2[15:3]}};
        trunc_ln717_19_reg_6492 <= {{grp_fu_262_p2[15:3]}};
        trunc_ln717_1_reg_6772 <= {{sub_ln1171_7_fu_5787_p2[15:3]}};
        trunc_ln717_20_reg_6497 <= {{grp_fu_261_p2[15:3]}};
        trunc_ln717_21_reg_6502 <= {{grp_fu_264_p2[14:3]}};
        trunc_ln717_22_reg_6507 <= {{grp_fu_263_p2[15:3]}};
        trunc_ln717_23_reg_6512 <= {{grp_fu_266_p2[15:3]}};
        trunc_ln717_24_reg_6517 <= {{grp_fu_256_p2[15:3]}};
        trunc_ln717_25_reg_6522 <= {{grp_fu_269_p2[15:3]}};
        trunc_ln717_26_reg_6527 <= {{grp_fu_271_p2[15:3]}};
        trunc_ln717_27_reg_6532 <= {{grp_fu_265_p2[15:3]}};
        trunc_ln717_28_reg_6537 <= {{grp_fu_274_p2[13:3]}};
        trunc_ln717_29_reg_6542 <= {{sub_ln1171_14_fu_4794_p2[12:3]}};
        trunc_ln717_2_reg_6777 <= {{sub_ln1171_8_fu_5802_p2[15:3]}};
        trunc_ln717_30_reg_6547 <= {{grp_fu_247_p2[14:3]}};
        trunc_ln717_35_reg_6552 <= {{grp_fu_276_p2[14:3]}};
        trunc_ln717_37_reg_6557 <= {{grp_fu_268_p2[14:3]}};
        trunc_ln717_39_reg_6562 <= {{grp_fu_251_p2[13:3]}};
        trunc_ln717_3_reg_6782 <= {{grp_fu_272_p2[15:3]}};
        trunc_ln717_40_reg_6567 <= {{add_ln1171_2_fu_4910_p2[10:3]}};
        trunc_ln717_42_reg_6572 <= {{grp_fu_248_p2[13:3]}};
        trunc_ln717_43_reg_6577 <= {{sub_ln1171_20_fu_4958_p2[14:3]}};
        trunc_ln717_44_reg_6582 <= {{grp_fu_253_p2[13:3]}};
        trunc_ln717_46_reg_6587 <= {{grp_fu_260_p2[15:3]}};
        trunc_ln717_47_reg_6592 <= {{grp_fu_257_p2[14:3]}};
        trunc_ln717_48_reg_6389 <= {{p_read[143:139]}};
        trunc_ln717_48_reg_6389_pp0_iter1_reg <= trunc_ln717_48_reg_6389;
        trunc_ln717_4_reg_6441 <= {{sub_ln1171_10_fu_4526_p2[13:3]}};
        trunc_ln717_50_reg_6597 <= {{sub_ln1171_23_fu_5026_p2[11:3]}};
        trunc_ln717_51_reg_6602 <= {{sub_ln1171_24_fu_5064_p2[15:3]}};
        trunc_ln717_52_reg_6607 <= {{sub_ln1171_25_fu_5102_p2[15:3]}};
        trunc_ln717_53_reg_6612 <= {{grp_fu_277_p2[15:3]}};
        trunc_ln717_54_reg_6617 <= {{sub_ln1171_26_fu_5139_p2[15:3]}};
        trunc_ln717_56_reg_6622 <= {{grp_fu_246_p2[14:3]}};
        trunc_ln717_57_reg_6627 <= {{grp_fu_270_p2[14:3]}};
        trunc_ln717_5_reg_6446 <= {{sub_ln1171_11_fu_4553_p2[15:3]}};
        trunc_ln717_6_reg_6451 <= {{grp_fu_250_p2[13:3]}};
        trunc_ln717_7_reg_6219 <= {{sub_ln1171_12_fu_4120_p2[15:3]}};
        trunc_ln717_7_reg_6219_pp0_iter1_reg <= trunc_ln717_7_reg_6219;
        trunc_ln717_8_reg_6456 <= {{grp_fu_255_p2[15:3]}};
        trunc_ln717_9_reg_6762 <= {{grp_fu_273_p2[15:3]}};
        trunc_ln717_s_reg_6767 <= {{sub_ln1171_fu_5760_p2[12:3]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1171_1_fu_5212_p2 = ($signed(sext_ln1171_20_fu_5208_p1) + $signed(sext_ln1171_18_fu_5198_p1));

assign add_ln1171_2_fu_4910_p2 = ($signed(sext_ln1171_41_fu_4880_p1) + $signed(sext_ln1171_39_fu_4870_p1));

assign add_ln1171_fu_4641_p2 = ($signed(sext_ln1171_16_fu_4626_p1) + $signed(sext_ln1171_17_fu_4637_p1));

assign add_ln740_10_fu_5561_p2 = ($signed(sext_ln712_13_fu_5451_p1) + $signed(sext_ln712_16_fu_5460_p1));

assign add_ln740_11_fu_5567_p2 = ($signed(add_ln740_10_fu_5561_p2) + $signed(sext_ln712_10_fu_5442_p1));

assign add_ln740_12_fu_6019_p2 = (add_ln740_11_reg_6672 + add_ln740_9_fu_6013_p2);

assign add_ln740_13_fu_6024_p2 = ($signed(sext_ln712_19_fu_6004_p1) + $signed(sext_ln712_22_fu_6010_p1));

assign add_ln740_14_fu_5573_p2 = ($signed(sext_ln712_27_fu_5482_p1) + $signed(sext_ln712_30_fu_5491_p1));

assign add_ln740_15_fu_5579_p2 = ($signed(add_ln740_14_fu_5573_p2) + $signed(sext_ln712_24_fu_5472_p1));

assign add_ln740_16_fu_6030_p2 = (add_ln740_15_reg_6677 + add_ln740_13_fu_6024_p2);

assign add_ln740_17_fu_6114_p2 = (add_ln740_16_reg_6842 + add_ln740_12_reg_6837);

assign add_ln740_18_fu_5585_p2 = ($signed(sext_ln712_33_fu_5500_p1) + $signed(sext_ln712_36_fu_5509_p1));

assign add_ln740_19_fu_5186_p2 = ($signed(sext_ln712_42_fu_5175_p1) + $signed(sext_ln712_45_fu_5182_p1));

assign add_ln740_20_fu_5913_p2 = ($signed(sext_ln740_6_fu_5910_p1) + $signed(sext_ln712_39_fu_5892_p1));

assign add_ln740_21_fu_6038_p2 = ($signed(sext_ln740_7_fu_6035_p1) + $signed(add_ln740_18_reg_6682));

assign add_ln740_22_fu_5591_p2 = ($signed(sext_ln712_54_fu_5534_p1) + $signed(sext_ln712_59_fu_5546_p1));

assign add_ln740_23_fu_5919_p2 = ($signed(add_ln740_22_reg_6687) + $signed(sext_ln712_51_fu_5901_p1));

assign add_ln740_24_fu_4466_p2 = ($signed(sext_ln712_48_fu_4458_p1) + $signed(9'd384));

assign add_ln740_25_fu_4476_p2 = ($signed(zext_ln740_fu_4472_p1) + $signed(sext_ln712_62_fu_4462_p1));

assign add_ln740_26_fu_5927_p2 = (zext_ln740_3_fu_5924_p1 + add_ln740_23_fu_5919_p2);

assign add_ln740_27_fu_6043_p2 = (add_ln740_26_reg_6807 + add_ln740_21_fu_6038_p2);

assign add_ln740_28_fu_6048_p2 = ($signed(sext_ln712_5_fu_5989_p1) + $signed(sext_ln712_8_fu_5998_p1));

assign add_ln740_29_fu_5597_p2 = ($signed(sext_ln712_14_fu_5454_p1) + $signed(sext_ln712_17_fu_5463_p1));

assign add_ln740_30_fu_5603_p2 = ($signed(add_ln740_29_fu_5597_p2) + $signed(sext_ln712_11_fu_5445_p1));

assign add_ln740_31_fu_6054_p2 = (add_ln740_30_reg_6692 + add_ln740_28_fu_6048_p2);

assign add_ln740_32_fu_5609_p2 = ($signed(sext_ln712_23_fu_5469_p1) + $signed(sext_ln712_25_fu_5475_p1));

assign add_ln740_33_fu_5933_p2 = ($signed(add_ln740_32_reg_6697) + $signed(sext_ln712_20_fu_5886_p1));

assign add_ln740_34_fu_5615_p2 = ($signed(sext_ln712_31_fu_5494_p1) + $signed(sext_ln712_34_fu_5503_p1));

assign add_ln740_35_fu_5621_p2 = ($signed(add_ln740_34_fu_5615_p2) + $signed(sext_ln712_28_fu_5485_p1));

assign add_ln740_36_fu_5938_p2 = (add_ln740_35_reg_6702 + add_ln740_33_fu_5933_p2);

assign add_ln740_37_fu_6131_p2 = (add_ln740_36_reg_6812 + add_ln740_31_reg_6852);

assign add_ln740_38_fu_5943_p2 = ($signed(sext_ln712_37_fu_5889_p1) + $signed(sext_ln712_40_fu_5895_p1));

assign add_ln740_39_fu_5627_p2 = ($signed(sext_ln712_46_fu_5519_p1) + $signed(sext_ln712_49_fu_5525_p1));

assign add_ln740_3_fu_6135_p2 = (add_ln740_47_reg_6857 + add_ln740_37_fu_6131_p2);

assign add_ln740_40_fu_5952_p2 = ($signed(sext_ln740_9_fu_5949_p1) + $signed(sext_ln712_43_fu_5898_p1));

assign add_ln740_41_fu_6065_p2 = ($signed(sext_ln740_10_fu_6062_p1) + $signed(sext_ln740_8_fu_6059_p1));

assign add_ln740_42_fu_5633_p2 = ($signed(sext_ln712_57_fu_5540_p1) + $signed(sext_ln712_60_fu_5549_p1));

assign add_ln740_43_fu_5958_p2 = ($signed(add_ln740_42_reg_6712) + $signed(sext_ln712_52_fu_5904_p1));

assign add_ln740_44_fu_5639_p2 = ($signed(sext_ln712_55_fu_5537_p1) + $signed(6'd56));

assign add_ln740_45_fu_5649_p2 = ($signed(sext_ln740_11_fu_5645_p1) + $signed(sext_ln712_63_fu_5555_p1));

assign add_ln740_46_fu_5966_p2 = ($signed(sext_ln740_12_fu_5963_p1) + $signed(add_ln740_43_fu_5958_p2));

assign add_ln740_47_fu_6071_p2 = (add_ln740_46_reg_6827 + add_ln740_41_fu_6065_p2);

assign add_ln740_48_fu_6076_p2 = ($signed(sext_ln712_6_fu_5992_p1) + $signed(sext_ln712_9_fu_6001_p1));

assign add_ln740_49_fu_5655_p2 = ($signed(sext_ln712_15_fu_5457_p1) + $signed(sext_ln712_18_fu_5466_p1));

assign add_ln740_4_fu_6152_p2 = (add_ln740_67_reg_6872 + add_ln740_57_fu_6148_p2);

assign add_ln740_50_fu_5661_p2 = ($signed(add_ln740_49_fu_5655_p2) + $signed(sext_ln712_12_fu_5448_p1));

assign add_ln740_51_fu_6085_p2 = ($signed(sext_ln740_13_fu_6082_p1) + $signed(add_ln740_48_fu_6076_p2));

assign add_ln740_52_fu_5667_p2 = ($signed(sext_ln712_23_fu_5469_p1) + $signed(sext_ln712_26_fu_5478_p1));

assign add_ln740_53_fu_6091_p2 = ($signed(add_ln740_52_reg_6727) + $signed(sext_ln712_21_fu_6007_p1));

assign add_ln740_54_fu_5673_p2 = ($signed(sext_ln712_32_fu_5497_p1) + $signed(sext_ln712_35_fu_5506_p1));

assign add_ln740_55_fu_5679_p2 = ($signed(add_ln740_54_fu_5673_p2) + $signed(sext_ln712_29_fu_5488_p1));

assign add_ln740_56_fu_6096_p2 = (add_ln740_55_reg_6732 + add_ln740_53_fu_6091_p2);

assign add_ln740_57_fu_6148_p2 = (add_ln740_56_reg_6867 + add_ln740_51_reg_6862);

assign add_ln740_58_fu_5685_p2 = ($signed(sext_ln712_38_fu_5512_p1) + $signed(sext_ln712_41_fu_5516_p1));

assign add_ln740_59_fu_5691_p2 = ($signed(sext_ln712_50_fu_5528_p1) + $signed(sext_ln712_53_fu_5531_p1));

assign add_ln740_60_fu_5697_p2 = ($signed(add_ln740_59_fu_5691_p2) + $signed(sext_ln712_47_fu_5522_p1));

assign add_ln740_61_fu_6104_p2 = ($signed(add_ln740_60_reg_6742) + $signed(sext_ln740_14_fu_6101_p1));

assign add_ln740_62_fu_5703_p2 = ($signed(sext_ln712_58_fu_5543_p1) + $signed(sext_ln712_61_fu_5552_p1));

assign add_ln740_63_fu_5972_p2 = ($signed(add_ln740_62_reg_6747) + $signed(sext_ln712_56_fu_5907_p1));

assign add_ln740_64_fu_5192_p2 = ($signed(sext_ln712_44_fu_5179_p1) + $signed(10'd480));

assign add_ln740_65_fu_5712_p2 = ($signed(zext_ln740_4_fu_5709_p1) + $signed(sext_ln740_fu_5558_p1));

assign add_ln740_66_fu_5980_p2 = ($signed(sext_ln740_15_fu_5977_p1) + $signed(add_ln740_63_fu_5972_p2));

assign add_ln740_67_fu_6109_p2 = (add_ln740_66_reg_6832 + add_ln740_61_fu_6104_p2);

assign add_ln740_9_fu_6013_p2 = ($signed(sext_ln712_fu_5986_p1) + $signed(sext_ln712_7_fu_5995_p1));

assign add_ln740_fu_6118_p2 = (add_ln740_27_reg_6847 + add_ln740_17_fu_6114_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = shl_ln3_fu_6123_p3;

assign ap_return_1 = shl_ln740_3_fu_6140_p3;

assign ap_return_2 = shl_ln740_4_fu_6157_p3;

assign grp_fu_246_p0 = sext_ln1171_57_fu_4420_p1;

assign grp_fu_246_p1 = 15'd32722;

assign grp_fu_247_p1 = 15'd37;

assign grp_fu_248_p1 = 14'd16363;

assign grp_fu_249_p1 = 15'd52;

assign grp_fu_250_p1 = 14'd26;

assign grp_fu_251_p1 = 14'd16363;

assign grp_fu_252_p1 = 15'd52;

assign grp_fu_253_p1 = 14'd22;

assign grp_fu_254_p0 = sext_ln1171_19_fu_4657_p1;

assign grp_fu_254_p1 = 14'd19;

assign grp_fu_255_p0 = r_V_3_fu_4098_p1;

assign grp_fu_255_p1 = 16'd65442;

assign grp_fu_256_p0 = r_V_9_fu_4228_p1;

assign grp_fu_256_p1 = 16'd65448;

assign grp_fu_257_p1 = 15'd55;

assign grp_fu_258_p1 = 16'd125;

assign grp_fu_259_p1 = 15'd32724;

assign grp_fu_260_p1 = 16'd65467;

assign grp_fu_261_p0 = r_V_77_fu_4191_p1;

assign grp_fu_261_p1 = 16'd104;

assign grp_fu_262_p0 = r_V_77_fu_4191_p1;

assign grp_fu_262_p1 = 16'd65439;

assign grp_fu_263_p0 = r_V_8_fu_4207_p1;

assign grp_fu_263_p1 = 16'd65446;

assign grp_fu_264_p1 = 15'd47;

assign grp_fu_265_p1 = 16'd91;

assign grp_fu_266_p0 = r_V_8_fu_4207_p1;

assign grp_fu_266_p1 = 16'd86;

assign grp_fu_267_p0 = sext_ln1171_19_fu_4657_p1;

assign grp_fu_267_p1 = 14'd16358;

assign grp_fu_268_p1 = 15'd38;

assign grp_fu_269_p0 = r_V_9_fu_4228_p1;

assign grp_fu_269_p1 = 16'd117;

assign grp_fu_270_p0 = sext_ln1171_57_fu_4420_p1;

assign grp_fu_270_p1 = 15'd32721;

assign grp_fu_271_p0 = r_V_9_fu_4228_p1;

assign grp_fu_271_p1 = 16'd65450;

assign grp_fu_272_p1 = 16'd65426;

assign grp_fu_273_p1 = 16'd111;

assign grp_fu_274_p1 = 14'd16363;

assign grp_fu_275_p1 = 13'd13;

assign grp_fu_276_p1 = 15'd32710;

assign grp_fu_277_p1 = 16'd86;

assign r_V_1_fu_4490_p1 = trunc_ln38_1_reg_6191;

assign r_V_3_fu_4098_p1 = trunc_ln38_3_fu_4088_p4;

assign r_V_77_fu_4191_p1 = trunc_ln38_7_fu_4181_p4;

assign r_V_8_fu_4207_p1 = trunc_ln38_8_fu_4197_p4;

assign r_V_9_fu_4228_p1 = $signed(trunc_ln38_9_fu_4218_p4);

assign sext_ln1171_10_fu_4522_p1 = $signed(shl_ln1171_7_fu_4515_p3);

assign sext_ln1171_11_fu_4549_p1 = $signed(shl_ln1171_8_fu_4542_p3);

assign sext_ln1171_13_fu_4116_p1 = $signed(shl_ln1171_9_fu_4108_p3);

assign sext_ln1171_16_fu_4626_p1 = $signed(shl_ln1171_s_fu_4619_p3);

assign sext_ln1171_17_fu_4637_p1 = $signed(shl_ln1171_1_fu_4630_p3);

assign sext_ln1171_18_fu_5198_p1 = trunc_ln38_5_reg_6240_pp0_iter1_reg;

assign sext_ln1171_19_fu_4657_p1 = trunc_ln38_5_reg_6240;

assign sext_ln1171_20_fu_5208_p1 = $signed(shl_ln1171_2_fu_5201_p3);

assign sext_ln1171_21_fu_5855_p1 = $signed(shl_ln1171_3_fu_5848_p3);

assign sext_ln1171_22_fu_5866_p1 = $signed(shl_ln1171_10_fu_5859_p3);

assign sext_ln1171_25_fu_4779_p1 = $signed(shl_ln1171_11_fu_4772_p3);

assign sext_ln1171_26_fu_4790_p1 = $signed(shl_ln1171_12_fu_4783_p3);

assign sext_ln1171_28_fu_5242_p1 = $signed(shl_ln1171_13_fu_5235_p3);

assign sext_ln1171_29_fu_5253_p1 = $signed(shl_ln1171_14_fu_5246_p3);

assign sext_ln1171_30_fu_5280_p1 = $signed(shl_ln1171_15_fu_5273_p3);

assign sext_ln1171_32_fu_5300_p1 = trunc_ln38_11_reg_6315_pp0_iter1_reg;

assign sext_ln1171_33_fu_5310_p1 = $signed(shl_ln1171_16_fu_5303_p3);

assign sext_ln1171_34_fu_5337_p1 = $signed(shl_ln1171_17_fu_5330_p3);

assign sext_ln1171_35_fu_5348_p1 = $signed(shl_ln1171_18_fu_5341_p3);

assign sext_ln1171_37_fu_4830_p1 = trunc_ln38_12_reg_6328;

assign sext_ln1171_38_fu_4840_p1 = $signed(tmp_s_fu_4833_p3);

assign sext_ln1171_39_fu_4870_p1 = trunc_ln38_13_reg_6340;

assign sext_ln1171_41_fu_4880_p1 = $signed(shl_ln1171_19_fu_4873_p3);

assign sext_ln1171_42_fu_4943_p1 = $signed(shl_ln1171_20_fu_4936_p3);

assign sext_ln1171_43_fu_4954_p1 = $signed(shl_ln1171_21_fu_4947_p3);

assign sext_ln1171_44_fu_5368_p1 = trunc_ln38_15_reg_6362_pp0_iter1_reg;

assign sext_ln1171_46_fu_5378_p1 = $signed(tmp_1_fu_5371_p3);

assign sext_ln1171_48_fu_5405_p1 = $signed(shl_ln1171_22_fu_5398_p3);

assign sext_ln1171_49_fu_5422_p1 = $signed(shl_ln1171_23_fu_5415_p3);

assign sext_ln1171_4_fu_5745_p1 = $signed(shl_ln_fu_5738_p3);

assign sext_ln1171_50_fu_5011_p1 = $signed(shl_ln1171_24_fu_5004_p3);

assign sext_ln1171_51_fu_5022_p1 = $signed(shl_ln1171_25_fu_5015_p3);

assign sext_ln1171_52_fu_5049_p1 = $signed(shl_ln1171_26_fu_5042_p3);

assign sext_ln1171_53_fu_5060_p1 = $signed(shl_ln1171_27_fu_5053_p3);

assign sext_ln1171_54_fu_5087_p1 = $signed(shl_ln1171_28_fu_5080_p3);

assign sext_ln1171_55_fu_5098_p1 = $signed(shl_ln1171_29_fu_5091_p3);

assign sext_ln1171_56_fu_5135_p1 = $signed(shl_ln1171_30_fu_5128_p3);

assign sext_ln1171_57_fu_4420_p1 = trunc_ln38_18_fu_4410_p4;

assign sext_ln1171_58_fu_4426_p1 = trunc_ln38_18_fu_4410_p4;

assign sext_ln1171_59_fu_4438_p1 = $signed(shl_ln1171_31_fu_4430_p3);

assign sext_ln1171_5_fu_5756_p1 = $signed(shl_ln1171_4_fu_5749_p3);

assign sext_ln1171_6_fu_5783_p1 = $signed(shl_ln1171_5_fu_5776_p3);

assign sext_ln1171_8_fu_4501_p1 = shl_ln1171_6_fu_4494_p3;

assign sext_ln1171_9_fu_4505_p1 = shl_ln1171_6_fu_4494_p3;

assign sext_ln712_10_fu_5442_p1 = $signed(trunc_ln717_4_reg_6441);

assign sext_ln712_11_fu_5445_p1 = $signed(trunc_ln717_5_reg_6446);

assign sext_ln712_12_fu_5448_p1 = $signed(trunc_ln717_6_reg_6451);

assign sext_ln712_13_fu_5451_p1 = $signed(trunc_ln717_7_reg_6219_pp0_iter1_reg);

assign sext_ln712_14_fu_5454_p1 = $signed(trunc_ln717_8_reg_6456);

assign sext_ln712_15_fu_5457_p1 = $signed(trunc_ln717_10_reg_6461);

assign sext_ln712_16_fu_5460_p1 = $signed(trunc_ln717_11_reg_6466);

assign sext_ln712_17_fu_5463_p1 = $signed(trunc_ln717_12_reg_6471);

assign sext_ln712_18_fu_5466_p1 = $signed(trunc_ln717_13_reg_6476);

assign sext_ln712_19_fu_6004_p1 = $signed(trunc_ln717_14_reg_6787);

assign sext_ln712_20_fu_5886_p1 = $signed(trunc_ln717_15_reg_6642);

assign sext_ln712_21_fu_6007_p1 = $signed(trunc_ln717_16_reg_6792);

assign sext_ln712_22_fu_6010_p1 = $signed(trunc_ln717_17_reg_6797);

assign sext_ln712_23_fu_5469_p1 = $signed(trunc_ln717_18_reg_6487);

assign sext_ln712_24_fu_5472_p1 = $signed(trunc_ln717_19_reg_6492);

assign sext_ln712_25_fu_5475_p1 = $signed(trunc_ln717_20_reg_6497);

assign sext_ln712_26_fu_5478_p1 = $signed(shl_ln2_fu_5228_p3);

assign sext_ln712_27_fu_5482_p1 = $signed(trunc_ln717_21_reg_6502);

assign sext_ln712_28_fu_5485_p1 = $signed(trunc_ln717_22_reg_6507);

assign sext_ln712_29_fu_5488_p1 = $signed(trunc_ln717_23_reg_6512);

assign sext_ln712_30_fu_5491_p1 = $signed(trunc_ln717_24_reg_6517);

assign sext_ln712_31_fu_5494_p1 = $signed(trunc_ln717_25_reg_6522);

assign sext_ln712_32_fu_5497_p1 = $signed(trunc_ln717_26_reg_6527);

assign sext_ln712_33_fu_5500_p1 = $signed(trunc_ln717_27_reg_6532);

assign sext_ln712_34_fu_5503_p1 = $signed(trunc_ln717_28_reg_6537);

assign sext_ln712_35_fu_5506_p1 = $signed(trunc_ln717_29_reg_6542);

assign sext_ln712_36_fu_5509_p1 = $signed(trunc_ln717_30_reg_6547);

assign sext_ln712_37_fu_5889_p1 = $signed(trunc_ln717_31_reg_6647);

assign sext_ln712_38_fu_5512_p1 = $signed(trunc_ln717_32_fu_5290_p4);

assign sext_ln712_39_fu_5892_p1 = $signed(trunc_ln717_33_reg_6652);

assign sext_ln712_40_fu_5895_p1 = $signed(trunc_ln717_34_reg_6657);

assign sext_ln712_41_fu_5516_p1 = $signed(trunc_ln717_35_reg_6552);

assign sext_ln712_42_fu_5175_p1 = $signed(trunc_ln717_36_fu_4850_p4);

assign sext_ln712_43_fu_5898_p1 = $signed(trunc_ln717_37_reg_6557);

assign sext_ln712_44_fu_5179_p1 = trunc_ln38_12_reg_6328;

assign sext_ln712_45_fu_5182_p1 = $signed(trunc_ln717_38_fu_4890_p4);

assign sext_ln712_46_fu_5519_p1 = $signed(trunc_ln717_39_reg_6562);

assign sext_ln712_47_fu_5522_p1 = $signed(trunc_ln717_40_reg_6567);

assign sext_ln712_48_fu_4458_p1 = $signed(trunc_ln717_41_fu_4330_p4);

assign sext_ln712_49_fu_5525_p1 = $signed(trunc_ln717_42_reg_6572);

assign sext_ln712_50_fu_5528_p1 = $signed(trunc_ln717_43_reg_6577);

assign sext_ln712_51_fu_5901_p1 = $signed(trunc_ln717_44_reg_6582);

assign sext_ln712_52_fu_5904_p1 = $signed(trunc_ln717_45_reg_6662);

assign sext_ln712_53_fu_5531_p1 = $signed(trunc_ln717_46_reg_6587);

assign sext_ln712_54_fu_5534_p1 = $signed(trunc_ln717_47_reg_6592);

assign sext_ln712_55_fu_5537_p1 = $signed(trunc_ln717_48_reg_6389_pp0_iter1_reg);

assign sext_ln712_56_fu_5907_p1 = $signed(trunc_ln717_49_reg_6667);

assign sext_ln712_57_fu_5540_p1 = $signed(trunc_ln717_50_reg_6597);

assign sext_ln712_58_fu_5543_p1 = $signed(trunc_ln717_51_reg_6602);

assign sext_ln712_59_fu_5546_p1 = $signed(trunc_ln717_52_reg_6607);

assign sext_ln712_5_fu_5989_p1 = $signed(trunc_ln717_9_reg_6762);

assign sext_ln712_60_fu_5549_p1 = $signed(trunc_ln717_53_reg_6612);

assign sext_ln712_61_fu_5552_p1 = $signed(trunc_ln717_54_reg_6617);

assign sext_ln712_62_fu_4462_p1 = $signed(trunc_ln717_55_fu_4448_p4);

assign sext_ln712_63_fu_5555_p1 = $signed(trunc_ln717_56_reg_6622);

assign sext_ln712_6_fu_5992_p1 = $signed(trunc_ln717_s_reg_6767);

assign sext_ln712_7_fu_5995_p1 = $signed(trunc_ln717_1_reg_6772);

assign sext_ln712_8_fu_5998_p1 = $signed(trunc_ln717_2_reg_6777);

assign sext_ln712_9_fu_6001_p1 = $signed(trunc_ln717_3_reg_6782);

assign sext_ln712_fu_5986_p1 = $signed(trunc_ln5_reg_6757);

assign sext_ln740_10_fu_6062_p1 = $signed(add_ln740_40_reg_6822);

assign sext_ln740_11_fu_5645_p1 = $signed(add_ln740_44_fu_5639_p2);

assign sext_ln740_12_fu_5963_p1 = $signed(add_ln740_45_reg_6717);

assign sext_ln740_13_fu_6082_p1 = $signed(add_ln740_50_reg_6722);

assign sext_ln740_14_fu_6101_p1 = $signed(add_ln740_58_reg_6737);

assign sext_ln740_15_fu_5977_p1 = $signed(add_ln740_65_reg_6752);

assign sext_ln740_6_fu_5910_p1 = $signed(add_ln740_19_reg_6632);

assign sext_ln740_7_fu_6035_p1 = $signed(add_ln740_20_reg_6802);

assign sext_ln740_8_fu_6059_p1 = $signed(add_ln740_38_reg_6817);

assign sext_ln740_9_fu_5949_p1 = $signed(add_ln740_39_reg_6707);

assign sext_ln740_fu_5558_p1 = $signed(trunc_ln717_57_reg_6627);

assign shl_ln1171_10_fu_5859_p3 = {{trunc_ln38_6_reg_6247_pp0_iter1_reg}, {1'd0}};

assign shl_ln1171_11_fu_4772_p3 = {{trunc_ln38_s_reg_6287}, {4'd0}};

assign shl_ln1171_12_fu_4783_p3 = {{trunc_ln38_s_reg_6287}, {2'd0}};

assign shl_ln1171_13_fu_5235_p3 = {{trunc_ln38_10_reg_6303_pp0_iter1_reg}, {5'd0}};

assign shl_ln1171_14_fu_5246_p3 = {{trunc_ln38_10_reg_6303_pp0_iter1_reg}, {3'd0}};

assign shl_ln1171_15_fu_5273_p3 = {{trunc_ln38_10_reg_6303_pp0_iter1_reg}, {1'd0}};

assign shl_ln1171_16_fu_5303_p3 = {{trunc_ln38_11_reg_6315_pp0_iter1_reg}, {4'd0}};

assign shl_ln1171_17_fu_5330_p3 = {{trunc_ln38_11_reg_6315_pp0_iter1_reg}, {5'd0}};

assign shl_ln1171_18_fu_5341_p3 = {{trunc_ln38_11_reg_6315_pp0_iter1_reg}, {1'd0}};

assign shl_ln1171_19_fu_4873_p3 = {{trunc_ln38_13_reg_6340}, {2'd0}};

assign shl_ln1171_1_fu_4630_p3 = {{trunc_ln38_4_reg_6224}, {2'd0}};

assign shl_ln1171_20_fu_4936_p3 = {{trunc_ln38_14_reg_6351}, {6'd0}};

assign shl_ln1171_21_fu_4947_p3 = {{trunc_ln38_14_reg_6351}, {4'd0}};

assign shl_ln1171_22_fu_5398_p3 = {{trunc_ln38_16_reg_6378_pp0_iter1_reg}, {6'd0}};

assign shl_ln1171_23_fu_5415_p3 = {{trunc_ln38_16_reg_6378_pp0_iter1_reg}, {2'd0}};

assign shl_ln1171_24_fu_5004_p3 = {{tmp_2_reg_6394}, {3'd0}};

assign shl_ln1171_25_fu_5015_p3 = {{tmp_2_reg_6394}, {1'd0}};

assign shl_ln1171_26_fu_5042_p3 = {{tmp_2_reg_6394}, {7'd0}};

assign shl_ln1171_27_fu_5053_p3 = {{tmp_2_reg_6394}, {2'd0}};

assign shl_ln1171_28_fu_5080_p3 = {{trunc_ln38_17_reg_6402}, {7'd0}};

assign shl_ln1171_29_fu_5091_p3 = {{trunc_ln38_17_reg_6402}, {1'd0}};

assign shl_ln1171_2_fu_5201_p3 = {{trunc_ln38_5_reg_6240_pp0_iter1_reg}, {4'd0}};

assign shl_ln1171_30_fu_5128_p3 = {{trunc_ln38_17_reg_6402}, {2'd0}};

assign shl_ln1171_31_fu_4430_p3 = {{trunc_ln38_18_fu_4410_p4}, {2'd0}};

assign shl_ln1171_3_fu_5848_p3 = {{trunc_ln38_6_reg_6247_pp0_iter1_reg}, {7'd0}};

assign shl_ln1171_4_fu_5749_p3 = {{trunc_ln38_reg_6183_pp0_iter1_reg}, {2'd0}};

assign shl_ln1171_5_fu_5776_p3 = {{trunc_ln38_1_reg_6191_pp0_iter1_reg}, {7'd0}};

assign shl_ln1171_6_fu_4494_p3 = {{trunc_ln38_2_reg_6197}, {5'd0}};

assign shl_ln1171_7_fu_4515_p3 = {{trunc_ln38_2_reg_6197}, {1'd0}};

assign shl_ln1171_8_fu_4542_p3 = {{trunc_ln38_2_reg_6197}, {7'd0}};

assign shl_ln1171_9_fu_4108_p3 = {{trunc_ln38_3_fu_4088_p4}, {7'd0}};

assign shl_ln1171_s_fu_4619_p3 = {{trunc_ln38_4_reg_6224}, {5'd0}};

assign shl_ln2_fu_5228_p3 = {{trunc_ln38_7_reg_6258_pp0_iter1_reg}, {3'd0}};

assign shl_ln3_fu_6123_p3 = {{add_ln740_fu_6118_p2}, {2'd0}};

assign shl_ln740_3_fu_6140_p3 = {{add_ln740_3_fu_6135_p2}, {2'd0}};

assign shl_ln740_4_fu_6157_p3 = {{add_ln740_4_fu_6152_p2}, {2'd0}};

assign shl_ln_fu_5738_p3 = {{trunc_ln38_reg_6183_pp0_iter1_reg}, {4'd0}};

assign sub_ln1171_10_fu_4526_p2 = ($signed(sub_ln1171_9_fu_4509_p2) - $signed(sext_ln1171_10_fu_4522_p1));

assign sub_ln1171_11_fu_4553_p2 = ($signed(sext_ln1171_11_fu_4549_p1) - $signed(sext_ln1171_8_fu_4501_p1));

assign sub_ln1171_12_fu_4120_p2 = ($signed(sext_ln1171_13_fu_4116_p1) - $signed(r_V_3_fu_4098_p1));

assign sub_ln1171_13_fu_5870_p2 = ($signed(sext_ln1171_22_fu_5866_p1) - $signed(sext_ln1171_21_fu_5855_p1));

assign sub_ln1171_14_fu_4794_p2 = ($signed(sext_ln1171_26_fu_4790_p1) - $signed(sext_ln1171_25_fu_4779_p1));

assign sub_ln1171_15_fu_5257_p2 = ($signed(sext_ln1171_28_fu_5242_p1) - $signed(sext_ln1171_29_fu_5253_p1));

assign sub_ln1171_16_fu_5284_p2 = ($signed(10'd0) - $signed(sext_ln1171_30_fu_5280_p1));

assign sub_ln1171_17_fu_5314_p2 = ($signed(sext_ln1171_33_fu_5310_p1) - $signed(sext_ln1171_32_fu_5300_p1));

assign sub_ln1171_18_fu_5352_p2 = ($signed(sext_ln1171_35_fu_5348_p1) - $signed(sext_ln1171_34_fu_5337_p1));

assign sub_ln1171_19_fu_4884_p2 = ($signed(11'd0) - $signed(sext_ln1171_41_fu_4880_p1));

assign sub_ln1171_20_fu_4958_p2 = ($signed(sext_ln1171_42_fu_4943_p1) - $signed(sext_ln1171_43_fu_4954_p1));

assign sub_ln1171_21_fu_5409_p2 = ($signed(15'd0) - $signed(sext_ln1171_48_fu_5405_p1));

assign sub_ln1171_22_fu_5426_p2 = ($signed(sub_ln1171_21_fu_5409_p2) - $signed(sext_ln1171_49_fu_5422_p1));

assign sub_ln1171_23_fu_5026_p2 = ($signed(sext_ln1171_50_fu_5011_p1) - $signed(sext_ln1171_51_fu_5022_p1));

assign sub_ln1171_24_fu_5064_p2 = ($signed(sext_ln1171_53_fu_5060_p1) - $signed(sext_ln1171_52_fu_5049_p1));

assign sub_ln1171_25_fu_5102_p2 = ($signed(sext_ln1171_55_fu_5098_p1) - $signed(sext_ln1171_54_fu_5087_p1));

assign sub_ln1171_26_fu_5139_p2 = ($signed(sext_ln1171_54_fu_5087_p1) - $signed(sext_ln1171_56_fu_5135_p1));

assign sub_ln1171_27_fu_4442_p2 = ($signed(sext_ln1171_59_fu_4438_p1) - $signed(sext_ln1171_58_fu_4426_p1));

assign sub_ln1171_28_fu_4844_p2 = ($signed(sext_ln1171_37_fu_4830_p1) - $signed(sext_ln1171_38_fu_4840_p1));

assign sub_ln1171_29_fu_5382_p2 = ($signed(sext_ln1171_44_fu_5368_p1) - $signed(sext_ln1171_46_fu_5378_p1));

assign sub_ln1171_7_fu_5787_p2 = ($signed(sext_ln1171_6_fu_5783_p1) - $signed(r_V_1_reg_6435));

assign sub_ln1171_8_fu_5802_p2 = ($signed(16'd0) - $signed(sext_ln1171_6_fu_5783_p1));

assign sub_ln1171_9_fu_4509_p2 = ($signed(14'd0) - $signed(sext_ln1171_9_fu_4505_p1));

assign sub_ln1171_fu_5760_p2 = ($signed(sext_ln1171_5_fu_5756_p1) - $signed(sext_ln1171_4_fu_5745_p1));

assign tmp_1_fu_5371_p3 = {{trunc_ln38_15_reg_6362_pp0_iter1_reg}, {4'd0}};

assign tmp_s_fu_4833_p3 = {{trunc_ln38_12_reg_6328}, {3'd0}};

assign trunc_ln38_10_fu_4255_p4 = {{p_read[95:88]}};

assign trunc_ln38_11_fu_4270_p4 = {{p_read[103:96]}};

assign trunc_ln38_12_fu_4285_p4 = {{p_read[111:104]}};

assign trunc_ln38_13_fu_4300_p4 = {{p_read[119:112]}};

assign trunc_ln38_14_fu_4315_p4 = {{p_read[127:120]}};

assign trunc_ln38_15_fu_4340_p4 = {{p_read[135:128]}};

assign trunc_ln38_16_fu_4360_p4 = {{p_read[143:136]}};

assign trunc_ln38_17_fu_4395_p4 = {{p_read[159:152]}};

assign trunc_ln38_18_fu_4410_p4 = {{p_read[167:160]}};

assign trunc_ln38_2_fu_4073_p4 = {{p_read[23:16]}};

assign trunc_ln38_3_fu_4088_p4 = {{p_read[31:24]}};

assign trunc_ln38_4_fu_4136_p4 = {{p_read[39:32]}};

assign trunc_ln38_6_fu_4166_p4 = {{p_read[55:48]}};

assign trunc_ln38_7_fu_4181_p4 = {{p_read[63:56]}};

assign trunc_ln38_8_fu_4197_p4 = {{p_read[71:64]}};

assign trunc_ln38_9_fu_4218_p4 = {{p_read[79:72]}};

assign trunc_ln38_fu_4059_p1 = p_read[7:0];

assign trunc_ln38_s_fu_4235_p4 = {{p_read[87:80]}};

assign trunc_ln717_32_fu_5290_p4 = {{sub_ln1171_16_fu_5284_p2[9:3]}};

assign trunc_ln717_36_fu_4850_p4 = {{sub_ln1171_28_fu_4844_p2[11:3]}};

assign trunc_ln717_38_fu_4890_p4 = {{sub_ln1171_19_fu_4884_p2[10:3]}};

assign trunc_ln717_41_fu_4330_p4 = {{p_read[127:121]}};

assign trunc_ln717_55_fu_4448_p4 = {{sub_ln1171_27_fu_4442_p2[10:3]}};

assign zext_ln740_3_fu_5924_p1 = add_ln740_25_reg_6420_pp0_iter1_reg;

assign zext_ln740_4_fu_5709_p1 = add_ln740_64_reg_6637;

assign zext_ln740_fu_4472_p1 = add_ln740_24_fu_4466_p2;

endmodule //myproject_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s
