Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Feb 27 14:02:03 2023
| Host         : TELOPS212 running 64-bit major release  (build 9200)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/startup_4DDR/fir_00251_proc_325_startup_4DDR_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_00251_proc_startup_4DDR
| Device       : 7k325tfbg676-1
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------+---------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                                Instance                               |                       Module                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-----------------------------------------------------------------------+---------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_startup_4DDR                                           |                                             (top) |      89849 |      81055 |    3792 | 5002 | 129502 |    250 |     80 |          101 |
|   (fir_00251_proc_startup_4DDR)                                       |                                             (top) |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   U1                                                                  |                           fir_00251_proc_isc0207A |      89849 |      81055 |    3792 | 5002 | 129502 |    250 |     80 |          101 |
|     ACQ                                                               |                                fir_00251_proc_acq |      80808 |      72101 |    3792 | 4915 | 116284 |    238 |     58 |           93 |
|       (ACQ)                                                           |                                fir_00251_proc_acq |         44 |         44 |       0 |    0 |      0 |      0 |      0 |            0 |
|       BD                                                              |                                        bd_wrapper |      41078 |      35569 |    3732 | 1777 |  42234 |     67 |      8 |            5 |
|         MIG_4DDR.core_wrapper_i                                       |                                 core_4DDR_wrapper |      41078 |      35569 |    3732 | 1777 |  42234 |     67 |      8 |            5 |
|           (MIG_4DDR.core_wrapper_i)                                   |                                 core_4DDR_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           core_4DDR_i                                                 |                                         core_4DDR |      41078 |      35569 |    3732 | 1777 |  42234 |     67 |      8 |            5 |
|       BULK_USART                                                      |                                             USART |        501 |        501 |       0 |    0 |    653 |      2 |      0 |            0 |
|         (BULK_USART)                                                  |                                             USART |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                            |                                          USART_TX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U10                                                           |                                        RX_COUNTER |         51 |         51 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U10)                                                       |                                        RX_COUNTER |         50 |         50 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1A                                                         |                                    double_sync__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_resetn_inst                                            |                                    sync_resetn__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                           |                                        usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                                        |                     usart_mmcm_usart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                            |                                    usart_mmcm_rst |          9 |          9 |       0 |    0 |     17 |      0 |      0 |            0 |
|           (U2)                                                        |                                    usart_mmcm_rst |          9 |          9 |       0 |    0 |     15 |      0 |      0 |            0 |
|           U1                                                          |                                    sync_reset__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                            |                                     USART_TO_AXIS |         55 |         55 |       0 |    0 |     58 |      0 |      0 |            0 |
|           (U3)                                                        |                                     USART_TO_AXIS |         54 |         54 |       0 |    0 |     56 |      0 |      0 |            0 |
|           sync_resetn_inst                                            |                                    sync_resetn__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                            |                   t_axi4_stream32_fifo__xdcDup__1 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|           agen_d15.t_axi4_stream32_afifo_d512_inst                    |                    t_axi4_stream32_afifo_d512_HD2 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|         U6                                                            |                                     AXIS_TO_USART |        110 |        110 |       0 |    0 |     68 |      0 |      0 |            0 |
|           (U6)                                                        |                                     AXIS_TO_USART |        109 |        109 |       0 |    0 |     66 |      0 |      0 |            0 |
|           sync_resetn_inst                                            |                                    sync_resetn__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                            |                              t_axi4_stream32_fifo |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|           (U7)                                                        |                              t_axi4_stream32_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_d15.t_axi4_stream32_afifo_d512_inst                    |                        t_axi4_stream32_afifo_d512 |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|         U8                                                            |                                          USART_RX |         23 |         23 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U8)                                                        |                                          USART_RX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|           sync_resetn_inst                                            |                                    sync_resetn__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                            |                                        Usart_Ctrl |         52 |         52 |       0 |    0 |     99 |      0 |      0 |            0 |
|           (U9)                                                        |                                        Usart_Ctrl |         35 |         35 |       0 |    0 |     63 |      0 |      0 |            0 |
|           U0A                                                         |                                    sync_resetn__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1A                                                         |                                    double_sync__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                         |                                    double_sync__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                         |                                    double_sync__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                                         |                                     gh_stretch__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U2B                                                         |                                    double_sync__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3C                                                         |                             double_sync_vector__1 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           U4A                                                         |                                     gh_stretch__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U4B                                                         |                                     gh_stretch__3 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U4C                                                         |                                     gh_stretch__4 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|       CALIB                                                           |                                       calibration |      26073 |      23311 |       0 | 2762 |  51612 |    132 |     30 |           73 |
|         (CALIB)                                                       |                                       calibration |         69 |         69 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                            |                                     axis64_sw_2_1 |         88 |         88 |       0 |    0 |     87 |      0 |      0 |            0 |
|           (U1)                                                        |                                     axis64_sw_2_1 |         88 |         88 |       0 |    0 |     85 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__121 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                           |                                axis64_auto_sw_2_1 |         44 |         44 |       0 |    0 |     87 |      0 |      0 |            0 |
|           (U10)                                                       |                                axis64_auto_sw_2_1 |         44 |         44 |       0 |    0 |     85 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__129 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                           |           t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |         49 |         49 |       0 |    0 |     48 |      1 |      0 |            0 |
|           (U11)                                                       |           t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_wr64_rd64_d512_sync.fwft_sfifo_wr66_rd66_d512_inst     |                    fwft_sfifo_wr66_rd66_d512_HD58 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|         U12                                                           |                             axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     71 |      0 |      0 |            0 |
|           (U12)                                                       |                             axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__135 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                                           |           t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|           (U14)                                                       |           t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|           sgen_wr64_rd64_d512_sync.fwft_sfifo_wr66_rd66_d512_inst     |                    fwft_sfifo_wr66_rd66_d512_HD81 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|         U15                                                           |                      t_axi4_stream_wr64_rd64_fifo |         50 |         50 |       0 |    0 |     49 |      1 |      0 |            0 |
|           (U15)                                                       |                      t_axi4_stream_wr64_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|           sgen_wr64_rd64_d512_sync.fwft_sfifo_wr66_rd66_d512_inst     |                         fwft_sfifo_wr66_rd66_d512 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|         U17                                                           |                                calibration_common |       1540 |       1540 |       0 |    0 |   7033 |      0 |      1 |            1 |
|           (U17)                                                       |                                calibration_common |         19 |         19 |       0 |    0 |      0 |      0 |      0 |            0 |
|           CONFIG                                                      |                                      calib_config |        182 |        182 |       0 |    0 |   3547 |      0 |      0 |            0 |
|           RAM                                                         |                                   calib_param_ram |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|           SEL                                                         |                                   calib_block_sel |        808 |        808 |       0 |    0 |   1852 |      0 |      0 |            0 |
|           SEQ                                                         |                             calib_param_sequencer |        121 |        121 |       0 |    0 |   1027 |      0 |      0 |            0 |
|           U1                                                          |                               calib_fast_hder_gen |         96 |         96 |       0 |    0 |    240 |      0 |      0 |            0 |
|           U2                                                          |                                   ddr_aoi_add_gen |        102 |        102 |       0 |    0 |    199 |      0 |      0 |            1 |
|           U36                                                         |                                  calib_status_gen |        208 |        208 |       0 |    0 |    162 |      0 |      0 |            0 |
|           U47                                                         |                               axil32_to_native__1 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U19                                                           |                                               AEC |        630 |        630 |       0 |    0 |   1142 |      4 |      0 |            0 |
|           (U19)                                                       |                                               AEC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                          |                                          AEC_Ctrl |        165 |        165 |       0 |    0 |    121 |      0 |      0 |            0 |
|           U3                                                          |                                        AEC_CUMSUM |        134 |        134 |       0 |    0 |    298 |      0 |      0 |            0 |
|           U4                                                          |                         histogram_axis_tmi_4pix_0 |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|           U5                                                          |                             aec_decimator_wrapper |         22 |         22 |       0 |    0 |    152 |      0 |      0 |            0 |
|           U7                                                          |                                           AECPlus |         43 |         43 |       0 |    0 |    225 |      0 |      0 |            0 |
|         U25                                                           |                            badpixel_replacer64__1 |        177 |        177 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U25)                                                       |                            badpixel_replacer64__1 |        176 |        176 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U0                                                          |                                   sync_resetn__11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                           |                               badpixel_replacer64 |        177 |        177 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U26)                                                       |                               badpixel_replacer64 |        176 |        176 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U0                                                          |                                    sync_resetn__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U27                                                           |                          axis64_hder_extractor__1 |         33 |         33 |       0 |    0 |     83 |      0 |      0 |            0 |
|           (U27)                                                       |                          axis64_hder_extractor__1 |         33 |         33 |       0 |    0 |     81 |      0 |      0 |            0 |
|           r0                                                          |                                   sync_reset__131 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                           |                                     axis64_sw_1_2 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U29)                                                       |                                     axis64_sw_1_2 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__130 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U30                                                           |                             axis_lut_core_a32_d32 |        225 |        225 |       0 |    0 |    306 |     15 |      2 |            0 |
|           (U30)                                                       |                             axis_lut_core_a32_d32 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                          |                               axil32_to_native__2 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U11                                                         |                              native_to_axis32__13 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U12                                                         |              t_axi4_stream32_fifo__parameterized2 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|           U13                                                         |                     axis32_tuser_merge__xdcDup__1 |         24 |         24 |       0 |    0 |     30 |      0 |      0 |            0 |
|           U15                                                         |                     axis32_tuser_merge__xdcDup__2 |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           U3                                                          |                              native_to_axis32__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U4                                                          |                                       tdp_ram_w32 |         47 |         47 |       0 |    0 |     61 |     14 |      1 |            0 |
|           U6                                                          |              t_axi4_stream32_fifo__parameterized4 |         37 |         37 |       0 |    0 |     62 |      0 |      0 |            0 |
|           U8                                                          |                              LUT_native_switch__1 |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U9                                                          |                               axis32_to_native__2 |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|         U31                                                           |             axis_lut_core_a32_d32__parameterized1 |        263 |        263 |       0 |    0 |    310 |     30 |      1 |            0 |
|           (U31)                                                       |             axis_lut_core_a32_d32__parameterized1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                          |                               axil32_to_native__3 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U11                                                         |                              native_to_axis32__56 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U12                                                         |              t_axi4_stream32_fifo__parameterized6 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|           U13                                                         |                     axis32_tuser_merge__xdcDup__3 |         24 |         24 |       0 |    0 |     30 |      0 |      0 |            0 |
|           U15                                                         |                                axis32_tuser_merge |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           U3                                                          |                                  native_to_axis32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U4                                                          |                       tdp_ram_w32__parameterized1 |         85 |         85 |       0 |    0 |     64 |     29 |      0 |            0 |
|           U6                                                          |              t_axi4_stream32_fifo__parameterized8 |         37 |         37 |       0 |    0 |     62 |      0 |      0 |            0 |
|           U8                                                          |                                 LUT_native_switch |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U9                                                          |                                  axis32_to_native |          3 |          3 |       0 |    0 |     19 |      0 |      0 |            0 |
|         U7                                                            |                                axis64_auto_sw_1_2 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (U7)                                                        |                                axis64_auto_sw_1_2 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                          |                                    sync_resetn__8 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         gen_cal_1ch.CORE                                              |                                  calibration_core |      22361 |      19599 |       0 | 2762 |  41535 |     77 |     26 |           72 |
|           (gen_cal_1ch.CORE)                                          |                                  calibration_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                          |                                               FCC |        997 |        828 |       0 |  169 |   1973 |      3 |      3 |            6 |
|           U10                                                         |                                    axis32_hole__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U11                                                         |                                    axis32_hole__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U12                                                         |                   axis_fi32tofp32__parameterized1 |        174 |        145 |       0 |   29 |    307 |      0 |      0 |            0 |
|           U13                                                         |                                  ddr_data_decoder |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|           U14                                                         |                                   axis_fi32tofp32 |        221 |        192 |       0 |   29 |    377 |      0 |      0 |            0 |
|           U15                                                         |                              t_axi4_stream16_fifo |         38 |         38 |       0 |    0 |     62 |      0 |      1 |            0 |
|           U16                                                         |                  param_fifo_block__parameterized3 |         92 |         92 |       0 |    0 |    158 |      1 |      2 |            0 |
|           U17                                                         |                        axis16_reg_wrap__xdcDup__1 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U18                                                         |                                   axis16_reg_wrap |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U19                                                         |                               t_axi4_stream8_fifo |         67 |         67 |       0 |    0 |     90 |      0 |      1 |            0 |
|           U2                                                          |                                               FSU |       3798 |       3271 |       0 |  527 |   7110 |     10 |      7 |           14 |
|           U20                                                         |                                    pixel_bpr_flag |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|           U22                                                         |                        axis_fp32tofi32__xdcDup__1 |        200 |        193 |       0 |    7 |    313 |      0 |      0 |            0 |
|           U23                                                         |                                    axis_fi32tou16 |         30 |         30 |       0 |    0 |     40 |      0 |      0 |            0 |
|           U24                                                         |                                 pixel_bad_repl__1 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U25                                                         |                                    axis_fi32tou32 |         29 |         29 |       0 |    0 |     68 |      0 |      0 |            0 |
|           U26                                                         |                                       axis32_hole |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U27                                                         |                         axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U28                                                         |                                     axis32_sw_3_1 |         45 |         45 |       0 |    0 |     43 |      0 |      0 |            0 |
|           U29                                                         |                        axis_fp32tofi32__xdcDup__2 |        202 |        194 |       0 |    8 |    322 |      0 |      0 |            0 |
|           U3                                                          |                                               NLC |       7741 |       6766 |       0 |  975 |  14487 |     32 |      6 |           28 |
|           U30                                                         |                    axis_fi32tou16__parameterized1 |         29 |         29 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U31                                                         |                                    pixel_bad_repl |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U34                                                         |                        fp32_axis_mult__xdcDup__15 |        195 |        145 |       0 |   50 |    418 |      0 |      0 |            2 |
|           U35                                                         |                              native_to_axis32__55 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U39                                                         |                             pixel_saturation_flag |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|           U4                                                          |                                               RQC |       5710 |       5004 |       0 |  706 |  10632 |     25 |      3 |           20 |
|           U40                                                         |                             pixel_saturation_repl |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U45                                                         |                                   axis_fp32tofi32 |        191 |        187 |       0 |    4 |    307 |      0 |      0 |            0 |
|           U46                                                         |                                      param16_fifo |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U49                                                         |            t_axi4_stream32_fifo__parameterized102 |         45 |         45 |       0 |    0 |     70 |      1 |      0 |            0 |
|           U5                                                          |                                               CFF |       1397 |       1252 |       0 |  145 |   2531 |      3 |      2 |            2 |
|           U55                                                         |                                    gh_edge_det__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                          |                        axis32_fanout2__xdcDup__14 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                          |                                    axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                          |                                  fp32_axis_divide |        930 |        817 |       0 |  113 |   1648 |      0 |      0 |            0 |
|           data_fifo                                                   |            t_axi4_stream32_fifo__parameterized108 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|         gen_cal_1ch.U13                                               |                               axis_128_to_64_wrap |         46 |         46 |       0 |    0 |    200 |      0 |      0 |            0 |
|           U1                                                          |                                    axis_128_to_64 |         46 |         46 |       0 |    0 |    200 |      0 |      0 |            0 |
|         gen_cal_1ch.U2                                                |           t_axi4_stream_wr16_rd64_fifo__xdcDup__1 |         82 |         82 |       0 |    0 |    213 |      1 |      0 |            0 |
|           (gen_cal_1ch.U2)                                            |           t_axi4_stream_wr16_rd64_fifo__xdcDup__1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|           sgen_wr16_rd64_d1024_async.fwft_afifo_wr18_rd72_d1024_inst  |                 fwft_afifo_wr18_rd72_d1024_HD8433 |         78 |         78 |       0 |    0 |    212 |      1 |      0 |            0 |
|         gen_cal_1ch.U3                                                |                      t_axi4_stream_wr16_rd64_fifo |         82 |         82 |       0 |    0 |    213 |      1 |      0 |            0 |
|           (gen_cal_1ch.U3)                                            |                      t_axi4_stream_wr16_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|           sgen_wr16_rd64_d1024_async.fwft_afifo_wr18_rd72_d1024_inst  |                        fwft_afifo_wr18_rd72_d1024 |         78 |         78 |       0 |    0 |    212 |      1 |      0 |            0 |
|         gen_cal_1ch.U8                                                |                      t_axi4_stream_wr64_rd16_fifo |         54 |         54 |       0 |    0 |    143 |      1 |      0 |            0 |
|           (gen_cal_1ch.U8)                                            |                      t_axi4_stream_wr64_rd16_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|           sgen_wr64_rd16_d16_async.fwft_afifo_wr72_rd18_d16_inst      |                          fwft_afifo_wr72_rd18_d16 |         50 |         50 |       0 |    0 |    142 |      1 |      0 |            0 |
|       EHDRI                                                           |                                    EHDRI_toplevel |        162 |        162 |       0 |    0 |    263 |      0 |      1 |            0 |
|         (EHDRI)                                                       |                                    EHDRI_toplevel |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                            |                                   ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                                          |                ehdri_index_mem_blk_mem_gen_v8_3_4 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U2                                                            |                               axil32_to_native__4 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|           (U2)                                                        |                               axil32_to_native__4 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           sync_reset_inst                                             |                                   sync_reset__184 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                            |                                        ehdri_ctrl |         98 |         98 |       0 |    0 |    184 |      0 |      0 |            0 |
|           (U3)                                                        |                                        ehdri_ctrl |         98 |         98 |       0 |    0 |    182 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__168 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                            |                                          ehdri_SM |         61 |         61 |       0 |    0 |     74 |      0 |      0 |            0 |
|           (U4)                                                        |                                          ehdri_SM |         61 |         61 |       0 |    0 |     72 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__167 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       EXP_CTRL                                                        |                                exposure_time_ctrl |        193 |        193 |       0 |    0 |    339 |      0 |      0 |            0 |
|         (EXP_CTRL)                                                    |                                exposure_time_ctrl |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                            |                                  exp_time_mb_intf |         57 |         57 |       0 |    0 |    234 |      0 |      0 |            0 |
|           (U1)                                                        |                                  exp_time_mb_intf |         57 |         57 |       0 |    0 |    232 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__193 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                            |                                  exp_time_manager |        135 |        135 |       0 |    0 |    105 |      0 |      0 |            0 |
|           (U2)                                                        |                                  exp_time_manager |        135 |        135 |       0 |    0 |    101 |      0 |      0 |            0 |
|           U1A                                                         |                                   sync_reset__183 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                         |                                   double_sync__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FAN                                                             |                                         PWM_GEN_1 |         24 |         24 |       0 |    0 |     49 |      0 |      0 |            0 |
|         pwm0                                                          |                                            gh_PWM |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|         pwm_ctrl_inst                                                 |                                          PWM_CTRL |          8 |          8 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (pwm_ctrl_inst)                                             |                                          PWM_CTRL |          8 |          8 |       0 |    0 |     22 |      0 |      0 |            0 |
|           sync_resetn_inst                                            |                                   sync_resetn__31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FLAGGING                                                        |                                      flagging_top |        241 |        241 |       0 |    0 |    258 |      0 |      0 |            0 |
|         (FLAGGING)                                                    |                                      flagging_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                            |                              flagging_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|           (U1)                                                        |                              flagging_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|           U2                                                          |                                   sync_reset__195 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                            |                                       flagging_SM |        186 |        186 |       0 |    0 |    126 |      0 |      0 |            0 |
|           (U3)                                                        |                                       flagging_SM |        185 |        185 |       0 |    0 |    120 |      0 |      0 |            0 |
|           E1                                                          |                                   gh_edge_det__12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S1                                                          |                                   double_sync__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__194 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                            |                                   double_sync__57 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FLASH                                                           |                                        Flash_intf |        553 |        553 |       0 |    0 |    448 |      8 |      0 |            0 |
|         U1                                                            |                                        flash_ctrl |         59 |         59 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U2                                                            |                             axi_bram_ctrl_wrapper |        175 |        175 |       0 |    0 |    180 |      0 |      0 |            0 |
|           inst_ip_axi_bram_ctrl                                       |                                  ip_axi_bram_ctrl |        175 |        175 |       0 |    0 |    180 |      0 |      0 |            0 |
|         U4                                                            |                     blk_mem_gen_w32_d8192_wrapper |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|           (U4)                                                        |                     blk_mem_gen_w32_d8192_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst_blk_mem_gen_w32_d8192                                  |                          ip_blk_mem_gen_w32_d8192 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|         U5                                                            |                                      flash_output |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U6                                                            |                                     flash_process |        271 |        271 |       0 |    0 |    197 |      0 |      0 |            0 |
|       GATING                                                          |                                        gating_top |        241 |        241 |       0 |    0 |    258 |      0 |      0 |            0 |
|         (GATING)                                                      |                                        gating_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                            |                                gating_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|           (U2)                                                        |                                gating_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|           U2                                                          |                                   sync_reset__198 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                            |                                         gating_SM |        186 |        186 |       0 |    0 |    126 |      0 |      0 |            0 |
|           (U4)                                                        |                                         gating_SM |        185 |        185 |       0 |    0 |    120 |      0 |      0 |            0 |
|           E1                                                          |                                   gh_edge_det__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S1                                                          |                                   double_sync__58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__197 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                            |                                   double_sync__59 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       HEADER                                                          |                                     hder_inserter |       1821 |       1821 |       0 |    0 |   4289 |     10 |     15 |            0 |
|         (HEADER)                                                      |                                     hder_inserter |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                            |                               hder_insert_mb_intf |        112 |        112 |       0 |    0 |    292 |      0 |      0 |            0 |
|           (U1)                                                        |                               hder_insert_mb_intf |         77 |         77 |       0 |    0 |    218 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__166 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           Ue1                                                         |                                       err_sync__1 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue2                                                         |                                       err_sync__2 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue3                                                         |                                       err_sync__3 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue4                                                         |                                       err_sync__4 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue5                                                         |                                       err_sync__5 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue6                                                         |                                       err_sync__6 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue7                                                         |                                       err_sync__7 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue8                                                         |                                       err_sync__8 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue9                                                         |                                       err_sync__9 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U19                                                           |                               axis128_auto_sw_2_1 |         75 |         75 |       0 |    0 |    135 |      0 |      0 |            0 |
|           (U19)                                                       |                               axis128_auto_sw_2_1 |         75 |         75 |       0 |    0 |    133 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__156 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                           |                       gh_stretch__parameterized10 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2                                                            |                  t_axi4_stream128_fifo__xdcDup__1 |         86 |         86 |       0 |    0 |    178 |      3 |      0 |            0 |
|           (U2)                                                        |                  t_axi4_stream128_fifo__xdcDup__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_d512.t_axi4_stream128_afifo_d512_inst                  |                t_axi4_stream128_afifo_d512_HD8501 |         85 |         85 |       0 |    0 |    177 |      3 |      0 |            0 |
|         U20                                                           |                   t_axi4_lite32_w_fifo__xdcDup__1 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|           (U20)                                                       |                   t_axi4_lite32_w_fifo__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           asgen_d15.t_axi4_lite32_w_afifo_d16_inst                    |                  t_axi4_lite32_w_afifo_d16_HD8564 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|         U22                                                           |                   t_axi4_lite32_w_fifo__xdcDup__2 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|           (U22)                                                       |                   t_axi4_lite32_w_fifo__xdcDup__2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           asgen_d15.t_axi4_lite32_w_afifo_d16_inst                    |                  t_axi4_lite32_w_afifo_d16_HD8708 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|         U24                                                           |                   t_axi4_lite32_w_fifo__xdcDup__3 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|           (U24)                                                       |                   t_axi4_lite32_w_fifo__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           asgen_d15.t_axi4_lite32_w_afifo_d16_inst                    |                  t_axi4_lite32_w_afifo_d16_HD8852 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|         U26                                                           |                   t_axi4_lite32_w_fifo__xdcDup__4 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|           asgen_d15.t_axi4_lite32_w_afifo_d16_inst                    |                  t_axi4_lite32_w_afifo_d16_HD8996 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|         U28                                                           |                             t_axi4_stream128_fifo |         90 |         90 |       0 |    0 |    177 |      3 |      0 |            0 |
|           agen_d512.t_axi4_stream128_afifo_d512_inst                  |                       t_axi4_stream128_afifo_d512 |         90 |         90 |       0 |    0 |    177 |      3 |      0 |            0 |
|         U3                                                            |                   t_axi4_lite32_w_fifo__xdcDup__5 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|           (U3)                                                        |                   t_axi4_lite32_w_fifo__xdcDup__5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           asgen_d15.t_axi4_lite32_w_afifo_d16_inst                    |                  t_axi4_lite32_w_afifo_d16_HD9140 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|         U4                                                            |                             hder_insert_sequencer |        332 |        332 |       0 |    0 |    365 |      0 |      1 |            0 |
|           (U4)                                                        |                             hder_insert_sequencer |        306 |        306 |       0 |    0 |    331 |      0 |      0 |            0 |
|           U1A                                                         |                                   sync_reset__155 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                         |                                   double_sync__41 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                         |                                   double_sync__42 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                          |                           fwft_sfifo_w8_d16_HD828 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U5                                                            |                                      hder_reorder |         96 |         96 |       0 |    0 |    303 |      4 |      0 |            0 |
|           (U5)                                                        |                                      hder_reorder |         96 |         96 |       0 |    0 |    301 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__154 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                          |                               dp_ram_byte_w32_d64 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|         U6                                                            |                   t_axi4_lite32_w_fifo__xdcDup__6 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|           (U6)                                                        |                   t_axi4_lite32_w_fifo__xdcDup__6 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           asgen_d15.t_axi4_lite32_w_afifo_d16_inst                    |                  t_axi4_lite32_w_afifo_d16_HD9284 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|         U7                                                            |                              t_axi4_lite32_w_fifo |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|           (U7)                                                        |                              t_axi4_lite32_w_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           asgen_d15.t_axi4_lite32_w_afifo_d16_inst                    |                         t_axi4_lite32_w_afifo_d16 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       ICU                                                             |                                      ICU_toplevel |        162 |        162 |       0 |    0 |    407 |      0 |      0 |            0 |
|         U1                                                            |                                          ICU_Ctrl |         24 |         24 |       0 |    0 |    128 |      0 |      0 |            0 |
|           (U1)                                                        |                                          ICU_Ctrl |         23 |         23 |       0 |    0 |    126 |      0 |      0 |            0 |
|           U0A                                                         |                                   sync_resetn__33 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                            |                                            ICU_SM |        138 |        138 |       0 |    0 |    279 |      0 |      0 |            0 |
|           (U2)                                                        |                                            ICU_SM |        137 |        137 |       0 |    0 |    277 |      0 |      0 |            0 |
|           U0A                                                         |                                   sync_resetn__32 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       IRIG                                                            |                                      expb_irig_v2 |        529 |        528 |       0 |    1 |    667 |      0 |      0 |            0 |
|         (IRIG)                                                        |                                      expb_irig_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                            |                        irig_signal_conditioner_v2 |         64 |         64 |       0 |    0 |    129 |      0 |      0 |            0 |
|           (U1)                                                        |                        irig_signal_conditioner_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                          |                                     ad747x_driver |         19 |         19 |       0 |    0 |     52 |      0 |      0 |            0 |
|           U14                                                         |                             adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U15                                                         |                                 adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U2                                                          |                                  adc_sample_en_v2 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U3                                                          |                           adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U7                                                          |                             channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|         U10                                                           |                                      irig_mb_intf |         77 |         76 |       0 |    1 |    152 |      0 |      0 |            0 |
|           (U10)                                                       |                                      irig_mb_intf |         76 |         75 |       0 |    1 |    140 |      0 |      0 |            0 |
|           E1                                                          |                                   gh_edge_det__14 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S1                                                          |                                   double_sync__62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S2                                                          |                                   double_sync__63 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S3                                                          |                                   double_sync__64 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S4                                                          |                                   double_sync__65 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__209 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                            |                            irig_clock_detector_v2 |         40 |         40 |       0 |    0 |     68 |      0 |      0 |            0 |
|           (U2)                                                        |                            irig_clock_detector_v2 |         30 |         30 |       0 |    0 |     52 |      0 |      0 |            0 |
|           D1                                                          |                                       gh_debounce |         10 |         10 |       0 |    0 |     12 |      0 |      0 |            0 |
|           S1                                                          |                                   double_sync__61 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__208 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                            |                            irig_alphab_decoder_v2 |        128 |        128 |       0 |    0 |     68 |      0 |      0 |            0 |
|           U1                                                          |                             irig_threshold_gen_v2 |         81 |         81 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U3                                                          |                                irig_comparator_v2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U4                                                          |                           irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     29 |      0 |      0 |            0 |
|           U5                                                          |                       irig_alphab_decoder_ctrl_v2 |         13 |         13 |       0 |    0 |     14 |      0 |      0 |            0 |
|         U4                                                            |                             irig_frame_decoder_v2 |        171 |        171 |       0 |    0 |    150 |      0 |      0 |            0 |
|           (U4)                                                        |                             irig_frame_decoder_v2 |        171 |        171 |       0 |    0 |    148 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__203 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                            |                                irig_controller_v2 |         20 |         20 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U5)                                                        |                                irig_controller_v2 |         20 |         20 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__202 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                          |                                   double_sync__60 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                            |                          irig_refclk_generator_v2 |         12 |         12 |       0 |    0 |     39 |      0 |      0 |            0 |
|           (U6)                                                        |                          irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__201 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                          |                                 clk_divider_pulse |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3                                                          |                 clk_divider_pulse__parameterized1 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|         U7                                                            |                                     irig_reset_v2 |         16 |         16 |       0 |    0 |     37 |      0 |      0 |            0 |
|           (U7)                                                        |                                     irig_reset_v2 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__200 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                          |                 clk_divider_pulse__parameterized3 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|       MGT                                                             |                                       mgt_wrapper |       3007 |       2601 |      48 |  358 |   6662 |     11 |      0 |            0 |
|         (MGT)                                                         |                                       mgt_wrapper |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_OUT_FIFO                                                  |                              t_axi4_stream64_fifo |         85 |         37 |      48 |    0 |    213 |      0 |      0 |            0 |
|           agen_d16.t_axi4_stream64_afifo_d16_inst                     |                         t_axi4_stream64_afifo_d16 |         85 |         37 |      48 |    0 |    213 |      0 |      0 |            0 |
|         MGTS                                                          |                                         mgt_block |       2628 |       2270 |       0 |  358 |   5760 |      8 |      0 |            0 |
|           (MGTS)                                                      |                                         mgt_block |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           CTRL                                                        |                                          MGT_CTRL |         92 |         92 |       0 |    0 |    227 |      0 |      0 |            0 |
|           DATA                                                        |                                          data_mgt |        596 |        541 |       0 |   55 |   1319 |      1 |      0 |            0 |
|           DATA_CLOCK                                                  |                             data_mgt_clock_module |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           DATA_COMMON                                                 |                        data_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           DATA_RESET_LOGIC                                            |                      data_mgt_SUPPORT_RESET_LOGIC |          3 |          2 |       0 |    1 |     16 |      0 |      0 |            0 |
|           EXP                                                         |                                           exp_mgt |       1235 |        988 |       0 |  247 |   2597 |      2 |      0 |            0 |
|           EXP_COMMON                                                  |                         exp_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U3                                                          |                     t_axi4_stream_wr64_rd128_fifo |         51 |         51 |       0 |    0 |    141 |      2 |      0 |            0 |
|           U6                                                          |                     t_axi4_stream_wr128_rd64_fifo |         52 |         52 |       0 |    0 |    140 |      2 |      0 |            0 |
|           gen_mgt_2ch.VIDEO                                           |                                         video_mgt |        597 |        542 |       0 |   55 |   1319 |      1 |      0 |            0 |
|         U1                                                            |                                          mgt_init |         18 |         18 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U3                                                            |                                 mgt_stream_merger |        275 |        275 |       0 |    0 |    669 |      3 |      0 |            0 |
|           (U3)                                                        |                                 mgt_stream_merger |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           EXP_FIFO                                                    |      t_axi4_stream_wr64_rd64_fifo__parameterized7 |         91 |         91 |       0 |    0 |    223 |      1 |      0 |            0 |
|           dont_merge_streams.DATA_FIFO                                |      t_axi4_stream_wr64_rd64_fifo__parameterized3 |         91 |         91 |       0 |    0 |    223 |      1 |      0 |            0 |
|           dont_merge_streams.VIDEO_FIFO                               |      t_axi4_stream_wr64_rd64_fifo__parameterized5 |         91 |         91 |       0 |    0 |    223 |      1 |      0 |            0 |
|       SFW_INTF                                                        |                                               SFW |        546 |        545 |       0 |    1 |    655 |      0 |      1 |            0 |
|         (SFW_INTF)                                                    |                                               SFW |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                            |                                    SFW_Processing |        272 |        272 |       0 |    0 |     59 |      0 |      0 |            0 |
|           (U1)                                                        |                                    SFW_Processing |        271 |        271 |       0 |    0 |     55 |      0 |      0 |            0 |
|           doube_sync_gen                                              |                                   double_sync__50 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sreset_ctrl_gen                                             |                                   sync_resetn__30 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                           |                                    trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U2                                                            |                                        fw_decoder |        117 |        117 |       0 |    0 |    103 |      0 |      0 |            0 |
|           (U2)                                                        |                                        fw_decoder |        116 |        116 |       0 |    0 |    101 |      0 |      0 |            0 |
|           reset_synchronize                                           |                                   sync_resetn__29 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                            |                                          SFW_Ctrl |         50 |         50 |       0 |    0 |    373 |      0 |      0 |            0 |
|           (U3)                                                        |                                          SFW_Ctrl |         49 |         49 |       0 |    0 |    371 |      0 |      0 |            0 |
|           sreset_ctrl_gen                                             |                                   sync_resetn__28 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                            |                             axil32_addr_demux4__1 |         55 |         55 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                                            |                                  axil32_to_native |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|           (U5)                                                        |                                  axil32_to_native |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|           sync_reset_inst                                             |                                   sync_reset__169 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                            |                                  sdp_ram_w32_d128 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                                          |               sdp_ram_w32_d128_blk_mem_gen_v8_3_4 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U8                                                            |                                SFW_ACQUISITION_SM |         45 |         44 |       0 |    1 |    111 |      0 |      0 |            0 |
|           (U8)                                                        |                                SFW_ACQUISITION_SM |         44 |         43 |       0 |    1 |    107 |      0 |      0 |            0 |
|           double_sync_gen                                             |                                   double_sync__49 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sreset_ctrl_gen                                             |                                   sync_resetn__27 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       STARTUP_HARDWARE                                                |                                   Startup_HW_Test |         18 |         18 |       0 |    0 |     26 |      0 |      0 |            0 |
|         (STARTUP_HARDWARE)                                            |                                   Startup_HW_Test |         17 |         17 |       0 |    0 |     24 |      0 |      0 |            0 |
|         U0                                                            |                                       sync_resetn |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       TRIG                                                            |                                          trig_gen |       1989 |       1989 |       0 |    0 |   1738 |      0 |      0 |            0 |
|         (TRIG)                                                        |                                          trig_gen |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                            |                              trig_gen_mblaze_intf |        654 |        654 |       0 |    0 |    444 |      0 |      0 |            0 |
|           (U1)                                                        |                              trig_gen_mblaze_intf |        654 |        654 |       0 |    0 |    442 |      0 |      0 |            0 |
|           U2                                                          |                                   sync_reset__181 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                            |                                    trig_gen_ctler |        347 |        347 |       0 |    0 |    364 |      0 |      0 |            0 |
|           U1                                                          |                                     trig_delay__1 |        108 |        108 |       0 |    0 |    141 |      0 |      0 |            0 |
|           U2                                                          |                               trig_gen_ctler_core |        162 |        162 |       0 |    0 |    150 |      0 |      0 |            0 |
|           U3                                                          |                                   double_sync__52 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                          |                                     progr_clk_div |         77 |         77 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U9                                                          |                                   double_sync__53 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                            |                                      trig_stamper |        147 |        147 |       0 |    0 |    239 |      0 |      0 |            0 |
|           U2                                                          |                                   sync_reset__174 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                          |                                trig_stamper_ctler |        147 |        147 |       0 |    0 |    237 |      0 |      0 |            0 |
|         U6                                                            |                                  trig_conditioner |         52 |         52 |       0 |    0 |     85 |      0 |      0 |            0 |
|           (U6)                                                        |                                  trig_conditioner |         52 |         52 |       0 |    0 |     83 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__173 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                            |                                   double_sync__54 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U11                                                        |                                   trig_period_8ch |        782 |        782 |       0 |    0 |    604 |      0 |      0 |            0 |
|           (g0.U11)                                                    |                                   trig_period_8ch |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                                          |                                period_duration__1 |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U10                                                         |                                   min_max_ctrl__1 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U11                                                         |                                   min_max_ctrl__2 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U3                                                          |                                   sync_reset__172 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                          |                                   min_max_ctrl__3 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U5                                                          |                                   min_max_ctrl__4 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U6                                                          |                                   min_max_ctrl__5 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U7                                                          |                                   min_max_ctrl__6 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U8                                                          |                                   min_max_ctrl__7 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U9                                                          |                                   min_max_ctrl__8 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|       U11                                                             |                                axil32_addr_demux4 |         87 |         87 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                              |                                 Buffering_wrapper |       2303 |       2303 |       0 |    0 |   3169 |      4 |      1 |           14 |
|         U1                                                            |                                    axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                                 ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                            |                     axis64_sw_2_1__parameterized1 |        262 |        262 |       0 |    0 |    422 |      0 |      0 |            0 |
|           (U2)                                                        |                     axis64_sw_2_1__parameterized1 |         45 |         45 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__146 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0                               |                          axis64_img_boundaries__5 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done1                               |                             axis64_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           reg_gen.S0                                                  |                                     axis64_reg__8 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           reg_gen.S1                                                  |                                     axis64_reg__9 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           reg_gen.S_out                                               |                                        axis64_reg |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|         U20                                                           |                                 axis64_tid_gen__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (U20)                                                       |                                 axis64_tid_gen__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_resetn__25 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U22                                                           |                                    axis64_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (U22)                                                       |                                    axis64_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_resetn__17 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                            |                     axis64_sw_2_1__parameterized3 |        262 |        262 |       0 |    0 |    422 |      0 |      0 |            0 |
|           (U3)                                                        |                     axis64_sw_2_1__parameterized3 |         45 |         45 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__145 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0                               |                          axis64_img_boundaries__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done1                               |                          axis64_img_boundaries__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           reg_gen.S0                                                  |                                     axis64_reg__5 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           reg_gen.S1                                                  |                                     axis64_reg__6 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           reg_gen.S_out                                               |                                     axis64_reg__7 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|         U4                                                            |                                         Buffering |       1495 |       1495 |       0 |    0 |   1805 |      4 |      1 |           14 |
|           (U4)                                                        |                                         Buffering |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           BUF_CTRL                                                    |                                    Buffering_Ctrl |         77 |         77 |       0 |    0 |    462 |      0 |      0 |            0 |
|           FSM                                                         |                                     BUFFERING_FSM |       1076 |       1076 |       0 |    0 |    912 |      0 |      0 |           14 |
|           U11                                                         |                                axil32_to_native96 |         39 |         39 |       0 |    0 |     54 |      0 |      0 |            0 |
|           U16                                                         |                                  axis64_hole_sync |         92 |         92 |       0 |    0 |    175 |      0 |      0 |            0 |
|           U27                                                         |                             axis64_hder_extractor |         33 |         33 |       0 |    0 |     32 |      0 |      0 |            0 |
|           U4                                                          |                                  buffer_table_ram |          3 |          3 |       0 |    0 |      0 |      3 |      0 |            0 |
|           U5                                                          |                                   flow_controller |        121 |        121 |       0 |    0 |     93 |      0 |      0 |            0 |
|           U7                                                          |                                 shift_registers_x |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                          |              t_axi4_stream64_fifo__parameterized1 |         51 |         51 |       0 |    0 |     75 |      1 |      1 |            0 |
|         U5                                                            |                     axis64_sw_1_2__parameterized1 |        251 |        251 |       0 |    0 |    482 |      0 |      0 |            0 |
|           (U5)                                                        |                     axis64_sw_1_2__parameterized1 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__140 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0                               |                          axis64_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           reg.S0                                                      |                                     axis64_reg__2 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           reg.S1                                                      |                                     axis64_reg__3 |         87 |         87 |       0 |    0 |    169 |      0 |      0 |            0 |
|           reg.S_in                                                    |                                     axis64_reg__1 |         87 |         87 |       0 |    0 |    169 |      0 |      0 |            0 |
|         U7                                                            |                                       moi_handler |         24 |         24 |       0 |    0 |     30 |      0 |      0 |            0 |
|           U10                                                         |                               moi_source_selector |          4 |          4 |       0 |    0 |     10 |      0 |      0 |            0 |
|           U6                                                          |                                      moi_flag_gen |         20 |         20 |       0 |    0 |     20 |      0 |      0 |            0 |
|       U3                                                              |                                       axil32_mux2 |         11 |         11 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U4                                                              |                                       FrameBuffer |        810 |        810 |       0 |    0 |   1876 |      4 |      2 |            0 |
|         U1                                                            |                                      fb_ctrl_intf |        152 |        152 |       0 |    0 |    312 |      0 |      0 |            0 |
|           (U1)                                                        |                                      fb_ctrl_intf |        152 |        152 |       0 |    0 |    310 |      0 |      0 |            0 |
|           U2                                                          |                                   sync_reset__149 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.READ_FR                                                    |                                 axis64_frame_rate |         68 |         68 |       0 |    0 |    155 |      0 |      0 |            0 |
|           (g0.READ_FR)                                                |                                 axis64_frame_rate |         67 |         67 |       0 |    0 |    153 |      0 |      0 |            0 |
|           reset                                                       |                                   sync_resetn__19 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U2                                                         |                                axis128_frame_rate |         67 |         67 |       0 |    0 |    154 |      0 |      0 |            0 |
|           (g0.U2)                                                     |                                axis128_frame_rate |         66 |         66 |       0 |    0 |    152 |      0 |      0 |            0 |
|           reset                                                       |                                   sync_resetn__18 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                                         |                    t_axi4_stream_wr128_rd128_fifo |         38 |         38 |       0 |    0 |     41 |      2 |      0 |            0 |
|           (g0.U4)                                                     |                    t_axi4_stream_wr128_rd128_fifo |          5 |          5 |       0 |    0 |      1 |      0 |      0 |            0 |
|           sgen_wr128_rd128_d128_sync.fwft_sfifo_wr130_rd130_d128_inst |                       fwft_sfifo_wr130_rd130_d128 |         33 |         33 |       0 |    0 |     40 |      2 |      0 |            0 |
|         g0.U5                                                         |                                        reader_fsm |        351 |        351 |       0 |    0 |    518 |      2 |      2 |            0 |
|           (g0.U5)                                                     |                                        reader_fsm |        275 |        275 |       0 |    0 |    384 |      0 |      0 |            0 |
|           U0                                                          |                                   sync_reset__148 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1A                                                         |                                   double_sync__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                         |                                   double_sync__35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                         |                                   double_sync__36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                         |                                   double_sync__37 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                          |              t_axi4_stream64_fifo__parameterized3 |         38 |         38 |       0 |    0 |     62 |      1 |      1 |            0 |
|           U8                                                          |              t_axi4_stream64_fifo__parameterized5 |         38 |         38 |       0 |    0 |     62 |      1 |      1 |            0 |
|         g0.U6                                                         |                                        writer_fsm |        134 |        134 |       0 |    0 |    696 |      0 |      0 |            0 |
|           (g0.U6)                                                     |                                        writer_fsm |        124 |        124 |       0 |    0 |    678 |      0 |      0 |            0 |
|           U0                                                          |                                   sync_reset__147 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1A                                                         |                                   double_sync__31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                         |                                   double_sync__32 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                         |                                   double_sync__33 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3A                                                         |                                     gh_stretch__5 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U3B                                                         |                                        gh_stretch |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U6                                                              |                                        adc_switch |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U7                                                              |                                   adc_readout_top |        425 |        397 |      12 |   16 |    681 |      0 |      0 |            1 |
|         (U7)                                                          |                                   adc_readout_top |         16 |         16 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                            |                               adc_readout_mb_intf |         20 |         20 |       0 |    0 |    177 |      0 |      0 |            0 |
|           (U1)                                                        |                               adc_readout_mb_intf |         20 |         20 |       0 |    0 |    173 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__153 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_cfg_valid                                              |                                   double_sync__40 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                            |                                       adc_readout |        354 |        326 |      12 |   16 |    397 |      0 |      0 |            1 |
|           (U2)                                                        |                                       adc_readout |        328 |        312 |       0 |   16 |    367 |      0 |      0 |            1 |
|           U1                                                          |                                   sync_reset__152 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           conversion_trigger                                          |                                    gh_edge_det__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_INT                                                    |                                   double_sync__39 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_data_out                                               |                                     data_cdc_sync |         25 |         13 |      12 |    0 |     24 |      0 |      0 |            0 |
|         U3                                                            |                     ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U3)                                                        |                     ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U0                                                          |                                   sync_reset__151 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                            |                                     ad798x_driver |         19 |         19 |       0 |    0 |     56 |      0 |      0 |            0 |
|           (U4)                                                        |                                     ad798x_driver |         19 |         19 |       0 |    0 |     54 |      0 |      0 |            0 |
|           U0                                                          |                                   sync_reset__150 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       USB                                                             |                                          USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U1                                                                |                      afpa_data_deserializer_16chn |       2049 |       2049 |       0 |    0 |   2772 |      4 |      0 |            0 |
|       (U1)                                                            |                      afpa_data_deserializer_16chn |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       CH0                                                             |                            quad_data_deserializer |        467 |        467 |       0 |    0 |    484 |      0 |      0 |            0 |
|         (CH0)                                                         |                            quad_data_deserializer |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                            |                        adc_iserdes_wrapper_rtl__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                           |                              clink_calibration__1 |        270 |        270 |       0 |    0 |    200 |      0 |      0 |            0 |
|           (U12)                                                       |                              clink_calibration__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                               clink_delay_ctrl__1 |        254 |        254 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U4                                                          |                             clink_bitslip_ctrl__1 |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U15                                                           |                                 idelay_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U18                                                           |                                 idelay_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                            |                        adc_iserdes_wrapper_rtl__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U21                                                           |                                 idelay_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U24                                                           |                                 idelay_wrapper__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U26                                                           |                                rst_conditioner__1 |         17 |         17 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U26)                                                       |                                rst_conditioner__1 |         17 |         17 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__219 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                            |                        adc_iserdes_wrapper_rtl__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                                            |                         quad_pattern_validator__1 |         93 |         93 |       0 |    0 |    130 |      0 |      0 |            0 |
|           U1                                                          |                          adc_pattern_validator__5 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                                          |                          adc_pattern_validator__6 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                                          |                          adc_pattern_validator__7 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                                          |                          adc_pattern_validator__8 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                                          |                   adc_pattern_validator_ctrler__1 |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U6                                                            |            quad_pattern_validator__parameterized1 |         77 |         77 |       0 |    0 |    111 |      0 |      0 |            0 |
|           U1                                                          |                          adc_pattern_validator__1 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                                          |                          adc_pattern_validator__2 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                                          |                          adc_pattern_validator__3 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                                          |                          adc_pattern_validator__4 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                                          |      adc_pattern_validator_ctrler__parameterized1 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|         U8                                                            |                        adc_iserdes_wrapper_rtl__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                            |                                      dcm_reset__1 |          9 |          9 |       0 |    0 |     25 |      0 |      0 |            0 |
|         master_gen.U14                                                |                 adc_serdes_clk_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           Gen_10_0M.Ux                                                |                        serdes_clkin_10_0_MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       CH1                                                             |            quad_data_deserializer__parameterized1 |        466 |        466 |       0 |    0 |    484 |      0 |      0 |            0 |
|         (CH1)                                                         |            quad_data_deserializer__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                            |                        adc_iserdes_wrapper_rtl__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                           |                              clink_calibration__2 |        270 |        270 |       0 |    0 |    200 |      0 |      0 |            0 |
|           (U12)                                                       |                              clink_calibration__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                               clink_delay_ctrl__2 |        254 |        254 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U4                                                          |                             clink_bitslip_ctrl__2 |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U15                                                           |                                 idelay_wrapper__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U18                                                           |                                 idelay_wrapper__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                            |                        adc_iserdes_wrapper_rtl__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U21                                                           |                                 idelay_wrapper__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U24                                                           |                                 idelay_wrapper__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U26                                                           |                                rst_conditioner__2 |         16 |         16 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U26)                                                       |                                rst_conditioner__2 |         16 |         16 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__232 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                            |                        adc_iserdes_wrapper_rtl__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                                            |                         quad_pattern_validator__2 |         93 |         93 |       0 |    0 |    130 |      0 |      0 |            0 |
|           U1                                                          |                         adc_pattern_validator__13 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                                          |                         adc_pattern_validator__14 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                                          |                         adc_pattern_validator__15 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                                          |                         adc_pattern_validator__16 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                                          |                   adc_pattern_validator_ctrler__2 |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U6                                                            |            quad_pattern_validator__parameterized4 |         77 |         77 |       0 |    0 |    111 |      0 |      0 |            0 |
|           U1                                                          |                          adc_pattern_validator__9 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                                          |                         adc_pattern_validator__10 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                                          |                         adc_pattern_validator__11 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                                          |                         adc_pattern_validator__12 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                                          |      adc_pattern_validator_ctrler__parameterized3 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|         U8                                                            |                        adc_iserdes_wrapper_rtl__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                            |                                      dcm_reset__2 |          9 |          9 |       0 |    0 |     25 |      0 |      0 |            0 |
|       CH2                                                             |            quad_data_deserializer__parameterized3 |        466 |        466 |       0 |    0 |    484 |      0 |      0 |            0 |
|         (CH2)                                                         |            quad_data_deserializer__parameterized3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                            |                        adc_iserdes_wrapper_rtl__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                           |                              clink_calibration__3 |        270 |        270 |       0 |    0 |    200 |      0 |      0 |            0 |
|           (U12)                                                       |                              clink_calibration__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                               clink_delay_ctrl__3 |        254 |        254 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U4                                                          |                             clink_bitslip_ctrl__3 |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U15                                                           |                                 idelay_wrapper__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U18                                                           |                                idelay_wrapper__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                            |                       adc_iserdes_wrapper_rtl__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U21                                                           |                                idelay_wrapper__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U24                                                           |                                    idelay_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U26                                                           |                                rst_conditioner__3 |         17 |         17 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U26)                                                       |                                rst_conditioner__3 |         17 |         17 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__245 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                            |                       adc_iserdes_wrapper_rtl__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                                            |                         quad_pattern_validator__3 |         93 |         93 |       0 |    0 |    130 |      0 |      0 |            0 |
|           U1                                                          |                         adc_pattern_validator__21 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                                          |                         adc_pattern_validator__22 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                                          |                         adc_pattern_validator__23 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                                          |                         adc_pattern_validator__24 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                                          |                   adc_pattern_validator_ctrler__3 |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U6                                                            |            quad_pattern_validator__parameterized7 |         76 |         76 |       0 |    0 |    111 |      0 |      0 |            0 |
|           U1                                                          |                         adc_pattern_validator__17 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                                          |                         adc_pattern_validator__18 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                                          |                         adc_pattern_validator__19 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                                          |                         adc_pattern_validator__20 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                                          |      adc_pattern_validator_ctrler__parameterized5 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|         U8                                                            |                       adc_iserdes_wrapper_rtl__12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                            |                                      dcm_reset__3 |          9 |          9 |       0 |    0 |     25 |      0 |      0 |            0 |
|       CH3                                                             |            quad_data_deserializer__parameterized5 |        466 |        466 |       0 |    0 |    484 |      0 |      0 |            0 |
|         (CH3)                                                         |            quad_data_deserializer__parameterized5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                            |                       adc_iserdes_wrapper_rtl__13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                           |                                 clink_calibration |        270 |        270 |       0 |    0 |    200 |      0 |      0 |            0 |
|           (U12)                                                       |                                 clink_calibration |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                                  clink_delay_ctrl |        254 |        254 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U4                                                          |                                clink_bitslip_ctrl |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U15                                                           |                   idelay_wrapper__parameterized12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U18                                                           |                   idelay_wrapper__parameterized14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                            |                       adc_iserdes_wrapper_rtl__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U21                                                           |                   idelay_wrapper__parameterized16 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U24                                                           |                   idelay_wrapper__parameterized18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U26                                                           |                                rst_conditioner__4 |         17 |         17 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U26)                                                       |                                rst_conditioner__4 |         17 |         17 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__258 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                            |                       adc_iserdes_wrapper_rtl__15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                                            |                            quad_pattern_validator |         93 |         93 |       0 |    0 |    130 |      0 |      0 |            0 |
|           U1                                                          |                         adc_pattern_validator__29 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                                          |                         adc_pattern_validator__30 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                                          |                         adc_pattern_validator__31 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                                          |                             adc_pattern_validator |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                                          |                      adc_pattern_validator_ctrler |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U6                                                            |           quad_pattern_validator__parameterized10 |         76 |         76 |       0 |    0 |    111 |      0 |      0 |            0 |
|           U1                                                          |                         adc_pattern_validator__25 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                                          |                         adc_pattern_validator__26 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                                          |                         adc_pattern_validator__27 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                                          |                         adc_pattern_validator__28 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                                          |      adc_pattern_validator_ctrler__parameterized7 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|         U8                                                            |                           adc_iserdes_wrapper_rtl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                            |                                         dcm_reset |          9 |          9 |       0 |    0 |     25 |      0 |      0 |            0 |
|         master_gen.U14                                                |                            adc_serdes_clk_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           Gen_10_0M.Ux                                                |                 serdes_clkin_10_0_MHz_mmcm_HD9603 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U11                                                             |                         quad_data_sync__xdcDup__1 |         46 |         46 |       0 |    0 |    209 |      1 |      0 |            0 |
|         (U11)                                                         |                         quad_data_sync__xdcDup__1 |          2 |          2 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U1A                                                           |                                   sync_reset__274 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                           |                                   sync_reset__275 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         fifo                                                          |                              afifo_w72_d16_HD9608 |         44 |         44 |       0 |    0 |    135 |      1 |      0 |            0 |
|           U0                                                          |       afifo_w72_d16_fifo_generator_v13_1_2_HD9609 |         44 |         44 |       0 |    0 |    135 |      1 |      0 |            0 |
|         sync_en                                                       |               double_sync_vector__parameterized10 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|       U12                                                             |                         quad_data_sync__xdcDup__2 |         46 |         46 |       0 |    0 |    209 |      1 |      0 |            0 |
|         (U12)                                                         |                         quad_data_sync__xdcDup__2 |          2 |          2 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U1A                                                           |                                   sync_reset__272 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                           |                                   sync_reset__273 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         fifo                                                          |                              afifo_w72_d16_HD9674 |         44 |         44 |       0 |    0 |    135 |      1 |      0 |            0 |
|           U0                                                          |       afifo_w72_d16_fifo_generator_v13_1_2_HD9675 |         44 |         44 |       0 |    0 |    135 |      1 |      0 |            0 |
|         sync_en                                                       |            double_sync_vector__parameterized10__6 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|       U4                                                              |                         quad_data_sync__xdcDup__3 |         46 |         46 |       0 |    0 |    209 |      1 |      0 |            0 |
|         (U4)                                                          |                         quad_data_sync__xdcDup__3 |          2 |          2 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U1A                                                           |                                   sync_reset__270 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                           |                                   sync_reset__271 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         fifo                                                          |                              afifo_w72_d16_HD9740 |         44 |         44 |       0 |    0 |    135 |      1 |      0 |            0 |
|           U0                                                          |       afifo_w72_d16_fifo_generator_v13_1_2_HD9741 |         44 |         44 |       0 |    0 |    135 |      1 |      0 |            0 |
|         sync_en                                                       |            double_sync_vector__parameterized10__5 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|       U9                                                              |                                    quad_data_sync |         46 |         46 |       0 |    0 |    209 |      1 |      0 |            0 |
|         (U9)                                                          |                                    quad_data_sync |          2 |          2 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U1A                                                           |                                   sync_reset__268 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                           |                                   sync_reset__269 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         fifo                                                          |                                     afifo_w72_d16 |         44 |         44 |       0 |    0 |    135 |      1 |      0 |            0 |
|           U0                                                          |              afifo_w72_d16_fifo_generator_v13_1_2 |         44 |         44 |       0 |    0 |    135 |      1 |      0 |            0 |
|         sync_en                                                       |            double_sync_vector__parameterized10__4 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|     U3                                                                |                                     isc0207A_intf |       6993 |       6906 |       0 |   87 |  10446 |      8 |     22 |            8 |
|       (U3)                                                            |                                     isc0207A_intf |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                              |                               fpa_trig_controller |        162 |        162 |       0 |    0 |    104 |      0 |      0 |            0 |
|         (U1)                                                          |                               fpa_trig_controller |        162 |        162 |       0 |    0 |     94 |      0 |      0 |            0 |
|         U1A                                                           |                                   sync_reset__318 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                           |                                   double_sync__86 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                           |                                   double_sync__87 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                           |                                   double_sync__88 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1F                                                           |                                   double_sync__89 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                                             |                                isc0207A_digio_map |         71 |         71 |       0 |    0 |     88 |      0 |      0 |            0 |
|         (U19)                                                         |                                isc0207A_digio_map |         71 |         71 |       0 |    0 |     86 |      0 |      0 |            0 |
|         U0                                                            |                                   sync_reset__348 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                              |                                fpa_intf_sequencer |         28 |         28 |       0 |    0 |     34 |      0 |      0 |            0 |
|         (U2)                                                          |                                fpa_intf_sequencer |         28 |         28 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U1A                                                           |                                   sync_reset__347 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                           |                                  double_sync__104 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                           |                                  double_sync__109 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U23                                                             |                               frm_in_progress_gen |         22 |         22 |       0 |    0 |     16 |      0 |      0 |            0 |
|         (U23)                                                         |                               frm_in_progress_gen |         22 |         22 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U1                                                            |                                   sync_reset__341 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                            |                                  double_sync__103 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U24                                                             |                            fpa_trig_precontroller |         42 |         42 |       0 |    0 |     52 |      0 |      0 |            0 |
|         (U24)                                                         |                            fpa_trig_precontroller |         20 |         20 |       0 |    0 |     18 |      0 |      0 |            0 |
|         U0A                                                           |                       gh_stretch__parameterized16 |         11 |         11 |       0 |    0 |     13 |      0 |      0 |            0 |
|         U0B                                                           |                       gh_stretch__parameterized18 |         11 |         11 |       0 |    0 |     13 |      0 |      0 |            0 |
|         U1A                                                           |                                   sync_reset__340 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                           |                                  double_sync__100 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                           |                                  double_sync__101 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                           |                                  double_sync__102 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                                             |                               fpa_watchdog_module |        271 |        270 |       0 |    1 |    527 |      0 |      0 |            0 |
|         (U25)                                                         |                               fpa_watchdog_module |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                            |                                   edge_counter__1 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U1)                                                        |                                   edge_counter__1 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                          |                                   sync_reset__343 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                                  double_sync__105 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                           |                                   edge_counter__2 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U10)                                                       |                                   edge_counter__2 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                          |                                   sync_reset__344 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                                  double_sync__106 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                            |                                   edge_counter__3 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U2)                                                        |                                   edge_counter__3 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                          |                                   sync_reset__345 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                                  double_sync__107 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U27                                                           |                                   double_sync__98 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                           |                                   double_sync__99 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                            |                                   edge_counter__4 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                                        |                                   edge_counter__4 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                          |                                   sync_reset__346 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                                  double_sync__108 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                            |                              fpa_data_cnt_min_max |         46 |         45 |       0 |    1 |    138 |      0 |      0 |            0 |
|           U1                                                          |                                      fpa_data_cnt |          6 |          5 |       0 |    1 |     42 |      0 |      0 |            0 |
|           U4                                                          |                                  fpa_min_max_ctrl |         40 |         40 |       0 |    0 |     96 |      0 |      0 |            0 |
|         U5                                                            |                                      edge_counter |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U5)                                                        |                                      edge_counter |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                          |                                   sync_reset__337 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                                   double_sync__97 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                            |                                        trig_delay |        105 |        105 |       0 |    0 |    141 |      0 |      0 |            0 |
|           (U7)                                                        |                                        trig_delay |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                                 delay_measurement |          7 |          7 |       0 |    0 |     71 |      0 |      0 |            0 |
|           U3                                                          |                                   sync_reset__336 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                          |                                      min_max_ctrl |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|         U8                                                            |                                       trig_period |        103 |        103 |       0 |    0 |    139 |      0 |      0 |            0 |
|           (U8)                                                        |                                       trig_period |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                                   period_duration |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U3                                                          |                                   sync_reset__334 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                          |                                  min_max_ctrl__10 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|       U26                                                             |                                 isc0207A_clks_gen |        208 |        208 |       0 |    0 |    404 |      0 |      1 |            0 |
|         (U26)                                                         |                                 isc0207A_clks_gen |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                            |                            isc0207A_clks_gen_core |        107 |        107 |       0 |    0 |    285 |      0 |      1 |            0 |
|           (U1)                                                        |                            isc0207A_clks_gen_core |         19 |         19 |       0 |    0 |     45 |      0 |      0 |            0 |
|           U1A                                                         |                                   sync_reset__278 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                                         |                                       Clk_Divider |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U2B                                                         |                       Clk_Divider__parameterized1 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           UCA                                                         |                       Clk_Divider__parameterized3 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           adcclk_sync                                                 |                                fwft_afifo_w8_d256 |         79 |         79 |       0 |    0 |    214 |      0 |      1 |            0 |
|           sync_en                                                     |               double_sync_vector__parameterized12 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |            0 |
|         U2                                                            |                                isc0207A_clks_mmcm |         82 |         82 |       0 |    0 |    101 |      0 |      0 |            0 |
|           (U2)                                                        |                                isc0207A_clks_mmcm |         82 |         82 |       0 |    0 |     99 |      0 |      0 |            0 |
|           U0                                                          |                                   sync_reset__277 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                          |                             isc0207A_5_0_MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U26                                                           |                                   rst_conditioner |         17 |         17 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U26)                                                       |                                   rst_conditioner |         17 |         17 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__276 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U33                                                             |     t_axi4_stream_wr64_rd128_fifo__parameterized1 |         30 |         30 |       0 |    0 |     44 |      0 |      0 |            0 |
|         (U33)                                                         |     t_axi4_stream_wr64_rd128_fifo__parameterized1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr64_rd128_d512.fwft_sfifo_wr66_rd132_d512_inst          |                        fwft_afifo_wr66_rd132_d512 |         28 |         28 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                                          | fwft_afifo_wr66_rd132_d512_fifo_generator_v13_1_2 |         28 |         28 |       0 |    0 |     44 |      0 |      0 |            0 |
|       U4                                                              |                              isc0207A_mblaze_intf |        409 |        403 |       0 |    6 |   1468 |      0 |      0 |            2 |
|         (U4)                                                          |                              isc0207A_mblaze_intf |        409 |        403 |       0 |    6 |   1466 |      0 |      0 |            2 |
|         U1                                                            |                                   sync_reset__331 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                              |                                isc0207A_hw_driver |        704 |        704 |       0 |    0 |   1292 |      0 |      2 |            0 |
|         (U5)                                                          |                                isc0207A_hw_driver |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                            |                               afpa_int_signal_gen |         95 |         95 |       0 |    0 |    117 |      0 |      0 |            0 |
|           (U1)                                                        |                               afpa_int_signal_gen |         95 |         95 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U1A                                                         |                                   sync_reset__330 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                         |                                   double_sync__94 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                         |                                   double_sync__95 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                         |                                   double_sync__96 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                            |                              isc0207A_prog_ctrler |        170 |        170 |       0 |    0 |    319 |      0 |      1 |            0 |
|           U1                                                          |                            isc0207A_bitstream_gen |         62 |         62 |       0 |    0 |    188 |      0 |      0 |            0 |
|           U3                                                          |                               isc0207A_spi_feeder |         36 |         36 |       0 |    0 |     53 |      0 |      0 |            0 |
|           U6                                                          |                      LL8_ext_to_spi_tx__xdcDup__1 |         72 |         72 |       0 |    0 |     78 |      0 |      1 |            0 |
|         U3                                                            |                                  fleG_prog_ctrler |        283 |        283 |       0 |    0 |    331 |      0 |      1 |            0 |
|           (U3)                                                        |                                  fleG_prog_ctrler |          7 |          7 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                                          |                                     ad5648_driver |         19 |         19 |       0 |    0 |     52 |      0 |      0 |            0 |
|           U2                                                          |                            fleg_prog_ctler_kernel |        159 |        159 |       0 |    0 |    171 |      0 |      0 |            0 |
|           U3                                                          |                               fleG_dac_spi_feeder |         25 |         25 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U4                                                          |                      LL8_ext_to_spi_tx__xdcDup__2 |         73 |         73 |       0 |    0 |     77 |      0 |      1 |            0 |
|         U4                                                            |                             afpa_hw_driver_ctrler |         69 |         69 |       0 |    0 |    417 |      0 |      0 |            0 |
|           (U4)                                                        |                             afpa_hw_driver_ctrler |         69 |         69 |       0 |    0 |    407 |      0 |      0 |            0 |
|           U1A                                                         |                                   sync_reset__322 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                         |                                   double_sync__90 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                         |                                   double_sync__91 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                         |                                   double_sync__92 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1E                                                         |                                   double_sync__93 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                            |                           isc0207A_readout_ctrler |         85 |         85 |       0 |    0 |    108 |      0 |      0 |            0 |
|           (U5)                                                        |                           isc0207A_readout_ctrler |         85 |         85 |       0 |    0 |    106 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__321 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                              |                                    fpa_status_gen |        359 |        359 |       0 |    0 |     87 |      0 |      0 |            0 |
|         (U6)                                                          |                                    fpa_status_gen |        359 |        359 |       0 |    0 |     83 |      0 |      0 |            0 |
|         U1A                                                           |                                   sync_reset__319 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                           |                                   sync_reset__320 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                              |                              afpa_data_ctrl_16chn |       3129 |       3056 |       0 |   73 |   4576 |      8 |     18 |            4 |
|         ID_A                                                          |                                     afpa_dval_gen |        510 |        494 |       0 |   16 |    631 |      0 |      4 |            0 |
|           U1                                                          |                     afpa_real_data_gen__xdcDup__1 |        183 |        167 |       0 |   16 |    273 |      0 |      3 |            0 |
|           U2                                                          |                                     afpa_flow_mux |         38 |         38 |       0 |    0 |     71 |      0 |      0 |            0 |
|           U4                                                          |                                afpa_diag_data_gen |        289 |        289 |       0 |    0 |    287 |      0 |      1 |            0 |
|         ID_B                                                          |                     afpa_dval_gen__parameterized1 |        514 |        498 |       0 |   16 |    631 |      0 |      4 |            0 |
|           U1                                                          |                     afpa_real_data_gen__xdcDup__2 |        184 |        168 |       0 |   16 |    273 |      0 |      3 |            0 |
|           U2                                                          |                                  afpa_flow_mux__3 |         38 |         38 |       0 |    0 |     71 |      0 |      0 |            0 |
|           U4                                                          |                afpa_diag_data_gen__parameterized1 |        292 |        292 |       0 |    0 |    287 |      0 |      1 |            0 |
|         ID_C                                                          |                     afpa_dval_gen__parameterized3 |        660 |        644 |       0 |   16 |    796 |      0 |      4 |            0 |
|           U1                                                          |                     afpa_real_data_gen__xdcDup__3 |        220 |        204 |       0 |   16 |    309 |      0 |      3 |            0 |
|           U2                                                          |                                  afpa_flow_mux__2 |         56 |         56 |       0 |    0 |    107 |      0 |      0 |            0 |
|           U4                                                          |                afpa_diag_data_gen__parameterized3 |        384 |        384 |       0 |    0 |    380 |      0 |      1 |            0 |
|         ID_D                                                          |                     afpa_dval_gen__parameterized5 |        664 |        648 |       0 |   16 |    796 |      0 |      4 |            0 |
|           U1                                                          |                                afpa_real_data_gen |        218 |        202 |       0 |   16 |    309 |      0 |      3 |            0 |
|           U2                                                          |                                  afpa_flow_mux__1 |         56 |         56 |       0 |    0 |    107 |      0 |      0 |            0 |
|           U4                                                          |                afpa_diag_data_gen__parameterized5 |        390 |        390 |       0 |    0 |    380 |      0 |      1 |            0 |
|         U10                                                           |                                afpa_data_ctrl_map |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U13                                                           |                   afpa_data_dispatcher__xdcDup__1 |         98 |         96 |       0 |    2 |    260 |      1 |      1 |            0 |
|           (U13)                                                       |                   afpa_data_dispatcher__xdcDup__1 |          6 |          4 |       0 |    2 |     39 |      0 |      0 |            0 |
|           U0B                                                         |                                   sync_reset__288 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                         |                                   double_sync__69 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                       fwft_afifo_w96_d128_HD10220 |         67 |         67 |       0 |    0 |    189 |      1 |      1 |            0 |
|           U2                                                          |                        fwft_sfifo_w72_d16_HD10427 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U14                                                           |                   afpa_data_dispatcher__xdcDup__2 |         98 |         96 |       0 |    2 |    260 |      1 |      1 |            0 |
|           (U14)                                                       |                   afpa_data_dispatcher__xdcDup__2 |          6 |          4 |       0 |    2 |     39 |      0 |      0 |            0 |
|           U0B                                                         |                                   sync_reset__287 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                         |                                   double_sync__68 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                       fwft_afifo_w96_d128_HD10288 |         67 |         67 |       0 |    0 |    189 |      1 |      1 |            0 |
|           U2                                                          |                        fwft_sfifo_w72_d16_HD10447 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U17                                                           |              afpa_chn_diversity_ctrler__xdcDup__1 |        104 |        104 |       0 |    0 |    134 |      2 |      0 |            0 |
|           (U17)                                                       |              afpa_chn_diversity_ctrler__xdcDup__1 |         23 |         23 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__286 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                                         |                       fwft_sfifo_w76_d256_HD10514 |         40 |         40 |       0 |    0 |     44 |      1 |      0 |            0 |
|           U2B                                                         |                       fwft_sfifo_w76_d256_HD10536 |         41 |         41 |       0 |    0 |     44 |      1 |      0 |            0 |
|         U18                                                           |                   afpa_data_dispatcher__xdcDup__3 |        215 |        212 |       0 |    3 |    643 |      2 |      0 |            4 |
|           (U18)                                                       |                   afpa_data_dispatcher__xdcDup__3 |        122 |        119 |       0 |    3 |    420 |      0 |      0 |            4 |
|           U0B                                                         |                                   sync_reset__285 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                         |                                   double_sync__67 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                       fwft_afifo_w96_d128_HD10356 |         68 |         68 |       0 |    0 |    190 |      1 |      0 |            0 |
|           U2                                                          |                        fwft_sfifo_w72_d16_HD10467 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|         U19                                                           |              afpa_chn_diversity_ctrler__xdcDup__2 |         85 |         85 |       0 |    0 |     95 |      1 |      0 |            0 |
|           (U19)                                                       |              afpa_chn_diversity_ctrler__xdcDup__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__284 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                                         |                       fwft_sfifo_w76_d256_HD10558 |         40 |         40 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U2B                                                         |                       fwft_sfifo_w76_d256_HD10580 |         41 |         41 |       0 |    0 |     44 |      1 |      0 |            0 |
|         U20                                                           |                              afpa_saturation_ctrl |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U15                                                         |                               afpa_low_saturation |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U16                                                         |                              afpa_high_saturation |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U25                                                           |                              afpa_data_dispatcher |         98 |         96 |       0 |    2 |    228 |      1 |      0 |            0 |
|           (U25)                                                       |                              afpa_data_dispatcher |          6 |          4 |       0 |    2 |      7 |      0 |      0 |            0 |
|           U0B                                                         |                                   sync_reset__281 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                         |                                   double_sync__66 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                          |                               fwft_afifo_w96_d128 |         67 |         67 |       0 |    0 |    189 |      1 |      0 |            0 |
|           U2                                                          |                                fwft_sfifo_w72_d16 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U6                                                            |                         afpa_chn_diversity_ctrler |         81 |         81 |       0 |    0 |     94 |      0 |      0 |            0 |
|           (U6)                                                        |                         afpa_chn_diversity_ctrler |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__280 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                                         |                               fwft_sfifo_w76_d256 |         39 |         39 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U2B                                                         |                       fwft_sfifo_w76_d256_HD10492 |         39 |         39 |       0 |    0 |     44 |      0 |      0 |            0 |
|       g0.U21                                                          |                                     afpa_services |       1557 |       1550 |       0 |    7 |   1754 |      0 |      1 |            2 |
|         U1                                                            |                                     spi_mux_ctler |         20 |         20 |       0 |    0 |     30 |      0 |      0 |            0 |
|           (U1)                                                        |                                     spi_mux_ctler |         20 |         20 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U1                                                          |                                        sync_reset |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                            |                                     quad_adc_ctrl |         72 |         72 |       0 |    0 |    572 |      0 |      0 |            0 |
|           (U2)                                                        |                                     quad_adc_ctrl |         29 |         29 |       0 |    0 |     10 |      0 |      0 |            0 |
|           reset_sync                                                  |                                   sync_reset__357 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           spi_in                                                      |                                            spi_rx |          1 |          1 |       0 |    0 |     20 |      0 |      0 |            0 |
|           spi_out                                                     |                                            spi_tx |         42 |         42 |       0 |    0 |    538 |      0 |      0 |            0 |
|           sync_ptren                                                  |                                       double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                            |                               adc_brd_switch_ctrl |        106 |        106 |       0 |    0 |    121 |      0 |      1 |            0 |
|           (U3)                                                        |                               adc_brd_switch_ctrl |         21 |         21 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__356 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                          |                      Clk_Divider__parameterized25 |         15 |         15 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U3                                                          |                                 LL8_ext_to_spi_tx |         70 |         70 |       0 |    0 |     71 |      0 |      1 |            0 |
|         U4                                                            |                               monitoring_adc_ctrl |        522 |        519 |       0 |    3 |    253 |      0 |      0 |            2 |
|           (U4)                                                        |                               monitoring_adc_ctrl |        311 |        311 |       0 |    0 |     99 |      0 |      0 |            2 |
|           U1                                                          |                                   sync_reset__354 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U10                                                         |                                     signal_filter |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|           U2                                                          |                                    ads1118_driver |        154 |        153 |       0 |    1 |    107 |      0 |      0 |            0 |
|           UcA                                                         |                      Clk_Divider__parameterized27 |         15 |         15 |       0 |    0 |     12 |      0 |      0 |            0 |
|           UcB                                                         |                      Clk_Divider__parameterized29 |         29 |         29 |       0 |    0 |     21 |      0 |      0 |            0 |
|         U5                                                            |                                 adc_brd_id_reader |        276 |        274 |       0 |    2 |    180 |      0 |      0 |            0 |
|           (U5)                                                        |                                 adc_brd_id_reader |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__352 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U10                                                         |                                  signal_filter__2 |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|           U2                                                          |                                     brd_id_reader |        260 |        260 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U6                                                            |                                flex_brd_id_reader |        411 |        409 |       0 |    2 |    414 |      0 |      0 |            0 |
|           (U6)                                                        |                                flex_brd_id_reader |          2 |          2 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                          |                                   sync_reset__351 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U10                                                         |                                  signal_filter__1 |         13 |         11 |       0 |    2 |     11 |      0 |      0 |            0 |
|           U2                                                          |                                  brd_id_reader__1 |        396 |        396 |       0 |    0 |    362 |      0 |      0 |            0 |
|         U7                                                            |                                   reset_extension |         11 |         11 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U8                                                            |                                afpa_services_ctrl |        139 |        139 |       0 |    0 |    152 |      0 |      0 |            0 |
|           (U8)                                                        |                                afpa_services_ctrl |        139 |        139 |       0 |    0 |    150 |      0 |      0 |            0 |
|           U0                                                          |                                   sync_reset__349 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
+-----------------------------------------------------------------------+---------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


