<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>pcil.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xc95144xl.chp</devFile><mfdFile>pcil.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 6-24-2024" design="pcil" device="XC95144XL" eqnType="0" pkg="TQ144" speed="-10" status="1" statusStr="Successful" swVersion="P.20131013" time="  7:58PM" version="1.0"/><inputs id="Z_ADA31PIN_SPECSIG" userloc="P31"/><inputs id="Z_ADA30PIN_SPECSIG" userloc="P32"/><inputs id="Z_ADA29PIN_SPECSIG" userloc="P34"/><inputs id="Z_ADA28PIN_SPECSIG" userloc="P20"/><inputs id="Z_ADA27PIN_SPECSIG" userloc="P17"/><inputs id="Z_ADA26PIN_SPECSIG" userloc="P14"/><inputs id="Z_ADA25PIN_SPECSIG" userloc="P12"/><inputs id="Z_ADA24PIN_SPECSIG" userloc="P10"/><inputs id="P_AD0PIN_SPECSIG" userloc="P111"/><inputs id="I_PCIDL" userloc="P134"/><inputs id="I_DATA" userloc="P133"/><inputs id="P_AD10PIN_SPECSIG" userloc="P79"/><inputs id="P_AD11PIN_SPECSIG" userloc="P104"/><inputs id="P_AD12PIN_SPECSIG" userloc="P80"/><inputs id="P_AD13PIN_SPECSIG" userloc="P103"/><inputs id="P_AD14PIN_SPECSIG" userloc="P81"/><inputs id="P_AD15PIN_SPECSIG" userloc="P102"/><inputs id="P_AD16PIN_SPECSIG" userloc="P101"/><inputs id="P_AD17PIN_SPECSIG" userloc="P82"/><inputs id="P_AD18PIN_SPECSIG" userloc="P100"/><inputs id="P_AD19PIN_SPECSIG" userloc="P83"/><inputs id="P_AD1PIN_SPECSIG" userloc="P77"/><inputs id="P_AD20PIN_SPECSIG" userloc="P98"/><inputs id="P_AD21PIN_SPECSIG" userloc="P85"/><inputs id="P_AD22PIN_SPECSIG" userloc="P97"/><inputs id="P_AD23PIN_SPECSIG" userloc="P86"/><inputs id="P_AD24PIN_SPECSIG" userloc="P96"/><inputs id="P_AD25PIN_SPECSIG" userloc="P87"/><inputs id="P_AD26PIN_SPECSIG" userloc="P95"/><inputs id="P_AD27PIN_SPECSIG" userloc="P88"/><inputs id="P_AD28PIN_SPECSIG" userloc="P94"/><inputs id="P_AD29PIN_SPECSIG" userloc="P91"/><inputs id="P_AD2PIN_SPECSIG" userloc="P110"/><inputs id="P_AD30PIN_SPECSIG" userloc="P93"/><inputs id="P_AD31PIN_SPECSIG" userloc="P92"/><inputs id="P_AD3PIN_SPECSIG" userloc="P76"/><inputs id="P_AD4PIN_SPECSIG" userloc="P107"/><inputs id="P_AD5PIN_SPECSIG" userloc="P75"/><inputs id="P_AD6PIN_SPECSIG" userloc="P106"/><inputs id="P_AD7PIN_SPECSIG" userloc="P74"/><inputs id="P_AD8PIN_SPECSIG" userloc="P78"/><inputs id="P_AD9PIN_SPECSIG" userloc="P105"/><inputs id="Z_NCFGOUT" userloc="P61"/><inputs id="I_PCIENA" userloc="P135"/><inputs id="I_DAOUT" userloc="P136"/><inputs id="Z_ADA8PIN_SPECSIG" userloc="P52"/><inputs id="Z_ADA18PIN_SPECSIG" userloc="P23"/><inputs id="Z_ADA19PIN_SPECSIG" userloc="P24"/><inputs id="Z_ADA20PIN_SPECSIG" userloc="P25"/><inputs id="Z_ADA21PIN_SPECSIG" userloc="P27"/><inputs id="Z_ADA22PIN_SPECSIG" userloc="P26"/><inputs id="Z_ADA23PIN_SPECSIG" userloc="P28"/><inputs id="Z_ADA9PIN_SPECSIG" userloc="P50"/><inputs id="Z_ADA10PIN_SPECSIG" userloc="P48"/><inputs id="Z_ADA11PIN_SPECSIG" userloc="P46"/><inputs id="Z_ADA12PIN_SPECSIG" userloc="P45"/><inputs id="Z_ADA16PIN_SPECSIG" userloc="P40"/><inputs id="Z_ADA17PIN_SPECSIG" userloc="P21"/><inputs id="Z_SD0PIN_SPECSIG" userloc="P15"/><inputs id="Z_AA2_SPECSIG" userloc="P54"/><inputs id="Z_AA3_SPECSIG" userloc="P56"/><inputs id="Z_AA4_SPECSIG" userloc="P57"/><inputs id="Z_AA5_SPECSIG" userloc="P59"/><inputs id="Z_AA6_SPECSIG" userloc="P58"/><inputs id="Z_AA7_SPECSIG" userloc="P53"/><inputs id="Z_SD1PIN_SPECSIG" userloc="P13"/><inputs id="Z_SD2PIN_SPECSIG" userloc="P11"/><inputs id="Z_SD3PIN_SPECSIG" userloc="P9"/><inputs id="Z_SD4PIN_SPECSIG" userloc="P6"/><inputs id="Z_SD5PIN_SPECSIG" userloc="P4"/><inputs id="Z_SD6PIN_SPECSIG" userloc="P5"/><inputs id="Z_SD7PIN_SPECSIG" userloc="P7"/><inputs id="I_PLA0_SPECSIG" userloc="P130"/><inputs id="I_PLA1_SPECSIG" userloc="P131"/><inputs id="Z_ADA13PIN_SPECSIG" userloc="P44"/><inputs id="Z_ADA14PIN_SPECSIG" userloc="P43"/><inputs id="Z_ADA15PIN_SPECSIG" userloc="P41"/><inputs id="I_CFLT" userloc="P132"/><inputs id="Z_NCFGIN" userloc="P60"/><inputs id="Z_FC0_SPECSIG" userloc="P51"/><inputs id="Z_FC1_SPECSIG" userloc="P49"/><inputs id="I_NINT6" userloc="P119"/><inputs id="I_NINT2" userloc="P118"/><global_inputs id="I_PCICLK" pinnum="GCK1" use="GCK1" userloc="P30"/><global_inputs id="Z_NFCS" pinnum="GCK3" use="GCK3" userloc="P38"/><global_inputs id="Z_NIORST" pinnum="GSR" use="GSR" userloc="P143"/><pin id="FB1_MC1_PIN23" pinnum="23" signal="Z_ADA18_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC2_PIN16" pinnum="16" signal="laddr_x_6" use="b_SPECSIG"/><pin id="FB1_MC3_PIN17" pinnum="17" signal="Z_ADA27_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC4_PIN25" pinnum="25" signal="Z_ADA20_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC5_PIN19" pinnum="19" signal="laddr_x_2" use="b_SPECSIG"/><pin id="FB1_MC6_PIN20" pinnum="20" signal="Z_ADA28_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC8_PIN21" pinnum="21" signal="Z_ADA17_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC9_PIN22" pinnum="22" signal="laddr_x12_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC10_PIN31" pinnum="31" signal="Z_ADA31_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC11_PIN24" pinnum="24" signal="Z_ADA19_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC12_PIN26" pinnum="26" signal="Z_ADA22_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC14_PIN27" pinnum="27" signal="Z_ADA21_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC15_PIN28" pinnum="28" signal="Z_ADA23_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC16_PIN35" pinnum="35" signal="laddr_x10_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC17_PIN30" pinnum="30" signal="I_PCICLK" use="GCK"/><pin id="FB2_MC1_PIN142" pinnum="142" signal="match" use="b_SPECSIG"/><pin id="FB2_MC2_PIN143" pinnum="143" signal="Z_NIORST" use="GSR"/><pin id="FB2_MC4_PIN4" pinnum="4" signal="Z_SD5_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC5_PIN2" pinnum="2" signal="laddr_x18_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC6_PIN3" pinnum="3" signal="laddr_x19_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC8_PIN5" pinnum="5" signal="Z_SD6_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC9_PIN6" pinnum="6" signal="Z_SD4_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC10_PIN7" pinnum="7" signal="Z_SD7_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC11_PIN9" pinnum="9" signal="Z_SD3_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC12_PIN10" pinnum="10" signal="Z_ADA24_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC13_PIN12" pinnum="12" signal="Z_ADA25_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC14_PIN11" pinnum="11" signal="Z_SD2_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC15_PIN13" pinnum="13" signal="Z_SD1_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC16_PIN14" pinnum="14" signal="Z_ADA26_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC17_PIN15" pinnum="15" signal="Z_SD0_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC1_PIN39" pinnum="39" use="b_SPECSIG"/><pin id="FB3_MC2_PIN32" pinnum="32" signal="Z_ADA30_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC3_PIN41" pinnum="41" signal="Z_ADA15_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC4_PIN44" pinnum="44" signal="Z_ADA13_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC5_PIN33" pinnum="33"/><pin id="FB3_MC6_PIN34" pinnum="34" signal="Z_ADA29_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC7_PIN46" pinnum="46" signal="Z_ADA11_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC8_PIN38" pinnum="38" signal="Z_NFCS" use="GCKI_SPECSIG"/><pin id="FB3_MC9_PIN40" pinnum="40" signal="Z_ADA16_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC10_PIN48" pinnum="48" signal="Z_ADA10_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC11_PIN43" pinnum="43" signal="Z_ADA14_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC12_PIN45" pinnum="45" signal="Z_ADA12_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC14_PIN49" pinnum="49" signal="Z_FC1_SPECSIG" use="I"/><pin id="FB3_MC15_PIN50" pinnum="50" signal="Z_ADA9_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC17_PIN51" pinnum="51" signal="Z_FC0_SPECSIG" use="I"/><pin id="FB4_MC1_PIN118" pinnum="118" signal="I_NINT2" use="I"/><pin id="FB4_MC2_PIN126" pinnum="126" signal="I_ADD0_SPECSIG" use="O"/><pin id="FB4_MC3_PIN133" pinnum="133" signal="I_DATA" use="I"/><pin id="FB4_MC5_PIN128" pinnum="128" signal="I_ZMA" use="O"/><pin id="FB4_MC6_PIN129" pinnum="129" signal="I_ZLA" use="O"/><pin id="FB4_MC8_PIN130" pinnum="130" signal="I_PLA0_SPECSIG" use="I"/><pin id="FB4_MC9_PIN131" pinnum="131" signal="I_PLA1_SPECSIG" use="I"/><pin id="FB4_MC10_PIN135" pinnum="135" signal="I_PCIENA" use="I"/><pin id="FB4_MC11_PIN132" pinnum="132" signal="I_CFLT" use="I"/><pin id="FB4_MC12_PIN134" pinnum="134" signal="I_PCIDL" use="I"/><pin id="FB4_MC13_PIN137" pinnum="137" signal="I_DATPAR0_SPECSIG" use="O"/><pin id="FB4_MC14_PIN136" pinnum="136" signal="I_DAOUT" use="I"/><pin id="FB4_MC15_PIN138" pinnum="138" signal="I_DATPAR1_SPECSIG" use="O"/><pin id="FB4_MC16_PIN139" pinnum="139" signal="I_ACC0_SPECSIG" use="O"/><pin id="FB4_MC17_PIN140" pinnum="140" signal="I_ACC1_SPECSIG" use="O"/><pin id="FB5_MC2_PIN52" pinnum="52" signal="Z_ADA8_SPECSIG" use="IO_SPECSIG"/><pin id="FB5_MC3_PIN59" pinnum="59" signal="Z_AA5_SPECSIG" use="I"/><pin id="FB5_MC5_PIN53" pinnum="53" signal="Z_AA7_SPECSIG" use="I"/><pin id="FB5_MC6_PIN54" pinnum="54" signal="Z_AA2_SPECSIG" use="I"/><pin id="FB5_MC7_PIN66" pinnum="66"/><pin id="FB5_MC8_PIN56" pinnum="56" signal="Z_AA3_SPECSIG" use="I"/><pin id="FB5_MC9_PIN57" pinnum="57" signal="Z_AA4_SPECSIG" use="I"/><pin id="FB5_MC10_PIN68" pinnum="68" signal="Z_NSLAVE" use="O"/><pin id="FB5_MC11_PIN58" pinnum="58" signal="Z_AA6_SPECSIG" use="I"/><pin id="FB5_MC12_PIN60" pinnum="60" signal="Z_NCFGIN" use="I"/><pin id="FB5_MC13_PIN70" pinnum="70" signal="Z_NINT2" use="O"/><pin id="FB5_MC14_PIN61" pinnum="61" signal="Z_NCFGOUT" use="I"/><pin id="FB5_MC15_PIN64" pinnum="64"/><pin id="FB5_MC17_PIN69" pinnum="69" signal="Z_NINT6" use="O"/><pin id="FB6_MC2_PIN106" pinnum="106" signal="P_AD6_SPECSIG" use="IO_SPECSIG"/><pin id="FB6_MC4_PIN111" pinnum="111" signal="P_AD0_SPECSIG" use="IO_SPECSIG"/><pin id="FB6_MC5_PIN110" pinnum="110" signal="P_AD2_SPECSIG" use="IO_SPECSIG"/><pin id="FB6_MC6_PIN112" pinnum="112"/><pin id="FB6_MC8_PIN113" pinnum="113"/><pin id="FB6_MC9_PIN116" pinnum="116"/><pin id="FB6_MC10_PIN115" pinnum="115" use="b_SPECSIG"/><pin id="FB6_MC11_PIN119" pinnum="119" signal="I_NINT6" use="I"/><pin id="FB6_MC12_PIN120" pinnum="120" signal="Mxor_i_datpar_x1_Mxor__xor0001__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0001_D_SPECSIG" use="b_SPECSIG"/><pin id="FB6_MC14_PIN121" pinnum="121" signal="I_ADD3_SPECSIG" use="O"/><pin id="FB6_MC15_PIN124" pinnum="124" signal="I_ADD2_SPECSIG" use="O"/><pin id="FB6_MC16_PIN117" pinnum="117" signal="Mxor_i_datpar_x0_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001__xor0000_D_SPECSIG" use="b_SPECSIG"/><pin id="FB6_MC17_PIN125" pinnum="125" signal="I_ADD1_SPECSIG" use="O"/><pin id="FB7_MC2_PIN71" pinnum="71"/><pin id="FB7_MC3_PIN75" pinnum="75" signal="P_AD5_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC5_PIN74" pinnum="74" signal="P_AD7_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC6_PIN76" pinnum="76" signal="P_AD3_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC7_PIN77" pinnum="77" signal="P_AD1_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC8_PIN78" pinnum="78" signal="P_AD8_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC9_PIN80" pinnum="80" signal="P_AD12_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC10_PIN79" pinnum="79" signal="P_AD10_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC11_PIN82" pinnum="82" signal="P_AD17_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC12_PIN85" pinnum="85" signal="P_AD21_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC13_PIN81" pinnum="81" signal="P_AD14_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC14_PIN86" pinnum="86" signal="P_AD23_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC15_PIN87" pinnum="87" signal="P_AD25_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC16_PIN83" pinnum="83" signal="P_AD19_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC17_PIN88" pinnum="88" signal="P_AD27_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC2_PIN91" pinnum="91" signal="P_AD29_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC3_PIN95" pinnum="95" signal="P_AD26_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC4_PIN97" pinnum="97" signal="P_AD22_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC5_PIN92" pinnum="92" signal="P_AD31_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC6_PIN93" pinnum="93" signal="P_AD30_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC8_PIN94" pinnum="94" signal="P_AD28_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC9_PIN96" pinnum="96" signal="P_AD24_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC10_PIN101" pinnum="101" signal="P_AD16_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC11_PIN98" pinnum="98" signal="P_AD20_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC12_PIN100" pinnum="100" signal="P_AD18_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC13_PIN103" pinnum="103" signal="P_AD13_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC14_PIN102" pinnum="102" signal="P_AD15_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC15_PIN104" pinnum="104" signal="P_AD11_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC16_PIN107" pinnum="107" signal="P_AD4_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC17_PIN105" pinnum="105" signal="P_AD9_SPECSIG" use="IO_SPECSIG"/><fblock id="FB1" inputUse="24" pinUse="10"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN23" sigUse="4" signal="Z_ADA18_SPECSIG"><pterms pt1="FB1_1_1" pt2="FB1_1_2" pt3="FB1_1_3" pt4="FB1_1_4" pt5="FB1_1_5"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN16" sigUse="1" signal="laddr_x_6"><pterms pt1="FB1_2_1"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN17" sigUse="4" signal="Z_ADA27_SPECSIG"><pterms pt1="FB1_3_1" pt2="FB1_3_2" pt3="FB1_3_3" pt4="FB1_3_4"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN25" sigUse="4" signal="Z_ADA20_SPECSIG"><pterms pt1="FB1_4_1" pt2="FB1_4_2" pt3="FB1_4_3" pt4="FB1_4_4"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN19" sigUse="1" signal="laddr_x_2"><pterms pt1="FB1_5_1"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN20" sigUse="4" signal="Z_ADA28_SPECSIG"><pterms pt1="FB1_6_1" pt2="FB1_6_2" pt3="FB1_6_3" pt4="FB1_6_4"/></macrocell><macrocell id="FB1_MC7" sigUse="1" signal="laddr_x9_SPECSIG"><pterms pt1="FB1_7_1"/></macrocell><macrocell id="FB1_MC8" pin="FB1_MC8_PIN21" sigUse="4" signal="Z_ADA17_SPECSIG"><pterms pt1="FB1_8_1" pt2="FB1_8_2" pt3="FB1_8_3" pt4="FB1_8_4"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN22" sigUse="1" signal="laddr_x12_SPECSIG"><pterms pt1="FB1_9_1"/></macrocell><macrocell id="FB1_MC10" pin="FB1_MC10_PIN31" sigUse="4" signal="Z_ADA31_SPECSIG"><pterms pt1="FB1_10_1" pt2="FB1_10_2" pt3="FB1_10_3" pt4="FB1_10_4"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN24" sigUse="4" signal="Z_ADA19_SPECSIG"><pterms pt1="FB1_11_1" pt2="FB1_11_2" pt3="FB1_11_3" pt4="FB1_11_4"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN26" sigUse="4" signal="Z_ADA22_SPECSIG"><pterms pt1="FB1_12_1" pt2="FB1_12_2" pt3="FB1_12_3" pt4="FB1_12_4"/></macrocell><macrocell id="FB1_MC13" sigUse="1" signal="laddr_x11_SPECSIG"><pterms pt1="FB1_13_1"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN27" sigUse="4" signal="Z_ADA21_SPECSIG"><pterms pt1="FB1_14_1" pt2="FB1_14_2" pt3="FB1_14_3" pt4="FB1_14_4"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN28" sigUse="4" signal="Z_ADA23_SPECSIG"><pterms pt1="FB1_15_1" pt2="FB1_15_2" pt3="FB1_15_3" pt4="FB1_15_4" pt5="FB1_15_5"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN35" sigUse="1" signal="laddr_x10_SPECSIG"><pterms pt1="FB1_16_1" pt2="FB1_16_2" pt3="FB1_16_3" pt4="FB1_16_4" pt5="FB1_16_5"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN30" sigUse="8" signal="Mxor_i_datpar_x0_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0000_D_SPECSIG"><pterms pt1="FB1_17_1" pt2="FB1_17_2" pt3="FB1_17_3" pt4="FB1_17_4" pt5="FB1_17_5"/></macrocell><macrocell id="FB1_MC18"><pterms pt1="FB1_18_1" pt2="FB1_18_2" pt3="FB1_18_3" pt4="FB1_18_4" pt5="FB1_18_5"/></macrocell><fbinput id="FB1_I1" signal="OpTxINV31_SPECSIG"/><fbinput id="FB1_I2" signal="I_DAOUT"/><fbinput id="FB1_I3" signal="I_DATA"/><fbinput id="FB1_I4" signal="I_PCIDL"/><fbinput fbk="PIN" id="FB1_I5" signal="P_AD23PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I6" signal="P_AD22PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I7" signal="P_AD21PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I8" signal="P_AD20PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I9" signal="P_AD19PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I10" signal="P_AD18PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I11" signal="P_AD17PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I12" signal="P_AD7PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I13" signal="P_AD4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I14" signal="P_AD3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I15" signal="Z_ADA20PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I16" signal="Z_ADA19PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I17" signal="Z_ADA18PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I18" signal="Z_ADA17PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I19" signal="Z_ADA14PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I20" signal="Z_ADA10PIN_SPECSIG"/><fbinput id="FB1_I21" signal="Z_NSLAVE"/><fbinput id="FB1_I22" signal="laddr_x10_SPECSIG"/><fbinput id="FB1_I23" signal="laddr_x11_SPECSIG"/><fbinput id="FB1_I24" signal="laddr_x9_SPECSIG"/><pterm id="FB1_1_1"><signal id="P_AD18PIN_SPECSIG"/></pterm><pterm id="FB1_1_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB1_1_3"><signal id="I_DATA"/></pterm><pterm id="FB1_1_4"><signal id="I_PCIDL"/></pterm><pterm id="FB1_1_5"><signal id="I_DAOUT"/><signal id="Z_ADA18PIN_SPECSIG" negated="ON"/><signal id="Z_ADA19PIN_SPECSIG" negated="ON"/><signal id="Z_ADA17PIN_SPECSIG" negated="ON"/><signal id="OpTxINV31_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2_1"><signal id="Z_ADA14PIN_SPECSIG"/></pterm><pterm id="FB1_3_1"><signal id="P_AD3PIN_SPECSIG"/></pterm><pterm id="FB1_3_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB1_3_3"><signal id="I_DATA"/></pterm><pterm id="FB1_3_4"><signal id="I_PCIDL"/></pterm><pterm id="FB1_4_1"><signal id="P_AD20PIN_SPECSIG"/></pterm><pterm id="FB1_4_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB1_4_3"><signal id="I_DATA"/></pterm><pterm id="FB1_4_4"><signal id="I_PCIDL"/></pterm><pterm id="FB1_5_1"><signal id="Z_ADA10PIN_SPECSIG"/></pterm><pterm id="FB1_6_1"><signal id="P_AD4PIN_SPECSIG"/></pterm><pterm id="FB1_6_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB1_6_3"><signal id="I_DATA"/></pterm><pterm id="FB1_6_4"><signal id="I_PCIDL"/></pterm><pterm id="FB1_7_1"><signal id="Z_ADA17PIN_SPECSIG"/></pterm><pterm id="FB1_8_1"><signal id="P_AD17PIN_SPECSIG"/></pterm><pterm id="FB1_8_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB1_8_3"><signal id="I_DATA"/></pterm><pterm id="FB1_8_4"><signal id="I_PCIDL"/></pterm><pterm id="FB1_9_1"><signal id="Z_ADA20PIN_SPECSIG"/></pterm><pterm id="FB1_10_1"><signal id="P_AD7PIN_SPECSIG"/></pterm><pterm id="FB1_10_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB1_10_3"><signal id="I_DATA"/></pterm><pterm id="FB1_10_4"><signal id="I_PCIDL"/></pterm><pterm id="FB1_11_1"><signal id="P_AD19PIN_SPECSIG"/></pterm><pterm id="FB1_11_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB1_11_3"><signal id="I_DATA"/></pterm><pterm id="FB1_11_4"><signal id="I_PCIDL"/></pterm><pterm id="FB1_12_1"><signal id="P_AD22PIN_SPECSIG"/></pterm><pterm id="FB1_12_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB1_12_3"><signal id="I_DATA"/></pterm><pterm id="FB1_12_4"><signal id="I_PCIDL"/></pterm><pterm id="FB1_13_1"><signal id="Z_ADA19PIN_SPECSIG"/></pterm><pterm id="FB1_14_1"><signal id="P_AD21PIN_SPECSIG"/></pterm><pterm id="FB1_14_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB1_14_3"><signal id="I_DATA"/></pterm><pterm id="FB1_14_4"><signal id="I_PCIDL"/></pterm><pterm id="FB1_15_1"><signal id="P_AD23PIN_SPECSIG"/></pterm><pterm id="FB1_15_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB1_15_3"><signal id="I_DATA"/></pterm><pterm id="FB1_15_4"><signal id="I_PCIDL"/></pterm><pterm id="FB1_15_5"><signal id="Z_ADA18PIN_SPECSIG"/></pterm><pterm id="FB1_16_1"><signal id="I_DAOUT"/><signal id="Z_ADA18PIN_SPECSIG"/><signal id="Z_ADA19PIN_SPECSIG"/><signal id="Z_ADA17PIN_SPECSIG"/><signal id="OpTxINV31_SPECSIG"/></pterm><pterm id="FB1_16_2"><signal id="I_DAOUT"/><signal id="Z_ADA18PIN_SPECSIG" negated="ON"/><signal id="Z_ADA19PIN_SPECSIG"/><signal id="Z_ADA17PIN_SPECSIG"/><signal id="OpTxINV31_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16_3"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x10_SPECSIG"/><signal id="laddr_x11_SPECSIG"/><signal id="laddr_x9_SPECSIG" negated="ON"/><signal id="OpTxINV31_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16_4"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x10_SPECSIG"/><signal id="laddr_x11_SPECSIG" negated="ON"/><signal id="laddr_x9_SPECSIG" negated="ON"/><signal id="OpTxINV31_SPECSIG"/></pterm><pterm id="FB1_16_5"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x10_SPECSIG" negated="ON"/><signal id="laddr_x11_SPECSIG" negated="ON"/><signal id="laddr_x9_SPECSIG" negated="ON"/><signal id="OpTxINV31_SPECSIG" negated="ON"/></pterm><pterm id="FB1_17_1"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x10_SPECSIG"/><signal id="laddr_x11_SPECSIG"/><signal id="laddr_x9_SPECSIG"/><signal id="OpTxINV31_SPECSIG"/></pterm><pterm id="FB1_17_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x10_SPECSIG"/><signal id="laddr_x11_SPECSIG" negated="ON"/><signal id="laddr_x9_SPECSIG"/><signal id="OpTxINV31_SPECSIG" negated="ON"/></pterm><pterm id="FB1_17_3"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x10_SPECSIG" negated="ON"/><signal id="laddr_x11_SPECSIG"/><signal id="laddr_x9_SPECSIG"/><signal id="OpTxINV31_SPECSIG" negated="ON"/></pterm><pterm id="FB1_17_4"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x10_SPECSIG" negated="ON"/><signal id="laddr_x11_SPECSIG"/><signal id="laddr_x9_SPECSIG" negated="ON"/><signal id="OpTxINV31_SPECSIG"/></pterm><pterm id="FB1_17_5"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x10_SPECSIG" negated="ON"/><signal id="laddr_x11_SPECSIG" negated="ON"/><signal id="laddr_x9_SPECSIG"/><signal id="OpTxINV31_SPECSIG"/></pterm><pterm id="FB1_18_1"><signal id="I_DAOUT"/><signal id="Z_ADA18PIN_SPECSIG"/><signal id="Z_ADA19PIN_SPECSIG"/><signal id="Z_ADA17PIN_SPECSIG" negated="ON"/><signal id="OpTxINV31_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18_2"><signal id="I_DAOUT"/><signal id="Z_ADA18PIN_SPECSIG"/><signal id="Z_ADA19PIN_SPECSIG" negated="ON"/><signal id="Z_ADA17PIN_SPECSIG"/><signal id="OpTxINV31_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18_3"><signal id="I_DAOUT"/><signal id="Z_ADA18PIN_SPECSIG"/><signal id="Z_ADA19PIN_SPECSIG" negated="ON"/><signal id="Z_ADA17PIN_SPECSIG" negated="ON"/><signal id="OpTxINV31_SPECSIG"/></pterm><pterm id="FB1_18_4"><signal id="I_DAOUT"/><signal id="Z_ADA18PIN_SPECSIG" negated="ON"/><signal id="Z_ADA19PIN_SPECSIG"/><signal id="Z_ADA17PIN_SPECSIG" negated="ON"/><signal id="OpTxINV31_SPECSIG"/></pterm><pterm id="FB1_18_5"><signal id="I_DAOUT"/><signal id="Z_ADA18PIN_SPECSIG" negated="ON"/><signal id="Z_ADA19PIN_SPECSIG" negated="ON"/><signal id="Z_ADA17PIN_SPECSIG"/><signal id="OpTxINV31_SPECSIG"/></pterm><equation id="Z_ADA18_SPECSIG" regUse="D" userloc="P23"><d2><eq_pterm ptindx="FB1_1_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB1_1_2"/></set><ce><eq_pterm ptindx="FB1_1_4"/></ce><oe><eq_pterm ptindx="FB1_1_3"/></oe><prld ptindx="GND"/></equation><equation id="laddr_x_6" regUse="D"><d2><eq_pterm ptindx="FB1_2_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="Z_ADA27_SPECSIG" regUse="D" userloc="P17"><d2><eq_pterm ptindx="FB1_3_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB1_3_2"/></set><ce><eq_pterm ptindx="FB1_3_4"/></ce><oe><eq_pterm ptindx="FB1_3_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_ADA20_SPECSIG" regUse="D" userloc="P25"><d2><eq_pterm ptindx="FB1_4_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB1_4_2"/></set><ce><eq_pterm ptindx="FB1_4_4"/></ce><oe><eq_pterm ptindx="FB1_4_3"/></oe><prld ptindx="GND"/></equation><equation id="laddr_x_2" regUse="D"><d2><eq_pterm ptindx="FB1_5_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="Z_ADA28_SPECSIG" regUse="D" userloc="P20"><d2><eq_pterm ptindx="FB1_6_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB1_6_2"/></set><ce><eq_pterm ptindx="FB1_6_4"/></ce><oe><eq_pterm ptindx="FB1_6_3"/></oe><prld ptindx="GND"/></equation><equation id="laddr_x9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_7_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="Z_ADA17_SPECSIG" regUse="D" userloc="P21"><d2><eq_pterm ptindx="FB1_8_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB1_8_2"/></set><ce><eq_pterm ptindx="FB1_8_4"/></ce><oe><eq_pterm ptindx="FB1_8_3"/></oe><prld ptindx="GND"/></equation><equation id="laddr_x12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_9_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="Z_ADA31_SPECSIG" regUse="D" userloc="P31"><d2><eq_pterm ptindx="FB1_10_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB1_10_2"/></set><ce><eq_pterm ptindx="FB1_10_4"/></ce><oe><eq_pterm ptindx="FB1_10_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_ADA19_SPECSIG" regUse="D" userloc="P24"><d2><eq_pterm ptindx="FB1_11_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB1_11_2"/></set><ce><eq_pterm ptindx="FB1_11_4"/></ce><oe><eq_pterm ptindx="FB1_11_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_ADA22_SPECSIG" regUse="D" userloc="P26"><d2><eq_pterm ptindx="FB1_12_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB1_12_2"/></set><ce><eq_pterm ptindx="FB1_12_4"/></ce><oe><eq_pterm ptindx="FB1_12_3"/></oe><prld ptindx="GND"/></equation><equation id="laddr_x11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_13_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="Z_ADA21_SPECSIG" regUse="D" userloc="P27"><d2><eq_pterm ptindx="FB1_14_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB1_14_2"/></set><ce><eq_pterm ptindx="FB1_14_4"/></ce><oe><eq_pterm ptindx="FB1_14_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_ADA23_SPECSIG" regUse="D" userloc="P28"><d2><eq_pterm ptindx="FB1_15_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB1_15_2"/></set><ce><eq_pterm ptindx="FB1_15_4"/></ce><oe><eq_pterm ptindx="FB1_15_3"/></oe><prld ptindx="GND"/></equation><equation id="laddr_x10_SPECSIG" regUse="D"><d2><eq_pterm import="1" ptindx="FB1_15_5"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="Mxor_i_datpar_x0_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0000_D_SPECSIG"><d2><eq_pterm ptindx="FB1_17_1"/><eq_pterm ptindx="FB1_17_2"/><eq_pterm ptindx="FB1_17_3"/><eq_pterm ptindx="FB1_17_4"/><eq_pterm ptindx="FB1_17_5"/><eq_pterm import="1" ptindx="FB1_16_1"/><eq_pterm import="1" ptindx="FB1_16_2"/><eq_pterm import="1" ptindx="FB1_16_3"/><eq_pterm import="1" ptindx="FB1_16_4"/><eq_pterm import="1" ptindx="FB1_16_5"/><eq_pterm import="1" ptindx="FB1_18_1"/><eq_pterm import="1" ptindx="FB1_18_2"/><eq_pterm import="1" ptindx="FB1_18_3"/><eq_pterm import="1" ptindx="FB1_18_4"/><eq_pterm import="1" ptindx="FB1_18_5"/><eq_pterm import="1" ptindx="FB1_1_5"/></d2></equation></fblock><fblock id="FB2" inputUse="29" pinUse="11"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN142" sigUse="15" signal="match"><pterms pt1="FB2_1_1" pt2="FB2_1_2" pt3="FB2_1_3" pt4="FB2_1_4" pt5="FB2_1_5"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PIN143"><pterms pt1="FB2_2_1" pt2="FB2_2_2" pt3="FB2_2_3" pt4="FB2_2_4" pt5="FB2_2_5"/></macrocell><macrocell id="FB2_MC3" sigUse="1" signal="laddr_x17_SPECSIG"><pterms pt1="FB2_3_1" pt2="FB2_3_2" pt3="FB2_3_3"/></macrocell><macrocell id="FB2_MC4" pin="FB2_MC4_PIN4" sigUse="4" signal="Z_SD5_SPECSIG"><pterms pt1="FB2_4_1" pt2="FB2_4_2" pt3="FB2_4_3" pt4="FB2_4_4"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN2" sigUse="1" signal="laddr_x18_SPECSIG"><pterms pt1="FB2_5_1"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PIN3" sigUse="1" signal="laddr_x19_SPECSIG"><pterms pt1="FB2_6_1"/></macrocell><macrocell id="FB2_MC7" sigUse="1" signal="laddr_x20_SPECSIG"><pterms pt1="FB2_7_1"/></macrocell><macrocell id="FB2_MC8" pin="FB2_MC8_PIN5" sigUse="4" signal="Z_SD6_SPECSIG"><pterms pt1="FB2_8_1" pt2="FB2_8_2" pt3="FB2_8_3" pt4="FB2_8_4"/></macrocell><macrocell id="FB2_MC9" pin="FB2_MC9_PIN6" sigUse="4" signal="Z_SD4_SPECSIG"><pterms pt1="FB2_9_1" pt2="FB2_9_2" pt3="FB2_9_3" pt4="FB2_9_4"/></macrocell><macrocell id="FB2_MC10" pin="FB2_MC10_PIN7" sigUse="4" signal="Z_SD7_SPECSIG"><pterms pt1="FB2_10_1" pt2="FB2_10_2" pt3="FB2_10_3" pt4="FB2_10_4"/></macrocell><macrocell id="FB2_MC11" pin="FB2_MC11_PIN9" sigUse="4" signal="Z_SD3_SPECSIG"><pterms pt1="FB2_11_1" pt2="FB2_11_2" pt3="FB2_11_3" pt4="FB2_11_4"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN10" sigUse="4" signal="Z_ADA24_SPECSIG"><pterms pt1="FB2_12_1" pt2="FB2_12_2" pt3="FB2_12_3" pt4="FB2_12_4"/></macrocell><macrocell id="FB2_MC13" pin="FB2_MC13_PIN12" sigUse="4" signal="Z_ADA25_SPECSIG"><pterms pt1="FB2_13_1" pt2="FB2_13_2" pt3="FB2_13_3" pt4="FB2_13_4"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PIN11" sigUse="4" signal="Z_SD2_SPECSIG"><pterms pt1="FB2_14_1" pt2="FB2_14_2" pt3="FB2_14_3" pt4="FB2_14_4"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN13" sigUse="4" signal="Z_SD1_SPECSIG"><pterms pt1="FB2_15_1" pt2="FB2_15_2" pt3="FB2_15_3" pt4="FB2_15_4"/></macrocell><macrocell id="FB2_MC16" pin="FB2_MC16_PIN14" sigUse="4" signal="Z_ADA26_SPECSIG"><pterms pt1="FB2_16_1" pt2="FB2_16_2" pt3="FB2_16_3" pt4="FB2_16_4"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN15" sigUse="4" signal="Z_SD0_SPECSIG"><pterms pt1="FB2_17_1" pt2="FB2_17_2" pt3="FB2_17_3" pt4="FB2_17_4" pt5="FB2_17_5"/></macrocell><macrocell id="FB2_MC18" sigUse="1" signal="laddr_x16_SPECSIG"><pterms pt1="FB2_18_1" pt2="FB2_18_2" pt3="FB2_18_3" pt4="FB2_18_4" pt5="FB2_18_5"/></macrocell><fbinput id="FB2_I1" signal="I_ADD1_SPECSIG"/><fbinput id="FB2_I2" signal="I_ADD2_SPECSIG"/><fbinput id="FB2_I3" signal="I_ADD3_SPECSIG"/><fbinput id="FB2_I4" signal="I_DATA"/><fbinput id="FB2_I5" signal="I_PCIDL"/><fbinput fbk="PIN" id="FB2_I6" signal="P_AD15PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I7" signal="P_AD14PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I8" signal="P_AD13PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I9" signal="P_AD12PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I10" signal="P_AD11PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I11" signal="P_AD10PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I12" signal="P_AD9PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I13" signal="P_AD8PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I14" signal="P_AD2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I15" signal="P_AD1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I16" signal="P_AD0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I17" signal="Z_ADA31PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I18" signal="Z_ADA30PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I19" signal="Z_ADA29PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I20" signal="Z_ADA28PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I21" signal="Z_ADA27PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I22" signal="Z_ADA26PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I23" signal="Z_ADA25PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I24" signal="Z_ADA24PIN_SPECSIG"/><fbinput id="FB2_I25" signal="Z_FC0_SPECSIG"/><fbinput id="FB2_I26" signal="Z_FC1_SPECSIG"/><fbinput id="FB2_I27" signal="Z_NCFGIN"/><fbinput id="FB2_I28" signal="Z_NCFGOUT"/><fbinput id="FB2_I29" signal="Z_NSLAVE"/><pterm id="FB2_1_1"><signal id="Z_ADA31PIN_SPECSIG" negated="ON"/><signal id="Z_NCFGOUT"/></pterm><pterm id="FB2_1_2"><signal id="Z_ADA30PIN_SPECSIG" negated="ON"/><signal id="Z_NCFGOUT"/></pterm><pterm id="FB2_1_3"><signal id="Z_ADA29PIN_SPECSIG" negated="ON"/><signal id="Z_NCFGOUT"/></pterm><pterm id="FB2_1_4"><signal id="Z_ADA28PIN_SPECSIG" negated="ON"/><signal id="Z_NCFGOUT"/></pterm><pterm id="FB2_1_5"><signal id="Z_ADA27PIN_SPECSIG" negated="ON"/><signal id="Z_NCFGOUT"/></pterm><pterm id="FB2_2_1"><signal id="Z_ADA30PIN_SPECSIG" negated="ON"/><signal id="I_ADD2_SPECSIG"/></pterm><pterm id="FB2_2_2"><signal id="Z_ADA29PIN_SPECSIG" negated="ON"/><signal id="I_ADD1_SPECSIG"/></pterm><pterm id="FB2_2_3"><signal id="Z_FC0_SPECSIG"/><signal id="Z_FC1_SPECSIG"/></pterm><pterm id="FB2_2_4"><signal id="Z_FC0_SPECSIG" negated="ON"/><signal id="Z_FC1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_2_5"><signal id="Z_ADA31PIN_SPECSIG"/><signal id="Z_NCFGOUT" negated="ON"/><signal id="I_ADD3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_3_1"><signal id="Z_ADA25PIN_SPECSIG"/></pterm><pterm id="FB2_3_2"><signal id="Z_ADA30PIN_SPECSIG"/><signal id="Z_NCFGOUT" negated="ON"/><signal id="I_ADD2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_3_3"><signal id="Z_ADA29PIN_SPECSIG"/><signal id="Z_NCFGOUT" negated="ON"/><signal id="I_ADD1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_4_1"><signal id="P_AD13PIN_SPECSIG"/></pterm><pterm id="FB2_4_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB2_4_3"><signal id="I_DATA"/></pterm><pterm id="FB2_4_4"><signal id="I_PCIDL"/></pterm><pterm id="FB2_5_1"><signal id="Z_ADA26PIN_SPECSIG"/></pterm><pterm id="FB2_6_1"><signal id="Z_ADA27PIN_SPECSIG"/></pterm><pterm id="FB2_7_1"><signal id="Z_ADA28PIN_SPECSIG"/></pterm><pterm id="FB2_8_1"><signal id="P_AD14PIN_SPECSIG"/></pterm><pterm id="FB2_8_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB2_8_3"><signal id="I_DATA"/></pterm><pterm id="FB2_8_4"><signal id="I_PCIDL"/></pterm><pterm id="FB2_9_1"><signal id="P_AD12PIN_SPECSIG"/></pterm><pterm id="FB2_9_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB2_9_3"><signal id="I_DATA"/></pterm><pterm id="FB2_9_4"><signal id="I_PCIDL"/></pterm><pterm id="FB2_10_1"><signal id="P_AD15PIN_SPECSIG"/></pterm><pterm id="FB2_10_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB2_10_3"><signal id="I_DATA"/></pterm><pterm id="FB2_10_4"><signal id="I_PCIDL"/></pterm><pterm id="FB2_11_1"><signal id="P_AD11PIN_SPECSIG"/></pterm><pterm id="FB2_11_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB2_11_3"><signal id="I_DATA"/></pterm><pterm id="FB2_11_4"><signal id="I_PCIDL"/></pterm><pterm id="FB2_12_1"><signal id="P_AD0PIN_SPECSIG"/></pterm><pterm id="FB2_12_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB2_12_3"><signal id="I_DATA"/></pterm><pterm id="FB2_12_4"><signal id="I_PCIDL"/></pterm><pterm id="FB2_13_1"><signal id="P_AD1PIN_SPECSIG"/></pterm><pterm id="FB2_13_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB2_13_3"><signal id="I_DATA"/></pterm><pterm id="FB2_13_4"><signal id="I_PCIDL"/></pterm><pterm id="FB2_14_1"><signal id="P_AD10PIN_SPECSIG"/></pterm><pterm id="FB2_14_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB2_14_3"><signal id="I_DATA"/></pterm><pterm id="FB2_14_4"><signal id="I_PCIDL"/></pterm><pterm id="FB2_15_1"><signal id="P_AD9PIN_SPECSIG"/></pterm><pterm id="FB2_15_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB2_15_3"><signal id="I_DATA"/></pterm><pterm id="FB2_15_4"><signal id="I_PCIDL"/></pterm><pterm id="FB2_16_1"><signal id="P_AD2PIN_SPECSIG"/></pterm><pterm id="FB2_16_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB2_16_3"><signal id="I_DATA"/></pterm><pterm id="FB2_16_4"><signal id="I_PCIDL"/></pterm><pterm id="FB2_17_1"><signal id="P_AD8PIN_SPECSIG"/></pterm><pterm id="FB2_17_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB2_17_3"><signal id="I_DATA"/></pterm><pterm id="FB2_17_4"><signal id="I_PCIDL"/></pterm><pterm id="FB2_17_5"><signal id="Z_ADA24PIN_SPECSIG"/></pterm><pterm id="FB2_18_1"><signal id="Z_ADA31PIN_SPECSIG" negated="ON"/><signal id="I_ADD3_SPECSIG"/></pterm><pterm id="FB2_18_2"><signal id="Z_ADA26PIN_SPECSIG" negated="ON"/><signal id="Z_NCFGOUT"/></pterm><pterm id="FB2_18_3"><signal id="Z_ADA25PIN_SPECSIG" negated="ON"/><signal id="Z_NCFGOUT"/></pterm><pterm id="FB2_18_4"><signal id="Z_ADA24PIN_SPECSIG" negated="ON"/><signal id="Z_NCFGOUT"/></pterm><pterm id="FB2_18_5"><signal id="Z_NCFGOUT"/><signal id="Z_NCFGIN"/></pterm><equation id="match" negated="ON" regUse="D"><d2><eq_pterm ptindx="FB2_1_1"/><eq_pterm ptindx="FB2_1_2"/><eq_pterm ptindx="FB2_1_3"/><eq_pterm ptindx="FB2_1_4"/><eq_pterm ptindx="FB2_1_5"/><eq_pterm import="1" ptindx="FB2_2_1"/><eq_pterm import="1" ptindx="FB2_2_2"/><eq_pterm import="1" ptindx="FB2_2_3"/><eq_pterm import="1" ptindx="FB2_2_4"/><eq_pterm import="1" ptindx="FB2_2_5"/><eq_pterm import="1" ptindx="FB2_3_2"/><eq_pterm import="1" ptindx="FB2_3_3"/><eq_pterm import="1" ptindx="FB2_18_1"/><eq_pterm import="1" ptindx="FB2_18_2"/><eq_pterm import="1" ptindx="FB2_18_3"/><eq_pterm import="1" ptindx="FB2_18_4"/><eq_pterm import="1" ptindx="FB2_18_5"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><prld ptindx="GND"/></equation><equation id="laddr_x17_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_3_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="Z_SD5_SPECSIG" regUse="D" userloc="P4"><d2><eq_pterm ptindx="FB2_4_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB2_4_2"/></set><ce><eq_pterm ptindx="FB2_4_4"/></ce><oe><eq_pterm ptindx="FB2_4_3"/></oe><prld ptindx="GND"/></equation><equation id="laddr_x18_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_5_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="laddr_x19_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_6_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="laddr_x20_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_7_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="Z_SD6_SPECSIG" regUse="D" userloc="P5"><d2><eq_pterm ptindx="FB2_8_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB2_8_2"/></set><ce><eq_pterm ptindx="FB2_8_4"/></ce><oe><eq_pterm ptindx="FB2_8_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_SD4_SPECSIG" regUse="D" userloc="P6"><d2><eq_pterm ptindx="FB2_9_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB2_9_2"/></set><ce><eq_pterm ptindx="FB2_9_4"/></ce><oe><eq_pterm ptindx="FB2_9_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_SD7_SPECSIG" regUse="D" userloc="P7"><d2><eq_pterm ptindx="FB2_10_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB2_10_2"/></set><ce><eq_pterm ptindx="FB2_10_4"/></ce><oe><eq_pterm ptindx="FB2_10_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_SD3_SPECSIG" regUse="D" userloc="P9"><d2><eq_pterm ptindx="FB2_11_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB2_11_2"/></set><ce><eq_pterm ptindx="FB2_11_4"/></ce><oe><eq_pterm ptindx="FB2_11_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_ADA24_SPECSIG" regUse="D" userloc="P10"><d2><eq_pterm ptindx="FB2_12_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB2_12_2"/></set><ce><eq_pterm ptindx="FB2_12_4"/></ce><oe><eq_pterm ptindx="FB2_12_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_ADA25_SPECSIG" regUse="D" userloc="P12"><d2><eq_pterm ptindx="FB2_13_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB2_13_2"/></set><ce><eq_pterm ptindx="FB2_13_4"/></ce><oe><eq_pterm ptindx="FB2_13_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_SD2_SPECSIG" regUse="D" userloc="P11"><d2><eq_pterm ptindx="FB2_14_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB2_14_2"/></set><ce><eq_pterm ptindx="FB2_14_4"/></ce><oe><eq_pterm ptindx="FB2_14_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_SD1_SPECSIG" regUse="D" userloc="P13"><d2><eq_pterm ptindx="FB2_15_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB2_15_2"/></set><ce><eq_pterm ptindx="FB2_15_4"/></ce><oe><eq_pterm ptindx="FB2_15_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_ADA26_SPECSIG" regUse="D" userloc="P14"><d2><eq_pterm ptindx="FB2_16_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB2_16_2"/></set><ce><eq_pterm ptindx="FB2_16_4"/></ce><oe><eq_pterm ptindx="FB2_16_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_SD0_SPECSIG" regUse="D" userloc="P15"><d2><eq_pterm ptindx="FB2_17_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB2_17_2"/></set><ce><eq_pterm ptindx="FB2_17_4"/></ce><oe><eq_pterm ptindx="FB2_17_3"/></oe><prld ptindx="GND"/></equation><equation id="laddr_x16_SPECSIG" regUse="D"><d2><eq_pterm import="1" ptindx="FB2_17_5"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation></fblock><fblock id="FB3" inputUse="28" pinUse="13"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN39"><pterms pt1="FB3_1_1" pt2="FB3_1_2" pt3="FB3_1_3" pt4="FB3_1_4" pt5="FB3_1_5"/></macrocell><macrocell id="FB3_MC2" pin="FB3_MC2_PIN32" sigUse="4" signal="Z_ADA30_SPECSIG"><pterms pt1="FB3_2_1" pt2="FB3_2_2" pt3="FB3_2_3" pt4="FB3_2_4" pt5="FB3_2_5"/></macrocell><macrocell id="FB3_MC3" pin="FB3_MC3_PIN41" sigUse="4" signal="Z_ADA15_SPECSIG"><pterms pt1="FB3_3_1" pt2="FB3_3_2" pt3="FB3_3_3" pt4="FB3_3_4"/></macrocell><macrocell id="FB3_MC4" pin="FB3_MC4_PIN44" sigUse="4" signal="Z_ADA13_SPECSIG"><pterms pt1="FB3_4_1" pt2="FB3_4_2" pt3="FB3_4_3" pt4="FB3_4_4"/></macrocell><macrocell id="FB3_MC5" pin="FB3_MC5_PIN33"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN34" sigUse="4" signal="Z_ADA29_SPECSIG"><pterms pt1="FB3_6_1" pt2="FB3_6_2" pt3="FB3_6_3" pt4="FB3_6_4"/></macrocell><macrocell id="FB3_MC7" pin="FB3_MC7_PIN46" sigUse="4" signal="Z_ADA11_SPECSIG"><pterms pt1="FB3_7_1" pt2="FB3_7_2" pt3="FB3_7_3" pt4="FB3_7_4"/></macrocell><macrocell id="FB3_MC8" pin="FB3_MC8_PIN38"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN40" sigUse="4" signal="Z_ADA16_SPECSIG"><pterms pt1="FB3_9_1" pt2="FB3_9_2" pt3="FB3_9_3" pt4="FB3_9_4"/></macrocell><macrocell id="FB3_MC10" pin="FB3_MC10_PIN48" sigUse="4" signal="Z_ADA10_SPECSIG"><pterms pt1="FB3_10_1" pt2="FB3_10_2" pt3="FB3_10_3" pt4="FB3_10_4"/></macrocell><macrocell id="FB3_MC11" pin="FB3_MC11_PIN43" sigUse="4" signal="Z_ADA14_SPECSIG"><pterms pt1="FB3_11_1" pt2="FB3_11_2" pt3="FB3_11_3" pt4="FB3_11_4"/></macrocell><macrocell id="FB3_MC12" pin="FB3_MC12_PIN45" sigUse="4" signal="Z_ADA12_SPECSIG"><pterms pt1="FB3_12_1" pt2="FB3_12_2" pt3="FB3_12_3" pt4="FB3_12_4"/></macrocell><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN49" sigUse="1" signal="laddr_x_5"><pterms pt1="FB3_14_1"/></macrocell><macrocell id="FB3_MC15" pin="FB3_MC15_PIN50" sigUse="4" signal="Z_ADA9_SPECSIG"><pterms pt1="FB3_15_1" pt2="FB3_15_2" pt3="FB3_15_3" pt4="FB3_15_4"/></macrocell><macrocell id="FB3_MC16" sigUse="1" signal="laddr_x_4"><pterms pt1="FB3_16_1" pt2="FB3_16_2" pt3="FB3_16_3" pt4="FB3_16_4" pt5="FB3_16_5"/></macrocell><macrocell id="FB3_MC17" pin="FB3_MC17_PIN51" sigUse="5" signal="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0000_D_SPECSIG"><pterms pt1="FB3_17_1" pt2="FB3_17_2" pt3="FB3_17_3" pt4="FB3_17_4" pt5="FB3_17_5"/></macrocell><macrocell id="FB3_MC18" sigUse="9" signal="Mxor_i_datpar_x1_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0000_D_SPECSIG"><pterms pt1="FB3_18_1" pt2="FB3_18_2" pt3="FB3_18_3" pt4="FB3_18_4" pt5="FB3_18_5"/></macrocell><fbinput id="FB3_I1" signal="I_DAOUT"/><fbinput id="FB3_I2" signal="I_DATA"/><fbinput id="FB3_I3" signal="I_PCIDL"/><fbinput id="FB3_I4" signal="I_PLA1_SPECSIG"/><fbinput fbk="PIN" id="FB3_I5" signal="P_AD29PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I6" signal="P_AD28PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I7" signal="P_AD27PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I8" signal="P_AD26PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I9" signal="P_AD25PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I10" signal="P_AD16PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I11" signal="Z_SD4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I12" signal="P_AD6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I13" signal="P_AD5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I14" signal="Z_SD3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I15" signal="Z_ADA26PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I16" signal="Z_ADA25PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I17" signal="Z_SD2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I18" signal="Z_ADA13PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I19" signal="Z_ADA12PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I20" signal="Z_SD1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I21" signal="P_AD31PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I22" signal="P_AD30PIN_SPECSIG"/><fbinput id="FB3_I23" signal="Z_AA2_SPECSIG"/><fbinput id="FB3_I24" signal="Z_NSLAVE"/><fbinput id="FB3_I25" signal="laddr_x_1"/><fbinput id="FB3_I26" signal="laddr_x_2"/><fbinput id="FB3_I27" signal="laddr_x_3"/><fbinput id="FB3_I28" signal="laddr_x_4"/><pterm id="FB3_1_1"><signal id="I_DAOUT"/><signal id="Z_SD1PIN_SPECSIG"/><signal id="Z_SD2PIN_SPECSIG"/><signal id="Z_SD3PIN_SPECSIG"/><signal id="Z_SD4PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB3_1_2"><signal id="I_DAOUT"/><signal id="Z_SD1PIN_SPECSIG"/><signal id="Z_SD2PIN_SPECSIG"/><signal id="Z_SD3PIN_SPECSIG" negated="ON"/><signal id="Z_SD4PIN_SPECSIG"/></pterm><pterm id="FB3_1_3"><signal id="I_DAOUT"/><signal id="Z_SD1PIN_SPECSIG" negated="ON"/><signal id="Z_SD2PIN_SPECSIG"/><signal id="Z_SD3PIN_SPECSIG" negated="ON"/><signal id="Z_SD4PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB3_1_4"><signal id="I_DAOUT"/><signal id="Z_SD1PIN_SPECSIG" negated="ON"/><signal id="Z_SD2PIN_SPECSIG" negated="ON"/><signal id="Z_SD3PIN_SPECSIG"/><signal id="Z_SD4PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB3_1_5"><signal id="I_DAOUT"/><signal id="Z_SD1PIN_SPECSIG" negated="ON"/><signal id="Z_SD2PIN_SPECSIG" negated="ON"/><signal id="Z_SD3PIN_SPECSIG" negated="ON"/><signal id="Z_SD4PIN_SPECSIG"/></pterm><pterm id="FB3_2_1"><signal id="P_AD6PIN_SPECSIG"/></pterm><pterm id="FB3_2_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB3_2_3"><signal id="I_DATA"/></pterm><pterm id="FB3_2_4"><signal id="I_PCIDL"/></pterm><pterm id="FB3_2_5"><signal id="I_DAOUT"/><signal id="Z_SD1PIN_SPECSIG"/><signal id="Z_SD2PIN_SPECSIG" negated="ON"/><signal id="Z_SD3PIN_SPECSIG" negated="ON"/><signal id="Z_SD4PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB3_3_1"><signal id="P_AD31PIN_SPECSIG"/></pterm><pterm id="FB3_3_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB3_3_3"><signal id="I_DATA"/></pterm><pterm id="FB3_3_4"><signal id="I_PCIDL"/></pterm><pterm id="FB3_4_1"><signal id="P_AD29PIN_SPECSIG"/></pterm><pterm id="FB3_4_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB3_4_3"><signal id="I_DATA"/></pterm><pterm id="FB3_4_4"><signal id="I_PCIDL"/></pterm><pterm id="FB3_6_1"><signal id="P_AD5PIN_SPECSIG"/></pterm><pterm id="FB3_6_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB3_6_3"><signal id="I_DATA"/></pterm><pterm id="FB3_6_4"><signal id="I_PCIDL"/></pterm><pterm id="FB3_7_1"><signal id="P_AD27PIN_SPECSIG"/></pterm><pterm id="FB3_7_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB3_7_3"><signal id="I_DATA"/></pterm><pterm id="FB3_7_4"><signal id="I_PCIDL"/></pterm><pterm id="FB3_9_1"><signal id="P_AD16PIN_SPECSIG"/></pterm><pterm id="FB3_9_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB3_9_3"><signal id="I_DATA"/></pterm><pterm id="FB3_9_4"><signal id="I_PCIDL"/></pterm><pterm id="FB3_10_1"><signal id="P_AD26PIN_SPECSIG"/></pterm><pterm id="FB3_10_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB3_10_3"><signal id="I_DATA"/></pterm><pterm id="FB3_10_4"><signal id="I_PCIDL"/></pterm><pterm id="FB3_11_1"><signal id="P_AD30PIN_SPECSIG"/></pterm><pterm id="FB3_11_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB3_11_3"><signal id="I_DATA"/></pterm><pterm id="FB3_11_4"><signal id="I_PCIDL"/></pterm><pterm id="FB3_12_1"><signal id="P_AD28PIN_SPECSIG"/></pterm><pterm id="FB3_12_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB3_12_3"><signal id="I_DATA"/></pterm><pterm id="FB3_12_4"><signal id="I_PCIDL"/></pterm><pterm id="FB3_14_1"><signal id="Z_ADA13PIN_SPECSIG"/></pterm><pterm id="FB3_15_1"><signal id="P_AD25PIN_SPECSIG"/></pterm><pterm id="FB3_15_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB3_15_3"><signal id="I_DATA"/></pterm><pterm id="FB3_15_4"><signal id="I_PCIDL"/></pterm><pterm id="FB3_16_1"><signal id="Z_ADA12PIN_SPECSIG"/></pterm><pterm id="FB3_16_2"><signal id="Z_ADA26PIN_SPECSIG"/><signal id="Z_ADA25PIN_SPECSIG" negated="ON"/><signal id="I_DAOUT"/></pterm><pterm id="FB3_16_3"><signal id="Z_ADA26PIN_SPECSIG" negated="ON"/><signal id="Z_ADA25PIN_SPECSIG"/><signal id="I_DAOUT"/></pterm><pterm id="FB3_16_4"><signal id="I_DAOUT" negated="ON"/><signal id="Z_AA2_SPECSIG"/><signal id="I_PLA1_SPECSIG" negated="ON"/></pterm><pterm id="FB3_16_5"><signal id="I_DAOUT" negated="ON"/><signal id="Z_AA2_SPECSIG" negated="ON"/><signal id="I_PLA1_SPECSIG"/></pterm><pterm id="FB3_17_1"><signal id="I_DAOUT"/><signal id="Z_SD1PIN_SPECSIG"/><signal id="Z_SD2PIN_SPECSIG" negated="ON"/><signal id="Z_SD3PIN_SPECSIG"/><signal id="Z_SD4PIN_SPECSIG"/></pterm><pterm id="FB3_17_2"><signal id="I_DAOUT"/><signal id="Z_SD1PIN_SPECSIG" negated="ON"/><signal id="Z_SD2PIN_SPECSIG"/><signal id="Z_SD3PIN_SPECSIG"/><signal id="Z_SD4PIN_SPECSIG"/></pterm><pterm id="FB3_17_3"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x_1"/><signal id="laddr_x_2" negated="ON"/><signal id="laddr_x_3" negated="ON"/><signal id="laddr_x_4" negated="ON"/></pterm><pterm id="FB3_17_4"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x_1" negated="ON"/><signal id="laddr_x_2"/><signal id="laddr_x_3" negated="ON"/><signal id="laddr_x_4" negated="ON"/></pterm><pterm id="FB3_17_5"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x_1" negated="ON"/><signal id="laddr_x_2" negated="ON"/><signal id="laddr_x_3"/><signal id="laddr_x_4" negated="ON"/></pterm><pterm id="FB3_18_1"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x_1"/><signal id="laddr_x_2"/><signal id="laddr_x_3"/><signal id="laddr_x_4" negated="ON"/></pterm><pterm id="FB3_18_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x_1"/><signal id="laddr_x_2"/><signal id="laddr_x_3" negated="ON"/><signal id="laddr_x_4"/></pterm><pterm id="FB3_18_3"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x_1"/><signal id="laddr_x_2" negated="ON"/><signal id="laddr_x_3"/><signal id="laddr_x_4"/></pterm><pterm id="FB3_18_4"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x_1" negated="ON"/><signal id="laddr_x_2"/><signal id="laddr_x_3"/><signal id="laddr_x_4"/></pterm><pterm id="FB3_18_5"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x_1" negated="ON"/><signal id="laddr_x_2" negated="ON"/><signal id="laddr_x_3" negated="ON"/><signal id="laddr_x_4"/></pterm><equation id="Z_ADA30_SPECSIG" regUse="D" userloc="P32"><d2><eq_pterm ptindx="FB3_2_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB3_2_2"/></set><ce><eq_pterm ptindx="FB3_2_4"/></ce><oe><eq_pterm ptindx="FB3_2_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_ADA15_SPECSIG" regUse="D" userloc="P41"><d2><eq_pterm ptindx="FB3_3_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB3_3_2"/></set><ce><eq_pterm ptindx="FB3_3_4"/></ce><oe><eq_pterm ptindx="FB3_3_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_ADA13_SPECSIG" regUse="D" userloc="P44"><d2><eq_pterm ptindx="FB3_4_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB3_4_2"/></set><ce><eq_pterm ptindx="FB3_4_4"/></ce><oe><eq_pterm ptindx="FB3_4_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_ADA29_SPECSIG" regUse="D" userloc="P34"><d2><eq_pterm ptindx="FB3_6_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB3_6_2"/></set><ce><eq_pterm ptindx="FB3_6_4"/></ce><oe><eq_pterm ptindx="FB3_6_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_ADA11_SPECSIG" regUse="D" userloc="P46"><d2><eq_pterm ptindx="FB3_7_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB3_7_2"/></set><ce><eq_pterm ptindx="FB3_7_4"/></ce><oe><eq_pterm ptindx="FB3_7_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_ADA16_SPECSIG" regUse="D" userloc="P40"><d2><eq_pterm ptindx="FB3_9_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB3_9_2"/></set><ce><eq_pterm ptindx="FB3_9_4"/></ce><oe><eq_pterm ptindx="FB3_9_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_ADA10_SPECSIG" regUse="D" userloc="P48"><d2><eq_pterm ptindx="FB3_10_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB3_10_2"/></set><ce><eq_pterm ptindx="FB3_10_4"/></ce><oe><eq_pterm ptindx="FB3_10_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_ADA14_SPECSIG" regUse="D" userloc="P43"><d2><eq_pterm ptindx="FB3_11_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB3_11_2"/></set><ce><eq_pterm ptindx="FB3_11_4"/></ce><oe><eq_pterm ptindx="FB3_11_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_ADA12_SPECSIG" regUse="D" userloc="P45"><d2><eq_pterm ptindx="FB3_12_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB3_12_2"/></set><ce><eq_pterm ptindx="FB3_12_4"/></ce><oe><eq_pterm ptindx="FB3_12_3"/></oe><prld ptindx="GND"/></equation><equation id="laddr_x_5" regUse="D"><d2><eq_pterm ptindx="FB3_14_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="Z_ADA9_SPECSIG" regUse="D" userloc="P50"><d2><eq_pterm ptindx="FB3_15_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB3_15_2"/></set><ce><eq_pterm ptindx="FB3_15_4"/></ce><oe><eq_pterm ptindx="FB3_15_3"/></oe><prld ptindx="GND"/></equation><equation id="laddr_x_4" regUse="D"><d2><eq_pterm ptindx="FB3_16_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0000_D_SPECSIG"><d2><eq_pterm import="1" ptindx="FB3_16_2"/><eq_pterm import="1" ptindx="FB3_16_3"/><eq_pterm import="1" ptindx="FB3_16_4"/><eq_pterm import="1" ptindx="FB3_16_5"/></d2></equation><equation id="Mxor_i_datpar_x1_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0000_D_SPECSIG"><d2><eq_pterm ptindx="FB3_18_1"/><eq_pterm ptindx="FB3_18_2"/><eq_pterm ptindx="FB3_18_3"/><eq_pterm ptindx="FB3_18_4"/><eq_pterm ptindx="FB3_18_5"/><eq_pterm import="1" ptindx="FB3_1_1"/><eq_pterm import="1" ptindx="FB3_1_2"/><eq_pterm import="1" ptindx="FB3_1_3"/><eq_pterm import="1" ptindx="FB3_1_4"/><eq_pterm import="1" ptindx="FB3_1_5"/><eq_pterm import="1" ptindx="FB3_2_5"/><eq_pterm import="1" ptindx="FB3_17_1"/><eq_pterm import="1" ptindx="FB3_17_2"/><eq_pterm import="1" ptindx="FB3_17_3"/><eq_pterm import="1" ptindx="FB3_17_4"/><eq_pterm import="1" ptindx="FB3_17_5"/></d2></equation></fblock><fblock id="FB4" inputUse="31" pinUse="15"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN118" sigUse="1" signal="laddr_x_3"><pterms pt1="FB4_1_1" pt2="FB4_1_2" pt3="FB4_1_3" pt4="FB4_1_4" pt5="FB4_1_5"/></macrocell><macrocell id="FB4_MC2" pin="FB4_MC2_PIN126" sigUse="0" signal="I_ADD0_SPECSIG"/><macrocell id="FB4_MC3" pin="FB4_MC3_PIN133" sigUse="1" signal="laddr_x_1"><pterms pt1="FB4_3_1"/></macrocell><macrocell id="FB4_MC4" sigUse="1" signal="laddr_x8_SPECSIG"><pterms pt1="FB4_4_1"/></macrocell><macrocell id="FB4_MC5" pin="FB4_MC5_PIN128" sigUse="1" signal="I_ZMA"><pterms pt1="FB4_5_1"/></macrocell><macrocell id="FB4_MC6" pin="FB4_MC6_PIN129" sigUse="1" signal="I_ZLA"><pterms pt1="FB4_6_1"/></macrocell><macrocell id="FB4_MC7" sigUse="1" signal="laddr_x15_SPECSIG"><pterms pt1="FB4_7_1"/></macrocell><macrocell id="FB4_MC8" pin="FB4_MC8_PIN130" sigUse="1" signal="laddr_x14_SPECSIG"><pterms pt1="FB4_8_1"/></macrocell><macrocell id="FB4_MC9" pin="FB4_MC9_PIN131" sigUse="1" signal="laddr_x13_SPECSIG"><pterms pt1="FB4_9_1"/></macrocell><macrocell id="FB4_MC10" pin="FB4_MC10_PIN135" sigUse="9" signal="OpTxINV30_SPECSIG"><pterms pt1="FB4_10_1" pt2="FB4_10_2" pt3="FB4_10_3" pt4="FB4_10_4"/></macrocell><macrocell id="FB4_MC11" pin="FB4_MC11_PIN132" sigUse="9" signal="OpTxINV28_SPECSIG"><pterms pt1="FB4_11_1" pt2="FB4_11_2" pt3="FB4_11_3" pt4="FB4_11_4" pt5="FB4_11_5"/></macrocell><macrocell id="FB4_MC12" pin="FB4_MC12_PIN134" sigUse="5" signal="Mxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0001Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0001_D_SPECSIG"><pterms pt1="FB4_12_1" pt2="FB4_12_2" pt3="FB4_12_3" pt4="FB4_12_4" pt5="FB4_12_5"/></macrocell><macrocell id="FB4_MC13" pin="FB4_MC13_PIN137" sigUse="5" signal="I_DATPAR0_SPECSIG"><pterms pt1="FB4_13_1" pt2="FB4_13_2" pt3="FB4_13_3" pt4="FB4_13_4" pt5="FB4_13_5"/></macrocell><macrocell id="FB4_MC14" pin="FB4_MC14_PIN136" sigUse="11" signal="OpTxMxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0000_D_INV248_SPECSIG"><pterms pt1="FB4_14_1" pt2="FB4_14_2" pt3="FB4_14_3" pt4="FB4_14_4" pt5="FB4_14_5"/></macrocell><macrocell id="FB4_MC15" pin="FB4_MC15_PIN138" sigUse="5" signal="I_DATPAR1_SPECSIG"><pterms pt1="FB4_15_1" pt2="FB4_15_2" pt3="FB4_15_3" pt4="FB4_15_4" pt5="FB4_15_5"/></macrocell><macrocell id="FB4_MC16" pin="FB4_MC16_PIN139" sigUse="9" signal="I_ACC0_SPECSIG"><pterms pt1="FB4_16_1" pt2="FB4_16_2" pt3="FB4_16_3" pt4="FB4_16_4" pt5="FB4_16_5"/></macrocell><macrocell id="FB4_MC17" pin="FB4_MC17_PIN140" sigUse="9" signal="I_ACC1_SPECSIG"><pterms pt1="FB4_17_1" pt2="FB4_17_2" pt3="FB4_17_3"/></macrocell><macrocell id="FB4_MC18" sigUse="6" signal="Mxor_i_datpar_x0_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0001_D_SPECSIG"><pterms pt1="FB4_18_1" pt2="FB4_18_2" pt3="FB4_18_3" pt4="FB4_18_4" pt5="FB4_18_5"/></macrocell><fbinput id="FB4_I1" signal="OpTxMxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0000_D_INV248_SPECSIG"/><fbinput id="FB4_I2" signal="I_DAOUT"/><fbinput id="FB4_I3" signal="Mxor_i_datpar_x0_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0000_D_SPECSIG"/><fbinput id="FB4_I4" signal="Mxor_i_datpar_x0_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0001_D_SPECSIG"/><fbinput id="FB4_I5" signal="Mxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0001Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0001_D_SPECSIG"/><fbinput id="FB4_I6" signal="Mxor_i_datpar_x0_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001__xor0000_D_SPECSIG"/><fbinput id="FB4_I7" signal="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0000_D_SPECSIG"/><fbinput id="FB4_I8" signal="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0001_D_SPECSIG"/><fbinput id="FB4_I9" signal="Mxor_i_datpar_x1_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000__xor0001_D_SPECSIG"/><fbinput id="FB4_I10" signal="Mxor_i_datpar_x1_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0000_D_SPECSIG"/><fbinput id="FB4_I11" signal="Mxor_i_datpar_x1_Mxor__xor0001__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0001_D_SPECSIG"/><fbinput fbk="PIN" id="FB4_I12" signal="Z_ADA23PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I13" signal="Z_ADA22PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I14" signal="Z_ADA21PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I15" signal="Z_ADA16PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I16" signal="Z_ADA15PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I17" signal="Z_ADA14PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I18" signal="Z_ADA13PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I19" signal="Z_ADA11PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I20" signal="Z_ADA9PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I21" signal="Z_ADA8PIN_SPECSIG"/><fbinput id="FB4_I22" signal="laddr_x12_SPECSIG"/><fbinput id="FB4_I23" signal="laddr_x13_SPECSIG"/><fbinput id="FB4_I24" signal="laddr_x14_SPECSIG"/><fbinput id="FB4_I25" signal="laddr_x15_SPECSIG"/><fbinput id="FB4_I26" signal="laddr_x16_SPECSIG"/><fbinput id="FB4_I27" signal="laddr_x17_SPECSIG"/><fbinput id="FB4_I28" signal="laddr_x18_SPECSIG"/><fbinput id="FB4_I29" signal="laddr_x19_SPECSIG"/><fbinput id="FB4_I30" signal="laddr_x20_SPECSIG"/><fbinput id="FB4_I31" signal="laddr_x8_SPECSIG"/><pterm id="FB4_1_1"><signal id="Z_ADA11PIN_SPECSIG"/></pterm><pterm id="FB4_1_2"><signal id="Z_ADA13PIN_SPECSIG"/><signal id="I_DAOUT"/><signal id="Z_ADA14PIN_SPECSIG" negated="ON"/><signal id="Z_ADA15PIN_SPECSIG"/><signal id="Z_ADA16PIN_SPECSIG"/></pterm><pterm id="FB4_1_3"><signal id="Z_ADA13PIN_SPECSIG"/><signal id="I_DAOUT"/><signal id="Z_ADA14PIN_SPECSIG" negated="ON"/><signal id="Z_ADA15PIN_SPECSIG" negated="ON"/><signal id="Z_ADA16PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB4_1_4"><signal id="Z_ADA13PIN_SPECSIG" negated="ON"/><signal id="I_DAOUT"/><signal id="Z_ADA14PIN_SPECSIG" negated="ON"/><signal id="Z_ADA15PIN_SPECSIG"/><signal id="Z_ADA16PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB4_1_5"><signal id="Z_ADA13PIN_SPECSIG" negated="ON"/><signal id="I_DAOUT"/><signal id="Z_ADA14PIN_SPECSIG" negated="ON"/><signal id="Z_ADA15PIN_SPECSIG" negated="ON"/><signal id="Z_ADA16PIN_SPECSIG"/></pterm><pterm id="FB4_3_1"><signal id="Z_ADA9PIN_SPECSIG"/></pterm><pterm id="FB4_4_1"><signal id="Z_ADA16PIN_SPECSIG"/></pterm><pterm id="FB4_5_1"><signal id="Z_ADA15PIN_SPECSIG"/></pterm><pterm id="FB4_6_1"><signal id="Z_ADA8PIN_SPECSIG"/></pterm><pterm id="FB4_7_1"><signal id="Z_ADA23PIN_SPECSIG"/></pterm><pterm id="FB4_8_1"><signal id="Z_ADA22PIN_SPECSIG"/></pterm><pterm id="FB4_9_1"><signal id="Z_ADA21PIN_SPECSIG"/></pterm><pterm id="FB4_10_1"><signal id="I_DAOUT"/><signal id="Z_ADA9PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB4_10_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x17_SPECSIG" negated="ON"/></pterm><pterm id="FB4_10_3"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x14_SPECSIG"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x16_SPECSIG"/><signal id="laddr_x18_SPECSIG"/><signal id="laddr_x19_SPECSIG"/><signal id="laddr_x20_SPECSIG"/></pterm><pterm id="FB4_10_4"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x14_SPECSIG"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x16_SPECSIG"/><signal id="laddr_x17_SPECSIG"/><signal id="laddr_x18_SPECSIG"/><signal id="laddr_x20_SPECSIG"/></pterm><pterm id="FB4_11_1"><signal id="I_DAOUT"/><signal id="Z_ADA11PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB4_11_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x19_SPECSIG" negated="ON"/></pterm><pterm id="FB4_11_3"><signal id="I_DAOUT"/><signal id="Z_ADA8PIN_SPECSIG"/><signal id="Z_ADA23PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB4_11_4"><signal id="I_DAOUT"/><signal id="Z_ADA8PIN_SPECSIG" negated="ON"/><signal id="Z_ADA23PIN_SPECSIG"/></pterm><pterm id="FB4_11_5"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x16_SPECSIG" negated="ON"/></pterm><pterm id="FB4_12_1"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x15_SPECSIG" negated="ON"/><signal id="laddr_x16_SPECSIG"/></pterm><pterm id="FB4_12_2"><signal id="Mxor_i_datpar_x0_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0000_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x0_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001__xor0000_D_SPECSIG"/><signal id="Mxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0001Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0001_D_SPECSIG"/><signal id="OpTxMxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0000_D_INV248_SPECSIG"/></pterm><pterm id="FB4_12_3"><signal id="Mxor_i_datpar_x0_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0000_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x0_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001__xor0000_D_SPECSIG"/><signal id="Mxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0001Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0001_D_SPECSIG" negated="ON"/><signal id="OpTxMxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0000_D_INV248_SPECSIG" negated="ON"/></pterm><pterm id="FB4_12_4"><signal id="Mxor_i_datpar_x0_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0000_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x0_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001__xor0000_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0001Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0001_D_SPECSIG"/><signal id="OpTxMxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0000_D_INV248_SPECSIG" negated="ON"/></pterm><pterm id="FB4_12_5"><signal id="Mxor_i_datpar_x0_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0000_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x0_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001__xor0000_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0001Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0001_D_SPECSIG" negated="ON"/><signal id="OpTxMxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0000_D_INV248_SPECSIG"/></pterm><pterm id="FB4_13_1"><signal id="Mxor_i_datpar_x0_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0001_D_SPECSIG"/></pterm><pterm id="FB4_13_2"><signal id="Mxor_i_datpar_x0_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0000_D_SPECSIG"/><signal id="Mxor_i_datpar_x0_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001__xor0000_D_SPECSIG"/><signal id="Mxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0001Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0001_D_SPECSIG"/><signal id="OpTxMxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0000_D_INV248_SPECSIG" negated="ON"/></pterm><pterm id="FB4_13_3"><signal id="Mxor_i_datpar_x0_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0000_D_SPECSIG"/><signal id="Mxor_i_datpar_x0_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001__xor0000_D_SPECSIG"/><signal id="Mxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0001Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0001_D_SPECSIG" negated="ON"/><signal id="OpTxMxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0000_D_INV248_SPECSIG"/></pterm><pterm id="FB4_13_4"><signal id="Mxor_i_datpar_x0_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0000_D_SPECSIG"/><signal id="Mxor_i_datpar_x0_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001__xor0000_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0001Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0001_D_SPECSIG"/><signal id="OpTxMxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0000_D_INV248_SPECSIG"/></pterm><pterm id="FB4_13_5"><signal id="Mxor_i_datpar_x0_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0000_D_SPECSIG"/><signal id="Mxor_i_datpar_x0_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001__xor0000_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0001Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0001_D_SPECSIG" negated="ON"/><signal id="OpTxMxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0000_D_INV248_SPECSIG" negated="ON"/></pterm><pterm id="FB4_14_1"><signal id="I_DAOUT"/><signal id="Z_ADA21PIN_SPECSIG"/><signal id="Z_ADA22PIN_SPECSIG"/></pterm><pterm id="FB4_14_2"><signal id="I_DAOUT"/><signal id="Z_ADA21PIN_SPECSIG" negated="ON"/><signal id="Z_ADA22PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB4_14_3"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x13_SPECSIG"/><signal id="laddr_x14_SPECSIG"/></pterm><pterm id="FB4_14_4"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x13_SPECSIG" negated="ON"/><signal id="laddr_x14_SPECSIG" negated="ON"/></pterm><pterm id="FB4_14_5"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x14_SPECSIG"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x16_SPECSIG"/><signal id="laddr_x17_SPECSIG"/><signal id="laddr_x18_SPECSIG"/><signal id="laddr_x19_SPECSIG"/><signal id="laddr_x20_SPECSIG"/></pterm><pterm id="FB4_15_1"><signal id="Mxor_i_datpar_x1_Mxor__xor0001__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0001_D_SPECSIG"/></pterm><pterm id="FB4_15_2"><signal id="Mxor_i_datpar_x1_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0000_D_SPECSIG"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000__xor0001_D_SPECSIG"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0001_D_SPECSIG"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0000_D_SPECSIG"/></pterm><pterm id="FB4_15_3"><signal id="Mxor_i_datpar_x1_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0000_D_SPECSIG"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000__xor0001_D_SPECSIG"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0001_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="FB4_15_4"><signal id="Mxor_i_datpar_x1_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0000_D_SPECSIG"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000__xor0001_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0001_D_SPECSIG"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="FB4_15_5"><signal id="Mxor_i_datpar_x1_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0000_D_SPECSIG"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000__xor0001_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0001_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0000_D_SPECSIG"/></pterm><pterm id="FB4_16_1"><signal id="laddr_x13_SPECSIG"/><signal id="laddr_x14_SPECSIG"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x16_SPECSIG"/><signal id="laddr_x17_SPECSIG"/><signal id="laddr_x18_SPECSIG"/><signal id="laddr_x19_SPECSIG"/><signal id="laddr_x20_SPECSIG"/></pterm><pterm id="FB4_16_2"><signal id="Mxor_i_datpar_x1_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0000_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000__xor0001_D_SPECSIG"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0001_D_SPECSIG"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="FB4_16_3"><signal id="Mxor_i_datpar_x1_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0000_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000__xor0001_D_SPECSIG"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0001_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0000_D_SPECSIG"/></pterm><pterm id="FB4_16_4"><signal id="Mxor_i_datpar_x1_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0000_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000__xor0001_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0001_D_SPECSIG"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0000_D_SPECSIG"/></pterm><pterm id="FB4_16_5"><signal id="Mxor_i_datpar_x1_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0000_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000__xor0001_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0001_D_SPECSIG" negated="ON"/><signal id="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0000_D_SPECSIG" negated="ON"/></pterm><pterm id="FB4_17_1"><signal id="laddr_x12_SPECSIG"/><signal id="laddr_x14_SPECSIG"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x16_SPECSIG"/><signal id="laddr_x17_SPECSIG"/><signal id="laddr_x18_SPECSIG"/><signal id="laddr_x19_SPECSIG"/><signal id="laddr_x20_SPECSIG"/></pterm><pterm id="FB4_17_2"><signal id="laddr_x13_SPECSIG"/><signal id="laddr_x14_SPECSIG"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x16_SPECSIG"/><signal id="laddr_x17_SPECSIG"/><signal id="laddr_x18_SPECSIG"/><signal id="laddr_x19_SPECSIG"/><signal id="laddr_x20_SPECSIG"/></pterm><pterm id="FB4_17_3"><signal id="laddr_x12_SPECSIG" negated="ON"/><signal id="laddr_x14_SPECSIG"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x16_SPECSIG"/><signal id="laddr_x17_SPECSIG"/><signal id="laddr_x18_SPECSIG"/><signal id="laddr_x19_SPECSIG"/><signal id="laddr_x20_SPECSIG"/></pterm><pterm id="FB4_18_1"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x8_SPECSIG"/></pterm><pterm id="FB4_18_2"><signal id="Z_ADA13PIN_SPECSIG"/><signal id="I_DAOUT"/><signal id="Z_ADA14PIN_SPECSIG"/><signal id="Z_ADA15PIN_SPECSIG"/><signal id="Z_ADA16PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB4_18_3"><signal id="Z_ADA13PIN_SPECSIG"/><signal id="I_DAOUT"/><signal id="Z_ADA14PIN_SPECSIG"/><signal id="Z_ADA15PIN_SPECSIG" negated="ON"/><signal id="Z_ADA16PIN_SPECSIG"/></pterm><pterm id="FB4_18_4"><signal id="Z_ADA13PIN_SPECSIG" negated="ON"/><signal id="I_DAOUT"/><signal id="Z_ADA14PIN_SPECSIG"/><signal id="Z_ADA15PIN_SPECSIG"/><signal id="Z_ADA16PIN_SPECSIG"/></pterm><pterm id="FB4_18_5"><signal id="Z_ADA13PIN_SPECSIG" negated="ON"/><signal id="I_DAOUT"/><signal id="Z_ADA14PIN_SPECSIG"/><signal id="Z_ADA15PIN_SPECSIG" negated="ON"/><signal id="Z_ADA16PIN_SPECSIG" negated="ON"/></pterm><equation id="laddr_x_3" regUse="D"><d2><eq_pterm ptindx="FB4_1_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="I_ADD0_SPECSIG" userloc="P126"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="laddr_x_1" regUse="D"><d2><eq_pterm ptindx="FB4_3_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="laddr_x8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_4_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="I_ZMA" regUse="D" userloc="P128"><d2><eq_pterm ptindx="FB4_5_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="I_ZLA" regUse="D" userloc="P129"><d2><eq_pterm ptindx="FB4_6_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="laddr_x15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_7_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="laddr_x14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_8_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="laddr_x13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_9_1"/></d2><clk negated="ON"><fastsig signal="Z_NFCS"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="OpTxINV30_SPECSIG"><d2><eq_pterm ptindx="FB4_10_1"/><eq_pterm ptindx="FB4_10_2"/><eq_pterm ptindx="FB4_10_3"/></d2></equation><equation id="OpTxINV28_SPECSIG"><d2><eq_pterm ptindx="FB4_11_1"/><eq_pterm ptindx="FB4_11_2"/><eq_pterm import="1" ptindx="FB4_10_4"/></d2></equation><equation id="Mxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0001Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0001_D_SPECSIG"><d2><eq_pterm ptindx="FB4_12_1"/><eq_pterm import="1" ptindx="FB4_11_3"/><eq_pterm import="1" ptindx="FB4_11_4"/><eq_pterm import="1" ptindx="FB4_11_5"/></d2></equation><equation id="I_DATPAR0_SPECSIG" negated="ON" userloc="P137"><d1><eq_pterm ptindx="FB4_13_1"/></d1><d2><eq_pterm ptindx="FB4_13_2"/><eq_pterm ptindx="FB4_13_3"/><eq_pterm ptindx="FB4_13_4"/><eq_pterm ptindx="FB4_13_5"/><eq_pterm import="1" ptindx="FB4_12_2"/><eq_pterm import="1" ptindx="FB4_12_3"/><eq_pterm import="1" ptindx="FB4_12_4"/><eq_pterm import="1" ptindx="FB4_12_5"/></d2></equation><equation id="OpTxMxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0000_D_INV248_SPECSIG"><d2><eq_pterm ptindx="FB4_14_1"/><eq_pterm ptindx="FB4_14_2"/><eq_pterm ptindx="FB4_14_3"/><eq_pterm ptindx="FB4_14_4"/><eq_pterm ptindx="FB4_14_5"/></d2></equation><equation id="I_DATPAR1_SPECSIG" negated="ON" userloc="P138"><d1><eq_pterm ptindx="FB4_15_1"/></d1><d2><eq_pterm ptindx="FB4_15_2"/><eq_pterm ptindx="FB4_15_3"/><eq_pterm ptindx="FB4_15_4"/><eq_pterm ptindx="FB4_15_5"/><eq_pterm import="1" ptindx="FB4_16_2"/><eq_pterm import="1" ptindx="FB4_16_3"/><eq_pterm import="1" ptindx="FB4_16_4"/><eq_pterm import="1" ptindx="FB4_16_5"/></d2></equation><equation id="I_ACC0_SPECSIG" userloc="P139"><d2><eq_pterm ptindx="FB4_16_1"/><eq_pterm import="1" ptindx="FB4_17_3"/></d2></equation><equation id="I_ACC1_SPECSIG" userloc="P140"><d2><eq_pterm ptindx="FB4_17_1"/><eq_pterm ptindx="FB4_17_2"/></d2></equation><equation id="Mxor_i_datpar_x0_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0001_D_SPECSIG"><d2><eq_pterm ptindx="FB4_18_1"/><eq_pterm ptindx="FB4_18_2"/><eq_pterm ptindx="FB4_18_3"/><eq_pterm ptindx="FB4_18_4"/><eq_pterm ptindx="FB4_18_5"/><eq_pterm import="1" ptindx="FB4_1_2"/><eq_pterm import="1" ptindx="FB4_1_3"/><eq_pterm import="1" ptindx="FB4_1_4"/><eq_pterm import="1" ptindx="FB4_1_5"/></d2></equation></fblock><fblock id="FB5" inputUse="8" pinUse="12"><macrocell id="FB5_MC1"/><macrocell id="FB5_MC2" pin="FB5_MC2_PIN52" sigUse="4" signal="Z_ADA8_SPECSIG"><pterms pt1="FB5_2_1" pt2="FB5_2_2" pt3="FB5_2_3" pt4="FB5_2_4"/></macrocell><macrocell id="FB5_MC3" pin="FB5_MC3_PIN59"/><macrocell id="FB5_MC4"/><macrocell id="FB5_MC5" pin="FB5_MC5_PIN53"/><macrocell id="FB5_MC6" pin="FB5_MC6_PIN54"/><macrocell id="FB5_MC7" pin="FB5_MC7_PIN66"/><macrocell id="FB5_MC8" pin="FB5_MC8_PIN56"/><macrocell id="FB5_MC9" pin="FB5_MC9_PIN57"/><macrocell id="FB5_MC10" pin="FB5_MC10_PIN68" sigUse="2" signal="Z_NSLAVE"><pterms pt1="FB5_10_1"/></macrocell><macrocell id="FB5_MC11" pin="FB5_MC11_PIN58"/><macrocell id="FB5_MC12" pin="FB5_MC12_PIN60"/><macrocell id="FB5_MC13" pin="FB5_MC13_PIN70" sigUse="1" signal="Z_NINT2"><pterms pt1="FB5_13_1"/></macrocell><macrocell id="FB5_MC14" pin="FB5_MC14_PIN61"/><macrocell id="FB5_MC15" pin="FB5_MC15_PIN64"/><macrocell id="FB5_MC16"/><macrocell id="FB5_MC17" pin="FB5_MC17_PIN69" sigUse="1" signal="Z_NINT6"><pterms pt1="FB5_17_1"/></macrocell><macrocell id="FB5_MC18"/><fbinput id="FB5_I1" signal="I_DATA"/><fbinput id="FB5_I2" signal="I_NINT2"/><fbinput id="FB5_I3" signal="I_NINT6"/><fbinput id="FB5_I4" signal="I_PCIDL"/><fbinput fbk="PIN" id="FB5_I5" signal="P_AD24PIN_SPECSIG"/><fbinput id="FB5_I6" signal="Z_NFCS"/><fbinput id="FB5_I7" signal="Z_NSLAVE"/><fbinput id="FB5_I8" signal="match"/><pterm id="FB5_2_1"><signal id="P_AD24PIN_SPECSIG"/></pterm><pterm id="FB5_2_2"><signal id="Z_NSLAVE"/></pterm><pterm id="FB5_2_3"><signal id="I_DATA"/></pterm><pterm id="FB5_2_4"><signal id="I_PCIDL"/></pterm><pterm id="FB5_10_1"><signal id="Z_NFCS" negated="ON"/><signal id="match"/></pterm><pterm id="FB5_13_1"><signal id="I_NINT2" negated="ON"/></pterm><pterm id="FB5_17_1"><signal id="I_NINT6" negated="ON"/></pterm><equation id="Z_ADA8_SPECSIG" regUse="D" userloc="P52"><d2><eq_pterm ptindx="FB5_2_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><set><eq_pterm ptindx="FB5_2_2"/></set><ce><eq_pterm ptindx="FB5_2_4"/></ce><oe><eq_pterm ptindx="FB5_2_3"/></oe><prld ptindx="GND"/></equation><equation id="Z_NSLAVE" negated="ON" regUse="D" userloc="P68"><d2><eq_pterm ptindx="FB5_10_1"/></d2><clk><fastsig signal="I_PCICLK"/></clk><prld ptindx="VCC"/></equation><equation id="Z_NINT2" userloc="P70"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB5_13_1"/></oe></equation><equation id="Z_NINT6" userloc="P69"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB5_17_1"/></oe></equation></fblock><fblock id="FB6" inputUse="29" pinUse="7"><macrocell id="FB6_MC1" sigUse="9" signal="Mxor_i_datpar_x1_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000__xor0001_D_SPECSIG"><pterms pt1="FB6_1_1" pt2="FB6_1_2" pt3="FB6_1_3" pt4="FB6_1_4" pt5="FB6_1_5"/></macrocell><macrocell id="FB6_MC2" pin="FB6_MC2_PIN106" sigUse="4" signal="P_AD6_SPECSIG"><pterms pt1="FB6_2_1" pt2="FB6_2_2" pt3="FB6_2_3" pt4="FB6_2_4" pt5="FB6_2_5"/></macrocell><macrocell id="FB6_MC3"><pterms pt1="FB6_3_1"/></macrocell><macrocell id="FB6_MC4" pin="FB6_MC4_PIN111" sigUse="4" signal="P_AD0_SPECSIG"><pterms pt1="FB6_4_1" pt2="FB6_4_2" pt3="FB6_4_3"/></macrocell><macrocell id="FB6_MC5" pin="FB6_MC5_PIN110" sigUse="4" signal="P_AD2_SPECSIG"><pterms pt1="FB6_5_1" pt2="FB6_5_2" pt3="FB6_5_3"/></macrocell><macrocell id="FB6_MC6" pin="FB6_MC6_PIN112"/><macrocell id="FB6_MC7"/><macrocell id="FB6_MC8" pin="FB6_MC8_PIN113"/><macrocell id="FB6_MC9" pin="FB6_MC9_PIN116"/><macrocell id="FB6_MC10" pin="FB6_MC10_PIN115"><pterms pt1="FB6_10_1" pt2="FB6_10_2" pt3="FB6_10_3"/></macrocell><macrocell id="FB6_MC11" pin="FB6_MC11_PIN119" sigUse="5" signal="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0001_D_SPECSIG"><pterms pt1="FB6_11_1" pt2="FB6_11_2" pt3="FB6_11_3" pt4="FB6_11_4" pt5="FB6_11_5"/></macrocell><macrocell id="FB6_MC12" pin="FB6_MC12_PIN120" sigUse="9" signal="Mxor_i_datpar_x1_Mxor__xor0001__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0001_D_SPECSIG"><pterms pt1="FB6_12_1" pt2="FB6_12_2" pt3="FB6_12_3" pt4="FB6_12_4" pt5="FB6_12_5"/></macrocell><macrocell id="FB6_MC13"><pterms pt1="FB6_13_1" pt2="FB6_13_2" pt3="FB6_13_3" pt4="FB6_13_4" pt5="FB6_13_5"/></macrocell><macrocell id="FB6_MC14" pin="FB6_MC14_PIN121" sigUse="2" signal="I_ADD3_SPECSIG"><pterms pt1="FB6_14_1" pt2="FB6_14_2" pt3="FB6_14_3" pt4="FB6_14_4"/></macrocell><macrocell id="FB6_MC15" pin="FB6_MC15_PIN124" sigUse="2" signal="I_ADD2_SPECSIG"><pterms pt1="FB6_15_1" pt2="FB6_15_2"/></macrocell><macrocell id="FB6_MC16" pin="FB6_MC16_PIN117" sigUse="4" signal="Mxor_i_datpar_x0_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001__xor0000_D_SPECSIG"><pterms pt1="FB6_16_1" pt2="FB6_16_2" pt3="FB6_16_3" pt4="FB6_16_4" pt5="FB6_16_5"/></macrocell><macrocell id="FB6_MC17" pin="FB6_MC17_PIN125" sigUse="2" signal="I_ADD1_SPECSIG"><pterms pt1="FB6_17_1" pt2="FB6_17_2" pt3="FB6_17_3" pt4="FB6_17_4" pt5="FB6_17_5"/></macrocell><macrocell id="FB6_MC18"><pterms pt1="FB6_18_1" pt2="FB6_18_2" pt3="FB6_18_3" pt4="FB6_18_4" pt5="FB6_18_5"/></macrocell><fbinput id="FB6_I1" signal="OpTxINV27_SPECSIG"/><fbinput id="FB6_I2" signal="OpTxINV28_SPECSIG"/><fbinput id="FB6_I3" signal="OpTxINV29_SPECSIG"/><fbinput id="FB6_I4" signal="OpTxINV30_SPECSIG"/><fbinput id="FB6_I5" signal="I_CFLT"/><fbinput id="FB6_I6" signal="I_DAOUT"/><fbinput id="FB6_I7" signal="I_PCIENA"/><fbinput id="FB6_I8" signal="I_PLA0_SPECSIG"/><fbinput id="FB6_I9" signal="I_ZLA"/><fbinput id="FB6_I10" signal="I_ZMA"/><fbinput fbk="PIN" id="FB6_I11" signal="Z_SD7PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I12" signal="Z_SD6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I13" signal="Z_SD5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I14" signal="Z_ADA31PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I15" signal="Z_ADA30PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I16" signal="Z_ADA29PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I17" signal="Z_ADA28PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I18" signal="Z_ADA27PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I19" signal="Z_ADA26PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I20" signal="Z_ADA24PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I21" signal="Z_SD0PIN_SPECSIG"/><fbinput id="FB6_I22" signal="Z_AA2_SPECSIG"/><fbinput id="FB6_I23" signal="Z_AA3_SPECSIG"/><fbinput id="FB6_I24" signal="Z_AA4_SPECSIG"/><fbinput id="FB6_I25" signal="Z_AA5_SPECSIG"/><fbinput id="FB6_I26" signal="Z_AA6_SPECSIG"/><fbinput id="FB6_I27" signal="Z_AA7_SPECSIG"/><fbinput id="FB6_I28" signal="laddr_x_5"/><fbinput id="FB6_I29" signal="laddr_x_6"/><pterm id="FB6_1_1"><signal id="I_DAOUT" negated="ON"/><signal id="I_ZMA"/><signal id="laddr_x_5"/><signal id="laddr_x_6"/><signal id="I_PLA0_SPECSIG" negated="ON"/></pterm><pterm id="FB6_1_2"><signal id="I_DAOUT" negated="ON"/><signal id="I_ZMA"/><signal id="laddr_x_5"/><signal id="laddr_x_6" negated="ON"/><signal id="I_PLA0_SPECSIG"/></pterm><pterm id="FB6_1_3"><signal id="I_DAOUT" negated="ON"/><signal id="I_ZMA"/><signal id="laddr_x_5" negated="ON"/><signal id="laddr_x_6"/><signal id="I_PLA0_SPECSIG"/></pterm><pterm id="FB6_1_4"><signal id="I_DAOUT" negated="ON"/><signal id="I_ZMA" negated="ON"/><signal id="laddr_x_5"/><signal id="laddr_x_6"/><signal id="I_PLA0_SPECSIG"/></pterm><pterm id="FB6_1_5"><signal id="I_DAOUT" negated="ON"/><signal id="I_ZMA" negated="ON"/><signal id="laddr_x_5" negated="ON"/><signal id="laddr_x_6" negated="ON"/><signal id="I_PLA0_SPECSIG"/></pterm><pterm id="FB6_2_1"><signal id="I_DAOUT" negated="ON"/><signal id="Z_AA6_SPECSIG"/></pterm><pterm id="FB6_2_2"><signal id="I_PCIENA"/></pterm><pterm id="FB6_2_3"><signal id="Z_ADA24PIN_SPECSIG"/><signal id="I_DAOUT"/><signal id="Z_SD5PIN_SPECSIG"/><signal id="Z_SD6PIN_SPECSIG"/><signal id="Z_SD7PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB6_2_4"><signal id="Z_ADA24PIN_SPECSIG"/><signal id="I_DAOUT"/><signal id="Z_SD5PIN_SPECSIG" negated="ON"/><signal id="Z_SD6PIN_SPECSIG" negated="ON"/><signal id="Z_SD7PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB6_2_5"><signal id="Z_ADA24PIN_SPECSIG" negated="ON"/><signal id="I_DAOUT"/><signal id="Z_SD5PIN_SPECSIG"/><signal id="Z_SD6PIN_SPECSIG"/><signal id="Z_SD7PIN_SPECSIG"/></pterm><pterm id="FB6_3_1"><signal id="Z_ADA30PIN_SPECSIG"/><signal id="I_DAOUT"/></pterm><pterm id="FB6_4_1"><signal id="Z_ADA24PIN_SPECSIG"/><signal id="I_DAOUT"/></pterm><pterm id="FB6_4_2"><signal id="I_DAOUT" negated="ON"/><signal id="I_PLA0_SPECSIG"/></pterm><pterm id="FB6_4_3"><signal id="I_PCIENA"/></pterm><pterm id="FB6_5_1"><signal id="Z_ADA26PIN_SPECSIG"/><signal id="I_DAOUT"/></pterm><pterm id="FB6_5_2"><signal id="I_DAOUT" negated="ON"/><signal id="Z_AA2_SPECSIG"/></pterm><pterm id="FB6_5_3"><signal id="I_PCIENA"/></pterm><pterm id="FB6_10_1"><signal id="Z_ADA28PIN_SPECSIG"/><signal id="Z_ADA27PIN_SPECSIG" negated="ON"/><signal id="I_DAOUT"/></pterm><pterm id="FB6_10_2"><signal id="Z_ADA28PIN_SPECSIG" negated="ON"/><signal id="Z_ADA27PIN_SPECSIG"/><signal id="I_DAOUT"/></pterm><pterm id="FB6_10_3"><signal id="I_DAOUT" negated="ON"/><signal id="Z_AA3_SPECSIG"/><signal id="Z_AA4_SPECSIG" negated="ON"/></pterm><pterm id="FB6_11_1"><signal id="I_DAOUT" negated="ON"/><signal id="Z_AA3_SPECSIG" negated="ON"/><signal id="Z_AA4_SPECSIG"/></pterm><pterm id="FB6_11_2"><signal id="Z_ADA31PIN_SPECSIG"/><signal id="Z_ADA30PIN_SPECSIG"/><signal id="Z_ADA29PIN_SPECSIG" negated="ON"/><signal id="I_DAOUT"/><signal id="Z_SD0PIN_SPECSIG"/></pterm><pterm id="FB6_11_3"><signal id="I_DAOUT" negated="ON"/><signal id="I_ZLA"/><signal id="Z_AA5_SPECSIG" negated="ON"/><signal id="Z_AA6_SPECSIG" negated="ON"/><signal id="Z_AA7_SPECSIG" negated="ON"/></pterm><pterm id="FB6_11_4"><signal id="I_DAOUT" negated="ON"/><signal id="I_ZLA" negated="ON"/><signal id="Z_AA5_SPECSIG"/><signal id="Z_AA6_SPECSIG" negated="ON"/><signal id="Z_AA7_SPECSIG" negated="ON"/></pterm><pterm id="FB6_11_5"><signal id="I_DAOUT" negated="ON"/><signal id="I_ZLA" negated="ON"/><signal id="Z_AA5_SPECSIG" negated="ON"/><signal id="Z_AA6_SPECSIG"/><signal id="Z_AA7_SPECSIG" negated="ON"/></pterm><pterm id="FB6_12_1"><signal id="I_DAOUT" negated="ON"/><signal id="I_ZLA"/><signal id="Z_AA5_SPECSIG"/><signal id="Z_AA6_SPECSIG"/><signal id="Z_AA7_SPECSIG" negated="ON"/></pterm><pterm id="FB6_12_2"><signal id="I_DAOUT" negated="ON"/><signal id="I_ZLA"/><signal id="Z_AA5_SPECSIG"/><signal id="Z_AA6_SPECSIG" negated="ON"/><signal id="Z_AA7_SPECSIG"/></pterm><pterm id="FB6_12_3"><signal id="I_DAOUT" negated="ON"/><signal id="I_ZLA"/><signal id="Z_AA5_SPECSIG" negated="ON"/><signal id="Z_AA6_SPECSIG"/><signal id="Z_AA7_SPECSIG"/></pterm><pterm id="FB6_12_4"><signal id="I_DAOUT" negated="ON"/><signal id="I_ZLA" negated="ON"/><signal id="Z_AA5_SPECSIG"/><signal id="Z_AA6_SPECSIG"/><signal id="Z_AA7_SPECSIG"/></pterm><pterm id="FB6_12_5"><signal id="I_DAOUT" negated="ON"/><signal id="I_ZLA" negated="ON"/><signal id="Z_AA5_SPECSIG" negated="ON"/><signal id="Z_AA6_SPECSIG" negated="ON"/><signal id="Z_AA7_SPECSIG"/></pterm><pterm id="FB6_13_1"><signal id="Z_ADA31PIN_SPECSIG"/><signal id="Z_ADA30PIN_SPECSIG"/><signal id="Z_ADA29PIN_SPECSIG"/><signal id="I_DAOUT"/><signal id="Z_SD0PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB6_13_2"><signal id="Z_ADA31PIN_SPECSIG"/><signal id="Z_ADA30PIN_SPECSIG" negated="ON"/><signal id="Z_ADA29PIN_SPECSIG"/><signal id="I_DAOUT"/><signal id="Z_SD0PIN_SPECSIG"/></pterm><pterm id="FB6_13_3"><signal id="Z_ADA31PIN_SPECSIG"/><signal id="Z_ADA30PIN_SPECSIG" negated="ON"/><signal id="Z_ADA29PIN_SPECSIG" negated="ON"/><signal id="I_DAOUT"/><signal id="Z_SD0PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB6_13_4"><signal id="Z_ADA31PIN_SPECSIG" negated="ON"/><signal id="Z_ADA30PIN_SPECSIG"/><signal id="Z_ADA29PIN_SPECSIG"/><signal id="I_DAOUT"/><signal id="Z_SD0PIN_SPECSIG"/></pterm><pterm id="FB6_13_5"><signal id="Z_ADA31PIN_SPECSIG" negated="ON"/><signal id="Z_ADA30PIN_SPECSIG" negated="ON"/><signal id="Z_ADA29PIN_SPECSIG" negated="ON"/><signal id="I_DAOUT"/><signal id="Z_SD0PIN_SPECSIG"/></pterm><pterm id="FB6_14_1"><signal id="Z_ADA31PIN_SPECSIG"/></pterm><pterm id="FB6_14_2"><signal id="I_CFLT"/></pterm><pterm id="FB6_14_3"><signal id="Z_ADA31PIN_SPECSIG" negated="ON"/><signal id="Z_ADA30PIN_SPECSIG"/><signal id="Z_ADA29PIN_SPECSIG" negated="ON"/><signal id="I_DAOUT"/><signal id="Z_SD0PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB6_14_4"><signal id="Z_ADA31PIN_SPECSIG" negated="ON"/><signal id="Z_ADA30PIN_SPECSIG" negated="ON"/><signal id="Z_ADA29PIN_SPECSIG"/><signal id="I_DAOUT"/><signal id="Z_SD0PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB6_15_1"><signal id="Z_ADA30PIN_SPECSIG"/></pterm><pterm id="FB6_15_2"><signal id="I_CFLT"/></pterm><pterm id="FB6_16_1"><signal id="OpTxINV28_SPECSIG"/></pterm><pterm id="FB6_16_2"><signal id="OpTxINV27_SPECSIG"/><signal id="OpTxINV30_SPECSIG"/><signal id="OpTxINV29_SPECSIG" negated="ON"/></pterm><pterm id="FB6_16_3"><signal id="OpTxINV27_SPECSIG"/><signal id="OpTxINV30_SPECSIG" negated="ON"/><signal id="OpTxINV29_SPECSIG"/></pterm><pterm id="FB6_16_4"><signal id="OpTxINV27_SPECSIG" negated="ON"/><signal id="OpTxINV30_SPECSIG"/><signal id="OpTxINV29_SPECSIG"/></pterm><pterm id="FB6_16_5"><signal id="OpTxINV27_SPECSIG" negated="ON"/><signal id="OpTxINV30_SPECSIG" negated="ON"/><signal id="OpTxINV29_SPECSIG" negated="ON"/></pterm><pterm id="FB6_17_1"><signal id="Z_ADA29PIN_SPECSIG"/></pterm><pterm id="FB6_17_2"><signal id="I_CFLT"/></pterm><pterm id="FB6_17_3"><signal id="Z_ADA24PIN_SPECSIG" negated="ON"/><signal id="I_DAOUT"/><signal id="Z_SD5PIN_SPECSIG"/><signal id="Z_SD6PIN_SPECSIG" negated="ON"/><signal id="Z_SD7PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB6_17_4"><signal id="Z_ADA24PIN_SPECSIG" negated="ON"/><signal id="I_DAOUT"/><signal id="Z_SD5PIN_SPECSIG" negated="ON"/><signal id="Z_SD6PIN_SPECSIG"/><signal id="Z_SD7PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB6_17_5"><signal id="Z_ADA24PIN_SPECSIG" negated="ON"/><signal id="I_DAOUT"/><signal id="Z_SD5PIN_SPECSIG" negated="ON"/><signal id="Z_SD6PIN_SPECSIG" negated="ON"/><signal id="Z_SD7PIN_SPECSIG"/></pterm><pterm id="FB6_18_1"><signal id="Z_ADA24PIN_SPECSIG"/><signal id="I_DAOUT"/><signal id="Z_SD5PIN_SPECSIG"/><signal id="Z_SD6PIN_SPECSIG" negated="ON"/><signal id="Z_SD7PIN_SPECSIG"/></pterm><pterm id="FB6_18_2"><signal id="Z_ADA24PIN_SPECSIG"/><signal id="I_DAOUT"/><signal id="Z_SD5PIN_SPECSIG" negated="ON"/><signal id="Z_SD6PIN_SPECSIG"/><signal id="Z_SD7PIN_SPECSIG"/></pterm><pterm id="FB6_18_3"><signal id="I_DAOUT" negated="ON"/><signal id="I_ZMA"/><signal id="laddr_x_5" negated="ON"/><signal id="laddr_x_6" negated="ON"/><signal id="I_PLA0_SPECSIG" negated="ON"/></pterm><pterm id="FB6_18_4"><signal id="I_DAOUT" negated="ON"/><signal id="I_ZMA" negated="ON"/><signal id="laddr_x_5"/><signal id="laddr_x_6" negated="ON"/><signal id="I_PLA0_SPECSIG" negated="ON"/></pterm><pterm id="FB6_18_5"><signal id="I_DAOUT" negated="ON"/><signal id="I_ZMA" negated="ON"/><signal id="laddr_x_5" negated="ON"/><signal id="laddr_x_6"/><signal id="I_PLA0_SPECSIG" negated="ON"/></pterm><equation id="Mxor_i_datpar_x1_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000__xor0001_D_SPECSIG"><d2><eq_pterm ptindx="FB6_1_1"/><eq_pterm ptindx="FB6_1_2"/><eq_pterm ptindx="FB6_1_3"/><eq_pterm ptindx="FB6_1_4"/><eq_pterm ptindx="FB6_1_5"/><eq_pterm import="1" ptindx="FB6_2_3"/><eq_pterm import="1" ptindx="FB6_2_4"/><eq_pterm import="1" ptindx="FB6_2_5"/><eq_pterm import="1" ptindx="FB6_18_1"/><eq_pterm import="1" ptindx="FB6_18_2"/><eq_pterm import="1" ptindx="FB6_18_3"/><eq_pterm import="1" ptindx="FB6_18_4"/><eq_pterm import="1" ptindx="FB6_18_5"/><eq_pterm import="1" ptindx="FB6_17_3"/><eq_pterm import="1" ptindx="FB6_17_4"/><eq_pterm import="1" ptindx="FB6_17_5"/></d2></equation><equation id="P_AD6_SPECSIG" userloc="P106"><d2><eq_pterm ptindx="FB6_2_1"/><eq_pterm import="1" ptindx="FB6_3_1"/></d2><oe><eq_pterm ptindx="FB6_2_2"/></oe></equation><equation id="P_AD0_SPECSIG" userloc="P111"><d2><eq_pterm ptindx="FB6_4_1"/><eq_pterm ptindx="FB6_4_2"/></d2><oe><eq_pterm ptindx="FB6_4_3"/></oe></equation><equation id="P_AD2_SPECSIG" userloc="P110"><d2><eq_pterm ptindx="FB6_5_1"/><eq_pterm ptindx="FB6_5_2"/></d2><oe><eq_pterm ptindx="FB6_5_3"/></oe></equation><equation id="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0001_D_SPECSIG"><d2><eq_pterm ptindx="FB6_11_1"/><eq_pterm import="1" ptindx="FB6_10_1"/><eq_pterm import="1" ptindx="FB6_10_2"/><eq_pterm import="1" ptindx="FB6_10_3"/></d2></equation><equation id="Mxor_i_datpar_x1_Mxor__xor0001__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0001_D_SPECSIG"><d2><eq_pterm ptindx="FB6_12_1"/><eq_pterm ptindx="FB6_12_2"/><eq_pterm ptindx="FB6_12_3"/><eq_pterm ptindx="FB6_12_4"/><eq_pterm ptindx="FB6_12_5"/><eq_pterm import="1" ptindx="FB6_11_2"/><eq_pterm import="1" ptindx="FB6_11_3"/><eq_pterm import="1" ptindx="FB6_11_4"/><eq_pterm import="1" ptindx="FB6_11_5"/><eq_pterm import="1" ptindx="FB6_13_1"/><eq_pterm import="1" ptindx="FB6_13_2"/><eq_pterm import="1" ptindx="FB6_13_3"/><eq_pterm import="1" ptindx="FB6_13_4"/><eq_pterm import="1" ptindx="FB6_13_5"/><eq_pterm import="1" ptindx="FB6_14_3"/><eq_pterm import="1" ptindx="FB6_14_4"/></d2></equation><equation id="I_ADD3_SPECSIG" regUse="D" userloc="P121"><d2><eq_pterm ptindx="FB6_14_1"/></d2><clk><eq_pterm ptindx="FB6_14_2"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="I_ADD2_SPECSIG" regUse="D" userloc="P124"><d2><eq_pterm ptindx="FB6_15_1"/></d2><clk><eq_pterm ptindx="FB6_15_2"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation><equation id="Mxor_i_datpar_x0_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001__xor0000_D_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB6_16_1"/></d1><d2><eq_pterm ptindx="FB6_16_2"/><eq_pterm ptindx="FB6_16_3"/><eq_pterm ptindx="FB6_16_4"/><eq_pterm ptindx="FB6_16_5"/></d2></equation><equation id="I_ADD1_SPECSIG" regUse="D" userloc="P125"><d2><eq_pterm ptindx="FB6_17_1"/></d2><clk><eq_pterm ptindx="FB6_17_2"/></clk><set><fastsig signal="Z_NIORST"/></set><prld ptindx="GND"/></equation></fblock><fblock id="FB7" inputUse="34" pinUse="14"><macrocell id="FB7_MC1"/><macrocell id="FB7_MC2" pin="FB7_MC2_PIN71"/><macrocell id="FB7_MC3" pin="FB7_MC3_PIN75" sigUse="4" signal="P_AD5_SPECSIG"><pterms pt1="FB7_3_1" pt2="FB7_3_2" pt3="FB7_3_3"/></macrocell><macrocell id="FB7_MC4"/><macrocell id="FB7_MC5" pin="FB7_MC5_PIN74" sigUse="4" signal="P_AD7_SPECSIG"><pterms pt1="FB7_5_1" pt2="FB7_5_2" pt3="FB7_5_3"/></macrocell><macrocell id="FB7_MC6" pin="FB7_MC6_PIN76" sigUse="4" signal="P_AD3_SPECSIG"><pterms pt1="FB7_6_1" pt2="FB7_6_2" pt3="FB7_6_3"/></macrocell><macrocell id="FB7_MC7" pin="FB7_MC7_PIN77" sigUse="4" signal="P_AD1_SPECSIG"><pterms pt1="FB7_7_1" pt2="FB7_7_2" pt3="FB7_7_3"/></macrocell><macrocell id="FB7_MC8" pin="FB7_MC8_PIN78" sigUse="4" signal="P_AD8_SPECSIG"><pterms pt1="FB7_8_1" pt2="FB7_8_2" pt3="FB7_8_3"/></macrocell><macrocell id="FB7_MC9" pin="FB7_MC9_PIN80" sigUse="4" signal="P_AD12_SPECSIG"><pterms pt1="FB7_9_1" pt2="FB7_9_2" pt3="FB7_9_3"/></macrocell><macrocell id="FB7_MC10" pin="FB7_MC10_PIN79" sigUse="4" signal="P_AD10_SPECSIG"><pterms pt1="FB7_10_1" pt2="FB7_10_2" pt3="FB7_10_3"/></macrocell><macrocell id="FB7_MC11" pin="FB7_MC11_PIN82" sigUse="4" signal="P_AD17_SPECSIG"><pterms pt1="FB7_11_1" pt2="FB7_11_2" pt3="FB7_11_3"/></macrocell><macrocell id="FB7_MC12" pin="FB7_MC12_PIN85" sigUse="11" signal="P_AD21_SPECSIG"><pterms pt1="FB7_12_1" pt2="FB7_12_2" pt3="FB7_12_3" pt4="FB7_12_4"/></macrocell><macrocell id="FB7_MC13" pin="FB7_MC13_PIN81" sigUse="4" signal="P_AD14_SPECSIG"><pterms pt1="FB7_13_1" pt2="FB7_13_2" pt3="FB7_13_3"/></macrocell><macrocell id="FB7_MC14" pin="FB7_MC14_PIN86" sigUse="10" signal="P_AD23_SPECSIG"><pterms pt1="FB7_14_1" pt2="FB7_14_2" pt3="FB7_14_3" pt4="FB7_14_4"/></macrocell><macrocell id="FB7_MC15" pin="FB7_MC15_PIN87" sigUse="10" signal="P_AD25_SPECSIG"><pterms pt1="FB7_15_1" pt2="FB7_15_2" pt3="FB7_15_3" pt4="FB7_15_4"/></macrocell><macrocell id="FB7_MC16" pin="FB7_MC16_PIN83" sigUse="4" signal="P_AD19_SPECSIG"><pterms pt1="FB7_16_1" pt2="FB7_16_2" pt3="FB7_16_3"/></macrocell><macrocell id="FB7_MC17" pin="FB7_MC17_PIN88" sigUse="10" signal="P_AD27_SPECSIG"><pterms pt1="FB7_17_1" pt2="FB7_17_2" pt3="FB7_17_3" pt4="FB7_17_4"/></macrocell><macrocell id="FB7_MC18"/><fbinput id="FB7_I1" signal="I_DAOUT"/><fbinput id="FB7_I2" signal="I_PCIENA"/><fbinput id="FB7_I3" signal="I_PLA1_SPECSIG"/><fbinput id="FB7_I4" signal="I_ZLA"/><fbinput fbk="PIN" id="FB7_I5" signal="Z_SD6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I6" signal="Z_SD4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I7" signal="Z_ADA31PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I8" signal="Z_ADA29PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I9" signal="Z_ADA27PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I10" signal="Z_ADA25PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I11" signal="Z_ADA23PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I12" signal="Z_SD2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I13" signal="Z_ADA21PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I14" signal="Z_ADA19PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I15" signal="Z_ADA17PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I16" signal="Z_ADA11PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I17" signal="Z_ADA9PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I18" signal="Z_SD0PIN_SPECSIG"/><fbinput id="FB7_I19" signal="Z_AA3_SPECSIG"/><fbinput id="FB7_I20" signal="Z_AA5_SPECSIG"/><fbinput id="FB7_I21" signal="Z_AA7_SPECSIG"/><fbinput id="FB7_I22" signal="laddr_x11_SPECSIG"/><fbinput id="FB7_I23" signal="laddr_x13_SPECSIG"/><fbinput id="FB7_I24" signal="laddr_x14_SPECSIG"/><fbinput id="FB7_I25" signal="laddr_x15_SPECSIG"/><fbinput id="FB7_I26" signal="laddr_x16_SPECSIG"/><fbinput id="FB7_I27" signal="laddr_x17_SPECSIG"/><fbinput id="FB7_I28" signal="laddr_x18_SPECSIG"/><fbinput id="FB7_I29" signal="laddr_x19_SPECSIG"/><fbinput id="FB7_I30" signal="laddr_x20_SPECSIG"/><fbinput id="FB7_I31" signal="laddr_x9_SPECSIG"/><fbinput id="FB7_I32" signal="laddr_x_2"/><fbinput id="FB7_I33" signal="laddr_x_4"/><fbinput id="FB7_I34" signal="laddr_x_6"/><pterm id="FB7_3_1"><signal id="Z_ADA29PIN_SPECSIG"/><signal id="I_DAOUT"/></pterm><pterm id="FB7_3_2"><signal id="I_DAOUT" negated="ON"/><signal id="Z_AA5_SPECSIG"/></pterm><pterm id="FB7_3_3"><signal id="I_PCIENA"/></pterm><pterm id="FB7_5_1"><signal id="Z_ADA31PIN_SPECSIG"/><signal id="I_DAOUT"/></pterm><pterm id="FB7_5_2"><signal id="I_DAOUT" negated="ON"/><signal id="Z_AA7_SPECSIG"/></pterm><pterm id="FB7_5_3"><signal id="I_PCIENA"/></pterm><pterm id="FB7_6_1"><signal id="Z_ADA27PIN_SPECSIG"/><signal id="I_DAOUT"/></pterm><pterm id="FB7_6_2"><signal id="I_DAOUT" negated="ON"/><signal id="Z_AA3_SPECSIG"/></pterm><pterm id="FB7_6_3"><signal id="I_PCIENA"/></pterm><pterm id="FB7_7_1"><signal id="Z_ADA25PIN_SPECSIG"/><signal id="I_DAOUT"/></pterm><pterm id="FB7_7_2"><signal id="I_DAOUT" negated="ON"/><signal id="I_PLA1_SPECSIG"/></pterm><pterm id="FB7_7_3"><signal id="I_PCIENA"/></pterm><pterm id="FB7_8_1"><signal id="I_DAOUT"/><signal id="Z_SD0PIN_SPECSIG"/></pterm><pterm id="FB7_8_2"><signal id="I_DAOUT" negated="ON"/><signal id="I_ZLA"/></pterm><pterm id="FB7_8_3"><signal id="I_PCIENA"/></pterm><pterm id="FB7_9_1"><signal id="I_DAOUT"/><signal id="Z_SD4PIN_SPECSIG"/></pterm><pterm id="FB7_9_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x_4"/></pterm><pterm id="FB7_9_3"><signal id="I_PCIENA"/></pterm><pterm id="FB7_10_1"><signal id="I_DAOUT"/><signal id="Z_SD2PIN_SPECSIG"/></pterm><pterm id="FB7_10_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x_2"/></pterm><pterm id="FB7_10_3"><signal id="I_PCIENA"/></pterm><pterm id="FB7_11_1"><signal id="I_DAOUT"/><signal id="Z_ADA17PIN_SPECSIG"/></pterm><pterm id="FB7_11_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x9_SPECSIG"/></pterm><pterm id="FB7_11_3"><signal id="I_PCIENA"/></pterm><pterm id="FB7_12_1"><signal id="I_DAOUT"/><signal id="Z_ADA21PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB7_12_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x13_SPECSIG" negated="ON"/></pterm><pterm id="FB7_12_3"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x14_SPECSIG"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x16_SPECSIG"/><signal id="laddr_x17_SPECSIG"/><signal id="laddr_x18_SPECSIG"/><signal id="laddr_x19_SPECSIG"/><signal id="laddr_x20_SPECSIG"/></pterm><pterm id="FB7_12_4"><signal id="I_PCIENA"/></pterm><pterm id="FB7_13_1"><signal id="I_DAOUT"/><signal id="Z_SD6PIN_SPECSIG"/></pterm><pterm id="FB7_13_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x_6"/></pterm><pterm id="FB7_13_3"><signal id="I_PCIENA"/></pterm><pterm id="FB7_14_1"><signal id="I_DAOUT"/><signal id="Z_ADA23PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB7_14_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x15_SPECSIG" negated="ON"/></pterm><pterm id="FB7_14_3"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x14_SPECSIG"/><signal id="laddr_x16_SPECSIG"/><signal id="laddr_x17_SPECSIG"/><signal id="laddr_x18_SPECSIG"/><signal id="laddr_x19_SPECSIG"/><signal id="laddr_x20_SPECSIG"/></pterm><pterm id="FB7_14_4"><signal id="I_PCIENA"/></pterm><pterm id="FB7_15_1"><signal id="I_DAOUT"/><signal id="Z_ADA9PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB7_15_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x17_SPECSIG" negated="ON"/></pterm><pterm id="FB7_15_3"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x14_SPECSIG"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x16_SPECSIG"/><signal id="laddr_x18_SPECSIG"/><signal id="laddr_x19_SPECSIG"/><signal id="laddr_x20_SPECSIG"/></pterm><pterm id="FB7_15_4"><signal id="I_PCIENA"/></pterm><pterm id="FB7_16_1"><signal id="I_DAOUT"/><signal id="Z_ADA19PIN_SPECSIG"/></pterm><pterm id="FB7_16_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x11_SPECSIG"/></pterm><pterm id="FB7_16_3"><signal id="I_PCIENA"/></pterm><pterm id="FB7_17_1"><signal id="I_DAOUT"/><signal id="Z_ADA11PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB7_17_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x19_SPECSIG" negated="ON"/></pterm><pterm id="FB7_17_3"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x14_SPECSIG"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x16_SPECSIG"/><signal id="laddr_x17_SPECSIG"/><signal id="laddr_x18_SPECSIG"/><signal id="laddr_x20_SPECSIG"/></pterm><pterm id="FB7_17_4"><signal id="I_PCIENA"/></pterm><equation id="P_AD5_SPECSIG" userloc="P75"><d2><eq_pterm ptindx="FB7_3_1"/><eq_pterm ptindx="FB7_3_2"/></d2><oe><eq_pterm ptindx="FB7_3_3"/></oe></equation><equation id="P_AD7_SPECSIG" userloc="P74"><d2><eq_pterm ptindx="FB7_5_1"/><eq_pterm ptindx="FB7_5_2"/></d2><oe><eq_pterm ptindx="FB7_5_3"/></oe></equation><equation id="P_AD3_SPECSIG" userloc="P76"><d2><eq_pterm ptindx="FB7_6_1"/><eq_pterm ptindx="FB7_6_2"/></d2><oe><eq_pterm ptindx="FB7_6_3"/></oe></equation><equation id="P_AD1_SPECSIG" userloc="P77"><d2><eq_pterm ptindx="FB7_7_1"/><eq_pterm ptindx="FB7_7_2"/></d2><oe><eq_pterm ptindx="FB7_7_3"/></oe></equation><equation id="P_AD8_SPECSIG" userloc="P78"><d2><eq_pterm ptindx="FB7_8_1"/><eq_pterm ptindx="FB7_8_2"/></d2><oe><eq_pterm ptindx="FB7_8_3"/></oe></equation><equation id="P_AD12_SPECSIG" userloc="P80"><d2><eq_pterm ptindx="FB7_9_1"/><eq_pterm ptindx="FB7_9_2"/></d2><oe><eq_pterm ptindx="FB7_9_3"/></oe></equation><equation id="P_AD10_SPECSIG" userloc="P79"><d2><eq_pterm ptindx="FB7_10_1"/><eq_pterm ptindx="FB7_10_2"/></d2><oe><eq_pterm ptindx="FB7_10_3"/></oe></equation><equation id="P_AD17_SPECSIG" userloc="P82"><d2><eq_pterm ptindx="FB7_11_1"/><eq_pterm ptindx="FB7_11_2"/></d2><oe><eq_pterm ptindx="FB7_11_3"/></oe></equation><equation id="P_AD21_SPECSIG" negated="ON" userloc="P85"><d2><eq_pterm ptindx="FB7_12_1"/><eq_pterm ptindx="FB7_12_2"/><eq_pterm ptindx="FB7_12_3"/></d2><oe><eq_pterm ptindx="FB7_12_4"/></oe></equation><equation id="P_AD14_SPECSIG" userloc="P81"><d2><eq_pterm ptindx="FB7_13_1"/><eq_pterm ptindx="FB7_13_2"/></d2><oe><eq_pterm ptindx="FB7_13_3"/></oe></equation><equation id="P_AD23_SPECSIG" negated="ON" userloc="P86"><d2><eq_pterm ptindx="FB7_14_1"/><eq_pterm ptindx="FB7_14_2"/><eq_pterm ptindx="FB7_14_3"/></d2><oe><eq_pterm ptindx="FB7_14_4"/></oe></equation><equation id="P_AD25_SPECSIG" negated="ON" userloc="P87"><d2><eq_pterm ptindx="FB7_15_1"/><eq_pterm ptindx="FB7_15_2"/><eq_pterm ptindx="FB7_15_3"/></d2><oe><eq_pterm ptindx="FB7_15_4"/></oe></equation><equation id="P_AD19_SPECSIG" userloc="P83"><d2><eq_pterm ptindx="FB7_16_1"/><eq_pterm ptindx="FB7_16_2"/></d2><oe><eq_pterm ptindx="FB7_16_3"/></oe></equation><equation id="P_AD27_SPECSIG" negated="ON" userloc="P88"><d2><eq_pterm ptindx="FB7_17_1"/><eq_pterm ptindx="FB7_17_2"/><eq_pterm ptindx="FB7_17_3"/></d2><oe><eq_pterm ptindx="FB7_17_4"/></oe></equation></fblock><fblock id="FB8" inputUse="32" pinUse="15"><macrocell id="FB8_MC1" sigUse="10" signal="OpTxINV31_SPECSIG"><pterms pt1="FB8_1_1" pt2="FB8_1_2" pt3="FB8_1_3"/></macrocell><macrocell id="FB8_MC2" pin="FB8_MC2_PIN91" sigUse="3" signal="P_AD29_SPECSIG"><pterms pt1="FB8_2_1" pt2="FB8_2_2"/></macrocell><macrocell id="FB8_MC3" pin="FB8_MC3_PIN95" sigUse="10" signal="P_AD26_SPECSIG"><pterms pt1="FB8_3_1" pt2="FB8_3_2" pt3="FB8_3_3" pt4="FB8_3_4"/></macrocell><macrocell id="FB8_MC4" pin="FB8_MC4_PIN97" sigUse="10" signal="P_AD22_SPECSIG"><pterms pt1="FB8_4_1" pt2="FB8_4_2" pt3="FB8_4_3" pt4="FB8_4_4"/></macrocell><macrocell id="FB8_MC5" pin="FB8_MC5_PIN92" sigUse="3" signal="P_AD31_SPECSIG"><pterms pt1="FB8_5_1" pt2="FB8_5_2"/></macrocell><macrocell id="FB8_MC6" pin="FB8_MC6_PIN93" sigUse="3" signal="P_AD30_SPECSIG"><pterms pt1="FB8_6_1" pt2="FB8_6_2"/></macrocell><macrocell id="FB8_MC7" sigUse="9" signal="OpTxINV29_SPECSIG"><pterms pt1="FB8_7_1" pt2="FB8_7_2" pt3="FB8_7_3"/></macrocell><macrocell id="FB8_MC8" pin="FB8_MC8_PIN94" sigUse="10" signal="P_AD28_SPECSIG"><pterms pt1="FB8_8_1" pt2="FB8_8_2" pt3="FB8_8_3" pt4="FB8_8_4"/></macrocell><macrocell id="FB8_MC9" pin="FB8_MC9_PIN96" sigUse="10" signal="P_AD24_SPECSIG"><pterms pt1="FB8_9_1" pt2="FB8_9_2" pt3="FB8_9_3" pt4="FB8_9_4"/></macrocell><macrocell id="FB8_MC10" pin="FB8_MC10_PIN101" sigUse="4" signal="P_AD16_SPECSIG"><pterms pt1="FB8_10_1" pt2="FB8_10_2" pt3="FB8_10_3"/></macrocell><macrocell id="FB8_MC11" pin="FB8_MC11_PIN98" sigUse="11" signal="P_AD20_SPECSIG"><pterms pt1="FB8_11_1" pt2="FB8_11_2" pt3="FB8_11_3" pt4="FB8_11_4"/></macrocell><macrocell id="FB8_MC12" pin="FB8_MC12_PIN100" sigUse="4" signal="P_AD18_SPECSIG"><pterms pt1="FB8_12_1" pt2="FB8_12_2" pt3="FB8_12_3"/></macrocell><macrocell id="FB8_MC13" pin="FB8_MC13_PIN103" sigUse="4" signal="P_AD13_SPECSIG"><pterms pt1="FB8_13_1" pt2="FB8_13_2" pt3="FB8_13_3"/></macrocell><macrocell id="FB8_MC14" pin="FB8_MC14_PIN102" sigUse="4" signal="P_AD15_SPECSIG"><pterms pt1="FB8_14_1" pt2="FB8_14_2" pt3="FB8_14_3"/></macrocell><macrocell id="FB8_MC15" pin="FB8_MC15_PIN104" sigUse="4" signal="P_AD11_SPECSIG"><pterms pt1="FB8_15_1" pt2="FB8_15_2" pt3="FB8_15_3"/></macrocell><macrocell id="FB8_MC16" pin="FB8_MC16_PIN107" sigUse="4" signal="P_AD4_SPECSIG"><pterms pt1="FB8_16_1" pt2="FB8_16_2" pt3="FB8_16_3"/></macrocell><macrocell id="FB8_MC17" pin="FB8_MC17_PIN105" sigUse="4" signal="P_AD9_SPECSIG"><pterms pt1="FB8_17_1" pt2="FB8_17_2" pt3="FB8_17_3"/></macrocell><macrocell id="FB8_MC18" sigUse="9" signal="OpTxINV27_SPECSIG"><pterms pt1="FB8_18_1" pt2="FB8_18_2" pt3="FB8_18_3"/></macrocell><fbinput id="FB8_I1" signal="I_DAOUT"/><fbinput id="FB8_I2" signal="I_PCIENA"/><fbinput id="FB8_I3" signal="I_ZMA"/><fbinput fbk="PIN" id="FB8_I4" signal="Z_SD7PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I5" signal="Z_SD5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I6" signal="Z_SD3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I7" signal="Z_ADA28PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I8" signal="Z_ADA22PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I9" signal="Z_ADA20PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I10" signal="Z_ADA18PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I11" signal="Z_ADA16PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I12" signal="Z_ADA15PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I13" signal="Z_ADA14PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I14" signal="Z_ADA13PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I15" signal="Z_ADA12PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I16" signal="Z_SD1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I17" signal="Z_ADA10PIN_SPECSIG"/><fbinput fbk="PIN" id="FB8_I18" signal="Z_ADA8PIN_SPECSIG"/><fbinput id="FB8_I19" signal="Z_AA4_SPECSIG"/><fbinput id="FB8_I20" signal="laddr_x10_SPECSIG"/><fbinput id="FB8_I21" signal="laddr_x12_SPECSIG"/><fbinput id="FB8_I22" signal="laddr_x14_SPECSIG"/><fbinput id="FB8_I23" signal="laddr_x15_SPECSIG"/><fbinput id="FB8_I24" signal="laddr_x16_SPECSIG"/><fbinput id="FB8_I25" signal="laddr_x17_SPECSIG"/><fbinput id="FB8_I26" signal="laddr_x18_SPECSIG"/><fbinput id="FB8_I27" signal="laddr_x19_SPECSIG"/><fbinput id="FB8_I28" signal="laddr_x20_SPECSIG"/><fbinput id="FB8_I29" signal="laddr_x8_SPECSIG"/><fbinput id="FB8_I30" signal="laddr_x_1"/><fbinput id="FB8_I31" signal="laddr_x_3"/><fbinput id="FB8_I32" signal="laddr_x_5"/><pterm id="FB8_1_1"><signal id="I_DAOUT"/><signal id="Z_ADA20PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB8_1_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x12_SPECSIG" negated="ON"/></pterm><pterm id="FB8_1_3"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x14_SPECSIG"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x16_SPECSIG"/><signal id="laddr_x17_SPECSIG"/><signal id="laddr_x18_SPECSIG"/><signal id="laddr_x19_SPECSIG"/><signal id="laddr_x20_SPECSIG"/></pterm><pterm id="FB8_2_1"><signal id="Z_ADA13PIN_SPECSIG"/><signal id="I_DAOUT"/></pterm><pterm id="FB8_2_2"><signal id="I_PCIENA"/></pterm><pterm id="FB8_3_1"><signal id="I_DAOUT"/><signal id="Z_ADA10PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB8_3_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x18_SPECSIG" negated="ON"/></pterm><pterm id="FB8_3_3"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x14_SPECSIG"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x16_SPECSIG"/><signal id="laddr_x17_SPECSIG"/><signal id="laddr_x19_SPECSIG"/><signal id="laddr_x20_SPECSIG"/></pterm><pterm id="FB8_3_4"><signal id="I_PCIENA"/></pterm><pterm id="FB8_4_1"><signal id="I_DAOUT"/><signal id="Z_ADA22PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB8_4_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x14_SPECSIG" negated="ON"/></pterm><pterm id="FB8_4_3"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x16_SPECSIG"/><signal id="laddr_x17_SPECSIG"/><signal id="laddr_x18_SPECSIG"/><signal id="laddr_x19_SPECSIG"/><signal id="laddr_x20_SPECSIG"/></pterm><pterm id="FB8_4_4"><signal id="I_PCIENA"/></pterm><pterm id="FB8_5_1"><signal id="I_DAOUT"/><signal id="Z_ADA15PIN_SPECSIG"/></pterm><pterm id="FB8_5_2"><signal id="I_PCIENA"/></pterm><pterm id="FB8_6_1"><signal id="I_DAOUT"/><signal id="Z_ADA14PIN_SPECSIG"/></pterm><pterm id="FB8_6_2"><signal id="I_PCIENA"/></pterm><pterm id="FB8_7_1"><signal id="I_DAOUT"/><signal id="Z_ADA10PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB8_7_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x18_SPECSIG" negated="ON"/></pterm><pterm id="FB8_7_3"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x14_SPECSIG"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x16_SPECSIG"/><signal id="laddr_x17_SPECSIG"/><signal id="laddr_x19_SPECSIG"/><signal id="laddr_x20_SPECSIG"/></pterm><pterm id="FB8_8_1"><signal id="I_DAOUT"/><signal id="Z_ADA12PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB8_8_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x20_SPECSIG" negated="ON"/></pterm><pterm id="FB8_8_3"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x14_SPECSIG"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x16_SPECSIG"/><signal id="laddr_x17_SPECSIG"/><signal id="laddr_x18_SPECSIG"/><signal id="laddr_x19_SPECSIG"/></pterm><pterm id="FB8_8_4"><signal id="I_PCIENA"/></pterm><pterm id="FB8_9_1"><signal id="I_DAOUT"/><signal id="Z_ADA8PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB8_9_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x16_SPECSIG" negated="ON"/></pterm><pterm id="FB8_9_3"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x14_SPECSIG"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x17_SPECSIG"/><signal id="laddr_x18_SPECSIG"/><signal id="laddr_x19_SPECSIG"/><signal id="laddr_x20_SPECSIG"/></pterm><pterm id="FB8_9_4"><signal id="I_PCIENA"/></pterm><pterm id="FB8_10_1"><signal id="I_DAOUT"/><signal id="Z_ADA16PIN_SPECSIG"/></pterm><pterm id="FB8_10_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x8_SPECSIG"/></pterm><pterm id="FB8_10_3"><signal id="I_PCIENA"/></pterm><pterm id="FB8_11_1"><signal id="I_DAOUT"/><signal id="Z_ADA20PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB8_11_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x12_SPECSIG" negated="ON"/></pterm><pterm id="FB8_11_3"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x14_SPECSIG"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x16_SPECSIG"/><signal id="laddr_x17_SPECSIG"/><signal id="laddr_x18_SPECSIG"/><signal id="laddr_x19_SPECSIG"/><signal id="laddr_x20_SPECSIG"/></pterm><pterm id="FB8_11_4"><signal id="I_PCIENA"/></pterm><pterm id="FB8_12_1"><signal id="I_DAOUT"/><signal id="Z_ADA18PIN_SPECSIG"/></pterm><pterm id="FB8_12_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x10_SPECSIG"/></pterm><pterm id="FB8_12_3"><signal id="I_PCIENA"/></pterm><pterm id="FB8_13_1"><signal id="I_DAOUT"/><signal id="Z_SD5PIN_SPECSIG"/></pterm><pterm id="FB8_13_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x_5"/></pterm><pterm id="FB8_13_3"><signal id="I_PCIENA"/></pterm><pterm id="FB8_14_1"><signal id="I_DAOUT"/><signal id="Z_SD7PIN_SPECSIG"/></pterm><pterm id="FB8_14_2"><signal id="I_DAOUT" negated="ON"/><signal id="I_ZMA"/></pterm><pterm id="FB8_14_3"><signal id="I_PCIENA"/></pterm><pterm id="FB8_15_1"><signal id="I_DAOUT"/><signal id="Z_SD3PIN_SPECSIG"/></pterm><pterm id="FB8_15_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x_3"/></pterm><pterm id="FB8_15_3"><signal id="I_PCIENA"/></pterm><pterm id="FB8_16_1"><signal id="Z_ADA28PIN_SPECSIG"/><signal id="I_DAOUT"/></pterm><pterm id="FB8_16_2"><signal id="I_DAOUT" negated="ON"/><signal id="Z_AA4_SPECSIG"/></pterm><pterm id="FB8_16_3"><signal id="I_PCIENA"/></pterm><pterm id="FB8_17_1"><signal id="I_DAOUT"/><signal id="Z_SD1PIN_SPECSIG"/></pterm><pterm id="FB8_17_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x_1"/></pterm><pterm id="FB8_17_3"><signal id="I_PCIENA"/></pterm><pterm id="FB8_18_1"><signal id="I_DAOUT"/><signal id="Z_ADA12PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB8_18_2"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x20_SPECSIG" negated="ON"/></pterm><pterm id="FB8_18_3"><signal id="I_DAOUT" negated="ON"/><signal id="laddr_x14_SPECSIG"/><signal id="laddr_x15_SPECSIG"/><signal id="laddr_x16_SPECSIG"/><signal id="laddr_x17_SPECSIG"/><signal id="laddr_x18_SPECSIG"/><signal id="laddr_x19_SPECSIG"/></pterm><equation id="OpTxINV31_SPECSIG"><d2><eq_pterm ptindx="FB8_1_1"/><eq_pterm ptindx="FB8_1_2"/><eq_pterm ptindx="FB8_1_3"/></d2></equation><equation id="P_AD29_SPECSIG" userloc="P91"><d2><eq_pterm ptindx="FB8_2_1"/></d2><oe><eq_pterm ptindx="FB8_2_2"/></oe></equation><equation id="P_AD26_SPECSIG" negated="ON" userloc="P95"><d2><eq_pterm ptindx="FB8_3_1"/><eq_pterm ptindx="FB8_3_2"/><eq_pterm ptindx="FB8_3_3"/></d2><oe><eq_pterm ptindx="FB8_3_4"/></oe></equation><equation id="P_AD22_SPECSIG" negated="ON" userloc="P97"><d2><eq_pterm ptindx="FB8_4_1"/><eq_pterm ptindx="FB8_4_2"/><eq_pterm ptindx="FB8_4_3"/></d2><oe><eq_pterm ptindx="FB8_4_4"/></oe></equation><equation id="P_AD31_SPECSIG" userloc="P92"><d2><eq_pterm ptindx="FB8_5_1"/></d2><oe><eq_pterm ptindx="FB8_5_2"/></oe></equation><equation id="P_AD30_SPECSIG" userloc="P93"><d2><eq_pterm ptindx="FB8_6_1"/></d2><oe><eq_pterm ptindx="FB8_6_2"/></oe></equation><equation id="OpTxINV29_SPECSIG"><d2><eq_pterm ptindx="FB8_7_1"/><eq_pterm ptindx="FB8_7_2"/><eq_pterm ptindx="FB8_7_3"/></d2></equation><equation id="P_AD28_SPECSIG" negated="ON" userloc="P94"><d2><eq_pterm ptindx="FB8_8_1"/><eq_pterm ptindx="FB8_8_2"/><eq_pterm ptindx="FB8_8_3"/></d2><oe><eq_pterm ptindx="FB8_8_4"/></oe></equation><equation id="P_AD24_SPECSIG" negated="ON" userloc="P96"><d2><eq_pterm ptindx="FB8_9_1"/><eq_pterm ptindx="FB8_9_2"/><eq_pterm ptindx="FB8_9_3"/></d2><oe><eq_pterm ptindx="FB8_9_4"/></oe></equation><equation id="P_AD16_SPECSIG" userloc="P101"><d2><eq_pterm ptindx="FB8_10_1"/><eq_pterm ptindx="FB8_10_2"/></d2><oe><eq_pterm ptindx="FB8_10_3"/></oe></equation><equation id="P_AD20_SPECSIG" negated="ON" userloc="P98"><d2><eq_pterm ptindx="FB8_11_1"/><eq_pterm ptindx="FB8_11_2"/><eq_pterm ptindx="FB8_11_3"/></d2><oe><eq_pterm ptindx="FB8_11_4"/></oe></equation><equation id="P_AD18_SPECSIG" userloc="P100"><d2><eq_pterm ptindx="FB8_12_1"/><eq_pterm ptindx="FB8_12_2"/></d2><oe><eq_pterm ptindx="FB8_12_3"/></oe></equation><equation id="P_AD13_SPECSIG" userloc="P103"><d2><eq_pterm ptindx="FB8_13_1"/><eq_pterm ptindx="FB8_13_2"/></d2><oe><eq_pterm ptindx="FB8_13_3"/></oe></equation><equation id="P_AD15_SPECSIG" userloc="P102"><d2><eq_pterm ptindx="FB8_14_1"/><eq_pterm ptindx="FB8_14_2"/></d2><oe><eq_pterm ptindx="FB8_14_3"/></oe></equation><equation id="P_AD11_SPECSIG" userloc="P104"><d2><eq_pterm ptindx="FB8_15_1"/><eq_pterm ptindx="FB8_15_2"/></d2><oe><eq_pterm ptindx="FB8_15_3"/></oe></equation><equation id="P_AD4_SPECSIG" userloc="P107"><d2><eq_pterm ptindx="FB8_16_1"/><eq_pterm ptindx="FB8_16_2"/></d2><oe><eq_pterm ptindx="FB8_16_3"/></oe></equation><equation id="P_AD9_SPECSIG" userloc="P105"><d2><eq_pterm ptindx="FB8_17_1"/><eq_pterm ptindx="FB8_17_2"/></d2><oe><eq_pterm ptindx="FB8_17_3"/></oe></equation><equation id="OpTxINV27_SPECSIG"><d2><eq_pterm ptindx="FB8_18_1"/><eq_pterm ptindx="FB8_18_2"/><eq_pterm ptindx="FB8_18_3"/></d2></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'pcil.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'I_PCICLK' based upon the LOC   constraint 'P30'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'Z_ADA&lt;30&gt;' based upon the LOC   constraint 'P32'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'Z_NFCS' based upon the LOC   constraint 'P38'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal 'N41' is   ignored. Most likely the signal is gated and therefore cannot be used as a   global control signal.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc95144xl-10-TQ144" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="Z_ADA31PIN_SPECSIG" value="Z_ADA&lt;31&gt;.PIN"/><specSig signal="Z_ADA30PIN_SPECSIG" value="Z_ADA&lt;30&gt;.PIN"/><specSig signal="Z_ADA29PIN_SPECSIG" value="Z_ADA&lt;29&gt;.PIN"/><specSig signal="Z_ADA28PIN_SPECSIG" value="Z_ADA&lt;28&gt;.PIN"/><specSig signal="Z_ADA27PIN_SPECSIG" value="Z_ADA&lt;27&gt;.PIN"/><specSig signal="Z_ADA26PIN_SPECSIG" value="Z_ADA&lt;26&gt;.PIN"/><specSig signal="Z_ADA25PIN_SPECSIG" value="Z_ADA&lt;25&gt;.PIN"/><specSig signal="Z_ADA24PIN_SPECSIG" value="Z_ADA&lt;24&gt;.PIN"/><specSig signal="P_AD0PIN_SPECSIG" value="P_AD&lt;0&gt;.PIN"/><specSig signal="P_AD10PIN_SPECSIG" value="P_AD&lt;10&gt;.PIN"/><specSig signal="P_AD11PIN_SPECSIG" value="P_AD&lt;11&gt;.PIN"/><specSig signal="P_AD12PIN_SPECSIG" value="P_AD&lt;12&gt;.PIN"/><specSig signal="P_AD13PIN_SPECSIG" value="P_AD&lt;13&gt;.PIN"/><specSig signal="P_AD14PIN_SPECSIG" value="P_AD&lt;14&gt;.PIN"/><specSig signal="P_AD15PIN_SPECSIG" value="P_AD&lt;15&gt;.PIN"/><specSig signal="P_AD16PIN_SPECSIG" value="P_AD&lt;16&gt;.PIN"/><specSig signal="P_AD17PIN_SPECSIG" value="P_AD&lt;17&gt;.PIN"/><specSig signal="P_AD18PIN_SPECSIG" value="P_AD&lt;18&gt;.PIN"/><specSig signal="P_AD19PIN_SPECSIG" value="P_AD&lt;19&gt;.PIN"/><specSig signal="P_AD1PIN_SPECSIG" value="P_AD&lt;1&gt;.PIN"/><specSig signal="P_AD20PIN_SPECSIG" value="P_AD&lt;20&gt;.PIN"/><specSig signal="P_AD21PIN_SPECSIG" value="P_AD&lt;21&gt;.PIN"/><specSig signal="P_AD22PIN_SPECSIG" value="P_AD&lt;22&gt;.PIN"/><specSig signal="P_AD23PIN_SPECSIG" value="P_AD&lt;23&gt;.PIN"/><specSig signal="P_AD24PIN_SPECSIG" value="P_AD&lt;24&gt;.PIN"/><specSig signal="P_AD25PIN_SPECSIG" value="P_AD&lt;25&gt;.PIN"/><specSig signal="P_AD26PIN_SPECSIG" value="P_AD&lt;26&gt;.PIN"/><specSig signal="P_AD27PIN_SPECSIG" value="P_AD&lt;27&gt;.PIN"/><specSig signal="P_AD28PIN_SPECSIG" value="P_AD&lt;28&gt;.PIN"/><specSig signal="P_AD29PIN_SPECSIG" value="P_AD&lt;29&gt;.PIN"/><specSig signal="P_AD2PIN_SPECSIG" value="P_AD&lt;2&gt;.PIN"/><specSig signal="P_AD30PIN_SPECSIG" value="P_AD&lt;30&gt;.PIN"/><specSig signal="P_AD31PIN_SPECSIG" value="P_AD&lt;31&gt;.PIN"/><specSig signal="P_AD3PIN_SPECSIG" value="P_AD&lt;3&gt;.PIN"/><specSig signal="P_AD4PIN_SPECSIG" value="P_AD&lt;4&gt;.PIN"/><specSig signal="P_AD5PIN_SPECSIG" value="P_AD&lt;5&gt;.PIN"/><specSig signal="P_AD6PIN_SPECSIG" value="P_AD&lt;6&gt;.PIN"/><specSig signal="P_AD7PIN_SPECSIG" value="P_AD&lt;7&gt;.PIN"/><specSig signal="P_AD8PIN_SPECSIG" value="P_AD&lt;8&gt;.PIN"/><specSig signal="P_AD9PIN_SPECSIG" value="P_AD&lt;9&gt;.PIN"/><specSig signal="Z_ADA8PIN_SPECSIG" value="Z_ADA&lt;8&gt;.PIN"/><specSig signal="Z_ADA18PIN_SPECSIG" value="Z_ADA&lt;18&gt;.PIN"/><specSig signal="Z_ADA19PIN_SPECSIG" value="Z_ADA&lt;19&gt;.PIN"/><specSig signal="Z_ADA20PIN_SPECSIG" value="Z_ADA&lt;20&gt;.PIN"/><specSig signal="Z_ADA21PIN_SPECSIG" value="Z_ADA&lt;21&gt;.PIN"/><specSig signal="Z_ADA22PIN_SPECSIG" value="Z_ADA&lt;22&gt;.PIN"/><specSig signal="Z_ADA23PIN_SPECSIG" value="Z_ADA&lt;23&gt;.PIN"/><specSig signal="Z_ADA9PIN_SPECSIG" value="Z_ADA&lt;9&gt;.PIN"/><specSig signal="Z_ADA10PIN_SPECSIG" value="Z_ADA&lt;10&gt;.PIN"/><specSig signal="Z_ADA11PIN_SPECSIG" value="Z_ADA&lt;11&gt;.PIN"/><specSig signal="Z_ADA12PIN_SPECSIG" value="Z_ADA&lt;12&gt;.PIN"/><specSig signal="Z_ADA16PIN_SPECSIG" value="Z_ADA&lt;16&gt;.PIN"/><specSig signal="Z_ADA17PIN_SPECSIG" value="Z_ADA&lt;17&gt;.PIN"/><specSig signal="Z_SD0PIN_SPECSIG" value="Z_SD&lt;0&gt;.PIN"/><specSig signal="Z_AA2_SPECSIG" value="Z_AA&lt;2&gt;"/><specSig signal="Z_AA3_SPECSIG" value="Z_AA&lt;3&gt;"/><specSig signal="Z_AA4_SPECSIG" value="Z_AA&lt;4&gt;"/><specSig signal="Z_AA5_SPECSIG" value="Z_AA&lt;5&gt;"/><specSig signal="Z_AA6_SPECSIG" value="Z_AA&lt;6&gt;"/><specSig signal="Z_AA7_SPECSIG" value="Z_AA&lt;7&gt;"/><specSig signal="Z_SD1PIN_SPECSIG" value="Z_SD&lt;1&gt;.PIN"/><specSig signal="Z_SD2PIN_SPECSIG" value="Z_SD&lt;2&gt;.PIN"/><specSig signal="Z_SD3PIN_SPECSIG" value="Z_SD&lt;3&gt;.PIN"/><specSig signal="Z_SD4PIN_SPECSIG" value="Z_SD&lt;4&gt;.PIN"/><specSig signal="Z_SD5PIN_SPECSIG" value="Z_SD&lt;5&gt;.PIN"/><specSig signal="Z_SD6PIN_SPECSIG" value="Z_SD&lt;6&gt;.PIN"/><specSig signal="Z_SD7PIN_SPECSIG" value="Z_SD&lt;7&gt;.PIN"/><specSig signal="I_PLA0_SPECSIG" value="I_PLA&lt;0&gt;"/><specSig signal="I_PLA1_SPECSIG" value="I_PLA&lt;1&gt;"/><specSig signal="Z_ADA13PIN_SPECSIG" value="Z_ADA&lt;13&gt;.PIN"/><specSig signal="Z_ADA14PIN_SPECSIG" value="Z_ADA&lt;14&gt;.PIN"/><specSig signal="Z_ADA15PIN_SPECSIG" value="Z_ADA&lt;15&gt;.PIN"/><specSig signal="Z_FC0_SPECSIG" value="Z_FC&lt;0&gt;"/><specSig signal="Z_FC1_SPECSIG" value="Z_FC&lt;1&gt;"/><specSig signal="IO_SPECSIG" value="I/O"/><specSig signal="Z_ADA18_SPECSIG" value="Z_ADA&lt;18&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="Z_ADA27_SPECSIG" value="Z_ADA&lt;27&gt;"/><specSig signal="Z_ADA20_SPECSIG" value="Z_ADA&lt;20&gt;"/><specSig signal="Z_ADA28_SPECSIG" value="Z_ADA&lt;28&gt;"/><specSig signal="Z_ADA17_SPECSIG" value="Z_ADA&lt;17&gt;"/><specSig signal="laddr_x12_SPECSIG" value="laddr_x&lt;12&gt;"/><specSig signal="Z_ADA31_SPECSIG" value="Z_ADA&lt;31&gt;"/><specSig signal="Z_ADA19_SPECSIG" value="Z_ADA&lt;19&gt;"/><specSig signal="Z_ADA22_SPECSIG" value="Z_ADA&lt;22&gt;"/><specSig signal="Z_ADA21_SPECSIG" value="Z_ADA&lt;21&gt;"/><specSig signal="Z_ADA23_SPECSIG" value="Z_ADA&lt;23&gt;"/><specSig signal="laddr_x10_SPECSIG" value="laddr_x&lt;10&gt;"/><specSig signal="Z_SD5_SPECSIG" value="Z_SD&lt;5&gt;"/><specSig signal="laddr_x18_SPECSIG" value="laddr_x&lt;18&gt;"/><specSig signal="laddr_x19_SPECSIG" value="laddr_x&lt;19&gt;"/><specSig signal="Z_SD6_SPECSIG" value="Z_SD&lt;6&gt;"/><specSig signal="Z_SD4_SPECSIG" value="Z_SD&lt;4&gt;"/><specSig signal="Z_SD7_SPECSIG" value="Z_SD&lt;7&gt;"/><specSig signal="Z_SD3_SPECSIG" value="Z_SD&lt;3&gt;"/><specSig signal="Z_ADA24_SPECSIG" value="Z_ADA&lt;24&gt;"/><specSig signal="Z_ADA25_SPECSIG" value="Z_ADA&lt;25&gt;"/><specSig signal="Z_SD2_SPECSIG" value="Z_SD&lt;2&gt;"/><specSig signal="Z_SD1_SPECSIG" value="Z_SD&lt;1&gt;"/><specSig signal="Z_ADA26_SPECSIG" value="Z_ADA&lt;26&gt;"/><specSig signal="Z_SD0_SPECSIG" value="Z_SD&lt;0&gt;"/><specSig signal="Z_ADA30_SPECSIG" value="Z_ADA&lt;30&gt;"/><specSig signal="Z_ADA15_SPECSIG" value="Z_ADA&lt;15&gt;"/><specSig signal="Z_ADA13_SPECSIG" value="Z_ADA&lt;13&gt;"/><specSig signal="Z_ADA29_SPECSIG" value="Z_ADA&lt;29&gt;"/><specSig signal="Z_ADA11_SPECSIG" value="Z_ADA&lt;11&gt;"/><specSig signal="GCKI_SPECSIG" value="GCK/I"/><specSig signal="Z_ADA16_SPECSIG" value="Z_ADA&lt;16&gt;"/><specSig signal="Z_ADA10_SPECSIG" value="Z_ADA&lt;10&gt;"/><specSig signal="Z_ADA14_SPECSIG" value="Z_ADA&lt;14&gt;"/><specSig signal="Z_ADA12_SPECSIG" value="Z_ADA&lt;12&gt;"/><specSig signal="Z_ADA9_SPECSIG" value="Z_ADA&lt;9&gt;"/><specSig signal="I_ADD0_SPECSIG" value="I_ADD&lt;0&gt;"/><specSig signal="I_DATPAR0_SPECSIG" value="I_DATPAR&lt;0&gt;"/><specSig signal="I_DATPAR1_SPECSIG" value="I_DATPAR&lt;1&gt;"/><specSig signal="I_ACC0_SPECSIG" value="I_ACC&lt;0&gt;"/><specSig signal="I_ACC1_SPECSIG" value="I_ACC&lt;1&gt;"/><specSig signal="Z_ADA8_SPECSIG" value="Z_ADA&lt;8&gt;"/><specSig signal="P_AD6_SPECSIG" value="P_AD&lt;6&gt;"/><specSig signal="P_AD0_SPECSIG" value="P_AD&lt;0&gt;"/><specSig signal="P_AD2_SPECSIG" value="P_AD&lt;2&gt;"/><specSig signal="Mxor_i_datpar_x1_Mxor__xor0001__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0001_D_SPECSIG" value="Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0001/Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0001_D"/><specSig signal="I_ADD3_SPECSIG" value="I_ADD&lt;3&gt;"/><specSig signal="I_ADD2_SPECSIG" value="I_ADD&lt;2&gt;"/><specSig signal="Mxor_i_datpar_x0_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001__xor0000_D_SPECSIG" value="Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001__xor0000/Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001__xor0000_D"/><specSig signal="I_ADD1_SPECSIG" value="I_ADD&lt;1&gt;"/><specSig signal="P_AD5_SPECSIG" value="P_AD&lt;5&gt;"/><specSig signal="P_AD7_SPECSIG" value="P_AD&lt;7&gt;"/><specSig signal="P_AD3_SPECSIG" value="P_AD&lt;3&gt;"/><specSig signal="P_AD1_SPECSIG" value="P_AD&lt;1&gt;"/><specSig signal="P_AD8_SPECSIG" value="P_AD&lt;8&gt;"/><specSig signal="P_AD12_SPECSIG" value="P_AD&lt;12&gt;"/><specSig signal="P_AD10_SPECSIG" value="P_AD&lt;10&gt;"/><specSig signal="P_AD17_SPECSIG" value="P_AD&lt;17&gt;"/><specSig signal="P_AD21_SPECSIG" value="P_AD&lt;21&gt;"/><specSig signal="P_AD14_SPECSIG" value="P_AD&lt;14&gt;"/><specSig signal="P_AD23_SPECSIG" value="P_AD&lt;23&gt;"/><specSig signal="P_AD25_SPECSIG" value="P_AD&lt;25&gt;"/><specSig signal="P_AD19_SPECSIG" value="P_AD&lt;19&gt;"/><specSig signal="P_AD27_SPECSIG" value="P_AD&lt;27&gt;"/><specSig signal="P_AD29_SPECSIG" value="P_AD&lt;29&gt;"/><specSig signal="P_AD26_SPECSIG" value="P_AD&lt;26&gt;"/><specSig signal="P_AD22_SPECSIG" value="P_AD&lt;22&gt;"/><specSig signal="P_AD31_SPECSIG" value="P_AD&lt;31&gt;"/><specSig signal="P_AD30_SPECSIG" value="P_AD&lt;30&gt;"/><specSig signal="P_AD28_SPECSIG" value="P_AD&lt;28&gt;"/><specSig signal="P_AD24_SPECSIG" value="P_AD&lt;24&gt;"/><specSig signal="P_AD16_SPECSIG" value="P_AD&lt;16&gt;"/><specSig signal="P_AD20_SPECSIG" value="P_AD&lt;20&gt;"/><specSig signal="P_AD18_SPECSIG" value="P_AD&lt;18&gt;"/><specSig signal="P_AD13_SPECSIG" value="P_AD&lt;13&gt;"/><specSig signal="P_AD15_SPECSIG" value="P_AD&lt;15&gt;"/><specSig signal="P_AD11_SPECSIG" value="P_AD&lt;11&gt;"/><specSig signal="P_AD4_SPECSIG" value="P_AD&lt;4&gt;"/><specSig signal="P_AD9_SPECSIG" value="P_AD&lt;9&gt;"/><specSig signal="laddr_x9_SPECSIG" value="laddr_x&lt;9&gt;"/><specSig signal="laddr_x11_SPECSIG" value="laddr_x&lt;11&gt;"/><specSig signal="Mxor_i_datpar_x0_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0000_D_SPECSIG" value="Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0000/Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0000_D"/><specSig signal="OpTxINV31_SPECSIG" value="$OpTx$INV$31"/><specSig signal="laddr_x17_SPECSIG" value="laddr_x&lt;17&gt;"/><specSig signal="laddr_x20_SPECSIG" value="laddr_x&lt;20&gt;"/><specSig signal="laddr_x16_SPECSIG" value="laddr_x&lt;16&gt;"/><specSig signal="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0000_D_SPECSIG" value="Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0000/Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0000_D"/><specSig signal="Mxor_i_datpar_x1_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0000_D_SPECSIG" value="Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0000/Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0001__xor0000_D"/><specSig signal="laddr_x8_SPECSIG" value="laddr_x&lt;8&gt;"/><specSig signal="laddr_x15_SPECSIG" value="laddr_x&lt;15&gt;"/><specSig signal="laddr_x14_SPECSIG" value="laddr_x&lt;14&gt;"/><specSig signal="laddr_x13_SPECSIG" value="laddr_x&lt;13&gt;"/><specSig signal="OpTxINV30_SPECSIG" value="$OpTx$INV$30"/><specSig signal="OpTxINV28_SPECSIG" value="$OpTx$INV$28"/><specSig signal="Mxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0001Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0001_D_SPECSIG" value="Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0001/Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0001_D"/><specSig signal="OpTxMxor_i_datpar_x0_Mxor__xor0001_Mxor__xor0001__xor0000Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0000_D_INV248_SPECSIG" value="$OpTx$Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0000/Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0001_Mxor__xor0001__xor0000_D_INV$248"/><specSig signal="Mxor_i_datpar_x0_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0001_D_SPECSIG" value="Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0001/Mxor_i_datpar_x&lt;0&gt;_Mxor__xor0000__xor0001_D"/><specSig signal="Mxor_i_datpar_x1_Mxor__xor0000_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0001_D_SPECSIG" value="Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0001/Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000_Mxor__xor0000__xor0001_D"/><specSig signal="Mxor_i_datpar_x1_Mxor__xor0000__xor0001Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000__xor0001_D_SPECSIG" value="Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000__xor0001/Mxor_i_datpar_x&lt;1&gt;_Mxor__xor0000__xor0001_D"/><specSig signal="OpTxINV27_SPECSIG" value="$OpTx$INV$27"/><specSig signal="OpTxINV29_SPECSIG" value="$OpTx$INV$29"/></document>
