,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/wb_host,wb_host,wb_host,flow completed,0h8m45s0ms,0h6m3s0ms,58123.809523809534,0.21,29061.904761904767,35.26,880.5,6103,0,0,0,0,0,0,0,9,0,-1,-1,312689,52446,0.0,-0.7,-0.38,-0.61,-0.55,0.0,-180.83,-1.68,-3.69,-4.0,242900179.0,0.0,58.11,30.92,26.73,2.78,-1,4723,8549,1107,4749,0,0,0,5293,400,66,155,212,820,472,93,626,1287,1253,12,204,2756,0,2960,94.78672985781989,10.55,10,AREA 0,4,50,1,100,100,0.4,0.3,sky130_fd_sc_hd,4,4
