verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/ec67/hdl" --include "../../../../project_2.gen/sources_1/bd/zynq_example/ipshared/aed8/hdl" \
"../../../bd/zynq_example/ip/zynq_example_processing_system7_0_0/sim/zynq_example_processing_system7_0_0.v" \
"../../../bd/zynq_example/ip/zynq_example_xbar_0/sim/zynq_example_xbar_0.v" \
"../../../bd/zynq_example/ip/zynq_example_blk_mem_gen_0_0/sim/zynq_example_blk_mem_gen_0_0.v" \
"../../../bd/zynq_example/sim/zynq_example.v" \
"../../../bd/zynq_example/ip/zynq_example_auto_pc_1/sim/zynq_example_auto_pc_1.v" \
"../../../bd/zynq_example/ip/zynq_example_auto_pc_0/sim/zynq_example_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
