{"vcs1":{"timestamp_begin":1747909833.006009625, "rt":9.63, "ut":9.92, "st":0.59}}
{"vcselab":{"timestamp_begin":1747909842.709915731, "rt":0.36, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747909843.130185853, "rt":0.40, "ut":0.19, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747909832.398432930}
{"VCS_COMP_START_TIME": 1747909832.398432930}
{"VCS_COMP_END_TIME": 1747909843.667298316}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488664}}
{"vcselab": {"peak_mem": 183888}}
