

================================================================
== Vivado HLS Report for 'PaintMask'
================================================================
* Date:           Sun Oct 24 17:05:23 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        XC7Z020_316_ES_ConerDetect
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.564|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  788737|  788737|  788737|  788737|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  788736|  788736|      1027|          -|          -|   768|    no    |
        | + loop_width  |    1024|    1024|         2|          1|          1|  1024|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	5  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_mask_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str174, i32 0, i32 0, [1 x i8]* @p_str175, [1 x i8]* @p_str176, [1 x i8]* @p_str177, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str178, [1 x i8]* @p_str179)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str160, i32 0, i32 0, [1 x i8]* @p_str161, [1 x i8]* @p_str162, [1 x i8]* @p_str163, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str164, [1 x i8]* @p_str165)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str153, i32 0, i32 0, [1 x i8]* @p_str154, [1 x i8]* @p_str155, [1 x i8]* @p_str156, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str157, [1 x i8]* @p_str158)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str146, i32 0, i32 0, [1 x i8]* @p_str147, [1 x i8]* @p_str148, [1 x i8]* @p_str149, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str150, [1 x i8]* @p_str151)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str132, i32 0, i32 0, [1 x i8]* @p_str133, [1 x i8]* @p_str134, [1 x i8]* @p_str135, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str136, [1 x i8]* @p_str137)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str125, i32 0, i32 0, [1 x i8]* @p_str126, [1 x i8]* @p_str127, [1 x i8]* @p_str128, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str129, [1 x i8]* @p_str130)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str118, i32 0, i32 0, [1 x i8]* @p_str119, [1 x i8]* @p_str120, [1 x i8]* @p_str121, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str122, [1 x i8]* @p_str123)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "br label %0" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:472]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %._crit_edge ], [ %i_V, %3 ]"   --->   Operation 14 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.94ns)   --->   "%exitcond1 = icmp eq i10 %t_V, -256" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:472]   --->   Operation 15 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 16 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.41ns)   --->   "%i_V = add i10 %t_V, 1" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:472]   --->   Operation 17 'add' 'i_V' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %1" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:472]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:472]   --->   Operation 19 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:472]   --->   Operation 20 'specregionbegin' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.46ns)   --->   "br label %2" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:473]   --->   Operation 21 'br' <Predicate = (!exitcond1)> <Delay = 0.46>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:489]   --->   Operation 22 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%t_V_1 = phi i11 [ 0, %1 ], [ %j_V, %"operator>>.exit" ]"   --->   Operation 23 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %t_V_1, -1024" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:473]   --->   Operation 24 'icmp' 'exitcond' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 25 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.48ns)   --->   "%j_V = add i11 %t_V_1, 1" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:473]   --->   Operation 26 'add' 'j_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %"operator>>.exit"" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:473]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.56>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:473]   --->   Operation 28 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:473]   --->   Operation 29 'specregionbegin' 'tmp_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:475]   --->   Operation 30 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str51)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:476]   --->   Operation 31 'specregionbegin' 'tmp_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:476]   --->   Operation 32 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (3.40ns)   --->   "%tmp_16 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:476]   --->   Operation 33 'read' 'tmp_16' <Predicate = (!exitcond)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 34 [1/1] (3.40ns)   --->   "%tmp_17 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:476]   --->   Operation 34 'read' 'tmp_17' <Predicate = (!exitcond)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 35 [1/1] (3.40ns)   --->   "%tmp_14 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:476]   --->   Operation 35 'read' 'tmp_14' <Predicate = (!exitcond)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str51, i32 %tmp_5)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:476]   --->   Operation 36 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:477]   --->   Operation 37 'specregionbegin' 'tmp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:477]   --->   Operation 38 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (3.40ns)   --->   "%tmp_15 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_mask_data_stream_V)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:477]   --->   Operation 39 'read' 'tmp_15' <Predicate = (!exitcond)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_6)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:477]   --->   Operation 40 'specregionend' 'empty_59' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.31ns)   --->   "%tmp_s = icmp eq i8 %tmp_15, 0" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:478]   --->   Operation 41 'icmp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.44ns)   --->   "%tmp_7 = select i1 %tmp_s, i8 %tmp_16, i8 -1" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:478]   --->   Operation 42 'select' 'tmp_7' <Predicate = (!exitcond)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.44ns)   --->   "%tmp_8 = select i1 %tmp_s, i8 %tmp_17, i8 -1" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:478]   --->   Operation 43 'select' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.44ns)   --->   "%tmp_9 = select i1 %tmp_s, i8 %tmp_14, i8 0" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:478]   --->   Operation 44 'select' 'tmp_9' <Predicate = (!exitcond)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str49)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:486]   --->   Operation 45 'specregionbegin' 'tmp_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:486]   --->   Operation 46 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %tmp_7)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:486]   --->   Operation 47 'write' <Predicate = (!exitcond)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 48 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %tmp_8)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:486]   --->   Operation 48 'write' <Predicate = (!exitcond)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 49 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %tmp_9)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:486]   --->   Operation 49 'write' <Predicate = (!exitcond)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str49, i32 %tmp_1)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:486]   --->   Operation 50 'specregionend' 'empty_60' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_4)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:487]   --->   Operation 51 'specregionend' 'empty_61' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %2" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:473]   --->   Operation 52 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:488]   --->   Operation 53 'specregionend' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %0" [G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:472]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V', G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:472) [17]  (0.466 ns)

 <State 2>: 2.74ns
The critical path consists of the following:
	'icmp' operation ('exitcond1', G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:472) [18]  (1.94 ns)
	blocking operation 0.8 ns on control path)

 <State 3>: 1.88ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:473) [27]  (0 ns)
	'icmp' operation ('exitcond', G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:473) [28]  (1.88 ns)

 <State 4>: 8.56ns
The critical path consists of the following:
	fifo read on port 'p_mask_data_stream_V' (G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:477) [44]  (3.4 ns)
	'icmp' operation ('tmp_s', G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:478) [46]  (1.31 ns)
	'select' operation ('tmp', G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:478) [47]  (0.448 ns)
	fifo write on port 'p_dst_data_stream_0_V' (G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->G:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:486) [52]  (3.4 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
