Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov  6 03:46:53 2020
| Host         : LAPTOP-L8IQMV2R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |           18 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             150 |           59 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                              | reset_cond/M_reset_cond_in                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | tester/tickctr/M_stage_q_reg[3][0]           |                                               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | tester/M_dff_alumode_d                       | reset_cond/Q[0]                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | tester/tickctr/M_dff_run_q_reg[0]            | reset_cond/Q[0]                               |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | tester/tickctr/M_stepctr_d                   | reset_cond/SR[0]                              |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | tester/tickctr/E[0]                          | reset_cond/Q[0]                               |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | tester/tickctr/M_dff_run_q_reg_0[0]          | reset_cond/Q[0]                               |               15 |             16 |         1.07 |
|  clk_IBUF_BUFG |                                              |                                               |               12 |             19 |         1.58 |
|  clk_IBUF_BUFG | button_gen_0[1].button/M_ctr_q[0]_i_2__1_n_0 | button_gen_0[1].button/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_gen_0[2].button/M_ctr_q[0]_i_2__0_n_0 | button_gen_0[2].button/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_gen_0[3].button/M_ctr_q[0]_i_2__3_n_0 | button_gen_0[3].button/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_gen_0[4].button/M_ctr_q[0]_i_2__2_n_0 | button_gen_0[4].button/sync/clear             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_gen_0[0].button/M_ctr_q[0]_i_2_n_0    | button_gen_0[0].button/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                              | reset_cond/Q[0]                               |                9 |             23 |         2.56 |
|  clk_IBUF_BUFG |                                              | tester/tickctr/M_tickctr_rst                  |                7 |             27 |         3.86 |
+----------------+----------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


