

================================================================
== Vitis HLS Report for 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4'
================================================================
* Date:           Fri May  9 17:06:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        SneakySnake_bit
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  2.118 ns|     1.32 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      129|      129|  1.419 us|  1.419 us|  128|  128|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_438_4  |      127|      127|         1|          1|          1|   127|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       56|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      280|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       45|    -|
|Register             |        -|     -|      145|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      145|      381|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------------+---------+----+---+-----+-----+
    |                 Instance                 |                Module                | BRAM_18K| DSP| FF| LUT | URAM|
    +------------------------------------------+--------------------------------------+---------+----+---+-----+-----+
    |partselect_2ns_256ns_32ns_2_1_1_U18       |partselect_2ns_256ns_32ns_2_1_1       |        0|   0|  0|   68|    0|
    |partselect_2ns_256ns_32ns_2_1_1_U19       |partselect_2ns_256ns_32ns_2_1_1       |        0|   0|  0|   68|    0|
    |partset_128ns_128ns_2ns_32ns_128_1_1_U20  |partset_128ns_128ns_2ns_32ns_128_1_1  |        0|   0|  0|  144|    0|
    +------------------------------------------+--------------------------------------+---------+----+---+-----+-----+
    |Total                                     |                                      |        0|   0|  0|  280|    0|
    +------------------------------------------+--------------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |i_fu_184_p2            |         +|   0|  0|  15|           8|           2|
    |index_13_fu_96_p2      |         +|   0|  0|  14|           7|           1|
    |icmp_ln438_fu_90_p2    |      icmp|   0|  0|  14|           7|           2|
    |icmp_ln441_fu_156_p2   |      icmp|   0|  0|   9|           2|           1|
    |or_ln441_fu_150_p2     |        or|   0|  0|   2|           2|           2|
    |storemerge7_fu_174_p2  |    select|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  56|          27|           9|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_index     |   9|          2|    7|         14|
    |i_6_fu_56                  |   9|          2|    8|         16|
    |index_5_fu_52              |   9|          2|    7|         14|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   31|         62|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+-----+----+-----+-----------+
    |         Name        |  FF | LUT| Bits| Const Bits|
    +---------------------+-----+----+-----+-----------+
    |ap_CS_fsm            |    1|   0|    1|          0|
    |ap_done_reg          |    1|   0|    1|          0|
    |i_6_fu_56            |    8|   0|    8|          0|
    |index_5_fu_52        |    7|   0|    7|          0|
    |storemerge751_fu_60  |  128|   0|  128|          0|
    +---------------------+-----+----+-----+-----------+
    |Total                |  145|   0|  145|          0|
    +---------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4|  return value|
|DNA_6                     |   in|  256|     ap_none|                                          DNA_6|        scalar|
|storemerge751_out         |  out|  128|      ap_vld|                              storemerge751_out|       pointer|
|storemerge751_out_ap_vld  |  out|    1|      ap_vld|                              storemerge751_out|       pointer|
+--------------------------+-----+-----+------------+-----------------------------------------------+--------------+

