{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619157274843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619157274851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 23 00:54:34 2021 " "Processing started: Fri Apr 23 00:54:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619157274851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619157274851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto10 -c Proyecto10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto10 -c Proyecto10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619157274851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619157275537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619157275538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "puerta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file puerta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 puerta_and-sol " "Found design unit 1: puerta_and-sol" {  } { { "puerta_and.vhd" "" { Text "E:/Denisse/Escritorio/PAO 2020/SistemasDigitales/Proyecto/MSI-VHDL/puerta_and.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619157290981 ""} { "Info" "ISGN_ENTITY_NAME" "1 puerta_and " "Found entity 1: puerta_and" {  } { { "puerta_and.vhd" "" { Text "E:/Denisse/Escritorio/PAO 2020/SistemasDigitales/Proyecto/MSI-VHDL/puerta_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619157290981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619157290981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_lr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_lr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_LR-solve " "Found design unit 1: reg_LR-solve" {  } { { "reg_LR.vhd" "" { Text "E:/Denisse/Escritorio/PAO 2020/SistemasDigitales/Proyecto/MSI-VHDL/reg_LR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619157290983 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_LR " "Found entity 1: reg_LR" {  } { { "reg_LR.vhd" "" { Text "E:/Denisse/Escritorio/PAO 2020/SistemasDigitales/Proyecto/MSI-VHDL/reg_LR.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619157290983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619157290983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-solve " "Found design unit 1: reg-solve" {  } { { "reg.vhd" "" { Text "E:/Denisse/Escritorio/PAO 2020/SistemasDigitales/Proyecto/MSI-VHDL/reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619157290986 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "E:/Denisse/Escritorio/PAO 2020/SistemasDigitales/Proyecto/MSI-VHDL/reg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619157290986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619157290986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss_sl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mss_sl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mss_sl-solve " "Found design unit 1: mss_sl-solve" {  } { { "mss_sl.vhd" "" { Text "E:/Denisse/Escritorio/PAO 2020/SistemasDigitales/Proyecto/MSI-VHDL/mss_sl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619157290989 ""} { "Info" "ISGN_ENTITY_NAME" "1 mss_sl " "Found entity 1: mss_sl" {  } { { "mss_sl.vhd" "" { Text "E:/Denisse/Escritorio/PAO 2020/SistemasDigitales/Proyecto/MSI-VHDL/mss_sl.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619157290989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619157290989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-solve " "Found design unit 1: comparador-solve" {  } { { "comparador.vhd" "" { Text "E:/Denisse/Escritorio/PAO 2020/SistemasDigitales/Proyecto/MSI-VHDL/comparador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619157290990 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "E:/Denisse/Escritorio/PAO 2020/SistemasDigitales/Proyecto/MSI-VHDL/comparador.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619157290990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619157290990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proyecto10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Proyecto10 " "Found entity 1: Proyecto10" {  } { { "Proyecto10.bdf" "" { Schematic "E:/Denisse/Escritorio/PAO 2020/SistemasDigitales/Proyecto/MSI-VHDL/Proyecto10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619157290991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619157290991 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proyecto10 " "Elaborating entity \"Proyecto10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619157291039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mss_sl mss_sl:inst " "Elaborating entity \"mss_sl\" for hierarchy \"mss_sl:inst\"" {  } { { "Proyecto10.bdf" "inst" { Schematic "E:/Denisse/Escritorio/PAO 2020/SistemasDigitales/Proyecto/MSI-VHDL/Proyecto10.bdf" { { 200 184 352 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619157291050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "puerta_and puerta_and:inst18 " "Elaborating entity \"puerta_and\" for hierarchy \"puerta_and:inst18\"" {  } { { "Proyecto10.bdf" "inst18" { Schematic "E:/Denisse/Escritorio/PAO 2020/SistemasDigitales/Proyecto/MSI-VHDL/Proyecto10.bdf" { { 256 1400 1568 368 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619157291053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst4 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst4\"" {  } { { "Proyecto10.bdf" "inst4" { Schematic "E:/Denisse/Escritorio/PAO 2020/SistemasDigitales/Proyecto/MSI-VHDL/Proyecto10.bdf" { { 144 1152 1328 256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619157291055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:inst1 " "Elaborating entity \"reg\" for hierarchy \"reg:inst1\"" {  } { { "Proyecto10.bdf" "inst1" { Schematic "E:/Denisse/Escritorio/PAO 2020/SistemasDigitales/Proyecto/MSI-VHDL/Proyecto10.bdf" { { 64 576 736 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619157291058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_LR reg_LR:inst8 " "Elaborating entity \"reg_LR\" for hierarchy \"reg_LR:inst8\"" {  } { { "Proyecto10.bdf" "inst8" { Schematic "E:/Denisse/Escritorio/PAO 2020/SistemasDigitales/Proyecto/MSI-VHDL/Proyecto10.bdf" { { 208 864 1064 352 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619157291118 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619157292315 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619157292725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619157292725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619157292782 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619157292782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619157292782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619157292782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619157292808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 23 00:54:52 2021 " "Processing ended: Fri Apr 23 00:54:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619157292808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619157292808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619157292808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619157292808 ""}
