<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\impl\gwsynthesis\RISCV_harris_9k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\src\RISC_V_harris.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Dec 11 15:31:30 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5888</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5626</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>3757</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">21.053(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-54352.785</td>
<td>3757</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-27.498</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_5_G[0]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>47.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-27.475</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_7_G[0]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>47.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-27.475</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_29_G[0]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>47.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-27.475</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_9_G[0]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>47.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-27.475</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_3_G[0]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>47.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-27.469</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_24_G[0]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>47.069</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-27.469</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_21_G[0]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>47.069</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-27.469</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_1_G[0]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>47.069</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-27.417</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_24_G[4]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>47.017</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-27.384</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_9_G[6]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>46.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-27.384</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_8_G[6]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>46.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-27.384</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_7_G[6]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>46.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-27.384</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_6_G[6]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>46.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-27.384</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_5_G[6]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>46.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-27.384</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_4_G[6]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>46.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-27.384</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_3_G[6]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>46.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-27.384</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_2_G[6]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>46.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-27.384</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_1_G[6]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>46.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-27.379</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_17_G[6]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>46.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-27.379</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_15_G[6]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>46.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-27.375</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_31_G[6]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>46.975</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-27.375</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_22_G[6]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>46.975</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-27.375</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_13_G[6]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>46.975</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-27.375</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_0_G[6]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>46.975</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-27.324</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_27_G[11]_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>46.924</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>ur1/urx1/c_235_0_s3/Q</td>
<td>ur1/urx1/c_235_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>ur1/urx1/conta10_2_s0/Q</td>
<td>ur1/urx1/conta10_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>ur1/urx1/c_235_4_s0/Q</td>
<td>ur1/urx1/c_235_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>ur1/urx1/c_235_6_s0/Q</td>
<td>ur1/urx1/c_235_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>ur1/retar_7_s0/Q</td>
<td>ur1/retar_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>spi_0/bit_count_1_s1/Q</td>
<td>spi_0/bit_count_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>spi_0/bit_count_3_s1/Q</td>
<td>spi_0/bit_count_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>imem/cnt_1seg_0_s0/Q</td>
<td>imem/cnt_1seg_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>imem/cnt_1seg_3_s0/Q</td>
<td>imem/cnt_1seg_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>imem/cnt_1seg_18_s0/Q</td>
<td>imem/cnt_1seg_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>imem/cnt_1seg_22_s0/Q</td>
<td>imem/cnt_1seg_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>ur1/ut1/bits_cnt_0_s1/Q</td>
<td>ur1/ut1/bits_cnt_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>ur1/ut1/cnt_0_s1/Q</td>
<td>ur1/ut1/cnt_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>ur1/ut1/bits_cnt_3_s0/Q</td>
<td>ur1/ut1/bits_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>ur1/urx1/state_1_s3/Q</td>
<td>ur1/urx1/state_1_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>ur1/punt_2_s0/Q</td>
<td>ur1/punt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>ur1/punt_3_s0/Q</td>
<td>ur1/punt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>ur1/retar_0_s0/Q</td>
<td>ur1/retar_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>ur1/retar_2_s0/Q</td>
<td>ur1/retar_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>ur1/retar_5_s0/Q</td>
<td>ur1/retar_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>ur1/cnt_crc_1_s0/Q</td>
<td>ur1/cnt_crc_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>spi_0/cont_1_s0/Q</td>
<td>spi_0/cont_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>spi_0/cont_4_s0/Q</td>
<td>spi_0/cont_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>spi_0/cont_6_s0/Q</td>
<td>spi_0/cont_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>spi_0/cont_7_s0/Q</td>
<td>spi_0/cont_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>rvsingle/dp/pcreg/q_30_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>rvsingle/dp/pcreg/q_29_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>rvsingle/dp/pcreg/q_27_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>rvsingle/dp/pcreg/q_23_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>rvsingle/dp/pcreg/q_15_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>rvsingle/dp/pcreg/q_0_s1</td>
</tr>
<tr>
<td>7</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_0_G[31]_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_2_G[31]_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_6_G[31]_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_14_G[31]_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_5_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.815</td>
<td>9.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>dmem/RAM_s1044/S0</td>
</tr>
<tr>
<td>38.317</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s1044/O</td>
</tr>
<tr>
<td>38.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>dmem/RAM_s1011/I1</td>
</tr>
<tr>
<td>38.480</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s1011/O</td>
</tr>
<tr>
<td>38.809</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td>dmem/RAM_DOL_7_G[3]_s41/I0</td>
</tr>
<tr>
<td>39.908</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s41/F</td>
</tr>
<tr>
<td>39.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td>dmem/RAM_DOL_7_G[3]_s33/I0</td>
</tr>
<tr>
<td>40.057</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s33/O</td>
</tr>
<tr>
<td>40.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>dmem/RAM_DOL_7_G[3]_s28/I0</td>
</tr>
<tr>
<td>40.220</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s28/O</td>
</tr>
<tr>
<td>42.333</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>rvsingle/dp/resultmux/Result_0_s9/I1</td>
</tr>
<tr>
<td>43.155</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s9/F</td>
</tr>
<tr>
<td>45.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>rvsingle/dp/resultmux/Result_0_s0/I1</td>
</tr>
<tr>
<td>45.889</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s0/F</td>
</tr>
<tr>
<td>47.028</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td>rvsingle/dp/resultmux/Result_0_s/I0</td>
</tr>
<tr>
<td>48.127</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s/F</td>
</tr>
<tr>
<td>51.572</td>
<td>3.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_5_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_5_G[0]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_5_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.238, 23.861%; route: 35.402, 75.166%; tC2Q: 0.458, 0.973%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_7_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.815</td>
<td>9.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>dmem/RAM_s1044/S0</td>
</tr>
<tr>
<td>38.317</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s1044/O</td>
</tr>
<tr>
<td>38.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>dmem/RAM_s1011/I1</td>
</tr>
<tr>
<td>38.480</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s1011/O</td>
</tr>
<tr>
<td>38.809</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td>dmem/RAM_DOL_7_G[3]_s41/I0</td>
</tr>
<tr>
<td>39.908</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s41/F</td>
</tr>
<tr>
<td>39.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td>dmem/RAM_DOL_7_G[3]_s33/I0</td>
</tr>
<tr>
<td>40.057</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s33/O</td>
</tr>
<tr>
<td>40.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>dmem/RAM_DOL_7_G[3]_s28/I0</td>
</tr>
<tr>
<td>40.220</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s28/O</td>
</tr>
<tr>
<td>42.333</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>rvsingle/dp/resultmux/Result_0_s9/I1</td>
</tr>
<tr>
<td>43.155</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s9/F</td>
</tr>
<tr>
<td>45.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>rvsingle/dp/resultmux/Result_0_s0/I1</td>
</tr>
<tr>
<td>45.889</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s0/F</td>
</tr>
<tr>
<td>47.028</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td>rvsingle/dp/resultmux/Result_0_s/I0</td>
</tr>
<tr>
<td>48.127</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s/F</td>
</tr>
<tr>
<td>51.549</td>
<td>3.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_7_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_7_G[0]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_7_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.238, 23.872%; route: 35.379, 75.154%; tC2Q: 0.458, 0.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_29_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.815</td>
<td>9.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>dmem/RAM_s1044/S0</td>
</tr>
<tr>
<td>38.317</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s1044/O</td>
</tr>
<tr>
<td>38.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>dmem/RAM_s1011/I1</td>
</tr>
<tr>
<td>38.480</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s1011/O</td>
</tr>
<tr>
<td>38.809</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td>dmem/RAM_DOL_7_G[3]_s41/I0</td>
</tr>
<tr>
<td>39.908</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s41/F</td>
</tr>
<tr>
<td>39.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td>dmem/RAM_DOL_7_G[3]_s33/I0</td>
</tr>
<tr>
<td>40.057</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s33/O</td>
</tr>
<tr>
<td>40.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>dmem/RAM_DOL_7_G[3]_s28/I0</td>
</tr>
<tr>
<td>40.220</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s28/O</td>
</tr>
<tr>
<td>42.333</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>rvsingle/dp/resultmux/Result_0_s9/I1</td>
</tr>
<tr>
<td>43.155</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s9/F</td>
</tr>
<tr>
<td>45.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>rvsingle/dp/resultmux/Result_0_s0/I1</td>
</tr>
<tr>
<td>45.889</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s0/F</td>
</tr>
<tr>
<td>47.028</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td>rvsingle/dp/resultmux/Result_0_s/I0</td>
</tr>
<tr>
<td>48.127</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s/F</td>
</tr>
<tr>
<td>51.549</td>
<td>3.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_29_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_29_G[0]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_29_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.238, 23.872%; route: 35.379, 75.154%; tC2Q: 0.458, 0.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_9_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.815</td>
<td>9.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>dmem/RAM_s1044/S0</td>
</tr>
<tr>
<td>38.317</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s1044/O</td>
</tr>
<tr>
<td>38.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>dmem/RAM_s1011/I1</td>
</tr>
<tr>
<td>38.480</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s1011/O</td>
</tr>
<tr>
<td>38.809</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td>dmem/RAM_DOL_7_G[3]_s41/I0</td>
</tr>
<tr>
<td>39.908</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s41/F</td>
</tr>
<tr>
<td>39.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td>dmem/RAM_DOL_7_G[3]_s33/I0</td>
</tr>
<tr>
<td>40.057</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s33/O</td>
</tr>
<tr>
<td>40.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>dmem/RAM_DOL_7_G[3]_s28/I0</td>
</tr>
<tr>
<td>40.220</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s28/O</td>
</tr>
<tr>
<td>42.333</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>rvsingle/dp/resultmux/Result_0_s9/I1</td>
</tr>
<tr>
<td>43.155</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s9/F</td>
</tr>
<tr>
<td>45.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>rvsingle/dp/resultmux/Result_0_s0/I1</td>
</tr>
<tr>
<td>45.889</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s0/F</td>
</tr>
<tr>
<td>47.028</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td>rvsingle/dp/resultmux/Result_0_s/I0</td>
</tr>
<tr>
<td>48.127</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s/F</td>
</tr>
<tr>
<td>51.549</td>
<td>3.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_9_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_9_G[0]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_9_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.238, 23.872%; route: 35.379, 75.154%; tC2Q: 0.458, 0.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_3_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.815</td>
<td>9.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>dmem/RAM_s1044/S0</td>
</tr>
<tr>
<td>38.317</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s1044/O</td>
</tr>
<tr>
<td>38.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>dmem/RAM_s1011/I1</td>
</tr>
<tr>
<td>38.480</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s1011/O</td>
</tr>
<tr>
<td>38.809</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td>dmem/RAM_DOL_7_G[3]_s41/I0</td>
</tr>
<tr>
<td>39.908</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s41/F</td>
</tr>
<tr>
<td>39.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td>dmem/RAM_DOL_7_G[3]_s33/I0</td>
</tr>
<tr>
<td>40.057</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s33/O</td>
</tr>
<tr>
<td>40.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>dmem/RAM_DOL_7_G[3]_s28/I0</td>
</tr>
<tr>
<td>40.220</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s28/O</td>
</tr>
<tr>
<td>42.333</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>rvsingle/dp/resultmux/Result_0_s9/I1</td>
</tr>
<tr>
<td>43.155</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s9/F</td>
</tr>
<tr>
<td>45.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>rvsingle/dp/resultmux/Result_0_s0/I1</td>
</tr>
<tr>
<td>45.889</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s0/F</td>
</tr>
<tr>
<td>47.028</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td>rvsingle/dp/resultmux/Result_0_s/I0</td>
</tr>
<tr>
<td>48.127</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s/F</td>
</tr>
<tr>
<td>51.549</td>
<td>3.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_3_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_3_G[0]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_3_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.238, 23.872%; route: 35.379, 75.154%; tC2Q: 0.458, 0.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_24_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.815</td>
<td>9.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>dmem/RAM_s1044/S0</td>
</tr>
<tr>
<td>38.317</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s1044/O</td>
</tr>
<tr>
<td>38.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>dmem/RAM_s1011/I1</td>
</tr>
<tr>
<td>38.480</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s1011/O</td>
</tr>
<tr>
<td>38.809</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td>dmem/RAM_DOL_7_G[3]_s41/I0</td>
</tr>
<tr>
<td>39.908</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s41/F</td>
</tr>
<tr>
<td>39.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td>dmem/RAM_DOL_7_G[3]_s33/I0</td>
</tr>
<tr>
<td>40.057</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s33/O</td>
</tr>
<tr>
<td>40.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>dmem/RAM_DOL_7_G[3]_s28/I0</td>
</tr>
<tr>
<td>40.220</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s28/O</td>
</tr>
<tr>
<td>42.333</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>rvsingle/dp/resultmux/Result_0_s9/I1</td>
</tr>
<tr>
<td>43.155</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s9/F</td>
</tr>
<tr>
<td>45.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>rvsingle/dp/resultmux/Result_0_s0/I1</td>
</tr>
<tr>
<td>45.889</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s0/F</td>
</tr>
<tr>
<td>47.028</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td>rvsingle/dp/resultmux/Result_0_s/I0</td>
</tr>
<tr>
<td>48.127</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s/F</td>
</tr>
<tr>
<td>51.543</td>
<td>3.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_24_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_24_G[0]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_24_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.238, 23.875%; route: 35.373, 75.151%; tC2Q: 0.458, 0.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_21_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.815</td>
<td>9.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>dmem/RAM_s1044/S0</td>
</tr>
<tr>
<td>38.317</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s1044/O</td>
</tr>
<tr>
<td>38.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>dmem/RAM_s1011/I1</td>
</tr>
<tr>
<td>38.480</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s1011/O</td>
</tr>
<tr>
<td>38.809</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td>dmem/RAM_DOL_7_G[3]_s41/I0</td>
</tr>
<tr>
<td>39.908</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s41/F</td>
</tr>
<tr>
<td>39.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td>dmem/RAM_DOL_7_G[3]_s33/I0</td>
</tr>
<tr>
<td>40.057</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s33/O</td>
</tr>
<tr>
<td>40.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>dmem/RAM_DOL_7_G[3]_s28/I0</td>
</tr>
<tr>
<td>40.220</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s28/O</td>
</tr>
<tr>
<td>42.333</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>rvsingle/dp/resultmux/Result_0_s9/I1</td>
</tr>
<tr>
<td>43.155</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s9/F</td>
</tr>
<tr>
<td>45.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>rvsingle/dp/resultmux/Result_0_s0/I1</td>
</tr>
<tr>
<td>45.889</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s0/F</td>
</tr>
<tr>
<td>47.028</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td>rvsingle/dp/resultmux/Result_0_s/I0</td>
</tr>
<tr>
<td>48.127</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s/F</td>
</tr>
<tr>
<td>51.543</td>
<td>3.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_21_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_21_G[0]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_21_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.238, 23.875%; route: 35.373, 75.151%; tC2Q: 0.458, 0.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_1_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.815</td>
<td>9.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td>dmem/RAM_s1044/S0</td>
</tr>
<tr>
<td>38.317</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s1044/O</td>
</tr>
<tr>
<td>38.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>dmem/RAM_s1011/I1</td>
</tr>
<tr>
<td>38.480</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s1011/O</td>
</tr>
<tr>
<td>38.809</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td>dmem/RAM_DOL_7_G[3]_s41/I0</td>
</tr>
<tr>
<td>39.908</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s41/F</td>
</tr>
<tr>
<td>39.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td>dmem/RAM_DOL_7_G[3]_s33/I0</td>
</tr>
<tr>
<td>40.057</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s33/O</td>
</tr>
<tr>
<td>40.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>dmem/RAM_DOL_7_G[3]_s28/I0</td>
</tr>
<tr>
<td>40.220</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_7_G[3]_s28/O</td>
</tr>
<tr>
<td>42.333</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>rvsingle/dp/resultmux/Result_0_s9/I1</td>
</tr>
<tr>
<td>43.155</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s9/F</td>
</tr>
<tr>
<td>45.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>rvsingle/dp/resultmux/Result_0_s0/I1</td>
</tr>
<tr>
<td>45.889</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s0/F</td>
</tr>
<tr>
<td>47.028</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td>rvsingle/dp/resultmux/Result_0_s/I0</td>
</tr>
<tr>
<td>48.127</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_0_s/F</td>
</tr>
<tr>
<td>51.543</td>
<td>3.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_1_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_1_G[0]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C11[2][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_1_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.238, 23.875%; route: 35.373, 75.151%; tC2Q: 0.458, 0.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_24_G[4]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.326</td>
<td>9.270</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>dmem/RAM_RAM_7_1_s/AD[2]</td>
</tr>
<tr>
<td>37.585</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">dmem/RAM_RAM_7_1_s/DO[0]</td>
</tr>
<tr>
<td>39.539</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>dmem/RAM_DOL_60_G[0]_s12/I0</td>
</tr>
<tr>
<td>40.165</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_60_G[0]_s12/F</td>
</tr>
<tr>
<td>40.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>dmem/RAM_DOL_60_G[0]_s4/I1</td>
</tr>
<tr>
<td>40.314</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_60_G[0]_s4/O</td>
</tr>
<tr>
<td>40.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>dmem/RAM_DOL_60_G[0]_s2/I1</td>
</tr>
<tr>
<td>40.477</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_60_G[0]_s2/O</td>
</tr>
<tr>
<td>40.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td>dmem/RAM_DOL_60_G[0]_s0/I1</td>
</tr>
<tr>
<td>40.640</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_60_G[0]_s0/O</td>
</tr>
<tr>
<td>43.402</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td>rvsingle/dp/resultmux/Result_4_s7/I2</td>
</tr>
<tr>
<td>44.434</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_4_s7/F</td>
</tr>
<tr>
<td>45.573</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C12[3][A]</td>
<td>rvsingle/dp/resultmux/Result_4_s1/I2</td>
</tr>
<tr>
<td>46.375</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_4_s1/F</td>
</tr>
<tr>
<td>46.794</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[3][A]</td>
<td>rvsingle/dp/resultmux/Result_4_s/I1</td>
</tr>
<tr>
<td>47.420</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R24C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_4_s/F</td>
</tr>
<tr>
<td>51.491</td>
<td>4.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_24_G[4]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_24_G[4]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_24_G[4]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.435, 22.194%; route: 36.124, 76.831%; tC2Q: 0.458, 0.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_9_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.326</td>
<td>9.270</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>dmem/RAM_RAM_7_1_s/AD[2]</td>
</tr>
<tr>
<td>37.585</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">dmem/RAM_RAM_7_1_s/DO[2]</td>
</tr>
<tr>
<td>39.038</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s12/I0</td>
</tr>
<tr>
<td>39.860</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s12/F</td>
</tr>
<tr>
<td>39.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>dmem/RAM_DOL_90_G[0]_s4/I1</td>
</tr>
<tr>
<td>40.009</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>40.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s2/I1</td>
</tr>
<tr>
<td>40.172</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s2/O</td>
</tr>
<tr>
<td>40.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s0/I1</td>
</tr>
<tr>
<td>40.335</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>44.561</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s8/I2</td>
</tr>
<tr>
<td>45.593</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s8/F</td>
</tr>
<tr>
<td>45.599</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td>rvsingle/dp/resultmux/Result_6_s1/I2</td>
</tr>
<tr>
<td>46.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s1/F</td>
</tr>
<tr>
<td>46.911</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s/I1</td>
</tr>
<tr>
<td>48.010</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s/F</td>
</tr>
<tr>
<td>51.458</td>
<td>3.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_9_G[6]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[0][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_9_G[6]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C3[0][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_9_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.124, 23.677%; route: 35.401, 75.348%; tC2Q: 0.458, 0.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_8_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.326</td>
<td>9.270</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>dmem/RAM_RAM_7_1_s/AD[2]</td>
</tr>
<tr>
<td>37.585</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">dmem/RAM_RAM_7_1_s/DO[2]</td>
</tr>
<tr>
<td>39.038</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s12/I0</td>
</tr>
<tr>
<td>39.860</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s12/F</td>
</tr>
<tr>
<td>39.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>dmem/RAM_DOL_90_G[0]_s4/I1</td>
</tr>
<tr>
<td>40.009</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>40.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s2/I1</td>
</tr>
<tr>
<td>40.172</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s2/O</td>
</tr>
<tr>
<td>40.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s0/I1</td>
</tr>
<tr>
<td>40.335</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>44.561</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s8/I2</td>
</tr>
<tr>
<td>45.593</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s8/F</td>
</tr>
<tr>
<td>45.599</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td>rvsingle/dp/resultmux/Result_6_s1/I2</td>
</tr>
<tr>
<td>46.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s1/F</td>
</tr>
<tr>
<td>46.911</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s/I1</td>
</tr>
<tr>
<td>48.010</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s/F</td>
</tr>
<tr>
<td>51.458</td>
<td>3.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C3[1][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_8_G[6]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[1][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_8_G[6]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C3[1][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_8_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.124, 23.677%; route: 35.401, 75.348%; tC2Q: 0.458, 0.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_7_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.326</td>
<td>9.270</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>dmem/RAM_RAM_7_1_s/AD[2]</td>
</tr>
<tr>
<td>37.585</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">dmem/RAM_RAM_7_1_s/DO[2]</td>
</tr>
<tr>
<td>39.038</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s12/I0</td>
</tr>
<tr>
<td>39.860</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s12/F</td>
</tr>
<tr>
<td>39.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>dmem/RAM_DOL_90_G[0]_s4/I1</td>
</tr>
<tr>
<td>40.009</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>40.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s2/I1</td>
</tr>
<tr>
<td>40.172</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s2/O</td>
</tr>
<tr>
<td>40.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s0/I1</td>
</tr>
<tr>
<td>40.335</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>44.561</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s8/I2</td>
</tr>
<tr>
<td>45.593</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s8/F</td>
</tr>
<tr>
<td>45.599</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td>rvsingle/dp/resultmux/Result_6_s1/I2</td>
</tr>
<tr>
<td>46.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s1/F</td>
</tr>
<tr>
<td>46.911</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s/I1</td>
</tr>
<tr>
<td>48.010</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s/F</td>
</tr>
<tr>
<td>51.458</td>
<td>3.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C3[2][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_7_G[6]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[2][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_7_G[6]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C3[2][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_7_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.124, 23.677%; route: 35.401, 75.348%; tC2Q: 0.458, 0.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_6_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.326</td>
<td>9.270</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>dmem/RAM_RAM_7_1_s/AD[2]</td>
</tr>
<tr>
<td>37.585</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">dmem/RAM_RAM_7_1_s/DO[2]</td>
</tr>
<tr>
<td>39.038</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s12/I0</td>
</tr>
<tr>
<td>39.860</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s12/F</td>
</tr>
<tr>
<td>39.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>dmem/RAM_DOL_90_G[0]_s4/I1</td>
</tr>
<tr>
<td>40.009</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>40.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s2/I1</td>
</tr>
<tr>
<td>40.172</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s2/O</td>
</tr>
<tr>
<td>40.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s0/I1</td>
</tr>
<tr>
<td>40.335</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>44.561</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s8/I2</td>
</tr>
<tr>
<td>45.593</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s8/F</td>
</tr>
<tr>
<td>45.599</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td>rvsingle/dp/resultmux/Result_6_s1/I2</td>
</tr>
<tr>
<td>46.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s1/F</td>
</tr>
<tr>
<td>46.911</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s/I1</td>
</tr>
<tr>
<td>48.010</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s/F</td>
</tr>
<tr>
<td>51.458</td>
<td>3.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_6_G[6]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_6_G[6]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_6_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.124, 23.677%; route: 35.401, 75.348%; tC2Q: 0.458, 0.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_5_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.326</td>
<td>9.270</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>dmem/RAM_RAM_7_1_s/AD[2]</td>
</tr>
<tr>
<td>37.585</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">dmem/RAM_RAM_7_1_s/DO[2]</td>
</tr>
<tr>
<td>39.038</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s12/I0</td>
</tr>
<tr>
<td>39.860</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s12/F</td>
</tr>
<tr>
<td>39.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>dmem/RAM_DOL_90_G[0]_s4/I1</td>
</tr>
<tr>
<td>40.009</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>40.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s2/I1</td>
</tr>
<tr>
<td>40.172</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s2/O</td>
</tr>
<tr>
<td>40.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s0/I1</td>
</tr>
<tr>
<td>40.335</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>44.561</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s8/I2</td>
</tr>
<tr>
<td>45.593</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s8/F</td>
</tr>
<tr>
<td>45.599</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td>rvsingle/dp/resultmux/Result_6_s1/I2</td>
</tr>
<tr>
<td>46.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s1/F</td>
</tr>
<tr>
<td>46.911</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s/I1</td>
</tr>
<tr>
<td>48.010</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s/F</td>
</tr>
<tr>
<td>51.458</td>
<td>3.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_5_G[6]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_5_G[6]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_5_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.124, 23.677%; route: 35.401, 75.348%; tC2Q: 0.458, 0.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_4_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.326</td>
<td>9.270</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>dmem/RAM_RAM_7_1_s/AD[2]</td>
</tr>
<tr>
<td>37.585</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">dmem/RAM_RAM_7_1_s/DO[2]</td>
</tr>
<tr>
<td>39.038</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s12/I0</td>
</tr>
<tr>
<td>39.860</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s12/F</td>
</tr>
<tr>
<td>39.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>dmem/RAM_DOL_90_G[0]_s4/I1</td>
</tr>
<tr>
<td>40.009</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>40.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s2/I1</td>
</tr>
<tr>
<td>40.172</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s2/O</td>
</tr>
<tr>
<td>40.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s0/I1</td>
</tr>
<tr>
<td>40.335</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>44.561</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s8/I2</td>
</tr>
<tr>
<td>45.593</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s8/F</td>
</tr>
<tr>
<td>45.599</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td>rvsingle/dp/resultmux/Result_6_s1/I2</td>
</tr>
<tr>
<td>46.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s1/F</td>
</tr>
<tr>
<td>46.911</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s/I1</td>
</tr>
<tr>
<td>48.010</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s/F</td>
</tr>
<tr>
<td>51.458</td>
<td>3.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[2][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_4_G[6]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[2][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_4_G[6]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C5[2][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_4_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.124, 23.677%; route: 35.401, 75.348%; tC2Q: 0.458, 0.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_3_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.326</td>
<td>9.270</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>dmem/RAM_RAM_7_1_s/AD[2]</td>
</tr>
<tr>
<td>37.585</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">dmem/RAM_RAM_7_1_s/DO[2]</td>
</tr>
<tr>
<td>39.038</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s12/I0</td>
</tr>
<tr>
<td>39.860</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s12/F</td>
</tr>
<tr>
<td>39.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>dmem/RAM_DOL_90_G[0]_s4/I1</td>
</tr>
<tr>
<td>40.009</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>40.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s2/I1</td>
</tr>
<tr>
<td>40.172</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s2/O</td>
</tr>
<tr>
<td>40.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s0/I1</td>
</tr>
<tr>
<td>40.335</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>44.561</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s8/I2</td>
</tr>
<tr>
<td>45.593</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s8/F</td>
</tr>
<tr>
<td>45.599</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td>rvsingle/dp/resultmux/Result_6_s1/I2</td>
</tr>
<tr>
<td>46.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s1/F</td>
</tr>
<tr>
<td>46.911</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s/I1</td>
</tr>
<tr>
<td>48.010</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s/F</td>
</tr>
<tr>
<td>51.458</td>
<td>3.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_3_G[6]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_3_G[6]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_3_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.124, 23.677%; route: 35.401, 75.348%; tC2Q: 0.458, 0.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_2_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.326</td>
<td>9.270</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>dmem/RAM_RAM_7_1_s/AD[2]</td>
</tr>
<tr>
<td>37.585</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">dmem/RAM_RAM_7_1_s/DO[2]</td>
</tr>
<tr>
<td>39.038</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s12/I0</td>
</tr>
<tr>
<td>39.860</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s12/F</td>
</tr>
<tr>
<td>39.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>dmem/RAM_DOL_90_G[0]_s4/I1</td>
</tr>
<tr>
<td>40.009</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>40.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s2/I1</td>
</tr>
<tr>
<td>40.172</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s2/O</td>
</tr>
<tr>
<td>40.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s0/I1</td>
</tr>
<tr>
<td>40.335</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>44.561</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s8/I2</td>
</tr>
<tr>
<td>45.593</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s8/F</td>
</tr>
<tr>
<td>45.599</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td>rvsingle/dp/resultmux/Result_6_s1/I2</td>
</tr>
<tr>
<td>46.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s1/F</td>
</tr>
<tr>
<td>46.911</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s/I1</td>
</tr>
<tr>
<td>48.010</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s/F</td>
</tr>
<tr>
<td>51.458</td>
<td>3.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_2_G[6]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_2_G[6]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C4[1][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_2_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.124, 23.677%; route: 35.401, 75.348%; tC2Q: 0.458, 0.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_1_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.326</td>
<td>9.270</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>dmem/RAM_RAM_7_1_s/AD[2]</td>
</tr>
<tr>
<td>37.585</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">dmem/RAM_RAM_7_1_s/DO[2]</td>
</tr>
<tr>
<td>39.038</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s12/I0</td>
</tr>
<tr>
<td>39.860</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s12/F</td>
</tr>
<tr>
<td>39.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>dmem/RAM_DOL_90_G[0]_s4/I1</td>
</tr>
<tr>
<td>40.009</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>40.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s2/I1</td>
</tr>
<tr>
<td>40.172</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s2/O</td>
</tr>
<tr>
<td>40.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s0/I1</td>
</tr>
<tr>
<td>40.335</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>44.561</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s8/I2</td>
</tr>
<tr>
<td>45.593</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s8/F</td>
</tr>
<tr>
<td>45.599</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td>rvsingle/dp/resultmux/Result_6_s1/I2</td>
</tr>
<tr>
<td>46.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s1/F</td>
</tr>
<tr>
<td>46.911</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s/I1</td>
</tr>
<tr>
<td>48.010</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s/F</td>
</tr>
<tr>
<td>51.458</td>
<td>3.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[2][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_1_G[6]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[2][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_1_G[6]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C4[2][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_1_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.124, 23.677%; route: 35.401, 75.348%; tC2Q: 0.458, 0.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_17_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.326</td>
<td>9.270</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>dmem/RAM_RAM_7_1_s/AD[2]</td>
</tr>
<tr>
<td>37.585</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">dmem/RAM_RAM_7_1_s/DO[2]</td>
</tr>
<tr>
<td>39.038</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s12/I0</td>
</tr>
<tr>
<td>39.860</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s12/F</td>
</tr>
<tr>
<td>39.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>dmem/RAM_DOL_90_G[0]_s4/I1</td>
</tr>
<tr>
<td>40.009</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>40.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s2/I1</td>
</tr>
<tr>
<td>40.172</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s2/O</td>
</tr>
<tr>
<td>40.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s0/I1</td>
</tr>
<tr>
<td>40.335</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>44.561</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s8/I2</td>
</tr>
<tr>
<td>45.593</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s8/F</td>
</tr>
<tr>
<td>45.599</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td>rvsingle/dp/resultmux/Result_6_s1/I2</td>
</tr>
<tr>
<td>46.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s1/F</td>
</tr>
<tr>
<td>46.911</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s/I1</td>
</tr>
<tr>
<td>48.010</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s/F</td>
</tr>
<tr>
<td>51.453</td>
<td>3.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_17_G[6]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_17_G[6]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_17_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.124, 23.679%; route: 35.397, 75.345%; tC2Q: 0.458, 0.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_15_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.326</td>
<td>9.270</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>dmem/RAM_RAM_7_1_s/AD[2]</td>
</tr>
<tr>
<td>37.585</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">dmem/RAM_RAM_7_1_s/DO[2]</td>
</tr>
<tr>
<td>39.038</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s12/I0</td>
</tr>
<tr>
<td>39.860</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s12/F</td>
</tr>
<tr>
<td>39.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>dmem/RAM_DOL_90_G[0]_s4/I1</td>
</tr>
<tr>
<td>40.009</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>40.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s2/I1</td>
</tr>
<tr>
<td>40.172</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s2/O</td>
</tr>
<tr>
<td>40.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s0/I1</td>
</tr>
<tr>
<td>40.335</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>44.561</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s8/I2</td>
</tr>
<tr>
<td>45.593</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s8/F</td>
</tr>
<tr>
<td>45.599</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td>rvsingle/dp/resultmux/Result_6_s1/I2</td>
</tr>
<tr>
<td>46.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s1/F</td>
</tr>
<tr>
<td>46.911</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s/I1</td>
</tr>
<tr>
<td>48.010</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s/F</td>
</tr>
<tr>
<td>51.453</td>
<td>3.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_15_G[6]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_15_G[6]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_15_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.124, 23.679%; route: 35.397, 75.345%; tC2Q: 0.458, 0.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_31_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.326</td>
<td>9.270</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>dmem/RAM_RAM_7_1_s/AD[2]</td>
</tr>
<tr>
<td>37.585</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">dmem/RAM_RAM_7_1_s/DO[2]</td>
</tr>
<tr>
<td>39.038</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s12/I0</td>
</tr>
<tr>
<td>39.860</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s12/F</td>
</tr>
<tr>
<td>39.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>dmem/RAM_DOL_90_G[0]_s4/I1</td>
</tr>
<tr>
<td>40.009</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>40.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s2/I1</td>
</tr>
<tr>
<td>40.172</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s2/O</td>
</tr>
<tr>
<td>40.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s0/I1</td>
</tr>
<tr>
<td>40.335</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>44.561</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s8/I2</td>
</tr>
<tr>
<td>45.593</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s8/F</td>
</tr>
<tr>
<td>45.599</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td>rvsingle/dp/resultmux/Result_6_s1/I2</td>
</tr>
<tr>
<td>46.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s1/F</td>
</tr>
<tr>
<td>46.911</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s/I1</td>
</tr>
<tr>
<td>48.010</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s/F</td>
</tr>
<tr>
<td>51.448</td>
<td>3.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[0][B]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_31_G[6]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][B]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_31_G[6]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C4[0][B]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_31_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.124, 23.681%; route: 35.392, 75.343%; tC2Q: 0.458, 0.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_22_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.326</td>
<td>9.270</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>dmem/RAM_RAM_7_1_s/AD[2]</td>
</tr>
<tr>
<td>37.585</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">dmem/RAM_RAM_7_1_s/DO[2]</td>
</tr>
<tr>
<td>39.038</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s12/I0</td>
</tr>
<tr>
<td>39.860</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s12/F</td>
</tr>
<tr>
<td>39.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>dmem/RAM_DOL_90_G[0]_s4/I1</td>
</tr>
<tr>
<td>40.009</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>40.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s2/I1</td>
</tr>
<tr>
<td>40.172</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s2/O</td>
</tr>
<tr>
<td>40.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s0/I1</td>
</tr>
<tr>
<td>40.335</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>44.561</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s8/I2</td>
</tr>
<tr>
<td>45.593</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s8/F</td>
</tr>
<tr>
<td>45.599</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td>rvsingle/dp/resultmux/Result_6_s1/I2</td>
</tr>
<tr>
<td>46.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s1/F</td>
</tr>
<tr>
<td>46.911</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s/I1</td>
</tr>
<tr>
<td>48.010</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s/F</td>
</tr>
<tr>
<td>51.448</td>
<td>3.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_22_G[6]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_22_G[6]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_22_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.124, 23.681%; route: 35.392, 75.343%; tC2Q: 0.458, 0.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_13_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.326</td>
<td>9.270</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>dmem/RAM_RAM_7_1_s/AD[2]</td>
</tr>
<tr>
<td>37.585</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">dmem/RAM_RAM_7_1_s/DO[2]</td>
</tr>
<tr>
<td>39.038</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s12/I0</td>
</tr>
<tr>
<td>39.860</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s12/F</td>
</tr>
<tr>
<td>39.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>dmem/RAM_DOL_90_G[0]_s4/I1</td>
</tr>
<tr>
<td>40.009</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>40.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s2/I1</td>
</tr>
<tr>
<td>40.172</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s2/O</td>
</tr>
<tr>
<td>40.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s0/I1</td>
</tr>
<tr>
<td>40.335</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>44.561</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s8/I2</td>
</tr>
<tr>
<td>45.593</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s8/F</td>
</tr>
<tr>
<td>45.599</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td>rvsingle/dp/resultmux/Result_6_s1/I2</td>
</tr>
<tr>
<td>46.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s1/F</td>
</tr>
<tr>
<td>46.911</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s/I1</td>
</tr>
<tr>
<td>48.010</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s/F</td>
</tr>
<tr>
<td>51.448</td>
<td>3.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_13_G[6]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_13_G[6]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_13_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.124, 23.681%; route: 35.392, 75.343%; tC2Q: 0.458, 0.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_0_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.326</td>
<td>9.270</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>dmem/RAM_RAM_7_1_s/AD[2]</td>
</tr>
<tr>
<td>37.585</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">dmem/RAM_RAM_7_1_s/DO[2]</td>
</tr>
<tr>
<td>39.038</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s12/I0</td>
</tr>
<tr>
<td>39.860</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s12/F</td>
</tr>
<tr>
<td>39.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>dmem/RAM_DOL_90_G[0]_s4/I1</td>
</tr>
<tr>
<td>40.009</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>40.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s2/I1</td>
</tr>
<tr>
<td>40.172</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s2/O</td>
</tr>
<tr>
<td>40.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>dmem/RAM_DOL_90_G[0]_s0/I1</td>
</tr>
<tr>
<td>40.335</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>44.561</td>
<td>4.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s8/I2</td>
</tr>
<tr>
<td>45.593</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s8/F</td>
</tr>
<tr>
<td>45.599</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td>rvsingle/dp/resultmux/Result_6_s1/I2</td>
</tr>
<tr>
<td>46.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s1/F</td>
</tr>
<tr>
<td>46.911</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[3][A]</td>
<td>rvsingle/dp/resultmux/Result_6_s/I1</td>
</tr>
<tr>
<td>48.010</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R25C7[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_6_s/F</td>
</tr>
<tr>
<td>51.448</td>
<td>3.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C2[2][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_0_G[6]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[2][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_0_G[6]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C2[2][A]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_0_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.124, 23.681%; route: 35.392, 75.343%; tC2Q: 0.458, 0.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_27_G[11]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>9.347</td>
<td>4.415</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C9</td>
<td>imem/RAM_2_RAM_2_14_0_s/RAD[3]</td>
</tr>
<tr>
<td>9.606</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9</td>
<td style=" background: #97FFFF;">imem/RAM_2_RAM_2_14_0_s/DO[2]</td>
</tr>
<tr>
<td>12.193</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s10/F</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>imem/RAM_2_DOL_30_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s1/O</td>
</tr>
<tr>
<td>13.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>imem/RAM_2_DOL_30_G[0]_s0/I0</td>
</tr>
<tr>
<td>13.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">imem/RAM_2_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>17.611</td>
<td>3.911</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C3</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[3]</td>
</tr>
<tr>
<td>17.892</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C3</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.679</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s1/I0</td>
</tr>
<tr>
<td>19.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s1/F</td>
</tr>
<tr>
<td>22.056</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>rvsingle/dp/rf/SrcA_0_s/I2</td>
</tr>
<tr>
<td>23.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_0_s/F</td>
</tr>
<tr>
<td>25.263</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>rvsingle/dp/alu/S_0_s/I0</td>
</tr>
<tr>
<td>26.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>26.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[0][B]</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>26.365</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>26.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>26.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>26.479</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>26.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>27.007</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>27.430</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s0/I1</td>
</tr>
<tr>
<td>28.056</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>148</td>
<td>R26C17[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s0/F</td>
</tr>
<tr>
<td>37.330</td>
<td>9.275</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C42</td>
<td>dmem/RAM_RAM_7_2_s/AD[2]</td>
</tr>
<tr>
<td>37.590</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C42</td>
<td style=" background: #97FFFF;">dmem/RAM_RAM_7_2_s/DO[3]</td>
</tr>
<tr>
<td>39.528</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>dmem/RAM_DOL_165_G[0]_s14/I0</td>
</tr>
<tr>
<td>40.154</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_165_G[0]_s14/F</td>
</tr>
<tr>
<td>40.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>dmem/RAM_DOL_165_G[0]_s6/I1</td>
</tr>
<tr>
<td>40.303</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_165_G[0]_s6/O</td>
</tr>
<tr>
<td>40.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>dmem/RAM_DOL_165_G[0]_s2/I1</td>
</tr>
<tr>
<td>40.466</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_165_G[0]_s2/O</td>
</tr>
<tr>
<td>40.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][B]</td>
<td>dmem/RAM_DOL_165_G[0]_s0/I1</td>
</tr>
<tr>
<td>40.629</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_DOL_165_G[0]_s0/O</td>
</tr>
<tr>
<td>44.353</td>
<td>3.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C10[1][B]</td>
<td>rvsingle/dp/resultmux/Result_11_s1/I0</td>
</tr>
<tr>
<td>45.385</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C10[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_11_s1/F</td>
</tr>
<tr>
<td>45.391</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C10[0][B]</td>
<td>rvsingle/dp/resultmux/Result_11_s/I1</td>
</tr>
<tr>
<td>46.490</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R27C10[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_11_s/F</td>
</tr>
<tr>
<td>51.398</td>
<td>4.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_RAMREG_27_G[11]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_27_G[11]_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_27_G[11]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.106, 21.537%; route: 36.360, 77.486%; tC2Q: 0.458, 0.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>ur1/urx1/c_235_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ur1/urx1/c_235_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>ur1/urx1/c_235_0_s3/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">ur1/urx1/c_235_0_s3/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>ur1/urx1/n68_s13/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" background: #97FFFF;">ur1/urx1/n68_s13/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">ur1/urx1/c_235_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>ur1/urx1/c_235_0_s3/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>ur1/urx1/c_235_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>ur1/urx1/conta10_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ur1/urx1/conta10_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][A]</td>
<td>ur1/urx1/conta10_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C45[1][A]</td>
<td style=" font-weight:bold;">ur1/urx1/conta10_2_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][A]</td>
<td>ur1/urx1/n80_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C45[1][A]</td>
<td style=" background: #97FFFF;">ur1/urx1/n80_s8/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[1][A]</td>
<td style=" font-weight:bold;">ur1/urx1/conta10_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][A]</td>
<td>ur1/urx1/conta10_2_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C45[1][A]</td>
<td>ur1/urx1/conta10_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>ur1/urx1/c_235_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ur1/urx1/c_235_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>ur1/urx1/c_235_4_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C44[1][A]</td>
<td style=" font-weight:bold;">ur1/urx1/c_235_4_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>ur1/urx1/n64_s10/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">ur1/urx1/n64_s10/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td style=" font-weight:bold;">ur1/urx1/c_235_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>ur1/urx1/c_235_4_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>ur1/urx1/c_235_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>ur1/urx1/c_235_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ur1/urx1/c_235_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td>ur1/urx1/c_235_6_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td style=" font-weight:bold;">ur1/urx1/c_235_6_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td>ur1/urx1/n62_s10/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">ur1/urx1/n62_s10/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" font-weight:bold;">ur1/urx1/c_235_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td>ur1/urx1/c_235_6_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C45[1][A]</td>
<td>ur1/urx1/c_235_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>ur1/retar_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ur1/retar_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>ur1/retar_7_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">ur1/retar_7_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>ur1/n399_s18/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">ur1/n399_s18/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">ur1/retar_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>ur1/retar_7_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>ur1/retar_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_0/bit_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_0/bit_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[0][A]</td>
<td>spi_0/bit_count_1_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C2[0][A]</td>
<td style=" font-weight:bold;">spi_0/bit_count_1_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[0][A]</td>
<td>spi_0/n430_s2/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C2[0][A]</td>
<td style=" background: #97FFFF;">spi_0/n430_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C2[0][A]</td>
<td style=" font-weight:bold;">spi_0/bit_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[0][A]</td>
<td>spi_0/bit_count_1_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C2[0][A]</td>
<td>spi_0/bit_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_0/bit_count_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_0/bit_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>spi_0/bit_count_3_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">spi_0/bit_count_3_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>spi_0/n428_s2/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td style=" background: #97FFFF;">spi_0/n428_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">spi_0/bit_count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>spi_0/bit_count_3_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>spi_0/bit_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/cnt_1seg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/cnt_1seg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[1][A]</td>
<td>imem/cnt_1seg_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C39[1][A]</td>
<td style=" font-weight:bold;">imem/cnt_1seg_0_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[1][A]</td>
<td>imem/n352_s7/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C39[1][A]</td>
<td style=" background: #97FFFF;">imem/n352_s7/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C39[1][A]</td>
<td style=" font-weight:bold;">imem/cnt_1seg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[1][A]</td>
<td>imem/cnt_1seg_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C39[1][A]</td>
<td>imem/cnt_1seg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/cnt_1seg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/cnt_1seg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td>imem/cnt_1seg_3_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">imem/cnt_1seg_3_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td>imem/n349_s6/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">imem/n349_s6/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">imem/cnt_1seg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td>imem/cnt_1seg_3_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C39[0][A]</td>
<td>imem/cnt_1seg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/cnt_1seg_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/cnt_1seg_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[1][A]</td>
<td>imem/cnt_1seg_18_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C42[1][A]</td>
<td style=" font-weight:bold;">imem/cnt_1seg_18_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[1][A]</td>
<td>imem/n334_s6/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C42[1][A]</td>
<td style=" background: #97FFFF;">imem/n334_s6/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C42[1][A]</td>
<td style=" font-weight:bold;">imem/cnt_1seg_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[1][A]</td>
<td>imem/cnt_1seg_18_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C42[1][A]</td>
<td>imem/cnt_1seg_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>imem/cnt_1seg_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>imem/cnt_1seg_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td>imem/cnt_1seg_22_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C40[0][A]</td>
<td style=" font-weight:bold;">imem/cnt_1seg_22_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td>imem/n330_s6/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" background: #97FFFF;">imem/n330_s6/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" font-weight:bold;">imem/cnt_1seg_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td>imem/cnt_1seg_22_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C40[0][A]</td>
<td>imem/cnt_1seg_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>ur1/ut1/bits_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ur1/ut1/bits_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>ur1/ut1/bits_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C45[0][A]</td>
<td style=" font-weight:bold;">ur1/ut1/bits_cnt_0_s1/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>ur1/ut1/n55_s3/I2</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td style=" background: #97FFFF;">ur1/ut1/n55_s3/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td style=" font-weight:bold;">ur1/ut1/bits_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>ur1/ut1/bits_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>ur1/ut1/bits_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>ur1/ut1/cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ur1/ut1/cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>ur1/ut1/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C44[1][A]</td>
<td style=" font-weight:bold;">ur1/ut1/cnt_0_s1/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>ur1/ut1/n36_s3/I2</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td style=" background: #97FFFF;">ur1/ut1/n36_s3/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td style=" font-weight:bold;">ur1/ut1/cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>ur1/ut1/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C44[1][A]</td>
<td>ur1/ut1/cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>ur1/ut1/bits_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ur1/ut1/bits_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>ur1/ut1/bits_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C46[0][A]</td>
<td style=" font-weight:bold;">ur1/ut1/bits_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>ur1/ut1/n52_s0/I3</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td style=" background: #97FFFF;">ur1/ut1/n52_s0/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td style=" font-weight:bold;">ur1/ut1/bits_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>ur1/ut1/bits_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>ur1/ut1/bits_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>ur1/urx1/state_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ur1/urx1/state_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>ur1/urx1/state_1_s3/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R13C44[1][A]</td>
<td style=" font-weight:bold;">ur1/urx1/state_1_s3/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>ur1/urx1/n50_s16/I1</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">ur1/urx1/n50_s16/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td style=" font-weight:bold;">ur1/urx1/state_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>ur1/urx1/state_1_s3/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>ur1/urx1/state_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>ur1/punt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ur1/punt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>ur1/punt_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R8C43[1][A]</td>
<td style=" font-weight:bold;">ur1/punt_2_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>ur1/n410_s18/I2</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td style=" background: #97FFFF;">ur1/n410_s18/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td style=" font-weight:bold;">ur1/punt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>ur1/punt_2_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>ur1/punt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>ur1/punt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ur1/punt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>ur1/punt_3_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C43[0][A]</td>
<td style=" font-weight:bold;">ur1/punt_3_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>ur1/n409_s18/I1</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td style=" background: #97FFFF;">ur1/n409_s18/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td style=" font-weight:bold;">ur1/punt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>ur1/punt_3_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>ur1/punt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>ur1/retar_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ur1/retar_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>ur1/retar_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">ur1/retar_0_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>ur1/n406_s18/I0</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">ur1/n406_s18/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">ur1/retar_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>ur1/retar_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>ur1/retar_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>ur1/retar_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ur1/retar_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td>ur1/retar_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C45[1][A]</td>
<td style=" font-weight:bold;">ur1/retar_2_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td>ur1/n404_s18/I2</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">ur1/n404_s18/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" font-weight:bold;">ur1/retar_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td>ur1/retar_2_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C45[1][A]</td>
<td>ur1/retar_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>ur1/retar_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ur1/retar_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>ur1/retar_5_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">ur1/retar_5_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>ur1/n401_s18/I1</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">ur1/n401_s18/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">ur1/retar_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>ur1/retar_5_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>ur1/retar_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>ur1/cnt_crc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ur1/cnt_crc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td>ur1/cnt_crc_1_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C45[0][A]</td>
<td style=" font-weight:bold;">ur1/cnt_crc_1_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td>ur1/n377_s19/I1</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">ur1/n377_s19/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" font-weight:bold;">ur1/cnt_crc_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td>ur1/cnt_crc_1_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C45[0][A]</td>
<td>ur1/cnt_crc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_0/cont_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_0/cont_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>spi_0/cont_1_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">spi_0/cont_1_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>spi_0/n164_s2/I2</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">spi_0/n164_s2/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">spi_0/cont_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>spi_0/cont_1_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>spi_0/cont_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_0/cont_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_0/cont_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>spi_0/cont_4_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">spi_0/cont_4_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>spi_0/n161_s2/I1</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" background: #97FFFF;">spi_0/n161_s2/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">spi_0/cont_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>spi_0/cont_4_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>spi_0/cont_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_0/cont_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_0/cont_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>spi_0/cont_6_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">spi_0/cont_6_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>spi_0/n159_s2/I1</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">spi_0/n159_s2/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">spi_0/cont_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>spi_0/cont_6_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>spi_0/cont_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_0/cont_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_0/cont_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>spi_0/cont_7_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C2[0][A]</td>
<td style=" font-weight:bold;">spi_0/cont_7_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>spi_0/n158_s2/I3</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td style=" background: #97FFFF;">spi_0/n158_s2/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td style=" font-weight:bold;">spi_0/cont_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>spi_0/cont_7_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>spi_0/cont_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>rvsingle/dp/pcreg/q_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>rvsingle/dp/pcreg/q_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rvsingle/dp/pcreg/q_30_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>rvsingle/dp/pcreg/q_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>rvsingle/dp/pcreg/q_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rvsingle/dp/pcreg/q_29_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>rvsingle/dp/pcreg/q_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>rvsingle/dp/pcreg/q_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rvsingle/dp/pcreg/q_27_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>rvsingle/dp/pcreg/q_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>rvsingle/dp/pcreg/q_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rvsingle/dp/pcreg/q_23_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>rvsingle/dp/pcreg/q_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>rvsingle/dp/pcreg/q_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rvsingle/dp/pcreg/q_15_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>rvsingle/dp/pcreg/q_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>rvsingle/dp/pcreg/q_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rvsingle/dp/pcreg/q_0_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_0_G[31]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_0_G[31]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_0_G[31]_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_2_G[31]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_2_G[31]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_2_G[31]_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_6_G[31]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_6_G[31]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_6_G[31]_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_14_G[31]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_14_G[31]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_14_G[31]_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1731</td>
<td>clk_d</td>
<td>-27.498</td>
<td>0.262</td>
</tr>
<tr>
<td>517</td>
<td>RAM_3_DOL_0_G[0]_2</td>
<td>-27.330</td>
<td>7.132</td>
</tr>
<tr>
<td>270</td>
<td>DataAdr[9]</td>
<td>-24.987</td>
<td>5.573</td>
</tr>
<tr>
<td>263</td>
<td>PC[9]</td>
<td>-24.388</td>
<td>3.762</td>
</tr>
<tr>
<td>260</td>
<td>RAM_2_DOL_105_G[0]_2</td>
<td>-27.320</td>
<td>5.773</td>
</tr>
<tr>
<td>196</td>
<td>DataAdr[2]</td>
<td>-25.393</td>
<td>8.409</td>
</tr>
<tr>
<td>164</td>
<td>DataAdr[3]</td>
<td>-24.441</td>
<td>8.635</td>
</tr>
<tr>
<td>148</td>
<td>DataAdr[4]</td>
<td>-27.498</td>
<td>9.759</td>
</tr>
<tr>
<td>142</td>
<td>DataAdr[8]</td>
<td>-23.939</td>
<td>7.703</td>
</tr>
<tr>
<td>140</td>
<td>DataAdr[5]</td>
<td>-25.512</td>
<td>8.556</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C24</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C26</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R22C45</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C2</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
