//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_35
.address_size 64

	// .globl	WarpingKernel
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry WarpingKernel(
	.param .u32 WarpingKernel_param_0,
	.param .u32 WarpingKernel_param_1,
	.param .u32 WarpingKernel_param_2,
	.param .u64 WarpingKernel_param_3,
	.param .u64 WarpingKernel_param_4,
	.param .u64 WarpingKernel_param_5
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<9>;


	ld.param.u32 	%r3, [WarpingKernel_param_0];
	ld.param.u32 	%r4, [WarpingKernel_param_1];
	ld.param.u32 	%r5, [WarpingKernel_param_2];
	ld.param.u64 	%rd1, [WarpingKernel_param_3];
	ld.param.u64 	%rd2, [WarpingKernel_param_4];
	ld.param.u64 	%rd3, [WarpingKernel_param_5];
	mov.u32 	%r6, %tid.x;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mad.lo.s32 	%r1, %r7, %r8, %r6;
	mov.u32 	%r9, %ntid.y;
	mov.u32 	%r10, %ctaid.y;
	mov.u32 	%r11, %tid.y;
	mad.lo.s32 	%r2, %r9, %r10, %r11;
	setp.ge.s32	%p1, %r2, %r4;
	setp.ge.s32	%p2, %r1, %r3;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB0_2;

	cvt.rn.f32.s32	%f1, %r1;
	add.f32 	%f2, %f1, 0f3F000000;
	cvt.rn.f32.s32	%f3, %r3;
	div.rn.f32 	%f4, %f2, %f3;
	cvt.rn.f32.s32	%f5, %r2;
	add.f32 	%f6, %f5, 0f3F000000;
	cvt.rn.f32.s32	%f7, %r4;
	div.rn.f32 	%f8, %f6, %f7;
	tex.2d.v4.f32.f32	{%f9, %f10, %f11, %f12}, [%rd1, {%f4, %f8}];
	add.f32 	%f13, %f2, %f9;
	div.rn.f32 	%f14, %f13, %f3;
	add.f32 	%f15, %f6, %f10;
	div.rn.f32 	%f16, %f15, %f7;
	tex.2d.v4.f32.f32	{%f17, %f18, %f19, %f20}, [%rd3, {%f14, %f16}];
	mul.lo.s32 	%r12, %r2, %r5;
	cvta.to.global.u64 	%rd4, %rd2;
	cvt.s64.s32	%rd5, %r12;
	add.s64 	%rd6, %rd4, %rd5;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f17;

BB0_2:
	ret;
}

	// .globl	CreateFlowFieldFromTiles
.visible .entry CreateFlowFieldFromTiles(
	.param .u64 CreateFlowFieldFromTiles_param_0,
	.param .u64 CreateFlowFieldFromTiles_param_1,
	.param .u32 CreateFlowFieldFromTiles_param_2,
	.param .u32 CreateFlowFieldFromTiles_param_3,
	.param .u32 CreateFlowFieldFromTiles_param_4,
	.param .u32 CreateFlowFieldFromTiles_param_5,
	.param .u32 CreateFlowFieldFromTiles_param_6,
	.param .u32 CreateFlowFieldFromTiles_param_7,
	.param .align 8 .b8 CreateFlowFieldFromTiles_param_8[8],
	.param .f32 CreateFlowFieldFromTiles_param_9
)
{
	.local .align 4 .b8 	__local_depot1[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<30>;
	.reg .f32 	%f<129>;
	.reg .b32 	%r<211>;
	.reg .b64 	%rd<34>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [CreateFlowFieldFromTiles_param_0];
	ld.param.u64 	%rd14, [CreateFlowFieldFromTiles_param_1];
	ld.param.u32 	%r71, [CreateFlowFieldFromTiles_param_5];
	ld.param.u32 	%r72, [CreateFlowFieldFromTiles_param_6];
	ld.param.u32 	%r73, [CreateFlowFieldFromTiles_param_7];
	ld.param.f32 	%f37, [CreateFlowFieldFromTiles_param_8+4];
	ld.param.f32 	%f36, [CreateFlowFieldFromTiles_param_8];
	ld.param.f32 	%f123, [CreateFlowFieldFromTiles_param_9];
	mov.u32 	%r74, %ntid.x;
	mov.u32 	%r75, %ctaid.x;
	mov.u32 	%r76, %tid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.y;
	mov.u32 	%r79, %ctaid.y;
	mov.u32 	%r80, %tid.y;
	mad.lo.s32 	%r81, %r78, %r79, %r80;
	setp.ge.s32	%p1, %r81, %r72;
	setp.ge.s32	%p2, %r77, %r71;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB1_48;

	abs.f32 	%f1, %f123;
	setp.neu.f32	%p4, %f1, 0f7F800000;
	mov.f32 	%f117, %f123;
	@%p4 bra 	BB1_3;

	mov.f32 	%f39, 0f00000000;
	mul.rn.f32 	%f117, %f123, %f39;

BB1_3:
	mul.f32 	%f40, %f117, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f40;
	cvt.rn.f32.s32	%f41, %r200;
	neg.f32 	%f42, %f41;
	mov.f32 	%f43, 0f3FC90FDA;
	fma.rn.f32 	%f44, %f42, %f43, %f117;
	mov.f32 	%f45, 0f33A22168;
	fma.rn.f32 	%f46, %f42, %f45, %f44;
	mov.f32 	%f47, 0f27C234C5;
	fma.rn.f32 	%f118, %f42, %f47, %f46;
	abs.f32 	%f48, %f117;
	setp.leu.f32	%p5, %f48, 0f47CE4780;
	@%p5 bra 	BB1_14;

	mov.b32 	 %r2, %f117;
	shl.b32 	%r84, %r2, 8;
	or.b32  	%r3, %r84, -2147483648;
	add.u64 	%rd16, %SP, 0;
	add.u64 	%rd31, %SPL, 0;
	mov.u32 	%r192, 0;
	mov.u64 	%rd30, __cudart_i2opi_f;
	mov.u32 	%r191, -6;

BB1_5:
	.pragma "nounroll";
	ld.const.u32 	%r87, [%rd30];
	// inline asm
	{
	mad.lo.cc.u32   %r85, %r87, %r3, %r192;
	madc.hi.u32     %r192, %r87, %r3,  0;
	}
	// inline asm
	st.local.u32 	[%rd31], %r85;
	add.s64 	%rd31, %rd31, 4;
	add.s64 	%rd30, %rd30, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p6, %r191, 0;
	@%p6 bra 	BB1_5;

	bfe.u32 	%r90, %r2, 23, 8;
	add.s32 	%r91, %r90, -128;
	shr.u32 	%r92, %r91, 5;
	and.b32  	%r8, %r2, -2147483648;
	cvta.to.local.u64 	%rd18, %rd16;
	st.local.u32 	[%rd18+24], %r192;
	bfe.u32 	%r9, %r2, 23, 5;
	mov.u32 	%r93, 6;
	sub.s32 	%r94, %r93, %r92;
	mul.wide.s32 	%rd19, %r94, 4;
	add.s64 	%rd6, %rd18, %rd19;
	ld.local.u32 	%r193, [%rd6];
	ld.local.u32 	%r194, [%rd6+-4];
	setp.eq.s32	%p7, %r9, 0;
	@%p7 bra 	BB1_8;

	mov.u32 	%r95, 32;
	sub.s32 	%r96, %r95, %r9;
	shr.u32 	%r97, %r194, %r96;
	shl.b32 	%r98, %r193, %r9;
	add.s32 	%r193, %r97, %r98;
	ld.local.u32 	%r99, [%rd6+-8];
	shr.u32 	%r100, %r99, %r96;
	shl.b32 	%r101, %r194, %r9;
	add.s32 	%r194, %r100, %r101;

BB1_8:
	shr.u32 	%r102, %r194, 30;
	shl.b32 	%r103, %r193, 2;
	add.s32 	%r195, %r102, %r103;
	shl.b32 	%r17, %r194, 2;
	shr.u32 	%r104, %r195, 31;
	shr.u32 	%r105, %r193, 30;
	add.s32 	%r18, %r104, %r105;
	setp.eq.s32	%p8, %r104, 0;
	@%p8 bra 	BB1_9;

	not.b32 	%r106, %r195;
	neg.s32 	%r197, %r17;
	setp.eq.s32	%p9, %r17, 0;
	selp.u32	%r107, 1, 0, %p9;
	add.s32 	%r195, %r107, %r106;
	xor.b32  	%r196, %r8, -2147483648;
	bra.uni 	BB1_11;

BB1_9:
	mov.u32 	%r196, %r8;
	mov.u32 	%r197, %r17;

BB1_11:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p10, %r199, 0;
	shl.b32 	%r108, %r195, %r199;
	mov.u32 	%r109, 32;
	sub.s32 	%r110, %r109, %r199;
	shr.u32 	%r111, %r197, %r110;
	add.s32 	%r112, %r111, %r108;
	selp.b32	%r26, %r195, %r112, %p10;
	mov.u32 	%r113, -921707870;
	mul.hi.u32 	%r198, %r26, %r113;
	setp.eq.s32	%p11, %r8, 0;
	neg.s32 	%r114, %r18;
	selp.b32	%r200, %r18, %r114, %p11;
	setp.lt.s32	%p12, %r198, 1;
	@%p12 bra 	BB1_13;

	mul.lo.s32 	%r115, %r26, -921707870;
	shr.u32 	%r116, %r115, 31;
	shl.b32 	%r117, %r198, 1;
	add.s32 	%r198, %r116, %r117;
	add.s32 	%r199, %r199, 1;

BB1_13:
	mov.u32 	%r118, 126;
	sub.s32 	%r119, %r118, %r199;
	shl.b32 	%r120, %r119, 23;
	add.s32 	%r121, %r198, 1;
	shr.u32 	%r122, %r121, 7;
	add.s32 	%r123, %r122, 1;
	shr.u32 	%r124, %r123, 1;
	add.s32 	%r125, %r124, %r120;
	or.b32  	%r126, %r125, %r196;
	mov.b32 	 %f118, %r126;

BB1_14:
	mul.rn.f32 	%f7, %f118, %f118;
	add.s32 	%r34, %r200, 1;
	and.b32  	%r35, %r34, 1;
	setp.eq.s32	%p13, %r35, 0;
	@%p13 bra 	BB1_16;

	mov.f32 	%f49, 0fBAB6061A;
	mov.f32 	%f50, 0f37CCF5CE;
	fma.rn.f32 	%f119, %f50, %f7, %f49;
	bra.uni 	BB1_17;

BB1_16:
	mov.f32 	%f51, 0f3C08839E;
	mov.f32 	%f52, 0fB94CA1F9;
	fma.rn.f32 	%f119, %f52, %f7, %f51;

BB1_17:
	@%p13 bra 	BB1_19;

	mov.f32 	%f53, 0f3D2AAAA5;
	fma.rn.f32 	%f54, %f119, %f7, %f53;
	mov.f32 	%f55, 0fBF000000;
	fma.rn.f32 	%f120, %f54, %f7, %f55;
	bra.uni 	BB1_20;

BB1_19:
	mov.f32 	%f56, 0fBE2AAAA3;
	fma.rn.f32 	%f57, %f119, %f7, %f56;
	mov.f32 	%f58, 0f00000000;
	fma.rn.f32 	%f120, %f57, %f7, %f58;

BB1_20:
	fma.rn.f32 	%f121, %f120, %f118, %f118;
	@%p13 bra 	BB1_22;

	mov.f32 	%f59, 0f3F800000;
	fma.rn.f32 	%f121, %f120, %f7, %f59;

BB1_22:
	and.b32  	%r127, %r34, 2;
	setp.eq.s32	%p16, %r127, 0;
	@%p16 bra 	BB1_24;

	mov.f32 	%f60, 0f00000000;
	mov.f32 	%f61, 0fBF800000;
	fma.rn.f32 	%f121, %f121, %f61, %f60;

BB1_24:
	@%p4 bra 	BB1_26;

	mov.f32 	%f62, 0f00000000;
	mul.rn.f32 	%f123, %f123, %f62;

BB1_26:
	mul.f32 	%f63, %f123, 0f3F22F983;
	cvt.rni.s32.f32	%r210, %f63;
	cvt.rn.f32.s32	%f64, %r210;
	neg.f32 	%f65, %f64;
	fma.rn.f32 	%f67, %f65, %f43, %f123;
	fma.rn.f32 	%f69, %f65, %f45, %f67;
	fma.rn.f32 	%f124, %f65, %f47, %f69;
	abs.f32 	%f71, %f123;
	setp.leu.f32	%p18, %f71, 0f47CE4780;
	@%p18 bra 	BB1_37;

	mov.b32 	 %r37, %f123;
	shr.u32 	%r38, %r37, 23;
	shl.b32 	%r130, %r37, 8;
	or.b32  	%r39, %r130, -2147483648;
	add.u64 	%rd21, %SP, 0;
	add.u64 	%rd33, %SPL, 0;
	mov.u32 	%r202, 0;
	mov.u64 	%rd32, __cudart_i2opi_f;
	mov.u32 	%r201, -6;

BB1_28:
	.pragma "nounroll";
	ld.const.u32 	%r133, [%rd32];
	// inline asm
	{
	mad.lo.cc.u32   %r131, %r133, %r39, %r202;
	madc.hi.u32     %r202, %r133, %r39,  0;
	}
	// inline asm
	st.local.u32 	[%rd33], %r131;
	add.s64 	%rd33, %rd33, 4;
	add.s64 	%rd32, %rd32, 4;
	add.s32 	%r201, %r201, 1;
	setp.ne.s32	%p19, %r201, 0;
	@%p19 bra 	BB1_28;

	and.b32  	%r136, %r38, 255;
	add.s32 	%r137, %r136, -128;
	shr.u32 	%r138, %r137, 5;
	and.b32  	%r44, %r37, -2147483648;
	cvta.to.local.u64 	%rd23, %rd21;
	st.local.u32 	[%rd23+24], %r202;
	mov.u32 	%r139, 6;
	sub.s32 	%r140, %r139, %r138;
	mul.wide.s32 	%rd24, %r140, 4;
	add.s64 	%rd12, %rd23, %rd24;
	ld.local.u32 	%r203, [%rd12];
	ld.local.u32 	%r204, [%rd12+-4];
	and.b32  	%r47, %r38, 31;
	setp.eq.s32	%p20, %r47, 0;
	@%p20 bra 	BB1_31;

	mov.u32 	%r141, 32;
	sub.s32 	%r142, %r141, %r47;
	shr.u32 	%r143, %r204, %r142;
	shl.b32 	%r144, %r203, %r47;
	add.s32 	%r203, %r143, %r144;
	ld.local.u32 	%r145, [%rd12+-8];
	shr.u32 	%r146, %r145, %r142;
	shl.b32 	%r147, %r204, %r47;
	add.s32 	%r204, %r146, %r147;

BB1_31:
	shr.u32 	%r148, %r204, 30;
	shl.b32 	%r149, %r203, 2;
	add.s32 	%r205, %r148, %r149;
	shl.b32 	%r53, %r204, 2;
	shr.u32 	%r150, %r205, 31;
	shr.u32 	%r151, %r203, 30;
	add.s32 	%r54, %r150, %r151;
	setp.eq.s32	%p21, %r150, 0;
	@%p21 bra 	BB1_32;

	not.b32 	%r152, %r205;
	neg.s32 	%r207, %r53;
	setp.eq.s32	%p22, %r53, 0;
	selp.u32	%r153, 1, 0, %p22;
	add.s32 	%r205, %r153, %r152;
	xor.b32  	%r206, %r44, -2147483648;
	bra.uni 	BB1_34;

BB1_32:
	mov.u32 	%r206, %r44;
	mov.u32 	%r207, %r53;

BB1_34:
	clz.b32 	%r209, %r205;
	setp.eq.s32	%p23, %r209, 0;
	shl.b32 	%r154, %r205, %r209;
	mov.u32 	%r155, 32;
	sub.s32 	%r156, %r155, %r209;
	shr.u32 	%r157, %r207, %r156;
	add.s32 	%r158, %r157, %r154;
	selp.b32	%r62, %r205, %r158, %p23;
	mov.u32 	%r159, -921707870;
	mul.hi.u32 	%r208, %r62, %r159;
	setp.eq.s32	%p24, %r44, 0;
	neg.s32 	%r160, %r54;
	selp.b32	%r210, %r54, %r160, %p24;
	setp.lt.s32	%p25, %r208, 1;
	@%p25 bra 	BB1_36;

	mul.lo.s32 	%r161, %r62, -921707870;
	shr.u32 	%r162, %r161, 31;
	shl.b32 	%r163, %r208, 1;
	add.s32 	%r208, %r162, %r163;
	add.s32 	%r209, %r209, 1;

BB1_36:
	mov.u32 	%r164, 126;
	sub.s32 	%r165, %r164, %r209;
	shl.b32 	%r166, %r165, 23;
	add.s32 	%r167, %r208, 1;
	shr.u32 	%r168, %r167, 7;
	add.s32 	%r169, %r168, 1;
	shr.u32 	%r170, %r169, 1;
	add.s32 	%r171, %r170, %r166;
	or.b32  	%r172, %r171, %r206;
	mov.b32 	 %f124, %r172;

BB1_37:
	mul.rn.f32 	%f24, %f124, %f124;
	and.b32  	%r70, %r210, 1;
	setp.eq.s32	%p26, %r70, 0;
	@%p26 bra 	BB1_39;

	mov.f32 	%f72, 0fBAB6061A;
	mov.f32 	%f73, 0f37CCF5CE;
	fma.rn.f32 	%f125, %f73, %f24, %f72;
	bra.uni 	BB1_40;

BB1_39:
	mov.f32 	%f74, 0f3C08839E;
	mov.f32 	%f75, 0fB94CA1F9;
	fma.rn.f32 	%f125, %f75, %f24, %f74;

BB1_40:
	@%p26 bra 	BB1_42;

	mov.f32 	%f76, 0f3D2AAAA5;
	fma.rn.f32 	%f77, %f125, %f24, %f76;
	mov.f32 	%f78, 0fBF000000;
	fma.rn.f32 	%f126, %f77, %f24, %f78;
	bra.uni 	BB1_43;

BB1_42:
	mov.f32 	%f79, 0fBE2AAAA3;
	fma.rn.f32 	%f80, %f125, %f24, %f79;
	mov.f32 	%f81, 0f00000000;
	fma.rn.f32 	%f126, %f80, %f24, %f81;

BB1_43:
	fma.rn.f32 	%f127, %f126, %f124, %f124;
	@%p26 bra 	BB1_45;

	mov.f32 	%f82, 0f3F800000;
	fma.rn.f32 	%f127, %f126, %f24, %f82;

BB1_45:
	and.b32  	%r173, %r210, 2;
	setp.eq.s32	%p29, %r173, 0;
	@%p29 bra 	BB1_47;

	mov.f32 	%f83, 0f00000000;
	mov.f32 	%f84, 0fBF800000;
	fma.rn.f32 	%f127, %f127, %f84, %f83;

BB1_47:
	mul.f32 	%f85, %f37, %f127;
	mul.f32 	%f86, %f36, %f121;
	sub.f32 	%f87, %f85, %f86;
	mul.f32 	%f88, %f37, %f121;
	neg.f32 	%f89, %f88;
	mul.f32 	%f90, %f36, %f127;
	sub.f32 	%f91, %f89, %f90;
	shr.u32 	%r178, %r71, 31;
	add.s32 	%r179, %r71, %r178;
	shr.s32 	%r180, %r179, 1;
	sub.s32 	%r181, %r77, %r180;
	cvt.rn.f32.s32	%f92, %r181;
	shr.u32 	%r186, %r72, 31;
	add.s32 	%r187, %r72, %r186;
	shr.s32 	%r188, %r187, 1;
	sub.s32 	%r189, %r81, %r188;
	cvt.rn.f32.s32	%f93, %r189;
	mul.f32 	%f94, %f121, %f92;
	mul.f32 	%f95, %f127, %f93;
	sub.f32 	%f96, %f94, %f95;
	sub.f32 	%f97, %f96, %f92;
	add.f32 	%f98, %f87, %f97;
	mul.f32 	%f99, %f121, %f93;
	fma.rn.f32 	%f100, %f127, %f92, %f99;
	sub.f32 	%f101, %f100, %f93;
	add.f32 	%f102, %f91, %f101;
	cvt.rn.f32.s32	%f103, %r77;
	add.f32 	%f104, %f103, 0f3F000000;
	cvt.rn.f32.s32	%f105, %r71;
	div.rn.f32 	%f106, %f104, %f105;
	cvt.rn.f32.s32	%f107, %r81;
	add.f32 	%f108, %f107, 0f3F000000;
	cvt.rn.f32.s32	%f109, %r72;
	div.rn.f32 	%f110, %f108, %f109;
	tex.2d.v4.f32.f32	{%f111, %f112, %f113, %f114}, [%rd14, {%f106, %f110}];
	mul.lo.s32 	%r190, %r81, %r73;
	cvta.to.global.u64 	%rd25, %rd13;
	cvt.s64.s32	%rd26, %r190;
	add.s64 	%rd27, %rd25, %rd26;
	mul.wide.s32 	%rd28, %r77, 8;
	add.s64 	%rd29, %rd27, %rd28;
	add.f32 	%f115, %f112, %f102;
	add.f32 	%f116, %f111, %f98;
	st.global.v2.f32 	[%rd29], {%f116, %f115};

BB1_48:
	ret;
}

	// .globl	ComputeDerivativesKernel
.visible .entry ComputeDerivativesKernel(
	.param .u32 ComputeDerivativesKernel_param_0,
	.param .u32 ComputeDerivativesKernel_param_1,
	.param .u32 ComputeDerivativesKernel_param_2,
	.param .u64 ComputeDerivativesKernel_param_3,
	.param .u64 ComputeDerivativesKernel_param_4,
	.param .u64 ComputeDerivativesKernel_param_5,
	.param .u64 ComputeDerivativesKernel_param_6,
	.param .u64 ComputeDerivativesKernel_param_7
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<118>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<17>;


	ld.param.u32 	%r3, [ComputeDerivativesKernel_param_0];
	ld.param.u32 	%r4, [ComputeDerivativesKernel_param_1];
	ld.param.u32 	%r5, [ComputeDerivativesKernel_param_2];
	ld.param.u64 	%rd1, [ComputeDerivativesKernel_param_3];
	ld.param.u64 	%rd2, [ComputeDerivativesKernel_param_4];
	ld.param.u64 	%rd3, [ComputeDerivativesKernel_param_5];
	ld.param.u64 	%rd4, [ComputeDerivativesKernel_param_6];
	ld.param.u64 	%rd5, [ComputeDerivativesKernel_param_7];
	mov.u32 	%r6, %tid.x;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mad.lo.s32 	%r1, %r7, %r8, %r6;
	mov.u32 	%r9, %ntid.y;
	mov.u32 	%r10, %ctaid.y;
	mov.u32 	%r11, %tid.y;
	mad.lo.s32 	%r2, %r9, %r10, %r11;
	setp.ge.s32	%p1, %r2, %r4;
	setp.ge.s32	%p2, %r1, %r3;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB2_2;

	cvt.rn.f32.s32	%f1, %r3;
	rcp.rn.f32 	%f2, %f1;
	cvt.rn.f32.s32	%f3, %r4;
	rcp.rn.f32 	%f4, %f3;
	cvt.rn.f32.s32	%f5, %r1;
	add.f32 	%f6, %f5, 0f3F000000;
	mul.f32 	%f7, %f6, %f2;
	cvt.rn.f32.s32	%f8, %r2;
	add.f32 	%f9, %f8, 0f3F000000;
	mul.f32 	%f10, %f9, %f4;
	add.f32 	%f11, %f2, %f2;
	add.f32 	%f12, %f7, %f11;
	tex.2d.v4.f32.f32	{%f13, %f14, %f15, %f16}, [%rd4, {%f12, %f10}];
	add.f32 	%f17, %f2, %f7;
	tex.2d.v4.f32.f32	{%f18, %f19, %f20, %f21}, [%rd4, {%f17, %f10}];
	mul.f32 	%f22, %f18, 0f41000000;
	sub.f32 	%f23, %f13, %f22;
	sub.f32 	%f24, %f7, %f2;
	tex.2d.v4.f32.f32	{%f25, %f26, %f27, %f28}, [%rd4, {%f24, %f10}];
	fma.rn.f32 	%f29, %f25, 0f41000000, %f23;
	sub.f32 	%f30, %f7, %f11;
	tex.2d.v4.f32.f32	{%f31, %f32, %f33, %f34}, [%rd4, {%f30, %f10}];
	sub.f32 	%f35, %f29, %f31;
	div.rn.f32 	%f36, %f35, 0f41400000;
	tex.2d.v4.f32.f32	{%f37, %f38, %f39, %f40}, [%rd5, {%f12, %f10}];
	tex.2d.v4.f32.f32	{%f41, %f42, %f43, %f44}, [%rd5, {%f17, %f10}];
	mul.f32 	%f45, %f41, 0f41000000;
	sub.f32 	%f46, %f37, %f45;
	tex.2d.v4.f32.f32	{%f47, %f48, %f49, %f50}, [%rd5, {%f24, %f10}];
	fma.rn.f32 	%f51, %f47, 0f41000000, %f46;
	tex.2d.v4.f32.f32	{%f52, %f53, %f54, %f55}, [%rd5, {%f30, %f10}];
	sub.f32 	%f56, %f51, %f52;
	div.rn.f32 	%f57, %f56, 0f41400000;
	add.f32 	%f58, %f36, %f57;
	mul.f32 	%f59, %f58, 0f3F000000;
	mul.lo.s32 	%r12, %r2, %r5;
	cvta.to.global.u64 	%rd6, %rd1;
	cvt.s64.s32	%rd7, %r12;
	add.s64 	%rd8, %rd6, %rd7;
	mul.wide.s32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	st.global.f32 	[%rd10], %f59;
	tex.2d.v4.f32.f32	{%f60, %f61, %f62, %f63}, [%rd4, {%f7, %f10}];
	tex.2d.v4.f32.f32	{%f64, %f65, %f66, %f67}, [%rd5, {%f7, %f10}];
	sub.f32 	%f68, %f60, %f64;
	cvta.to.global.u64 	%rd11, %rd3;
	add.s64 	%rd12, %rd11, %rd7;
	add.s64 	%rd13, %rd12, %rd9;
	st.global.f32 	[%rd13], %f68;
	add.f32 	%f69, %f4, %f4;
	add.f32 	%f70, %f10, %f69;
	tex.2d.v4.f32.f32	{%f71, %f72, %f73, %f74}, [%rd4, {%f7, %f70}];
	add.f32 	%f75, %f4, %f10;
	tex.2d.v4.f32.f32	{%f76, %f77, %f78, %f79}, [%rd4, {%f7, %f75}];
	mul.f32 	%f80, %f76, 0f41000000;
	sub.f32 	%f81, %f71, %f80;
	sub.f32 	%f82, %f10, %f4;
	tex.2d.v4.f32.f32	{%f83, %f84, %f85, %f86}, [%rd4, {%f7, %f82}];
	fma.rn.f32 	%f87, %f83, 0f41000000, %f81;
	sub.f32 	%f88, %f10, %f69;
	tex.2d.v4.f32.f32	{%f89, %f90, %f91, %f92}, [%rd4, {%f7, %f88}];
	sub.f32 	%f93, %f87, %f89;
	div.rn.f32 	%f94, %f93, 0f41400000;
	tex.2d.v4.f32.f32	{%f95, %f96, %f97, %f98}, [%rd5, {%f7, %f70}];
	tex.2d.v4.f32.f32	{%f99, %f100, %f101, %f102}, [%rd5, {%f7, %f75}];
	mul.f32 	%f103, %f99, 0f41000000;
	sub.f32 	%f104, %f95, %f103;
	tex.2d.v4.f32.f32	{%f105, %f106, %f107, %f108}, [%rd5, {%f7, %f82}];
	fma.rn.f32 	%f109, %f105, 0f41000000, %f104;
	tex.2d.v4.f32.f32	{%f110, %f111, %f112, %f113}, [%rd5, {%f7, %f88}];
	sub.f32 	%f114, %f109, %f110;
	div.rn.f32 	%f115, %f114, 0f41400000;
	add.f32 	%f116, %f94, %f115;
	mul.f32 	%f117, %f116, 0f3F000000;
	cvta.to.global.u64 	%rd14, %rd2;
	add.s64 	%rd15, %rd14, %rd7;
	add.s64 	%rd16, %rd15, %rd9;
	st.global.f32 	[%rd16], %f117;

BB2_2:
	ret;
}

	// .globl	ComputeDerivatives2Kernel
.visible .entry ComputeDerivatives2Kernel(
	.param .u32 ComputeDerivatives2Kernel_param_0,
	.param .u32 ComputeDerivatives2Kernel_param_1,
	.param .u32 ComputeDerivatives2Kernel_param_2,
	.param .u64 ComputeDerivatives2Kernel_param_3,
	.param .u64 ComputeDerivatives2Kernel_param_4,
	.param .u64 ComputeDerivatives2Kernel_param_5
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<63>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<12>;


	ld.param.u32 	%r3, [ComputeDerivatives2Kernel_param_0];
	ld.param.u32 	%r4, [ComputeDerivatives2Kernel_param_1];
	ld.param.u32 	%r5, [ComputeDerivatives2Kernel_param_2];
	ld.param.u64 	%rd1, [ComputeDerivatives2Kernel_param_3];
	ld.param.u64 	%rd2, [ComputeDerivatives2Kernel_param_4];
	ld.param.u64 	%rd3, [ComputeDerivatives2Kernel_param_5];
	mov.u32 	%r6, %tid.x;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mad.lo.s32 	%r1, %r7, %r8, %r6;
	mov.u32 	%r9, %ntid.y;
	mov.u32 	%r10, %ctaid.y;
	mov.u32 	%r11, %tid.y;
	mad.lo.s32 	%r2, %r9, %r10, %r11;
	setp.ge.s32	%p1, %r2, %r4;
	setp.ge.s32	%p2, %r1, %r3;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB3_2;

	cvt.rn.f32.s32	%f1, %r3;
	rcp.rn.f32 	%f2, %f1;
	cvt.rn.f32.s32	%f3, %r4;
	rcp.rn.f32 	%f4, %f3;
	cvt.rn.f32.s32	%f5, %r1;
	add.f32 	%f6, %f5, 0f3F000000;
	mul.f32 	%f7, %f6, %f2;
	cvt.rn.f32.s32	%f8, %r2;
	add.f32 	%f9, %f8, 0f3F000000;
	mul.f32 	%f10, %f9, %f4;
	add.f32 	%f11, %f2, %f2;
	add.f32 	%f12, %f7, %f11;
	tex.2d.v4.f32.f32	{%f13, %f14, %f15, %f16}, [%rd3, {%f12, %f10}];
	add.f32 	%f17, %f2, %f7;
	tex.2d.v4.f32.f32	{%f18, %f19, %f20, %f21}, [%rd3, {%f17, %f10}];
	mul.f32 	%f22, %f18, 0f41000000;
	sub.f32 	%f23, %f13, %f22;
	sub.f32 	%f24, %f7, %f2;
	tex.2d.v4.f32.f32	{%f25, %f26, %f27, %f28}, [%rd3, {%f24, %f10}];
	fma.rn.f32 	%f29, %f25, 0f41000000, %f23;
	sub.f32 	%f30, %f7, %f11;
	tex.2d.v4.f32.f32	{%f31, %f32, %f33, %f34}, [%rd3, {%f30, %f10}];
	sub.f32 	%f35, %f29, %f31;
	div.rn.f32 	%f36, %f35, 0f41400000;
	mul.lo.s32 	%r12, %r2, %r5;
	cvta.to.global.u64 	%rd4, %rd1;
	cvt.s64.s32	%rd5, %r12;
	add.s64 	%rd6, %rd4, %rd5;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f36;
	add.f32 	%f37, %f4, %f4;
	add.f32 	%f38, %f10, %f37;
	tex.2d.v4.f32.f32	{%f39, %f40, %f41, %f42}, [%rd3, {%f7, %f38}];
	add.f32 	%f43, %f4, %f10;
	tex.2d.v4.f32.f32	{%f44, %f45, %f46, %f47}, [%rd3, {%f7, %f43}];
	mul.f32 	%f48, %f44, 0f41000000;
	sub.f32 	%f49, %f39, %f48;
	sub.f32 	%f50, %f10, %f4;
	tex.2d.v4.f32.f32	{%f51, %f52, %f53, %f54}, [%rd3, {%f7, %f50}];
	fma.rn.f32 	%f55, %f51, 0f41000000, %f49;
	sub.f32 	%f56, %f10, %f37;
	tex.2d.v4.f32.f32	{%f57, %f58, %f59, %f60}, [%rd3, {%f7, %f56}];
	sub.f32 	%f61, %f55, %f57;
	div.rn.f32 	%f62, %f61, 0f41400000;
	cvta.to.global.u64 	%rd9, %rd2;
	add.s64 	%rd10, %rd9, %rd5;
	add.s64 	%rd11, %rd10, %rd7;
	st.global.f32 	[%rd11], %f62;

BB3_2:
	ret;
}

	// .globl	lucasKanadeOptim
.visible .entry lucasKanadeOptim(
	.param .u64 lucasKanadeOptim_param_0,
	.param .u64 lucasKanadeOptim_param_1,
	.param .u64 lucasKanadeOptim_param_2,
	.param .u64 lucasKanadeOptim_param_3,
	.param .u32 lucasKanadeOptim_param_4,
	.param .u32 lucasKanadeOptim_param_5,
	.param .u32 lucasKanadeOptim_param_6,
	.param .u32 lucasKanadeOptim_param_7,
	.param .u32 lucasKanadeOptim_param_8,
	.param .f32 lucasKanadeOptim_param_9
)
{
	.local .align 4 .b8 	__local_depot4[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<99>;
	.reg .f32 	%f<523>;
	.reg .b32 	%r<501>;
	.reg .b64 	%rd<125>;


	mov.u64 	%SPL, __local_depot4;
	ld.param.u64 	%rd30, [lucasKanadeOptim_param_0];
	ld.param.u64 	%rd31, [lucasKanadeOptim_param_1];
	ld.param.u64 	%rd32, [lucasKanadeOptim_param_2];
	ld.param.u64 	%rd33, [lucasKanadeOptim_param_3];
	ld.param.u32 	%r181, [lucasKanadeOptim_param_4];
	ld.param.u32 	%r182, [lucasKanadeOptim_param_5];
	ld.param.u32 	%r184, [lucasKanadeOptim_param_6];
	ld.param.u32 	%r185, [lucasKanadeOptim_param_7];
	ld.param.u32 	%r183, [lucasKanadeOptim_param_8];
	ld.param.f32 	%f159, [lucasKanadeOptim_param_9];
	neg.s32 	%r1, %r183;
	mov.u32 	%r186, %ntid.x;
	mov.u32 	%r187, %ctaid.x;
	mov.u32 	%r188, %tid.x;
	mad.lo.s32 	%r2, %r186, %r187, %r188;
	mov.u32 	%r189, %ntid.y;
	mov.u32 	%r190, %ctaid.y;
	mov.u32 	%r191, %tid.y;
	mad.lo.s32 	%r3, %r189, %r190, %r191;
	setp.lt.s32	%p1, %r2, %r183;
	sub.s32 	%r192, %r184, %r183;
	setp.ge.s32	%p2, %r2, %r192;
	or.pred  	%p3, %p1, %p2;
	setp.lt.s32	%p4, %r3, %r183;
	or.pred  	%p5, %p3, %p4;
	sub.s32 	%r193, %r185, %r183;
	setp.ge.s32	%p6, %r3, %r193;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB4_138;

	shl.b32 	%r194, %r183, 1;
	add.s32 	%r4, %r194, 1;
	setp.gt.s32	%p8, %r1, %r183;
	mov.f32 	%f1, 0f00000000;
	mov.f32 	%f2, %f1;
	mov.f32 	%f3, %f1;
	@%p8 bra 	BB4_15;

	cvta.to.global.u64 	%rd1, %rd31;
	cvta.to.global.u64 	%rd2, %rd32;
	max.s32 	%r195, %r183, %r1;
	add.s32 	%r196, %r195, %r183;
	add.s32 	%r5, %r196, 1;
	mov.u32 	%r197, 1;
	and.b32  	%r6, %r5, 3;
	sub.s32 	%r7, %r2, %r183;
	sub.s32 	%r8, %r197, %r183;
	mov.f32 	%f165, 0f00000000;
	mov.u32 	%r451, %r1;
	mov.f32 	%f1, %f165;
	mov.f32 	%f2, %f165;
	mov.f32 	%f3, %f165;

BB4_3:
	add.s32 	%r198, %r451, %r3;
	mul.lo.s32 	%r199, %r198, %r182;
	cvt.s64.s32	%rd34, %r199;
	add.s64 	%rd3, %rd1, %rd34;
	add.s64 	%rd4, %rd2, %rd34;
	setp.eq.s32	%p9, %r6, 0;
	@%p9 bra 	BB4_4;

	setp.eq.s32	%p10, %r6, 1;
	@%p10 bra 	BB4_6;
	bra.uni 	BB4_7;

BB4_6:
	mov.u32 	%r453, %r1;
	bra.uni 	BB4_11;

BB4_4:
	mov.u32 	%r455, %r1;
	mov.f32 	%f474, %f1;
	mov.f32 	%f475, %f2;
	mov.f32 	%f476, %f3;
	mov.f32 	%f1, %f165;
	mov.f32 	%f2, %f165;
	mov.f32 	%f3, %f165;
	bra.uni 	BB4_12;

BB4_7:
	setp.eq.s32	%p11, %r6, 2;
	@%p11 bra 	BB4_8;
	bra.uni 	BB4_9;

BB4_8:
	mov.u32 	%r452, %r1;
	bra.uni 	BB4_10;

BB4_9:
	mul.wide.s32 	%rd35, %r7, 4;
	add.s64 	%rd36, %rd3, %rd35;
	add.s64 	%rd37, %rd4, %rd35;
	ld.global.nc.f32 	%f169, [%rd36];
	fma.rn.f32 	%f3, %f169, %f169, %f3;
	ld.global.nc.f32 	%f170, [%rd37];
	fma.rn.f32 	%f2, %f169, %f170, %f2;
	fma.rn.f32 	%f1, %f170, %f170, %f1;
	mov.u32 	%r452, %r8;

BB4_10:
	add.s32 	%r200, %r452, %r2;
	mul.wide.s32 	%rd38, %r200, 4;
	add.s64 	%rd39, %rd3, %rd38;
	add.s64 	%rd40, %rd4, %rd38;
	ld.global.nc.f32 	%f171, [%rd39];
	fma.rn.f32 	%f3, %f171, %f171, %f3;
	ld.global.nc.f32 	%f172, [%rd40];
	fma.rn.f32 	%f2, %f171, %f172, %f2;
	fma.rn.f32 	%f1, %f172, %f172, %f1;
	add.s32 	%r453, %r452, 1;

BB4_11:
	add.s32 	%r201, %r453, %r2;
	mul.wide.s32 	%rd41, %r201, 4;
	add.s64 	%rd42, %rd3, %rd41;
	add.s64 	%rd43, %rd4, %rd41;
	ld.global.nc.f32 	%f173, [%rd42];
	fma.rn.f32 	%f476, %f173, %f173, %f3;
	ld.global.nc.f32 	%f174, [%rd43];
	fma.rn.f32 	%f475, %f173, %f174, %f2;
	fma.rn.f32 	%f474, %f174, %f174, %f1;
	add.s32 	%r455, %r453, 1;
	mov.f32 	%f1, %f474;
	mov.f32 	%f2, %f475;
	mov.f32 	%f3, %f476;

BB4_12:
	setp.lt.u32	%p12, %r5, 4;
	@%p12 bra 	BB4_14;

BB4_13:
	add.s32 	%r202, %r455, %r2;
	mul.wide.s32 	%rd44, %r202, 4;
	add.s64 	%rd45, %rd3, %rd44;
	add.s64 	%rd46, %rd4, %rd44;
	ld.global.nc.f32 	%f175, [%rd45];
	fma.rn.f32 	%f176, %f175, %f175, %f476;
	ld.global.nc.f32 	%f177, [%rd46];
	fma.rn.f32 	%f178, %f175, %f177, %f475;
	fma.rn.f32 	%f179, %f177, %f177, %f474;
	ld.global.nc.f32 	%f180, [%rd45+4];
	fma.rn.f32 	%f181, %f180, %f180, %f176;
	ld.global.nc.f32 	%f182, [%rd46+4];
	fma.rn.f32 	%f183, %f180, %f182, %f178;
	fma.rn.f32 	%f184, %f182, %f182, %f179;
	ld.global.nc.f32 	%f185, [%rd45+8];
	fma.rn.f32 	%f186, %f185, %f185, %f181;
	ld.global.nc.f32 	%f187, [%rd46+8];
	fma.rn.f32 	%f188, %f185, %f187, %f183;
	fma.rn.f32 	%f189, %f187, %f187, %f184;
	ld.global.nc.f32 	%f190, [%rd45+12];
	fma.rn.f32 	%f476, %f190, %f190, %f186;
	ld.global.nc.f32 	%f191, [%rd46+12];
	fma.rn.f32 	%f475, %f190, %f191, %f188;
	fma.rn.f32 	%f474, %f191, %f191, %f189;
	add.s32 	%r16, %r455, 4;
	add.s32 	%r203, %r455, 3;
	setp.lt.s32	%p13, %r203, %r183;
	mov.u32 	%r455, %r16;
	mov.f32 	%f1, %f474;
	mov.f32 	%f2, %f475;
	mov.f32 	%f3, %f476;
	@%p13 bra 	BB4_13;

BB4_14:
	add.s32 	%r17, %r451, 1;
	setp.lt.s32	%p14, %r451, %r183;
	mov.u32 	%r451, %r17;
	@%p14 bra 	BB4_3;

BB4_15:
	add.f32 	%f192, %f3, %f3;
	add.f32 	%f193, %f2, %f2;
	mul.f32 	%f194, %f193, %f1;
	fma.rn.f32 	%f195, %f192, %f2, %f194;
	mul.f32 	%f37, %f2, %f2;
	mul.f32 	%f38, %f3, %f3;
	add.f32 	%f39, %f38, %f37;
	sub.f32 	%f196, %f39, %f37;
	mul.f32 	%f40, %f1, %f1;
	sub.f32 	%f41, %f196, %f40;
	abs.f32 	%f42, %f41;
	abs.f32 	%f43, %f195;
	setp.eq.f32	%p15, %f42, 0f00000000;
	setp.eq.f32	%p16, %f43, 0f00000000;
	and.pred  	%p17, %p15, %p16;
	mov.b32 	 %r18, %f41;
	mov.b32 	 %r204, %f195;
	and.b32  	%r19, %r204, -2147483648;
	@%p17 bra 	BB4_19;
	bra.uni 	BB4_16;

BB4_19:
	shr.s32 	%r211, %r18, 31;
	and.b32  	%r212, %r211, 1078530011;
	or.b32  	%r213, %r212, %r19;
	mov.b32 	 %f483, %r213;
	bra.uni 	BB4_20;

BB4_16:
	setp.eq.f32	%p18, %f42, 0f7F800000;
	setp.eq.f32	%p19, %f43, 0f7F800000;
	and.pred  	%p20, %p18, %p19;
	@%p20 bra 	BB4_18;
	bra.uni 	BB4_17;

BB4_18:
	shr.s32 	%r207, %r18, 31;
	and.b32  	%r208, %r207, 13483017;
	add.s32 	%r209, %r208, 1061752795;
	or.b32  	%r210, %r209, %r19;
	mov.b32 	 %f483, %r210;
	bra.uni 	BB4_20;

BB4_17:
	max.f32 	%f197, %f43, %f42;
	min.f32 	%f198, %f43, %f42;
	div.rn.f32 	%f199, %f198, %f197;
	mul.rn.f32 	%f200, %f199, %f199;
	mov.f32 	%f201, 0fC0B59883;
	mov.f32 	%f202, 0fBF52C7EA;
	fma.rn.f32 	%f203, %f200, %f202, %f201;
	mov.f32 	%f204, 0fC0D21907;
	fma.rn.f32 	%f205, %f203, %f200, %f204;
	mul.f32 	%f206, %f200, %f205;
	mul.f32 	%f207, %f199, %f206;
	add.f32 	%f208, %f200, 0f41355DC0;
	mov.f32 	%f209, 0f41E6BD60;
	fma.rn.f32 	%f210, %f208, %f200, %f209;
	mov.f32 	%f211, 0f419D92C8;
	fma.rn.f32 	%f212, %f210, %f200, %f211;
	rcp.rn.f32 	%f213, %f212;
	fma.rn.f32 	%f214, %f207, %f213, %f199;
	mov.f32 	%f215, 0f3FC90FDB;
	sub.f32 	%f216, %f215, %f214;
	setp.gt.f32	%p21, %f43, %f42;
	selp.f32	%f217, %f216, %f214, %p21;
	mov.f32 	%f218, 0f40490FDB;
	sub.f32 	%f219, %f218, %f217;
	setp.lt.s32	%p22, %r18, 0;
	selp.f32	%f220, %f219, %f217, %p22;
	mov.b32 	 %r205, %f220;
	or.b32  	%r206, %r205, %r19;
	mov.b32 	 %f221, %r206;
	add.f32 	%f222, %f42, %f43;
	setp.gtu.f32	%p23, %f222, 0f7F800000;
	selp.f32	%f483, %f222, %f221, %p23;

BB4_20:
	add.u64 	%rd5, %SPL, 0;
	mul.f32 	%f490, %f483, 0f3F000000;
	abs.f32 	%f49, %f490;
	setp.neu.f32	%p24, %f49, 0f7F800000;
	mov.f32 	%f484, %f490;
	@%p24 bra 	BB4_22;

	mov.f32 	%f223, 0f00000000;
	mul.rn.f32 	%f484, %f490, %f223;

BB4_22:
	mul.f32 	%f224, %f484, 0f3F22F983;
	cvt.rni.s32.f32	%r465, %f224;
	cvt.rn.f32.s32	%f225, %r465;
	neg.f32 	%f226, %f225;
	mov.f32 	%f227, 0f3FC90FDA;
	fma.rn.f32 	%f228, %f226, %f227, %f484;
	mov.f32 	%f229, 0f33A22168;
	fma.rn.f32 	%f230, %f226, %f229, %f228;
	mov.f32 	%f231, 0f27C234C5;
	fma.rn.f32 	%f485, %f226, %f231, %f230;
	abs.f32 	%f232, %f484;
	add.s64 	%rd6, %rd5, 24;
	setp.leu.f32	%p25, %f232, 0f47CE4780;
	@%p25 bra 	BB4_33;

	mov.b32 	 %r21, %f484;
	shr.u32 	%r22, %r21, 23;
	shl.b32 	%r216, %r21, 8;
	or.b32  	%r23, %r216, -2147483648;
	mov.u32 	%r457, 0;
	mov.u64 	%rd117, __cudart_i2opi_f;
	mov.u32 	%r456, -6;
	mov.u64 	%rd118, %rd5;

BB4_24:
	.pragma "nounroll";
	ld.const.u32 	%r219, [%rd117];
	// inline asm
	{
	mad.lo.cc.u32   %r217, %r219, %r23, %r457;
	madc.hi.u32     %r457, %r219, %r23,  0;
	}
	// inline asm
	st.local.u32 	[%rd118], %r217;
	add.s64 	%rd118, %rd118, 4;
	add.s64 	%rd117, %rd117, 4;
	add.s32 	%r456, %r456, 1;
	setp.ne.s32	%p26, %r456, 0;
	@%p26 bra 	BB4_24;

	and.b32  	%r222, %r22, 255;
	add.s32 	%r223, %r222, -128;
	shr.u32 	%r224, %r223, 5;
	and.b32  	%r28, %r21, -2147483648;
	st.local.u32 	[%rd6], %r457;
	mov.u32 	%r225, 6;
	sub.s32 	%r226, %r225, %r224;
	mul.wide.s32 	%rd49, %r226, 4;
	add.s64 	%rd11, %rd5, %rd49;
	ld.local.u32 	%r458, [%rd11];
	ld.local.u32 	%r459, [%rd11+-4];
	and.b32  	%r31, %r22, 31;
	setp.eq.s32	%p27, %r31, 0;
	@%p27 bra 	BB4_27;

	mov.u32 	%r227, 32;
	sub.s32 	%r228, %r227, %r31;
	shr.u32 	%r229, %r459, %r228;
	shl.b32 	%r230, %r458, %r31;
	add.s32 	%r458, %r229, %r230;
	ld.local.u32 	%r231, [%rd11+-8];
	shr.u32 	%r232, %r231, %r228;
	shl.b32 	%r233, %r459, %r31;
	add.s32 	%r459, %r232, %r233;

BB4_27:
	shr.u32 	%r234, %r459, 30;
	shl.b32 	%r235, %r458, 2;
	add.s32 	%r460, %r234, %r235;
	shl.b32 	%r37, %r459, 2;
	shr.u32 	%r236, %r460, 31;
	shr.u32 	%r237, %r458, 30;
	add.s32 	%r38, %r236, %r237;
	setp.eq.s32	%p28, %r236, 0;
	@%p28 bra 	BB4_28;

	not.b32 	%r238, %r460;
	neg.s32 	%r462, %r37;
	setp.eq.s32	%p29, %r37, 0;
	selp.u32	%r239, 1, 0, %p29;
	add.s32 	%r460, %r239, %r238;
	xor.b32  	%r461, %r28, -2147483648;
	bra.uni 	BB4_30;

BB4_28:
	mov.u32 	%r461, %r28;
	mov.u32 	%r462, %r37;

BB4_30:
	clz.b32 	%r464, %r460;
	setp.eq.s32	%p30, %r464, 0;
	shl.b32 	%r240, %r460, %r464;
	mov.u32 	%r241, 32;
	sub.s32 	%r242, %r241, %r464;
	shr.u32 	%r243, %r462, %r242;
	add.s32 	%r244, %r243, %r240;
	selp.b32	%r46, %r460, %r244, %p30;
	mov.u32 	%r245, -921707870;
	mul.hi.u32 	%r463, %r46, %r245;
	setp.eq.s32	%p31, %r28, 0;
	neg.s32 	%r246, %r38;
	selp.b32	%r465, %r38, %r246, %p31;
	setp.lt.s32	%p32, %r463, 1;
	@%p32 bra 	BB4_32;

	mul.lo.s32 	%r247, %r46, -921707870;
	shr.u32 	%r248, %r247, 31;
	shl.b32 	%r249, %r463, 1;
	add.s32 	%r463, %r248, %r249;
	add.s32 	%r464, %r464, 1;

BB4_32:
	mov.u32 	%r250, 126;
	sub.s32 	%r251, %r250, %r464;
	shl.b32 	%r252, %r251, 23;
	add.s32 	%r253, %r463, 1;
	shr.u32 	%r254, %r253, 7;
	add.s32 	%r255, %r254, 1;
	shr.u32 	%r256, %r255, 1;
	add.s32 	%r257, %r256, %r252;
	or.b32  	%r258, %r257, %r461;
	mov.b32 	 %f485, %r258;

BB4_33:
	mul.rn.f32 	%f55, %f485, %f485;
	add.s32 	%r54, %r465, 1;
	and.b32  	%r55, %r54, 1;
	setp.eq.s32	%p33, %r55, 0;
	@%p33 bra 	BB4_35;

	mov.f32 	%f233, 0fBAB6061A;
	mov.f32 	%f234, 0f37CCF5CE;
	fma.rn.f32 	%f486, %f234, %f55, %f233;
	bra.uni 	BB4_36;

BB4_35:
	mov.f32 	%f235, 0f3C08839E;
	mov.f32 	%f236, 0fB94CA1F9;
	fma.rn.f32 	%f486, %f236, %f55, %f235;

BB4_36:
	@%p33 bra 	BB4_38;

	mov.f32 	%f237, 0f3D2AAAA5;
	fma.rn.f32 	%f238, %f486, %f55, %f237;
	mov.f32 	%f239, 0fBF000000;
	fma.rn.f32 	%f487, %f238, %f55, %f239;
	bra.uni 	BB4_39;

BB4_38:
	mov.f32 	%f240, 0fBE2AAAA3;
	fma.rn.f32 	%f241, %f486, %f55, %f240;
	mov.f32 	%f242, 0f00000000;
	fma.rn.f32 	%f487, %f241, %f55, %f242;

BB4_39:
	fma.rn.f32 	%f488, %f487, %f485, %f485;
	@%p33 bra 	BB4_41;

	mov.f32 	%f243, 0f3F800000;
	fma.rn.f32 	%f488, %f487, %f55, %f243;

BB4_41:
	and.b32  	%r259, %r54, 2;
	setp.eq.s32	%p36, %r259, 0;
	@%p36 bra 	BB4_43;

	mov.f32 	%f244, 0f00000000;
	mov.f32 	%f245, 0fBF800000;
	fma.rn.f32 	%f488, %f488, %f245, %f244;

BB4_43:
	@%p24 bra 	BB4_45;

	mov.f32 	%f246, 0f00000000;
	mul.rn.f32 	%f490, %f490, %f246;

BB4_45:
	mul.f32 	%f247, %f490, 0f3F22F983;
	cvt.rni.s32.f32	%r475, %f247;
	cvt.rn.f32.s32	%f248, %r475;
	neg.f32 	%f249, %f248;
	fma.rn.f32 	%f251, %f249, %f227, %f490;
	fma.rn.f32 	%f253, %f249, %f229, %f251;
	fma.rn.f32 	%f491, %f249, %f231, %f253;
	abs.f32 	%f255, %f490;
	setp.leu.f32	%p38, %f255, 0f47CE4780;
	@%p38 bra 	BB4_56;

	mov.b32 	 %r57, %f490;
	shr.u32 	%r58, %r57, 23;
	shl.b32 	%r262, %r57, 8;
	or.b32  	%r59, %r262, -2147483648;
	mov.u32 	%r467, 0;
	mov.u64 	%rd119, __cudart_i2opi_f;
	mov.u32 	%r466, -6;
	mov.u64 	%rd120, %rd5;

BB4_47:
	.pragma "nounroll";
	ld.const.u32 	%r265, [%rd119];
	// inline asm
	{
	mad.lo.cc.u32   %r263, %r265, %r59, %r467;
	madc.hi.u32     %r467, %r265, %r59,  0;
	}
	// inline asm
	st.local.u32 	[%rd120], %r263;
	add.s64 	%rd120, %rd120, 4;
	add.s64 	%rd119, %rd119, 4;
	add.s32 	%r466, %r466, 1;
	setp.ne.s32	%p39, %r466, 0;
	@%p39 bra 	BB4_47;

	and.b32  	%r268, %r58, 255;
	add.s32 	%r269, %r268, -128;
	shr.u32 	%r270, %r269, 5;
	and.b32  	%r64, %r57, -2147483648;
	st.local.u32 	[%rd6], %r467;
	mov.u32 	%r271, 6;
	sub.s32 	%r272, %r271, %r270;
	mul.wide.s32 	%rd51, %r272, 4;
	add.s64 	%rd16, %rd5, %rd51;
	ld.local.u32 	%r468, [%rd16];
	ld.local.u32 	%r469, [%rd16+-4];
	and.b32  	%r67, %r58, 31;
	setp.eq.s32	%p40, %r67, 0;
	@%p40 bra 	BB4_50;

	mov.u32 	%r273, 32;
	sub.s32 	%r274, %r273, %r67;
	shr.u32 	%r275, %r469, %r274;
	shl.b32 	%r276, %r468, %r67;
	add.s32 	%r468, %r275, %r276;
	ld.local.u32 	%r277, [%rd16+-8];
	shr.u32 	%r278, %r277, %r274;
	shl.b32 	%r279, %r469, %r67;
	add.s32 	%r469, %r278, %r279;

BB4_50:
	shr.u32 	%r280, %r469, 30;
	shl.b32 	%r281, %r468, 2;
	add.s32 	%r470, %r280, %r281;
	shl.b32 	%r73, %r469, 2;
	shr.u32 	%r282, %r470, 31;
	shr.u32 	%r283, %r468, 30;
	add.s32 	%r74, %r282, %r283;
	setp.eq.s32	%p41, %r282, 0;
	@%p41 bra 	BB4_51;

	not.b32 	%r284, %r470;
	neg.s32 	%r472, %r73;
	setp.eq.s32	%p42, %r73, 0;
	selp.u32	%r285, 1, 0, %p42;
	add.s32 	%r470, %r285, %r284;
	xor.b32  	%r471, %r64, -2147483648;
	bra.uni 	BB4_53;

BB4_51:
	mov.u32 	%r471, %r64;
	mov.u32 	%r472, %r73;

BB4_53:
	clz.b32 	%r474, %r470;
	setp.eq.s32	%p43, %r474, 0;
	shl.b32 	%r286, %r470, %r474;
	mov.u32 	%r287, 32;
	sub.s32 	%r288, %r287, %r474;
	shr.u32 	%r289, %r472, %r288;
	add.s32 	%r290, %r289, %r286;
	selp.b32	%r82, %r470, %r290, %p43;
	mov.u32 	%r291, -921707870;
	mul.hi.u32 	%r473, %r82, %r291;
	setp.eq.s32	%p44, %r64, 0;
	neg.s32 	%r292, %r74;
	selp.b32	%r475, %r74, %r292, %p44;
	setp.lt.s32	%p45, %r473, 1;
	@%p45 bra 	BB4_55;

	mul.lo.s32 	%r293, %r82, -921707870;
	shr.u32 	%r294, %r293, 31;
	shl.b32 	%r295, %r473, 1;
	add.s32 	%r473, %r294, %r295;
	add.s32 	%r474, %r474, 1;

BB4_55:
	mov.u32 	%r296, 126;
	sub.s32 	%r297, %r296, %r474;
	shl.b32 	%r298, %r297, 23;
	add.s32 	%r299, %r473, 1;
	shr.u32 	%r300, %r299, 7;
	add.s32 	%r301, %r300, 1;
	shr.u32 	%r302, %r301, 1;
	add.s32 	%r303, %r302, %r298;
	or.b32  	%r304, %r303, %r471;
	mov.b32 	 %f491, %r304;

BB4_56:
	mul.rn.f32 	%f72, %f491, %f491;
	and.b32  	%r90, %r475, 1;
	setp.eq.s32	%p46, %r90, 0;
	@%p46 bra 	BB4_58;

	mov.f32 	%f256, 0fBAB6061A;
	mov.f32 	%f257, 0f37CCF5CE;
	fma.rn.f32 	%f492, %f257, %f72, %f256;
	bra.uni 	BB4_59;

BB4_58:
	mov.f32 	%f258, 0f3C08839E;
	mov.f32 	%f259, 0fB94CA1F9;
	fma.rn.f32 	%f492, %f259, %f72, %f258;

BB4_59:
	@%p46 bra 	BB4_61;

	mov.f32 	%f260, 0f3D2AAAA5;
	fma.rn.f32 	%f261, %f492, %f72, %f260;
	mov.f32 	%f262, 0fBF000000;
	fma.rn.f32 	%f493, %f261, %f72, %f262;
	bra.uni 	BB4_62;

BB4_61:
	mov.f32 	%f263, 0fBE2AAAA3;
	fma.rn.f32 	%f264, %f492, %f72, %f263;
	mov.f32 	%f265, 0f00000000;
	fma.rn.f32 	%f493, %f264, %f72, %f265;

BB4_62:
	fma.rn.f32 	%f494, %f493, %f491, %f491;
	@%p46 bra 	BB4_64;

	mov.f32 	%f266, 0f3F800000;
	fma.rn.f32 	%f494, %f493, %f72, %f266;

BB4_64:
	and.b32  	%r305, %r475, 2;
	setp.eq.s32	%p49, %r305, 0;
	@%p49 bra 	BB4_66;

	mov.f32 	%f267, 0f00000000;
	mov.f32 	%f268, 0fBF800000;
	fma.rn.f32 	%f494, %f494, %f268, %f267;

BB4_66:
	add.f32 	%f269, %f37, %f39;
	add.f32 	%f270, %f40, %f269;
	mul.f32 	%f271, %f2, %f1;
	fma.rn.f32 	%f272, %f3, %f2, %f271;
	mul.f32 	%f273, %f272, 0f40800000;
	mul.f32 	%f274, %f272, %f273;
	fma.rn.f32 	%f275, %f41, %f41, %f274;
	sqrt.rn.f32 	%f276, %f275;
	add.f32 	%f277, %f270, %f276;
	mul.f32 	%f278, %f277, 0f3F000000;
	sqrt.rn.f32 	%f84, %f278;
	sub.f32 	%f279, %f270, %f276;
	mul.f32 	%f280, %f279, 0f3F000000;
	sqrt.rn.f32 	%f85, %f280;
	setp.lt.f32	%p50, %f84, %f159;
	@%p50 bra 	BB4_138;

	mov.f32 	%f497, 0f00000000;
	setp.eq.f32	%p51, %f84, 0f00000000;
	mov.f32 	%f496, %f497;
	@%p51 bra 	BB4_69;

	rcp.rn.f32 	%f496, %f84;

BB4_69:
	setp.eq.f32	%p52, %f85, 0f00000000;
	@%p52 bra 	BB4_71;

	rcp.rn.f32 	%f497, %f85;

BB4_71:
	sub.f32 	%f283, %f38, %f37;
	add.f32 	%f284, %f37, %f283;
	sub.f32 	%f285, %f284, %f40;
	abs.f32 	%f90, %f285;
	setp.eq.f32	%p53, %f90, 0f00000000;
	and.pred  	%p55, %p53, %p16;
	mov.b32 	 %r91, %f285;
	@%p55 bra 	BB4_75;
	bra.uni 	BB4_72;

BB4_75:
	shr.s32 	%r312, %r91, 31;
	and.b32  	%r313, %r312, 1078530011;
	or.b32  	%r314, %r313, %r19;
	mov.b32 	 %f498, %r314;
	bra.uni 	BB4_76;

BB4_72:
	setp.eq.f32	%p56, %f90, 0f7F800000;
	setp.eq.f32	%p57, %f43, 0f7F800000;
	and.pred  	%p58, %p56, %p57;
	@%p58 bra 	BB4_74;
	bra.uni 	BB4_73;

BB4_74:
	shr.s32 	%r308, %r91, 31;
	and.b32  	%r309, %r308, 13483017;
	add.s32 	%r310, %r309, 1061752795;
	or.b32  	%r311, %r310, %r19;
	mov.b32 	 %f498, %r311;
	bra.uni 	BB4_76;

BB4_73:
	max.f32 	%f286, %f43, %f90;
	min.f32 	%f287, %f43, %f90;
	div.rn.f32 	%f288, %f287, %f286;
	mul.rn.f32 	%f289, %f288, %f288;
	mov.f32 	%f290, 0fC0B59883;
	mov.f32 	%f291, 0fBF52C7EA;
	fma.rn.f32 	%f292, %f289, %f291, %f290;
	mov.f32 	%f293, 0fC0D21907;
	fma.rn.f32 	%f294, %f292, %f289, %f293;
	mul.f32 	%f295, %f289, %f294;
	mul.f32 	%f296, %f288, %f295;
	add.f32 	%f297, %f289, 0f41355DC0;
	mov.f32 	%f298, 0f41E6BD60;
	fma.rn.f32 	%f299, %f297, %f289, %f298;
	mov.f32 	%f300, 0f419D92C8;
	fma.rn.f32 	%f301, %f299, %f289, %f300;
	rcp.rn.f32 	%f302, %f301;
	fma.rn.f32 	%f303, %f296, %f302, %f288;
	mov.f32 	%f304, 0f3FC90FDB;
	sub.f32 	%f305, %f304, %f303;
	setp.gt.f32	%p59, %f43, %f90;
	selp.f32	%f306, %f305, %f303, %p59;
	mov.f32 	%f307, 0f40490FDB;
	sub.f32 	%f308, %f307, %f306;
	setp.lt.s32	%p60, %r91, 0;
	selp.f32	%f309, %f308, %f306, %p60;
	mov.b32 	 %r306, %f309;
	or.b32  	%r307, %r306, %r19;
	mov.b32 	 %f310, %r307;
	add.f32 	%f311, %f90, %f43;
	setp.gtu.f32	%p61, %f311, 0f7F800000;
	selp.f32	%f498, %f311, %f310, %p61;

BB4_76:
	mul.f32 	%f505, %f498, 0f3F000000;
	abs.f32 	%f96, %f505;
	setp.neu.f32	%p62, %f96, 0f7F800000;
	mov.f32 	%f499, %f505;
	@%p62 bra 	BB4_78;

	mov.f32 	%f312, 0f00000000;
	mul.rn.f32 	%f499, %f505, %f312;

BB4_78:
	mul.f32 	%f313, %f499, 0f3F22F983;
	cvt.rni.s32.f32	%r485, %f313;
	cvt.rn.f32.s32	%f314, %r485;
	neg.f32 	%f315, %f314;
	fma.rn.f32 	%f317, %f315, %f227, %f499;
	fma.rn.f32 	%f319, %f315, %f229, %f317;
	fma.rn.f32 	%f500, %f315, %f231, %f319;
	abs.f32 	%f321, %f499;
	setp.leu.f32	%p63, %f321, 0f47CE4780;
	@%p63 bra 	BB4_89;

	mov.b32 	 %r93, %f499;
	shr.u32 	%r94, %r93, 23;
	shl.b32 	%r317, %r93, 8;
	or.b32  	%r95, %r317, -2147483648;
	mov.u32 	%r477, 0;
	mov.u64 	%rd121, __cudart_i2opi_f;
	mov.u32 	%r476, -6;
	mov.u64 	%rd122, %rd5;

BB4_80:
	.pragma "nounroll";
	ld.const.u32 	%r320, [%rd121];
	// inline asm
	{
	mad.lo.cc.u32   %r318, %r320, %r95, %r477;
	madc.hi.u32     %r477, %r320, %r95,  0;
	}
	// inline asm
	st.local.u32 	[%rd122], %r318;
	add.s64 	%rd122, %rd122, 4;
	add.s64 	%rd121, %rd121, 4;
	add.s32 	%r476, %r476, 1;
	setp.ne.s32	%p64, %r476, 0;
	@%p64 bra 	BB4_80;

	and.b32  	%r323, %r94, 255;
	add.s32 	%r324, %r323, -128;
	shr.u32 	%r325, %r324, 5;
	and.b32  	%r100, %r93, -2147483648;
	st.local.u32 	[%rd6], %r477;
	mov.u32 	%r326, 6;
	sub.s32 	%r327, %r326, %r325;
	mul.wide.s32 	%rd53, %r327, 4;
	add.s64 	%rd21, %rd5, %rd53;
	ld.local.u32 	%r478, [%rd21];
	ld.local.u32 	%r479, [%rd21+-4];
	and.b32  	%r103, %r94, 31;
	setp.eq.s32	%p65, %r103, 0;
	@%p65 bra 	BB4_83;

	mov.u32 	%r328, 32;
	sub.s32 	%r329, %r328, %r103;
	shr.u32 	%r330, %r479, %r329;
	shl.b32 	%r331, %r478, %r103;
	add.s32 	%r478, %r330, %r331;
	ld.local.u32 	%r332, [%rd21+-8];
	shr.u32 	%r333, %r332, %r329;
	shl.b32 	%r334, %r479, %r103;
	add.s32 	%r479, %r333, %r334;

BB4_83:
	shr.u32 	%r335, %r479, 30;
	shl.b32 	%r336, %r478, 2;
	add.s32 	%r480, %r335, %r336;
	shl.b32 	%r109, %r479, 2;
	shr.u32 	%r337, %r480, 31;
	shr.u32 	%r338, %r478, 30;
	add.s32 	%r110, %r337, %r338;
	setp.eq.s32	%p66, %r337, 0;
	@%p66 bra 	BB4_84;

	not.b32 	%r339, %r480;
	neg.s32 	%r482, %r109;
	setp.eq.s32	%p67, %r109, 0;
	selp.u32	%r340, 1, 0, %p67;
	add.s32 	%r480, %r340, %r339;
	xor.b32  	%r481, %r100, -2147483648;
	bra.uni 	BB4_86;

BB4_84:
	mov.u32 	%r481, %r100;
	mov.u32 	%r482, %r109;

BB4_86:
	clz.b32 	%r484, %r480;
	setp.eq.s32	%p68, %r484, 0;
	shl.b32 	%r341, %r480, %r484;
	mov.u32 	%r342, 32;
	sub.s32 	%r343, %r342, %r484;
	shr.u32 	%r344, %r482, %r343;
	add.s32 	%r345, %r344, %r341;
	selp.b32	%r118, %r480, %r345, %p68;
	mov.u32 	%r346, -921707870;
	mul.hi.u32 	%r483, %r118, %r346;
	setp.eq.s32	%p69, %r100, 0;
	neg.s32 	%r347, %r110;
	selp.b32	%r485, %r110, %r347, %p69;
	setp.lt.s32	%p70, %r483, 1;
	@%p70 bra 	BB4_88;

	mul.lo.s32 	%r348, %r118, -921707870;
	shr.u32 	%r349, %r348, 31;
	shl.b32 	%r350, %r483, 1;
	add.s32 	%r483, %r349, %r350;
	add.s32 	%r484, %r484, 1;

BB4_88:
	mov.u32 	%r351, 126;
	sub.s32 	%r352, %r351, %r484;
	shl.b32 	%r353, %r352, 23;
	add.s32 	%r354, %r483, 1;
	shr.u32 	%r355, %r354, 7;
	add.s32 	%r356, %r355, 1;
	shr.u32 	%r357, %r356, 1;
	add.s32 	%r358, %r357, %r353;
	or.b32  	%r359, %r358, %r481;
	mov.b32 	 %f500, %r359;

BB4_89:
	mul.rn.f32 	%f102, %f500, %f500;
	add.s32 	%r126, %r485, 1;
	and.b32  	%r127, %r126, 1;
	setp.eq.s32	%p71, %r127, 0;
	@%p71 bra 	BB4_91;

	mov.f32 	%f322, 0fBAB6061A;
	mov.f32 	%f323, 0f37CCF5CE;
	fma.rn.f32 	%f501, %f323, %f102, %f322;
	bra.uni 	BB4_92;

BB4_91:
	mov.f32 	%f324, 0f3C08839E;
	mov.f32 	%f325, 0fB94CA1F9;
	fma.rn.f32 	%f501, %f325, %f102, %f324;

BB4_92:
	@%p71 bra 	BB4_94;

	mov.f32 	%f326, 0f3D2AAAA5;
	fma.rn.f32 	%f327, %f501, %f102, %f326;
	mov.f32 	%f328, 0fBF000000;
	fma.rn.f32 	%f502, %f327, %f102, %f328;
	bra.uni 	BB4_95;

BB4_94:
	mov.f32 	%f329, 0fBE2AAAA3;
	fma.rn.f32 	%f330, %f501, %f102, %f329;
	mov.f32 	%f331, 0f00000000;
	fma.rn.f32 	%f502, %f330, %f102, %f331;

BB4_95:
	fma.rn.f32 	%f503, %f502, %f500, %f500;
	@%p71 bra 	BB4_97;

	mov.f32 	%f332, 0f3F800000;
	fma.rn.f32 	%f503, %f502, %f102, %f332;

BB4_97:
	and.b32  	%r360, %r126, 2;
	setp.eq.s32	%p74, %r360, 0;
	@%p74 bra 	BB4_99;

	mov.f32 	%f333, 0f00000000;
	mov.f32 	%f334, 0fBF800000;
	fma.rn.f32 	%f503, %f503, %f334, %f333;

BB4_99:
	@%p62 bra 	BB4_101;

	mov.f32 	%f335, 0f00000000;
	mul.rn.f32 	%f505, %f505, %f335;

BB4_101:
	mul.f32 	%f336, %f505, 0f3F22F983;
	cvt.rni.s32.f32	%r495, %f336;
	cvt.rn.f32.s32	%f337, %r495;
	neg.f32 	%f338, %f337;
	fma.rn.f32 	%f340, %f338, %f227, %f505;
	fma.rn.f32 	%f342, %f338, %f229, %f340;
	fma.rn.f32 	%f506, %f338, %f231, %f342;
	abs.f32 	%f344, %f505;
	setp.leu.f32	%p76, %f344, 0f47CE4780;
	@%p76 bra 	BB4_112;

	mov.b32 	 %r129, %f505;
	shr.u32 	%r130, %r129, 23;
	shl.b32 	%r363, %r129, 8;
	or.b32  	%r131, %r363, -2147483648;
	mov.u32 	%r487, 0;
	mov.u64 	%rd123, __cudart_i2opi_f;
	mov.u32 	%r486, -6;
	mov.u64 	%rd124, %rd5;

BB4_103:
	.pragma "nounroll";
	ld.const.u32 	%r366, [%rd123];
	// inline asm
	{
	mad.lo.cc.u32   %r364, %r366, %r131, %r487;
	madc.hi.u32     %r487, %r366, %r131,  0;
	}
	// inline asm
	st.local.u32 	[%rd124], %r364;
	add.s64 	%rd124, %rd124, 4;
	add.s64 	%rd123, %rd123, 4;
	add.s32 	%r486, %r486, 1;
	setp.ne.s32	%p77, %r486, 0;
	@%p77 bra 	BB4_103;

	and.b32  	%r369, %r130, 255;
	add.s32 	%r370, %r369, -128;
	shr.u32 	%r371, %r370, 5;
	and.b32  	%r136, %r129, -2147483648;
	st.local.u32 	[%rd6], %r487;
	mov.u32 	%r372, 6;
	sub.s32 	%r373, %r372, %r371;
	mul.wide.s32 	%rd55, %r373, 4;
	add.s64 	%rd26, %rd5, %rd55;
	ld.local.u32 	%r488, [%rd26];
	ld.local.u32 	%r489, [%rd26+-4];
	and.b32  	%r139, %r130, 31;
	setp.eq.s32	%p78, %r139, 0;
	@%p78 bra 	BB4_106;

	mov.u32 	%r374, 32;
	sub.s32 	%r375, %r374, %r139;
	shr.u32 	%r376, %r489, %r375;
	shl.b32 	%r377, %r488, %r139;
	add.s32 	%r488, %r376, %r377;
	ld.local.u32 	%r378, [%rd26+-8];
	shr.u32 	%r379, %r378, %r375;
	shl.b32 	%r380, %r489, %r139;
	add.s32 	%r489, %r379, %r380;

BB4_106:
	shr.u32 	%r381, %r489, 30;
	shl.b32 	%r382, %r488, 2;
	add.s32 	%r490, %r381, %r382;
	shl.b32 	%r145, %r489, 2;
	shr.u32 	%r383, %r490, 31;
	shr.u32 	%r384, %r488, 30;
	add.s32 	%r146, %r383, %r384;
	setp.eq.s32	%p79, %r383, 0;
	@%p79 bra 	BB4_107;

	not.b32 	%r385, %r490;
	neg.s32 	%r492, %r145;
	setp.eq.s32	%p80, %r145, 0;
	selp.u32	%r386, 1, 0, %p80;
	add.s32 	%r490, %r386, %r385;
	xor.b32  	%r491, %r136, -2147483648;
	bra.uni 	BB4_109;

BB4_107:
	mov.u32 	%r491, %r136;
	mov.u32 	%r492, %r145;

BB4_109:
	clz.b32 	%r494, %r490;
	setp.eq.s32	%p81, %r494, 0;
	shl.b32 	%r387, %r490, %r494;
	mov.u32 	%r388, 32;
	sub.s32 	%r389, %r388, %r494;
	shr.u32 	%r390, %r492, %r389;
	add.s32 	%r391, %r390, %r387;
	selp.b32	%r154, %r490, %r391, %p81;
	mov.u32 	%r392, -921707870;
	mul.hi.u32 	%r493, %r154, %r392;
	setp.eq.s32	%p82, %r136, 0;
	neg.s32 	%r393, %r146;
	selp.b32	%r495, %r146, %r393, %p82;
	setp.lt.s32	%p83, %r493, 1;
	@%p83 bra 	BB4_111;

	mul.lo.s32 	%r394, %r154, -921707870;
	shr.u32 	%r395, %r394, 31;
	shl.b32 	%r396, %r493, 1;
	add.s32 	%r493, %r395, %r396;
	add.s32 	%r494, %r494, 1;

BB4_111:
	mov.u32 	%r397, 126;
	sub.s32 	%r398, %r397, %r494;
	shl.b32 	%r399, %r398, 23;
	add.s32 	%r400, %r493, 1;
	shr.u32 	%r401, %r400, 7;
	add.s32 	%r402, %r401, 1;
	shr.u32 	%r403, %r402, 1;
	add.s32 	%r404, %r403, %r399;
	or.b32  	%r405, %r404, %r491;
	mov.b32 	 %f506, %r405;

BB4_112:
	mul.rn.f32 	%f119, %f506, %f506;
	and.b32  	%r162, %r495, 1;
	setp.eq.s32	%p84, %r162, 0;
	@%p84 bra 	BB4_114;

	mov.f32 	%f345, 0fBAB6061A;
	mov.f32 	%f346, 0f37CCF5CE;
	fma.rn.f32 	%f507, %f346, %f119, %f345;
	bra.uni 	BB4_115;

BB4_114:
	mov.f32 	%f347, 0f3C08839E;
	mov.f32 	%f348, 0fB94CA1F9;
	fma.rn.f32 	%f507, %f348, %f119, %f347;

BB4_115:
	@%p84 bra 	BB4_117;

	mov.f32 	%f349, 0f3D2AAAA5;
	fma.rn.f32 	%f350, %f507, %f119, %f349;
	mov.f32 	%f351, 0fBF000000;
	fma.rn.f32 	%f508, %f350, %f119, %f351;
	bra.uni 	BB4_118;

BB4_117:
	mov.f32 	%f352, 0fBE2AAAA3;
	fma.rn.f32 	%f353, %f507, %f119, %f352;
	mov.f32 	%f354, 0f00000000;
	fma.rn.f32 	%f508, %f353, %f119, %f354;

BB4_118:
	fma.rn.f32 	%f509, %f508, %f506, %f506;
	@%p84 bra 	BB4_120;

	mov.f32 	%f355, 0f3F800000;
	fma.rn.f32 	%f509, %f508, %f119, %f355;

BB4_120:
	and.b32  	%r406, %r495, 2;
	setp.eq.s32	%p87, %r406, 0;
	@%p87 bra 	BB4_122;

	mov.f32 	%f356, 0f00000000;
	mov.f32 	%f357, 0fBF800000;
	fma.rn.f32 	%f509, %f509, %f357, %f356;

BB4_122:
	mul.f32 	%f359, %f2, %f494;
	fma.rn.f32 	%f360, %f3, %f488, %f359;
	mul.f32 	%f361, %f2, %f488;
	fma.rn.f32 	%f362, %f1, %f494, %f361;
	mul.f32 	%f363, %f362, %f509;
	fma.rn.f32 	%f131, %f360, %f503, %f363;
	mul.f32 	%f364, %f3, %f494;
	sub.f32 	%f365, %f364, %f361;
	mul.f32 	%f366, %f365, %f509;
	mul.f32 	%f367, %f1, %f488;
	sub.f32 	%f368, %f367, %f359;
	fma.rn.f32 	%f132, %f368, %f503, %f366;
	setp.gt.f32	%p88, %f131, 0f00000000;
	mov.f32 	%f512, 0f3F800000;
	mov.f32 	%f511, %f512;
	@%p88 bra 	BB4_124;

	setp.lt.f32	%p89, %f131, 0f00000000;
	selp.f32	%f511, 0fBF800000, 0f00000000, %p89;

BB4_124:
	setp.gt.f32	%p90, %f132, 0f00000000;
	@%p90 bra 	BB4_126;

	setp.lt.f32	%p91, %f132, 0f00000000;
	selp.f32	%f512, 0fBF800000, 0f00000000, %p91;

BB4_126:
	mul.f32 	%f376, %f509, %f512;
	mul.f32 	%f377, %f488, %f496;
	fma.rn.f32 	%f378, %f494, 0f80000000, %f377;
	mul.f32 	%f379, %f488, 0f00000000;
	fma.rn.f32 	%f380, %f494, %f496, %f379;
	mul.f32 	%f381, %f494, %f497;
	sub.f32 	%f382, %f379, %f381;
	mul.f32 	%f383, %f488, %f497;
	fma.rn.f32 	%f384, %f494, 0f00000000, %f383;
	mul.f32 	%f385, %f503, %f511;
	mul.f32 	%f386, %f378, %f385;
	mul.f32 	%f387, %f382, %f376;
	sub.f32 	%f137, %f386, %f387;
	mul.f32 	%f388, %f380, %f385;
	mul.f32 	%f389, %f384, %f376;
	sub.f32 	%f138, %f388, %f389;
	mul.f32 	%f390, %f509, %f511;
	mul.f32 	%f391, %f503, %f512;
	mul.f32 	%f392, %f382, %f391;
	fma.rn.f32 	%f139, %f378, %f390, %f392;
	mul.f32 	%f393, %f384, %f391;
	fma.rn.f32 	%f140, %f380, %f390, %f393;
	sub.s32 	%r163, %r2, %r183;
	sub.s32 	%r164, %r3, %r183;
	cvta.to.global.u64 	%rd27, %rd31;
	cvta.to.global.u64 	%rd28, %rd32;
	cvta.to.global.u64 	%rd29, %rd33;
	mul.lo.s32 	%r165, %r4, %r4;
	mov.u32 	%r411, 1;
	max.s32 	%r166, %r165, %r411;
	and.b32  	%r410, %r166, 3;
	mov.f32 	%f522, 0f00000000;
	mov.u32 	%r498, 0;
	setp.eq.s32	%p92, %r410, 0;
	@%p92 bra 	BB4_127;

	setp.eq.s32	%p93, %r410, 1;
	@%p93 bra 	BB4_129;
	bra.uni 	BB4_130;

BB4_129:
	mov.f32 	%f516, %f522;
	bra.uni 	BB4_133;

BB4_127:
	mov.f32 	%f521, %f522;
	bra.uni 	BB4_134;

BB4_130:
	setp.eq.s32	%p94, %r410, 2;
	mov.f32 	%f514, %f522;
	@%p94 bra 	BB4_132;

	mul.lo.s32 	%r413, %r164, %r182;
	cvt.s64.s32	%rd56, %r413;
	add.s64 	%rd57, %rd27, %rd56;
	mul.wide.s32 	%rd58, %r163, 4;
	add.s64 	%rd59, %rd57, %rd58;
	add.s64 	%rd60, %rd28, %rd56;
	add.s64 	%rd61, %rd60, %rd58;
	add.s64 	%rd62, %rd29, %rd56;
	add.s64 	%rd63, %rd62, %rd58;
	ld.global.nc.f32 	%f394, [%rd59];
	ld.global.nc.f32 	%f395, [%rd61];
	mul.f32 	%f396, %f138, %f395;
	fma.rn.f32 	%f397, %f137, %f394, %f396;
	ld.global.nc.f32 	%f398, [%rd63];
	fma.rn.f32 	%f522, %f398, %f397, 0f00000000;
	mul.f32 	%f399, %f140, %f395;
	fma.rn.f32 	%f400, %f139, %f394, %f399;
	fma.rn.f32 	%f514, %f398, %f400, 0f00000000;
	mov.u32 	%r498, %r411;

BB4_132:
	div.s32 	%r414, %r498, %r4;
	mul.lo.s32 	%r415, %r414, %r4;
	add.s32 	%r416, %r163, %r498;
	sub.s32 	%r417, %r416, %r415;
	add.s32 	%r418, %r164, %r414;
	mul.lo.s32 	%r419, %r418, %r182;
	cvt.s64.s32	%rd64, %r419;
	add.s64 	%rd65, %rd27, %rd64;
	mul.wide.s32 	%rd66, %r417, 4;
	add.s64 	%rd67, %rd65, %rd66;
	add.s64 	%rd68, %rd28, %rd64;
	add.s64 	%rd69, %rd68, %rd66;
	add.s64 	%rd70, %rd29, %rd64;
	add.s64 	%rd71, %rd70, %rd66;
	ld.global.nc.f32 	%f401, [%rd67];
	ld.global.nc.f32 	%f402, [%rd69];
	mul.f32 	%f403, %f138, %f402;
	fma.rn.f32 	%f404, %f137, %f401, %f403;
	ld.global.nc.f32 	%f405, [%rd71];
	fma.rn.f32 	%f522, %f405, %f404, %f522;
	mul.f32 	%f406, %f140, %f402;
	fma.rn.f32 	%f407, %f139, %f401, %f406;
	fma.rn.f32 	%f516, %f405, %f407, %f514;
	add.s32 	%r498, %r498, 1;

BB4_133:
	div.s32 	%r420, %r498, %r4;
	mul.lo.s32 	%r421, %r420, %r4;
	add.s32 	%r422, %r163, %r498;
	sub.s32 	%r423, %r422, %r421;
	add.s32 	%r424, %r164, %r420;
	mul.lo.s32 	%r425, %r424, %r182;
	cvt.s64.s32	%rd72, %r425;
	add.s64 	%rd73, %rd27, %rd72;
	mul.wide.s32 	%rd74, %r423, 4;
	add.s64 	%rd75, %rd73, %rd74;
	add.s64 	%rd76, %rd28, %rd72;
	add.s64 	%rd77, %rd76, %rd74;
	add.s64 	%rd78, %rd29, %rd72;
	add.s64 	%rd79, %rd78, %rd74;
	ld.global.nc.f32 	%f408, [%rd75];
	ld.global.nc.f32 	%f409, [%rd77];
	mul.f32 	%f410, %f138, %f409;
	fma.rn.f32 	%f411, %f137, %f408, %f410;
	ld.global.nc.f32 	%f412, [%rd79];
	fma.rn.f32 	%f522, %f412, %f411, %f522;
	mul.f32 	%f413, %f140, %f409;
	fma.rn.f32 	%f414, %f139, %f408, %f413;
	fma.rn.f32 	%f521, %f412, %f414, %f516;
	add.s32 	%r498, %r498, 1;

BB4_134:
	setp.lt.u32	%p95, %r166, 4;
	@%p95 bra 	BB4_137;

	add.s32 	%r426, %r2, %r498;
	sub.s32 	%r499, %r426, %r183;
	not.b32 	%r176, %r194;

BB4_136:
	div.s32 	%r428, %r498, %r4;
	add.s32 	%r429, %r164, %r428;
	mul.lo.s32 	%r430, %r429, %r182;
	cvt.s64.s32	%rd80, %r430;
	add.s64 	%rd81, %rd27, %rd80;
	mad.lo.s32 	%r431, %r176, %r428, %r499;
	mul.wide.s32 	%rd82, %r431, 4;
	add.s64 	%rd83, %rd81, %rd82;
	add.s64 	%rd84, %rd28, %rd80;
	add.s64 	%rd85, %rd84, %rd82;
	add.s64 	%rd86, %rd29, %rd80;
	add.s64 	%rd87, %rd86, %rd82;
	ld.global.nc.f32 	%f415, [%rd83];
	ld.global.nc.f32 	%f416, [%rd85];
	mul.f32 	%f417, %f138, %f416;
	fma.rn.f32 	%f418, %f137, %f415, %f417;
	ld.global.nc.f32 	%f419, [%rd87];
	fma.rn.f32 	%f420, %f419, %f418, %f522;
	mul.f32 	%f421, %f140, %f416;
	fma.rn.f32 	%f422, %f139, %f415, %f421;
	fma.rn.f32 	%f423, %f419, %f422, %f521;
	add.s32 	%r432, %r498, 1;
	div.s32 	%r433, %r432, %r4;
	add.s32 	%r434, %r164, %r433;
	mul.lo.s32 	%r435, %r434, %r182;
	cvt.s64.s32	%rd88, %r435;
	add.s64 	%rd89, %rd27, %rd88;
	mad.lo.s32 	%r436, %r176, %r433, %r499;
	add.s32 	%r437, %r436, 1;
	mul.wide.s32 	%rd90, %r437, 4;
	add.s64 	%rd91, %rd89, %rd90;
	add.s64 	%rd92, %rd28, %rd88;
	add.s64 	%rd93, %rd92, %rd90;
	add.s64 	%rd94, %rd29, %rd88;
	add.s64 	%rd95, %rd94, %rd90;
	ld.global.nc.f32 	%f424, [%rd91];
	ld.global.nc.f32 	%f425, [%rd93];
	mul.f32 	%f426, %f138, %f425;
	fma.rn.f32 	%f427, %f137, %f424, %f426;
	ld.global.nc.f32 	%f428, [%rd95];
	fma.rn.f32 	%f429, %f428, %f427, %f420;
	mul.f32 	%f430, %f140, %f425;
	fma.rn.f32 	%f431, %f139, %f424, %f430;
	fma.rn.f32 	%f432, %f428, %f431, %f423;
	add.s32 	%r438, %r498, 2;
	div.s32 	%r439, %r438, %r4;
	add.s32 	%r440, %r164, %r439;
	mul.lo.s32 	%r441, %r440, %r182;
	cvt.s64.s32	%rd96, %r441;
	add.s64 	%rd97, %rd27, %rd96;
	mad.lo.s32 	%r442, %r176, %r439, %r499;
	add.s32 	%r443, %r442, 2;
	mul.wide.s32 	%rd98, %r443, 4;
	add.s64 	%rd99, %rd97, %rd98;
	add.s64 	%rd100, %rd28, %rd96;
	add.s64 	%rd101, %rd100, %rd98;
	add.s64 	%rd102, %rd29, %rd96;
	add.s64 	%rd103, %rd102, %rd98;
	ld.global.nc.f32 	%f433, [%rd99];
	ld.global.nc.f32 	%f434, [%rd101];
	mul.f32 	%f435, %f138, %f434;
	fma.rn.f32 	%f436, %f137, %f433, %f435;
	ld.global.nc.f32 	%f437, [%rd103];
	fma.rn.f32 	%f438, %f437, %f436, %f429;
	mul.f32 	%f439, %f140, %f434;
	fma.rn.f32 	%f440, %f139, %f433, %f439;
	fma.rn.f32 	%f441, %f437, %f440, %f432;
	add.s32 	%r444, %r498, 3;
	div.s32 	%r445, %r444, %r4;
	add.s32 	%r446, %r164, %r445;
	mul.lo.s32 	%r447, %r446, %r182;
	cvt.s64.s32	%rd104, %r447;
	add.s64 	%rd105, %rd27, %rd104;
	mad.lo.s32 	%r448, %r176, %r445, %r499;
	add.s32 	%r449, %r448, 3;
	mul.wide.s32 	%rd106, %r449, 4;
	add.s64 	%rd107, %rd105, %rd106;
	add.s64 	%rd108, %rd28, %rd104;
	add.s64 	%rd109, %rd108, %rd106;
	add.s64 	%rd110, %rd29, %rd104;
	add.s64 	%rd111, %rd110, %rd106;
	ld.global.nc.f32 	%f442, [%rd107];
	ld.global.nc.f32 	%f443, [%rd109];
	mul.f32 	%f444, %f138, %f443;
	fma.rn.f32 	%f445, %f137, %f442, %f444;
	ld.global.nc.f32 	%f446, [%rd111];
	fma.rn.f32 	%f522, %f446, %f445, %f438;
	mul.f32 	%f447, %f140, %f443;
	fma.rn.f32 	%f448, %f139, %f442, %f447;
	fma.rn.f32 	%f521, %f446, %f448, %f441;
	add.s32 	%r499, %r499, 4;
	add.s32 	%r498, %r498, 4;
	setp.lt.s32	%p96, %r498, %r165;
	@%p96 bra 	BB4_136;

BB4_137:
	abs.f32 	%f449, %f522;
	setp.gtu.f32	%p97, %f449, 0f7F800000;
	selp.f32	%f450, 0f00000000, %f522, %p97;
	abs.f32 	%f451, %f521;
	setp.gtu.f32	%p98, %f451, 0f7F800000;
	selp.f32	%f452, 0f00000000, %f521, %p98;
	mul.lo.s32 	%r450, %r3, %r181;
	cvta.to.global.u64 	%rd112, %rd30;
	cvt.s64.s32	%rd113, %r450;
	add.s64 	%rd114, %rd112, %rd113;
	mul.wide.s32 	%rd115, %r2, 8;
	add.s64 	%rd116, %rd114, %rd115;
	ld.global.v2.f32 	{%f453, %f454}, [%rd116];
	add.f32 	%f457, %f454, %f452;
	add.f32 	%f458, %f450, %f453;
	st.global.v2.f32 	[%rd116], {%f458, %f457};

BB4_138:
	ret;
}


