

================================================================
== Synthesis Summary Report of 'hash_controller'
================================================================
+ General Information: 
    * Date:           Fri Apr  1 01:11:29 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        hash_controller
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu35p-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+------+------+----------+-----------+----------+----------+----------+----------+---------+----+-------------+------------+-----+
    |        Modules       | Issue|      | Latency  |  Latency  | Iteration|          |   Trip   |          |         |    |             |            |     |
    |        & Loops       | Type | Slack| (cycles) |    (ns)   |  Latency | Interval |   Count  | Pipelined|  BRAM   | DSP|      FF     |     LUT    | URAM|
    +----------------------+------+------+----------+-----------+----------+----------+----------+----------+---------+----+-------------+------------+-----+
    |+ hash_controller     |     -|  0.00|  67108877|  1.490e+08|         -|  67108878|         -|        no|  64 (2%)|   -|   17440 (1%)|   9168 (1%)|    -|
    | + pass*              |     -|  0.00|  67108874|  1.490e+08|         -|  67108875|         -|  dataflow|        -|   -|  11254 (~0%)|  2206 (~0%)|    -|
    |  + ingress           |     -|  0.00|  67108874|  1.490e+08|         -|  67108874|         -|        no|        -|   -|   3965 (~0%)|   459 (~0%)|    -|
    |   o VITIS_LOOP_13_1  |     -|  1.62|  67108872|  1.490e+08|        11|         2|  33554432|       yes|        -|   -|            -|           -|    -|
    |  + ingress_1         |     -|  0.00|  67108874|  1.490e+08|         -|  67108874|         -|        no|        -|   -|   3965 (~0%)|   459 (~0%)|    -|
    |   o VITIS_LOOP_13_1  |     -|  1.62|  67108872|  1.490e+08|        11|         2|  33554432|       yes|        -|   -|            -|           -|    -|
    |  + egress            |     -|  0.00|  67108872|  1.490e+08|         -|  67108872|         -|        no|        -|   -|   1660 (~0%)|   614 (~0%)|    -|
    |   o VITIS_LOOP_29_1  |     -|  1.62|  67108870|  1.490e+08|         9|         2|  33554432|       yes|        -|   -|            -|           -|    -|
    |  + egress_1          |     -|  0.00|  67108872|  1.490e+08|         -|  67108872|         -|        no|        -|   -|   1660 (~0%)|   614 (~0%)|    -|
    |   o VITIS_LOOP_29_1  |     -|  1.62|  67108870|  1.490e+08|         9|         2|  33554432|       yes|        -|   -|            -|           -|    -|
    +----------------------+------+------+----------+-----------+----------+----------+----------+----------+---------+----+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_rd_0 | 256 -> 256 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=16           |
| m_axi_rd_1 | 256 -> 256 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=16           |
| m_axi_wr_0 | 256 -> 256 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=16           |
| m_axi_wr_1 | 256 -> 256 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=16           |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                               |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| s_axi_control | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART |
| s_axi_control | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                 |
| s_axi_control | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN             |
| s_axi_control | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST             |
| s_axi_control | rd_0_offset_1   | 0x10   | 32    | W      | Data signal of rd_0_offset       |                                                          |
| s_axi_control | rd_0_offset_2   | 0x14   | 32    | W      | Data signal of rd_0_offset       |                                                          |
| s_axi_control | rd_1_offset_1   | 0x1c   | 32    | W      | Data signal of rd_1_offset       |                                                          |
| s_axi_control | rd_1_offset_2   | 0x20   | 32    | W      | Data signal of rd_1_offset       |                                                          |
| s_axi_control | wr_0_offset_1   | 0x28   | 32    | W      | Data signal of wr_0_offset       |                                                          |
| s_axi_control | wr_0_offset_2   | 0x2c   | 32    | W      | Data signal of wr_0_offset       |                                                          |
| s_axi_control | wr_1_offset_1   | 0x34   | 32    | W      | Data signal of wr_1_offset       |                                                          |
| s_axi_control | wr_1_offset_2   | 0x38   | 32    | W      | Data signal of wr_1_offset       |                                                          |
| s_axi_control | first           | 0x40   | 32    | W      | Data signal of first             |                                                          |
| s_axi_control | last            | 0x48   | 32    | W      | Data signal of last              |                                                          |
| s_axi_control | block_header_1  | 0x50   | 32    | W      | Data signal of block_header      |                                                          |
| s_axi_control | block_header_2  | 0x54   | 32    | W      | Data signal of block_header      |                                                          |
| s_axi_control | block_header_3  | 0x58   | 32    | W      | Data signal of block_header      |                                                          |
| s_axi_control | block_header_4  | 0x5c   | 32    | W      | Data signal of block_header      |                                                          |
| s_axi_control | block_header_5  | 0x60   | 32    | W      | Data signal of block_header      |                                                          |
| s_axi_control | block_header_6  | 0x64   | 32    | W      | Data signal of block_header      |                                                          |
| s_axi_control | block_header_7  | 0x68   | 32    | W      | Data signal of block_header      |                                                          |
| s_axi_control | block_header_8  | 0x6c   | 32    | W      | Data signal of block_header      |                                                          |
| s_axi_control | block_header_9  | 0x70   | 32    | W      | Data signal of block_header      |                                                          |
| s_axi_control | block_header_10 | 0x74   | 32    | W      | Data signal of block_header      |                                                          |
| s_axi_control | block_header_11 | 0x78   | 32    | W      | Data signal of block_header      |                                                          |
| s_axi_control | block_header_12 | 0x7c   | 32    | W      | Data signal of block_header      |                                                          |
| s_axi_control | block_header_13 | 0x80   | 32    | W      | Data signal of block_header      |                                                          |
| s_axi_control | block_header_14 | 0x84   | 32    | W      | Data signal of block_header      |                                                          |
| s_axi_control | block_header_15 | 0x88   | 32    | W      | Data signal of block_header      |                                                          |
| s_axi_control | block_header_16 | 0x8c   | 32    | W      | Data signal of block_header      |                                                          |
| s_axi_control | target_1        | 0x94   | 32    | W      | Data signal of target            |                                                          |
| s_axi_control | target_2        | 0x98   | 32    | W      | Data signal of target            |                                                          |
| s_axi_control | target_3        | 0x9c   | 32    | W      | Data signal of target            |                                                          |
| s_axi_control | target_4        | 0xa0   | 32    | W      | Data signal of target            |                                                          |
| s_axi_control | target_5        | 0xa4   | 32    | W      | Data signal of target            |                                                          |
| s_axi_control | target_6        | 0xa8   | 32    | W      | Data signal of target            |                                                          |
| s_axi_control | target_7        | 0xac   | 32    | W      | Data signal of target            |                                                          |
| s_axi_control | target_8        | 0xb0   | 32    | W      | Data signal of target            |                                                          |
| s_axi_control | target_9        | 0xb4   | 32    | W      | Data signal of target            |                                                          |
| s_axi_control | target_10       | 0xb8   | 32    | W      | Data signal of target            |                                                          |
| s_axi_control | target_11       | 0xbc   | 32    | W      | Data signal of target            |                                                          |
| s_axi_control | target_12       | 0xc0   | 32    | W      | Data signal of target            |                                                          |
| s_axi_control | target_13       | 0xc4   | 32    | W      | Data signal of target            |                                                          |
| s_axi_control | target_14       | 0xc8   | 32    | W      | Data signal of target            |                                                          |
| s_axi_control | target_15       | 0xcc   | 32    | W      | Data signal of target            |                                                          |
| s_axi_control | target_16       | 0xd0   | 32    | W      | Data signal of target            |                                                          |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------+

* AXIS
+---------------+---------------+-------+-------+-------+-------+--------+-------+--------+
| Interface     | Register Mode | TDATA | TDEST | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+---------------+---------------+-------+-------+-------+-------+--------+-------+--------+
| egress_0      | both          | 512   | 1     | 64    | 1     | 1      | 64    | 1      |
| egress_1      | both          | 512   | 1     | 64    | 1     | 1      | 64    | 1      |
| golden_fifo_0 | both          | 32    |       |       |       | 1      |       | 1      |
| golden_fifo_1 | both          | 32    |       |       |       | 1      |       | 1      |
| ingress_0     | both          | 512   | 1     | 64    | 1     | 1      | 64    | 1      |
| ingress_1     | both          | 512   | 1     | 64    | 1     | 1      | 64    | 1      |
+---------------+---------------+-------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+----------------------------------------------+
| Argument      | Direction | Datatype                                     |
+---------------+-----------+----------------------------------------------+
| rd_0          | in        | ap_uint<256> const *                         |
| rd_1          | in        | ap_uint<256> const *                         |
| wr_0          | out       | ap_uint<256>*                                |
| wr_1          | out       | ap_uint<256>*                                |
| ingress_0     | out       | stream<hls::axis<ap_uint<512>, 0, 0, 1>, 0>& |
| ingress_1     | out       | stream<hls::axis<ap_uint<512>, 0, 0, 1>, 0>& |
| egress_0      | in        | stream<hls::axis<ap_uint<512>, 0, 0, 1>, 0>& |
| egress_1      | in        | stream<hls::axis<ap_uint<512>, 0, 0, 1>, 0>& |
| golden_fifo_0 | out       | stream<ap_uint<32>, 0>&                      |
| golden_fifo_1 | out       | stream<ap_uint<32>, 0>&                      |
| first         | in        | bool                                         |
| last          | in        | bool                                         |
| block_header  | in        | ap_uint<512>                                 |
| target        | in        | ap_uint<512>                                 |
+---------------+-----------+----------------------------------------------+

* SW-to-HW Mapping
+---------------+---------------+-----------+----------+-------------------------------------------+
| Argument      | HW Interface  | HW Type   | HW Usage | HW Info                                   |
+---------------+---------------+-----------+----------+-------------------------------------------+
| rd_0          | m_axi_rd_0    | interface |          |                                           |
| rd_0          | s_axi_control | interface | offset   |                                           |
| rd_1          | m_axi_rd_1    | interface |          |                                           |
| rd_1          | s_axi_control | interface | offset   |                                           |
| wr_0          | m_axi_wr_0    | interface |          |                                           |
| wr_0          | s_axi_control | interface | offset   |                                           |
| wr_1          | m_axi_wr_1    | interface |          |                                           |
| wr_1          | s_axi_control | interface | offset   |                                           |
| ingress_0     | ingress_0     | interface |          |                                           |
| ingress_1     | ingress_1     | interface |          |                                           |
| egress_0      | egress_0      | interface |          |                                           |
| egress_1      | egress_1      | interface |          |                                           |
| golden_fifo_0 | golden_fifo_0 | interface |          |                                           |
| golden_fifo_1 | golden_fifo_1 | interface |          |                                           |
| first         | s_axi_control | register  |          | name=first offset=0x40 range=32           |
| last          | s_axi_control | register  |          | name=last offset=0x48 range=32            |
| block_header  | s_axi_control | register  |          | name=block_header_1 offset=0x50 range=32  |
| block_header  | s_axi_control | register  |          | name=block_header_2 offset=0x54 range=32  |
| block_header  | s_axi_control | register  |          | name=block_header_3 offset=0x58 range=32  |
| block_header  | s_axi_control | register  |          | name=block_header_4 offset=0x5c range=32  |
| block_header  | s_axi_control | register  |          | name=block_header_5 offset=0x60 range=32  |
| block_header  | s_axi_control | register  |          | name=block_header_6 offset=0x64 range=32  |
| block_header  | s_axi_control | register  |          | name=block_header_7 offset=0x68 range=32  |
| block_header  | s_axi_control | register  |          | name=block_header_8 offset=0x6c range=32  |
| block_header  | s_axi_control | register  |          | name=block_header_9 offset=0x70 range=32  |
| block_header  | s_axi_control | register  |          | name=block_header_10 offset=0x74 range=32 |
| block_header  | s_axi_control | register  |          | name=block_header_11 offset=0x78 range=32 |
| block_header  | s_axi_control | register  |          | name=block_header_12 offset=0x7c range=32 |
| block_header  | s_axi_control | register  |          | name=block_header_13 offset=0x80 range=32 |
| block_header  | s_axi_control | register  |          | name=block_header_14 offset=0x84 range=32 |
| block_header  | s_axi_control | register  |          | name=block_header_15 offset=0x88 range=32 |
| block_header  | s_axi_control | register  |          | name=block_header_16 offset=0x8c range=32 |
| target        | s_axi_control | register  |          | name=target_1 offset=0x94 range=32        |
| target        | s_axi_control | register  |          | name=target_2 offset=0x98 range=32        |
| target        | s_axi_control | register  |          | name=target_3 offset=0x9c range=32        |
| target        | s_axi_control | register  |          | name=target_4 offset=0xa0 range=32        |
| target        | s_axi_control | register  |          | name=target_5 offset=0xa4 range=32        |
| target        | s_axi_control | register  |          | name=target_6 offset=0xa8 range=32        |
| target        | s_axi_control | register  |          | name=target_7 offset=0xac range=32        |
| target        | s_axi_control | register  |          | name=target_8 offset=0xb0 range=32        |
| target        | s_axi_control | register  |          | name=target_9 offset=0xb4 range=32        |
| target        | s_axi_control | register  |          | name=target_10 offset=0xb8 range=32       |
| target        | s_axi_control | register  |          | name=target_11 offset=0xbc range=32       |
| target        | s_axi_control | register  |          | name=target_12 offset=0xc0 range=32       |
| target        | s_axi_control | register  |          | name=target_13 offset=0xc4 range=32       |
| target        | s_axi_control | register  |          | name=target_14 offset=0xc8 range=32       |
| target        | s_axi_control | register  |          | name=target_15 offset=0xcc range=32       |
| target        | s_axi_control | register  |          | name=target_16 offset=0xd0 range=32       |
+---------------+---------------+-----------+----------+-------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-------------------------------------------+
| HW Interface | Direction | Length | Width | Location                                  |
+--------------+-----------+--------+-------+-------------------------------------------+
| m_axi_rd_0   | read      | 2      | 256   | hash_controller/hash_controller.cpp:17:24 |
| m_axi_rd_1   | read      | 2      | 256   | hash_controller/hash_controller.cpp:17:24 |
| m_axi_wr_0   | write     | 2      | 256   | hash_controller/hash_controller.cpp:35:3  |
| m_axi_wr_1   | write     | 2      | 256   | hash_controller/hash_controller.cpp:35:3  |
+--------------+-----------+--------+-------+-------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+--------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------+
| HW Interface | Variable | Loop            | Problem                                                                                                            | Resolution | Location                                  |
+--------------+----------+-----------------+--------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------+
| m_axi_wr_1   | gmem     | VITIS_LOOP_29_1 | Access call is in the conditional branch                                                                           | 214-232    | hash_controller/hash_controller.cpp:29:19 |
| m_axi_rd_1   | gmem     | VITIS_LOOP_13_1 | Access call is in the conditional branch                                                                           | 214-232    | hash_controller/hash_controller.cpp:13:19 |
| m_axi_rd_1   | gmem     | VITIS_LOOP_13_1 | Access call is in the conditional branch                                                                           | 214-232    | hash_controller/hash_controller.cpp:13:19 |
| m_axi_wr_1   | gmem     | VITIS_LOOP_29_1 | Access call is in the conditional branch                                                                           | 214-232    | hash_controller/hash_controller.cpp:29:19 |
| m_axi_wr_1   | gmem     |                 | Could not widen since the size of type 'i256' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | hash_controller/hash_controller.cpp:35:3  |
| m_axi_wr_1   | gmem     |                 | Could not widen since the size of type 'i256' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | hash_controller/hash_controller.cpp:35:3  |
+--------------+----------+-----------------+--------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-------------------------+-----+--------+-----------+-----+--------+---------+
| + hash_controller       | 0   |        |           |     |        |         |
|  + pass                 | 0   |        |           |     |        |         |
|   + ingress             | 0   |        |           |     |        |         |
|     add_ln13_fu_175_p2  | -   |        | add_ln13  | add | fabric | 0       |
|     add_ln16_fu_197_p2  | -   |        | add_ln16  | add | fabric | 0       |
|     add_ln232_fu_243_p2 | -   |        | add_ln232 | add | fabric | 0       |
|   + ingress_1           | 0   |        |           |     |        |         |
|     add_ln13_fu_177_p2  | -   |        | add_ln13  | add | fabric | 0       |
|     add_ln16_fu_199_p2  | -   |        | add_ln16  | add | fabric | 0       |
|     add_ln232_fu_253_p2 | -   |        | add_ln232 | add | fabric | 0       |
|   + egress              | 0   |        |           |     |        |         |
|     add_ln29_fu_173_p2  | -   |        | add_ln29  | add | fabric | 0       |
|     add_ln293_fu_195_p2 | -   |        | add_ln293 | add | fabric | 0       |
|   + egress_1            | 0   |        |           |     |        |         |
|     add_ln29_fu_177_p2  | -   |        | add_ln29  | add | fabric | 0       |
|     add_ln293_fu_199_p2 | -   |        | add_ln293 | add | fabric | 0       |
+-------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------------------------+--------------------------------------------------------------------------+
| Type      | Options                                                  | Location                                                                 |
+-----------+----------------------------------------------------------+--------------------------------------------------------------------------+
| pipeline  | II=2                                                     | hash_controller/hash_controller.cpp:14 in ingress                        |
| pipeline  | II=2                                                     | hash_controller/hash_controller.cpp:30 in egress                         |
| dataflow  |                                                          | hash_controller/hash_controller.cpp:55 in pass                           |
| interface | mode=s_axilite port=return                               | hash_controller/hash_controller.cpp:85 in hash_controller, return        |
| interface | mode=s_axilite port=first                                | hash_controller/hash_controller.cpp:86 in hash_controller, first         |
| interface | mode=s_axilite port=last                                 | hash_controller/hash_controller.cpp:87 in hash_controller, last          |
| interface | mode=s_axilite port=block_header                         | hash_controller/hash_controller.cpp:88 in hash_controller, block_header  |
| interface | mode=s_axilite port=target                               | hash_controller/hash_controller.cpp:89 in hash_controller, target        |
| interface | mode=axis register_mode=both port=egress_1 register      | hash_controller/hash_controller.cpp:90 in hash_controller, egress_1      |
| interface | mode=axis register_mode=both port=egress_0 register      | hash_controller/hash_controller.cpp:91 in hash_controller, egress_0      |
| interface | mode=axis register_mode=both port=ingress_1 register     | hash_controller/hash_controller.cpp:92 in hash_controller, ingress_1     |
| interface | mode=axis register_mode=both port=ingress_0 register     | hash_controller/hash_controller.cpp:93 in hash_controller, ingress_0     |
| interface | mode=axis register_mode=both port=golden_fifo_0 register | hash_controller/hash_controller.cpp:94 in hash_controller, golden_fifo_0 |
| interface | mode=axis register_mode=both port=golden_fifo_1 register | hash_controller/hash_controller.cpp:95 in hash_controller, golden_fifo_1 |
| interface | mode=m_axi bundle=rd_0 port=rd_0 offset=slave            | hash_controller/hash_controller.cpp:96 in hash_controller, rd_0          |
| interface | mode=m_axi bundle=rd_1 port=rd_1 offset=slave            | hash_controller/hash_controller.cpp:97 in hash_controller, rd_1          |
| interface | mode=m_axi bundle=wr_0 port=wr_0 offset=slave            | hash_controller/hash_controller.cpp:98 in hash_controller, wr_0          |
| interface | mode=m_axi bundle=wr_1 port=wr_1 offset=slave            | hash_controller/hash_controller.cpp:99 in hash_controller, wr_1          |
+-----------+----------------------------------------------------------+--------------------------------------------------------------------------+


