Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec  1 10:06:37 2017
| Host         : LAB-SCI-214-22 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Pong_TopLevel_control_sets_placed.rpt
| Design       : Pong_TopLevel
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              20 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+----------------------------+------------------+------------------+----------------+
|              Clock Signal              |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------------+----------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                         |                            | reset_IBUF       |                1 |              2 |
|  vga_sync_unit/clk_divider_reg_n_0_[0] |                            | reset_IBUF       |                2 |              2 |
|  vga_sync_unit/clk_divider_reg_n_0_[0] | vga_sync_unit/v_count_reg0 | reset_IBUF       |                2 |             10 |
|  vga_sync_unit/clk_divider_reg_n_0_[0] | vga_sync_unit/pixel_tick   | reset_IBUF       |                2 |             10 |
+----------------------------------------+----------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 10     |                     2 |
+--------+-----------------------+


