module counter(
    input clk,		   //input clock 
    input rst,  	   //input reset 
    input enable, 	   //input enable
    output reg [3:0] count  //output count
);

always @(posedge clk) begin
    if(rst) begin
        count <= 4'b0000;       //reset counter to 0
    end else if(enable) begin
        count <= count + 4'b0001; //increment counter by 1
    end
end

endmodule