# do placar.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:15 on Apr 11,2022
# vlog -work work Placar.vo 
# -- Compiling module conversorBinarioBcd
# 
# Top level modules:
# 	conversorBinarioBcd
# End time: 20:12:15 on Apr 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:15 on Apr 11,2022
# vlog -work work ConversorBinarioBcdTest.vwf.vt 
# -- Compiling module conversorBinarioBcd_vlg_vec_tst
# 
# Top level modules:
# 	conversorBinarioBcd_vlg_vec_tst
# End time: 20:12:15 on Apr 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.conversorBinarioBcd_vlg_vec_tst 
# Start time: 20:12:15 on Apr 11,2022
# Loading work.conversorBinarioBcd_vlg_vec_tst
# Loading work.conversorBinarioBcd
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#25
# ** Note: $finish    : ConversorBinarioBcdTest.vwf.vt(46)
#    Time: 1280 ns  Iteration: 0  Instance: /conversorBinarioBcd_vlg_vec_tst
# End time: 20:12:16 on Apr 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
