{"vcs1":{"timestamp_begin":1739958622.346569364, "rt":3.25, "ut":3.02, "st":0.18}}
{"vcselab":{"timestamp_begin":1739958625.676615869, "rt":0.26, "ut":0.17, "st":0.08}}
{"link":{"timestamp_begin":1739958625.995877733, "rt":0.23, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739958622.045411306}
{"VCS_COMP_START_TIME": 1739958622.045411306}
{"VCS_COMP_END_TIME": 1739958626.300332145}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287840}}
{"vcselab": {"peak_mem": 150356}}
