

================================================================
== Vivado HLS Report for 'conv2D'
================================================================
* Date:           Wed Dec 18 10:09:51 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        final
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.300|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   45|   45|   25|   25| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 46


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 25, D = 46, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%output_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %output_r)"   --->   Operation 47 'read' 'output_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%kernel_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %kernel)"   --->   Operation 48 'read' 'kernel_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%input_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %input_r)"   --->   Operation 49 'read' 'input_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%output5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %output_read, i32 2, i32 63)"   --->   Operation 50 'partselect' 'output5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = zext i62 %output5 to i64"   --->   Operation 51 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32* %gmem2, i64 %tmp_1"   --->   Operation 52 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%kernel3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %kernel_read, i32 2, i32 63)"   --->   Operation 53 'partselect' 'kernel3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2 = zext i62 %kernel3 to i64"   --->   Operation 54 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32* %gmem1, i64 %tmp_2"   --->   Operation 55 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%input1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %input_read, i32 2, i32 63)"   --->   Operation 56 'partselect' 'input1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_3 = zext i62 %input1 to i64"   --->   Operation 57 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i62 %input1 to i63"   --->   Operation 58 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32* %gmem0, i64 %tmp_3"   --->   Operation 59 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (3.46ns)   --->   "%input2_sum = add i63 %tmp_3_cast, 1" [conv2D.c:22]   --->   Operation 60 'add' 'input2_sum' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%input2_sum_cast = zext i63 %input2_sum to i64" [conv2D.c:22]   --->   Operation 61 'zext' 'input2_sum_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i32* %gmem0, i64 %input2_sum_cast" [conv2D.c:22]   --->   Operation 62 'getelementptr' 'gmem0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [7/7] (7.30ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr, i32 1)" [conv2D.c:22]   --->   Operation 63 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 64 [7/7] (7.30ns)   --->   "%gmem1_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr, i32 9)" [conv2D.c:22]   --->   Operation 64 'readreq' 'gmem1_addr_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 65 [1/1] (3.46ns)   --->   "%input2_sum7 = add i63 %tmp_3_cast, 2" [conv2D.c:22]   --->   Operation 65 'add' 'input2_sum7' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%input2_sum7_cast = zext i63 %input2_sum7 to i64" [conv2D.c:22]   --->   Operation 66 'zext' 'input2_sum7_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i32* %gmem0, i64 %input2_sum7_cast" [conv2D.c:22]   --->   Operation 67 'getelementptr' 'gmem0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [6/7] (7.30ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr, i32 1)" [conv2D.c:22]   --->   Operation 68 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 69 [6/7] (7.30ns)   --->   "%gmem1_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr, i32 9)" [conv2D.c:22]   --->   Operation 69 'readreq' 'gmem1_addr_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 70 [7/7] (7.30ns)   --->   "%gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_1, i32 1)" [conv2D.c:22]   --->   Operation 70 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 71 [1/1] (3.46ns)   --->   "%input2_sum8 = add i63 %tmp_3_cast, 5" [conv2D.c:22]   --->   Operation 71 'add' 'input2_sum8' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%input2_sum8_cast = zext i63 %input2_sum8 to i64" [conv2D.c:22]   --->   Operation 72 'zext' 'input2_sum8_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%gmem0_addr_3 = getelementptr i32* %gmem0, i64 %input2_sum8_cast" [conv2D.c:22]   --->   Operation 73 'getelementptr' 'gmem0_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [5/7] (7.30ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr, i32 1)" [conv2D.c:22]   --->   Operation 74 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 75 [5/7] (7.30ns)   --->   "%gmem1_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr, i32 9)" [conv2D.c:22]   --->   Operation 75 'readreq' 'gmem1_addr_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 76 [6/7] (7.30ns)   --->   "%gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_1, i32 1)" [conv2D.c:22]   --->   Operation 76 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 77 [7/7] (7.30ns)   --->   "%gmem0_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_2, i32 1)" [conv2D.c:22]   --->   Operation 77 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 78 [1/1] (3.46ns)   --->   "%input2_sum9 = add i63 %tmp_3_cast, 6" [conv2D.c:22]   --->   Operation 78 'add' 'input2_sum9' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%input2_sum9_cast = zext i63 %input2_sum9 to i64" [conv2D.c:22]   --->   Operation 79 'zext' 'input2_sum9_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%gmem0_addr_4 = getelementptr i32* %gmem0, i64 %input2_sum9_cast" [conv2D.c:22]   --->   Operation 80 'getelementptr' 'gmem0_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [4/7] (7.30ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr, i32 1)" [conv2D.c:22]   --->   Operation 81 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 82 [4/7] (7.30ns)   --->   "%gmem1_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr, i32 9)" [conv2D.c:22]   --->   Operation 82 'readreq' 'gmem1_addr_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 83 [5/7] (7.30ns)   --->   "%gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_1, i32 1)" [conv2D.c:22]   --->   Operation 83 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 84 [6/7] (7.30ns)   --->   "%gmem0_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_2, i32 1)" [conv2D.c:22]   --->   Operation 84 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 85 [7/7] (7.30ns)   --->   "%gmem0_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_3, i32 1)" [conv2D.c:22]   --->   Operation 85 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 86 [1/1] (3.46ns)   --->   "%input2_sum1 = add i63 %tmp_3_cast, 7" [conv2D.c:22]   --->   Operation 86 'add' 'input2_sum1' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%input2_sum1_cast = zext i63 %input2_sum1 to i64" [conv2D.c:22]   --->   Operation 87 'zext' 'input2_sum1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%gmem0_addr_5 = getelementptr i32* %gmem0, i64 %input2_sum1_cast" [conv2D.c:22]   --->   Operation 88 'getelementptr' 'gmem0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [3/7] (7.30ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr, i32 1)" [conv2D.c:22]   --->   Operation 89 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 90 [3/7] (7.30ns)   --->   "%gmem1_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr, i32 9)" [conv2D.c:22]   --->   Operation 90 'readreq' 'gmem1_addr_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 91 [4/7] (7.30ns)   --->   "%gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_1, i32 1)" [conv2D.c:22]   --->   Operation 91 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 92 [5/7] (7.30ns)   --->   "%gmem0_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_2, i32 1)" [conv2D.c:22]   --->   Operation 92 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 93 [6/7] (7.30ns)   --->   "%gmem0_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_3, i32 1)" [conv2D.c:22]   --->   Operation 93 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 94 [7/7] (7.30ns)   --->   "%gmem0_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_4, i32 1)" [conv2D.c:22]   --->   Operation 94 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 95 [1/1] (3.46ns)   --->   "%input2_sum2 = add i63 %tmp_3_cast, 10" [conv2D.c:22]   --->   Operation 95 'add' 'input2_sum2' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%input2_sum2_cast = zext i63 %input2_sum2 to i64" [conv2D.c:22]   --->   Operation 96 'zext' 'input2_sum2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%gmem0_addr_6 = getelementptr i32* %gmem0, i64 %input2_sum2_cast" [conv2D.c:22]   --->   Operation 97 'getelementptr' 'gmem0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [2/7] (7.30ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr, i32 1)" [conv2D.c:22]   --->   Operation 98 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 99 [2/7] (7.30ns)   --->   "%gmem1_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr, i32 9)" [conv2D.c:22]   --->   Operation 99 'readreq' 'gmem1_addr_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 100 [3/7] (7.30ns)   --->   "%gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_1, i32 1)" [conv2D.c:22]   --->   Operation 100 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 101 [4/7] (7.30ns)   --->   "%gmem0_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_2, i32 1)" [conv2D.c:22]   --->   Operation 101 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 102 [5/7] (7.30ns)   --->   "%gmem0_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_3, i32 1)" [conv2D.c:22]   --->   Operation 102 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 103 [6/7] (7.30ns)   --->   "%gmem0_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_4, i32 1)" [conv2D.c:22]   --->   Operation 103 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 104 [7/7] (7.30ns)   --->   "%gmem0_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_5, i32 1)" [conv2D.c:22]   --->   Operation 104 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 105 [1/1] (3.46ns)   --->   "%input2_sum3 = add i63 %tmp_3_cast, 11" [conv2D.c:22]   --->   Operation 105 'add' 'input2_sum3' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%input2_sum3_cast = zext i63 %input2_sum3 to i64" [conv2D.c:22]   --->   Operation 106 'zext' 'input2_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%gmem0_addr_7 = getelementptr i32* %gmem0, i64 %input2_sum3_cast" [conv2D.c:22]   --->   Operation 107 'getelementptr' 'gmem0_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/7] (7.30ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr, i32 1)" [conv2D.c:22]   --->   Operation 108 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 109 [1/7] (7.30ns)   --->   "%gmem1_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr, i32 9)" [conv2D.c:22]   --->   Operation 109 'readreq' 'gmem1_addr_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 110 [2/7] (7.30ns)   --->   "%gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_1, i32 1)" [conv2D.c:22]   --->   Operation 110 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 111 [3/7] (7.30ns)   --->   "%gmem0_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_2, i32 1)" [conv2D.c:22]   --->   Operation 111 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 112 [4/7] (7.30ns)   --->   "%gmem0_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_3, i32 1)" [conv2D.c:22]   --->   Operation 112 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 113 [5/7] (7.30ns)   --->   "%gmem0_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_4, i32 1)" [conv2D.c:22]   --->   Operation 113 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 114 [6/7] (7.30ns)   --->   "%gmem0_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_5, i32 1)" [conv2D.c:22]   --->   Operation 114 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 115 [7/7] (7.30ns)   --->   "%gmem0_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_6, i32 1)" [conv2D.c:22]   --->   Operation 115 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 116 [1/1] (3.46ns)   --->   "%input2_sum4 = add i63 %tmp_3_cast, 12" [conv2D.c:22]   --->   Operation 116 'add' 'input2_sum4' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%input2_sum4_cast = zext i63 %input2_sum4 to i64" [conv2D.c:22]   --->   Operation 117 'zext' 'input2_sum4_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%gmem0_addr_8 = getelementptr i32* %gmem0, i64 %input2_sum4_cast" [conv2D.c:22]   --->   Operation 118 'getelementptr' 'gmem0_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (7.30ns)   --->   "%gmem0_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr)" [conv2D.c:22]   --->   Operation 119 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 120 [1/1] (7.30ns)   --->   "%gmem1_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr)" [conv2D.c:22]   --->   Operation 120 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 121 [1/7] (7.30ns)   --->   "%gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_1, i32 1)" [conv2D.c:22]   --->   Operation 121 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 122 [2/7] (7.30ns)   --->   "%gmem0_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_2, i32 1)" [conv2D.c:22]   --->   Operation 122 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 123 [3/7] (7.30ns)   --->   "%gmem0_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_3, i32 1)" [conv2D.c:22]   --->   Operation 123 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 124 [4/7] (7.30ns)   --->   "%gmem0_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_4, i32 1)" [conv2D.c:22]   --->   Operation 124 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 125 [5/7] (7.30ns)   --->   "%gmem0_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_5, i32 1)" [conv2D.c:22]   --->   Operation 125 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 126 [6/7] (7.30ns)   --->   "%gmem0_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_6, i32 1)" [conv2D.c:22]   --->   Operation 126 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 127 [7/7] (7.30ns)   --->   "%gmem0_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_7, i32 1)" [conv2D.c:22]   --->   Operation 127 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 128 [1/1] (3.46ns)   --->   "%input2_sum5 = add i63 %tmp_3_cast, 3" [conv2D.c:22]   --->   Operation 128 'add' 'input2_sum5' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%input2_sum5_cast = zext i63 %input2_sum5 to i64" [conv2D.c:22]   --->   Operation 129 'zext' 'input2_sum5_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%gmem0_addr_9 = getelementptr i32* %gmem0, i64 %input2_sum5_cast" [conv2D.c:22]   --->   Operation 130 'getelementptr' 'gmem0_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [4/4] (5.74ns)   --->   "%tmp_s = mul nsw i32 %gmem0_addr_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 131 'mul' 'tmp_s' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (7.30ns)   --->   "%gmem0_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_1)" [conv2D.c:22]   --->   Operation 132 'read' 'gmem0_addr_1_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 133 [1/1] (7.30ns)   --->   "%gmem1_addr_read_1 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr)" [conv2D.c:22]   --->   Operation 133 'read' 'gmem1_addr_read_1' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 134 [1/7] (7.30ns)   --->   "%gmem0_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_2, i32 1)" [conv2D.c:22]   --->   Operation 134 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 135 [2/7] (7.30ns)   --->   "%gmem0_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_3, i32 1)" [conv2D.c:22]   --->   Operation 135 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 136 [3/7] (7.30ns)   --->   "%gmem0_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_4, i32 1)" [conv2D.c:22]   --->   Operation 136 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 137 [4/7] (7.30ns)   --->   "%gmem0_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_5, i32 1)" [conv2D.c:22]   --->   Operation 137 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 138 [5/7] (7.30ns)   --->   "%gmem0_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_6, i32 1)" [conv2D.c:22]   --->   Operation 138 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 139 [6/7] (7.30ns)   --->   "%gmem0_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_7, i32 1)" [conv2D.c:22]   --->   Operation 139 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 140 [7/7] (7.30ns)   --->   "%gmem0_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_8, i32 1)" [conv2D.c:22]   --->   Operation 140 'readreq' 'gmem0_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 141 [1/1] (3.46ns)   --->   "%input2_sum6 = add i63 %tmp_3_cast, 8" [conv2D.c:22]   --->   Operation 141 'add' 'input2_sum6' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%input2_sum6_cast = zext i63 %input2_sum6 to i64" [conv2D.c:22]   --->   Operation 142 'zext' 'input2_sum6_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%gmem0_addr_10 = getelementptr i32* %gmem0, i64 %input2_sum6_cast" [conv2D.c:22]   --->   Operation 143 'getelementptr' 'gmem0_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [3/4] (5.74ns)   --->   "%tmp_s = mul nsw i32 %gmem0_addr_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 144 'mul' 'tmp_s' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [4/4] (5.74ns)   --->   "%tmp_1_0_0_0_1 = mul nsw i32 %gmem0_addr_1_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 145 'mul' 'tmp_1_0_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (7.30ns)   --->   "%gmem0_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_2)" [conv2D.c:22]   --->   Operation 146 'read' 'gmem0_addr_2_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 147 [1/1] (7.30ns)   --->   "%gmem1_addr_read_2 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr)" [conv2D.c:22]   --->   Operation 147 'read' 'gmem1_addr_read_2' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 148 [1/7] (7.30ns)   --->   "%gmem0_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_3, i32 1)" [conv2D.c:22]   --->   Operation 148 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 149 [2/7] (7.30ns)   --->   "%gmem0_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_4, i32 1)" [conv2D.c:22]   --->   Operation 149 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 150 [3/7] (7.30ns)   --->   "%gmem0_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_5, i32 1)" [conv2D.c:22]   --->   Operation 150 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 151 [4/7] (7.30ns)   --->   "%gmem0_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_6, i32 1)" [conv2D.c:22]   --->   Operation 151 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 152 [5/7] (7.30ns)   --->   "%gmem0_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_7, i32 1)" [conv2D.c:22]   --->   Operation 152 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 153 [6/7] (7.30ns)   --->   "%gmem0_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_8, i32 1)" [conv2D.c:22]   --->   Operation 153 'readreq' 'gmem0_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 154 [4/4] (5.74ns)   --->   "%tmp_1_0_1 = mul nsw i32 %gmem0_addr_1_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 154 'mul' 'tmp_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [7/7] (7.30ns)   --->   "%gmem0_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_9, i32 1)" [conv2D.c:22]   --->   Operation 155 'readreq' 'gmem0_load_9_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 156 [1/1] (3.46ns)   --->   "%input2_sum10 = add i63 %tmp_3_cast, 13" [conv2D.c:22]   --->   Operation 156 'add' 'input2_sum10' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%input2_sum10_cast = zext i63 %input2_sum10 to i64" [conv2D.c:22]   --->   Operation 157 'zext' 'input2_sum10_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%gmem0_addr_11 = getelementptr i32* %gmem0, i64 %input2_sum10_cast" [conv2D.c:22]   --->   Operation 158 'getelementptr' 'gmem0_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [2/4] (5.74ns)   --->   "%tmp_s = mul nsw i32 %gmem0_addr_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 159 'mul' 'tmp_s' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [3/4] (5.74ns)   --->   "%tmp_1_0_0_0_1 = mul nsw i32 %gmem0_addr_1_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 160 'mul' 'tmp_1_0_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [4/4] (5.74ns)   --->   "%tmp_1_0_0_0_2 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 161 'mul' 'tmp_1_0_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (7.30ns)   --->   "%gmem0_addr_3_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_3)" [conv2D.c:22]   --->   Operation 162 'read' 'gmem0_addr_3_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 163 [1/1] (7.30ns)   --->   "%gmem1_addr_read_3 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr)" [conv2D.c:22]   --->   Operation 163 'read' 'gmem1_addr_read_3' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 164 [1/7] (7.30ns)   --->   "%gmem0_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_4, i32 1)" [conv2D.c:22]   --->   Operation 164 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 165 [2/7] (7.30ns)   --->   "%gmem0_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_5, i32 1)" [conv2D.c:22]   --->   Operation 165 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 166 [3/7] (7.30ns)   --->   "%gmem0_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_6, i32 1)" [conv2D.c:22]   --->   Operation 166 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 167 [4/7] (7.30ns)   --->   "%gmem0_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_7, i32 1)" [conv2D.c:22]   --->   Operation 167 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 168 [5/7] (7.30ns)   --->   "%gmem0_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_8, i32 1)" [conv2D.c:22]   --->   Operation 168 'readreq' 'gmem0_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 169 [3/4] (5.74ns)   --->   "%tmp_1_0_1 = mul nsw i32 %gmem0_addr_1_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 169 'mul' 'tmp_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [4/4] (5.74ns)   --->   "%tmp_1_0_1_0_1 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 170 'mul' 'tmp_1_0_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [6/7] (7.30ns)   --->   "%gmem0_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_9, i32 1)" [conv2D.c:22]   --->   Operation 171 'readreq' 'gmem0_load_9_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 172 [7/7] (7.30ns)   --->   "%gmem0_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_10, i32 1)" [conv2D.c:22]   --->   Operation 172 'readreq' 'gmem0_load_10_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 173 [4/4] (5.74ns)   --->   "%tmp_1_0_2 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 173 'mul' 'tmp_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 174 [1/1] (3.46ns)   --->   "%input2_sum11 = add i63 %tmp_3_cast, 4" [conv2D.c:22]   --->   Operation 174 'add' 'input2_sum11' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%input2_sum11_cast = zext i63 %input2_sum11 to i64" [conv2D.c:22]   --->   Operation 175 'zext' 'input2_sum11_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%gmem0_addr_12 = getelementptr i32* %gmem0, i64 %input2_sum11_cast" [conv2D.c:22]   --->   Operation 176 'getelementptr' 'gmem0_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/4] (5.74ns)   --->   "%tmp_s = mul nsw i32 %gmem0_addr_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 177 'mul' 'tmp_s' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [2/4] (5.74ns)   --->   "%tmp_1_0_0_0_1 = mul nsw i32 %gmem0_addr_1_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 178 'mul' 'tmp_1_0_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [3/4] (5.74ns)   --->   "%tmp_1_0_0_0_2 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 179 'mul' 'tmp_1_0_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [4/4] (5.74ns)   --->   "%tmp_1_0_0_1 = mul nsw i32 %gmem0_addr_3_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 180 'mul' 'tmp_1_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (7.30ns)   --->   "%gmem0_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_4)" [conv2D.c:22]   --->   Operation 181 'read' 'gmem0_addr_4_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 182 [1/1] (7.30ns)   --->   "%gmem1_addr_read_4 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr)" [conv2D.c:22]   --->   Operation 182 'read' 'gmem1_addr_read_4' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 183 [1/7] (7.30ns)   --->   "%gmem0_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_5, i32 1)" [conv2D.c:22]   --->   Operation 183 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 184 [2/7] (7.30ns)   --->   "%gmem0_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_6, i32 1)" [conv2D.c:22]   --->   Operation 184 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 185 [3/7] (7.30ns)   --->   "%gmem0_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_7, i32 1)" [conv2D.c:22]   --->   Operation 185 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 186 [4/7] (7.30ns)   --->   "%gmem0_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_8, i32 1)" [conv2D.c:22]   --->   Operation 186 'readreq' 'gmem0_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 187 [2/4] (5.74ns)   --->   "%tmp_1_0_1 = mul nsw i32 %gmem0_addr_1_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 187 'mul' 'tmp_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [3/4] (5.74ns)   --->   "%tmp_1_0_1_0_1 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 188 'mul' 'tmp_1_0_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [5/7] (7.30ns)   --->   "%gmem0_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_9, i32 1)" [conv2D.c:22]   --->   Operation 189 'readreq' 'gmem0_load_9_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 190 [6/7] (7.30ns)   --->   "%gmem0_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_10, i32 1)" [conv2D.c:22]   --->   Operation 190 'readreq' 'gmem0_load_10_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 191 [7/7] (7.30ns)   --->   "%gmem0_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_11, i32 1)" [conv2D.c:22]   --->   Operation 191 'readreq' 'gmem0_load_11_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 192 [3/4] (5.74ns)   --->   "%tmp_1_0_2 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 192 'mul' 'tmp_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [4/4] (5.74ns)   --->   "%tmp_1_1 = mul nsw i32 %gmem0_addr_3_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 193 'mul' 'tmp_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 194 [1/1] (3.46ns)   --->   "%input2_sum12 = add i63 %tmp_3_cast, 9" [conv2D.c:22]   --->   Operation 194 'add' 'input2_sum12' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%input2_sum12_cast = zext i63 %input2_sum12 to i64" [conv2D.c:22]   --->   Operation 195 'zext' 'input2_sum12_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%gmem0_addr_13 = getelementptr i32* %gmem0, i64 %input2_sum12_cast" [conv2D.c:22]   --->   Operation 196 'getelementptr' 'gmem0_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 197 [1/4] (5.74ns)   --->   "%tmp_1_0_0_0_1 = mul nsw i32 %gmem0_addr_1_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 197 'mul' 'tmp_1_0_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [2/4] (5.74ns)   --->   "%tmp_1_0_0_0_2 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 198 'mul' 'tmp_1_0_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [3/4] (5.74ns)   --->   "%tmp_1_0_0_1 = mul nsw i32 %gmem0_addr_3_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 199 'mul' 'tmp_1_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [4/4] (5.74ns)   --->   "%tmp_1_0_0_1_1 = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 200 'mul' 'tmp_1_0_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (7.30ns)   --->   "%gmem0_addr_5_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_5)" [conv2D.c:22]   --->   Operation 201 'read' 'gmem0_addr_5_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 202 [1/1] (7.30ns)   --->   "%gmem1_addr_read_5 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr)" [conv2D.c:22]   --->   Operation 202 'read' 'gmem1_addr_read_5' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 203 [1/7] (7.30ns)   --->   "%gmem0_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_6, i32 1)" [conv2D.c:22]   --->   Operation 203 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 204 [2/7] (7.30ns)   --->   "%gmem0_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_7, i32 1)" [conv2D.c:22]   --->   Operation 204 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 205 [3/7] (7.30ns)   --->   "%gmem0_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_8, i32 1)" [conv2D.c:22]   --->   Operation 205 'readreq' 'gmem0_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 206 [1/4] (5.74ns)   --->   "%tmp_1_0_1 = mul nsw i32 %gmem0_addr_1_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 206 'mul' 'tmp_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 207 [2/4] (5.74ns)   --->   "%tmp_1_0_1_0_1 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 207 'mul' 'tmp_1_0_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 208 [4/7] (7.30ns)   --->   "%gmem0_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_9, i32 1)" [conv2D.c:22]   --->   Operation 208 'readreq' 'gmem0_load_9_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 209 [4/4] (5.74ns)   --->   "%tmp_1_0_1_1 = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 209 'mul' 'tmp_1_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 210 [5/7] (7.30ns)   --->   "%gmem0_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_10, i32 1)" [conv2D.c:22]   --->   Operation 210 'readreq' 'gmem0_load_10_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 211 [6/7] (7.30ns)   --->   "%gmem0_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_11, i32 1)" [conv2D.c:22]   --->   Operation 211 'readreq' 'gmem0_load_11_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 212 [2/4] (5.74ns)   --->   "%tmp_1_0_2 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 212 'mul' 'tmp_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 213 [7/7] (7.30ns)   --->   "%gmem0_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_12, i32 1)" [conv2D.c:22]   --->   Operation 213 'readreq' 'gmem0_load_12_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 214 [3/4] (5.74ns)   --->   "%tmp_1_1 = mul nsw i32 %gmem0_addr_3_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 214 'mul' 'tmp_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [4/4] (5.74ns)   --->   "%tmp_1_1_0_0_1 = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 215 'mul' 'tmp_1_1_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [4/4] (5.74ns)   --->   "%tmp_1_1_1 = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 216 'mul' 'tmp_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 217 [1/1] (3.46ns)   --->   "%input2_sum13 = add i63 %tmp_3_cast, 14" [conv2D.c:22]   --->   Operation 217 'add' 'input2_sum13' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%input2_sum13_cast = zext i63 %input2_sum13 to i64" [conv2D.c:22]   --->   Operation 218 'zext' 'input2_sum13_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%gmem0_addr_14 = getelementptr i32* %gmem0, i64 %input2_sum13_cast" [conv2D.c:22]   --->   Operation 219 'getelementptr' 'gmem0_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/4] (5.74ns)   --->   "%tmp_1_0_0_0_2 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 220 'mul' 'tmp_1_0_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 221 [2/4] (5.74ns)   --->   "%tmp_1_0_0_1 = mul nsw i32 %gmem0_addr_3_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 221 'mul' 'tmp_1_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 222 [3/4] (5.74ns)   --->   "%tmp_1_0_0_1_1 = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 222 'mul' 'tmp_1_0_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 223 [4/4] (5.74ns)   --->   "%tmp_1_0_0_1_2 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 223 'mul' 'tmp_1_0_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 224 [1/1] (7.30ns)   --->   "%gmem0_addr_6_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_6)" [conv2D.c:22]   --->   Operation 224 'read' 'gmem0_addr_6_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 225 [1/1] (7.30ns)   --->   "%gmem1_addr_read_6 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr)" [conv2D.c:22]   --->   Operation 225 'read' 'gmem1_addr_read_6' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 226 [1/7] (7.30ns)   --->   "%gmem0_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_7, i32 1)" [conv2D.c:22]   --->   Operation 226 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 227 [2/7] (7.30ns)   --->   "%gmem0_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_8, i32 1)" [conv2D.c:22]   --->   Operation 227 'readreq' 'gmem0_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 228 [1/1] (2.55ns)   --->   "%tmp1 = add i32 %tmp_s, %tmp_1_0_0_0_1" [conv2D.c:22]   --->   Operation 228 'add' 'tmp1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 229 [1/4] (5.74ns)   --->   "%tmp_1_0_1_0_1 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 229 'mul' 'tmp_1_0_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 230 [3/7] (7.30ns)   --->   "%gmem0_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_9, i32 1)" [conv2D.c:22]   --->   Operation 230 'readreq' 'gmem0_load_9_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 231 [3/4] (5.74ns)   --->   "%tmp_1_0_1_1 = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 231 'mul' 'tmp_1_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [4/4] (5.74ns)   --->   "%tmp_1_0_1_1_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 232 'mul' 'tmp_1_0_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 233 [4/7] (7.30ns)   --->   "%gmem0_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_10, i32 1)" [conv2D.c:22]   --->   Operation 233 'readreq' 'gmem0_load_10_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 234 [5/7] (7.30ns)   --->   "%gmem0_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_11, i32 1)" [conv2D.c:22]   --->   Operation 234 'readreq' 'gmem0_load_11_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 235 [1/4] (5.74ns)   --->   "%tmp_1_0_2 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 235 'mul' 'tmp_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [6/7] (7.30ns)   --->   "%gmem0_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_12, i32 1)" [conv2D.c:22]   --->   Operation 236 'readreq' 'gmem0_load_12_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 237 [4/4] (5.74ns)   --->   "%tmp_1_0_2_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 237 'mul' 'tmp_1_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 238 [7/7] (7.30ns)   --->   "%gmem0_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_13, i32 1)" [conv2D.c:22]   --->   Operation 238 'readreq' 'gmem0_load_13_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 239 [2/4] (5.74ns)   --->   "%tmp_1_1 = mul nsw i32 %gmem0_addr_3_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 239 'mul' 'tmp_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 240 [3/4] (5.74ns)   --->   "%tmp_1_1_0_0_1 = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 240 'mul' 'tmp_1_1_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 241 [4/4] (5.74ns)   --->   "%tmp_1_1_0_0_2 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 241 'mul' 'tmp_1_1_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 242 [3/4] (5.74ns)   --->   "%tmp_1_1_1 = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 242 'mul' 'tmp_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 243 [1/1] (3.46ns)   --->   "%input2_sum14 = add i63 %tmp_3_cast, 15" [conv2D.c:22]   --->   Operation 243 'add' 'input2_sum14' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [1/1] (0.00ns)   --->   "%input2_sum14_cast = zext i63 %input2_sum14 to i64" [conv2D.c:22]   --->   Operation 244 'zext' 'input2_sum14_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%gmem0_addr_15 = getelementptr i32* %gmem0, i64 %input2_sum14_cast" [conv2D.c:22]   --->   Operation 245 'getelementptr' 'gmem0_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 246 [1/4] (5.74ns)   --->   "%tmp_1_0_0_1 = mul nsw i32 %gmem0_addr_3_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 246 'mul' 'tmp_1_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 247 [2/4] (5.74ns)   --->   "%tmp_1_0_0_1_1 = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 247 'mul' 'tmp_1_0_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 248 [3/4] (5.74ns)   --->   "%tmp_1_0_0_1_2 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 248 'mul' 'tmp_1_0_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 249 [4/4] (5.74ns)   --->   "%tmp_1_0_0_2 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 249 'mul' 'tmp_1_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/1] (7.30ns)   --->   "%gmem0_addr_7_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_7)" [conv2D.c:22]   --->   Operation 250 'read' 'gmem0_addr_7_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 251 [1/1] (7.30ns)   --->   "%gmem1_addr_read_7 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr)" [conv2D.c:22]   --->   Operation 251 'read' 'gmem1_addr_read_7' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 252 [1/7] (7.30ns)   --->   "%gmem0_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_8, i32 1)" [conv2D.c:22]   --->   Operation 252 'readreq' 'gmem0_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 253 [2/7] (7.30ns)   --->   "%gmem0_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_9, i32 1)" [conv2D.c:22]   --->   Operation 253 'readreq' 'gmem0_load_9_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 254 [2/4] (5.74ns)   --->   "%tmp_1_0_1_1 = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 254 'mul' 'tmp_1_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 255 [3/4] (5.74ns)   --->   "%tmp_1_0_1_1_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 255 'mul' 'tmp_1_0_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 256 [3/7] (7.30ns)   --->   "%gmem0_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_10, i32 1)" [conv2D.c:22]   --->   Operation 256 'readreq' 'gmem0_load_10_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 257 [4/7] (7.30ns)   --->   "%gmem0_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_11, i32 1)" [conv2D.c:22]   --->   Operation 257 'readreq' 'gmem0_load_11_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 258 [1/1] (2.55ns)   --->   "%tmp8 = add i32 %tmp_1_0_1, %tmp_1_0_1_0_1" [conv2D.c:22]   --->   Operation 258 'add' 'tmp8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 259 [5/7] (7.30ns)   --->   "%gmem0_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_12, i32 1)" [conv2D.c:22]   --->   Operation 259 'readreq' 'gmem0_load_12_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 260 [3/4] (5.74ns)   --->   "%tmp_1_0_2_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 260 'mul' 'tmp_1_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 261 [6/7] (7.30ns)   --->   "%gmem0_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_13, i32 1)" [conv2D.c:22]   --->   Operation 261 'readreq' 'gmem0_load_13_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 262 [7/7] (7.30ns)   --->   "%gmem0_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_14, i32 1)" [conv2D.c:22]   --->   Operation 262 'readreq' 'gmem0_load_14_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 263 [1/4] (5.74ns)   --->   "%tmp_1_1 = mul nsw i32 %gmem0_addr_3_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 263 'mul' 'tmp_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 264 [2/4] (5.74ns)   --->   "%tmp_1_1_0_0_1 = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 264 'mul' 'tmp_1_1_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 265 [3/4] (5.74ns)   --->   "%tmp_1_1_0_0_2 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 265 'mul' 'tmp_1_1_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [4/4] (5.74ns)   --->   "%tmp_1_1_0_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 266 'mul' 'tmp_1_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 267 [2/4] (5.74ns)   --->   "%tmp_1_1_1 = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 267 'mul' 'tmp_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 268 [4/4] (5.74ns)   --->   "%tmp_1_1_1_0_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 268 'mul' 'tmp_1_1_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 269 [4/4] (5.74ns)   --->   "%tmp_1_1_2 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 269 'mul' 'tmp_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 270 [1/1] (3.46ns)   --->   "%input2_sum15 = add i63 %tmp_3_cast, 16" [conv2D.c:22]   --->   Operation 270 'add' 'input2_sum15' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%input2_sum15_cast = zext i63 %input2_sum15 to i64" [conv2D.c:22]   --->   Operation 271 'zext' 'input2_sum15_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%gmem0_addr_16 = getelementptr i32* %gmem0, i64 %input2_sum15_cast" [conv2D.c:22]   --->   Operation 272 'getelementptr' 'gmem0_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 273 [1/4] (5.74ns)   --->   "%tmp_1_0_0_1_1 = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 273 'mul' 'tmp_1_0_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 274 [2/4] (5.74ns)   --->   "%tmp_1_0_0_1_2 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 274 'mul' 'tmp_1_0_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 275 [3/4] (5.74ns)   --->   "%tmp_1_0_0_2 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 275 'mul' 'tmp_1_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 276 [4/4] (5.74ns)   --->   "%tmp_1_0_0_2_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 276 'mul' 'tmp_1_0_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 277 [1/1] (7.30ns)   --->   "%gmem0_addr_8_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_8)" [conv2D.c:22]   --->   Operation 277 'read' 'gmem0_addr_8_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 278 [1/1] (7.30ns)   --->   "%gmem1_addr_read_8 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr)" [conv2D.c:22]   --->   Operation 278 'read' 'gmem1_addr_read_8' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 279 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_1_0_0_0_2, %tmp_1_0_0_1" [conv2D.c:22]   --->   Operation 279 'add' 'tmp2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 280 [1/7] (7.30ns)   --->   "%gmem0_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_9, i32 1)" [conv2D.c:22]   --->   Operation 280 'readreq' 'gmem0_load_9_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 281 [1/4] (5.74ns)   --->   "%tmp_1_0_1_1 = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 281 'mul' 'tmp_1_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 282 [2/4] (5.74ns)   --->   "%tmp_1_0_1_1_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 282 'mul' 'tmp_1_0_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 283 [2/7] (7.30ns)   --->   "%gmem0_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_10, i32 1)" [conv2D.c:22]   --->   Operation 283 'readreq' 'gmem0_load_10_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 284 [4/4] (5.74ns)   --->   "%tmp_1_0_1_2 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 284 'mul' 'tmp_1_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 285 [3/7] (7.30ns)   --->   "%gmem0_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_11, i32 1)" [conv2D.c:22]   --->   Operation 285 'readreq' 'gmem0_load_11_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 286 [4/7] (7.30ns)   --->   "%gmem0_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_12, i32 1)" [conv2D.c:22]   --->   Operation 286 'readreq' 'gmem0_load_12_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 287 [2/4] (5.74ns)   --->   "%tmp_1_0_2_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 287 'mul' 'tmp_1_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 288 [5/7] (7.30ns)   --->   "%gmem0_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_13, i32 1)" [conv2D.c:22]   --->   Operation 288 'readreq' 'gmem0_load_13_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 289 [6/7] (7.30ns)   --->   "%gmem0_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_14, i32 1)" [conv2D.c:22]   --->   Operation 289 'readreq' 'gmem0_load_14_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 290 [1/4] (5.74ns)   --->   "%tmp_1_1_0_0_1 = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 290 'mul' 'tmp_1_1_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 291 [2/4] (5.74ns)   --->   "%tmp_1_1_0_0_2 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 291 'mul' 'tmp_1_1_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 292 [3/4] (5.74ns)   --->   "%tmp_1_1_0_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 292 'mul' 'tmp_1_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 293 [4/4] (5.74ns)   --->   "%tmp_1_1_0_1_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 293 'mul' 'tmp_1_1_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 294 [7/7] (7.30ns)   --->   "%gmem0_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_15, i32 1)" [conv2D.c:22]   --->   Operation 294 'readreq' 'gmem0_load_15_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 295 [1/4] (5.74ns)   --->   "%tmp_1_1_1 = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 295 'mul' 'tmp_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 296 [3/4] (5.74ns)   --->   "%tmp_1_1_1_0_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 296 'mul' 'tmp_1_1_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 297 [4/4] (5.74ns)   --->   "%tmp_1_1_1_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 297 'mul' 'tmp_1_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 298 [3/4] (5.74ns)   --->   "%tmp_1_1_2 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 298 'mul' 'tmp_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 299 [1/1] (3.46ns)   --->   "%input2_sum16 = add i63 %tmp_3_cast, 17" [conv2D.c:22]   --->   Operation 299 'add' 'input2_sum16' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 300 [1/1] (0.00ns)   --->   "%input2_sum16_cast = zext i63 %input2_sum16 to i64" [conv2D.c:22]   --->   Operation 300 'zext' 'input2_sum16_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%gmem0_addr_17 = getelementptr i32* %gmem0, i64 %input2_sum16_cast" [conv2D.c:22]   --->   Operation 301 'getelementptr' 'gmem0_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 302 [1/4] (5.74ns)   --->   "%tmp_1_0_0_1_2 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 302 'mul' 'tmp_1_0_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 303 [2/4] (5.74ns)   --->   "%tmp_1_0_0_2 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 303 'mul' 'tmp_1_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 304 [3/4] (5.74ns)   --->   "%tmp_1_0_0_2_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 304 'mul' 'tmp_1_0_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 305 [4/4] (5.74ns)   --->   "%tmp_1_0_0_2_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 305 'mul' 'tmp_1_0_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 306 [1/1] (7.30ns)   --->   "%gmem0_addr_9_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_9)" [conv2D.c:22]   --->   Operation 306 'read' 'gmem0_addr_9_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 307 [1/4] (5.74ns)   --->   "%tmp_1_0_1_1_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 307 'mul' 'tmp_1_0_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 308 [1/7] (7.30ns)   --->   "%gmem0_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_10, i32 1)" [conv2D.c:22]   --->   Operation 308 'readreq' 'gmem0_load_10_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 309 [3/4] (5.74ns)   --->   "%tmp_1_0_1_2 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 309 'mul' 'tmp_1_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 310 [4/4] (5.74ns)   --->   "%tmp_1_0_1_2_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 310 'mul' 'tmp_1_0_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 311 [2/7] (7.30ns)   --->   "%gmem0_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_11, i32 1)" [conv2D.c:22]   --->   Operation 311 'readreq' 'gmem0_load_11_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 312 [3/7] (7.30ns)   --->   "%gmem0_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_12, i32 1)" [conv2D.c:22]   --->   Operation 312 'readreq' 'gmem0_load_12_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 313 [1/4] (5.74ns)   --->   "%tmp_1_0_2_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 313 'mul' 'tmp_1_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 314 [4/7] (7.30ns)   --->   "%gmem0_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_13, i32 1)" [conv2D.c:22]   --->   Operation 314 'readreq' 'gmem0_load_13_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 315 [4/4] (5.74ns)   --->   "%tmp_1_0_2_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 315 'mul' 'tmp_1_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 316 [5/7] (7.30ns)   --->   "%gmem0_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_14, i32 1)" [conv2D.c:22]   --->   Operation 316 'readreq' 'gmem0_load_14_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 317 [1/4] (5.74ns)   --->   "%tmp_1_1_0_0_2 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 317 'mul' 'tmp_1_1_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 318 [2/4] (5.74ns)   --->   "%tmp_1_1_0_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 318 'mul' 'tmp_1_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 319 [3/4] (5.74ns)   --->   "%tmp_1_1_0_1_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 319 'mul' 'tmp_1_1_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 320 [4/4] (5.74ns)   --->   "%tmp_1_1_0_1_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 320 'mul' 'tmp_1_1_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 321 [6/7] (7.30ns)   --->   "%gmem0_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_15, i32 1)" [conv2D.c:22]   --->   Operation 321 'readreq' 'gmem0_load_15_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 322 [7/7] (7.30ns)   --->   "%gmem0_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_16, i32 1)" [conv2D.c:22]   --->   Operation 322 'readreq' 'gmem0_load_16_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 323 [1/1] (2.55ns)   --->   "%tmp22 = add i32 %tmp_1_1, %tmp_1_1_0_0_1" [conv2D.c:22]   --->   Operation 323 'add' 'tmp22' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 324 [2/4] (5.74ns)   --->   "%tmp_1_1_1_0_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 324 'mul' 'tmp_1_1_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 325 [3/4] (5.74ns)   --->   "%tmp_1_1_1_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 325 'mul' 'tmp_1_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 326 [2/4] (5.74ns)   --->   "%tmp_1_1_2 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 326 'mul' 'tmp_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 327 [1/1] (3.46ns)   --->   "%input2_sum17 = add i63 %tmp_3_cast, 18" [conv2D.c:22]   --->   Operation 327 'add' 'input2_sum17' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 328 [1/1] (0.00ns)   --->   "%input2_sum17_cast = zext i63 %input2_sum17 to i64" [conv2D.c:22]   --->   Operation 328 'zext' 'input2_sum17_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 329 [1/1] (0.00ns)   --->   "%gmem0_addr_18 = getelementptr i32* %gmem0, i64 %input2_sum17_cast" [conv2D.c:22]   --->   Operation 329 'getelementptr' 'gmem0_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 330 [1/4] (5.74ns)   --->   "%tmp_1_0_0_2 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 330 'mul' 'tmp_1_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 331 [2/4] (5.74ns)   --->   "%tmp_1_0_0_2_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 331 'mul' 'tmp_1_0_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 332 [3/4] (5.74ns)   --->   "%tmp_1_0_0_2_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 332 'mul' 'tmp_1_0_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 333 [4/4] (5.74ns)   --->   "%tmp_1_0_1_0_2 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 333 'mul' 'tmp_1_0_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 334 [1/1] (7.30ns)   --->   "%gmem0_addr_10_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_10)" [conv2D.c:22]   --->   Operation 334 'read' 'gmem0_addr_10_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 335 [2/4] (5.74ns)   --->   "%tmp_1_0_1_2 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 335 'mul' 'tmp_1_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 336 [3/4] (5.74ns)   --->   "%tmp_1_0_1_2_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 336 'mul' 'tmp_1_0_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 337 [1/7] (7.30ns)   --->   "%gmem0_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_11, i32 1)" [conv2D.c:22]   --->   Operation 337 'readreq' 'gmem0_load_11_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 338 [4/4] (5.74ns)   --->   "%tmp_1_0_2_0_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 338 'mul' 'tmp_1_0_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 339 [2/7] (7.30ns)   --->   "%gmem0_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_12, i32 1)" [conv2D.c:22]   --->   Operation 339 'readreq' 'gmem0_load_12_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 340 [3/7] (7.30ns)   --->   "%gmem0_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_13, i32 1)" [conv2D.c:22]   --->   Operation 340 'readreq' 'gmem0_load_13_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 341 [3/4] (5.74ns)   --->   "%tmp_1_0_2_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 341 'mul' 'tmp_1_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 342 [4/7] (7.30ns)   --->   "%gmem0_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_14, i32 1)" [conv2D.c:22]   --->   Operation 342 'readreq' 'gmem0_load_14_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 343 [1/4] (5.74ns)   --->   "%tmp_1_1_0_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 343 'mul' 'tmp_1_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 344 [2/4] (5.74ns)   --->   "%tmp_1_1_0_1_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 344 'mul' 'tmp_1_1_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 345 [3/4] (5.74ns)   --->   "%tmp_1_1_0_1_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 345 'mul' 'tmp_1_1_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 346 [5/7] (7.30ns)   --->   "%gmem0_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_15, i32 1)" [conv2D.c:22]   --->   Operation 346 'readreq' 'gmem0_load_15_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 347 [6/7] (7.30ns)   --->   "%gmem0_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_16, i32 1)" [conv2D.c:22]   --->   Operation 347 'readreq' 'gmem0_load_16_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 348 [7/7] (7.30ns)   --->   "%gmem0_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_17, i32 1)" [conv2D.c:22]   --->   Operation 348 'readreq' 'gmem0_load_17_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 349 [1/4] (5.74ns)   --->   "%tmp_1_1_1_0_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 349 'mul' 'tmp_1_1_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 350 [2/4] (5.74ns)   --->   "%tmp_1_1_1_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 350 'mul' 'tmp_1_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 351 [4/4] (5.74ns)   --->   "%tmp_1_1_1_1_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 351 'mul' 'tmp_1_1_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 352 [1/4] (5.74ns)   --->   "%tmp_1_1_2 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 352 'mul' 'tmp_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 353 [4/4] (5.74ns)   --->   "%tmp_1_1_2_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 353 'mul' 'tmp_1_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 354 [1/1] (3.46ns)   --->   "%input2_sum18 = add i63 %tmp_3_cast, 19" [conv2D.c:22]   --->   Operation 354 'add' 'input2_sum18' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 355 [1/1] (0.00ns)   --->   "%input2_sum18_cast = zext i63 %input2_sum18 to i64" [conv2D.c:22]   --->   Operation 355 'zext' 'input2_sum18_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 356 [1/1] (0.00ns)   --->   "%gmem0_addr_19 = getelementptr i32* %gmem0, i64 %input2_sum18_cast" [conv2D.c:22]   --->   Operation 356 'getelementptr' 'gmem0_addr_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 357 [1/4] (5.74ns)   --->   "%tmp_1_0_0_2_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 357 'mul' 'tmp_1_0_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 358 [2/4] (5.74ns)   --->   "%tmp_1_0_0_2_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 358 'mul' 'tmp_1_0_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 359 [3/4] (5.74ns)   --->   "%tmp_1_0_1_0_2 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 359 'mul' 'tmp_1_0_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 360 [4/4] (5.74ns)   --->   "%tmp_1_0_1_1_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 360 'mul' 'tmp_1_0_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 361 [1/4] (5.74ns)   --->   "%tmp_1_0_1_2 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 361 'mul' 'tmp_1_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 362 [2/4] (5.74ns)   --->   "%tmp_1_0_1_2_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 362 'mul' 'tmp_1_0_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 363 [1/1] (7.30ns)   --->   "%gmem0_addr_11_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_11)" [conv2D.c:22]   --->   Operation 363 'read' 'gmem0_addr_11_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 364 [3/4] (5.74ns)   --->   "%tmp_1_0_2_0_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 364 'mul' 'tmp_1_0_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 365 [1/7] (7.30ns)   --->   "%gmem0_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_12, i32 1)" [conv2D.c:22]   --->   Operation 365 'readreq' 'gmem0_load_12_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 366 [4/4] (5.74ns)   --->   "%tmp_1_0_2_1_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 366 'mul' 'tmp_1_0_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 367 [2/7] (7.30ns)   --->   "%gmem0_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_13, i32 1)" [conv2D.c:22]   --->   Operation 367 'readreq' 'gmem0_load_13_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 368 [2/4] (5.74ns)   --->   "%tmp_1_0_2_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 368 'mul' 'tmp_1_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 369 [3/7] (7.30ns)   --->   "%gmem0_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_14, i32 1)" [conv2D.c:22]   --->   Operation 369 'readreq' 'gmem0_load_14_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 370 [1/4] (5.74ns)   --->   "%tmp_1_1_0_1_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 370 'mul' 'tmp_1_1_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 371 [2/4] (5.74ns)   --->   "%tmp_1_1_0_1_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 371 'mul' 'tmp_1_1_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 372 [4/7] (7.30ns)   --->   "%gmem0_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_15, i32 1)" [conv2D.c:22]   --->   Operation 372 'readreq' 'gmem0_load_15_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 373 [5/7] (7.30ns)   --->   "%gmem0_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_16, i32 1)" [conv2D.c:22]   --->   Operation 373 'readreq' 'gmem0_load_16_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 374 [6/7] (7.30ns)   --->   "%gmem0_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_17, i32 1)" [conv2D.c:22]   --->   Operation 374 'readreq' 'gmem0_load_17_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 375 [1/1] (2.55ns)   --->   "%tmp23 = add i32 %tmp_1_1_0_0_2, %tmp_1_1_0_1" [conv2D.c:22]   --->   Operation 375 'add' 'tmp23' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 376 [4/4] (5.74ns)   --->   "%tmp_1_1_1_0_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 376 'mul' 'tmp_1_1_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 377 [1/4] (5.74ns)   --->   "%tmp_1_1_1_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 377 'mul' 'tmp_1_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 378 [3/4] (5.74ns)   --->   "%tmp_1_1_1_1_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 378 'mul' 'tmp_1_1_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 379 [7/7] (7.30ns)   --->   "%gmem0_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_18, i32 1)" [conv2D.c:22]   --->   Operation 379 'readreq' 'gmem0_load_18_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 380 [1/1] (2.55ns)   --->   "%tmp29 = add i32 %tmp_1_1_1, %tmp_1_1_1_0_1" [conv2D.c:22]   --->   Operation 380 'add' 'tmp29' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 381 [4/4] (5.74ns)   --->   "%tmp_1_1_2_0_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 381 'mul' 'tmp_1_1_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 382 [3/4] (5.74ns)   --->   "%tmp_1_1_2_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 382 'mul' 'tmp_1_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 383 [1/1] (3.46ns)   --->   "%input2_sum19 = add i63 %tmp_3_cast, 20" [conv2D.c:22]   --->   Operation 383 'add' 'input2_sum19' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 384 [1/1] (0.00ns)   --->   "%input2_sum19_cast = zext i63 %input2_sum19 to i64" [conv2D.c:22]   --->   Operation 384 'zext' 'input2_sum19_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 385 [1/1] (0.00ns)   --->   "%gmem0_addr_20 = getelementptr i32* %gmem0, i64 %input2_sum19_cast" [conv2D.c:22]   --->   Operation 385 'getelementptr' 'gmem0_addr_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 386 [1/4] (5.74ns)   --->   "%tmp_1_0_0_2_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 386 'mul' 'tmp_1_0_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 387 [2/4] (5.74ns)   --->   "%tmp_1_0_1_0_2 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 387 'mul' 'tmp_1_0_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 388 [3/4] (5.74ns)   --->   "%tmp_1_0_1_1_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 388 'mul' 'tmp_1_0_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 389 [1/4] (5.74ns)   --->   "%tmp_1_0_1_2_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 389 'mul' 'tmp_1_0_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 390 [4/4] (5.74ns)   --->   "%tmp_1_0_1_2_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 390 'mul' 'tmp_1_0_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 391 [2/4] (5.74ns)   --->   "%tmp_1_0_2_0_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 391 'mul' 'tmp_1_0_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 392 [1/1] (7.30ns)   --->   "%gmem0_addr_12_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_12)" [conv2D.c:22]   --->   Operation 392 'read' 'gmem0_addr_12_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 393 [3/4] (5.74ns)   --->   "%tmp_1_0_2_1_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 393 'mul' 'tmp_1_0_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 394 [1/7] (7.30ns)   --->   "%gmem0_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_13, i32 1)" [conv2D.c:22]   --->   Operation 394 'readreq' 'gmem0_load_13_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 395 [1/4] (5.74ns)   --->   "%tmp_1_0_2_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 395 'mul' 'tmp_1_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 396 [4/4] (5.74ns)   --->   "%tmp_1_0_2_2_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 396 'mul' 'tmp_1_0_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 397 [2/7] (7.30ns)   --->   "%gmem0_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_14, i32 1)" [conv2D.c:22]   --->   Operation 397 'readreq' 'gmem0_load_14_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 398 [1/4] (5.74ns)   --->   "%tmp_1_1_0_1_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 398 'mul' 'tmp_1_1_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 399 [3/7] (7.30ns)   --->   "%gmem0_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_15, i32 1)" [conv2D.c:22]   --->   Operation 399 'readreq' 'gmem0_load_15_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 400 [4/7] (7.30ns)   --->   "%gmem0_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_16, i32 1)" [conv2D.c:22]   --->   Operation 400 'readreq' 'gmem0_load_16_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 401 [5/7] (7.30ns)   --->   "%gmem0_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_17, i32 1)" [conv2D.c:22]   --->   Operation 401 'readreq' 'gmem0_load_17_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 402 [3/4] (5.74ns)   --->   "%tmp_1_1_1_0_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 402 'mul' 'tmp_1_1_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 403 [2/4] (5.74ns)   --->   "%tmp_1_1_1_1_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 403 'mul' 'tmp_1_1_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 404 [4/4] (5.74ns)   --->   "%tmp_1_1_1_1_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 404 'mul' 'tmp_1_1_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 405 [6/7] (7.30ns)   --->   "%gmem0_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_18, i32 1)" [conv2D.c:22]   --->   Operation 405 'readreq' 'gmem0_load_18_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 406 [3/4] (5.74ns)   --->   "%tmp_1_1_2_0_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 406 'mul' 'tmp_1_1_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 407 [2/4] (5.74ns)   --->   "%tmp_1_1_2_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 407 'mul' 'tmp_1_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 408 [4/4] (5.74ns)   --->   "%tmp_1_1_2_1_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 408 'mul' 'tmp_1_1_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 409 [7/7] (7.30ns)   --->   "%gmem0_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_19, i32 1)" [conv2D.c:22]   --->   Operation 409 'readreq' 'gmem0_load_19_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 410 [1/1] (3.46ns)   --->   "%input2_sum20 = add i63 %tmp_3_cast, 21" [conv2D.c:22]   --->   Operation 410 'add' 'input2_sum20' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 411 [1/1] (0.00ns)   --->   "%input2_sum20_cast = zext i63 %input2_sum20 to i64" [conv2D.c:22]   --->   Operation 411 'zext' 'input2_sum20_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 412 [1/1] (0.00ns)   --->   "%gmem0_addr_21 = getelementptr i32* %gmem0, i64 %input2_sum20_cast" [conv2D.c:22]   --->   Operation 412 'getelementptr' 'gmem0_addr_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i32 %tmp_1_0_0_2_1, %tmp_1_0_0_2_2" [conv2D.c:22]   --->   Operation 413 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 414 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp5 = add i32 %tmp6, %tmp_1_0_0_2" [conv2D.c:22]   --->   Operation 414 'add' 'tmp5' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 415 [1/4] (5.74ns)   --->   "%tmp_1_0_1_0_2 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 415 'mul' 'tmp_1_0_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 416 [2/4] (5.74ns)   --->   "%tmp_1_0_1_1_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 416 'mul' 'tmp_1_0_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 417 [3/4] (5.74ns)   --->   "%tmp_1_0_1_2_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 417 'mul' 'tmp_1_0_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 418 [1/4] (5.74ns)   --->   "%tmp_1_0_2_0_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 418 'mul' 'tmp_1_0_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 419 [4/4] (5.74ns)   --->   "%tmp_1_0_2_0_2 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 419 'mul' 'tmp_1_0_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 420 [2/4] (5.74ns)   --->   "%tmp_1_0_2_1_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 420 'mul' 'tmp_1_0_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 421 [1/1] (7.30ns)   --->   "%gmem0_addr_13_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_13)" [conv2D.c:22]   --->   Operation 421 'read' 'gmem0_addr_13_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 422 [3/4] (5.74ns)   --->   "%tmp_1_0_2_2_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 422 'mul' 'tmp_1_0_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 423 [1/7] (7.30ns)   --->   "%gmem0_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_14, i32 1)" [conv2D.c:22]   --->   Operation 423 'readreq' 'gmem0_load_14_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 424 [2/7] (7.30ns)   --->   "%gmem0_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_15, i32 1)" [conv2D.c:22]   --->   Operation 424 'readreq' 'gmem0_load_15_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 425 [3/7] (7.30ns)   --->   "%gmem0_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_16, i32 1)" [conv2D.c:22]   --->   Operation 425 'readreq' 'gmem0_load_16_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 426 [4/7] (7.30ns)   --->   "%gmem0_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_17, i32 1)" [conv2D.c:22]   --->   Operation 426 'readreq' 'gmem0_load_17_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 427 [2/4] (5.74ns)   --->   "%tmp_1_1_1_0_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 427 'mul' 'tmp_1_1_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 428 [1/4] (5.74ns)   --->   "%tmp_1_1_1_1_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 428 'mul' 'tmp_1_1_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 429 [3/4] (5.74ns)   --->   "%tmp_1_1_1_1_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 429 'mul' 'tmp_1_1_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 430 [5/7] (7.30ns)   --->   "%gmem0_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_18, i32 1)" [conv2D.c:22]   --->   Operation 430 'readreq' 'gmem0_load_18_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 431 [2/4] (5.74ns)   --->   "%tmp_1_1_2_0_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 431 'mul' 'tmp_1_1_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 432 [1/4] (5.74ns)   --->   "%tmp_1_1_2_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 432 'mul' 'tmp_1_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 433 [3/4] (5.74ns)   --->   "%tmp_1_1_2_1_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 433 'mul' 'tmp_1_1_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 434 [6/7] (7.30ns)   --->   "%gmem0_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_19, i32 1)" [conv2D.c:22]   --->   Operation 434 'readreq' 'gmem0_load_19_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 435 [4/4] (5.74ns)   --->   "%tmp_1_2 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 435 'mul' 'tmp_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 436 [4/4] (5.74ns)   --->   "%tmp_1_2_0_0_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 436 'mul' 'tmp_1_2_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 437 [4/4] (5.74ns)   --->   "%tmp_1_2_0_0_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 437 'mul' 'tmp_1_2_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 438 [7/7] (7.30ns)   --->   "%gmem0_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_20, i32 1)" [conv2D.c:22]   --->   Operation 438 'readreq' 'gmem0_load_20_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 439 [1/1] (3.46ns)   --->   "%input2_sum21 = add i63 %tmp_3_cast, 22" [conv2D.c:22]   --->   Operation 439 'add' 'input2_sum21' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 440 [1/1] (0.00ns)   --->   "%input2_sum21_cast = zext i63 %input2_sum21 to i64" [conv2D.c:22]   --->   Operation 440 'zext' 'input2_sum21_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 441 [1/1] (0.00ns)   --->   "%gmem0_addr_22 = getelementptr i32* %gmem0, i64 %input2_sum21_cast" [conv2D.c:22]   --->   Operation 441 'getelementptr' 'gmem0_addr_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %tmp_1_0_0_1_1, %tmp_1_0_0_1_2" [conv2D.c:22]   --->   Operation 442 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 443 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp3 = add i32 %tmp5, %tmp4" [conv2D.c:22]   --->   Operation 443 'add' 'tmp3' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 444 [1/4] (5.74ns)   --->   "%tmp_1_0_1_1_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 444 'mul' 'tmp_1_0_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 445 [2/4] (5.74ns)   --->   "%tmp_1_0_1_2_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 445 'mul' 'tmp_1_0_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 446 [1/1] (2.55ns)   --->   "%tmp9 = add i32 %tmp_1_0_1_0_2, %tmp_1_0_1_1" [conv2D.c:22]   --->   Operation 446 'add' 'tmp9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 447 [3/4] (5.74ns)   --->   "%tmp_1_0_2_0_2 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 447 'mul' 'tmp_1_0_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 448 [1/4] (5.74ns)   --->   "%tmp_1_0_2_1_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 448 'mul' 'tmp_1_0_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 449 [4/4] (5.74ns)   --->   "%tmp_1_0_2_1_2 = mul nsw i32 %gmem0_addr_13_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 449 'mul' 'tmp_1_0_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 450 [2/4] (5.74ns)   --->   "%tmp_1_0_2_2_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 450 'mul' 'tmp_1_0_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 451 [1/1] (7.30ns)   --->   "%gmem0_addr_14_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_14)" [conv2D.c:22]   --->   Operation 451 'read' 'gmem0_addr_14_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 452 [1/1] (2.55ns)   --->   "%tmp15 = add i32 %tmp_1_0_2, %tmp_1_0_2_0_1" [conv2D.c:22]   --->   Operation 452 'add' 'tmp15' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 453 [1/7] (7.30ns)   --->   "%gmem0_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_15, i32 1)" [conv2D.c:22]   --->   Operation 453 'readreq' 'gmem0_load_15_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 454 [2/7] (7.30ns)   --->   "%gmem0_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_16, i32 1)" [conv2D.c:22]   --->   Operation 454 'readreq' 'gmem0_load_16_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 455 [3/7] (7.30ns)   --->   "%gmem0_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_17, i32 1)" [conv2D.c:22]   --->   Operation 455 'readreq' 'gmem0_load_17_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 456 [1/4] (5.74ns)   --->   "%tmp_1_1_1_0_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 456 'mul' 'tmp_1_1_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 457 [2/4] (5.74ns)   --->   "%tmp_1_1_1_1_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 457 'mul' 'tmp_1_1_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 458 [4/7] (7.30ns)   --->   "%gmem0_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_18, i32 1)" [conv2D.c:22]   --->   Operation 458 'readreq' 'gmem0_load_18_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 459 [1/4] (5.74ns)   --->   "%tmp_1_1_2_0_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 459 'mul' 'tmp_1_1_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 460 [4/4] (5.74ns)   --->   "%tmp_1_1_2_0_2 = mul nsw i32 %gmem0_addr_13_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 460 'mul' 'tmp_1_1_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 461 [2/4] (5.74ns)   --->   "%tmp_1_1_2_1_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 461 'mul' 'tmp_1_1_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 462 [5/7] (7.30ns)   --->   "%gmem0_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_19, i32 1)" [conv2D.c:22]   --->   Operation 462 'readreq' 'gmem0_load_19_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 463 [3/4] (5.74ns)   --->   "%tmp_1_2 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 463 'mul' 'tmp_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 464 [3/4] (5.74ns)   --->   "%tmp_1_2_0_0_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 464 'mul' 'tmp_1_2_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 465 [3/4] (5.74ns)   --->   "%tmp_1_2_0_0_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 465 'mul' 'tmp_1_2_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 466 [6/7] (7.30ns)   --->   "%gmem0_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_20, i32 1)" [conv2D.c:22]   --->   Operation 466 'readreq' 'gmem0_load_20_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 467 [7/7] (7.30ns)   --->   "%gmem0_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_21, i32 1)" [conv2D.c:22]   --->   Operation 467 'readreq' 'gmem0_load_21_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 468 [4/4] (5.74ns)   --->   "%tmp_1_2_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 468 'mul' 'tmp_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 469 [4/4] (5.74ns)   --->   "%tmp_1_2_1_0_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 469 'mul' 'tmp_1_2_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 470 [1/1] (3.46ns)   --->   "%input2_sum22 = add i63 %tmp_3_cast, 23" [conv2D.c:22]   --->   Operation 470 'add' 'input2_sum22' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 471 [1/1] (0.00ns)   --->   "%input2_sum22_cast = zext i63 %input2_sum22 to i64" [conv2D.c:22]   --->   Operation 471 'zext' 'input2_sum22_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 472 [1/1] (0.00ns)   --->   "%gmem0_addr_23 = getelementptr i32* %gmem0, i64 %input2_sum22_cast" [conv2D.c:22]   --->   Operation 472 'getelementptr' 'gmem0_addr_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 473 [1/1] (3.46ns)   --->   "%input2_sum23 = add i63 %tmp_3_cast, 24" [conv2D.c:22]   --->   Operation 473 'add' 'input2_sum23' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 474 [1/1] (0.00ns)   --->   "%input2_sum23_cast = zext i63 %input2_sum23 to i64" [conv2D.c:22]   --->   Operation 474 'zext' 'input2_sum23_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 475 [1/1] (0.00ns)   --->   "%gmem0_addr_24 = getelementptr i32* %gmem0, i64 %input2_sum23_cast" [conv2D.c:22]   --->   Operation 475 'getelementptr' 'gmem0_addr_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %tmp2, %tmp1" [conv2D.c:22]   --->   Operation 476 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 477 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_0_0_2_2 = add nsw i32 %tmp3, %tmp" [conv2D.c:22]   --->   Operation 477 'add' 'sum_2_0_0_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 478 [1/4] (5.74ns)   --->   "%tmp_1_0_1_2_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 478 'mul' 'tmp_1_0_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 479 [2/4] (5.74ns)   --->   "%tmp_1_0_2_0_2 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 479 'mul' 'tmp_1_0_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 480 [3/4] (5.74ns)   --->   "%tmp_1_0_2_1_2 = mul nsw i32 %gmem0_addr_13_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 480 'mul' 'tmp_1_0_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 481 [1/4] (5.74ns)   --->   "%tmp_1_0_2_2_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 481 'mul' 'tmp_1_0_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 482 [4/4] (5.74ns)   --->   "%tmp_1_0_2_2_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 482 'mul' 'tmp_1_0_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 483 [1/1] (7.30ns)   --->   "%gmem0_addr_15_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_15)" [conv2D.c:22]   --->   Operation 483 'read' 'gmem0_addr_15_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 484 [1/7] (7.30ns)   --->   "%gmem0_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_16, i32 1)" [conv2D.c:22]   --->   Operation 484 'readreq' 'gmem0_load_16_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 485 [2/7] (7.30ns)   --->   "%gmem0_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_17, i32 1)" [conv2D.c:22]   --->   Operation 485 'readreq' 'gmem0_load_17_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 486 [1/4] (5.74ns)   --->   "%tmp_1_1_1_1_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 486 'mul' 'tmp_1_1_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 487 [3/7] (7.30ns)   --->   "%gmem0_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_18, i32 1)" [conv2D.c:22]   --->   Operation 487 'readreq' 'gmem0_load_18_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 488 [1/1] (2.55ns)   --->   "%tmp30 = add i32 %tmp_1_1_1_0_2, %tmp_1_1_1_1" [conv2D.c:22]   --->   Operation 488 'add' 'tmp30' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 489 [3/4] (5.74ns)   --->   "%tmp_1_1_2_0_2 = mul nsw i32 %gmem0_addr_13_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 489 'mul' 'tmp_1_1_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 490 [1/4] (5.74ns)   --->   "%tmp_1_1_2_1_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 490 'mul' 'tmp_1_1_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 491 [4/4] (5.74ns)   --->   "%tmp_1_1_2_1_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 491 'mul' 'tmp_1_1_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 492 [4/7] (7.30ns)   --->   "%gmem0_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_19, i32 1)" [conv2D.c:22]   --->   Operation 492 'readreq' 'gmem0_load_19_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 493 [1/1] (2.55ns)   --->   "%tmp36 = add i32 %tmp_1_1_2, %tmp_1_1_2_0_1" [conv2D.c:22]   --->   Operation 493 'add' 'tmp36' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 494 [2/4] (5.74ns)   --->   "%tmp_1_2 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 494 'mul' 'tmp_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 495 [2/4] (5.74ns)   --->   "%tmp_1_2_0_0_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 495 'mul' 'tmp_1_2_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 496 [2/4] (5.74ns)   --->   "%tmp_1_2_0_0_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 496 'mul' 'tmp_1_2_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 497 [5/7] (7.30ns)   --->   "%gmem0_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_20, i32 1)" [conv2D.c:22]   --->   Operation 497 'readreq' 'gmem0_load_20_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 498 [6/7] (7.30ns)   --->   "%gmem0_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_21, i32 1)" [conv2D.c:22]   --->   Operation 498 'readreq' 'gmem0_load_21_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 499 [7/7] (7.30ns)   --->   "%gmem0_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_22, i32 1)" [conv2D.c:22]   --->   Operation 499 'readreq' 'gmem0_load_22_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 500 [3/4] (5.74ns)   --->   "%tmp_1_2_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 500 'mul' 'tmp_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 501 [3/4] (5.74ns)   --->   "%tmp_1_2_1_0_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 501 'mul' 'tmp_1_2_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 502 [4/4] (5.74ns)   --->   "%tmp_1_2_1_0_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 502 'mul' 'tmp_1_2_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 503 [4/4] (5.74ns)   --->   "%tmp_1_2_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 503 'mul' 'tmp_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = add i32 %tmp_1_0_1_2_1, %tmp_1_0_1_2_2" [conv2D.c:22]   --->   Operation 504 'add' 'tmp13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 505 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp12 = add i32 %tmp13, %tmp_1_0_1_2" [conv2D.c:22]   --->   Operation 505 'add' 'tmp12' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 506 [1/4] (5.74ns)   --->   "%tmp_1_0_2_0_2 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 506 'mul' 'tmp_1_0_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 507 [2/4] (5.74ns)   --->   "%tmp_1_0_2_1_2 = mul nsw i32 %gmem0_addr_13_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 507 'mul' 'tmp_1_0_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 508 [3/4] (5.74ns)   --->   "%tmp_1_0_2_2_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 508 'mul' 'tmp_1_0_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 509 [4/4] (5.74ns)   --->   "%tmp_1_1_0_2 = mul nsw i32 %gmem0_addr_15_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 509 'mul' 'tmp_1_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 510 [1/1] (7.30ns)   --->   "%gmem0_addr_16_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_16)" [conv2D.c:22]   --->   Operation 510 'read' 'gmem0_addr_16_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 511 [1/7] (7.30ns)   --->   "%gmem0_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_17, i32 1)" [conv2D.c:22]   --->   Operation 511 'readreq' 'gmem0_load_17_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 512 [2/7] (7.30ns)   --->   "%gmem0_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_18, i32 1)" [conv2D.c:22]   --->   Operation 512 'readreq' 'gmem0_load_18_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 513 [2/4] (5.74ns)   --->   "%tmp_1_1_2_0_2 = mul nsw i32 %gmem0_addr_13_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 513 'mul' 'tmp_1_1_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 514 [3/4] (5.74ns)   --->   "%tmp_1_1_2_1_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 514 'mul' 'tmp_1_1_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 515 [3/7] (7.30ns)   --->   "%gmem0_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_19, i32 1)" [conv2D.c:22]   --->   Operation 515 'readreq' 'gmem0_load_19_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 516 [1/4] (5.74ns)   --->   "%tmp_1_2 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 516 'mul' 'tmp_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 517 [1/4] (5.74ns)   --->   "%tmp_1_2_0_0_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 517 'mul' 'tmp_1_2_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 518 [1/4] (5.74ns)   --->   "%tmp_1_2_0_0_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 518 'mul' 'tmp_1_2_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 519 [4/4] (5.74ns)   --->   "%tmp_1_2_0_1 = mul nsw i32 %gmem0_addr_15_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 519 'mul' 'tmp_1_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 520 [4/7] (7.30ns)   --->   "%gmem0_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_20, i32 1)" [conv2D.c:22]   --->   Operation 520 'readreq' 'gmem0_load_20_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 521 [5/7] (7.30ns)   --->   "%gmem0_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_21, i32 1)" [conv2D.c:22]   --->   Operation 521 'readreq' 'gmem0_load_21_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 522 [6/7] (7.30ns)   --->   "%gmem0_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_22, i32 1)" [conv2D.c:22]   --->   Operation 522 'readreq' 'gmem0_load_22_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 523 [2/4] (5.74ns)   --->   "%tmp_1_2_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 523 'mul' 'tmp_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 524 [2/4] (5.74ns)   --->   "%tmp_1_2_1_0_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 524 'mul' 'tmp_1_2_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 525 [3/4] (5.74ns)   --->   "%tmp_1_2_1_0_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 525 'mul' 'tmp_1_2_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 526 [7/7] (7.30ns)   --->   "%gmem0_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_23, i32 1)" [conv2D.c:22]   --->   Operation 526 'readreq' 'gmem0_load_23_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 527 [3/4] (5.74ns)   --->   "%tmp_1_2_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 527 'mul' 'tmp_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 528 [4/4] (5.74ns)   --->   "%tmp_1_2_2_0_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 528 'mul' 'tmp_1_2_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 529 [4/4] (5.74ns)   --->   "%tmp_1_2_2_0_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 529 'mul' 'tmp_1_2_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i32 %tmp_1_0_1_1_1, %tmp_1_0_1_1_2" [conv2D.c:22]   --->   Operation 530 'add' 'tmp11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 531 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp10 = add i32 %tmp12, %tmp11" [conv2D.c:22]   --->   Operation 531 'add' 'tmp10' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 532 [1/4] (5.74ns)   --->   "%tmp_1_0_2_1_2 = mul nsw i32 %gmem0_addr_13_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 532 'mul' 'tmp_1_0_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 533 [2/4] (5.74ns)   --->   "%tmp_1_0_2_2_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 533 'mul' 'tmp_1_0_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 534 [1/1] (2.55ns)   --->   "%tmp16 = add i32 %tmp_1_0_2_0_2, %tmp_1_0_2_1" [conv2D.c:22]   --->   Operation 534 'add' 'tmp16' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 535 [3/4] (5.74ns)   --->   "%tmp_1_1_0_2 = mul nsw i32 %gmem0_addr_15_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 535 'mul' 'tmp_1_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 536 [4/4] (5.74ns)   --->   "%tmp_1_1_0_2_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 536 'mul' 'tmp_1_1_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 537 [1/1] (7.30ns)   --->   "%gmem0_addr_17_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_17)" [conv2D.c:22]   --->   Operation 537 'read' 'gmem0_addr_17_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 538 [4/4] (5.74ns)   --->   "%tmp_1_1_1_2 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 538 'mul' 'tmp_1_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 539 [1/7] (7.30ns)   --->   "%gmem0_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_18, i32 1)" [conv2D.c:22]   --->   Operation 539 'readreq' 'gmem0_load_18_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 540 [1/4] (5.74ns)   --->   "%tmp_1_1_2_0_2 = mul nsw i32 %gmem0_addr_13_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 540 'mul' 'tmp_1_1_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 541 [2/4] (5.74ns)   --->   "%tmp_1_1_2_1_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 541 'mul' 'tmp_1_1_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 542 [2/7] (7.30ns)   --->   "%gmem0_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_19, i32 1)" [conv2D.c:22]   --->   Operation 542 'readreq' 'gmem0_load_19_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 543 [3/4] (5.74ns)   --->   "%tmp_1_2_0_1 = mul nsw i32 %gmem0_addr_15_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 543 'mul' 'tmp_1_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 544 [4/4] (5.74ns)   --->   "%tmp_1_2_0_1_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 544 'mul' 'tmp_1_2_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 545 [3/7] (7.30ns)   --->   "%gmem0_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_20, i32 1)" [conv2D.c:22]   --->   Operation 545 'readreq' 'gmem0_load_20_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 546 [4/7] (7.30ns)   --->   "%gmem0_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_21, i32 1)" [conv2D.c:22]   --->   Operation 546 'readreq' 'gmem0_load_21_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 547 [5/7] (7.30ns)   --->   "%gmem0_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_22, i32 1)" [conv2D.c:22]   --->   Operation 547 'readreq' 'gmem0_load_22_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 548 [1/1] (2.55ns)   --->   "%tmp43 = add i32 %tmp_1_2, %tmp_1_2_0_0_1" [conv2D.c:22]   --->   Operation 548 'add' 'tmp43' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 549 [1/4] (5.74ns)   --->   "%tmp_1_2_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 549 'mul' 'tmp_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 550 [1/4] (5.74ns)   --->   "%tmp_1_2_1_0_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 550 'mul' 'tmp_1_2_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 551 [2/4] (5.74ns)   --->   "%tmp_1_2_1_0_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 551 'mul' 'tmp_1_2_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 552 [4/4] (5.74ns)   --->   "%tmp_1_2_1_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 552 'mul' 'tmp_1_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 553 [6/7] (7.30ns)   --->   "%gmem0_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_23, i32 1)" [conv2D.c:22]   --->   Operation 553 'readreq' 'gmem0_load_23_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 554 [2/4] (5.74ns)   --->   "%tmp_1_2_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 554 'mul' 'tmp_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 555 [3/4] (5.74ns)   --->   "%tmp_1_2_2_0_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 555 'mul' 'tmp_1_2_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 556 [3/4] (5.74ns)   --->   "%tmp_1_2_2_0_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 556 'mul' 'tmp_1_2_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 557 [7/7] (7.30ns)   --->   "%gmem0_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_24, i32 1)" [conv2D.c:22]   --->   Operation 557 'readreq' 'gmem0_load_24_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp9, %tmp8" [conv2D.c:22]   --->   Operation 558 'add' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 559 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_0_1_2_2 = add nsw i32 %tmp10, %tmp7" [conv2D.c:22]   --->   Operation 559 'add' 'sum_2_0_1_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 560 [1/4] (5.74ns)   --->   "%tmp_1_0_2_2_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 560 'mul' 'tmp_1_0_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 561 [2/4] (5.74ns)   --->   "%tmp_1_1_0_2 = mul nsw i32 %gmem0_addr_15_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 561 'mul' 'tmp_1_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 562 [3/4] (5.74ns)   --->   "%tmp_1_1_0_2_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 562 'mul' 'tmp_1_1_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 563 [4/4] (5.74ns)   --->   "%tmp_1_1_0_2_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 563 'mul' 'tmp_1_1_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 564 [3/4] (5.74ns)   --->   "%tmp_1_1_1_2 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 564 'mul' 'tmp_1_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 565 [4/4] (5.74ns)   --->   "%tmp_1_1_1_2_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 565 'mul' 'tmp_1_1_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 566 [1/1] (7.30ns)   --->   "%gmem0_addr_18_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_18)" [conv2D.c:22]   --->   Operation 566 'read' 'gmem0_addr_18_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 567 [1/4] (5.74ns)   --->   "%tmp_1_1_2_1_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 567 'mul' 'tmp_1_1_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 568 [4/4] (5.74ns)   --->   "%tmp_1_1_2_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 568 'mul' 'tmp_1_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 569 [1/7] (7.30ns)   --->   "%gmem0_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_19, i32 1)" [conv2D.c:22]   --->   Operation 569 'readreq' 'gmem0_load_19_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 570 [1/1] (2.55ns)   --->   "%tmp37 = add i32 %tmp_1_1_2_0_2, %tmp_1_1_2_1" [conv2D.c:22]   --->   Operation 570 'add' 'tmp37' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 571 [2/4] (5.74ns)   --->   "%tmp_1_2_0_1 = mul nsw i32 %gmem0_addr_15_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 571 'mul' 'tmp_1_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 572 [3/4] (5.74ns)   --->   "%tmp_1_2_0_1_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 572 'mul' 'tmp_1_2_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 573 [4/4] (5.74ns)   --->   "%tmp_1_2_0_1_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 573 'mul' 'tmp_1_2_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 574 [2/7] (7.30ns)   --->   "%gmem0_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_20, i32 1)" [conv2D.c:22]   --->   Operation 574 'readreq' 'gmem0_load_20_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 575 [3/7] (7.30ns)   --->   "%gmem0_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_21, i32 1)" [conv2D.c:22]   --->   Operation 575 'readreq' 'gmem0_load_21_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 576 [4/7] (7.30ns)   --->   "%gmem0_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_22, i32 1)" [conv2D.c:22]   --->   Operation 576 'readreq' 'gmem0_load_22_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 577 [1/4] (5.74ns)   --->   "%tmp_1_2_1_0_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 577 'mul' 'tmp_1_2_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 578 [3/4] (5.74ns)   --->   "%tmp_1_2_1_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 578 'mul' 'tmp_1_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 579 [5/7] (7.30ns)   --->   "%gmem0_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_23, i32 1)" [conv2D.c:22]   --->   Operation 579 'readreq' 'gmem0_load_23_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 580 [1/1] (2.55ns)   --->   "%tmp50 = add i32 %tmp_1_2_1, %tmp_1_2_1_0_1" [conv2D.c:22]   --->   Operation 580 'add' 'tmp50' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 581 [1/4] (5.74ns)   --->   "%tmp_1_2_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_read" [conv2D.c:22]   --->   Operation 581 'mul' 'tmp_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 582 [2/4] (5.74ns)   --->   "%tmp_1_2_2_0_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 582 'mul' 'tmp_1_2_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 583 [2/4] (5.74ns)   --->   "%tmp_1_2_2_0_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 583 'mul' 'tmp_1_2_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 584 [6/7] (7.30ns)   --->   "%gmem0_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_24, i32 1)" [conv2D.c:22]   --->   Operation 584 'readreq' 'gmem0_load_24_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp20 = add i32 %tmp_1_0_2_2_1, %tmp_1_0_2_2_2" [conv2D.c:22]   --->   Operation 585 'add' 'tmp20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 586 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp19 = add i32 %tmp20, %tmp_1_0_2_2" [conv2D.c:22]   --->   Operation 586 'add' 'tmp19' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 587 [1/4] (5.74ns)   --->   "%tmp_1_1_0_2 = mul nsw i32 %gmem0_addr_15_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 587 'mul' 'tmp_1_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 588 [2/4] (5.74ns)   --->   "%tmp_1_1_0_2_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 588 'mul' 'tmp_1_1_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 589 [3/4] (5.74ns)   --->   "%tmp_1_1_0_2_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 589 'mul' 'tmp_1_1_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 590 [2/4] (5.74ns)   --->   "%tmp_1_1_1_2 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 590 'mul' 'tmp_1_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 591 [3/4] (5.74ns)   --->   "%tmp_1_1_1_2_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 591 'mul' 'tmp_1_1_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 592 [4/4] (5.74ns)   --->   "%tmp_1_1_1_2_2 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 592 'mul' 'tmp_1_1_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 593 [3/4] (5.74ns)   --->   "%tmp_1_1_2_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 593 'mul' 'tmp_1_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 594 [4/4] (5.74ns)   --->   "%tmp_1_1_2_2_1 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 594 'mul' 'tmp_1_1_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 595 [1/1] (7.30ns)   --->   "%gmem0_addr_19_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_19)" [conv2D.c:22]   --->   Operation 595 'read' 'gmem0_addr_19_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 596 [1/4] (5.74ns)   --->   "%tmp_1_2_0_1 = mul nsw i32 %gmem0_addr_15_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 596 'mul' 'tmp_1_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 597 [2/4] (5.74ns)   --->   "%tmp_1_2_0_1_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 597 'mul' 'tmp_1_2_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 598 [3/4] (5.74ns)   --->   "%tmp_1_2_0_1_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 598 'mul' 'tmp_1_2_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 599 [1/7] (7.30ns)   --->   "%gmem0_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_20, i32 1)" [conv2D.c:22]   --->   Operation 599 'readreq' 'gmem0_load_20_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 600 [2/7] (7.30ns)   --->   "%gmem0_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_21, i32 1)" [conv2D.c:22]   --->   Operation 600 'readreq' 'gmem0_load_21_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 601 [3/7] (7.30ns)   --->   "%gmem0_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_22, i32 1)" [conv2D.c:22]   --->   Operation 601 'readreq' 'gmem0_load_22_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 602 [2/4] (5.74ns)   --->   "%tmp_1_2_1_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 602 'mul' 'tmp_1_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 603 [4/4] (5.74ns)   --->   "%tmp_1_2_1_1_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 603 'mul' 'tmp_1_2_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 604 [4/4] (5.74ns)   --->   "%tmp_1_2_1_1_2 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 604 'mul' 'tmp_1_2_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 605 [4/7] (7.30ns)   --->   "%gmem0_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_23, i32 1)" [conv2D.c:22]   --->   Operation 605 'readreq' 'gmem0_load_23_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 606 [1/4] (5.74ns)   --->   "%tmp_1_2_2_0_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read_1" [conv2D.c:22]   --->   Operation 606 'mul' 'tmp_1_2_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 607 [1/4] (5.74ns)   --->   "%tmp_1_2_2_0_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_read_2" [conv2D.c:22]   --->   Operation 607 'mul' 'tmp_1_2_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 608 [5/7] (7.30ns)   --->   "%gmem0_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_24, i32 1)" [conv2D.c:22]   --->   Operation 608 'readreq' 'gmem0_load_24_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i32 %tmp_1_0_2_1_1, %tmp_1_0_2_1_2" [conv2D.c:22]   --->   Operation 609 'add' 'tmp18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 610 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp17 = add i32 %tmp19, %tmp18" [conv2D.c:22]   --->   Operation 610 'add' 'tmp17' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 611 [1/4] (5.74ns)   --->   "%tmp_1_1_0_2_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 611 'mul' 'tmp_1_1_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 612 [2/4] (5.74ns)   --->   "%tmp_1_1_0_2_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 612 'mul' 'tmp_1_1_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 613 [1/4] (5.74ns)   --->   "%tmp_1_1_1_2 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 613 'mul' 'tmp_1_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 614 [2/4] (5.74ns)   --->   "%tmp_1_1_1_2_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 614 'mul' 'tmp_1_1_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 615 [3/4] (5.74ns)   --->   "%tmp_1_1_1_2_2 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 615 'mul' 'tmp_1_1_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 616 [2/4] (5.74ns)   --->   "%tmp_1_1_2_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 616 'mul' 'tmp_1_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 617 [3/4] (5.74ns)   --->   "%tmp_1_1_2_2_1 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 617 'mul' 'tmp_1_1_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 618 [4/4] (5.74ns)   --->   "%tmp_1_1_2_2_2 = mul nsw i32 %gmem0_addr_19_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 618 'mul' 'tmp_1_1_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 619 [1/4] (5.74ns)   --->   "%tmp_1_2_0_1_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 619 'mul' 'tmp_1_2_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 620 [2/4] (5.74ns)   --->   "%tmp_1_2_0_1_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 620 'mul' 'tmp_1_2_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 621 [1/1] (7.30ns)   --->   "%gmem0_addr_20_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_20)" [conv2D.c:22]   --->   Operation 621 'read' 'gmem0_addr_20_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 622 [1/7] (7.30ns)   --->   "%gmem0_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_21, i32 1)" [conv2D.c:22]   --->   Operation 622 'readreq' 'gmem0_load_21_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 623 [2/7] (7.30ns)   --->   "%gmem0_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_22, i32 1)" [conv2D.c:22]   --->   Operation 623 'readreq' 'gmem0_load_22_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 624 [1/1] (2.55ns)   --->   "%tmp44 = add i32 %tmp_1_2_0_0_2, %tmp_1_2_0_1" [conv2D.c:22]   --->   Operation 624 'add' 'tmp44' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 625 [1/4] (5.74ns)   --->   "%tmp_1_2_1_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 625 'mul' 'tmp_1_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 626 [3/4] (5.74ns)   --->   "%tmp_1_2_1_1_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 626 'mul' 'tmp_1_2_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 627 [3/4] (5.74ns)   --->   "%tmp_1_2_1_1_2 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 627 'mul' 'tmp_1_2_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 628 [3/7] (7.30ns)   --->   "%gmem0_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_23, i32 1)" [conv2D.c:22]   --->   Operation 628 'readreq' 'gmem0_load_23_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 629 [4/4] (5.74ns)   --->   "%tmp_1_2_2_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 629 'mul' 'tmp_1_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 630 [4/4] (5.74ns)   --->   "%tmp_1_2_2_1_1 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 630 'mul' 'tmp_1_2_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 631 [4/4] (5.74ns)   --->   "%tmp_1_2_2_1_2 = mul nsw i32 %gmem0_addr_19_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 631 'mul' 'tmp_1_2_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 632 [4/7] (7.30ns)   --->   "%gmem0_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_24, i32 1)" [conv2D.c:22]   --->   Operation 632 'readreq' 'gmem0_load_24_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 633 [1/1] (2.55ns)   --->   "%tmp57 = add i32 %tmp_1_2_2, %tmp_1_2_2_0_1" [conv2D.c:22]   --->   Operation 633 'add' 'tmp57' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i32 %tmp16, %tmp15" [conv2D.c:22]   --->   Operation 634 'add' 'tmp14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 635 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_0_2_2_2 = add nsw i32 %tmp17, %tmp14" [conv2D.c:22]   --->   Operation 635 'add' 'sum_2_0_2_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 636 [1/4] (5.74ns)   --->   "%tmp_1_1_0_2_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 636 'mul' 'tmp_1_1_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 637 [1/4] (5.74ns)   --->   "%tmp_1_1_1_2_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 637 'mul' 'tmp_1_1_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 638 [2/4] (5.74ns)   --->   "%tmp_1_1_1_2_2 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 638 'mul' 'tmp_1_1_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 639 [1/4] (5.74ns)   --->   "%tmp_1_1_2_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 639 'mul' 'tmp_1_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 640 [2/4] (5.74ns)   --->   "%tmp_1_1_2_2_1 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 640 'mul' 'tmp_1_1_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 641 [3/4] (5.74ns)   --->   "%tmp_1_1_2_2_2 = mul nsw i32 %gmem0_addr_19_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 641 'mul' 'tmp_1_1_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 642 [1/4] (5.74ns)   --->   "%tmp_1_2_0_1_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 642 'mul' 'tmp_1_2_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 643 [4/4] (5.74ns)   --->   "%tmp_1_2_0_2 = mul nsw i32 %gmem0_addr_20_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 643 'mul' 'tmp_1_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 644 [1/1] (7.30ns)   --->   "%gmem0_addr_21_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_21)" [conv2D.c:22]   --->   Operation 644 'read' 'gmem0_addr_21_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 645 [1/7] (7.30ns)   --->   "%gmem0_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_22, i32 1)" [conv2D.c:22]   --->   Operation 645 'readreq' 'gmem0_load_22_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 646 [2/4] (5.74ns)   --->   "%tmp_1_2_1_1_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 646 'mul' 'tmp_1_2_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 647 [2/4] (5.74ns)   --->   "%tmp_1_2_1_1_2 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 647 'mul' 'tmp_1_2_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 648 [2/7] (7.30ns)   --->   "%gmem0_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_23, i32 1)" [conv2D.c:22]   --->   Operation 648 'readreq' 'gmem0_load_23_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 649 [1/1] (2.55ns)   --->   "%tmp51 = add i32 %tmp_1_2_1_0_2, %tmp_1_2_1_1" [conv2D.c:22]   --->   Operation 649 'add' 'tmp51' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 650 [3/4] (5.74ns)   --->   "%tmp_1_2_2_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 650 'mul' 'tmp_1_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 651 [3/4] (5.74ns)   --->   "%tmp_1_2_2_1_1 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 651 'mul' 'tmp_1_2_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 652 [3/4] (5.74ns)   --->   "%tmp_1_2_2_1_2 = mul nsw i32 %gmem0_addr_19_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 652 'mul' 'tmp_1_2_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 653 [3/7] (7.30ns)   --->   "%gmem0_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_24, i32 1)" [conv2D.c:22]   --->   Operation 653 'readreq' 'gmem0_load_24_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp27 = add i32 %tmp_1_1_0_2_1, %tmp_1_1_0_2_2" [conv2D.c:22]   --->   Operation 654 'add' 'tmp27' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 655 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp26 = add i32 %tmp27, %tmp_1_1_0_2" [conv2D.c:22]   --->   Operation 655 'add' 'tmp26' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 656 [1/4] (5.74ns)   --->   "%tmp_1_1_1_2_2 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 656 'mul' 'tmp_1_1_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 657 [1/4] (5.74ns)   --->   "%tmp_1_1_2_2_1 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 657 'mul' 'tmp_1_1_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 658 [2/4] (5.74ns)   --->   "%tmp_1_1_2_2_2 = mul nsw i32 %gmem0_addr_19_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 658 'mul' 'tmp_1_1_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 659 [3/4] (5.74ns)   --->   "%tmp_1_2_0_2 = mul nsw i32 %gmem0_addr_20_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 659 'mul' 'tmp_1_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 660 [4/4] (5.74ns)   --->   "%tmp_1_2_0_2_1 = mul nsw i32 %gmem0_addr_21_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 660 'mul' 'tmp_1_2_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 661 [1/1] (7.30ns)   --->   "%gmem0_addr_22_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_22)" [conv2D.c:22]   --->   Operation 661 'read' 'gmem0_addr_22_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 662 [1/4] (5.74ns)   --->   "%tmp_1_2_1_1_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 662 'mul' 'tmp_1_2_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 663 [1/4] (5.74ns)   --->   "%tmp_1_2_1_1_2 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 663 'mul' 'tmp_1_2_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 664 [4/4] (5.74ns)   --->   "%tmp_1_2_1_2 = mul nsw i32 %gmem0_addr_21_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 664 'mul' 'tmp_1_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 665 [1/7] (7.30ns)   --->   "%gmem0_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_23, i32 1)" [conv2D.c:22]   --->   Operation 665 'readreq' 'gmem0_load_23_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 666 [2/4] (5.74ns)   --->   "%tmp_1_2_2_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 666 'mul' 'tmp_1_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 667 [2/4] (5.74ns)   --->   "%tmp_1_2_2_1_1 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 667 'mul' 'tmp_1_2_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 668 [2/4] (5.74ns)   --->   "%tmp_1_2_2_1_2 = mul nsw i32 %gmem0_addr_19_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 668 'mul' 'tmp_1_2_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 669 [2/7] (7.30ns)   --->   "%gmem0_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_24, i32 1)" [conv2D.c:22]   --->   Operation 669 'readreq' 'gmem0_load_24_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 670 [1/1] (7.30ns)   --->   "%gmem2_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem2_addr, i32 9)" [conv2D.c:25]   --->   Operation 670 'writereq' 'gmem2_addr_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp25 = add i32 %tmp_1_1_0_1_1, %tmp_1_1_0_1_2" [conv2D.c:22]   --->   Operation 671 'add' 'tmp25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 672 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp24 = add i32 %tmp26, %tmp25" [conv2D.c:22]   --->   Operation 672 'add' 'tmp24' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp34 = add i32 %tmp_1_1_1_2_1, %tmp_1_1_1_2_2" [conv2D.c:22]   --->   Operation 673 'add' 'tmp34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 674 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp33 = add i32 %tmp34, %tmp_1_1_1_2" [conv2D.c:22]   --->   Operation 674 'add' 'tmp33' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 675 [1/4] (5.74ns)   --->   "%tmp_1_1_2_2_2 = mul nsw i32 %gmem0_addr_19_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 675 'mul' 'tmp_1_1_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 676 [2/4] (5.74ns)   --->   "%tmp_1_2_0_2 = mul nsw i32 %gmem0_addr_20_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 676 'mul' 'tmp_1_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 677 [3/4] (5.74ns)   --->   "%tmp_1_2_0_2_1 = mul nsw i32 %gmem0_addr_21_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 677 'mul' 'tmp_1_2_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 678 [4/4] (5.74ns)   --->   "%tmp_1_2_0_2_2 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 678 'mul' 'tmp_1_2_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 679 [3/4] (5.74ns)   --->   "%tmp_1_2_1_2 = mul nsw i32 %gmem0_addr_21_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 679 'mul' 'tmp_1_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 680 [4/4] (5.74ns)   --->   "%tmp_1_2_1_2_1 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 680 'mul' 'tmp_1_2_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 681 [1/1] (7.30ns)   --->   "%gmem0_addr_23_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_23)" [conv2D.c:22]   --->   Operation 681 'read' 'gmem0_addr_23_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 682 [1/4] (5.74ns)   --->   "%tmp_1_2_2_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_read_3" [conv2D.c:22]   --->   Operation 682 'mul' 'tmp_1_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 683 [1/4] (5.74ns)   --->   "%tmp_1_2_2_1_1 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_read_4" [conv2D.c:22]   --->   Operation 683 'mul' 'tmp_1_2_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 684 [1/4] (5.74ns)   --->   "%tmp_1_2_2_1_2 = mul nsw i32 %gmem0_addr_19_read, %gmem1_addr_read_5" [conv2D.c:22]   --->   Operation 684 'mul' 'tmp_1_2_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 685 [4/4] (5.74ns)   --->   "%tmp_1_2_2_2 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 685 'mul' 'tmp_1_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 686 [1/7] (7.30ns)   --->   "%gmem0_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_24, i32 1)" [conv2D.c:22]   --->   Operation 686 'readreq' 'gmem0_load_24_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 687 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 %sum_2_0_0_2_2, i4 -1)" [conv2D.c:25]   --->   Operation 687 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp21 = add i32 %tmp23, %tmp22" [conv2D.c:22]   --->   Operation 688 'add' 'tmp21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 689 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_1_0_2_2 = add nsw i32 %tmp24, %tmp21" [conv2D.c:22]   --->   Operation 689 'add' 'sum_2_1_0_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 690 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp32 = add i32 %tmp_1_1_1_1_1, %tmp_1_1_1_1_2" [conv2D.c:22]   --->   Operation 690 'add' 'tmp32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 691 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp31 = add i32 %tmp33, %tmp32" [conv2D.c:22]   --->   Operation 691 'add' 'tmp31' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 692 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp41 = add i32 %tmp_1_1_2_2_1, %tmp_1_1_2_2_2" [conv2D.c:22]   --->   Operation 692 'add' 'tmp41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 693 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp40 = add i32 %tmp41, %tmp_1_1_2_2" [conv2D.c:22]   --->   Operation 693 'add' 'tmp40' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 694 [1/4] (5.74ns)   --->   "%tmp_1_2_0_2 = mul nsw i32 %gmem0_addr_20_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 694 'mul' 'tmp_1_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 695 [2/4] (5.74ns)   --->   "%tmp_1_2_0_2_1 = mul nsw i32 %gmem0_addr_21_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 695 'mul' 'tmp_1_2_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 696 [3/4] (5.74ns)   --->   "%tmp_1_2_0_2_2 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 696 'mul' 'tmp_1_2_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 697 [2/4] (5.74ns)   --->   "%tmp_1_2_1_2 = mul nsw i32 %gmem0_addr_21_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 697 'mul' 'tmp_1_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 698 [3/4] (5.74ns)   --->   "%tmp_1_2_1_2_1 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 698 'mul' 'tmp_1_2_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 699 [4/4] (5.74ns)   --->   "%tmp_1_2_1_2_2 = mul nsw i32 %gmem0_addr_23_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 699 'mul' 'tmp_1_2_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 700 [3/4] (5.74ns)   --->   "%tmp_1_2_2_2 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 700 'mul' 'tmp_1_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 701 [4/4] (5.74ns)   --->   "%tmp_1_2_2_2_1 = mul nsw i32 %gmem0_addr_23_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 701 'mul' 'tmp_1_2_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 702 [1/1] (7.30ns)   --->   "%gmem0_addr_24_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_24)" [conv2D.c:22]   --->   Operation 702 'read' 'gmem0_addr_24_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 703 [1/1] (2.55ns)   --->   "%tmp58 = add i32 %tmp_1_2_2_0_2, %tmp_1_2_2_1" [conv2D.c:22]   --->   Operation 703 'add' 'tmp58' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 704 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 %sum_2_0_1_2_2, i4 -1)" [conv2D.c:25]   --->   Operation 704 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp28 = add i32 %tmp30, %tmp29" [conv2D.c:22]   --->   Operation 705 'add' 'tmp28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 706 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_1_1_2_2 = add nsw i32 %tmp31, %tmp28" [conv2D.c:22]   --->   Operation 706 'add' 'sum_2_1_1_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp39 = add i32 %tmp_1_1_2_1_1, %tmp_1_1_2_1_2" [conv2D.c:22]   --->   Operation 707 'add' 'tmp39' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 708 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp38 = add i32 %tmp40, %tmp39" [conv2D.c:22]   --->   Operation 708 'add' 'tmp38' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 709 [1/4] (5.74ns)   --->   "%tmp_1_2_0_2_1 = mul nsw i32 %gmem0_addr_21_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 709 'mul' 'tmp_1_2_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 710 [2/4] (5.74ns)   --->   "%tmp_1_2_0_2_2 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 710 'mul' 'tmp_1_2_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 711 [1/4] (5.74ns)   --->   "%tmp_1_2_1_2 = mul nsw i32 %gmem0_addr_21_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 711 'mul' 'tmp_1_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 712 [2/4] (5.74ns)   --->   "%tmp_1_2_1_2_1 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 712 'mul' 'tmp_1_2_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 713 [3/4] (5.74ns)   --->   "%tmp_1_2_1_2_2 = mul nsw i32 %gmem0_addr_23_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 713 'mul' 'tmp_1_2_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 714 [2/4] (5.74ns)   --->   "%tmp_1_2_2_2 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 714 'mul' 'tmp_1_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 715 [3/4] (5.74ns)   --->   "%tmp_1_2_2_2_1 = mul nsw i32 %gmem0_addr_23_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 715 'mul' 'tmp_1_2_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 716 [4/4] (5.74ns)   --->   "%tmp_1_2_2_2_2 = mul nsw i32 %gmem0_addr_24_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 716 'mul' 'tmp_1_2_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 717 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 %sum_2_0_2_2_2, i4 -1)" [conv2D.c:25]   --->   Operation 717 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp35 = add i32 %tmp37, %tmp36" [conv2D.c:22]   --->   Operation 718 'add' 'tmp35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 719 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_1_2_2_2 = add nsw i32 %tmp38, %tmp35" [conv2D.c:22]   --->   Operation 719 'add' 'sum_2_1_2_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 720 [1/4] (5.74ns)   --->   "%tmp_1_2_0_2_2 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 720 'mul' 'tmp_1_2_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 721 [1/4] (5.74ns)   --->   "%tmp_1_2_1_2_1 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 721 'mul' 'tmp_1_2_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 722 [2/4] (5.74ns)   --->   "%tmp_1_2_1_2_2 = mul nsw i32 %gmem0_addr_23_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 722 'mul' 'tmp_1_2_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 723 [1/4] (5.74ns)   --->   "%tmp_1_2_2_2 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_read_6" [conv2D.c:22]   --->   Operation 723 'mul' 'tmp_1_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 724 [2/4] (5.74ns)   --->   "%tmp_1_2_2_2_1 = mul nsw i32 %gmem0_addr_23_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 724 'mul' 'tmp_1_2_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 725 [3/4] (5.74ns)   --->   "%tmp_1_2_2_2_2 = mul nsw i32 %gmem0_addr_24_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 725 'mul' 'tmp_1_2_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 726 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 %sum_2_1_0_2_2, i4 -1)" [conv2D.c:25]   --->   Operation 726 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp48 = add i32 %tmp_1_2_0_2_1, %tmp_1_2_0_2_2" [conv2D.c:22]   --->   Operation 727 'add' 'tmp48' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 728 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp47 = add i32 %tmp48, %tmp_1_2_0_2" [conv2D.c:22]   --->   Operation 728 'add' 'tmp47' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 729 [1/4] (5.74ns)   --->   "%tmp_1_2_1_2_2 = mul nsw i32 %gmem0_addr_23_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 729 'mul' 'tmp_1_2_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 730 [1/4] (5.74ns)   --->   "%tmp_1_2_2_2_1 = mul nsw i32 %gmem0_addr_23_read, %gmem1_addr_read_7" [conv2D.c:22]   --->   Operation 730 'mul' 'tmp_1_2_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 731 [2/4] (5.74ns)   --->   "%tmp_1_2_2_2_2 = mul nsw i32 %gmem0_addr_24_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 731 'mul' 'tmp_1_2_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 732 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 %sum_2_1_1_2_2, i4 -1)" [conv2D.c:25]   --->   Operation 732 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 733 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp46 = add i32 %tmp_1_2_0_1_1, %tmp_1_2_0_1_2" [conv2D.c:22]   --->   Operation 733 'add' 'tmp46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 734 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp45 = add i32 %tmp47, %tmp46" [conv2D.c:22]   --->   Operation 734 'add' 'tmp45' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp55 = add i32 %tmp_1_2_1_2_1, %tmp_1_2_1_2_2" [conv2D.c:22]   --->   Operation 735 'add' 'tmp55' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 736 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp54 = add i32 %tmp55, %tmp_1_2_1_2" [conv2D.c:22]   --->   Operation 736 'add' 'tmp54' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 737 [1/4] (5.74ns)   --->   "%tmp_1_2_2_2_2 = mul nsw i32 %gmem0_addr_24_read, %gmem1_addr_read_8" [conv2D.c:22]   --->   Operation 737 'mul' 'tmp_1_2_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 738 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 %sum_2_1_2_2_2, i4 -1)" [conv2D.c:25]   --->   Operation 738 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 739 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp42 = add i32 %tmp44, %tmp43" [conv2D.c:22]   --->   Operation 739 'add' 'tmp42' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 740 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_0_2_2 = add nsw i32 %tmp45, %tmp42" [conv2D.c:22]   --->   Operation 740 'add' 'sum_2_2_0_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp53 = add i32 %tmp_1_2_1_1_1, %tmp_1_2_1_1_2" [conv2D.c:22]   --->   Operation 741 'add' 'tmp53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 742 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp52 = add i32 %tmp54, %tmp53" [conv2D.c:22]   --->   Operation 742 'add' 'tmp52' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp62 = add i32 %tmp_1_2_2_2_1, %tmp_1_2_2_2_2" [conv2D.c:22]   --->   Operation 743 'add' 'tmp62' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 744 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp61 = add i32 %tmp62, %tmp_1_2_2_2" [conv2D.c:22]   --->   Operation 744 'add' 'tmp61' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 745 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 %sum_2_2_0_2_2, i4 -1)" [conv2D.c:25]   --->   Operation 745 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp49 = add i32 %tmp51, %tmp50" [conv2D.c:22]   --->   Operation 746 'add' 'tmp49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 747 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_1_2_2 = add nsw i32 %tmp52, %tmp49" [conv2D.c:22]   --->   Operation 747 'add' 'sum_2_2_1_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp60 = add i32 %tmp_1_2_2_1_1, %tmp_1_2_2_1_2" [conv2D.c:22]   --->   Operation 748 'add' 'tmp60' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 749 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp59 = add i32 %tmp61, %tmp60" [conv2D.c:22]   --->   Operation 749 'add' 'tmp59' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 750 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 %sum_2_2_1_2_2, i4 -1)" [conv2D.c:25]   --->   Operation 750 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp56 = add i32 %tmp58, %tmp57" [conv2D.c:22]   --->   Operation 751 'add' 'tmp56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 752 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_2_2_2 = add nsw i32 %tmp59, %tmp56" [conv2D.c:22]   --->   Operation 752 'add' 'sum_2_2_2_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 753 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 %sum_2_2_2_2_2, i4 -1)" [conv2D.c:25]   --->   Operation 753 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 754 [5/5] (7.30ns)   --->   "%gmem2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)" [conv2D.c:25]   --->   Operation 754 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 755 [4/5] (7.30ns)   --->   "%gmem2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)" [conv2D.c:25]   --->   Operation 755 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 756 [3/5] (7.30ns)   --->   "%gmem2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)" [conv2D.c:25]   --->   Operation 756 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 757 [2/5] (7.30ns)   --->   "%gmem2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)" [conv2D.c:25]   --->   Operation 757 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 758 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem2), !map !17"   --->   Operation 758 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 759 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem1), !map !23"   --->   Operation 759 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 760 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem0), !map !27"   --->   Operation 760 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 761 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2D_str) nounwind"   --->   Operation 761 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 762 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv2D.c:8]   --->   Operation 762 'specinterface' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 763 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem0, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:9]   --->   Operation 763 'specinterface' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 764 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %input_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:9]   --->   Operation 764 'specinterface' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 765 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem1, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:10]   --->   Operation 765 'specinterface' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 766 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %kernel, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle4, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:10]   --->   Operation 766 'specinterface' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 767 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem2, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str6, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:11]   --->   Operation 767 'specinterface' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 768 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %output_r, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle6, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:11]   --->   Operation 768 'specinterface' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 769 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2D.c:12]   --->   Operation 769 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 770 [1/5] (7.30ns)   --->   "%gmem2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)" [conv2D.c:25]   --->   Operation 770 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 771 [1/1] (0.00ns)   --->   "ret void" [conv2D.c:28]   --->   Operation 771 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'output_r' [7]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr') [19]  (0 ns)
	bus request on port 'gmem0' (conv2D.c:22) [104]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (conv2D.c:22) [104]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (conv2D.c:22) [104]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (conv2D.c:22) [104]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (conv2D.c:22) [104]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (conv2D.c:22) [104]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (conv2D.c:22) [104]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [105]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [110]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [114]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [118]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [122]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [126]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [130]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [134]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [138]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [154]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [159]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [164]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [178]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [183]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [188]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [206]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [209]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [212]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [232]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [252]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [270]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [273]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:22) [276]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (conv2D.c:25) [149]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv2D.c:25) [150]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv2D.c:25) [174]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv2D.c:25) [198]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv2D.c:25) [222]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv2D.c:25) [242]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv2D.c:25) [262]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv2D.c:25) [286]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv2D.c:25) [306]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv2D.c:25) [326]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem2' (conv2D.c:25) [327]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem2' (conv2D.c:25) [327]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem2' (conv2D.c:25) [327]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem2' (conv2D.c:25) [327]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem2' (conv2D.c:25) [327]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
