Microsemi Corporation - Microsemi Libero Software Release v2021.3 (Version 2021.3.0.10)

Date      :  Mon Feb 13 08:37:28 2023
Project   :  C:\Users\RG\Documents\Firmware\fpga
Component :  root_sb
Family    :  SmartFusion2


HDL source files for all Synthesis and Simulation tools:
    C:/Users/RG/Documents/Firmware/fpga/component/work/root_sb/root_sb.vhd
    C:/Users/RG/Documents/Firmware/fpga/component/work/root_sb/root_sb.vhd
    C:/Users/RG/Documents/Firmware/fpga/component/work/root_sb/CCC_0/root_sb_CCC_0_FCCC.vhd
    C:/Users/RG/Documents/Firmware/fpga/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/components.vhd
    C:/Users/RG/Documents/Firmware/fpga/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd
    C:/Users/RG/Documents/Firmware/fpga/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_muxptob3.vhd
    C:/Users/RG/Documents/Firmware/fpga/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_iaddr_reg.vhd
    C:/Users/RG/Documents/Firmware/fpga/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd
    C:/Users/RG/Documents/Firmware/fpga/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd
    C:/Users/RG/Documents/Firmware/fpga/component/work/root_sb/FABOSC_0/root_sb_FABOSC_0_OSC.vhd
    C:/Users/RG/Documents/Firmware/fpga/component/work/root_sb/root_sb.vhd
    C:/Users/RG/Documents/Firmware/fpga/component/work/root_sb_MSS/root_sb_MSS.vhd

HDL source files for Synopsys SynplifyPro Synthesis tool:
    C:/Users/RG/Documents/Firmware/fpga/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd
    C:/Users/RG/Documents/Firmware/fpga/component/work/root_sb_MSS/root_sb_MSS_syn.vhd

HDL source files for Mentor Precision Synthesis tool:
    C:/Users/RG/Documents/Firmware/fpga/component/Actel/SgCore/OSC/2.0.101/osc_comps_pre.vhd
    C:/Users/RG/Documents/Firmware/fpga/component/work/root_sb_MSS/root_sb_MSS_pre.vhd

Stimulus files for all Simulation tools:
    C:/Users/RG/Documents/Firmware/fpga/component/work/root_sb/subsystem.bfm
    C:/Users/RG/Documents/Firmware/fpga/component/work/root_sb/subsystem.bfm
    C:/Users/RG/Documents/Firmware/fpga/component/work/root_sb/subsystem.bfm
    C:/Users/RG/Documents/Firmware/fpga/component/work/root_sb_MSS/CM3_compile_bfm.tcl
    C:/Users/RG/Documents/Firmware/fpga/component/work/root_sb_MSS/user.bfm
    C:/Users/RG/Documents/Firmware/fpga/component/work/root_sb_MSS/test.bfm
    C:/Users/RG/Documents/Firmware/fpga/component/Actel/SmartFusion2MSS/MSS/1.1.500/peripheral_init.bfm

Firmware files for all Software IDE tools:
    C:/Users/RG/Documents/Firmware/fpga/component/work/root_sb_MSS/sys_config_mss_clocks.h

Configuration files to be used for Programming:
    C:/Users/RG/Documents/Firmware/fpga/component/work/root_sb_MSS/ENVM.cfg

Configuration files to be used for all Simulation tools:
    C:/Users/RG/Documents/Firmware/fpga/component/work/root_sb_MSS/ENVM.cfg

