Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Apr 23 08:46:31 2024
| Host         : LAPTOP-29JSQ2PH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-18  Warning           Missing input or output delay   9           
TIMING-20  Warning           Non-clocked latch               128         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6255)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5630)
5. checking no_input_delay (22)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6255)
---------------------------
 There are 1950 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/EX_MEM/out_reg[160]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/EX_MEM/out_reg[161]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/EX_MEM/out_reg[174]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/ID_EX/out_reg[167]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/ID_EX/out_reg[168]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/ID_EX/out_reg[169]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/ID_EX/out_reg[170]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/MEM_WB/out_reg[160]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/MEM_WB/out_reg[161]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[11]/Q (HIGH)

 There are 1950 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[24]/Q (HIGH)

 There are 1950 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5630)
---------------------------------------------------
 There are 5630 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.247        0.000                      0                   32        0.106        0.000                      0                   32       49.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        95.247        0.000                      0                   32        0.106        0.000                      0                   32       49.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       95.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.247ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 1.978ns (42.603%)  route 2.665ns (57.397%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.890     6.579    div[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.675 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          1.774     8.449    U8_clk_div/S[0]
    SLICE_X59Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.971 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.314    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    U8_clk_div/clkdiv_reg[24]_i_1_n_3
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.876 r  U8_clk_div/clkdiv_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.876    U8_clk_div/clkdiv_reg[28]_i_1_n_9
    SLICE_X59Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X59Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X59Y102        FDCE (Setup_fdce_C_D)        0.062   105.123    U8_clk_div/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                        105.123    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                 95.247    

Slack (MET) :             95.268ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.957ns (42.342%)  route 2.665ns (57.658%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.890     6.579    div[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.675 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          1.774     8.449    U8_clk_div/S[0]
    SLICE_X59Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.971 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.314    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    U8_clk_div/clkdiv_reg[24]_i_1_n_3
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.855 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.855    U8_clk_div/clkdiv_reg[28]_i_1_n_7
    SLICE_X59Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X59Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X59Y102        FDCE (Setup_fdce_C_D)        0.062   105.123    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                        105.123    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                 95.268    

Slack (MET) :             95.342ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.883ns (41.404%)  route 2.665ns (58.596%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.890     6.579    div[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.675 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          1.774     8.449    U8_clk_div/S[0]
    SLICE_X59Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.971 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.314    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    U8_clk_div/clkdiv_reg[24]_i_1_n_3
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.781 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.781    U8_clk_div/clkdiv_reg[28]_i_1_n_8
    SLICE_X59Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X59Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X59Y102        FDCE (Setup_fdce_C_D)        0.062   105.123    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                        105.123    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                 95.342    

Slack (MET) :             95.358ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.867ns (41.197%)  route 2.665ns (58.803%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.890     6.579    div[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.675 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          1.774     8.449    U8_clk_div/S[0]
    SLICE_X59Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.971 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.314    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    U8_clk_div/clkdiv_reg[24]_i_1_n_3
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.765 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.765    U8_clk_div/clkdiv_reg[28]_i_1_n_10
    SLICE_X59Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X59Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X59Y102        FDCE (Setup_fdce_C_D)        0.062   105.123    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                        105.123    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                 95.358    

Slack (MET) :             95.361ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.864ns (41.158%)  route 2.665ns (58.842%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.890     6.579    div[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.675 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          1.774     8.449    U8_clk_div/S[0]
    SLICE_X59Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.971 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.314    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.762 r  U8_clk_div/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.762    U8_clk_div/clkdiv_reg[24]_i_1_n_9
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X59Y101        FDCE (Setup_fdce_C_D)        0.062   105.123    U8_clk_div/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.123    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                 95.361    

Slack (MET) :             95.382ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.843ns (40.884%)  route 2.665ns (59.116%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.890     6.579    div[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.675 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          1.774     8.449    U8_clk_div/S[0]
    SLICE_X59Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.971 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.314    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.741 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.741    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X59Y101        FDCE (Setup_fdce_C_D)        0.062   105.123    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.123    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                 95.382    

Slack (MET) :             95.456ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.769ns (39.897%)  route 2.665ns (60.103%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.890     6.579    div[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.675 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          1.774     8.449    U8_clk_div/S[0]
    SLICE_X59Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.971 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.314    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.667 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.667    U8_clk_div/clkdiv_reg[24]_i_1_n_8
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X59Y101        FDCE (Setup_fdce_C_D)        0.062   105.123    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.123    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 95.456    

Slack (MET) :             95.472ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.753ns (39.680%)  route 2.665ns (60.320%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.890     6.579    div[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.675 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          1.774     8.449    U8_clk_div/S[0]
    SLICE_X59Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.971 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.314    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.651 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.651    U8_clk_div/clkdiv_reg[24]_i_1_n_10
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X59Y101        FDCE (Setup_fdce_C_D)        0.062   105.123    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.123    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                 95.472    

Slack (MET) :             95.475ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.750ns (39.639%)  route 2.665ns (60.361%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.890     6.579    div[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.675 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          1.774     8.449    U8_clk_div/S[0]
    SLICE_X59Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.971 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.314    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.648 r  U8_clk_div/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.648    U8_clk_div/clkdiv_reg[20]_i_1_n_9
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X59Y100        FDCE (Setup_fdce_C_D)        0.062   105.123    U8_clk_div/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.123    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                 95.475    

Slack (MET) :             95.496ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.729ns (39.350%)  route 2.665ns (60.650%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.890     6.579    div[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.675 r  div_BUFG[6]_inst/O
                         net (fo=38, routed)          1.774     8.449    U8_clk_div/S[0]
    SLICE_X59Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.971 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.314    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.627 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.627    U8_clk_div/clkdiv_reg[20]_i_1_n_7
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X59Y100        FDCE (Setup_fdce_C_D)        0.062   105.123    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                        105.123    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                 95.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.748    U8_clk_div/point_in[16]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  U8_clk_div/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    U8_clk_div/clkdiv_reg[20]_i_1_n_10
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[20]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    U8_clk_div/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.748    U8_clk_div/point_in[16]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  U8_clk_div/clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.973    U8_clk_div/clkdiv_reg[20]_i_1_n_8
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[22]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    U8_clk_div/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.748    U8_clk_div/point_in[16]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  U8_clk_div/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.998    U8_clk_div/clkdiv_reg[20]_i_1_n_9
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    U8_clk_div/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.748    U8_clk_div/point_in[16]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.998 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.998    U8_clk_div/clkdiv_reg[20]_i_1_n_7
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.748    U8_clk_div/point_in[16]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    U8_clk_div/clkdiv_reg[24]_i_1_n_10
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y101        FDCE (Hold_fdce_C_D)         0.105     1.856    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.748    U8_clk_div/point_in[16]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.012    U8_clk_div/clkdiv_reg[24]_i_1_n_8
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y101        FDCE (Hold_fdce_C_D)         0.105     1.856    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.748    U8_clk_div/point_in[16]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.037 r  U8_clk_div/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.037    U8_clk_div/clkdiv_reg[24]_i_1_n_9
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y101        FDCE (Hold_fdce_C_D)         0.105     1.856    U8_clk_div/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.748    U8_clk_div/point_in[16]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.037 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.037    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y101        FDCE (Hold_fdce_C_D)         0.105     1.856    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.150%)  route 0.121ns (21.850%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.748    U8_clk_div/point_in[16]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    U8_clk_div/clkdiv_reg[24]_i_1_n_3
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.040 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.040    U8_clk_div/clkdiv_reg[28]_i_1_n_10
    SLICE_X59Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X59Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y102        FDCE (Hold_fdce_C_D)         0.105     1.856    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.575%)  route 0.121ns (21.425%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.748    U8_clk_div/point_in[16]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    U8_clk_div/clkdiv_reg[24]_i_1_n_3
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.051 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.051    U8_clk_div/clkdiv_reg[28]_i_1_n_8
    SLICE_X59Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X59Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y102        FDCE (Hold_fdce_C_D)         0.105     1.856    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y17    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y17    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X58Y105   U6_SSeg7/LES_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X58Y106   U6_SSeg7/LES_data_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X60Y105   U6_SSeg7/LES_data_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X60Y105   U6_SSeg7/LES_data_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X58Y106   U6_SSeg7/LES_data_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X58Y106   U6_SSeg7/LES_data_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X60Y105   U6_SSeg7/LES_data_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y105   U6_SSeg7/LES_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y105   U6_SSeg7/LES_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y106   U6_SSeg7/LES_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y106   U6_SSeg7/LES_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X60Y105   U6_SSeg7/LES_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X60Y105   U6_SSeg7/LES_data_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X60Y105   U6_SSeg7/LES_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X60Y105   U6_SSeg7/LES_data_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y106   U6_SSeg7/LES_data_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y106   U6_SSeg7/LES_data_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y105   U6_SSeg7/LES_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y105   U6_SSeg7/LES_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y106   U6_SSeg7/LES_data_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y106   U6_SSeg7/LES_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X60Y105   U6_SSeg7/LES_data_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X60Y105   U6_SSeg7/LES_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X60Y105   U6_SSeg7/LES_data_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X60Y105   U6_SSeg7/LES_data_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y106   U6_SSeg7/LES_data_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y106   U6_SSeg7/LES_data_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5662 Endpoints
Min Delay          5662 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1_SCPU/MEM_WB/out_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.453ns  (logic 1.586ns (10.263%)  route 13.867ns (89.737%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE                         0.000     0.000 r  U1_SCPU/MEM_WB/out_reg[9]/C
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1_SCPU/MEM_WB/out_reg[9]/Q
                         net (fo=34, routed)          1.029     1.448    U1_SCPU/U_alu/C_reg[0]_i_10_0[2]
    SLICE_X45Y85         LUT4 (Prop_lut4_I2_O)        0.299     1.747 r  U1_SCPU/U_alu/C_reg[31]_i_45/O
                         net (fo=2, routed)           0.875     2.622    U1_SCPU/U_alu/C_reg[31]_i_45_n_3
    SLICE_X44Y85         LUT6 (Prop_lut6_I1_O)        0.124     2.746 r  U1_SCPU/U_alu/C_reg[31]_i_20/O
                         net (fo=32, routed)          3.357     6.103    U1_SCPU/U_alu/C_reg[31]_i_20_n_3
    SLICE_X37Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.227 r  U1_SCPU/U_alu/C_reg[31]_i_11/O
                         net (fo=80, routed)          4.270    10.497    U1_SCPU/U_alu/C_reg[31]_i_11_n_3
    SLICE_X58Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.621 r  U1_SCPU/U_alu/C_reg[21]_i_16/O
                         net (fo=4, routed)           0.808    11.428    U1_SCPU/U_alu/C_reg[21]_i_16_n_3
    SLICE_X58Y109        LUT6 (Prop_lut6_I5_O)        0.124    11.552 r  U1_SCPU/U_alu/C_reg[21]_i_11/O
                         net (fo=4, routed)           1.169    12.721    U1_SCPU/U_alu/C_reg[21]_i_11_n_3
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.124    12.845 r  U1_SCPU/U_alu/C_reg[21]_i_6/O
                         net (fo=1, routed)           1.160    14.005    U1_SCPU/U_alu/C_reg[21]_i_6_n_3
    SLICE_X46Y106        LUT5 (Prop_lut5_I2_O)        0.124    14.129 r  U1_SCPU/U_alu/C_reg[21]_i_2/O
                         net (fo=1, routed)           0.815    14.944    U1_SCPU/U_alu/C_reg[21]_i_2_n_3
    SLICE_X44Y106        LUT5 (Prop_lut5_I0_O)        0.124    15.068 r  U1_SCPU/U_alu/C_reg[21]_i_1/O
                         net (fo=1, routed)           0.385    15.453    U1_SCPU/U_alu/C_reg[21]_i_1_n_3
    SLICE_X44Y106        LDCE                                         r  U1_SCPU/U_alu/C_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/ID_EX/out_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.329ns  (logic 1.746ns (11.390%)  route 13.583ns (88.610%))
  Logic Levels:           9  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE                         0.000     0.000 r  U1_SCPU/ID_EX/out_reg[24]/C
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1_SCPU/ID_EX/out_reg[24]/Q
                         net (fo=2, routed)           0.977     1.495    U1_SCPU/U_alu/out[9]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124     1.619 f  U1_SCPU/U_alu/in_inferred_i_45/O
                         net (fo=3, routed)           1.188     2.807    U1_SCPU/U_alu/in_inferred_i_45_n_3
    SLICE_X44Y84         LUT6 (Prop_lut6_I3_O)        0.124     2.931 f  U1_SCPU/U_alu/in_inferred_i_41/O
                         net (fo=32, routed)          4.092     7.023    U1_SCPU/U_alu/in_inferred_i_41_n_3
    SLICE_X40Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.147 f  U1_SCPU/U_alu/in_inferred_i_9/O
                         net (fo=2, routed)           1.283     8.430    U1_SCPU/U_alu/in0[23]
    SLICE_X40Y102        LUT3 (Prop_lut3_I2_O)        0.152     8.582 f  U1_SCPU/U_alu/C_reg[24]_i_10/O
                         net (fo=12, routed)          1.594    10.176    U1_SCPU/U_alu/B[24]
    SLICE_X40Y101        LUT4 (Prop_lut4_I1_O)        0.332    10.508 f  U1_SCPU/U_alu/C_reg[31]_i_24/O
                         net (fo=1, routed)           0.814    11.322    U1_SCPU/U_alu/C_reg[31]_i_24_n_3
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.124    11.446 r  U1_SCPU/U_alu/C_reg[31]_i_13/O
                         net (fo=63, routed)          2.312    13.758    U1_SCPU/U_alu/C_reg[31]_i_13_n_3
    SLICE_X50Y103        LUT5 (Prop_lut5_I3_O)        0.124    13.882 r  U1_SCPU/U_alu/C_reg[18]_i_2/O
                         net (fo=1, routed)           0.819    14.700    U1_SCPU/U_alu/C_reg[18]_i_2_n_3
    SLICE_X49Y103        LUT5 (Prop_lut5_I0_O)        0.124    14.824 r  U1_SCPU/U_alu/C_reg[18]_i_1/O
                         net (fo=1, routed)           0.504    15.329    U1_SCPU/U_alu/C_reg[18]_i_1_n_3
    SLICE_X49Y102        LDCE                                         r  U1_SCPU/U_alu/C_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/ID_EX/out_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.259ns  (logic 1.746ns (11.443%)  route 13.513ns (88.557%))
  Logic Levels:           9  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE                         0.000     0.000 r  U1_SCPU/ID_EX/out_reg[24]/C
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1_SCPU/ID_EX/out_reg[24]/Q
                         net (fo=2, routed)           0.977     1.495    U1_SCPU/U_alu/out[9]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124     1.619 f  U1_SCPU/U_alu/in_inferred_i_45/O
                         net (fo=3, routed)           1.188     2.807    U1_SCPU/U_alu/in_inferred_i_45_n_3
    SLICE_X44Y84         LUT6 (Prop_lut6_I3_O)        0.124     2.931 f  U1_SCPU/U_alu/in_inferred_i_41/O
                         net (fo=32, routed)          4.092     7.023    U1_SCPU/U_alu/in_inferred_i_41_n_3
    SLICE_X40Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.147 f  U1_SCPU/U_alu/in_inferred_i_9/O
                         net (fo=2, routed)           1.283     8.430    U1_SCPU/U_alu/in0[23]
    SLICE_X40Y102        LUT3 (Prop_lut3_I2_O)        0.152     8.582 f  U1_SCPU/U_alu/C_reg[24]_i_10/O
                         net (fo=12, routed)          1.594    10.176    U1_SCPU/U_alu/B[24]
    SLICE_X40Y101        LUT4 (Prop_lut4_I1_O)        0.332    10.508 f  U1_SCPU/U_alu/C_reg[31]_i_24/O
                         net (fo=1, routed)           0.814    11.322    U1_SCPU/U_alu/C_reg[31]_i_24_n_3
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.124    11.446 r  U1_SCPU/U_alu/C_reg[31]_i_13/O
                         net (fo=63, routed)          2.131    13.577    U1_SCPU/U_alu/C_reg[31]_i_13_n_3
    SLICE_X56Y104        LUT6 (Prop_lut6_I4_O)        0.124    13.701 r  U1_SCPU/U_alu/C_reg[12]_i_3/O
                         net (fo=1, routed)           0.957    14.658    U1_SCPU/U_alu/C_reg[12]_i_3_n_3
    SLICE_X52Y102        LUT5 (Prop_lut5_I2_O)        0.124    14.782 r  U1_SCPU/U_alu/C_reg[12]_i_1/O
                         net (fo=1, routed)           0.477    15.259    U1_SCPU/U_alu/C_reg[12]_i_1_n_3
    SLICE_X52Y101        LDCE                                         r  U1_SCPU/U_alu/C_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/ID_EX/out_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.161ns  (logic 1.746ns (11.517%)  route 13.415ns (88.483%))
  Logic Levels:           9  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE                         0.000     0.000 r  U1_SCPU/ID_EX/out_reg[24]/C
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1_SCPU/ID_EX/out_reg[24]/Q
                         net (fo=2, routed)           0.977     1.495    U1_SCPU/U_alu/out[9]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124     1.619 f  U1_SCPU/U_alu/in_inferred_i_45/O
                         net (fo=3, routed)           1.188     2.807    U1_SCPU/U_alu/in_inferred_i_45_n_3
    SLICE_X44Y84         LUT6 (Prop_lut6_I3_O)        0.124     2.931 f  U1_SCPU/U_alu/in_inferred_i_41/O
                         net (fo=32, routed)          4.092     7.023    U1_SCPU/U_alu/in_inferred_i_41_n_3
    SLICE_X40Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.147 f  U1_SCPU/U_alu/in_inferred_i_9/O
                         net (fo=2, routed)           1.283     8.430    U1_SCPU/U_alu/in0[23]
    SLICE_X40Y102        LUT3 (Prop_lut3_I2_O)        0.152     8.582 f  U1_SCPU/U_alu/C_reg[24]_i_10/O
                         net (fo=12, routed)          1.594    10.176    U1_SCPU/U_alu/B[24]
    SLICE_X40Y101        LUT4 (Prop_lut4_I1_O)        0.332    10.508 f  U1_SCPU/U_alu/C_reg[31]_i_24/O
                         net (fo=1, routed)           0.814    11.322    U1_SCPU/U_alu/C_reg[31]_i_24_n_3
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.124    11.446 r  U1_SCPU/U_alu/C_reg[31]_i_13/O
                         net (fo=63, routed)          1.808    13.254    U1_SCPU/U_alu/C_reg[31]_i_13_n_3
    SLICE_X48Y109        LUT6 (Prop_lut6_I2_O)        0.124    13.378 r  U1_SCPU/U_alu/C_reg[22]_i_3/O
                         net (fo=1, routed)           0.940    14.318    U1_SCPU/U_alu/C_reg[22]_i_3_n_3
    SLICE_X46Y107        LUT5 (Prop_lut5_I2_O)        0.124    14.442 r  U1_SCPU/U_alu/C_reg[22]_i_1/O
                         net (fo=1, routed)           0.719    15.161    U1_SCPU/U_alu/C_reg[22]_i_1_n_3
    SLICE_X46Y107        LDCE                                         r  U1_SCPU/U_alu/C_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/ID_EX/out_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.103ns  (logic 1.746ns (11.561%)  route 13.357ns (88.439%))
  Logic Levels:           9  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE                         0.000     0.000 r  U1_SCPU/ID_EX/out_reg[24]/C
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1_SCPU/ID_EX/out_reg[24]/Q
                         net (fo=2, routed)           0.977     1.495    U1_SCPU/U_alu/out[9]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124     1.619 f  U1_SCPU/U_alu/in_inferred_i_45/O
                         net (fo=3, routed)           1.188     2.807    U1_SCPU/U_alu/in_inferred_i_45_n_3
    SLICE_X44Y84         LUT6 (Prop_lut6_I3_O)        0.124     2.931 f  U1_SCPU/U_alu/in_inferred_i_41/O
                         net (fo=32, routed)          4.092     7.023    U1_SCPU/U_alu/in_inferred_i_41_n_3
    SLICE_X40Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.147 f  U1_SCPU/U_alu/in_inferred_i_9/O
                         net (fo=2, routed)           1.283     8.430    U1_SCPU/U_alu/in0[23]
    SLICE_X40Y102        LUT3 (Prop_lut3_I2_O)        0.152     8.582 f  U1_SCPU/U_alu/C_reg[24]_i_10/O
                         net (fo=12, routed)          1.594    10.176    U1_SCPU/U_alu/B[24]
    SLICE_X40Y101        LUT4 (Prop_lut4_I1_O)        0.332    10.508 f  U1_SCPU/U_alu/C_reg[31]_i_24/O
                         net (fo=1, routed)           0.814    11.322    U1_SCPU/U_alu/C_reg[31]_i_24_n_3
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.124    11.446 r  U1_SCPU/U_alu/C_reg[31]_i_13/O
                         net (fo=63, routed)          1.744    13.190    U1_SCPU/U_alu/C_reg[31]_i_13_n_3
    SLICE_X53Y104        LUT6 (Prop_lut6_I4_O)        0.124    13.314 r  U1_SCPU/U_alu/C_reg[16]_i_3/O
                         net (fo=1, routed)           0.975    14.289    U1_SCPU/U_alu/C_reg[16]_i_3_n_3
    SLICE_X51Y104        LUT5 (Prop_lut5_I2_O)        0.124    14.413 r  U1_SCPU/U_alu/C_reg[16]_i_1/O
                         net (fo=1, routed)           0.689    15.103    U1_SCPU/U_alu/C_reg[16]_i_1_n_3
    SLICE_X50Y101        LDCE                                         r  U1_SCPU/U_alu/C_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/MEM_WB/out_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.099ns  (logic 1.586ns (10.504%)  route 13.513ns (89.496%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE                         0.000     0.000 r  U1_SCPU/MEM_WB/out_reg[9]/C
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1_SCPU/MEM_WB/out_reg[9]/Q
                         net (fo=34, routed)          1.029     1.448    U1_SCPU/U_alu/C_reg[0]_i_10_0[2]
    SLICE_X45Y85         LUT4 (Prop_lut4_I2_O)        0.299     1.747 r  U1_SCPU/U_alu/C_reg[31]_i_45/O
                         net (fo=2, routed)           0.875     2.622    U1_SCPU/U_alu/C_reg[31]_i_45_n_3
    SLICE_X44Y85         LUT6 (Prop_lut6_I1_O)        0.124     2.746 r  U1_SCPU/U_alu/C_reg[31]_i_20/O
                         net (fo=32, routed)          3.357     6.103    U1_SCPU/U_alu/C_reg[31]_i_20_n_3
    SLICE_X37Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.227 r  U1_SCPU/U_alu/C_reg[31]_i_11/O
                         net (fo=80, routed)          4.270    10.497    U1_SCPU/U_alu/C_reg[31]_i_11_n_3
    SLICE_X58Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.621 r  U1_SCPU/U_alu/C_reg[21]_i_16/O
                         net (fo=4, routed)           0.815    11.435    U1_SCPU/U_alu/C_reg[21]_i_16_n_3
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124    11.559 r  U1_SCPU/U_alu/C_reg[17]_i_11/O
                         net (fo=4, routed)           1.190    12.749    U1_SCPU/U_alu/C_reg[17]_i_11_n_3
    SLICE_X56Y107        LUT6 (Prop_lut6_I3_O)        0.124    12.873 r  U1_SCPU/U_alu/C_reg[15]_i_6/O
                         net (fo=1, routed)           0.613    13.486    U1_SCPU/U_alu/C_reg[15]_i_6_n_3
    SLICE_X51Y103        LUT5 (Prop_lut5_I2_O)        0.124    13.610 r  U1_SCPU/U_alu/C_reg[15]_i_2/O
                         net (fo=1, routed)           0.797    14.407    U1_SCPU/U_alu/C_reg[15]_i_2_n_3
    SLICE_X50Y101        LUT5 (Prop_lut5_I0_O)        0.124    14.531 r  U1_SCPU/U_alu/C_reg[15]_i_1/O
                         net (fo=1, routed)           0.568    15.099    U1_SCPU/U_alu/C_reg[15]_i_1_n_3
    SLICE_X50Y101        LDCE                                         r  U1_SCPU/U_alu/C_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/ID_EX/out_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.986ns  (logic 1.746ns (11.651%)  route 13.240ns (88.349%))
  Logic Levels:           9  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE                         0.000     0.000 r  U1_SCPU/ID_EX/out_reg[24]/C
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1_SCPU/ID_EX/out_reg[24]/Q
                         net (fo=2, routed)           0.977     1.495    U1_SCPU/U_alu/out[9]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124     1.619 f  U1_SCPU/U_alu/in_inferred_i_45/O
                         net (fo=3, routed)           1.188     2.807    U1_SCPU/U_alu/in_inferred_i_45_n_3
    SLICE_X44Y84         LUT6 (Prop_lut6_I3_O)        0.124     2.931 f  U1_SCPU/U_alu/in_inferred_i_41/O
                         net (fo=32, routed)          4.092     7.023    U1_SCPU/U_alu/in_inferred_i_41_n_3
    SLICE_X40Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.147 f  U1_SCPU/U_alu/in_inferred_i_9/O
                         net (fo=2, routed)           1.283     8.430    U1_SCPU/U_alu/in0[23]
    SLICE_X40Y102        LUT3 (Prop_lut3_I2_O)        0.152     8.582 f  U1_SCPU/U_alu/C_reg[24]_i_10/O
                         net (fo=12, routed)          1.594    10.176    U1_SCPU/U_alu/B[24]
    SLICE_X40Y101        LUT4 (Prop_lut4_I1_O)        0.332    10.508 f  U1_SCPU/U_alu/C_reg[31]_i_24/O
                         net (fo=1, routed)           0.814    11.322    U1_SCPU/U_alu/C_reg[31]_i_24_n_3
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.124    11.446 r  U1_SCPU/U_alu/C_reg[31]_i_13/O
                         net (fo=63, routed)          1.654    13.100    U1_SCPU/U_alu/C_reg[31]_i_13_n_3
    SLICE_X47Y107        LUT6 (Prop_lut6_I2_O)        0.124    13.224 r  U1_SCPU/U_alu/C_reg[31]_i_4/O
                         net (fo=1, routed)           1.134    14.358    U1_SCPU/U_alu/C_reg[31]_i_4_n_3
    SLICE_X49Y104        LUT5 (Prop_lut5_I2_O)        0.124    14.482 r  U1_SCPU/U_alu/C_reg[31]_i_1/O
                         net (fo=1, routed)           0.504    14.986    U1_SCPU/U_alu/C_reg[31]_i_1_n_3
    SLICE_X49Y103        LDCE                                         r  U1_SCPU/U_alu/C_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/ID_EX/out_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.955ns  (logic 1.746ns (11.675%)  route 13.209ns (88.325%))
  Logic Levels:           9  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE                         0.000     0.000 r  U1_SCPU/ID_EX/out_reg[24]/C
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1_SCPU/ID_EX/out_reg[24]/Q
                         net (fo=2, routed)           0.977     1.495    U1_SCPU/U_alu/out[9]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124     1.619 f  U1_SCPU/U_alu/in_inferred_i_45/O
                         net (fo=3, routed)           1.188     2.807    U1_SCPU/U_alu/in_inferred_i_45_n_3
    SLICE_X44Y84         LUT6 (Prop_lut6_I3_O)        0.124     2.931 f  U1_SCPU/U_alu/in_inferred_i_41/O
                         net (fo=32, routed)          4.092     7.023    U1_SCPU/U_alu/in_inferred_i_41_n_3
    SLICE_X40Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.147 f  U1_SCPU/U_alu/in_inferred_i_9/O
                         net (fo=2, routed)           1.283     8.430    U1_SCPU/U_alu/in0[23]
    SLICE_X40Y102        LUT3 (Prop_lut3_I2_O)        0.152     8.582 f  U1_SCPU/U_alu/C_reg[24]_i_10/O
                         net (fo=12, routed)          1.594    10.176    U1_SCPU/U_alu/B[24]
    SLICE_X40Y101        LUT4 (Prop_lut4_I1_O)        0.332    10.508 f  U1_SCPU/U_alu/C_reg[31]_i_24/O
                         net (fo=1, routed)           0.814    11.322    U1_SCPU/U_alu/C_reg[31]_i_24_n_3
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.124    11.446 r  U1_SCPU/U_alu/C_reg[31]_i_13/O
                         net (fo=63, routed)          1.817    13.263    U1_SCPU/U_alu/C_reg[31]_i_13_n_3
    SLICE_X47Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.387 r  U1_SCPU/U_alu/C_reg[30]_i_3/O
                         net (fo=1, routed)           0.821    14.208    U1_SCPU/U_alu/C_reg[30]_i_3_n_3
    SLICE_X45Y107        LUT5 (Prop_lut5_I2_O)        0.124    14.332 r  U1_SCPU/U_alu/C_reg[30]_i_1/O
                         net (fo=1, routed)           0.623    14.955    U1_SCPU/U_alu/C_reg[30]_i_1_n_3
    SLICE_X48Y106        LDCE                                         r  U1_SCPU/U_alu/C_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/MEM_WB/out_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.922ns  (logic 1.586ns (10.629%)  route 13.336ns (89.371%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE                         0.000     0.000 r  U1_SCPU/MEM_WB/out_reg[9]/C
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1_SCPU/MEM_WB/out_reg[9]/Q
                         net (fo=34, routed)          1.029     1.448    U1_SCPU/U_alu/C_reg[0]_i_10_0[2]
    SLICE_X45Y85         LUT4 (Prop_lut4_I2_O)        0.299     1.747 r  U1_SCPU/U_alu/C_reg[31]_i_45/O
                         net (fo=2, routed)           0.875     2.622    U1_SCPU/U_alu/C_reg[31]_i_45_n_3
    SLICE_X44Y85         LUT6 (Prop_lut6_I1_O)        0.124     2.746 r  U1_SCPU/U_alu/C_reg[31]_i_20/O
                         net (fo=32, routed)          3.357     6.103    U1_SCPU/U_alu/C_reg[31]_i_20_n_3
    SLICE_X37Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.227 r  U1_SCPU/U_alu/C_reg[31]_i_11/O
                         net (fo=80, routed)          4.270    10.497    U1_SCPU/U_alu/C_reg[31]_i_11_n_3
    SLICE_X58Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.621 r  U1_SCPU/U_alu/C_reg[21]_i_16/O
                         net (fo=4, routed)           0.815    11.435    U1_SCPU/U_alu/C_reg[21]_i_16_n_3
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124    11.559 r  U1_SCPU/U_alu/C_reg[17]_i_11/O
                         net (fo=4, routed)           0.695    12.255    U1_SCPU/U_alu/C_reg[17]_i_11_n_3
    SLICE_X56Y108        LUT6 (Prop_lut6_I5_O)        0.124    12.379 r  U1_SCPU/U_alu/C_reg[17]_i_6/O
                         net (fo=1, routed)           1.165    13.544    U1_SCPU/U_alu/C_reg[17]_i_6_n_3
    SLICE_X51Y105        LUT5 (Prop_lut5_I2_O)        0.124    13.668 r  U1_SCPU/U_alu/C_reg[17]_i_2/O
                         net (fo=1, routed)           0.799    14.467    U1_SCPU/U_alu/C_reg[17]_i_2_n_3
    SLICE_X50Y102        LUT5 (Prop_lut5_I0_O)        0.124    14.591 r  U1_SCPU/U_alu/C_reg[17]_i_1/O
                         net (fo=1, routed)           0.331    14.922    U1_SCPU/U_alu/C_reg[17]_i_1_n_3
    SLICE_X50Y101        LDCE                                         r  U1_SCPU/U_alu/C_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/ID_EX/out_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_alu/C_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.919ns  (logic 1.746ns (11.703%)  route 13.173ns (88.297%))
  Logic Levels:           9  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE                         0.000     0.000 r  U1_SCPU/ID_EX/out_reg[24]/C
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1_SCPU/ID_EX/out_reg[24]/Q
                         net (fo=2, routed)           0.977     1.495    U1_SCPU/U_alu/out[9]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.124     1.619 f  U1_SCPU/U_alu/in_inferred_i_45/O
                         net (fo=3, routed)           1.188     2.807    U1_SCPU/U_alu/in_inferred_i_45_n_3
    SLICE_X44Y84         LUT6 (Prop_lut6_I3_O)        0.124     2.931 f  U1_SCPU/U_alu/in_inferred_i_41/O
                         net (fo=32, routed)          4.092     7.023    U1_SCPU/U_alu/in_inferred_i_41_n_3
    SLICE_X40Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.147 f  U1_SCPU/U_alu/in_inferred_i_9/O
                         net (fo=2, routed)           1.283     8.430    U1_SCPU/U_alu/in0[23]
    SLICE_X40Y102        LUT3 (Prop_lut3_I2_O)        0.152     8.582 f  U1_SCPU/U_alu/C_reg[24]_i_10/O
                         net (fo=12, routed)          1.594    10.176    U1_SCPU/U_alu/B[24]
    SLICE_X40Y101        LUT4 (Prop_lut4_I1_O)        0.332    10.508 f  U1_SCPU/U_alu/C_reg[31]_i_24/O
                         net (fo=1, routed)           0.814    11.322    U1_SCPU/U_alu/C_reg[31]_i_24_n_3
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.124    11.446 r  U1_SCPU/U_alu/C_reg[31]_i_13/O
                         net (fo=63, routed)          1.885    13.331    U1_SCPU/U_alu/C_reg[31]_i_13_n_3
    SLICE_X48Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.455 r  U1_SCPU/U_alu/C_reg[25]_i_3/O
                         net (fo=1, routed)           0.961    14.416    U1_SCPU/U_alu/C_reg[25]_i_3_n_3
    SLICE_X45Y106        LUT5 (Prop_lut5_I2_O)        0.124    14.540 r  U1_SCPU/U_alu/C_reg[25]_i_1/O
                         net (fo=1, routed)           0.379    14.919    U1_SCPU/U_alu/C_reg[25]_i_1_n_3
    SLICE_X45Y106        LDCE                                         r  U1_SCPU/U_alu/C_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1_SCPU/ID_EX/out_reg[33]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/EX_MEM/out_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.128ns (62.276%)  route 0.078ns (37.724%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDCE                         0.000     0.000 r  U1_SCPU/ID_EX/out_reg[33]/C
    SLICE_X44Y96         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1_SCPU/ID_EX/out_reg[33]/Q
                         net (fo=2, routed)           0.078     0.206    U1_SCPU/EX_MEM/in0[33]
    SLICE_X44Y96         FDCE                                         r  U1_SCPU/EX_MEM/out_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/ID_EX/out_reg[37]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/EX_MEM/out_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.128ns (61.411%)  route 0.080ns (38.589%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE                         0.000     0.000 r  U1_SCPU/ID_EX/out_reg[37]/C
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1_SCPU/ID_EX/out_reg[37]/Q
                         net (fo=3, routed)           0.080     0.208    U1_SCPU/EX_MEM/in0[37]
    SLICE_X44Y94         FDCE                                         r  U1_SCPU/EX_MEM/out_reg[37]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/ID_EX/out_reg[38]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/EX_MEM/out_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.128ns (61.313%)  route 0.081ns (38.687%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDCE                         0.000     0.000 r  U1_SCPU/ID_EX/out_reg[38]/C
    SLICE_X44Y96         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1_SCPU/ID_EX/out_reg[38]/Q
                         net (fo=3, routed)           0.081     0.209    U1_SCPU/EX_MEM/in0[38]
    SLICE_X44Y96         FDCE                                         r  U1_SCPU/EX_MEM/out_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/EX_MEM/out_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/MEM_WB/out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE                         0.000     0.000 r  U1_SCPU/EX_MEM/out_reg[9]/C
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1_SCPU/EX_MEM/out_reg[9]/Q
                         net (fo=5, routed)           0.078     0.219    U1_SCPU/MEM_WB/in0[9]
    SLICE_X44Y87         FDCE                                         r  U1_SCPU/MEM_WB/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/ID_EX/out_reg[44]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/EX_MEM/out_reg[44]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.148ns (66.889%)  route 0.073ns (33.111%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDCE                         0.000     0.000 r  U1_SCPU/ID_EX/out_reg[44]/C
    SLICE_X42Y95         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U1_SCPU/ID_EX/out_reg[44]/Q
                         net (fo=3, routed)           0.073     0.221    U1_SCPU/EX_MEM/in0[44]
    SLICE_X42Y95         FDCE                                         r  U1_SCPU/EX_MEM/out_reg[44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/IF_ID/out_reg[39]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/ID_EX/out_reg[39]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDCE                         0.000     0.000 r  U1_SCPU/IF_ID/out_reg[39]/C
    SLICE_X43Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1_SCPU/IF_ID/out_reg[39]/Q
                         net (fo=1, routed)           0.101     0.242    U1_SCPU/ID_EX/in0[39]
    SLICE_X44Y94         FDCE                                         r  U1_SCPU/ID_EX/out_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9_Counter_x/counter0_Lock_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U9_Counter_x/counter0_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE                         0.000     0.000 r  U9_Counter_x/counter0_Lock_reg[10]/C
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U9_Counter_x/counter0_Lock_reg[10]/Q
                         net (fo=2, routed)           0.063     0.204    U9_Counter_x/counter0_Lock[10]
    SLICE_X42Y90         LUT6 (Prop_lut6_I1_O)        0.045     0.249 r  U9_Counter_x/counter0[9]_i_1/O
                         net (fo=1, routed)           0.000     0.249    U9_Counter_x/counter0[9]_i_1_n_3
    SLICE_X42Y90         FDCE                                         r  U9_Counter_x/counter0_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/ID_EX/out_reg[134]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/EX_MEM/out_reg[134]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE                         0.000     0.000 r  U1_SCPU/ID_EX/out_reg[134]/C
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1_SCPU/ID_EX/out_reg[134]/Q
                         net (fo=2, routed)           0.065     0.206    U1_SCPU/EX_MEM/in0[134]
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.045     0.251 r  U1_SCPU/EX_MEM/out[134]_i_1__0/O
                         net (fo=1, routed)           0.000     0.251    U1_SCPU/EX_MEM/p_0_in__0[134]
    SLICE_X46Y93         FDCE                                         r  U1_SCPU/EX_MEM/out_reg[134]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9_Counter_x/counter0_Lock_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U9_Counter_x/counter0_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE                         0.000     0.000 r  U9_Counter_x/counter0_Lock_reg[11]/C
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U9_Counter_x/counter0_Lock_reg[11]/Q
                         net (fo=2, routed)           0.065     0.206    U9_Counter_x/counter0_Lock[11]
    SLICE_X42Y90         LUT6 (Prop_lut6_I2_O)        0.045     0.251 r  U9_Counter_x/counter0[11]_i_1/O
                         net (fo=1, routed)           0.000     0.251    U9_Counter_x/counter0[11]_i_1_n_3
    SLICE_X42Y90         FDCE                                         r  U9_Counter_x/counter0_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/EX_MEM/out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/MEM_WB/out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.112%)  route 0.110ns (43.888%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE                         0.000     0.000 r  U1_SCPU/EX_MEM/out_reg[7]/C
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1_SCPU/EX_MEM/out_reg[7]/Q
                         net (fo=3, routed)           0.110     0.251    U1_SCPU/MEM_WB/in0[7]
    SLICE_X46Y85         FDCE                                         r  U1_SCPU/MEM_WB/out_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WD_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.617ns  (logic 1.378ns (18.092%)  route 6.239ns (81.908%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[23]
                         net (fo=1, routed)           1.401    57.558    U4_MIO_BUS/ram_data_out[23]
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124    57.682 r  U4_MIO_BUS/Cpu_data4bus_OBUF[23]_inst_i_1/O
                         net (fo=4, routed)           0.988    58.669    U3_dm_controller/Data_read_from_dm[23]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.124    58.793 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_3/O
                         net (fo=25, routed)          1.999    60.792    U3_dm_controller/data2[31]
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.124    60.916 r  U3_dm_controller/Data_read_OBUF[20]_inst_i_1/O
                         net (fo=2, routed)           1.322    62.238    U1_SCPU/in__2[261]
    SLICE_X41Y100        LUT5 (Prop_lut5_I2_O)        0.124    62.362 r  U1_SCPU/MEM_WD_reg[20]_i_1/O
                         net (fo=1, routed)           0.529    62.891    U1_SCPU/MEM_WD_reg[20]_i_1_n_3
    SLICE_X42Y105        LDCE                                         r  U1_SCPU/MEM_WD_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WD_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.549ns  (logic 1.378ns (18.255%)  route 6.171ns (81.745%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[30]
                         net (fo=1, routed)           1.479    57.636    U4_MIO_BUS/ram_data_out[30]
    SLICE_X54Y90         LUT5 (Prop_lut5_I0_O)        0.124    57.760 r  U4_MIO_BUS/Cpu_data4bus_OBUF[30]_inst_i_1/O
                         net (fo=4, routed)           1.738    59.498    U3_dm_controller/Data_read_from_dm[30]
    SLICE_X49Y92         LUT5 (Prop_lut5_I4_O)        0.124    59.622 r  U3_dm_controller/Data_read_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.845    60.467    U3_dm_controller/Data_read_OBUF[14]_inst_i_3_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124    60.591 r  U3_dm_controller/Data_read_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           1.209    61.800    U1_SCPU/in__2[255]
    SLICE_X39Y97         LUT5 (Prop_lut5_I2_O)        0.124    61.924 r  U1_SCPU/MEM_WD_reg[14]_i_1/O
                         net (fo=1, routed)           0.899    62.823    U1_SCPU/MEM_WD_reg[14]_i_1_n_3
    SLICE_X40Y100        LDCE                                         r  U1_SCPU/MEM_WD_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WD_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.477ns  (logic 1.378ns (18.430%)  route 6.099ns (81.570%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[23]
                         net (fo=1, routed)           1.401    57.558    U4_MIO_BUS/ram_data_out[23]
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124    57.682 r  U4_MIO_BUS/Cpu_data4bus_OBUF[23]_inst_i_1/O
                         net (fo=4, routed)           0.988    58.669    U3_dm_controller/Data_read_from_dm[23]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.124    58.793 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_3/O
                         net (fo=25, routed)          1.862    60.655    U3_dm_controller/data2[31]
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.124    60.779 r  U3_dm_controller/Data_read_OBUF[27]_inst_i_1/O
                         net (fo=2, routed)           1.227    62.006    U1_SCPU/in__2[268]
    SLICE_X43Y102        LUT5 (Prop_lut5_I2_O)        0.124    62.130 r  U1_SCPU/MEM_WD_reg[27]_i_1/O
                         net (fo=1, routed)           0.621    62.751    U1_SCPU/MEM_WD_reg[27]_i_1_n_3
    SLICE_X45Y105        LDCE                                         r  U1_SCPU/MEM_WD_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WD_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.355ns  (logic 1.378ns (18.735%)  route 5.977ns (81.265%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[23]
                         net (fo=1, routed)           1.401    57.558    U4_MIO_BUS/ram_data_out[23]
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124    57.682 r  U4_MIO_BUS/Cpu_data4bus_OBUF[23]_inst_i_1/O
                         net (fo=4, routed)           0.988    58.669    U3_dm_controller/Data_read_from_dm[23]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.124    58.793 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_3/O
                         net (fo=25, routed)          1.695    60.488    U3_dm_controller/data2[31]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124    60.612 r  U3_dm_controller/Data_read_OBUF[18]_inst_i_1/O
                         net (fo=2, routed)           0.746    61.358    U1_SCPU/in__2[259]
    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.124    61.482 r  U1_SCPU/MEM_WD_reg[18]_i_1/O
                         net (fo=1, routed)           1.148    62.630    U1_SCPU/MEM_WD_reg[18]_i_1_n_3
    SLICE_X40Y100        LDCE                                         r  U1_SCPU/MEM_WD_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WD_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.150ns  (logic 1.378ns (19.272%)  route 5.772ns (80.728%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[23]
                         net (fo=1, routed)           1.401    57.558    U4_MIO_BUS/ram_data_out[23]
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124    57.682 r  U4_MIO_BUS/Cpu_data4bus_OBUF[23]_inst_i_1/O
                         net (fo=4, routed)           0.988    58.669    U3_dm_controller/Data_read_from_dm[23]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.124    58.793 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_3/O
                         net (fo=25, routed)          1.696    60.490    U3_dm_controller/data2[31]
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    60.614 r  U3_dm_controller/Data_read_OBUF[16]_inst_i_1/O
                         net (fo=2, routed)           1.121    61.735    U1_SCPU/in__2[257]
    SLICE_X39Y97         LUT5 (Prop_lut5_I2_O)        0.124    61.859 r  U1_SCPU/MEM_WD_reg[16]_i_1/O
                         net (fo=1, routed)           0.566    62.425    U1_SCPU/MEM_WD_reg[16]_i_1_n_3
    SLICE_X40Y97         LDCE                                         r  U1_SCPU/MEM_WD_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WD_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 1.378ns (19.276%)  route 5.771ns (80.724%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[23]
                         net (fo=1, routed)           1.401    57.558    U4_MIO_BUS/ram_data_out[23]
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124    57.682 r  U4_MIO_BUS/Cpu_data4bus_OBUF[23]_inst_i_1/O
                         net (fo=4, routed)           0.988    58.669    U3_dm_controller/Data_read_from_dm[23]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.124    58.793 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_3/O
                         net (fo=25, routed)          1.508    60.301    U3_dm_controller/data2[31]
    SLICE_X49Y98         LUT6 (Prop_lut6_I5_O)        0.124    60.425 r  U3_dm_controller/Data_read_OBUF[23]_inst_i_1/O
                         net (fo=2, routed)           1.157    61.582    U1_SCPU/in__2[264]
    SLICE_X40Y101        LUT5 (Prop_lut5_I2_O)        0.124    61.706 r  U1_SCPU/MEM_WD_reg[23]_i_1/O
                         net (fo=1, routed)           0.717    62.423    U1_SCPU/MEM_WD_reg[23]_i_1_n_3
    SLICE_X40Y100        LDCE                                         r  U1_SCPU/MEM_WD_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WD_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.132ns  (logic 1.378ns (19.322%)  route 5.754ns (80.678%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[23]
                         net (fo=1, routed)           1.401    57.558    U4_MIO_BUS/ram_data_out[23]
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124    57.682 r  U4_MIO_BUS/Cpu_data4bus_OBUF[23]_inst_i_1/O
                         net (fo=4, routed)           0.988    58.669    U3_dm_controller/Data_read_from_dm[23]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.124    58.793 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_3/O
                         net (fo=25, routed)          1.876    60.669    U3_dm_controller/data2[31]
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.124    60.793 r  U3_dm_controller/Data_read_OBUF[28]_inst_i_1/O
                         net (fo=2, routed)           0.682    61.476    U1_SCPU/in__2[269]
    SLICE_X41Y103        LUT5 (Prop_lut5_I2_O)        0.124    61.600 r  U1_SCPU/MEM_WD_reg[28]_i_1/O
                         net (fo=1, routed)           0.806    62.406    U1_SCPU/MEM_WD_reg[28]_i_1_n_3
    SLICE_X45Y105        LDCE                                         r  U1_SCPU/MEM_WD_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WD_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.870ns  (logic 1.378ns (20.060%)  route 5.492ns (79.941%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[23]
                         net (fo=1, routed)           1.401    57.558    U4_MIO_BUS/ram_data_out[23]
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124    57.682 r  U4_MIO_BUS/Cpu_data4bus_OBUF[23]_inst_i_1/O
                         net (fo=4, routed)           0.988    58.669    U3_dm_controller/Data_read_from_dm[23]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.124    58.793 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_3/O
                         net (fo=25, routed)          0.993    59.786    U3_dm_controller/data2[31]
    SLICE_X52Y91         LUT6 (Prop_lut6_I1_O)        0.124    59.910 r  U3_dm_controller/Data_read_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           1.476    61.386    U1_SCPU/in__2[254]
    SLICE_X39Y97         LUT5 (Prop_lut5_I2_O)        0.124    61.510 r  U1_SCPU/MEM_WD_reg[13]_i_1/O
                         net (fo=1, routed)           0.634    62.144    U1_SCPU/MEM_WD_reg[13]_i_1_n_3
    SLICE_X40Y97         LDCE                                         r  U1_SCPU/MEM_WD_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WD_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.789ns  (logic 1.378ns (20.298%)  route 5.411ns (79.702%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[23]
                         net (fo=1, routed)           1.401    57.558    U4_MIO_BUS/ram_data_out[23]
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124    57.682 r  U4_MIO_BUS/Cpu_data4bus_OBUF[23]_inst_i_1/O
                         net (fo=4, routed)           0.988    58.669    U3_dm_controller/Data_read_from_dm[23]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.124    58.793 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_3/O
                         net (fo=25, routed)          1.991    60.784    U3_dm_controller/data2[31]
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.124    60.908 r  U3_dm_controller/Data_read_OBUF[25]_inst_i_1/O
                         net (fo=2, routed)           0.706    61.615    U1_SCPU/in__2[266]
    SLICE_X42Y105        LUT5 (Prop_lut5_I2_O)        0.124    61.739 r  U1_SCPU/MEM_WD_reg[25]_i_1/O
                         net (fo=1, routed)           0.324    62.063    U1_SCPU/MEM_WD_reg[25]_i_1_n_3
    SLICE_X45Y105        LDCE                                         r  U1_SCPU/MEM_WD_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WD_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.778ns  (logic 1.378ns (20.331%)  route 5.400ns (79.669%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672    55.274    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      0.882    56.156 r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[23]
                         net (fo=1, routed)           1.401    57.558    U4_MIO_BUS/ram_data_out[23]
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124    57.682 r  U4_MIO_BUS/Cpu_data4bus_OBUF[23]_inst_i_1/O
                         net (fo=4, routed)           0.988    58.669    U3_dm_controller/Data_read_from_dm[23]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.124    58.793 r  U3_dm_controller/Data_read_OBUF[31]_inst_i_3/O
                         net (fo=25, routed)          1.294    60.088    U3_dm_controller/data2[31]
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    60.212 r  U3_dm_controller/Data_read_OBUF[26]_inst_i_1/O
                         net (fo=2, routed)           1.169    61.381    U1_SCPU/in__2[267]
    SLICE_X40Y102        LUT5 (Prop_lut5_I2_O)        0.124    61.505 r  U1_SCPU/MEM_WD_reg[26]_i_1/O
                         net (fo=1, routed)           0.547    62.052    U1_SCPU/MEM_WD_reg[26]_i_1_n_3
    SLICE_X43Y102        LDCE                                         r  U1_SCPU/MEM_WD_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.259ns (71.479%)  route 0.103ns (28.521%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.561     1.480    U8_clk_div/clk
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  U8_clk_div/clkdiv_reg[23]/Q
                         net (fo=3, routed)           0.103     1.725    U5_Multi_8CH32/point_in[23]
    SLICE_X58Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.770 r  U5_Multi_8CH32/point_out[7]_i_2/O
                         net (fo=1, routed)           0.000     1.770    U5_Multi_8CH32/point_out[7]_i_2_n_0
    SLICE_X58Y100        MUXF7 (Prop_muxf7_I0_O)      0.073     1.843 r  U5_Multi_8CH32/point_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.843    U5_Multi_8CH32/point_out_reg[7]_i_1_n_0
    SLICE_X58Y100        FDCE                                         r  U5_Multi_8CH32/point_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.250ns (69.577%)  route 0.109ns (30.423%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[16]/Q
                         net (fo=3, routed)           0.109     1.737    U5_Multi_8CH32/point_in[48]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.782 r  U5_Multi_8CH32/point_out[0]_i_3/O
                         net (fo=1, routed)           0.000     1.782    U5_Multi_8CH32/point_out[0]_i_3_n_0
    SLICE_X58Y99         MUXF7 (Prop_muxf7_I1_O)      0.064     1.846 r  U5_Multi_8CH32/point_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    U5_Multi_8CH32/point_out_reg[0]_i_1_n_0
    SLICE_X58Y99         FDCE                                         r  U5_Multi_8CH32/point_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.248ns (64.623%)  route 0.136ns (35.377%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.561     1.480    U8_clk_div/clk
    SLICE_X59Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  U8_clk_div/clkdiv_reg[29]/Q
                         net (fo=3, routed)           0.136     1.757    U5_Multi_8CH32/point_in[29]
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  U5_Multi_8CH32/point_out[5]_i_2/O
                         net (fo=1, routed)           0.000     1.802    U5_Multi_8CH32/point_out[5]_i_2_n_0
    SLICE_X58Y100        MUXF7 (Prop_muxf7_I0_O)      0.062     1.864 r  U5_Multi_8CH32/point_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.864    U5_Multi_8CH32/point_out_reg[5]_i_1_n_0
    SLICE_X58Y100        FDCE                                         r  U5_Multi_8CH32/point_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.250ns (62.141%)  route 0.152ns (37.859%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[17]/Q
                         net (fo=3, routed)           0.152     1.780    U5_Multi_8CH32/point_in[49]
    SLICE_X60Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.825 r  U5_Multi_8CH32/point_out[1]_i_3/O
                         net (fo=1, routed)           0.000     1.825    U5_Multi_8CH32/point_out[1]_i_3_n_0
    SLICE_X60Y99         MUXF7 (Prop_muxf7_I1_O)      0.064     1.889 r  U5_Multi_8CH32/point_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    U5_Multi_8CH32/point_out_reg[1]_i_1_n_0
    SLICE_X60Y99         FDCE                                         r  U5_Multi_8CH32/point_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.259ns (64.218%)  route 0.144ns (35.782%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[18]/Q
                         net (fo=3, routed)           0.144     1.772    U5_Multi_8CH32/point_in[18]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.817 r  U5_Multi_8CH32/point_out[2]_i_2/O
                         net (fo=1, routed)           0.000     1.817    U5_Multi_8CH32/point_out[2]_i_2_n_0
    SLICE_X58Y99         MUXF7 (Prop_muxf7_I0_O)      0.073     1.890 r  U5_Multi_8CH32/point_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.890    U5_Multi_8CH32/point_out_reg[2]_i_1_n_0
    SLICE_X58Y99         FDCE                                         r  U5_Multi_8CH32/point_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.259ns (62.243%)  route 0.157ns (37.757%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.561     1.480    U8_clk_div/clk
    SLICE_X59Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  U8_clk_div/clkdiv_reg[30]/Q
                         net (fo=3, routed)           0.157     1.779    U5_Multi_8CH32/point_in[30]
    SLICE_X58Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  U5_Multi_8CH32/point_out[6]_i_2/O
                         net (fo=1, routed)           0.000     1.824    U5_Multi_8CH32/point_out[6]_i_2_n_0
    SLICE_X58Y101        MUXF7 (Prop_muxf7_I0_O)      0.073     1.897 r  U5_Multi_8CH32/point_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.897    U5_Multi_8CH32/point_out_reg[6]_i_1_n_0
    SLICE_X58Y101        FDCE                                         r  U5_Multi_8CH32/point_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6_SSeg7/seg_data_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U6_SSeg7/seg_sout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.254ns (60.094%)  route 0.169ns (39.906%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U6_SSeg7/clk
    SLICE_X56Y95         FDPE                                         r  U6_SSeg7/seg_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDPE (Prop_fdpe_C_Q)         0.164     1.648 r  U6_SSeg7/seg_data_reg[9]/Q
                         net (fo=8, routed)           0.117     1.766    U6_SSeg7/in11[1]
    SLICE_X57Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.811 r  U6_SSeg7/seg_sout[1]_i_2/O
                         net (fo=1, routed)           0.051     1.862    U6_SSeg7/seg_sout[1]_i_2_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.907 r  U6_SSeg7/seg_sout[1]_i_1/O
                         net (fo=1, routed)           0.000     1.907    U6_SSeg7/p_0_in[1]
    SLICE_X57Y96         FDRE                                         r  U6_SSeg7/seg_sout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.250ns (55.577%)  route 0.200ns (44.423%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.200     1.827    U5_Multi_8CH32/point_in[51]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.872 r  U5_Multi_8CH32/point_out[3]_i_3/O
                         net (fo=1, routed)           0.000     1.872    U5_Multi_8CH32/point_out[3]_i_3_n_0
    SLICE_X58Y101        MUXF7 (Prop_muxf7_I1_O)      0.064     1.936 r  U5_Multi_8CH32/point_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.936    U5_Multi_8CH32/point_out_reg[3]_i_1_n_0
    SLICE_X58Y101        FDCE                                         r  U5_Multi_8CH32/point_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.259ns (55.451%)  route 0.208ns (44.549%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.561     1.480    U8_clk_div/clk
    SLICE_X59Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  U8_clk_div/clkdiv_reg[28]/Q
                         net (fo=3, routed)           0.208     1.830    U5_Multi_8CH32/point_in[28]
    SLICE_X60Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.875 r  U5_Multi_8CH32/point_out[4]_i_2/O
                         net (fo=1, routed)           0.000     1.875    U5_Multi_8CH32/point_out[4]_i_2_n_0
    SLICE_X60Y99         MUXF7 (Prop_muxf7_I0_O)      0.073     1.948 r  U5_Multi_8CH32/point_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.948    U5_Multi_8CH32/point_out_reg[4]_i_1_n_0
    SLICE_X60Y99         FDCE                                         r  U5_Multi_8CH32/point_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6_SSeg7/seg_data_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U6_SSeg7/seg_sout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.231ns (36.465%)  route 0.402ns (63.535%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U6_SSeg7/clk
    SLICE_X55Y97         FDPE                                         r  U6_SSeg7/seg_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.625 r  U6_SSeg7/seg_data_reg[19]/Q
                         net (fo=8, routed)           0.242     1.868    U6_SSeg7/in12[3]
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.913 r  U6_SSeg7/seg_sout[3]_i_2/O
                         net (fo=1, routed)           0.160     2.073    U6_SSeg7/seg_sout[3]_i_2_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I0_O)        0.045     2.118 r  U6_SSeg7/seg_sout[3]_i_1/O
                         net (fo=1, routed)           0.000     2.118    U6_SSeg7/p_0_in[3]
    SLICE_X56Y98         FDRE                                         r  U6_SSeg7/seg_sout_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           174 Endpoints
Min Delay           174 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/seg_data_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.483ns  (logic 1.631ns (14.204%)  route 9.852ns (85.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.911     4.418    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X37Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  U1_SCPU/U_RF/out[63]_i_2/O
                         net (fo=2065, routed)        6.941    11.483    U6_SSeg7/rst
    SLICE_X55Y93         FDPE                                         f  U6_SSeg7/seg_data_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504     4.927    U6_SSeg7/clk
    SLICE_X55Y93         FDPE                                         r  U6_SSeg7/seg_data_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/LES_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.774ns  (logic 1.631ns (15.139%)  route 9.143ns (84.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.911     4.418    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X37Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  U1_SCPU/U_RF/out[63]_i_2/O
                         net (fo=2065, routed)        6.232    10.774    U6_SSeg7/rst
    SLICE_X58Y106        FDCE                                         f  U6_SSeg7/LES_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.493     4.915    U6_SSeg7/clk
    SLICE_X58Y106        FDCE                                         r  U6_SSeg7/LES_data_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/LES_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.774ns  (logic 1.631ns (15.139%)  route 9.143ns (84.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.911     4.418    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X37Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  U1_SCPU/U_RF/out[63]_i_2/O
                         net (fo=2065, routed)        6.232    10.774    U6_SSeg7/rst
    SLICE_X58Y106        FDCE                                         f  U6_SSeg7/LES_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.493     4.915    U6_SSeg7/clk
    SLICE_X58Y106        FDCE                                         r  U6_SSeg7/LES_data_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/LES_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.774ns  (logic 1.631ns (15.139%)  route 9.143ns (84.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.911     4.418    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X37Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  U1_SCPU/U_RF/out[63]_i_2/O
                         net (fo=2065, routed)        6.232    10.774    U6_SSeg7/rst
    SLICE_X58Y106        FDCE                                         f  U6_SSeg7/LES_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.493     4.915    U6_SSeg7/clk
    SLICE_X58Y106        FDCE                                         r  U6_SSeg7/LES_data_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/LES_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.623ns  (logic 1.631ns (15.354%)  route 8.992ns (84.646%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.911     4.418    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X37Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  U1_SCPU/U_RF/out[63]_i_2/O
                         net (fo=2065, routed)        6.081    10.623    U6_SSeg7/rst
    SLICE_X58Y105        FDCE                                         f  U6_SSeg7/LES_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.493     4.915    U6_SSeg7/clk
    SLICE_X58Y105        FDCE                                         r  U6_SSeg7/LES_data_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/LES_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.494ns  (logic 1.631ns (15.543%)  route 8.863ns (84.457%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.911     4.418    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X37Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  U1_SCPU/U_RF/out[63]_i_2/O
                         net (fo=2065, routed)        5.952    10.494    U6_SSeg7/rst
    SLICE_X60Y105        FDCE                                         f  U6_SSeg7/LES_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.493     4.915    U6_SSeg7/clk
    SLICE_X60Y105        FDCE                                         r  U6_SSeg7/LES_data_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/LES_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.494ns  (logic 1.631ns (15.543%)  route 8.863ns (84.457%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.911     4.418    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X37Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  U1_SCPU/U_RF/out[63]_i_2/O
                         net (fo=2065, routed)        5.952    10.494    U6_SSeg7/rst
    SLICE_X60Y105        FDCE                                         f  U6_SSeg7/LES_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.493     4.915    U6_SSeg7/clk
    SLICE_X60Y105        FDCE                                         r  U6_SSeg7/LES_data_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/LES_data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.494ns  (logic 1.631ns (15.543%)  route 8.863ns (84.457%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.911     4.418    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X37Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  U1_SCPU/U_RF/out[63]_i_2/O
                         net (fo=2065, routed)        5.952    10.494    U6_SSeg7/rst
    SLICE_X60Y105        FDCE                                         f  U6_SSeg7/LES_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.493     4.915    U6_SSeg7/clk
    SLICE_X60Y105        FDCE                                         r  U6_SSeg7/LES_data_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/seg_data_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.207ns  (logic 1.631ns (15.979%)  route 8.576ns (84.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.911     4.418    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X37Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  U1_SCPU/U_RF/out[63]_i_2/O
                         net (fo=2065, routed)        5.665    10.207    U6_SSeg7/rst
    SLICE_X60Y95         FDPE                                         f  U6_SSeg7/seg_data_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.509     4.932    U6_SSeg7/clk
    SLICE_X60Y95         FDPE                                         r  U6_SSeg7/seg_data_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/seg_data_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.055ns  (logic 1.631ns (16.221%)  route 8.424ns (83.779%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=9, routed)           2.911     4.418    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X37Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  U1_SCPU/U_RF/out[63]_i_2/O
                         net (fo=2065, routed)        5.513    10.055    U6_SSeg7/rst
    SLICE_X56Y90         FDPE                                         f  U6_SSeg7/seg_data_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.503     4.926    U6_SSeg7/clk
    SLICE_X56Y90         FDPE                                         r  U6_SSeg7/seg_data_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5_Multi_8CH32/Disp_num_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/seg_data_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE                         0.000     0.000 r  U5_Multi_8CH32/Disp_num_reg[27]/C
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/Disp_num_reg[27]/Q
                         net (fo=1, routed)           0.102     0.243    U6_SSeg7/Hexs[27]
    SLICE_X54Y99         FDPE                                         r  U6_SSeg7/seg_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U6_SSeg7/clk
    SLICE_X54Y99         FDPE                                         r  U6_SSeg7/seg_data_reg[27]/C

Slack:                    inf
  Source:                 U3_dm_controller/Data_write_to_dm_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[29]
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.158ns (59.665%)  route 0.107ns (40.335%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         LDCE                         0.000     0.000 r  U3_dm_controller/Data_write_to_dm_reg[29]/G
    SLICE_X63Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U3_dm_controller/Data_write_to_dm_reg[29]/Q
                         net (fo=1, routed)           0.107     0.265    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[29]
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    51.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.879    52.044    U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  U3_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 U5_Multi_8CH32/LE_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/LES_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDCE                         0.000     0.000 r  U5_Multi_8CH32/LE_out_reg[1]/C
    SLICE_X58Y107        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U5_Multi_8CH32/LE_out_reg[1]/Q
                         net (fo=1, routed)           0.110     0.274    U6_SSeg7/LES[1]
    SLICE_X58Y106        FDCE                                         r  U6_SSeg7/LES_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.831     1.996    U6_SSeg7/clk
    SLICE_X58Y106        FDCE                                         r  U6_SSeg7/LES_data_reg[1]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/LE_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/LES_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDCE                         0.000     0.000 r  U5_Multi_8CH32/LE_out_reg[4]/C
    SLICE_X58Y107        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U5_Multi_8CH32/LE_out_reg[4]/Q
                         net (fo=1, routed)           0.110     0.274    U6_SSeg7/LES[4]
    SLICE_X58Y106        FDCE                                         r  U6_SSeg7/LES_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.831     1.996    U6_SSeg7/clk
    SLICE_X58Y106        FDCE                                         r  U6_SSeg7/LES_data_reg[4]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/LE_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/LES_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDCE                         0.000     0.000 r  U5_Multi_8CH32/LE_out_reg[5]/C
    SLICE_X58Y107        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U5_Multi_8CH32/LE_out_reg[5]/Q
                         net (fo=1, routed)           0.110     0.274    U6_SSeg7/LES[5]
    SLICE_X58Y106        FDCE                                         r  U6_SSeg7/LES_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.831     1.996    U6_SSeg7/clk
    SLICE_X58Y106        FDCE                                         r  U6_SSeg7/LES_data_reg[5]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/Disp_num_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/seg_data_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.779%)  route 0.154ns (52.221%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE                         0.000     0.000 r  U5_Multi_8CH32/Disp_num_reg[31]/C
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/Disp_num_reg[31]/Q
                         net (fo=1, routed)           0.154     0.295    U6_SSeg7/Hexs[31]
    SLICE_X54Y97         FDPE                                         r  U6_SSeg7/seg_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U6_SSeg7/clk
    SLICE_X54Y97         FDPE                                         r  U6_SSeg7/seg_data_reg[31]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/Disp_num_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/seg_data_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE                         0.000     0.000 r  U5_Multi_8CH32/Disp_num_reg[26]/C
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/Disp_num_reg[26]/Q
                         net (fo=1, routed)           0.157     0.298    U6_SSeg7/Hexs[26]
    SLICE_X54Y98         FDPE                                         r  U6_SSeg7/seg_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U6_SSeg7/clk
    SLICE_X54Y98         FDPE                                         r  U6_SSeg7/seg_data_reg[26]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/Disp_num_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/seg_data_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.045%)  route 0.159ns (52.955%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE                         0.000     0.000 r  U5_Multi_8CH32/Disp_num_reg[25]/C
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/Disp_num_reg[25]/Q
                         net (fo=1, routed)           0.159     0.300    U6_SSeg7/Hexs[25]
    SLICE_X54Y99         FDPE                                         r  U6_SSeg7/seg_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U6_SSeg7/clk
    SLICE_X54Y99         FDPE                                         r  U6_SSeg7/seg_data_reg[25]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/LE_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/LES_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDCE                         0.000     0.000 r  U5_Multi_8CH32/LE_out_reg[2]/C
    SLICE_X59Y105        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/LE_out_reg[2]/Q
                         net (fo=1, routed)           0.161     0.302    U6_SSeg7/LES[2]
    SLICE_X60Y105        FDCE                                         r  U6_SSeg7/LES_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.831     1.996    U6_SSeg7/clk
    SLICE_X60Y105        FDCE                                         r  U6_SSeg7/LES_data_reg[2]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/Disp_num_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/seg_data_reg[24]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.206%)  route 0.164ns (53.794%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE                         0.000     0.000 r  U5_Multi_8CH32/Disp_num_reg[24]/C
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/Disp_num_reg[24]/Q
                         net (fo=1, routed)           0.164     0.305    U6_SSeg7/Hexs[24]
    SLICE_X54Y98         FDPE                                         r  U6_SSeg7/seg_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U6_SSeg7/clk
    SLICE_X54Y98         FDPE                                         r  U6_SSeg7/seg_data_reg[24]/C





