-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity busqueda_cam is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    tree_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    tree_V_ce0 : OUT STD_LOGIC;
    tree_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tree_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    tree_V_ce1 : OUT STD_LOGIC;
    tree_V_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    nodo_V : IN STD_LOGIC_VECTOR (10 downto 0);
    relationship_V : IN STD_LOGIC_VECTOR (1 downto 0);
    fatherSearch : IN STD_LOGIC;
    result_V_V_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    result_V_V_full_n : IN STD_LOGIC;
    result_V_V_write : OUT STD_LOGIC );
end;


architecture behav of busqueda_cam is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv10_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal result_V_V_blk_n : STD_LOGIC;
    signal and_ln25_fu_219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal or_ln35_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal or_ln36_reg_409 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal or_ln45_fu_292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal or_ln46_reg_392 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal and_ln25_reg_351 : STD_LOGIC_VECTOR (0 downto 0);
    signal fatherSearch_read_read_fu_60_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_259_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_231_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal icmp_ln35_1_fu_225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_1_reg_355 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op46_write_state2 : BOOLEAN;
    signal ap_block_state2 : BOOLEAN;
    signal or_ln46_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal tmp_V_3_reg_396 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_1_fu_307_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state4 : BOOLEAN;
    signal or_ln36_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5 : BOOLEAN;
    signal grp_fu_162_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_V_2_reg_413 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_fu_333_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state6 : BOOLEAN;
    signal i1_0_reg_127 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_0_reg_139 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_fu_239_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_fu_254_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln31_fu_267_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln32_fu_282_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_151_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln25_fu_213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_fu_219_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln39_fu_244_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln42_fu_248_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln30_fu_272_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln32_fu_276_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_fu_297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal compare_node_min_V_fu_183_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln35_fu_313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal compare_node_max_V_fu_203_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln36_fu_323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i1_0_reg_127_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or ((ap_const_lv1_1 = and_ln25_fu_219_p2) and (result_V_V_full_n = ap_const_logic_0)))) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln25_fu_219_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i1_0_reg_127 <= ap_const_lv10_0;
            elsif ((not(((or_ln46_reg_392 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i1_0_reg_127 <= i_1_fu_307_p2;
            end if; 
        end if;
    end process;

    i_0_reg_139_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or ((ap_const_lv1_1 = and_ln25_fu_219_p2) and (result_V_V_full_n = ap_const_logic_0)))) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln25_fu_219_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_reg_139 <= ap_const_lv10_0;
            elsif ((not(((or_ln36_reg_409 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_0_reg_139 <= i_fu_333_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or ((ap_const_lv1_1 = and_ln25_fu_219_p2) and (result_V_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                and_ln25_reg_351 <= and_ln25_fu_219_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or ((ap_const_lv1_1 = and_ln25_fu_219_p2) and (result_V_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln25_fu_219_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                icmp_ln35_1_reg_355 <= icmp_ln35_1_fu_225_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((or_ln35_fu_318_p2 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                or_ln36_reg_409 <= or_ln36_fu_328_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((or_ln45_fu_292_p2 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                or_ln46_reg_392 <= or_ln46_fu_302_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((or_ln35_fu_318_p2 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0))) and (or_ln36_fu_328_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                tmp_V_2_reg_413 <= tree_V_q1(23 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((or_ln45_fu_292_p2 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0))) and (or_ln46_fu_302_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_V_3_reg_396 <= tree_V_q1(12 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, result_V_V_full_n, and_ln25_fu_219_p2, ap_CS_fsm_state5, or_ln35_fu_318_p2, ap_CS_fsm_state6, or_ln36_reg_409, ap_CS_fsm_state3, or_ln45_fu_292_p2, ap_CS_fsm_state4, or_ln46_reg_392, ap_CS_fsm_state2, and_ln25_reg_351, fatherSearch_read_read_fu_60_p2, tmp_fu_259_p3, tmp_1_fu_231_p3, ap_predicate_op46_write_state2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or ((ap_const_lv1_1 = and_ln25_fu_219_p2) and (result_V_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op46_write_state2 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and ((ap_const_lv1_1 = and_ln25_reg_351) or (((fatherSearch_read_read_fu_60_p2 = ap_const_lv1_0) and (tmp_1_fu_231_p3 = ap_const_lv1_1)) or ((tmp_fu_259_p3 = ap_const_lv1_1) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_1)))))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op46_write_state2 = ap_const_boolean_1))) and (tmp_fu_259_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln25_reg_351) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif ((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op46_write_state2 = ap_const_boolean_1))) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln25_reg_351) and (tmp_1_fu_231_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((or_ln45_fu_292_p2 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((or_ln46_reg_392 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if ((not(((or_ln35_fu_318_p2 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not(((or_ln36_reg_409 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    and_ln25_fu_219_p1 <= (0=>fatherSearch, others=>'-');
    and_ln25_fu_219_p2 <= (icmp_ln25_fu_213_p2 and and_ln25_fu_219_p1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_block_state1_assign_proc : process(ap_start, result_V_V_full_n, and_ln25_fu_219_p2)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or ((ap_const_lv1_1 = and_ln25_fu_219_p2) and (result_V_V_full_n = ap_const_logic_0)));
    end process;


    ap_block_state2_assign_proc : process(result_V_V_full_n, ap_predicate_op46_write_state2)
    begin
                ap_block_state2 <= ((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op46_write_state2 = ap_const_boolean_1));
    end process;


    ap_block_state3_assign_proc : process(result_V_V_full_n, or_ln45_fu_292_p2)
    begin
                ap_block_state3 <= ((or_ln45_fu_292_p2 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state4_assign_proc : process(result_V_V_full_n, or_ln46_reg_392)
    begin
                ap_block_state4 <= ((or_ln46_reg_392 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state5_assign_proc : process(result_V_V_full_n, or_ln35_fu_318_p2)
    begin
                ap_block_state5 <= ((or_ln35_fu_318_p2 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(result_V_V_full_n, or_ln36_reg_409)
    begin
                ap_block_state6 <= ((or_ln36_reg_409 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, result_V_V_full_n, ap_CS_fsm_state2, and_ln25_reg_351, fatherSearch_read_read_fu_60_p2, tmp_fu_259_p3, tmp_1_fu_231_p3, ap_predicate_op46_write_state2)
    begin
        if (((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op46_write_state2 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and ((ap_const_lv1_1 = and_ln25_reg_351) or (((fatherSearch_read_read_fu_60_p2 = ap_const_lv1_0) and (tmp_1_fu_231_p3 = ap_const_lv1_1)) or ((tmp_fu_259_p3 = ap_const_lv1_1) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_1))))) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op46_write_state2_assign_proc : process(and_ln25_reg_351, fatherSearch_read_read_fu_60_p2, tmp_fu_259_p3, tmp_1_fu_231_p3)
    begin
                ap_predicate_op46_write_state2 <= (((fatherSearch_read_read_fu_60_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln25_reg_351) and (tmp_1_fu_231_p3 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln25_reg_351) and (tmp_fu_259_p3 = ap_const_lv1_1) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_1)));
    end process;


    ap_ready_assign_proc : process(result_V_V_full_n, ap_CS_fsm_state2, and_ln25_reg_351, fatherSearch_read_read_fu_60_p2, tmp_fu_259_p3, tmp_1_fu_231_p3, ap_predicate_op46_write_state2)
    begin
        if ((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op46_write_state2 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and ((ap_const_lv1_1 = and_ln25_reg_351) or (((fatherSearch_read_read_fu_60_p2 = ap_const_lv1_0) and (tmp_1_fu_231_p3 = ap_const_lv1_1)) or ((tmp_fu_259_p3 = ap_const_lv1_1) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_1)))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    compare_node_max_V_fu_203_p4 <= tree_V_q1(12 downto 2);
    compare_node_min_V_fu_183_p4 <= tree_V_q0(12 downto 2);
    fatherSearch_read_read_fu_60_p2 <= (0=>fatherSearch, others=>'-');
    grp_fu_151_p4 <= tree_V_q0(23 downto 13);
    grp_fu_162_p4 <= tree_V_q1(23 downto 13);
    i_1_fu_307_p2 <= std_logic_vector(unsigned(i1_0_reg_127) + unsigned(ap_const_lv10_2));
    i_fu_333_p2 <= std_logic_vector(unsigned(i_0_reg_139) + unsigned(ap_const_lv10_2));
    icmp_ln25_fu_213_p2 <= "1" when (nodo_V = ap_const_lv11_1) else "0";
    icmp_ln35_1_fu_225_p2 <= "0" when (relationship_V = ap_const_lv2_0) else "1";
    icmp_ln35_fu_313_p2 <= "0" when (compare_node_min_V_fu_183_p4 = nodo_V) else "1";
    icmp_ln36_fu_323_p2 <= "0" when (compare_node_max_V_fu_203_p4 = nodo_V) else "1";
    icmp_ln45_fu_287_p2 <= "0" when (grp_fu_151_p4 = nodo_V) else "1";
    icmp_ln46_fu_297_p2 <= "0" when (grp_fu_162_p4 = nodo_V) else "1";
    or_ln32_fu_276_p2 <= (trunc_ln30_fu_272_p1 or ap_const_lv9_1);
    or_ln35_fu_318_p2 <= (icmp_ln35_fu_313_p2 or icmp_ln35_1_reg_355);
    or_ln36_fu_328_p2 <= (icmp_ln36_fu_323_p2 or icmp_ln35_1_reg_355);
    or_ln42_fu_248_p2 <= (trunc_ln39_fu_244_p1 or ap_const_lv9_1);
    or_ln45_fu_292_p2 <= (icmp_ln45_fu_287_p2 or icmp_ln35_1_reg_355);
    or_ln46_fu_302_p2 <= (icmp_ln46_fu_297_p2 or icmp_ln35_1_reg_355);

    result_V_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_state1, result_V_V_full_n, and_ln25_fu_219_p2, ap_CS_fsm_state5, or_ln35_fu_318_p2, ap_CS_fsm_state6, or_ln36_reg_409, ap_CS_fsm_state3, or_ln45_fu_292_p2, ap_CS_fsm_state4, or_ln46_reg_392, ap_CS_fsm_state2, and_ln25_reg_351, fatherSearch_read_read_fu_60_p2, tmp_fu_259_p3, tmp_1_fu_231_p3)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (((fatherSearch_read_read_fu_60_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln25_reg_351) and (tmp_1_fu_231_p3 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln25_reg_351) and (tmp_fu_259_p3 = ap_const_lv1_1) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_1)))) or ((or_ln46_reg_392 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((or_ln45_fu_292_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((or_ln36_reg_409 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((or_ln35_fu_318_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_lv1_1 = and_ln25_fu_219_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            result_V_V_blk_n <= result_V_V_full_n;
        else 
            result_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    result_V_V_din_assign_proc : process(ap_start, ap_CS_fsm_state1, tree_V_q0, result_V_V_full_n, and_ln25_fu_219_p2, ap_CS_fsm_state5, or_ln35_fu_318_p2, ap_CS_fsm_state6, or_ln36_reg_409, ap_CS_fsm_state3, or_ln45_fu_292_p2, ap_CS_fsm_state4, or_ln46_reg_392, ap_CS_fsm_state2, ap_predicate_op46_write_state2, tmp_V_3_reg_396, tmp_V_2_reg_413)
    begin
        if ((not(((or_ln36_reg_409 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0))) and (or_ln36_reg_409 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            result_V_V_din <= tmp_V_2_reg_413;
        elsif ((not(((or_ln35_fu_318_p2 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0))) and (or_ln35_fu_318_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            result_V_V_din <= tree_V_q0(23 downto 13);
        elsif ((not(((or_ln46_reg_392 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0))) and (or_ln46_reg_392 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            result_V_V_din <= tmp_V_3_reg_396;
        elsif ((not(((or_ln45_fu_292_p2 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0))) and (or_ln45_fu_292_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            result_V_V_din <= tree_V_q0(12 downto 2);
        elsif (((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op46_write_state2 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op46_write_state2 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or ((ap_const_lv1_1 = and_ln25_fu_219_p2) and (result_V_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_1 = and_ln25_fu_219_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            result_V_V_din <= ap_const_lv11_0;
        else 
            result_V_V_din <= "XXXXXXXXXXX";
        end if; 
    end process;


    result_V_V_write_assign_proc : process(ap_start, ap_CS_fsm_state1, result_V_V_full_n, and_ln25_fu_219_p2, ap_CS_fsm_state5, or_ln35_fu_318_p2, ap_CS_fsm_state6, or_ln36_reg_409, ap_CS_fsm_state3, or_ln45_fu_292_p2, ap_CS_fsm_state4, or_ln46_reg_392, ap_CS_fsm_state2, ap_predicate_op46_write_state2)
    begin
        if (((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op46_write_state2 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op46_write_state2 = ap_const_boolean_1)) or (not(((or_ln46_reg_392 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0))) and (or_ln46_reg_392 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((or_ln45_fu_292_p2 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0))) and (or_ln45_fu_292_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((or_ln36_reg_409 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0))) and (or_ln36_reg_409 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((or_ln35_fu_318_p2 = ap_const_lv1_0) and (result_V_V_full_n = ap_const_logic_0))) and (or_ln35_fu_318_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((ap_start = ap_const_logic_0) or ((ap_const_lv1_1 = and_ln25_fu_219_p2) and (result_V_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_1 = and_ln25_fu_219_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            result_V_V_write <= ap_const_logic_1;
        else 
            result_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_231_p3 <= i1_0_reg_127(9 downto 9);
    tmp_fu_259_p3 <= i_0_reg_139(9 downto 9);

    tree_V_address0_assign_proc : process(ap_CS_fsm_state2, and_ln25_reg_351, fatherSearch_read_read_fu_60_p2, tmp_fu_259_p3, tmp_1_fu_231_p3, zext_ln41_fu_239_p1, zext_ln31_fu_267_p1)
    begin
        if (((ap_const_lv1_0 = and_ln25_reg_351) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
            if (((tmp_fu_259_p3 = ap_const_lv1_0) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_1))) then 
                tree_V_address0 <= zext_ln31_fu_267_p1(10 - 1 downto 0);
            elsif (((fatherSearch_read_read_fu_60_p2 = ap_const_lv1_0) and (tmp_1_fu_231_p3 = ap_const_lv1_0))) then 
                tree_V_address0 <= zext_ln41_fu_239_p1(10 - 1 downto 0);
            else 
                tree_V_address0 <= "XXXXXXXXXX";
            end if;
        else 
            tree_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    tree_V_address1_assign_proc : process(ap_CS_fsm_state2, and_ln25_reg_351, fatherSearch_read_read_fu_60_p2, tmp_fu_259_p3, tmp_1_fu_231_p3, zext_ln42_fu_254_p1, zext_ln32_fu_282_p1)
    begin
        if (((ap_const_lv1_0 = and_ln25_reg_351) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
            if (((tmp_fu_259_p3 = ap_const_lv1_0) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_1))) then 
                tree_V_address1 <= zext_ln32_fu_282_p1(10 - 1 downto 0);
            elsif (((fatherSearch_read_read_fu_60_p2 = ap_const_lv1_0) and (tmp_1_fu_231_p3 = ap_const_lv1_0))) then 
                tree_V_address1 <= zext_ln42_fu_254_p1(10 - 1 downto 0);
            else 
                tree_V_address1 <= "XXXXXXXXXX";
            end if;
        else 
            tree_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    tree_V_ce0_assign_proc : process(result_V_V_full_n, ap_CS_fsm_state2, and_ln25_reg_351, fatherSearch_read_read_fu_60_p2, tmp_fu_259_p3, tmp_1_fu_231_p3, ap_predicate_op46_write_state2)
    begin
        if (((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op46_write_state2 = ap_const_boolean_1))) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln25_reg_351) and (tmp_1_fu_231_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op46_write_state2 = ap_const_boolean_1))) and (tmp_fu_259_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln25_reg_351) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            tree_V_ce0 <= ap_const_logic_1;
        else 
            tree_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tree_V_ce1_assign_proc : process(result_V_V_full_n, ap_CS_fsm_state2, and_ln25_reg_351, fatherSearch_read_read_fu_60_p2, tmp_fu_259_p3, tmp_1_fu_231_p3, ap_predicate_op46_write_state2)
    begin
        if (((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op46_write_state2 = ap_const_boolean_1))) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln25_reg_351) and (tmp_1_fu_231_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op46_write_state2 = ap_const_boolean_1))) and (tmp_fu_259_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln25_reg_351) and (fatherSearch_read_read_fu_60_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            tree_V_ce1 <= ap_const_logic_1;
        else 
            tree_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln30_fu_272_p1 <= i_0_reg_139(9 - 1 downto 0);
    trunc_ln39_fu_244_p1 <= i1_0_reg_127(9 - 1 downto 0);
    zext_ln31_fu_267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_reg_139),64));
    zext_ln32_fu_282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln32_fu_276_p2),64));
    zext_ln41_fu_239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i1_0_reg_127),64));
    zext_ln42_fu_254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln42_fu_248_p2),64));
end behav;
