-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 12.1 Build 177 11/07/2012 SJ Full Version"

-- DATE "04/10/2013 14:06:51"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	snakeplus IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	CLOCK_50 : IN std_logic;
	LEDR : OUT std_logic_vector(17 DOWNTO 0);
	SRAM_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	SRAM_ADDR : OUT std_logic_vector(17 DOWNTO 0);
	SRAM_UB_N : OUT std_logic;
	SRAM_LB_N : OUT std_logic;
	SRAM_WE_N : OUT std_logic;
	SRAM_CE_N : OUT std_logic;
	SRAM_OE_N : OUT std_logic;
	PS2_DAT : IN std_logic;
	PS2_CLK : IN std_logic;
	VGA_CLK : OUT std_logic;
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic;
	VGA_BLANK : OUT std_logic;
	VGA_SYNC : OUT std_logic;
	VGA_R : OUT std_logic_vector(9 DOWNTO 0);
	VGA_G : OUT std_logic_vector(9 DOWNTO 0);
	VGA_B : OUT std_logic_vector(9 DOWNTO 0)
	);
END snakeplus;

-- Design Ports Information
-- SRAM_DQ[0]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_DQ[1]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_DQ[2]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_DQ[3]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_DQ[4]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_DQ[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_DQ[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_DQ[7]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_DQ[8]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_DQ[9]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_DQ[10]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_DQ[11]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_DQ[12]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_DQ[13]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_DQ[14]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_DQ[15]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_ADDR[0]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_ADDR[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_ADDR[2]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_ADDR[3]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_ADDR[4]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_ADDR[5]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_ADDR[6]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_ADDR[7]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_ADDR[8]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_ADDR[9]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_ADDR[10]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_ADDR[11]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_ADDR[12]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_ADDR[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_ADDR[14]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_ADDR[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_ADDR[16]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_ADDR[17]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_UB_N	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_LB_N	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_WE_N	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_CE_N	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- SRAM_OE_N	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_CLK	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_HS	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_VS	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_BLANK	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_SYNC	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_R[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_R[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_R[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_R[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_R[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_R[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_R[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_R[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_R[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_R[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_G[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_G[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_G[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_G[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_G[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_G[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_G[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_G[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_G[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_G[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_B[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_B[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_B[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_B[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_B[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_B[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_B[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_B[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_B[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- VGA_B[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PS2_CLK	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PS2_DAT	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA


ARCHITECTURE structure OF snakeplus IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_SRAM_ADDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_SRAM_UB_N : std_logic;
SIGNAL ww_SRAM_LB_N : std_logic;
SIGNAL ww_SRAM_WE_N : std_logic;
SIGNAL ww_SRAM_CE_N : std_logic;
SIGNAL ww_SRAM_OE_N : std_logic;
SIGNAL ww_PS2_DAT : std_logic;
SIGNAL ww_PS2_CLK : std_logic;
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_BLANK : std_logic;
SIGNAL ww_VGA_SYNC : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(9 DOWNTO 0);
SIGNAL \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|snake_system_reset_clk_0_domain_synch|data_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios|the_vga|vga|clk25~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios|the_cpu_0|Add1~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~22_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~24_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~16_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~18_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~20_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~26_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~28_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~30_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~32_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~34_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~36_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[0]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~42_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~46_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~48_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~50_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~56_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~58_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~62_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~42_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~44_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~46_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~50_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~56_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~58_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~62_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src2[21]~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \counter[7]~28_combout\ : std_logic;
SIGNAL \counter[9]~32_combout\ : std_logic;
SIGNAL \counter[11]~36_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte1_data[6]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte1_data[3]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte1_data[2]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte1_data[1]~1_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Scan_DAVi~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add0~1\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add0~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add0~3\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add0~2_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add0~5\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add0~4_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add0~7\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add0~6_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add0~9\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add0~8_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add0~11\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add0~10_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add0~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte2_data[6]~6_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~12_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~15_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~17_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[2]~11\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[3]~12_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|dbs_count_enable~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[20]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_uncond_cti_non_br~regout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|A_WE_StdLogicVector~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|A_WE_StdLogicVector~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[4]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[7]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[8]~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[11]~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[14]~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[15]~15_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[16]~16_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal1~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|led_chooser~5_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|led_chooser~8_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|led_chooser~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_lo[14]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_lo[4]~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_lo[3]~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_lo[0]~16_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal101~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_alu_subtract~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal125~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal125~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal125~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal125~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal125~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[31]~19_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal125~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[29]~21_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal125~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[25]~24_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[23]~26_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[22]~27_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal125~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[21]~28_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[1]~29_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[28]~32_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal125~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal125~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal125~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_stall~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_stall~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_waiting_for_data~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_stall~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~regout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal9~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal9~1_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal9~2_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal11~1_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|vga_hblank~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|vga_hblank~1_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal6~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~11_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[1]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[2]~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[14]~18_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_wr_dst_reg~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wren~combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal2~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal2~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal101~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[8]~32_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[7]~36_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[18]~44_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[10]~50_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal130~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|ien_AF~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|pause_irq~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|fifo_AF~regout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[8]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|process_1~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_dst_regnum[1]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal2~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal2~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[26]~56_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[28]~60_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~16_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~17_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~18_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~19_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~20_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~21_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~22_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~23_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~25_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~26_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~28_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~29_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~30_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~31_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~32_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~33_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~34_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~35_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~36_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~37_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~38_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~39_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[7]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[6]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[6]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[6]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[6]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[5]~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[3]~16_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[3]~17_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[3]~18_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[3]~19_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~43_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[0]~28_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[0]~29_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[0]~30_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[0]~31_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|A_WE_StdLogicVector~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal130~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|pause_irq~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|LessThan1~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|LessThan1~1_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|LessThan1~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_rot_right~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_shift_logical~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read1~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read2~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read_req~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~54_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~150_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~52_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~152_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~11_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~51_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~153_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|rvalid~regout\ : std_logic;
SIGNAL \nios|the_vga|vga|readdata~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|dbs_count_enable~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout[19]~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|woverflow~regout\ : std_logic;
SIGNAL \nios|the_vga|vga|readdata~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~50_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~51_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~52_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|readdata~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~53_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~54_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~55_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~47_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~155_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|readdata~4_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|ac~regout\ : std_logic;
SIGNAL \nios|the_vga|vga|readdata~5_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|readdata~6_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|readdata~7_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~3_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|readdata~9_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|readdata~10_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|readdata~11_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|readdata~12_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|readdata~13_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Scan_Code~10_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|DoRead~regout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Scan_DAVi~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|readdata~15_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~55_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~156_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[31]~23_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[31]~24_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[29]~27_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[29]~28_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[28]~29_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[28]~30_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[25]~35_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[25]~36_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[23]~39_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[23]~40_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[22]~41_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[21]~43_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[21]~44_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate2~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_valid~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~28_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~32_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~34_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~62_regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|rvalid~1_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~58_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~161_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|woverflow~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|woverflow~1_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~22_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~57_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~162_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~23_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~56_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~163_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|ac~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|ac~1_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Equal1~1_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|DoRead~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~65_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~166_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~64_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~167_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~44_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~48_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~55_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~59_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~63_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~65_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~67_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux40~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~71_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Equal0~0_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Filter~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_alu_subtract~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|module_input5~combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[31]~45_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[29]~47_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[28]~48_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[25]~51_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[23]~53_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[21]~55_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_alu_force_xor~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_logic~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~15_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~16_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~25_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~6\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~13\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~15\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[0]~feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~62feeder_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~64feeder_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~65feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[1]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[2]~feeder_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~51feeder_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~52feeder_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~56feeder_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~57feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|S_Reg[0]~feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[14]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[16]~feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\ : std_logic;
SIGNAL \SRAM_DQ[0]~0\ : std_logic;
SIGNAL \SRAM_DQ[1]~1\ : std_logic;
SIGNAL \SRAM_DQ[2]~2\ : std_logic;
SIGNAL \SRAM_DQ[3]~3\ : std_logic;
SIGNAL \SRAM_DQ[4]~4\ : std_logic;
SIGNAL \SRAM_DQ[5]~5\ : std_logic;
SIGNAL \SRAM_DQ[6]~6\ : std_logic;
SIGNAL \SRAM_DQ[7]~7\ : std_logic;
SIGNAL \SRAM_DQ[8]~8\ : std_logic;
SIGNAL \SRAM_DQ[9]~9\ : std_logic;
SIGNAL \SRAM_DQ[10]~10\ : std_logic;
SIGNAL \SRAM_DQ[11]~11\ : std_logic;
SIGNAL \SRAM_DQ[12]~12\ : std_logic;
SIGNAL \SRAM_DQ[13]~13\ : std_logic;
SIGNAL \SRAM_DQ[14]~14\ : std_logic;
SIGNAL \SRAM_DQ[15]~15\ : std_logic;
SIGNAL \CLOCK_50~combout\ : std_logic;
SIGNAL \CLOCK_50~clkctrl_outclk\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~12_combout\ : std_logic;
SIGNAL \nios|snake_system_reset_clk_0_domain_synch|data_in_d1~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tck~combout\ : std_logic;
SIGNAL \altera_reserved_tdi~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_udr~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_valid~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_valid~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[14]~20_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[5]~16_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[10]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~20_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux2~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux38~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[35]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~21_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~84_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|module_input5~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal2~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[21]~15_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[21]~26_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[21]~27_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[4]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_lo[6]~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[4]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal2~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_lo[7]~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~13\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal2~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal2~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_sub~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_sub~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc[5]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_break~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_br~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_invert_arith_src_msb~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[27]~58_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~29_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[27]~59_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[8]~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[0]~22_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~31_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[29]~62_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[29]~63_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~32_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[30]~64_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[30]~65_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[31]~66_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_lo[1]~15_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~1\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_arith_result[1]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[1]~20_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result~22_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal2~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal2~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_alu_force_xor~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_alu_force_xor~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal101~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_alu_force_xor~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_alu_force_xor~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_arith_result[0]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_mem_byte_en[2]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[2]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~30_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[37]~85_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[37]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~31_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~46_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux39~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[31]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~49_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~47_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~45_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[29]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~29_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd1~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~40_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~41_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~17_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[30]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~21_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|internal_resetlatch~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|internal_resetlatch~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~52_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[23]~30_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[25]~54_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[3]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[3]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[3]~16_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[9]~16_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[9]~28_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[9]~29_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[5]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[5]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[5]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[0]~30_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[0]~31_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[0]~19_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|internal_av_waitrequest~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|process_2~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|A_WE_StdLogicVector~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_mem_byte_en[3]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|A_WE_StdLogicVector~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|internal_cpu_0_data_master_no_byte_enables_and_last_term~regout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|internal_cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[0]~2_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[0]~3_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[1]~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~2_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner[0]~1_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[1]~1_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|d1_reasons_to_wait~regout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_begins_xfer~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read~combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|process_2~3_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|process_2~2_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_reg_firsttransfer~regout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_firsttransfer~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_counter_enable~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter_next_value[0]~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter_next_value[1]~1_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_slavearbiterlockenable~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_slavearbiterlockenable~regout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src2[19]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_unsigned_lo_imm16~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_force_src2_zero~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_hi~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[19]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[19]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[23]~23_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[6]~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[7]~12_combout\ : std_logic;
SIGNAL \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[8]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~40_combout\ : std_logic;
SIGNAL \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~41_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src2[20]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[10]~51_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[18]~18_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[16]~32_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src2[17]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_mem_byte_en[0]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[0]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[2]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[6]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[8]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[10]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[9]~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[10]~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[18]~45_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|hbreak_pending~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_single_step_mode1~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_single_step_mode1~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogic~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|wait_for_one_post_bret_inst~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|hbreak_req~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[18]~46_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[14]~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[12]~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_no_crst_nxt[9]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_no_crst_nxt[9]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~15\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~17\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~19\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~21\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~23\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~25\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~26_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc[11]~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~27\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~28_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc[12]~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[14]~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[16]~16_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[16]~16_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_aligning_data~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[17]~17_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[17]~17_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[17]~17_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[15]~15_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src2[16]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[6]~38_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[16]~3_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|fifo_rd~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|read_0~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|r_val~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|rd_wfifo~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|fifo_wr~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|fifo_wr~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~1_cout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~2_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte2_data[1]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|d_writedata[25]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src2[18]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[18]~18_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[18]~18_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[18]~18_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~35_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~64_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~33_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~25_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[24]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[25]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~22_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~21_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal136~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|d_writedata[24]~feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|rvalid~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|t_dav~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write1~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write2~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|always2~1_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|wr_rfifo~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~44_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~45_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~46_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte2_data[4]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|d_writedata[28]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte2_data[5]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[21]~33_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal101~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal101~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_rdctl_inst~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[21]~22_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~3\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~5\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~7\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~13\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~16\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~18\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~19_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~21_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~47_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~48_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~49_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte2_data[7]~5_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|led_chooser~2_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~147_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|led_chooser[0]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|d_writedata[31]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[24]~25_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[25]~29_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[28]~26_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[29]~25_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[31]~24_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[30]~26_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[31]~23_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src1[30]~31_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src2[30]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[30]~20_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src2[29]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[19]~42_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[19]~43_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src1[28]~33_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src1[27]~34_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src1[26]~35_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src1[25]~36_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src2[24]~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src2[23]~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src2[22]~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src1[21]~40_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~41\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~43\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~45\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~47\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~49\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~51\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~53\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~55\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~57\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~59\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~60_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[30]~25_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src2[28]~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src2[26]~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src2[25]~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~29\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~31\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~33\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~35\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~37\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~39\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~41\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~43\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~45\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~47\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~49\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~51\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~53\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~55\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~57\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~59\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~60_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[30]~26_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[30]~46_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[30]~24_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src2[27]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~54_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~54_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[27]~31_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[25]~31_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[26]~30_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[29]~27_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src1[29]~32_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[28]~28_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[27]~29_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[27]~22_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[27]~32_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[27]~49_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~157_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~148_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|readdata[4]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~27_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~28_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[27]~27_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|d_writedata[26]~feeder_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~61feeder_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~149_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~61_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~158_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~26_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[26]~23_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~52_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[26]~33_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~52_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[26]~34_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[26]~50_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[26]~28_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src1[24]~37_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~48_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[21]~21_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[24]~25_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[24]~37_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[24]~38_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[24]~52_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[24]~30_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~66feeder_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~66_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~165_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~17_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~18_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[23]~31_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src1[22]~39_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~44_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[22]~42_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_alu_result[22]~54_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[22]~32_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~63feeder_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~63_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~164_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~19_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~20_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[20]~22_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|d_writedata[27]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|d_writedata[29]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|d_writedata[30]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[3]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[33]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~32_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[29]~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~31_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~27_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~19_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[19]~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[19]~15_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~26_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~27_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~26_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[19]~23_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~6_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte2_data[3]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[19]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_st_data[23]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~24_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~4_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|Add1~9_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~53feeder_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~53_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~151_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte2_data[2]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[18]~1_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~60feeder_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~60_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~159_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~23_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~24_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[17]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[4]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[7]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[12]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[15]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[17]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[1]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~18_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~16_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~73_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~74_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[12]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~20_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~77_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~78_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~23_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[5]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~72_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[8]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~29_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[4]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~21_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[6]~39_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~32_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc[14]~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[16]~16_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~15_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte1_data[7]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[15]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_lo[15]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~30_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc[13]~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[15]~15_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[15]~15_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[14]~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[14]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_lo[13]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[13]~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[13]~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[13]~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[13]~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[13]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~24_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~27_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte1_data[4]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[12]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_st_data[22]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[17]~25_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[17]~47_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[17]~48_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[17]~49_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_lo[11]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_lo[8]~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[7]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~3\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~5\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~7\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~9\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~11\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~13\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~15\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~17\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~19\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~21\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~22_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_arith_result[11]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[11]~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[10]~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[11]~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[11]~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[11]~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_st_data[21]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[18]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~24_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~25_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~53_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~54_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~56_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~61_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~62_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~68_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[15]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~69_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~70_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~66_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~81_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~82_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[13]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~75_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~76_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[11]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~79_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~80_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~24_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~36_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~37_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~57_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~58_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~60_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[5]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~15_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~16_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[3]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~20_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[7]~37_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~23\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~25\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~27\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~29\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~31\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~33\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~35\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~37\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~39\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~40_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~40_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_arith_result[20]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[20]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|dbs_count_enable~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_mem_byte_en[1]~6_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|cpu_0_data_master_byteenable_sram_avalon_slave_0[0]~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|internal_cpu_0_data_master_qualified_request_sram_avalon_slave_0~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|dbs_count_enable~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|process_3~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~42_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte1_data[0]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[16]~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte2_data[0]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~21_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~59feeder_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~59_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~160_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~22_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[8]~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src1[23]~38_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[22]~21_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[21]~19_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[20]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[20]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[19]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|dbs_count_enable~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address[1]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|A_WE_StdLogicVector~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|A_WE_StdLogicVector~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \PS2_DAT~combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|PS2_Datr~0_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|PS2_Datr~regout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|S_Reg~3_combout\ : std_logic;
SIGNAL \PS2_CLK~combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Filter~7_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Filter~6_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Filter~5_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Filter~4_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Filter~3_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Filter~2_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Filter~1_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Equal1~0_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Equal0~1_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|PS2_Clk_f~0_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|PS2_Clk_f~1_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|PS2_Clk_f~regout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Fall_Clk~0_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Fall_Clk~regout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~4_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|State~0_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|State~regout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~6_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~7_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~5\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[1]~8_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[1]~9\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[2]~10_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|LessThan0~0_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|S_Reg[6]~4_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|S_Reg~2_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Scan_Code~2_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~11_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~42_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|readdata~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[7]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[7]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[7]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data[0]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_fill_bit~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_ld_signed~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_fill_bit~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte1_data[5]~5_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Scan_Code~4_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Scan_Code~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[5]~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[5]~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[5]~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[5]~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[6]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[6]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[6]~6_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst1~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[4]~14_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Scan_Code~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[4]~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[4]~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[4]~15_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[4]~15_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[2]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[2]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[2]~2_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Scan_Code~7_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Scan_Code~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[2]~20_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[2]~21_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[2]~22_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[2]~23_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[2]~17_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_st_data[20]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~27_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[25]~55_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_st_data[19]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~26_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[24]~52_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[24]~53_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_st_data[18]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[23]~17_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[23]~31_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_st_data[17]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~33_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~50_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~51_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[32]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~30_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~42_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~43_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[28]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~28_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~38_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~39_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[26]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~10\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~12\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~14\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~15_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~16\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~18\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~19_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[31]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~20\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~22\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~23_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~24\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[10]~25_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~17_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[22]~19_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[22]~34_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[22]~35_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_lo[12]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[12]~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[12]~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[12]~12_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~1_combout\ : std_logic;
SIGNAL \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|led_chooser~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~131_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~154_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~36_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|readdata~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[1]~24_combout\ : std_logic;
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Scan_Code~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[1]~25_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[1]~26_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|av_ld_byte0_data_nxt[1]~27_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[1]~18_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[9]~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[9]~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[9]~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[9]~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~33_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[31]~67_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src1[0]~29_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[1]~20_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src1[1]~28_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[2]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[3]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[4]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[5]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[6]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[7]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_shift_rot_result_nxt[8]~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~30_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[28]~61_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src1[31]~30_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~61\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~63\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~64_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~61\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~63\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~64_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_arith_result[32]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_cmp_result~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_cmp_result~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogicVector~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_exception~combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_exception~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[7]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[15]~24_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[15]~25_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_retaddr~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_retaddr~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src1~27_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~1\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~3\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~5\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~7\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~9\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~11\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc[4]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[4]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_hi_imm16~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_lo~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_lo[5]~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_arith_result[5]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_no_crst_nxt[3]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[13]~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[13]~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal2~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_logic~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_logic~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc[2]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[4]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~28_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[26]~57_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_dst_regnum[4]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[3]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc[1]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[16]~22_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[16]~23_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_lo[10]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_logic_result[10]~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_alu_result[10]~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[8]~18_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[8]~33_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_lo[2]~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc[0]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~23_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[2]~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_use_imm~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src2_lo[9]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~18_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc[7]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~20_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc[8]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[20]~22_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[20]~40_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[20]~41_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_dst_regnum[3]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[8]~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~16_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc[6]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[3]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[3]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_dst_regnum[2]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[5]~17_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_dst_regnum[1]~6_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|ien_AE~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|ien_AE~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|LessThan0~0_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|LessThan0~1_combout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|fifo_AE~regout\ : std_logic;
SIGNAL \nios|the_jtag_uart_0|av_readdata[9]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[0]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal101~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_wrctl_inst~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_ienable_reg[0]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_ipending_reg_nxt[0]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_iw[13]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[14]~19_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[14]~21_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_dst_regnum[0]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[17]~17_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~34_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc[15]~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[15]~31\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[16]~33\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[17]~35\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[18]~36_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_no_crst_nxt[18]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_no_crst_nxt[18]~1_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|A_WE_StdLogicVector~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_avalon_slave_0~regout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arbitration_holdoff_internal~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|A_WE_StdLogicVector~2_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_avalon_slave_0~regout\ : std_logic;
SIGNAL \nios|the_cpu_0_instruction_master|r_0~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_instruction_master|r_0~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|i_read_nxt~combout\ : std_logic;
SIGNAL \nios|the_cpu_0|internal_i_read~regout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~24_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc[10]~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~36_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc[16]~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[12]~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[12]~15_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_shift_rot~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_stall~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_stall~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_valid~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_valid~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_jmp_direct~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_src1~26_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_src1[19]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_plus_one[17]~34_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add2~38_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Add1~38_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_arith_result[19]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_no_crst_nxt[17]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_pc_no_crst_nxt[17]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[0]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[0]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_ld~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_ld~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|d_read_nxt~combout\ : std_logic;
SIGNAL \nios|the_cpu_0|internal_d_read~regout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address[1]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_instruction_master|r_0~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\ : std_logic;
SIGNAL \nios|the_cpu_0_instruction_master|r_0~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_valid~combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_valid~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_valid~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_new_inst~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_st~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|d_write_nxt~combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\ : std_logic;
SIGNAL \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[11]~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[11]~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal101~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal101~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogic~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|hbreak_enabled~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~17_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~19_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[22]~feeder_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest~regout\ : std_logic;
SIGNAL \counter[1]~16_combout\ : std_logic;
SIGNAL \counter[0]~15_combout\ : std_logic;
SIGNAL \counter[1]~17\ : std_logic;
SIGNAL \counter[2]~18_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \counter[2]~19\ : std_logic;
SIGNAL \counter[3]~20_combout\ : std_logic;
SIGNAL \counter[3]~21\ : std_logic;
SIGNAL \counter[4]~23\ : std_logic;
SIGNAL \counter[5]~24_combout\ : std_logic;
SIGNAL \counter[5]~25\ : std_logic;
SIGNAL \counter[6]~27\ : std_logic;
SIGNAL \counter[7]~29\ : std_logic;
SIGNAL \counter[8]~30_combout\ : std_logic;
SIGNAL \counter[8]~31\ : std_logic;
SIGNAL \counter[9]~33\ : std_logic;
SIGNAL \counter[10]~34_combout\ : std_logic;
SIGNAL \counter[10]~35\ : std_logic;
SIGNAL \counter[11]~37\ : std_logic;
SIGNAL \counter[12]~38_combout\ : std_logic;
SIGNAL \counter[12]~39\ : std_logic;
SIGNAL \counter[13]~41\ : std_logic;
SIGNAL \counter[14]~42_combout\ : std_logic;
SIGNAL \counter[14]~43\ : std_logic;
SIGNAL \counter[15]~44_combout\ : std_logic;
SIGNAL \counter[13]~40_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \counter[6]~26_combout\ : std_logic;
SIGNAL \counter[4]~22_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \Equal0~4_wirecell_combout\ : std_logic;
SIGNAL \reset_n~regout\ : std_logic;
SIGNAL \nios|reset_n_sources~0_combout\ : std_logic;
SIGNAL \nios|snake_system_reset_clk_0_domain_synch|data_in_d1~regout\ : std_logic;
SIGNAL \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ : std_logic;
SIGNAL \nios|snake_system_reset_clk_0_domain_synch|data_out~clkctrl_outclk\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|F_iw[1]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal2~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_br_cmp~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal2~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_br_cmp~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[0]~19_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|Equal130~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_bstatus_reg~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogic~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogic~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|R_ctrl_crst~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_estatus_reg~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|A_WE_StdLogic~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_status_reg_pie~regout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_control_rd_data[0]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[0]~20_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|W_rf_wr_data[0]~21_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|E_st_data[16]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[0]~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_instruction_master|process_0~0_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[1]~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[2]~2_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[3]~3_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[4]~4_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[5]~5_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[6]~6_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[7]~7_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[8]~8_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[9]~9_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[10]~10_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[11]~11_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[12]~12_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[13]~13_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[14]~14_combout\ : std_logic;
SIGNAL \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[15]~15_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~35_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~132_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|leds[14]~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~133_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~37_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~134_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~38_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~135_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~39_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~136_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~40_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~137_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~41_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~138_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~139_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~43_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~140_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~44_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~141_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~45_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~142_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~46_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~143_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|led_chooser~9_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|led_chooser~10_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|led_chooser~7_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|LessThan0~1_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|led_chooser~6_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|led_chooser~4_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|LessThan0~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|led_chooser~16_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|led_chooser~15_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|led_chooser~13_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|led_chooser~12_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|led_chooser~14_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|LessThan0~2_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|LessThan0~3_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|led_chooser~3_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|led_chooser[31]~18_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|LessThan0~4_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~48_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~144_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~49_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~145_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~50_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|RAM~146_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[0]~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[1]~1_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[2]~2_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[3]~3_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[4]~4_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[5]~5_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[6]~6_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[7]~7_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[8]~8_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[9]~9_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[10]~10_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[11]~11_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[12]~12_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[13]~13_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[14]~14_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[15]~15_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[16]~16_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[17]~17_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|cpu_0_data_master_byteenable_sram_avalon_slave_0[1]~1_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_byteenable[1]~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_byteenable[0]~1_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_read~combout\ : std_logic;
SIGNAL \nios|the_vga|vga|clk25~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|clk25~_Duplicate_1_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Hcount~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~1\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~2_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~3\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~4_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~5\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~7\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~8_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~9\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~11\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~12_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~13\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~14_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~15\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~16_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Hcount~2_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~17\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~18_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Hcount~1_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal0~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add0~6_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal0~1_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal0~2_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal2~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|vga_hsync~_Duplicate_1_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|vga_hsync~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|clk25~clkctrl_outclk\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Vcount~3_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~1\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~3\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~4_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Vcount~2_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~5\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~6_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Vcount~1_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~7\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~9\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~10_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~11\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~13\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~14_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~15\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~17\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~18_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Vcount~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal1~1_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~2_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal1~2_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal5~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal5~1_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|vga_vsync~_Duplicate_1_regout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|vga_vsync~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|VGA_BLANK~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal3~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal3~1_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal8~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|rectangle_h~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|rectangle_h~regout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal10~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~12_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal11~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~8_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Add1~16_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal6~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|rectangle_v~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|rectangle_v~regout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|rectangle~combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|vga_vblank~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|vga_vblank~regout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|Equal3~2_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|vga_hblank~2_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|vga_hblank~regout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|VGA_B~0_combout\ : std_logic;
SIGNAL \altera_reserved_tms~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios|the_cpu_0|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|the_cpu_0|F_pc\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \nios|the_cpu_0|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Scan_Code\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL counter : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|the_cpu_0|internal_d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios|the_cpu_0|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|the_cpu_0|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|the_cpu_0|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|the_cpu_0|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|the_cpu_0|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios|the_cpu_0|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios|the_cpu_0|E_arith_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \nios|the_ps2|the_de2_ps2|U1|S_Reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|the_vga|vga|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_vga|vga|led_chooser\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios|the_cpu_0|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|the_cpu_0|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|the_cpu_0|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|the_ps2|the_de2_ps2|U1|Filter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_saved_chosen_master_vector\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios|the_vga|vga|V1|Vcount\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \nios|the_vga|vga|V1|Hcount\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(4 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \nios|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|ALT_INV_vga_vsync~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|ALT_INV_vga_hsync~0_combout\ : std_logic;
SIGNAL \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\ : std_logic;
SIGNAL \nios|the_vga|vga|V1|ALT_INV_VGA_BLANK~0_combout\ : std_logic;
SIGNAL \nios|the_vga|vga|ALT_INV_clk25~_Duplicate_1_regout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|ALT_INV_sram_avalon_slave_0_read~combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|ALT_INV_sram_avalon_slave_0_write~combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|ALT_INV_sram_avalon_slave_0_byteenable[0]~1_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|ALT_INV_sram_avalon_slave_0_byteenable[1]~0_combout\ : std_logic;
SIGNAL \nios|the_sram_avalon_slave_0|ALT_INV_sram_avalon_slave_0_chipselect~combout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_CLOCK_50 <= CLOCK_50;
LEDR <= ww_LEDR;
SRAM_ADDR <= ww_SRAM_ADDR;
SRAM_UB_N <= ww_SRAM_UB_N;
SRAM_LB_N <= ww_SRAM_LB_N;
SRAM_WE_N <= ww_SRAM_WE_N;
SRAM_CE_N <= ww_SRAM_CE_N;
SRAM_OE_N <= ww_SRAM_OE_N;
ww_PS2_DAT <= PS2_DAT;
ww_PS2_CLK <= PS2_CLK;
VGA_CLK <= ww_VGA_CLK;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_BLANK <= ww_VGA_BLANK;
VGA_SYNC <= ww_VGA_SYNC;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\nios|the_cpu_0|W_rf_wr_data[31]~23_combout\ & \nios|the_cpu_0|W_rf_wr_data[30]~24_combout\ & \nios|the_cpu_0|W_rf_wr_data[29]~25_combout\ & 
\nios|the_cpu_0|W_rf_wr_data[28]~26_combout\ & \nios|the_cpu_0|W_rf_wr_data[27]~27_combout\ & \nios|the_cpu_0|W_rf_wr_data[26]~28_combout\ & \nios|the_cpu_0|W_rf_wr_data[25]~29_combout\ & \nios|the_cpu_0|W_rf_wr_data[24]~30_combout\ & 
\nios|the_cpu_0|W_rf_wr_data[23]~31_combout\ & \nios|the_cpu_0|W_rf_wr_data[22]~32_combout\ & \nios|the_cpu_0|W_rf_wr_data[21]~33_combout\ & \nios|the_cpu_0|W_rf_wr_data[20]~22_combout\ & \nios|the_cpu_0|W_rf_wr_data[19]~0_combout\ & 
\nios|the_cpu_0|W_rf_wr_data[18]~1_combout\ & \nios|the_cpu_0|W_rf_wr_data[17]~2_combout\ & \nios|the_cpu_0|W_rf_wr_data[16]~3_combout\ & \nios|the_cpu_0|W_rf_wr_data[15]~4_combout\ & \nios|the_cpu_0|W_rf_wr_data[14]~5_combout\ & 
\nios|the_cpu_0|W_rf_wr_data[13]~6_combout\ & \nios|the_cpu_0|W_rf_wr_data[12]~7_combout\ & \nios|the_cpu_0|W_rf_wr_data[11]~8_combout\ & \nios|the_cpu_0|W_rf_wr_data[10]~9_combout\ & \nios|the_cpu_0|W_rf_wr_data[9]~10_combout\ & 
\nios|the_cpu_0|W_rf_wr_data[8]~11_combout\ & \nios|the_cpu_0|W_rf_wr_data[7]~12_combout\ & \nios|the_cpu_0|W_rf_wr_data[6]~13_combout\ & \nios|the_cpu_0|W_rf_wr_data[5]~14_combout\ & \nios|the_cpu_0|W_rf_wr_data[4]~15_combout\ & 
\nios|the_cpu_0|W_rf_wr_data[3]~16_combout\ & \nios|the_cpu_0|W_rf_wr_data[2]~17_combout\ & \nios|the_cpu_0|W_rf_wr_data[1]~18_combout\ & \nios|the_cpu_0|W_rf_wr_data[0]~21_combout\);

\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios|the_cpu_0|R_dst_regnum\(4) & \nios|the_cpu_0|R_dst_regnum\(3) & \nios|the_cpu_0|R_dst_regnum\(2) & \nios|the_cpu_0|R_dst_regnum\(1) & 
\nios|the_cpu_0|R_dst_regnum\(0));

\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\nios|the_cpu_0|D_iw\(26) & \nios|the_cpu_0|D_iw\(25) & \nios|the_cpu_0|D_iw\(24) & \nios|the_cpu_0|D_iw\(23) & \nios|the_cpu_0|D_iw\(22));

\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\nios|the_cpu_0|W_rf_wr_data[31]~23_combout\ & \nios|the_cpu_0|W_rf_wr_data[30]~24_combout\ & \nios|the_cpu_0|W_rf_wr_data[29]~25_combout\ & 
\nios|the_cpu_0|W_rf_wr_data[28]~26_combout\ & \nios|the_cpu_0|W_rf_wr_data[27]~27_combout\ & \nios|the_cpu_0|W_rf_wr_data[26]~28_combout\ & \nios|the_cpu_0|W_rf_wr_data[25]~29_combout\ & \nios|the_cpu_0|W_rf_wr_data[24]~30_combout\ & 
\nios|the_cpu_0|W_rf_wr_data[23]~31_combout\ & \nios|the_cpu_0|W_rf_wr_data[22]~32_combout\ & \nios|the_cpu_0|W_rf_wr_data[21]~33_combout\ & \nios|the_cpu_0|W_rf_wr_data[20]~22_combout\ & \nios|the_cpu_0|W_rf_wr_data[19]~0_combout\ & 
\nios|the_cpu_0|W_rf_wr_data[18]~1_combout\ & \nios|the_cpu_0|W_rf_wr_data[17]~2_combout\ & \nios|the_cpu_0|W_rf_wr_data[16]~3_combout\ & \nios|the_cpu_0|W_rf_wr_data[15]~4_combout\ & \nios|the_cpu_0|W_rf_wr_data[14]~5_combout\ & 
\nios|the_cpu_0|W_rf_wr_data[13]~6_combout\ & \nios|the_cpu_0|W_rf_wr_data[12]~7_combout\ & \nios|the_cpu_0|W_rf_wr_data[11]~8_combout\ & \nios|the_cpu_0|W_rf_wr_data[10]~9_combout\ & \nios|the_cpu_0|W_rf_wr_data[9]~10_combout\ & 
\nios|the_cpu_0|W_rf_wr_data[8]~11_combout\ & \nios|the_cpu_0|W_rf_wr_data[7]~12_combout\ & \nios|the_cpu_0|W_rf_wr_data[6]~13_combout\ & \nios|the_cpu_0|W_rf_wr_data[5]~14_combout\ & \nios|the_cpu_0|W_rf_wr_data[4]~15_combout\ & 
\nios|the_cpu_0|W_rf_wr_data[3]~16_combout\ & \nios|the_cpu_0|W_rf_wr_data[2]~17_combout\ & \nios|the_cpu_0|W_rf_wr_data[1]~18_combout\ & \nios|the_cpu_0|W_rf_wr_data[0]~21_combout\);

\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios|the_cpu_0|R_dst_regnum\(4) & \nios|the_cpu_0|R_dst_regnum\(3) & \nios|the_cpu_0|R_dst_regnum\(2) & \nios|the_cpu_0|R_dst_regnum\(1) & 
\nios|the_cpu_0|R_dst_regnum\(0));

\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\nios|the_cpu_0|D_iw\(31) & \nios|the_cpu_0|D_iw\(30) & \nios|the_cpu_0|D_iw\(29) & \nios|the_cpu_0|D_iw\(28) & \nios|the_cpu_0|D_iw\(27));

\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\nios|the_cpu_0|d_writedata\(15) & \nios|the_cpu_0|d_writedata\(14) & 
\nios|the_cpu_0|d_writedata\(13) & \nios|the_cpu_0|d_writedata\(12) & \nios|the_cpu_0|d_writedata\(11) & \nios|the_cpu_0|d_writedata\(10) & \nios|the_cpu_0|d_writedata\(9) & \nios|the_cpu_0|d_writedata\(8) & \nios|the_cpu_0|d_writedata\(7) & 
\nios|the_cpu_0|d_writedata\(6) & \nios|the_cpu_0|d_writedata\(5) & \nios|the_cpu_0|d_writedata\(4) & \nios|the_cpu_0|d_writedata\(3) & \nios|the_cpu_0|d_writedata\(2) & \nios|the_cpu_0|d_writedata\(1) & \nios|the_cpu_0|d_writedata\(0));

\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(15) & 
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(14) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(13) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(12) & 
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(11) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(10) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(9) & 
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(8) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(7) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(6) & 
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(5) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(4) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(3) & 
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(2) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(1) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(0));

\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~4_combout\ & 
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~8_combout\ & \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~7_combout\ & \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~6_combout\ & 
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~5_combout\ & \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~2_combout\ & \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~3_combout\ & 
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1_combout\);

\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(9) & 
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(8) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(7) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(6) & 
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(5) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3) & 
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2));

\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[1]~1_combout\ & 
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[0]~0_combout\);

\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);

\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\nios|the_cpu_0|d_writedata\(31) & \nios|the_cpu_0|d_writedata\(30) & 
\nios|the_cpu_0|d_writedata\(29) & \nios|the_cpu_0|d_writedata\(28) & \nios|the_cpu_0|d_writedata\(27) & \nios|the_cpu_0|d_writedata\(26) & \nios|the_cpu_0|d_writedata\(25) & \nios|the_cpu_0|d_writedata\(24) & \nios|the_cpu_0|d_writedata\(23) & 
\nios|the_cpu_0|d_writedata\(22) & \nios|the_cpu_0|d_writedata\(21) & \nios|the_cpu_0|d_writedata\(20) & \nios|the_cpu_0|d_writedata\(19) & \nios|the_cpu_0|d_writedata\(18) & \nios|the_cpu_0|d_writedata\(17) & \nios|the_cpu_0|d_writedata\(16));

\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAIN_bus\ <= (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(31) & 
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(30) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(29) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(28) & 
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(27) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(26) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(25) & 
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(24) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(23) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(22) & 
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(21) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(20) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(19) & 
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(18) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(17) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(16));

\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~4_combout\ & 
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~8_combout\ & \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~7_combout\ & \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~6_combout\ & 
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~5_combout\ & \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~2_combout\ & \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~3_combout\ & 
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1_combout\);

\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(9) & 
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(8) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(7) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(6) & 
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(5) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3) & 
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2));

\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ <= (\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[3]~3_combout\ & 
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[2]~2_combout\);

\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(8);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(9);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(10);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(11);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(12);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(13);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(14);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(15);

\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(1);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(2);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(3);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(4);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(5);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(6);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(7);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(8);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(9);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(10);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(11);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(12);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(13);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(14);
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31) <= \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(15);

\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(7) & 
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(6) & \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(5) & \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(4) & 
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(3) & \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(2) & \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(1) & 
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(0));

\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5) & 
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\nios|the_cpu_0|d_writedata\(7) & \nios|the_cpu_0|d_writedata\(6) & \nios|the_cpu_0|d_writedata\(5) & 
\nios|the_cpu_0|d_writedata\(4) & \nios|the_cpu_0|d_writedata\(3) & \nios|the_cpu_0|d_writedata\(2) & \nios|the_cpu_0|d_writedata\(1) & \nios|the_cpu_0|d_writedata\(0));

\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5) & 
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\nios|snake_system_reset_clk_0_domain_synch|data_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\);

\nios|the_vga|vga|clk25~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \nios|the_vga|vga|clk25~_Duplicate_1_regout\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \altera_internal_jtag~TCKUTAP\);

\CLOCK_50~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLOCK_50~combout\);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\ <= NOT \nios|snake_system_reset_clk_0_domain_synch|data_out~clkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\nios|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \nios|the_cpu_0|av_ld_rshift8~1_combout\;
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\nios|the_vga|vga|V1|ALT_INV_vga_vsync~0_combout\ <= NOT \nios|the_vga|vga|V1|vga_vsync~0_combout\;
\nios|the_vga|vga|V1|ALT_INV_vga_hsync~0_combout\ <= NOT \nios|the_vga|vga|V1|vga_hsync~0_combout\;
\nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\ <= NOT \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\;
\nios|the_vga|vga|V1|ALT_INV_VGA_BLANK~0_combout\ <= NOT \nios|the_vga|vga|V1|VGA_BLANK~0_combout\;
\nios|the_vga|vga|ALT_INV_clk25~_Duplicate_1_regout\ <= NOT \nios|the_vga|vga|clk25~_Duplicate_1_regout\;
\nios|the_sram_avalon_slave_0|ALT_INV_sram_avalon_slave_0_read~combout\ <= NOT \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_read~combout\;
\nios|the_sram_avalon_slave_0|ALT_INV_sram_avalon_slave_0_write~combout\ <= NOT \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\;
\nios|the_sram_avalon_slave_0|ALT_INV_sram_avalon_slave_0_byteenable[0]~1_combout\ <= NOT \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_byteenable[0]~1_combout\;
\nios|the_sram_avalon_slave_0|ALT_INV_sram_avalon_slave_0_byteenable[1]~0_combout\ <= NOT \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_byteenable[1]~0_combout\;
\nios|the_sram_avalon_slave_0|ALT_INV_sram_avalon_slave_0_chipselect~combout\ <= NOT \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\;

-- Location: LCFF_X20_Y16_N1
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[0]~0_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(1),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(0));

-- Location: LCCOMB_X28_Y25_N16
\nios|the_cpu_0|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~0_combout\ = (\nios|the_cpu_0|E_src2\(0) & (\nios|the_cpu_0|E_src1\(0) $ (VCC))) # (!\nios|the_cpu_0|E_src2\(0) & ((\nios|the_cpu_0|E_src1\(0)) # (GND)))
-- \nios|the_cpu_0|Add1~1\ = CARRY((\nios|the_cpu_0|E_src1\(0)) # (!\nios|the_cpu_0|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(0),
	datab => \nios|the_cpu_0|E_src1\(0),
	datad => VCC,
	combout => \nios|the_cpu_0|Add1~0_combout\,
	cout => \nios|the_cpu_0|Add1~1\);

-- Location: LCCOMB_X28_Y25_N18
\nios|the_cpu_0|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~2_combout\ = (\nios|the_cpu_0|E_src2\(1) & ((\nios|the_cpu_0|E_src1\(1) & (!\nios|the_cpu_0|Add1~1\)) # (!\nios|the_cpu_0|E_src1\(1) & ((\nios|the_cpu_0|Add1~1\) # (GND))))) # (!\nios|the_cpu_0|E_src2\(1) & 
-- ((\nios|the_cpu_0|E_src1\(1) & (\nios|the_cpu_0|Add1~1\ & VCC)) # (!\nios|the_cpu_0|E_src1\(1) & (!\nios|the_cpu_0|Add1~1\))))
-- \nios|the_cpu_0|Add1~3\ = CARRY((\nios|the_cpu_0|E_src2\(1) & ((!\nios|the_cpu_0|Add1~1\) # (!\nios|the_cpu_0|E_src1\(1)))) # (!\nios|the_cpu_0|E_src2\(1) & (!\nios|the_cpu_0|E_src1\(1) & !\nios|the_cpu_0|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(1),
	datab => \nios|the_cpu_0|E_src1\(1),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~1\,
	combout => \nios|the_cpu_0|Add1~2_combout\,
	cout => \nios|the_cpu_0|Add1~3\);

-- Location: LCCOMB_X28_Y25_N20
\nios|the_cpu_0|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~4_combout\ = ((\nios|the_cpu_0|E_src1\(2) $ (\nios|the_cpu_0|E_src2\(2) $ (\nios|the_cpu_0|Add1~3\)))) # (GND)
-- \nios|the_cpu_0|Add1~5\ = CARRY((\nios|the_cpu_0|E_src1\(2) & ((!\nios|the_cpu_0|Add1~3\) # (!\nios|the_cpu_0|E_src2\(2)))) # (!\nios|the_cpu_0|E_src1\(2) & (!\nios|the_cpu_0|E_src2\(2) & !\nios|the_cpu_0|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(2),
	datab => \nios|the_cpu_0|E_src2\(2),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~3\,
	combout => \nios|the_cpu_0|Add1~4_combout\,
	cout => \nios|the_cpu_0|Add1~5\);

-- Location: LCCOMB_X28_Y24_N6
\nios|the_cpu_0|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~22_combout\ = (\nios|the_cpu_0|E_src1\(11) & ((\nios|the_cpu_0|E_src2\(11) & (!\nios|the_cpu_0|Add1~21\)) # (!\nios|the_cpu_0|E_src2\(11) & (\nios|the_cpu_0|Add1~21\ & VCC)))) # (!\nios|the_cpu_0|E_src1\(11) & 
-- ((\nios|the_cpu_0|E_src2\(11) & ((\nios|the_cpu_0|Add1~21\) # (GND))) # (!\nios|the_cpu_0|E_src2\(11) & (!\nios|the_cpu_0|Add1~21\))))
-- \nios|the_cpu_0|Add1~23\ = CARRY((\nios|the_cpu_0|E_src1\(11) & (\nios|the_cpu_0|E_src2\(11) & !\nios|the_cpu_0|Add1~21\)) # (!\nios|the_cpu_0|E_src1\(11) & ((\nios|the_cpu_0|E_src2\(11)) # (!\nios|the_cpu_0|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(11),
	datab => \nios|the_cpu_0|E_src2\(11),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~21\,
	combout => \nios|the_cpu_0|Add1~22_combout\,
	cout => \nios|the_cpu_0|Add1~23\);

-- Location: LCCOMB_X28_Y24_N8
\nios|the_cpu_0|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~24_combout\ = ((\nios|the_cpu_0|E_src2\(12) $ (\nios|the_cpu_0|E_src1\(12) $ (\nios|the_cpu_0|Add1~23\)))) # (GND)
-- \nios|the_cpu_0|Add1~25\ = CARRY((\nios|the_cpu_0|E_src2\(12) & (\nios|the_cpu_0|E_src1\(12) & !\nios|the_cpu_0|Add1~23\)) # (!\nios|the_cpu_0|E_src2\(12) & ((\nios|the_cpu_0|E_src1\(12)) # (!\nios|the_cpu_0|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(12),
	datab => \nios|the_cpu_0|E_src1\(12),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~23\,
	combout => \nios|the_cpu_0|Add1~24_combout\,
	cout => \nios|the_cpu_0|Add1~25\);

-- Location: LCCOMB_X29_Y25_N24
\nios|the_cpu_0|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~8_combout\ = ((\nios|the_cpu_0|E_src2\(4) $ (\nios|the_cpu_0|E_src1\(4) $ (!\nios|the_cpu_0|Add2~7\)))) # (GND)
-- \nios|the_cpu_0|Add2~9\ = CARRY((\nios|the_cpu_0|E_src2\(4) & ((\nios|the_cpu_0|E_src1\(4)) # (!\nios|the_cpu_0|Add2~7\))) # (!\nios|the_cpu_0|E_src2\(4) & (\nios|the_cpu_0|E_src1\(4) & !\nios|the_cpu_0|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(4),
	datab => \nios|the_cpu_0|E_src1\(4),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~7\,
	combout => \nios|the_cpu_0|Add2~8_combout\,
	cout => \nios|the_cpu_0|Add2~9\);

-- Location: LCCOMB_X29_Y25_N26
\nios|the_cpu_0|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~10_combout\ = (\nios|the_cpu_0|E_src2\(5) & ((\nios|the_cpu_0|E_src1\(5) & (\nios|the_cpu_0|Add2~9\ & VCC)) # (!\nios|the_cpu_0|E_src1\(5) & (!\nios|the_cpu_0|Add2~9\)))) # (!\nios|the_cpu_0|E_src2\(5) & ((\nios|the_cpu_0|E_src1\(5) & 
-- (!\nios|the_cpu_0|Add2~9\)) # (!\nios|the_cpu_0|E_src1\(5) & ((\nios|the_cpu_0|Add2~9\) # (GND)))))
-- \nios|the_cpu_0|Add2~11\ = CARRY((\nios|the_cpu_0|E_src2\(5) & (!\nios|the_cpu_0|E_src1\(5) & !\nios|the_cpu_0|Add2~9\)) # (!\nios|the_cpu_0|E_src2\(5) & ((!\nios|the_cpu_0|Add2~9\) # (!\nios|the_cpu_0|E_src1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(5),
	datab => \nios|the_cpu_0|E_src1\(5),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~9\,
	combout => \nios|the_cpu_0|Add2~10_combout\,
	cout => \nios|the_cpu_0|Add2~11\);

-- Location: LCCOMB_X29_Y25_N28
\nios|the_cpu_0|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~12_combout\ = ((\nios|the_cpu_0|E_src2\(6) $ (\nios|the_cpu_0|E_src1\(6) $ (!\nios|the_cpu_0|Add2~11\)))) # (GND)
-- \nios|the_cpu_0|Add2~13\ = CARRY((\nios|the_cpu_0|E_src2\(6) & ((\nios|the_cpu_0|E_src1\(6)) # (!\nios|the_cpu_0|Add2~11\))) # (!\nios|the_cpu_0|E_src2\(6) & (\nios|the_cpu_0|E_src1\(6) & !\nios|the_cpu_0|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(6),
	datab => \nios|the_cpu_0|E_src1\(6),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~11\,
	combout => \nios|the_cpu_0|Add2~12_combout\,
	cout => \nios|the_cpu_0|Add2~13\);

-- Location: LCCOMB_X29_Y25_N30
\nios|the_cpu_0|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~14_combout\ = (\nios|the_cpu_0|E_src2\(7) & ((\nios|the_cpu_0|E_src1\(7) & (\nios|the_cpu_0|Add2~13\ & VCC)) # (!\nios|the_cpu_0|E_src1\(7) & (!\nios|the_cpu_0|Add2~13\)))) # (!\nios|the_cpu_0|E_src2\(7) & ((\nios|the_cpu_0|E_src1\(7) 
-- & (!\nios|the_cpu_0|Add2~13\)) # (!\nios|the_cpu_0|E_src1\(7) & ((\nios|the_cpu_0|Add2~13\) # (GND)))))
-- \nios|the_cpu_0|Add2~15\ = CARRY((\nios|the_cpu_0|E_src2\(7) & (!\nios|the_cpu_0|E_src1\(7) & !\nios|the_cpu_0|Add2~13\)) # (!\nios|the_cpu_0|E_src2\(7) & ((!\nios|the_cpu_0|Add2~13\) # (!\nios|the_cpu_0|E_src1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(7),
	datab => \nios|the_cpu_0|E_src1\(7),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~13\,
	combout => \nios|the_cpu_0|Add2~14_combout\,
	cout => \nios|the_cpu_0|Add2~15\);

-- Location: LCCOMB_X29_Y24_N0
\nios|the_cpu_0|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~16_combout\ = ((\nios|the_cpu_0|E_src1\(8) $ (\nios|the_cpu_0|E_src2\(8) $ (!\nios|the_cpu_0|Add2~15\)))) # (GND)
-- \nios|the_cpu_0|Add2~17\ = CARRY((\nios|the_cpu_0|E_src1\(8) & ((\nios|the_cpu_0|E_src2\(8)) # (!\nios|the_cpu_0|Add2~15\))) # (!\nios|the_cpu_0|E_src1\(8) & (\nios|the_cpu_0|E_src2\(8) & !\nios|the_cpu_0|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(8),
	datab => \nios|the_cpu_0|E_src2\(8),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~15\,
	combout => \nios|the_cpu_0|Add2~16_combout\,
	cout => \nios|the_cpu_0|Add2~17\);

-- Location: LCCOMB_X29_Y24_N2
\nios|the_cpu_0|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~18_combout\ = (\nios|the_cpu_0|E_src1\(9) & ((\nios|the_cpu_0|E_src2\(9) & (\nios|the_cpu_0|Add2~17\ & VCC)) # (!\nios|the_cpu_0|E_src2\(9) & (!\nios|the_cpu_0|Add2~17\)))) # (!\nios|the_cpu_0|E_src1\(9) & ((\nios|the_cpu_0|E_src2\(9) 
-- & (!\nios|the_cpu_0|Add2~17\)) # (!\nios|the_cpu_0|E_src2\(9) & ((\nios|the_cpu_0|Add2~17\) # (GND)))))
-- \nios|the_cpu_0|Add2~19\ = CARRY((\nios|the_cpu_0|E_src1\(9) & (!\nios|the_cpu_0|E_src2\(9) & !\nios|the_cpu_0|Add2~17\)) # (!\nios|the_cpu_0|E_src1\(9) & ((!\nios|the_cpu_0|Add2~17\) # (!\nios|the_cpu_0|E_src2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(9),
	datab => \nios|the_cpu_0|E_src2\(9),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~17\,
	combout => \nios|the_cpu_0|Add2~18_combout\,
	cout => \nios|the_cpu_0|Add2~19\);

-- Location: LCCOMB_X29_Y24_N4
\nios|the_cpu_0|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~20_combout\ = ((\nios|the_cpu_0|E_src2\(10) $ (\nios|the_cpu_0|E_src1\(10) $ (!\nios|the_cpu_0|Add2~19\)))) # (GND)
-- \nios|the_cpu_0|Add2~21\ = CARRY((\nios|the_cpu_0|E_src2\(10) & ((\nios|the_cpu_0|E_src1\(10)) # (!\nios|the_cpu_0|Add2~19\))) # (!\nios|the_cpu_0|E_src2\(10) & (\nios|the_cpu_0|E_src1\(10) & !\nios|the_cpu_0|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(10),
	datab => \nios|the_cpu_0|E_src1\(10),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~19\,
	combout => \nios|the_cpu_0|Add2~20_combout\,
	cout => \nios|the_cpu_0|Add2~21\);

-- Location: LCCOMB_X29_Y24_N10
\nios|the_cpu_0|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~26_combout\ = (\nios|the_cpu_0|E_src2\(13) & ((\nios|the_cpu_0|E_src1\(13) & (\nios|the_cpu_0|Add2~25\ & VCC)) # (!\nios|the_cpu_0|E_src1\(13) & (!\nios|the_cpu_0|Add2~25\)))) # (!\nios|the_cpu_0|E_src2\(13) & 
-- ((\nios|the_cpu_0|E_src1\(13) & (!\nios|the_cpu_0|Add2~25\)) # (!\nios|the_cpu_0|E_src1\(13) & ((\nios|the_cpu_0|Add2~25\) # (GND)))))
-- \nios|the_cpu_0|Add2~27\ = CARRY((\nios|the_cpu_0|E_src2\(13) & (!\nios|the_cpu_0|E_src1\(13) & !\nios|the_cpu_0|Add2~25\)) # (!\nios|the_cpu_0|E_src2\(13) & ((!\nios|the_cpu_0|Add2~25\) # (!\nios|the_cpu_0|E_src1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(13),
	datab => \nios|the_cpu_0|E_src1\(13),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~25\,
	combout => \nios|the_cpu_0|Add2~26_combout\,
	cout => \nios|the_cpu_0|Add2~27\);

-- Location: LCCOMB_X29_Y24_N12
\nios|the_cpu_0|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~28_combout\ = ((\nios|the_cpu_0|E_src2\(14) $ (\nios|the_cpu_0|E_src1\(14) $ (!\nios|the_cpu_0|Add2~27\)))) # (GND)
-- \nios|the_cpu_0|Add2~29\ = CARRY((\nios|the_cpu_0|E_src2\(14) & ((\nios|the_cpu_0|E_src1\(14)) # (!\nios|the_cpu_0|Add2~27\))) # (!\nios|the_cpu_0|E_src2\(14) & (\nios|the_cpu_0|E_src1\(14) & !\nios|the_cpu_0|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(14),
	datab => \nios|the_cpu_0|E_src1\(14),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~27\,
	combout => \nios|the_cpu_0|Add2~28_combout\,
	cout => \nios|the_cpu_0|Add2~29\);

-- Location: LCCOMB_X29_Y24_N14
\nios|the_cpu_0|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~30_combout\ = (\nios|the_cpu_0|E_src1\(15) & ((\nios|the_cpu_0|E_src2\(15) & (\nios|the_cpu_0|Add2~29\ & VCC)) # (!\nios|the_cpu_0|E_src2\(15) & (!\nios|the_cpu_0|Add2~29\)))) # (!\nios|the_cpu_0|E_src1\(15) & 
-- ((\nios|the_cpu_0|E_src2\(15) & (!\nios|the_cpu_0|Add2~29\)) # (!\nios|the_cpu_0|E_src2\(15) & ((\nios|the_cpu_0|Add2~29\) # (GND)))))
-- \nios|the_cpu_0|Add2~31\ = CARRY((\nios|the_cpu_0|E_src1\(15) & (!\nios|the_cpu_0|E_src2\(15) & !\nios|the_cpu_0|Add2~29\)) # (!\nios|the_cpu_0|E_src1\(15) & ((!\nios|the_cpu_0|Add2~29\) # (!\nios|the_cpu_0|E_src2\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(15),
	datab => \nios|the_cpu_0|E_src2\(15),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~29\,
	combout => \nios|the_cpu_0|Add2~30_combout\,
	cout => \nios|the_cpu_0|Add2~31\);

-- Location: LCCOMB_X29_Y24_N16
\nios|the_cpu_0|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~32_combout\ = ((\nios|the_cpu_0|E_src1\(16) $ (\nios|the_cpu_0|E_src2\(16) $ (!\nios|the_cpu_0|Add2~31\)))) # (GND)
-- \nios|the_cpu_0|Add2~33\ = CARRY((\nios|the_cpu_0|E_src1\(16) & ((\nios|the_cpu_0|E_src2\(16)) # (!\nios|the_cpu_0|Add2~31\))) # (!\nios|the_cpu_0|E_src1\(16) & (\nios|the_cpu_0|E_src2\(16) & !\nios|the_cpu_0|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(16),
	datab => \nios|the_cpu_0|E_src2\(16),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~31\,
	combout => \nios|the_cpu_0|Add2~32_combout\,
	cout => \nios|the_cpu_0|Add2~33\);

-- Location: LCCOMB_X29_Y24_N18
\nios|the_cpu_0|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~34_combout\ = (\nios|the_cpu_0|E_src1\(17) & ((\nios|the_cpu_0|E_src2\(17) & (\nios|the_cpu_0|Add2~33\ & VCC)) # (!\nios|the_cpu_0|E_src2\(17) & (!\nios|the_cpu_0|Add2~33\)))) # (!\nios|the_cpu_0|E_src1\(17) & 
-- ((\nios|the_cpu_0|E_src2\(17) & (!\nios|the_cpu_0|Add2~33\)) # (!\nios|the_cpu_0|E_src2\(17) & ((\nios|the_cpu_0|Add2~33\) # (GND)))))
-- \nios|the_cpu_0|Add2~35\ = CARRY((\nios|the_cpu_0|E_src1\(17) & (!\nios|the_cpu_0|E_src2\(17) & !\nios|the_cpu_0|Add2~33\)) # (!\nios|the_cpu_0|E_src1\(17) & ((!\nios|the_cpu_0|Add2~33\) # (!\nios|the_cpu_0|E_src2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(17),
	datab => \nios|the_cpu_0|E_src2\(17),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~33\,
	combout => \nios|the_cpu_0|Add2~34_combout\,
	cout => \nios|the_cpu_0|Add2~35\);

-- Location: LCCOMB_X29_Y24_N20
\nios|the_cpu_0|Add2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~36_combout\ = ((\nios|the_cpu_0|E_src2\(18) $ (\nios|the_cpu_0|E_src1\(18) $ (!\nios|the_cpu_0|Add2~35\)))) # (GND)
-- \nios|the_cpu_0|Add2~37\ = CARRY((\nios|the_cpu_0|E_src2\(18) & ((\nios|the_cpu_0|E_src1\(18)) # (!\nios|the_cpu_0|Add2~35\))) # (!\nios|the_cpu_0|E_src2\(18) & (\nios|the_cpu_0|E_src1\(18) & !\nios|the_cpu_0|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(18),
	datab => \nios|the_cpu_0|E_src1\(18),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~35\,
	combout => \nios|the_cpu_0|Add2~36_combout\,
	cout => \nios|the_cpu_0|Add2~37\);

-- Location: LCCOMB_X20_Y16_N0
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[0]~0_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(0)))) 
-- # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(0),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[0]~0_combout\);

-- Location: M4K_X26_Y20
\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_0_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "snake_system:nios|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0bf1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \nios|the_cpu_0|W_rf_wren~combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y21
\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_0_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "snake_system:nios|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vaf1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \nios|the_cpu_0|W_rf_wren~combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X32_Y20_N3
\nios|the_cpu_0|E_src2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src2[21]~13_combout\,
	sdata => \nios|the_cpu_0|D_iw\(11),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|R_src2_hi~0_combout\,
	sload => \nios|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(21));

-- Location: LCCOMB_X28_Y24_N26
\nios|the_cpu_0|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~42_combout\ = (\nios|the_cpu_0|E_src2\(21) & ((\nios|the_cpu_0|E_src1\(21) & (!\nios|the_cpu_0|Add1~41\)) # (!\nios|the_cpu_0|E_src1\(21) & ((\nios|the_cpu_0|Add1~41\) # (GND))))) # (!\nios|the_cpu_0|E_src2\(21) & 
-- ((\nios|the_cpu_0|E_src1\(21) & (\nios|the_cpu_0|Add1~41\ & VCC)) # (!\nios|the_cpu_0|E_src1\(21) & (!\nios|the_cpu_0|Add1~41\))))
-- \nios|the_cpu_0|Add1~43\ = CARRY((\nios|the_cpu_0|E_src2\(21) & ((!\nios|the_cpu_0|Add1~41\) # (!\nios|the_cpu_0|E_src1\(21)))) # (!\nios|the_cpu_0|E_src2\(21) & (!\nios|the_cpu_0|E_src1\(21) & !\nios|the_cpu_0|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(21),
	datab => \nios|the_cpu_0|E_src1\(21),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~41\,
	combout => \nios|the_cpu_0|Add1~42_combout\,
	cout => \nios|the_cpu_0|Add1~43\);

-- Location: LCCOMB_X28_Y24_N30
\nios|the_cpu_0|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~46_combout\ = (\nios|the_cpu_0|E_src1\(23) & ((\nios|the_cpu_0|E_src2\(23) & (!\nios|the_cpu_0|Add1~45\)) # (!\nios|the_cpu_0|E_src2\(23) & (\nios|the_cpu_0|Add1~45\ & VCC)))) # (!\nios|the_cpu_0|E_src1\(23) & 
-- ((\nios|the_cpu_0|E_src2\(23) & ((\nios|the_cpu_0|Add1~45\) # (GND))) # (!\nios|the_cpu_0|E_src2\(23) & (!\nios|the_cpu_0|Add1~45\))))
-- \nios|the_cpu_0|Add1~47\ = CARRY((\nios|the_cpu_0|E_src1\(23) & (\nios|the_cpu_0|E_src2\(23) & !\nios|the_cpu_0|Add1~45\)) # (!\nios|the_cpu_0|E_src1\(23) & ((\nios|the_cpu_0|E_src2\(23)) # (!\nios|the_cpu_0|Add1~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(23),
	datab => \nios|the_cpu_0|E_src2\(23),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~45\,
	combout => \nios|the_cpu_0|Add1~46_combout\,
	cout => \nios|the_cpu_0|Add1~47\);

-- Location: LCCOMB_X28_Y23_N0
\nios|the_cpu_0|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~48_combout\ = ((\nios|the_cpu_0|E_src1\(24) $ (\nios|the_cpu_0|E_src2\(24) $ (\nios|the_cpu_0|Add1~47\)))) # (GND)
-- \nios|the_cpu_0|Add1~49\ = CARRY((\nios|the_cpu_0|E_src1\(24) & ((!\nios|the_cpu_0|Add1~47\) # (!\nios|the_cpu_0|E_src2\(24)))) # (!\nios|the_cpu_0|E_src1\(24) & (!\nios|the_cpu_0|E_src2\(24) & !\nios|the_cpu_0|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(24),
	datab => \nios|the_cpu_0|E_src2\(24),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~47\,
	combout => \nios|the_cpu_0|Add1~48_combout\,
	cout => \nios|the_cpu_0|Add1~49\);

-- Location: LCCOMB_X28_Y23_N2
\nios|the_cpu_0|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~50_combout\ = (\nios|the_cpu_0|E_src1\(25) & ((\nios|the_cpu_0|E_src2\(25) & (!\nios|the_cpu_0|Add1~49\)) # (!\nios|the_cpu_0|E_src2\(25) & (\nios|the_cpu_0|Add1~49\ & VCC)))) # (!\nios|the_cpu_0|E_src1\(25) & 
-- ((\nios|the_cpu_0|E_src2\(25) & ((\nios|the_cpu_0|Add1~49\) # (GND))) # (!\nios|the_cpu_0|E_src2\(25) & (!\nios|the_cpu_0|Add1~49\))))
-- \nios|the_cpu_0|Add1~51\ = CARRY((\nios|the_cpu_0|E_src1\(25) & (\nios|the_cpu_0|E_src2\(25) & !\nios|the_cpu_0|Add1~49\)) # (!\nios|the_cpu_0|E_src1\(25) & ((\nios|the_cpu_0|E_src2\(25)) # (!\nios|the_cpu_0|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(25),
	datab => \nios|the_cpu_0|E_src2\(25),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~49\,
	combout => \nios|the_cpu_0|Add1~50_combout\,
	cout => \nios|the_cpu_0|Add1~51\);

-- Location: LCCOMB_X28_Y23_N8
\nios|the_cpu_0|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~56_combout\ = ((\nios|the_cpu_0|E_src1\(28) $ (\nios|the_cpu_0|E_src2\(28) $ (\nios|the_cpu_0|Add1~55\)))) # (GND)
-- \nios|the_cpu_0|Add1~57\ = CARRY((\nios|the_cpu_0|E_src1\(28) & ((!\nios|the_cpu_0|Add1~55\) # (!\nios|the_cpu_0|E_src2\(28)))) # (!\nios|the_cpu_0|E_src1\(28) & (!\nios|the_cpu_0|E_src2\(28) & !\nios|the_cpu_0|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(28),
	datab => \nios|the_cpu_0|E_src2\(28),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~55\,
	combout => \nios|the_cpu_0|Add1~56_combout\,
	cout => \nios|the_cpu_0|Add1~57\);

-- Location: LCCOMB_X28_Y23_N10
\nios|the_cpu_0|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~58_combout\ = (\nios|the_cpu_0|E_src1\(29) & ((\nios|the_cpu_0|E_src2\(29) & (!\nios|the_cpu_0|Add1~57\)) # (!\nios|the_cpu_0|E_src2\(29) & (\nios|the_cpu_0|Add1~57\ & VCC)))) # (!\nios|the_cpu_0|E_src1\(29) & 
-- ((\nios|the_cpu_0|E_src2\(29) & ((\nios|the_cpu_0|Add1~57\) # (GND))) # (!\nios|the_cpu_0|E_src2\(29) & (!\nios|the_cpu_0|Add1~57\))))
-- \nios|the_cpu_0|Add1~59\ = CARRY((\nios|the_cpu_0|E_src1\(29) & (\nios|the_cpu_0|E_src2\(29) & !\nios|the_cpu_0|Add1~57\)) # (!\nios|the_cpu_0|E_src1\(29) & ((\nios|the_cpu_0|E_src2\(29)) # (!\nios|the_cpu_0|Add1~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(29),
	datab => \nios|the_cpu_0|E_src2\(29),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~57\,
	combout => \nios|the_cpu_0|Add1~58_combout\,
	cout => \nios|the_cpu_0|Add1~59\);

-- Location: LCCOMB_X28_Y23_N14
\nios|the_cpu_0|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~62_combout\ = (\nios|the_cpu_0|E_arith_src2\(31) & ((\nios|the_cpu_0|E_arith_src1\(31) & (!\nios|the_cpu_0|Add1~61\)) # (!\nios|the_cpu_0|E_arith_src1\(31) & ((\nios|the_cpu_0|Add1~61\) # (GND))))) # 
-- (!\nios|the_cpu_0|E_arith_src2\(31) & ((\nios|the_cpu_0|E_arith_src1\(31) & (\nios|the_cpu_0|Add1~61\ & VCC)) # (!\nios|the_cpu_0|E_arith_src1\(31) & (!\nios|the_cpu_0|Add1~61\))))
-- \nios|the_cpu_0|Add1~63\ = CARRY((\nios|the_cpu_0|E_arith_src2\(31) & ((!\nios|the_cpu_0|Add1~61\) # (!\nios|the_cpu_0|E_arith_src1\(31)))) # (!\nios|the_cpu_0|E_arith_src2\(31) & (!\nios|the_cpu_0|E_arith_src1\(31) & !\nios|the_cpu_0|Add1~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_arith_src2\(31),
	datab => \nios|the_cpu_0|E_arith_src1\(31),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~61\,
	combout => \nios|the_cpu_0|Add1~62_combout\,
	cout => \nios|the_cpu_0|Add1~63\);

-- Location: LCCOMB_X29_Y24_N26
\nios|the_cpu_0|Add2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~42_combout\ = (\nios|the_cpu_0|E_src2\(21) & ((\nios|the_cpu_0|E_src1\(21) & (\nios|the_cpu_0|Add2~41\ & VCC)) # (!\nios|the_cpu_0|E_src1\(21) & (!\nios|the_cpu_0|Add2~41\)))) # (!\nios|the_cpu_0|E_src2\(21) & 
-- ((\nios|the_cpu_0|E_src1\(21) & (!\nios|the_cpu_0|Add2~41\)) # (!\nios|the_cpu_0|E_src1\(21) & ((\nios|the_cpu_0|Add2~41\) # (GND)))))
-- \nios|the_cpu_0|Add2~43\ = CARRY((\nios|the_cpu_0|E_src2\(21) & (!\nios|the_cpu_0|E_src1\(21) & !\nios|the_cpu_0|Add2~41\)) # (!\nios|the_cpu_0|E_src2\(21) & ((!\nios|the_cpu_0|Add2~41\) # (!\nios|the_cpu_0|E_src1\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(21),
	datab => \nios|the_cpu_0|E_src1\(21),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~41\,
	combout => \nios|the_cpu_0|Add2~42_combout\,
	cout => \nios|the_cpu_0|Add2~43\);

-- Location: LCCOMB_X29_Y24_N28
\nios|the_cpu_0|Add2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~44_combout\ = ((\nios|the_cpu_0|E_src1\(22) $ (\nios|the_cpu_0|E_src2\(22) $ (!\nios|the_cpu_0|Add2~43\)))) # (GND)
-- \nios|the_cpu_0|Add2~45\ = CARRY((\nios|the_cpu_0|E_src1\(22) & ((\nios|the_cpu_0|E_src2\(22)) # (!\nios|the_cpu_0|Add2~43\))) # (!\nios|the_cpu_0|E_src1\(22) & (\nios|the_cpu_0|E_src2\(22) & !\nios|the_cpu_0|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(22),
	datab => \nios|the_cpu_0|E_src2\(22),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~43\,
	combout => \nios|the_cpu_0|Add2~44_combout\,
	cout => \nios|the_cpu_0|Add2~45\);

-- Location: LCCOMB_X29_Y24_N30
\nios|the_cpu_0|Add2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~46_combout\ = (\nios|the_cpu_0|E_src1\(23) & ((\nios|the_cpu_0|E_src2\(23) & (\nios|the_cpu_0|Add2~45\ & VCC)) # (!\nios|the_cpu_0|E_src2\(23) & (!\nios|the_cpu_0|Add2~45\)))) # (!\nios|the_cpu_0|E_src1\(23) & 
-- ((\nios|the_cpu_0|E_src2\(23) & (!\nios|the_cpu_0|Add2~45\)) # (!\nios|the_cpu_0|E_src2\(23) & ((\nios|the_cpu_0|Add2~45\) # (GND)))))
-- \nios|the_cpu_0|Add2~47\ = CARRY((\nios|the_cpu_0|E_src1\(23) & (!\nios|the_cpu_0|E_src2\(23) & !\nios|the_cpu_0|Add2~45\)) # (!\nios|the_cpu_0|E_src1\(23) & ((!\nios|the_cpu_0|Add2~45\) # (!\nios|the_cpu_0|E_src2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(23),
	datab => \nios|the_cpu_0|E_src2\(23),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~45\,
	combout => \nios|the_cpu_0|Add2~46_combout\,
	cout => \nios|the_cpu_0|Add2~47\);

-- Location: LCCOMB_X29_Y23_N2
\nios|the_cpu_0|Add2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~50_combout\ = (\nios|the_cpu_0|E_src2\(25) & ((\nios|the_cpu_0|E_src1\(25) & (\nios|the_cpu_0|Add2~49\ & VCC)) # (!\nios|the_cpu_0|E_src1\(25) & (!\nios|the_cpu_0|Add2~49\)))) # (!\nios|the_cpu_0|E_src2\(25) & 
-- ((\nios|the_cpu_0|E_src1\(25) & (!\nios|the_cpu_0|Add2~49\)) # (!\nios|the_cpu_0|E_src1\(25) & ((\nios|the_cpu_0|Add2~49\) # (GND)))))
-- \nios|the_cpu_0|Add2~51\ = CARRY((\nios|the_cpu_0|E_src2\(25) & (!\nios|the_cpu_0|E_src1\(25) & !\nios|the_cpu_0|Add2~49\)) # (!\nios|the_cpu_0|E_src2\(25) & ((!\nios|the_cpu_0|Add2~49\) # (!\nios|the_cpu_0|E_src1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(25),
	datab => \nios|the_cpu_0|E_src1\(25),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~49\,
	combout => \nios|the_cpu_0|Add2~50_combout\,
	cout => \nios|the_cpu_0|Add2~51\);

-- Location: LCCOMB_X29_Y23_N8
\nios|the_cpu_0|Add2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~56_combout\ = ((\nios|the_cpu_0|E_src2\(28) $ (\nios|the_cpu_0|E_src1\(28) $ (!\nios|the_cpu_0|Add2~55\)))) # (GND)
-- \nios|the_cpu_0|Add2~57\ = CARRY((\nios|the_cpu_0|E_src2\(28) & ((\nios|the_cpu_0|E_src1\(28)) # (!\nios|the_cpu_0|Add2~55\))) # (!\nios|the_cpu_0|E_src2\(28) & (\nios|the_cpu_0|E_src1\(28) & !\nios|the_cpu_0|Add2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(28),
	datab => \nios|the_cpu_0|E_src1\(28),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~55\,
	combout => \nios|the_cpu_0|Add2~56_combout\,
	cout => \nios|the_cpu_0|Add2~57\);

-- Location: LCCOMB_X29_Y23_N10
\nios|the_cpu_0|Add2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~58_combout\ = (\nios|the_cpu_0|E_src1\(29) & ((\nios|the_cpu_0|E_src2\(29) & (\nios|the_cpu_0|Add2~57\ & VCC)) # (!\nios|the_cpu_0|E_src2\(29) & (!\nios|the_cpu_0|Add2~57\)))) # (!\nios|the_cpu_0|E_src1\(29) & 
-- ((\nios|the_cpu_0|E_src2\(29) & (!\nios|the_cpu_0|Add2~57\)) # (!\nios|the_cpu_0|E_src2\(29) & ((\nios|the_cpu_0|Add2~57\) # (GND)))))
-- \nios|the_cpu_0|Add2~59\ = CARRY((\nios|the_cpu_0|E_src1\(29) & (!\nios|the_cpu_0|E_src2\(29) & !\nios|the_cpu_0|Add2~57\)) # (!\nios|the_cpu_0|E_src1\(29) & ((!\nios|the_cpu_0|Add2~57\) # (!\nios|the_cpu_0|E_src2\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(29),
	datab => \nios|the_cpu_0|E_src2\(29),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~57\,
	combout => \nios|the_cpu_0|Add2~58_combout\,
	cout => \nios|the_cpu_0|Add2~59\);

-- Location: LCCOMB_X29_Y23_N14
\nios|the_cpu_0|Add2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~62_combout\ = (\nios|the_cpu_0|E_arith_src1\(31) & ((\nios|the_cpu_0|E_arith_src2\(31) & (\nios|the_cpu_0|Add2~61\ & VCC)) # (!\nios|the_cpu_0|E_arith_src2\(31) & (!\nios|the_cpu_0|Add2~61\)))) # (!\nios|the_cpu_0|E_arith_src1\(31) & 
-- ((\nios|the_cpu_0|E_arith_src2\(31) & (!\nios|the_cpu_0|Add2~61\)) # (!\nios|the_cpu_0|E_arith_src2\(31) & ((\nios|the_cpu_0|Add2~61\) # (GND)))))
-- \nios|the_cpu_0|Add2~63\ = CARRY((\nios|the_cpu_0|E_arith_src1\(31) & (!\nios|the_cpu_0|E_arith_src2\(31) & !\nios|the_cpu_0|Add2~61\)) # (!\nios|the_cpu_0|E_arith_src1\(31) & ((!\nios|the_cpu_0|Add2~61\) # (!\nios|the_cpu_0|E_arith_src2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_arith_src1\(31),
	datab => \nios|the_cpu_0|E_arith_src2\(31),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~61\,
	combout => \nios|the_cpu_0|Add2~62_combout\,
	cout => \nios|the_cpu_0|Add2~63\);

-- Location: LCFF_X29_Y22_N15
\nios|the_cpu_0|E_shift_rot_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_cnt[0]~5_combout\,
	sdata => \nios|the_cpu_0|E_src2\(0),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_cnt\(0));

-- Location: LCFF_X29_Y22_N17
\nios|the_cpu_0|E_shift_rot_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_cnt[1]~7_combout\,
	sdata => \nios|the_cpu_0|E_src2\(1),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_cnt\(1));

-- Location: LCFF_X29_Y22_N19
\nios|the_cpu_0|E_shift_rot_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_cnt[2]~9_combout\,
	sdata => \nios|the_cpu_0|E_src2\(2),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_cnt\(2));

-- Location: LCFF_X29_Y22_N21
\nios|the_cpu_0|E_shift_rot_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_cnt[3]~11_combout\,
	sdata => \nios|the_cpu_0|E_src2\(3),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_cnt\(3));

-- Location: LCFF_X29_Y22_N23
\nios|the_cpu_0|E_shift_rot_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_cnt[4]~13_combout\,
	sdata => \nios|the_cpu_0|E_src2\(4),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X14_Y35_N10
\nios|the_vga|vga|V1|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add0~10_combout\ = (\nios|the_vga|vga|V1|Hcount\(5) & (!\nios|the_vga|vga|V1|Add0~9\)) # (!\nios|the_vga|vga|V1|Hcount\(5) & ((\nios|the_vga|vga|V1|Add0~9\) # (GND)))
-- \nios|the_vga|vga|V1|Add0~11\ = CARRY((!\nios|the_vga|vga|V1|Add0~9\) # (!\nios|the_vga|vga|V1|Hcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Hcount\(5),
	datad => VCC,
	cin => \nios|the_vga|vga|V1|Add0~9\,
	combout => \nios|the_vga|vga|V1|Add0~10_combout\,
	cout => \nios|the_vga|vga|V1|Add0~11\);

-- Location: LCFF_X32_Y15_N13
\counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter[7]~28_combout\,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(7));

-- Location: LCFF_X32_Y15_N17
\counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter[9]~32_combout\,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(9));

-- Location: LCFF_X32_Y15_N21
\counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter[11]~36_combout\,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(11));

-- Location: M4K_X26_Y16
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"A03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03A",
	mem_init0 => X"A03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AA03AFC060006603AE03A00000000000000000000000015150020",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 16,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|module_input5~combout\,
	portbrewe => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~regout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	portabyteenamasks => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y19
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D",
	mem_init0 => X"003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003D003F0000C800003200000000000820000000000400000008",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 16,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|module_input5~combout\,
	portbrewe => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~regout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portbdatain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAIN_bus\,
	portaaddr => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBADDR_bus\,
	portabyteenamasks => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\,
	portbdataout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCFF_X23_Y21_N5
\nios|the_cpu_0|av_ld_byte1_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte1_data[6]~6_combout\,
	sdata => \nios|the_cpu_0|av_ld_byte2_data\(6),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \nios|the_cpu_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte1_data\(6));

-- Location: LCFF_X23_Y18_N11
\nios|the_cpu_0|av_ld_byte1_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte1_data[3]~3_combout\,
	sdata => \nios|the_cpu_0|av_ld_byte2_data\(3),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \nios|the_cpu_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte1_data\(3));

-- Location: LCFF_X29_Y18_N25
\nios|the_cpu_0|av_ld_byte1_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte1_data[2]~2_combout\,
	sdata => \nios|the_cpu_0|av_ld_byte2_data\(2),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \nios|the_cpu_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte1_data\(2));

-- Location: LCFF_X29_Y18_N13
\nios|the_cpu_0|av_ld_byte1_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte1_data[1]~1_combout\,
	sdata => \nios|the_cpu_0|av_ld_byte2_data\(1),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \nios|the_cpu_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte1_data\(1));

-- Location: LCCOMB_X32_Y20_N2
\nios|the_cpu_0|E_src2[21]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src2[21]~13_combout\ = (\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(21)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datad => \nios|the_cpu_0|D_iw\(21),
	combout => \nios|the_cpu_0|E_src2[21]~13_combout\);

-- Location: LCCOMB_X29_Y22_N14
\nios|the_cpu_0|E_shift_rot_cnt[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_cnt[0]~5_combout\ = \nios|the_cpu_0|E_shift_rot_cnt\(0) $ (VCC)
-- \nios|the_cpu_0|E_shift_rot_cnt[0]~6\ = CARRY(\nios|the_cpu_0|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \nios|the_cpu_0|E_shift_rot_cnt[0]~5_combout\,
	cout => \nios|the_cpu_0|E_shift_rot_cnt[0]~6\);

-- Location: LCCOMB_X29_Y22_N16
\nios|the_cpu_0|E_shift_rot_cnt[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_cnt[1]~7_combout\ = (\nios|the_cpu_0|E_shift_rot_cnt\(1) & (\nios|the_cpu_0|E_shift_rot_cnt[0]~6\ & VCC)) # (!\nios|the_cpu_0|E_shift_rot_cnt\(1) & (!\nios|the_cpu_0|E_shift_rot_cnt[0]~6\))
-- \nios|the_cpu_0|E_shift_rot_cnt[1]~8\ = CARRY((!\nios|the_cpu_0|E_shift_rot_cnt\(1) & !\nios|the_cpu_0|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \nios|the_cpu_0|E_shift_rot_cnt[0]~6\,
	combout => \nios|the_cpu_0|E_shift_rot_cnt[1]~7_combout\,
	cout => \nios|the_cpu_0|E_shift_rot_cnt[1]~8\);

-- Location: LCCOMB_X29_Y22_N18
\nios|the_cpu_0|E_shift_rot_cnt[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_cnt[2]~9_combout\ = (\nios|the_cpu_0|E_shift_rot_cnt\(2) & ((GND) # (!\nios|the_cpu_0|E_shift_rot_cnt[1]~8\))) # (!\nios|the_cpu_0|E_shift_rot_cnt\(2) & (\nios|the_cpu_0|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \nios|the_cpu_0|E_shift_rot_cnt[2]~10\ = CARRY((\nios|the_cpu_0|E_shift_rot_cnt\(2)) # (!\nios|the_cpu_0|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \nios|the_cpu_0|E_shift_rot_cnt[1]~8\,
	combout => \nios|the_cpu_0|E_shift_rot_cnt[2]~9_combout\,
	cout => \nios|the_cpu_0|E_shift_rot_cnt[2]~10\);

-- Location: LCCOMB_X29_Y22_N20
\nios|the_cpu_0|E_shift_rot_cnt[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_cnt[3]~11_combout\ = (\nios|the_cpu_0|E_shift_rot_cnt\(3) & (\nios|the_cpu_0|E_shift_rot_cnt[2]~10\ & VCC)) # (!\nios|the_cpu_0|E_shift_rot_cnt\(3) & (!\nios|the_cpu_0|E_shift_rot_cnt[2]~10\))
-- \nios|the_cpu_0|E_shift_rot_cnt[3]~12\ = CARRY((!\nios|the_cpu_0|E_shift_rot_cnt\(3) & !\nios|the_cpu_0|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \nios|the_cpu_0|E_shift_rot_cnt[2]~10\,
	combout => \nios|the_cpu_0|E_shift_rot_cnt[3]~11_combout\,
	cout => \nios|the_cpu_0|E_shift_rot_cnt[3]~12\);

-- Location: LCCOMB_X29_Y22_N22
\nios|the_cpu_0|E_shift_rot_cnt[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_cnt[4]~13_combout\ = \nios|the_cpu_0|E_shift_rot_cnt[3]~12\ $ (\nios|the_cpu_0|E_shift_rot_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|E_shift_rot_cnt\(4),
	cin => \nios|the_cpu_0|E_shift_rot_cnt[3]~12\,
	combout => \nios|the_cpu_0|E_shift_rot_cnt[4]~13_combout\);

-- Location: LCCOMB_X32_Y15_N12
\counter[7]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[7]~28_combout\ = (counter(7) & (\counter[6]~27\ $ (GND))) # (!counter(7) & (!\counter[6]~27\ & VCC))
-- \counter[7]~29\ = CARRY((counter(7) & !\counter[6]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter(7),
	datad => VCC,
	cin => \counter[6]~27\,
	combout => \counter[7]~28_combout\,
	cout => \counter[7]~29\);

-- Location: LCCOMB_X32_Y15_N16
\counter[9]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[9]~32_combout\ = (counter(9) & (\counter[8]~31\ $ (GND))) # (!counter(9) & (!\counter[8]~31\ & VCC))
-- \counter[9]~33\ = CARRY((counter(9) & !\counter[8]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter(9),
	datad => VCC,
	cin => \counter[8]~31\,
	combout => \counter[9]~32_combout\,
	cout => \counter[9]~33\);

-- Location: LCCOMB_X32_Y15_N20
\counter[11]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[11]~36_combout\ = (counter(11) & (\counter[10]~35\ $ (GND))) # (!counter(11) & (!\counter[10]~35\ & VCC))
-- \counter[11]~37\ = CARRY((counter(11) & !\counter[10]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter(11),
	datad => VCC,
	cin => \counter[10]~35\,
	combout => \counter[11]~36_combout\,
	cout => \counter[11]~37\);

-- Location: LCFF_X28_Y19_N17
\nios|the_vga|vga|readdata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~150_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(19));

-- Location: LCFF_X28_Y19_N21
\nios|the_vga|vga|readdata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~152_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(17));

-- Location: LCFF_X28_Y19_N7
\nios|the_vga|vga|readdata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~153_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(16));

-- Location: LCCOMB_X23_Y21_N4
\nios|the_cpu_0|av_ld_byte1_data[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte1_data[6]~6_combout\ = (\nios|the_cpu_0|av_ld_aligning_data~regout\ & ((\nios|the_cpu_0|av_fill_bit~1_combout\))) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & 
-- (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~19_combout\,
	datab => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datad => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	combout => \nios|the_cpu_0|av_ld_byte1_data[6]~6_combout\);

-- Location: LCFF_X23_Y21_N25
\nios|the_cpu_0|av_ld_byte2_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte2_data[6]~6_combout\,
	sdata => \nios|the_cpu_0|av_ld_byte3_data\(6),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte2_data\(6));

-- Location: LCFF_X28_Y19_N9
\nios|the_vga|vga|readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~155_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(12));

-- Location: LCCOMB_X23_Y18_N10
\nios|the_cpu_0|av_ld_byte1_data[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte1_data[3]~3_combout\ = (\nios|the_cpu_0|av_ld_aligning_data~regout\ & ((\nios|the_cpu_0|av_fill_bit~1_combout\))) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & 
-- (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~31_combout\,
	datad => \nios|the_cpu_0|av_fill_bit~1_combout\,
	combout => \nios|the_cpu_0|av_ld_byte1_data[3]~3_combout\);

-- Location: LCCOMB_X29_Y18_N24
\nios|the_cpu_0|av_ld_byte1_data[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte1_data[2]~2_combout\ = (\nios|the_cpu_0|av_ld_aligning_data~regout\ & (\nios|the_cpu_0|av_fill_bit~1_combout\)) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & 
-- ((\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~35_combout\,
	combout => \nios|the_cpu_0|av_ld_byte1_data[2]~2_combout\);

-- Location: LCCOMB_X29_Y18_N12
\nios|the_cpu_0|av_ld_byte1_data[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte1_data[1]~1_combout\ = (\nios|the_cpu_0|av_ld_aligning_data~regout\ & (\nios|the_cpu_0|av_fill_bit~1_combout\)) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & 
-- ((\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~38_combout\,
	combout => \nios|the_cpu_0|av_ld_byte1_data[1]~1_combout\);

-- Location: LCFF_X32_Y19_N9
\nios|the_ps2|the_de2_ps2|U1|Scan_DAVi\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Scan_DAVi~0_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Scan_DAVi~regout\);

-- Location: LCFF_X28_Y19_N27
\nios|the_vga|vga|readdata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~156_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(20));

-- Location: LCFF_X30_Y17_N17
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1));

-- Location: LCCOMB_X28_Y17_N14
\nios|the_jtag_uart_0|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add0~0_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) & VCC)) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (GND)))
-- \nios|the_jtag_uart_0|Add0~1\ = CARRY((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- !\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	combout => \nios|the_jtag_uart_0|Add0~0_combout\,
	cout => \nios|the_jtag_uart_0|Add0~1\);

-- Location: LCCOMB_X28_Y17_N16
\nios|the_jtag_uart_0|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add0~2_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & ((\nios|the_jtag_uart_0|Add0~1\) # (GND))) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & (!\nios|the_jtag_uart_0|Add0~1\))
-- \nios|the_jtag_uart_0|Add0~3\ = CARRY((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # (!\nios|the_jtag_uart_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|Add0~1\,
	combout => \nios|the_jtag_uart_0|Add0~2_combout\,
	cout => \nios|the_jtag_uart_0|Add0~3\);

-- Location: LCCOMB_X28_Y17_N18
\nios|the_jtag_uart_0|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add0~4_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (!\nios|the_jtag_uart_0|Add0~3\ & VCC)) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (\nios|the_jtag_uart_0|Add0~3\ $ (GND)))
-- \nios|the_jtag_uart_0|Add0~5\ = CARRY((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & !\nios|the_jtag_uart_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|Add0~3\,
	combout => \nios|the_jtag_uart_0|Add0~4_combout\,
	cout => \nios|the_jtag_uart_0|Add0~5\);

-- Location: LCCOMB_X28_Y17_N20
\nios|the_jtag_uart_0|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add0~6_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & ((\nios|the_jtag_uart_0|Add0~5\) # (GND))) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (!\nios|the_jtag_uart_0|Add0~5\))
-- \nios|the_jtag_uart_0|Add0~7\ = CARRY((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)) # (!\nios|the_jtag_uart_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|Add0~5\,
	combout => \nios|the_jtag_uart_0|Add0~6_combout\,
	cout => \nios|the_jtag_uart_0|Add0~7\);

-- Location: LCFF_X27_Y17_N11
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5));

-- Location: LCCOMB_X28_Y17_N22
\nios|the_jtag_uart_0|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add0~8_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (!\nios|the_jtag_uart_0|Add0~7\ & VCC)) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (\nios|the_jtag_uart_0|Add0~7\ $ (GND)))
-- \nios|the_jtag_uart_0|Add0~9\ = CARRY((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & !\nios|the_jtag_uart_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|Add0~7\,
	combout => \nios|the_jtag_uart_0|Add0~8_combout\,
	cout => \nios|the_jtag_uart_0|Add0~9\);

-- Location: LCCOMB_X28_Y17_N24
\nios|the_jtag_uart_0|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add0~10_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & (!\nios|the_jtag_uart_0|Add0~9\)) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & (\nios|the_jtag_uart_0|Add0~9\ & VCC))
-- \nios|the_jtag_uart_0|Add0~11\ = CARRY((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & !\nios|the_jtag_uart_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => VCC,
	cin => \nios|the_jtag_uart_0|Add0~9\,
	combout => \nios|the_jtag_uart_0|Add0~10_combout\,
	cout => \nios|the_jtag_uart_0|Add0~11\);

-- Location: LCCOMB_X28_Y17_N26
\nios|the_jtag_uart_0|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add0~12_combout\ = !\nios|the_jtag_uart_0|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios|the_jtag_uart_0|Add0~11\,
	combout => \nios|the_jtag_uart_0|Add0~12_combout\);

-- Location: LCFF_X28_Y19_N13
\nios|the_vga|vga|readdata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~161_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(23));

-- Location: LCFF_X28_Y19_N31
\nios|the_vga|vga|readdata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~162_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(22));

-- Location: LCCOMB_X23_Y21_N24
\nios|the_cpu_0|av_ld_byte2_data[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte2_data[6]~6_combout\ = (\nios|the_cpu_0|av_ld_aligning_data~regout\ & ((\nios|the_cpu_0|av_fill_bit~1_combout\))) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & 
-- (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~52_combout\,
	datab => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datad => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	combout => \nios|the_cpu_0|av_ld_byte2_data[6]~6_combout\);

-- Location: LCFF_X28_Y19_N1
\nios|the_vga|vga|readdata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~163_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(21));

-- Location: LCFF_X31_Y16_N21
\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[3]~12_combout\,
	sclr => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~6_combout\,
	ena => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(3));

-- Location: M4K_X26_Y12
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "snake_system:nios|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \nios|the_jtag_uart_0|wr_rfifo~combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios|the_jtag_uart_0|wr_rfifo~combout\,
	ena1 => \nios|the_jtag_uart_0|rvalid~0_combout\,
	portadatain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y17_N18
\nios|the_jtag_uart_0|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add1~12_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (!\nios|the_jtag_uart_0|Add1~7\ & VCC)) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (\nios|the_jtag_uart_0|Add1~7\ $ (GND)))
-- \nios|the_jtag_uart_0|Add1~13\ = CARRY((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & !\nios|the_jtag_uart_0|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|Add1~7\,
	combout => \nios|the_jtag_uart_0|Add1~12_combout\,
	cout => \nios|the_jtag_uart_0|Add1~13\);

-- Location: LCFF_X30_Y15_N9
\nios|the_vga|vga|readdata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~166_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(30));

-- Location: LCFF_X30_Y15_N11
\nios|the_vga|vga|readdata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~167_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(29));

-- Location: LCCOMB_X30_Y17_N16
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ (((\nios|the_jtag_uart_0|fifo_wr~regout\) # (VCC))))) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((GND))))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (\nios|the_jtag_uart_0|fifo_wr~regout\)) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \nios|the_jtag_uart_0|fifo_wr~regout\,
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X27_Y17_N8
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & VCC)))) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ (((VCC) # (!\nios|the_jtag_uart_0|wr_rfifo~combout\)))))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ 
-- & (\nios|the_jtag_uart_0|wr_rfifo~combout\ $ (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|wr_rfifo~combout\,
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X27_Y17_N10
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: M4K_X26_Y14
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "snake_system:nios|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \nios|the_jtag_uart_0|fifo_wr~regout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios|the_jtag_uart_0|fifo_wr~regout\,
	ena1 => \nios|the_jtag_uart_0|rd_wfifo~combout\,
	portadatain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y17_N20
\nios|the_jtag_uart_0|Add1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add1~15_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & ((\nios|the_jtag_uart_0|Add1~13\) # (GND))) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (!\nios|the_jtag_uart_0|Add1~13\))
-- \nios|the_jtag_uart_0|Add1~16\ = CARRY((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # (!\nios|the_jtag_uart_0|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|Add1~13\,
	combout => \nios|the_jtag_uart_0|Add1~15_combout\,
	cout => \nios|the_jtag_uart_0|Add1~16\);

-- Location: LCCOMB_X29_Y17_N22
\nios|the_jtag_uart_0|Add1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add1~17_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & (\nios|the_jtag_uart_0|Add1~16\ $ (GND))) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & ((GND) # (!\nios|the_jtag_uart_0|Add1~16\)))
-- \nios|the_jtag_uart_0|Add1~18\ = CARRY((!\nios|the_jtag_uart_0|Add1~16\) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => VCC,
	cin => \nios|the_jtag_uart_0|Add1~16\,
	combout => \nios|the_jtag_uart_0|Add1~17_combout\,
	cout => \nios|the_jtag_uart_0|Add1~18\);

-- Location: LCCOMB_X31_Y16_N18
\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[2]~10_combout\ = (\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(2) & (\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[1]~9\ $ (GND))) # (!\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(2) & (!\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[1]~9\ & VCC))
-- \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[2]~11\ = CARRY((\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(2) & !\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(2),
	datad => VCC,
	cin => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[1]~9\,
	combout => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[2]~10_combout\,
	cout => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[2]~11\);

-- Location: LCCOMB_X31_Y16_N20
\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[3]~12_combout\ = \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(3) $ (\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[2]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(3),
	cin => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[2]~11\,
	combout => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[3]~12_combout\);

-- Location: LCFF_X23_Y17_N9
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out\(0));

-- Location: LCFF_X21_Y18_N25
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tdo~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout\);

-- Location: LCCOMB_X28_Y18_N24
\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~0_combout\ = (!\nios|the_cpu_0|W_alu_result\(9) & (!\nios|the_cpu_0|W_alu_result\(10) & (!\nios|the_cpu_0|W_alu_result\(7) & 
-- !\nios|the_cpu_0|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(9),
	datab => \nios|the_cpu_0|W_alu_result\(10),
	datac => \nios|the_cpu_0|W_alu_result\(7),
	datad => \nios|the_cpu_0|W_alu_result\(8),
	combout => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~0_combout\);

-- Location: LCFF_X29_Y15_N7
\nios|the_vga|vga|led_chooser[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|led_chooser~5_combout\,
	ena => \nios|the_vga|vga|led_chooser[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|led_chooser\(3));

-- Location: LCFF_X29_Y15_N15
\nios|the_vga|vga|led_chooser[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|led_chooser~8_combout\,
	ena => \nios|the_vga|vga|led_chooser[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|led_chooser\(6));

-- Location: LCFF_X29_Y15_N13
\nios|the_vga|vga|led_chooser[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|led_chooser~11_combout\,
	ena => \nios|the_vga|vga|led_chooser[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|led_chooser\(9));

-- Location: LCFF_X31_Y16_N3
\nios|the_vga|vga|led_chooser[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|led_chooser~3_combout\,
	ena => \nios|the_vga|vga|led_chooser[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|led_chooser\(15));

-- Location: LCCOMB_X31_Y17_N12
\nios|the_cpu_0_data_master|dbs_count_enable~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|dbs_count_enable~4_combout\ = (\nios|the_cpu_0_data_master|dbs_count_enable~3_combout\) # ((\nios|the_sram_avalon_slave_0|d1_reasons_to_wait~regout\ & 
-- (\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\ & \nios|the_cpu_0|internal_d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|d1_reasons_to_wait~regout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\,
	datac => \nios|the_cpu_0|internal_d_read~regout\,
	datad => \nios|the_cpu_0_data_master|dbs_count_enable~3_combout\,
	combout => \nios|the_cpu_0_data_master|dbs_count_enable~4_combout\);

-- Location: LCFF_X30_Y20_N5
\nios|the_cpu_0|E_src2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src2_lo[14]~2_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(14));

-- Location: LCFF_X29_Y19_N7
\nios|the_cpu_0|E_src2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src2_lo[4]~12_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(4));

-- Location: LCFF_X27_Y19_N7
\nios|the_cpu_0|E_src2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src2_lo[3]~13_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(3));

-- Location: LCFF_X27_Y20_N11
\nios|the_cpu_0|E_src2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src2_lo[0]~16_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(0));

-- Location: LCCOMB_X28_Y25_N6
\nios|the_cpu_0|E_logic_result[20]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[20]~1_combout\ = (\nios|the_cpu_0|E_src2\(20) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src1\(20)))))) # (!\nios|the_cpu_0|E_src2\(20) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src1\(20)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src1\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(1),
	datab => \nios|the_cpu_0|R_logic_op\(0),
	datac => \nios|the_cpu_0|E_src2\(20),
	datad => \nios|the_cpu_0|E_src1\(20),
	combout => \nios|the_cpu_0|E_logic_result[20]~1_combout\);

-- Location: LCFF_X30_Y23_N7
\nios|the_cpu_0|R_ctrl_uncond_cti_non_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_ctrl_uncond_cti_non_br~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_uncond_cti_non_br~regout\);

-- Location: LCCOMB_X30_Y22_N24
\nios|the_cpu_0_data_master|A_WE_StdLogicVector~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|A_WE_StdLogicVector~0_combout\ = (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\ & ((\nios|the_cpu_0|internal_d_read~regout\) # (\nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|internal_d_read~regout\,
	datac => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\,
	combout => \nios|the_cpu_0_data_master|A_WE_StdLogicVector~0_combout\);

-- Location: LCFF_X31_Y17_N19
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_saved_chosen_master_vector[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_saved_chosen_master_vector\(1));

-- Location: LCCOMB_X32_Y17_N8
\nios|the_sram_avalon_slave_0|A_WE_StdLogicVector~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|A_WE_StdLogicVector~1_combout\ = (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\ & ((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~0_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\))) # (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~0_combout\ & (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_saved_chosen_master_vector\(1))))) 
-- # (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\ & (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_saved_chosen_master_vector\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_saved_chosen_master_vector\(1),
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\,
	datac => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\,
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|A_WE_StdLogicVector~1_combout\);

-- Location: LCCOMB_X29_Y25_N0
\nios|the_cpu_0|E_logic_result[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[4]~4_combout\ = (\nios|the_cpu_0|E_src2\(4) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src1\(4)))))) # (!\nios|the_cpu_0|E_src2\(4) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src1\(4)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(4),
	datab => \nios|the_cpu_0|R_logic_op\(1),
	datac => \nios|the_cpu_0|R_logic_op\(0),
	datad => \nios|the_cpu_0|E_src1\(4),
	combout => \nios|the_cpu_0|E_logic_result[4]~4_combout\);

-- Location: LCCOMB_X29_Y25_N6
\nios|the_cpu_0|E_logic_result[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[7]~7_combout\ = (\nios|the_cpu_0|E_src2\(7) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src1\(7)))))) # (!\nios|the_cpu_0|E_src2\(7) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src1\(7)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(7),
	datab => \nios|the_cpu_0|R_logic_op\(1),
	datac => \nios|the_cpu_0|R_logic_op\(0),
	datad => \nios|the_cpu_0|E_src1\(7),
	combout => \nios|the_cpu_0|E_logic_result[7]~7_combout\);

-- Location: LCCOMB_X24_Y24_N24
\nios|the_cpu_0|E_logic_result[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[8]~8_combout\ = (\nios|the_cpu_0|E_src2\(8) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src1\(8)))))) # (!\nios|the_cpu_0|E_src2\(8) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src1\(8)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src1\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(1),
	datab => \nios|the_cpu_0|R_logic_op\(0),
	datac => \nios|the_cpu_0|E_src2\(8),
	datad => \nios|the_cpu_0|E_src1\(8),
	combout => \nios|the_cpu_0|E_logic_result[8]~8_combout\);

-- Location: LCCOMB_X24_Y24_N6
\nios|the_cpu_0|E_logic_result[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[11]~11_combout\ = (\nios|the_cpu_0|E_src2\(11) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src1\(11)))))) # (!\nios|the_cpu_0|E_src2\(11) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src1\(11)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(1),
	datab => \nios|the_cpu_0|R_logic_op\(0),
	datac => \nios|the_cpu_0|E_src2\(11),
	datad => \nios|the_cpu_0|E_src1\(11),
	combout => \nios|the_cpu_0|E_logic_result[11]~11_combout\);

-- Location: LCCOMB_X28_Y22_N4
\nios|the_cpu_0|E_logic_result[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[14]~14_combout\ = (\nios|the_cpu_0|E_src2\(14) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src1\(14)))))) # (!\nios|the_cpu_0|E_src2\(14) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src1\(14)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src1\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(0),
	datab => \nios|the_cpu_0|R_logic_op\(1),
	datac => \nios|the_cpu_0|E_src2\(14),
	datad => \nios|the_cpu_0|E_src1\(14),
	combout => \nios|the_cpu_0|E_logic_result[14]~14_combout\);

-- Location: LCCOMB_X28_Y22_N14
\nios|the_cpu_0|E_logic_result[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[15]~15_combout\ = (\nios|the_cpu_0|E_src1\(15) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|E_src2\(15) & \nios|the_cpu_0|R_logic_op\(0)))))) # (!\nios|the_cpu_0|E_src1\(15) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- (\nios|the_cpu_0|E_src2\(15))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|E_src2\(15) & !\nios|the_cpu_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(15),
	datab => \nios|the_cpu_0|R_logic_op\(1),
	datac => \nios|the_cpu_0|E_src2\(15),
	datad => \nios|the_cpu_0|R_logic_op\(0),
	combout => \nios|the_cpu_0|E_logic_result[15]~15_combout\);

-- Location: LCCOMB_X28_Y22_N8
\nios|the_cpu_0|E_logic_result[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[16]~16_combout\ = (\nios|the_cpu_0|E_src1\(16) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src2\(16)))))) # (!\nios|the_cpu_0|E_src1\(16) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src2\(16)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(0),
	datab => \nios|the_cpu_0|R_logic_op\(1),
	datac => \nios|the_cpu_0|E_src1\(16),
	datad => \nios|the_cpu_0|E_src2\(16),
	combout => \nios|the_cpu_0|E_logic_result[16]~16_combout\);

-- Location: LCCOMB_X16_Y35_N12
\nios|the_vga|vga|V1|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal1~0_combout\ = (!\nios|the_vga|vga|V1|Vcount\(6) & (!\nios|the_vga|vga|V1|Vcount\(7) & (!\nios|the_vga|vga|V1|Vcount\(4) & !\nios|the_vga|vga|V1|Vcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Vcount\(6),
	datab => \nios|the_vga|vga|V1|Vcount\(7),
	datac => \nios|the_vga|vga|V1|Vcount\(4),
	datad => \nios|the_vga|vga|V1|Vcount\(8),
	combout => \nios|the_vga|vga|V1|Equal1~0_combout\);

-- Location: LCFF_X23_Y17_N19
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCCOMB_X23_Y17_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0) & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LCFF_X23_Y16_N9
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~11_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(1));

-- Location: LCCOMB_X29_Y15_N6
\nios|the_vga|vga|led_chooser~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|led_chooser~5_combout\ = (\nios|the_cpu_0|d_writedata\(3) & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|d_writedata\(3),
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|led_chooser~5_combout\);

-- Location: LCCOMB_X29_Y15_N14
\nios|the_vga|vga|led_chooser~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|led_chooser~8_combout\ = (\nios|the_cpu_0|d_writedata\(6) & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|d_writedata\(6),
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|led_chooser~8_combout\);

-- Location: LCCOMB_X29_Y15_N12
\nios|the_vga|vga|led_chooser~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|led_chooser~11_combout\ = (\nios|the_cpu_0|d_writedata\(9) & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|d_writedata\(9),
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|led_chooser~11_combout\);

-- Location: LCCOMB_X30_Y20_N4
\nios|the_cpu_0|R_src2_lo[14]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_lo[14]~2_combout\ = (!\nios|the_cpu_0|R_src2_lo~0_combout\ & ((\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(20)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & 
-- (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datab => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datac => \nios|the_cpu_0|D_iw\(20),
	datad => \nios|the_cpu_0|R_src2_lo~0_combout\,
	combout => \nios|the_cpu_0|R_src2_lo[14]~2_combout\);

-- Location: LCCOMB_X29_Y19_N6
\nios|the_cpu_0|R_src2_lo[4]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_lo[4]~12_combout\ = (!\nios|the_cpu_0|R_src2_lo~0_combout\ & ((\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|D_iw\(10))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & 
-- ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datab => \nios|the_cpu_0|D_iw\(10),
	datac => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \nios|the_cpu_0|R_src2_lo~0_combout\,
	combout => \nios|the_cpu_0|R_src2_lo[4]~12_combout\);

-- Location: LCCOMB_X27_Y19_N6
\nios|the_cpu_0|R_src2_lo[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_lo[3]~13_combout\ = (!\nios|the_cpu_0|R_src2_lo~0_combout\ & ((\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|D_iw\(9))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & 
-- ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(9),
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datad => \nios|the_cpu_0|R_src2_lo~0_combout\,
	combout => \nios|the_cpu_0|R_src2_lo[3]~13_combout\);

-- Location: LCCOMB_X27_Y20_N10
\nios|the_cpu_0|R_src2_lo[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_lo[0]~16_combout\ = (!\nios|the_cpu_0|R_src2_lo~0_combout\ & ((\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|D_iw\(6))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & 
-- ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datab => \nios|the_cpu_0|D_iw\(6),
	datac => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \nios|the_cpu_0|R_src2_lo~0_combout\,
	combout => \nios|the_cpu_0|R_src2_lo[0]~16_combout\);

-- Location: LCCOMB_X25_Y23_N10
\nios|the_cpu_0|Equal101~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal101~1_combout\ = (\nios|the_cpu_0|D_iw\(14) & !\nios|the_cpu_0|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|D_iw\(14),
	datad => \nios|the_cpu_0|D_iw\(15),
	combout => \nios|the_cpu_0|Equal101~1_combout\);

-- Location: LCCOMB_X31_Y22_N14
\nios|the_cpu_0|D_ctrl_alu_subtract~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_alu_subtract~5_combout\ = (((\nios|the_cpu_0|D_iw\(16)) # (!\nios|the_cpu_0|Equal101~0_combout\)) # (!\nios|the_cpu_0|D_ctrl_alu_subtract~6_combout\)) # (!\nios|the_cpu_0|Equal2~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Equal2~5_combout\,
	datab => \nios|the_cpu_0|D_ctrl_alu_subtract~6_combout\,
	datac => \nios|the_cpu_0|D_iw\(16),
	datad => \nios|the_cpu_0|Equal101~0_combout\,
	combout => \nios|the_cpu_0|D_ctrl_alu_subtract~5_combout\);

-- Location: LCFF_X32_Y20_N27
\nios|the_cpu_0|E_src2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src2_hi[15]~2_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(31));

-- Location: LCCOMB_X28_Y25_N4
\nios|the_cpu_0|Equal125~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal125~0_combout\ = (!\nios|the_cpu_0|E_logic_result[20]~1_combout\ & (!\nios|the_cpu_0|E_logic_result[2]~2_combout\ & (!\nios|the_cpu_0|E_logic_result[19]~0_combout\ & !\nios|the_cpu_0|E_logic_result[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[20]~1_combout\,
	datab => \nios|the_cpu_0|E_logic_result[2]~2_combout\,
	datac => \nios|the_cpu_0|E_logic_result[19]~0_combout\,
	datad => \nios|the_cpu_0|E_logic_result[3]~3_combout\,
	combout => \nios|the_cpu_0|Equal125~0_combout\);

-- Location: LCCOMB_X29_Y25_N8
\nios|the_cpu_0|Equal125~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal125~1_combout\ = (!\nios|the_cpu_0|E_logic_result[7]~7_combout\ & (!\nios|the_cpu_0|E_logic_result[5]~5_combout\ & (!\nios|the_cpu_0|E_logic_result[6]~6_combout\ & !\nios|the_cpu_0|E_logic_result[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[7]~7_combout\,
	datab => \nios|the_cpu_0|E_logic_result[5]~5_combout\,
	datac => \nios|the_cpu_0|E_logic_result[6]~6_combout\,
	datad => \nios|the_cpu_0|E_logic_result[4]~4_combout\,
	combout => \nios|the_cpu_0|Equal125~1_combout\);

-- Location: LCCOMB_X24_Y24_N16
\nios|the_cpu_0|Equal125~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal125~2_combout\ = (!\nios|the_cpu_0|E_logic_result[10]~10_combout\ & (!\nios|the_cpu_0|E_logic_result[9]~9_combout\ & (!\nios|the_cpu_0|E_logic_result[8]~8_combout\ & !\nios|the_cpu_0|E_logic_result[11]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[10]~10_combout\,
	datab => \nios|the_cpu_0|E_logic_result[9]~9_combout\,
	datac => \nios|the_cpu_0|E_logic_result[8]~8_combout\,
	datad => \nios|the_cpu_0|E_logic_result[11]~11_combout\,
	combout => \nios|the_cpu_0|Equal125~2_combout\);

-- Location: LCCOMB_X28_Y22_N6
\nios|the_cpu_0|Equal125~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal125~3_combout\ = (!\nios|the_cpu_0|E_logic_result[15]~15_combout\ & (!\nios|the_cpu_0|E_logic_result[14]~14_combout\ & (!\nios|the_cpu_0|E_logic_result[12]~12_combout\ & !\nios|the_cpu_0|E_logic_result[13]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[15]~15_combout\,
	datab => \nios|the_cpu_0|E_logic_result[14]~14_combout\,
	datac => \nios|the_cpu_0|E_logic_result[12]~12_combout\,
	datad => \nios|the_cpu_0|E_logic_result[13]~13_combout\,
	combout => \nios|the_cpu_0|Equal125~3_combout\);

-- Location: LCCOMB_X25_Y22_N0
\nios|the_cpu_0|Equal125~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal125~4_combout\ = (\nios|the_cpu_0|Equal125~2_combout\ & \nios|the_cpu_0|Equal125~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|Equal125~2_combout\,
	datad => \nios|the_cpu_0|Equal125~3_combout\,
	combout => \nios|the_cpu_0|Equal125~4_combout\);

-- Location: LCCOMB_X24_Y22_N18
\nios|the_cpu_0|E_logic_result[31]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[31]~19_combout\ = (\nios|the_cpu_0|E_src1\(31) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src2\(31)))))) # (!\nios|the_cpu_0|E_src1\(31) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src2\(31)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(1),
	datab => \nios|the_cpu_0|R_logic_op\(0),
	datac => \nios|the_cpu_0|E_src1\(31),
	datad => \nios|the_cpu_0|E_src2\(31),
	combout => \nios|the_cpu_0|E_logic_result[31]~19_combout\);

-- Location: LCCOMB_X25_Y22_N26
\nios|the_cpu_0|Equal125~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal125~5_combout\ = (!\nios|the_cpu_0|E_logic_result[16]~16_combout\ & (!\nios|the_cpu_0|E_logic_result[18]~18_combout\ & (!\nios|the_cpu_0|E_logic_result[17]~17_combout\ & !\nios|the_cpu_0|E_logic_result[31]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[16]~16_combout\,
	datab => \nios|the_cpu_0|E_logic_result[18]~18_combout\,
	datac => \nios|the_cpu_0|E_logic_result[17]~17_combout\,
	datad => \nios|the_cpu_0|E_logic_result[31]~19_combout\,
	combout => \nios|the_cpu_0|Equal125~5_combout\);

-- Location: LCCOMB_X28_Y23_N18
\nios|the_cpu_0|E_logic_result[29]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[29]~21_combout\ = (\nios|the_cpu_0|E_src2\(29) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src1\(29)))))) # (!\nios|the_cpu_0|E_src2\(29) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src1\(29)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(0),
	datab => \nios|the_cpu_0|E_src2\(29),
	datac => \nios|the_cpu_0|R_logic_op\(1),
	datad => \nios|the_cpu_0|E_src1\(29),
	combout => \nios|the_cpu_0|E_logic_result[29]~21_combout\);

-- Location: LCCOMB_X24_Y23_N26
\nios|the_cpu_0|Equal125~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal125~6_combout\ = (!\nios|the_cpu_0|E_logic_result[26]~23_combout\ & (!\nios|the_cpu_0|E_logic_result[27]~22_combout\ & (!\nios|the_cpu_0|E_logic_result[30]~20_combout\ & !\nios|the_cpu_0|E_logic_result[29]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[26]~23_combout\,
	datab => \nios|the_cpu_0|E_logic_result[27]~22_combout\,
	datac => \nios|the_cpu_0|E_logic_result[30]~20_combout\,
	datad => \nios|the_cpu_0|E_logic_result[29]~21_combout\,
	combout => \nios|the_cpu_0|Equal125~6_combout\);

-- Location: LCCOMB_X29_Y23_N18
\nios|the_cpu_0|E_logic_result[25]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[25]~24_combout\ = (\nios|the_cpu_0|E_src2\(25) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|E_src1\(25) & \nios|the_cpu_0|R_logic_op\(0)))))) # (!\nios|the_cpu_0|E_src2\(25) & ((\nios|the_cpu_0|E_src1\(25) & 
-- ((\nios|the_cpu_0|R_logic_op\(1)))) # (!\nios|the_cpu_0|E_src1\(25) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(25),
	datab => \nios|the_cpu_0|E_src1\(25),
	datac => \nios|the_cpu_0|R_logic_op\(0),
	datad => \nios|the_cpu_0|R_logic_op\(1),
	combout => \nios|the_cpu_0|E_logic_result[25]~24_combout\);

-- Location: LCCOMB_X29_Y21_N16
\nios|the_cpu_0|E_logic_result[23]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[23]~26_combout\ = (\nios|the_cpu_0|E_src1\(23) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src2\(23)))))) # (!\nios|the_cpu_0|E_src1\(23) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src2\(23)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(1),
	datab => \nios|the_cpu_0|E_src1\(23),
	datac => \nios|the_cpu_0|R_logic_op\(0),
	datad => \nios|the_cpu_0|E_src2\(23),
	combout => \nios|the_cpu_0|E_logic_result[23]~26_combout\);

-- Location: LCCOMB_X29_Y21_N10
\nios|the_cpu_0|E_logic_result[22]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[22]~27_combout\ = (\nios|the_cpu_0|E_src1\(22) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src2\(22)))))) # (!\nios|the_cpu_0|E_src1\(22) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src2\(22)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src2\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(0),
	datab => \nios|the_cpu_0|R_logic_op\(1),
	datac => \nios|the_cpu_0|E_src1\(22),
	datad => \nios|the_cpu_0|E_src2\(22),
	combout => \nios|the_cpu_0|E_logic_result[22]~27_combout\);

-- Location: LCCOMB_X29_Y21_N20
\nios|the_cpu_0|Equal125~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal125~7_combout\ = (!\nios|the_cpu_0|E_logic_result[23]~26_combout\ & (!\nios|the_cpu_0|E_logic_result[25]~24_combout\ & (!\nios|the_cpu_0|E_logic_result[24]~25_combout\ & !\nios|the_cpu_0|E_logic_result[22]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[23]~26_combout\,
	datab => \nios|the_cpu_0|E_logic_result[25]~24_combout\,
	datac => \nios|the_cpu_0|E_logic_result[24]~25_combout\,
	datad => \nios|the_cpu_0|E_logic_result[22]~27_combout\,
	combout => \nios|the_cpu_0|Equal125~7_combout\);

-- Location: LCCOMB_X29_Y21_N30
\nios|the_cpu_0|E_logic_result[21]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[21]~28_combout\ = (\nios|the_cpu_0|E_src1\(21) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src2\(21)))))) # (!\nios|the_cpu_0|E_src1\(21) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src2\(21)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(0),
	datab => \nios|the_cpu_0|R_logic_op\(1),
	datac => \nios|the_cpu_0|E_src1\(21),
	datad => \nios|the_cpu_0|E_src2\(21),
	combout => \nios|the_cpu_0|E_logic_result[21]~28_combout\);

-- Location: LCCOMB_X29_Y25_N2
\nios|the_cpu_0|E_logic_result[1]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[1]~29_combout\ = (\nios|the_cpu_0|E_src1\(1) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src2\(1)))))) # (!\nios|the_cpu_0|E_src1\(1) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src2\(1)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(1),
	datab => \nios|the_cpu_0|R_logic_op\(1),
	datac => \nios|the_cpu_0|R_logic_op\(0),
	datad => \nios|the_cpu_0|E_src2\(1),
	combout => \nios|the_cpu_0|E_logic_result[1]~29_combout\);

-- Location: LCCOMB_X29_Y23_N30
\nios|the_cpu_0|E_logic_result[28]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[28]~32_combout\ = (\nios|the_cpu_0|E_src1\(28) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src2\(28)))))) # (!\nios|the_cpu_0|E_src1\(28) & ((\nios|the_cpu_0|E_src2\(28) & 
-- ((\nios|the_cpu_0|R_logic_op\(1)))) # (!\nios|the_cpu_0|E_src2\(28) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(0),
	datab => \nios|the_cpu_0|E_src1\(28),
	datac => \nios|the_cpu_0|E_src2\(28),
	datad => \nios|the_cpu_0|R_logic_op\(1),
	combout => \nios|the_cpu_0|E_logic_result[28]~32_combout\);

-- Location: LCCOMB_X30_Y21_N4
\nios|the_cpu_0|Equal125~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal125~8_combout\ = (!\nios|the_cpu_0|E_logic_result[28]~32_combout\ & (!\nios|the_cpu_0|E_logic_result[0]~31_combout\ & (!\nios|the_cpu_0|E_logic_result[21]~28_combout\ & !\nios|the_cpu_0|E_logic_result[1]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[28]~32_combout\,
	datab => \nios|the_cpu_0|E_logic_result[0]~31_combout\,
	datac => \nios|the_cpu_0|E_logic_result[21]~28_combout\,
	datad => \nios|the_cpu_0|E_logic_result[1]~29_combout\,
	combout => \nios|the_cpu_0|Equal125~8_combout\);

-- Location: LCCOMB_X25_Y22_N20
\nios|the_cpu_0|Equal125~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal125~9_combout\ = (\nios|the_cpu_0|Equal125~6_combout\ & (\nios|the_cpu_0|Equal125~5_combout\ & (\nios|the_cpu_0|Equal125~8_combout\ & \nios|the_cpu_0|Equal125~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Equal125~6_combout\,
	datab => \nios|the_cpu_0|Equal125~5_combout\,
	datac => \nios|the_cpu_0|Equal125~8_combout\,
	datad => \nios|the_cpu_0|Equal125~7_combout\,
	combout => \nios|the_cpu_0|Equal125~9_combout\);

-- Location: LCCOMB_X25_Y22_N6
\nios|the_cpu_0|Equal125~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal125~10_combout\ = (\nios|the_cpu_0|Equal125~0_combout\ & (\nios|the_cpu_0|Equal125~4_combout\ & (\nios|the_cpu_0|Equal125~9_combout\ & \nios|the_cpu_0|Equal125~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Equal125~0_combout\,
	datab => \nios|the_cpu_0|Equal125~4_combout\,
	datac => \nios|the_cpu_0|Equal125~9_combout\,
	datad => \nios|the_cpu_0|Equal125~1_combout\,
	combout => \nios|the_cpu_0|Equal125~10_combout\);

-- Location: LCCOMB_X30_Y23_N4
\nios|the_cpu_0|D_ctrl_uncond_cti_non_br~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_uncond_cti_non_br~0_combout\ = (\nios|the_cpu_0|Equal101~4_combout\ & (!\nios|the_cpu_0|D_iw\(12) & ((\nios|the_cpu_0|D_iw\(15)) # (\nios|the_cpu_0|D_iw\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(15),
	datab => \nios|the_cpu_0|Equal101~4_combout\,
	datac => \nios|the_cpu_0|D_iw\(13),
	datad => \nios|the_cpu_0|D_iw\(12),
	combout => \nios|the_cpu_0|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X30_Y23_N6
\nios|the_cpu_0|D_ctrl_uncond_cti_non_br~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_uncond_cti_non_br~1_combout\ = (\nios|the_cpu_0|Equal101~5_combout\) # ((\nios|the_cpu_0|D_ctrl_uncond_cti_non_br~0_combout\) # (\nios|the_cpu_0|D_ctrl_jmp_direct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|Equal101~5_combout\,
	datac => \nios|the_cpu_0|D_ctrl_uncond_cti_non_br~0_combout\,
	datad => \nios|the_cpu_0|D_ctrl_jmp_direct~0_combout\,
	combout => \nios|the_cpu_0|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: LCCOMB_X30_Y22_N16
\nios|the_cpu_0|E_stall~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_stall~0_combout\ = (\nios|the_cpu_0|E_shift_rot_cnt\(0)) # ((\nios|the_cpu_0|E_shift_rot_cnt\(1)) # ((\nios|the_cpu_0|E_new_inst~regout\) # (\nios|the_cpu_0|E_shift_rot_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_cnt\(0),
	datab => \nios|the_cpu_0|E_shift_rot_cnt\(1),
	datac => \nios|the_cpu_0|E_new_inst~regout\,
	datad => \nios|the_cpu_0|E_shift_rot_cnt\(2),
	combout => \nios|the_cpu_0|E_stall~0_combout\);

-- Location: LCCOMB_X30_Y22_N2
\nios|the_cpu_0|E_stall~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_stall~1_combout\ = (\nios|the_cpu_0|E_stall~0_combout\) # ((\nios|the_cpu_0|E_shift_rot_cnt\(4)) # (\nios|the_cpu_0|E_shift_rot_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_stall~0_combout\,
	datab => \nios|the_cpu_0|E_shift_rot_cnt\(4),
	datac => \nios|the_cpu_0|E_shift_rot_cnt\(3),
	combout => \nios|the_cpu_0|E_stall~1_combout\);

-- Location: LCFF_X30_Y22_N31
\nios|the_cpu_0|av_ld_waiting_for_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_waiting_for_data_nxt~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_waiting_for_data~regout\);

-- Location: LCCOMB_X30_Y22_N30
\nios|the_cpu_0|av_ld_waiting_for_data_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_waiting_for_data_nxt~0_combout\ = (\nios|the_cpu_0|av_ld_waiting_for_data~regout\ & (((!\nios|the_cpu_0|av_ld_aligning_data_nxt~0_combout\)))) # (!\nios|the_cpu_0|av_ld_waiting_for_data~regout\ & (\nios|the_cpu_0|E_new_inst~regout\ & 
-- ((\nios|the_cpu_0|R_ctrl_ld~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_new_inst~regout\,
	datab => \nios|the_cpu_0|av_ld_aligning_data_nxt~0_combout\,
	datac => \nios|the_cpu_0|av_ld_waiting_for_data~regout\,
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LCCOMB_X30_Y22_N20
\nios|the_cpu_0|E_stall~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_stall~3_combout\ = (\nios|the_cpu_0|E_valid~regout\ & ((\nios|the_cpu_0|av_ld_waiting_for_data_nxt~0_combout\) # ((!\nios|the_cpu_0|D_iw\(4) & \nios|the_cpu_0|av_ld_aligning_data_nxt~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(4),
	datab => \nios|the_cpu_0|av_ld_waiting_for_data_nxt~0_combout\,
	datac => \nios|the_cpu_0|av_ld_aligning_data_nxt~2_combout\,
	datad => \nios|the_cpu_0|E_valid~regout\,
	combout => \nios|the_cpu_0|E_stall~3_combout\);

-- Location: LCCOMB_X24_Y22_N12
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\ = (!\nios|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\ & ((\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\) 
-- # (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\,
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\);

-- Location: LCCOMB_X28_Y21_N20
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1_combout\ = (!\nios|the_cpu_0|F_pc\(4) & (!\nios|the_cpu_0|F_pc\(5) & !\nios|the_cpu_0|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|F_pc\(4),
	datac => \nios|the_cpu_0|F_pc\(5),
	datad => \nios|the_cpu_0|F_pc\(3),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCFF_X28_Y15_N19
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~regout\);

-- Location: LCCOMB_X15_Y35_N26
\nios|the_vga|vga|V1|Equal9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal9~0_combout\ = (!\nios|the_vga|vga|V1|Hcount\(6) & (\nios|the_vga|vga|V1|Hcount\(9) & (!\nios|the_vga|vga|V1|Hcount\(0) & !\nios|the_vga|vga|V1|Hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Hcount\(6),
	datab => \nios|the_vga|vga|V1|Hcount\(9),
	datac => \nios|the_vga|vga|V1|Hcount\(0),
	datad => \nios|the_vga|vga|V1|Hcount\(1),
	combout => \nios|the_vga|vga|V1|Equal9~0_combout\);

-- Location: LCCOMB_X15_Y35_N28
\nios|the_vga|vga|V1|Equal9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal9~1_combout\ = (\nios|the_vga|vga|V1|Hcount\(7) & (\nios|the_vga|vga|V1|Hcount\(5) & (\nios|the_vga|vga|V1|Hcount\(2) & !\nios|the_vga|vga|V1|Hcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Hcount\(7),
	datab => \nios|the_vga|vga|V1|Hcount\(5),
	datac => \nios|the_vga|vga|V1|Hcount\(2),
	datad => \nios|the_vga|vga|V1|Hcount\(8),
	combout => \nios|the_vga|vga|V1|Equal9~1_combout\);

-- Location: LCCOMB_X15_Y35_N30
\nios|the_vga|vga|V1|Equal9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal9~2_combout\ = (!\nios|the_vga|vga|V1|Hcount\(4) & (\nios|the_vga|vga|V1|Equal9~1_combout\ & (\nios|the_vga|vga|V1|Hcount\(3) & \nios|the_vga|vga|V1|Equal9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Hcount\(4),
	datab => \nios|the_vga|vga|V1|Equal9~1_combout\,
	datac => \nios|the_vga|vga|V1|Hcount\(3),
	datad => \nios|the_vga|vga|V1|Equal9~0_combout\,
	combout => \nios|the_vga|vga|V1|Equal9~2_combout\);

-- Location: LCCOMB_X16_Y35_N8
\nios|the_vga|vga|V1|Equal11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal11~1_combout\ = (\nios|the_vga|vga|V1|Vcount\(3) & (\nios|the_vga|vga|V1|Equal11~0_combout\ & (\nios|the_vga|vga|V1|Vcount\(4) & \nios|the_vga|vga|V1|Vcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Vcount\(3),
	datab => \nios|the_vga|vga|V1|Equal11~0_combout\,
	datac => \nios|the_vga|vga|V1|Vcount\(4),
	datad => \nios|the_vga|vga|V1|Vcount\(8),
	combout => \nios|the_vga|vga|V1|Equal11~1_combout\);

-- Location: LCCOMB_X15_Y35_N16
\nios|the_vga|vga|V1|vga_hblank~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|vga_hblank~0_combout\ = (!\nios|the_vga|vga|V1|Hcount\(7) & (\nios|the_vga|vga|V1|Hcount\(8) & (!\nios|the_vga|vga|V1|Hcount\(5) & \nios|the_vga|vga|V1|Hcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Hcount\(7),
	datab => \nios|the_vga|vga|V1|Hcount\(8),
	datac => \nios|the_vga|vga|V1|Hcount\(5),
	datad => \nios|the_vga|vga|V1|Hcount\(4),
	combout => \nios|the_vga|vga|V1|vga_hblank~0_combout\);

-- Location: LCCOMB_X15_Y35_N10
\nios|the_vga|vga|V1|vga_hblank~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|vga_hblank~1_combout\ = (\nios|the_vga|vga|V1|vga_hblank~0_combout\ & (!\nios|the_vga|vga|V1|Hcount\(3) & (!\nios|the_vga|vga|V1|Hcount\(2) & \nios|the_vga|vga|V1|Equal9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|vga_hblank~0_combout\,
	datab => \nios|the_vga|vga|V1|Hcount\(3),
	datac => \nios|the_vga|vga|V1|Hcount\(2),
	datad => \nios|the_vga|vga|V1|Equal9~0_combout\,
	combout => \nios|the_vga|vga|V1|vga_hblank~1_combout\);

-- Location: LCCOMB_X16_Y35_N18
\nios|the_vga|vga|V1|Equal6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal6~1_combout\ = (\nios|the_vga|vga|V1|Equal6~0_combout\ & (!\nios|the_vga|vga|V1|Vcount\(2) & !\nios|the_vga|vga|V1|Vcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Equal6~0_combout\,
	datac => \nios|the_vga|vga|V1|Vcount\(2),
	datad => \nios|the_vga|vga|V1|Vcount\(7),
	combout => \nios|the_vga|vga|V1|Equal6~1_combout\);

-- Location: LCFF_X23_Y17_N5
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\);

-- Location: LCFF_X23_Y16_N19
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~14_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(2));

-- Location: LCFF_X27_Y15_N1
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~0_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X23_Y16_N20
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~10_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(0)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(0),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~10_combout\);

-- Location: LCCOMB_X23_Y16_N8
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~11_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~10_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(2),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~11_combout\);

-- Location: LCFF_X22_Y14_N15
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tck_t_dav\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\);

-- Location: LCCOMB_X22_Y14_N20
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(1),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X31_Y15_N12
\Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = (counter(9) & (counter(11) & (counter(8) & counter(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter(9),
	datab => counter(11),
	datac => counter(8),
	datad => counter(10),
	combout => \Equal0~2_combout\);

-- Location: LCCOMB_X23_Y20_N20
\nios|the_cpu_0|F_iw[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[1]~4_combout\ = (\nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(1)) # ((\nios|the_cpu_0|F_pc\(17)) # ((\nios|the_cpu_0|internal_i_read~regout\) # (\nios|the_cpu_0|F_pc\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(1),
	datab => \nios|the_cpu_0|F_pc\(17),
	datac => \nios|the_cpu_0|internal_i_read~regout\,
	datad => \nios|the_cpu_0|F_pc\(18),
	combout => \nios|the_cpu_0|F_iw[1]~4_combout\);

-- Location: LCFF_X28_Y15_N27
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~regout\);

-- Location: LCCOMB_X25_Y20_N24
\nios|the_cpu_0|F_iw[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[2]~8_combout\ = (\nios|the_cpu_0|F_pc\(17)) # ((\nios|the_cpu_0|F_pc\(18)) # ((\nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(2)) # (\nios|the_cpu_0|internal_i_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(17),
	datab => \nios|the_cpu_0|F_pc\(18),
	datac => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(2),
	datad => \nios|the_cpu_0|internal_i_read~regout\,
	combout => \nios|the_cpu_0|F_iw[2]~8_combout\);

-- Location: LCCOMB_X31_Y19_N10
\nios|the_cpu_0|F_iw[14]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[14]~18_combout\ = (\nios|the_cpu_0|W_status_reg_pie~regout\ & (\nios|the_cpu_0|W_ipending_reg\(0) & ((\nios|the_cpu_0|hbreak_enabled~regout\) # (!\nios|the_cpu_0|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_status_reg_pie~regout\,
	datab => \nios|the_cpu_0|W_ipending_reg\(0),
	datac => \nios|the_cpu_0|hbreak_req~0_combout\,
	datad => \nios|the_cpu_0|hbreak_enabled~regout\,
	combout => \nios|the_cpu_0|F_iw[14]~18_combout\);

-- Location: LCFF_X30_Y20_N25
\nios|the_cpu_0|R_wr_dst_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_wr_dst_reg~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_wr_dst_reg~regout\);

-- Location: LCCOMB_X30_Y15_N28
\nios|the_cpu_0|W_rf_wren\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wren~combout\ = ((\nios|the_cpu_0|R_wr_dst_reg~regout\ & \nios|the_cpu_0|W_valid~regout\)) # (!\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|R_wr_dst_reg~regout\,
	datac => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_cpu_0|W_valid~regout\,
	combout => \nios|the_cpu_0|W_rf_wren~combout\);

-- Location: LCCOMB_X32_Y22_N14
\nios|the_cpu_0|Equal2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal2~9_combout\ = (\nios|the_cpu_0|D_iw\(0) & (!\nios|the_cpu_0|D_iw\(1) & (!\nios|the_cpu_0|D_iw\(3) & !\nios|the_cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(0),
	datab => \nios|the_cpu_0|D_iw\(1),
	datac => \nios|the_cpu_0|D_iw\(3),
	datad => \nios|the_cpu_0|D_iw\(4),
	combout => \nios|the_cpu_0|Equal2~9_combout\);

-- Location: LCCOMB_X32_Y20_N28
\nios|the_cpu_0|Equal2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal2~10_combout\ = (\nios|the_cpu_0|D_iw\(2) & (!\nios|the_cpu_0|D_iw\(5) & \nios|the_cpu_0|Equal2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(2),
	datab => \nios|the_cpu_0|D_iw\(5),
	datad => \nios|the_cpu_0|Equal2~4_combout\,
	combout => \nios|the_cpu_0|Equal2~10_combout\);

-- Location: LCCOMB_X32_Y22_N24
\nios|the_cpu_0|Equal101~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal101~6_combout\ = (!\nios|the_cpu_0|D_iw\(5) & (\nios|the_cpu_0|Equal2~9_combout\ & !\nios|the_cpu_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|D_iw\(5),
	datac => \nios|the_cpu_0|Equal2~9_combout\,
	datad => \nios|the_cpu_0|D_iw\(2),
	combout => \nios|the_cpu_0|Equal101~6_combout\);

-- Location: LCCOMB_X31_Y22_N20
\nios|the_cpu_0|D_ctrl_force_src2_zero~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_force_src2_zero~0_combout\ = (\nios|the_cpu_0|D_iw\(15) & ((\nios|the_cpu_0|D_iw\(13) & ((!\nios|the_cpu_0|D_iw\(14)))) # (!\nios|the_cpu_0|D_iw\(13) & (!\nios|the_cpu_0|D_iw\(16))))) # (!\nios|the_cpu_0|D_iw\(15) & 
-- (\nios|the_cpu_0|D_iw\(13) & (!\nios|the_cpu_0|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(15),
	datab => \nios|the_cpu_0|D_iw\(13),
	datac => \nios|the_cpu_0|D_iw\(16),
	datad => \nios|the_cpu_0|D_iw\(14),
	combout => \nios|the_cpu_0|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X31_Y22_N30
\nios|the_cpu_0|D_ctrl_force_src2_zero~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_force_src2_zero~1_combout\ = (\nios|the_cpu_0|D_ctrl_force_src2_zero~0_combout\ & ((\nios|the_cpu_0|D_iw\(16)) # (\nios|the_cpu_0|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(16),
	datac => \nios|the_cpu_0|D_ctrl_force_src2_zero~0_combout\,
	datad => \nios|the_cpu_0|D_iw\(11),
	combout => \nios|the_cpu_0|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X31_Y22_N0
\nios|the_cpu_0|D_ctrl_force_src2_zero~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_force_src2_zero~2_combout\ = (\nios|the_cpu_0|Equal101~6_combout\) # ((!\nios|the_cpu_0|D_iw\(12) & (\nios|the_cpu_0|D_ctrl_force_src2_zero~1_combout\ & \nios|the_cpu_0|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(12),
	datab => \nios|the_cpu_0|D_ctrl_force_src2_zero~1_combout\,
	datac => \nios|the_cpu_0|Equal2~5_combout\,
	datad => \nios|the_cpu_0|Equal101~6_combout\,
	combout => \nios|the_cpu_0|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X31_Y22_N18
\nios|the_cpu_0|D_ctrl_retaddr~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_retaddr~3_combout\ = (!\nios|the_cpu_0|D_iw\(14) & (((\nios|the_cpu_0|D_iw\(11) & !\nios|the_cpu_0|D_iw\(15))) # (!\nios|the_cpu_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(11),
	datab => \nios|the_cpu_0|D_iw\(14),
	datac => \nios|the_cpu_0|D_iw\(15),
	datad => \nios|the_cpu_0|D_iw\(12),
	combout => \nios|the_cpu_0|D_ctrl_retaddr~3_combout\);

-- Location: LCCOMB_X31_Y22_N4
\nios|the_cpu_0|D_ctrl_retaddr~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_retaddr~4_combout\ = (\nios|the_cpu_0|D_iw\(16) & (\nios|the_cpu_0|D_ctrl_retaddr~0_combout\ & \nios|the_cpu_0|D_ctrl_retaddr~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(16),
	datac => \nios|the_cpu_0|D_ctrl_retaddr~0_combout\,
	datad => \nios|the_cpu_0|D_ctrl_retaddr~3_combout\,
	combout => \nios|the_cpu_0|D_ctrl_retaddr~4_combout\);

-- Location: LCCOMB_X25_Y18_N16
\nios|the_cpu_0|F_iw[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[8]~32_combout\ = (\nios|the_cpu_0|D_iw[13]~0_combout\ & ((\nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(8)) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(8),
	datab => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datad => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[8]~32_combout\);

-- Location: LCCOMB_X22_Y20_N6
\nios|the_cpu_0|F_iw[7]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[7]~36_combout\ = (\nios|the_cpu_0|F_pc\(17)) # ((\nios|the_cpu_0|internal_i_read~regout\) # ((\nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(7)) # (\nios|the_cpu_0|F_pc\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(17),
	datab => \nios|the_cpu_0|internal_i_read~regout\,
	datac => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(7),
	datad => \nios|the_cpu_0|F_pc\(18),
	combout => \nios|the_cpu_0|F_iw[7]~36_combout\);

-- Location: LCCOMB_X31_Y19_N24
\nios|the_cpu_0|F_iw[18]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[18]~44_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~24_combout\) # (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31) & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\)) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~24_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[18]~44_combout\);

-- Location: LCFF_X28_Y21_N25
\nios|the_cpu_0|av_ld_byte0_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte0_data_nxt[6]~7_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte0_data\(6));

-- Location: LCCOMB_X25_Y18_N10
\nios|the_cpu_0|F_iw[10]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[10]~50_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10) & 
-- !\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\)) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[10]~50_combout\);

-- Location: LCFF_X24_Y20_N23
\nios|the_cpu_0|av_ld_byte0_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte0_data_nxt[3]~19_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte0_data\(3));

-- Location: LCFF_X23_Y20_N3
\nios|the_cpu_0|av_ld_byte0_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte0_data_nxt[0]~31_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte0_data\(0));

-- Location: LCCOMB_X29_Y20_N8
\nios|the_cpu_0|R_src2_hi[15]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_hi[15]~1_combout\ = (\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|D_iw\(21))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|R_ctrl_hi_imm16~regout\ & (\nios|the_cpu_0|D_iw\(21))) # 
-- (!\nios|the_cpu_0|R_ctrl_hi_imm16~regout\ & ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datab => \nios|the_cpu_0|D_iw\(21),
	datac => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datad => \nios|the_cpu_0|R_ctrl_hi_imm16~regout\,
	combout => \nios|the_cpu_0|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X32_Y20_N26
\nios|the_cpu_0|R_src2_hi[15]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_hi[15]~2_combout\ = (!\nios|the_cpu_0|R_ctrl_unsigned_lo_imm16~regout\ & (\nios|the_cpu_0|R_src2_hi[15]~1_combout\ & !\nios|the_cpu_0|R_ctrl_force_src2_zero~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|R_ctrl_unsigned_lo_imm16~regout\,
	datac => \nios|the_cpu_0|R_src2_hi[15]~1_combout\,
	datad => \nios|the_cpu_0|R_ctrl_force_src2_zero~regout\,
	combout => \nios|the_cpu_0|R_src2_hi[15]~2_combout\);

-- Location: LCFF_X25_Y15_N11
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|A_WE_StdLogicVector~0_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~regout\);

-- Location: LCCOMB_X28_Y15_N30
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~0_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(21)) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~regout\ & 
-- !\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(20))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(21),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(20),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X28_Y15_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~1_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~0_combout\)))) # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~0_combout\))) # (!\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~regout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~0_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~1_combout\);

-- Location: LCCOMB_X31_Y23_N12
\nios|the_cpu_0|Equal130~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal130~0_combout\ = (!\nios|the_cpu_0|D_iw\(8) & (!\nios|the_cpu_0|D_iw\(6) & (!\nios|the_cpu_0|D_iw\(7) & \nios|the_cpu_0|R_ctrl_wrctl_inst~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(8),
	datab => \nios|the_cpu_0|D_iw\(6),
	datac => \nios|the_cpu_0|D_iw\(7),
	datad => \nios|the_cpu_0|R_ctrl_wrctl_inst~regout\,
	combout => \nios|the_cpu_0|Equal130~0_combout\);

-- Location: LCFF_X28_Y17_N3
\nios|the_jtag_uart_0|ien_AF\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(0),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_jtag_uart_0|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|ien_AF~regout\);

-- Location: LCFF_X29_Y17_N9
\nios|the_jtag_uart_0|pause_irq\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|pause_irq~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|pause_irq~regout\);

-- Location: LCFF_X28_Y17_N5
\nios|the_jtag_uart_0|fifo_AF\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|LessThan1~2_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|fifo_AF~regout\);

-- Location: LCCOMB_X28_Y17_N2
\nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[8]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[8]~2_combout\ = (\nios|the_jtag_uart_0|ien_AF~regout\ & ((\nios|the_jtag_uart_0|fifo_AF~regout\) # (\nios|the_jtag_uart_0|pause_irq~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|fifo_AF~regout\,
	datac => \nios|the_jtag_uart_0|ien_AF~regout\,
	datad => \nios|the_jtag_uart_0|pause_irq~regout\,
	combout => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[8]~2_combout\);

-- Location: LCFF_X22_Y16_N17
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~1_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X23_Y16_N24
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~13_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(1))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(1),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~13_combout\);

-- Location: LCCOMB_X23_Y16_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~14_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~13_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~13_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(3),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~14_combout\);

-- Location: LCFF_X20_Y16_N27
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[0]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(0));

-- Location: LCCOMB_X27_Y15_N0
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~0_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(0) & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(0),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~0_combout\);

-- Location: LCFF_X25_Y14_N19
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X21_Y14_N10
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(0),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCCOMB_X28_Y15_N24
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|process_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|process_1~0_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(25) & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(35) & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(25),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(35),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(34),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|process_1~0_combout\);

-- Location: LCCOMB_X28_Y15_N26
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~0_combout\ = (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|process_1~0_combout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~regout\) # ((\nios|the_cpu_0|d_writedata\(0) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|process_1~0_combout\,
	datab => \nios|the_cpu_0|d_writedata\(0),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: LCCOMB_X30_Y20_N12
\nios|the_cpu_0|D_dst_regnum[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_dst_regnum[1]~1_combout\ = (!\nios|the_cpu_0|D_dst_regnum[1]~0_combout\ & ((\nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\ & (\nios|the_cpu_0|D_iw\(23))) # (!\nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\ & ((\nios|the_cpu_0|D_iw\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\,
	datab => \nios|the_cpu_0|D_iw\(23),
	datac => \nios|the_cpu_0|D_dst_regnum[1]~0_combout\,
	datad => \nios|the_cpu_0|D_iw\(18),
	combout => \nios|the_cpu_0|D_dst_regnum[1]~1_combout\);

-- Location: LCCOMB_X30_Y20_N28
\nios|the_cpu_0|Equal2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal2~11_combout\ = (!\nios|the_cpu_0|D_dst_regnum[1]~1_combout\ & (!\nios|the_cpu_0|D_dst_regnum[3]~2_combout\ & (!\nios|the_cpu_0|D_dst_regnum[2]~3_combout\ & !\nios|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_dst_regnum[1]~1_combout\,
	datab => \nios|the_cpu_0|D_dst_regnum[3]~2_combout\,
	datac => \nios|the_cpu_0|D_dst_regnum[2]~3_combout\,
	datad => \nios|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \nios|the_cpu_0|Equal2~11_combout\);

-- Location: LCCOMB_X30_Y20_N20
\nios|the_cpu_0|Equal2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal2~12_combout\ = (!\nios|the_cpu_0|D_dst_regnum[0]~5_combout\ & !\nios|the_cpu_0|D_dst_regnum[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|D_dst_regnum[0]~5_combout\,
	datad => \nios|the_cpu_0|D_dst_regnum[4]~4_combout\,
	combout => \nios|the_cpu_0|Equal2~12_combout\);

-- Location: LCCOMB_X30_Y20_N24
\nios|the_cpu_0|D_wr_dst_reg\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_wr_dst_reg~combout\ = (!\nios|the_cpu_0|R_ctrl_br_nxt~0_combout\ & (\nios|the_cpu_0|D_wr_dst_reg~2_combout\ & ((!\nios|the_cpu_0|Equal2~12_combout\) # (!\nios|the_cpu_0|Equal2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_br_nxt~0_combout\,
	datab => \nios|the_cpu_0|Equal2~11_combout\,
	datac => \nios|the_cpu_0|Equal2~12_combout\,
	datad => \nios|the_cpu_0|D_wr_dst_reg~2_combout\,
	combout => \nios|the_cpu_0|D_wr_dst_reg~combout\);

-- Location: LCCOMB_X28_Y16_N24
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~0_combout\ = (\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (((!\SRAM_DQ[3]~3\ & 
-- \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)) # (!\nios|the_vga|vga|readdata\(19)))) # (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (((!\SRAM_DQ[3]~3\ & 
-- \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datab => \nios|the_vga|vga|readdata\(19),
	datac => \SRAM_DQ[3]~3\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~0_combout\);

-- Location: LCCOMB_X25_Y18_N6
\nios|the_cpu_0|F_iw[26]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[26]~56_combout\ = (\nios|the_cpu_0|D_iw[13]~0_combout\ & ((\SRAM_DQ[10]~10\) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datac => \SRAM_DQ[10]~10\,
	datad => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[26]~56_combout\);

-- Location: LCCOMB_X24_Y19_N6
\nios|the_cpu_0|F_iw[28]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[28]~60_combout\ = (\nios|the_cpu_0|D_iw[13]~0_combout\ & ((\SRAM_DQ[12]~12\) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datac => \SRAM_DQ[12]~12\,
	datad => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[28]~60_combout\);

-- Location: LCCOMB_X28_Y16_N2
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~6_combout\ = (\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (((!\SRAM_DQ[1]~1\ & 
-- \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)) # (!\nios|the_vga|vga|readdata\(17)))) # (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (((!\SRAM_DQ[1]~1\ & 
-- \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datab => \nios|the_vga|vga|readdata\(17),
	datac => \SRAM_DQ[1]~1\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~6_combout\);

-- Location: LCFF_X30_Y19_N21
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|Add1~11_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(16));

-- Location: LCFF_X25_Y17_N17
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(15),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(15));

-- Location: LCCOMB_X25_Y17_N26
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~13_combout\ = ((\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(15)) # (!\nios|the_cpu_0|W_alu_result\(3))) # 
-- (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datac => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(15),
	datad => \nios|the_cpu_0|W_alu_result\(3),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~13_combout\);

-- Location: LCFF_X28_Y16_N21
\nios|the_vga|vga|readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|readdata~1_combout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(15));

-- Location: LCCOMB_X22_Y18_N12
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~14_combout\ = (!\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\ & (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata~13_combout\ & ((\nios|the_vga|vga|readdata\(15)) # 
-- (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|readdata\(15),
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datac => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~13_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~14_combout\);

-- Location: LCCOMB_X22_Y18_N16
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~16_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14) & !\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\)) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~16_combout\);

-- Location: LCFF_X25_Y17_N13
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(14),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(14));

-- Location: LCCOMB_X25_Y17_N6
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~17_combout\ = (\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(14)) # ((!\nios|the_cpu_0|W_alu_result\(3)) # 
-- (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(14),
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(3),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~17_combout\);

-- Location: LCFF_X30_Y18_N23
\nios|the_vga|vga|readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|readdata~2_combout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(14));

-- Location: LCCOMB_X22_Y18_N26
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~18_combout\ = (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata~17_combout\ & (!\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\ & ((\nios|the_vga|vga|readdata\(14)) # 
-- (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~17_combout\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datac => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datad => \nios|the_vga|vga|readdata\(14),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~18_combout\);

-- Location: LCFF_X22_Y18_N21
\nios|the_cpu_0_data_master|dbs_16_reg_segment_0[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SRAM_DQ[14]~14\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_cpu_0_data_master|process_3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(14));

-- Location: LCCOMB_X22_Y18_N20
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~19_combout\ = (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~16_combout\ & (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~18_combout\ & 
-- ((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(14)) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~16_combout\,
	datab => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~18_combout\,
	datac => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(14),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~19_combout\);

-- Location: LCCOMB_X22_Y18_N6
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~20_combout\ = ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # ((!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13)))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~20_combout\);

-- Location: LCFF_X30_Y17_N11
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(13),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(13));

-- Location: LCCOMB_X22_Y18_N24
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~21_combout\ = ((\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(13)) # (!\nios|the_cpu_0|W_alu_result\(3))) # 
-- (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datab => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(13),
	datac => \nios|the_cpu_0|W_alu_result\(3),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~21_combout\);

-- Location: LCFF_X28_Y16_N23
\nios|the_vga|vga|readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|readdata~3_combout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(13));

-- Location: LCCOMB_X22_Y18_N18
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~22_combout\ = (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata~21_combout\ & (!\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\ & ((\nios|the_vga|vga|readdata\(13)) # 
-- (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~21_combout\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datac => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datad => \nios|the_vga|vga|readdata\(13),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~22_combout\);

-- Location: LCFF_X22_Y18_N5
\nios|the_cpu_0_data_master|dbs_16_reg_segment_0[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SRAM_DQ[13]~13\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_cpu_0_data_master|process_3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(13));

-- Location: LCCOMB_X22_Y18_N4
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~23_combout\ = (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~20_combout\ & (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~22_combout\ & 
-- ((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(13)) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~20_combout\,
	datab => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~22_combout\,
	datac => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(13),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~23_combout\);

-- Location: LCFF_X25_Y17_N1
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(12),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(12));

-- Location: LCCOMB_X25_Y17_N10
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~25_combout\ = ((\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(12)) # (!\nios|the_cpu_0|W_alu_result\(3))) # 
-- (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datac => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(12),
	datad => \nios|the_cpu_0|W_alu_result\(3),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~25_combout\);

-- Location: LCCOMB_X24_Y19_N10
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~26_combout\ = (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata~25_combout\ & (!\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\ & ((\nios|the_vga|vga|readdata\(12)) # 
-- (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datab => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~25_combout\,
	datac => \nios|the_vga|vga|readdata\(12),
	datad => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~26_combout\);

-- Location: LCCOMB_X24_Y19_N14
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~28_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11) & !\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\)) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~28_combout\);

-- Location: LCFF_X28_Y16_N1
\nios|the_vga|vga|readdata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|readdata~4_combout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(11));

-- Location: LCCOMB_X28_Y18_N4
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~29_combout\ = (\nios|the_vga|vga|readdata\(11)) # ((\nios|the_cpu_0|W_alu_result\(6)) # (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|readdata\(11),
	datac => \nios|the_cpu_0|W_alu_result\(6),
	datad => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~1_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~29_combout\);

-- Location: LCCOMB_X28_Y18_N14
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~30_combout\ = (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata~29_combout\ & (!\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\ & 
-- ((\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\) # (\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	datab => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(31),
	datac => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~29_combout\,
	datad => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~30_combout\);

-- Location: LCFF_X24_Y19_N17
\nios|the_cpu_0_data_master|dbs_16_reg_segment_0[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SRAM_DQ[11]~11\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_cpu_0_data_master|process_3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(11));

-- Location: LCCOMB_X24_Y19_N16
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~31_combout\ = (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~30_combout\ & (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~28_combout\ & 
-- ((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(11)) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~30_combout\,
	datab => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~28_combout\,
	datac => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(11),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~31_combout\);

-- Location: LCCOMB_X25_Y18_N24
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~32_combout\ = ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10) & !\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\))) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~32_combout\);

-- Location: LCFF_X28_Y17_N31
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(10),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(10));

-- Location: LCCOMB_X25_Y18_N26
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~33_combout\ = ((\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(10)) # (!\nios|the_cpu_0|W_alu_result\(3))) # 
-- (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datac => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(10),
	datad => \nios|the_cpu_0|W_alu_result\(3),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~33_combout\);

-- Location: LCFF_X28_Y16_N11
\nios|the_vga|vga|readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|readdata~5_combout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(10));

-- Location: LCCOMB_X25_Y18_N4
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~34_combout\ = (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata~33_combout\ & (!\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\ & ((\nios|the_vga|vga|readdata\(10)) # 
-- (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|readdata\(10),
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datac => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~33_combout\,
	datad => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~34_combout\);

-- Location: LCFF_X25_Y18_N23
\nios|the_cpu_0_data_master|dbs_16_reg_segment_0[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SRAM_DQ[10]~10\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_cpu_0_data_master|process_3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(10));

-- Location: LCCOMB_X25_Y18_N22
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~35_combout\ = (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~32_combout\ & (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~34_combout\ & 
-- ((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(10)) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~32_combout\,
	datab => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~34_combout\,
	datac => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(10),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~35_combout\);

-- Location: LCFF_X28_Y17_N1
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(9),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(9));

-- Location: LCFF_X28_Y16_N29
\nios|the_cpu_0_data_master|dbs_16_reg_segment_0[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SRAM_DQ[9]~9\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_cpu_0_data_master|process_3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(9));

-- Location: LCFF_X28_Y16_N15
\nios|the_vga|vga|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|readdata~6_combout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(9));

-- Location: LCCOMB_X28_Y16_N28
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~36_combout\ = (\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (((!\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(9) & 
-- \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)) # (!\nios|the_vga|vga|readdata\(9)))) # (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & 
-- (((!\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(9) & \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datab => \nios|the_vga|vga|readdata\(9),
	datac => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(9),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~36_combout\);

-- Location: LCCOMB_X29_Y18_N18
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~37_combout\ = (\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\) # ((\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~36_combout\) # 
-- ((!\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(9) & !\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(9),
	datab => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~36_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~37_combout\);

-- Location: LCCOMB_X29_Y18_N22
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~38_combout\ = (!\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~37_combout\ & (((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[9]~16_combout\)) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[9]~16_combout\,
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~37_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~38_combout\);

-- Location: LCCOMB_X25_Y18_N0
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~39_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # (((!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~39_combout\);

-- Location: LCFF_X28_Y16_N17
\nios|the_vga|vga|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|readdata~7_combout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(8));

-- Location: LCFF_X25_Y17_N5
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(7),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(7));

-- Location: LCCOMB_X30_Y19_N16
\nios|the_cpu_0|av_ld_byte0_data_nxt[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[7]~2_combout\ = (\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(7) & (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ & 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~20_combout\))) # (!\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(7) & (((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ & 
-- !\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~20_combout\)) # (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(7),
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~20_combout\,
	datad => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[7]~2_combout\);

-- Location: LCFF_X31_Y18_N19
\nios|the_ps2|the_de2_ps2|U1|Scan_Code[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~4_combout\,
	sload => VCC,
	ena => \nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(6));

-- Location: LCFF_X30_Y18_N13
\nios|the_vga|vga|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|readdata~9_combout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(6));

-- Location: LCFF_X30_Y18_N15
\nios|the_cpu_0_data_master|dbs_16_reg_segment_0[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SRAM_DQ[6]~6\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_cpu_0_data_master|process_3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(6));

-- Location: LCCOMB_X30_Y18_N14
\nios|the_cpu_0|av_ld_byte0_data_nxt[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[6]~4_combout\ = (\nios|the_vga|vga|readdata\(6) & (((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(6)) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)))) # 
-- (!\nios|the_vga|vga|readdata\(6) & (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & ((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(6)) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|readdata\(6),
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datac => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(6),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[6]~4_combout\);

-- Location: LCCOMB_X31_Y18_N18
\nios|the_cpu_0|av_ld_byte0_data_nxt[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[6]~5_combout\ = (\nios|the_cpu_0|av_ld_byte0_data_nxt[6]~4_combout\ & (((\nios|the_cpu_0|W_alu_result\(2) & \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(6))) # 
-- (!\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(2),
	datab => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datac => \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(6),
	datad => \nios|the_cpu_0|av_ld_byte0_data_nxt[6]~4_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[6]~5_combout\);

-- Location: LCFF_X25_Y17_N31
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(6),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(6));

-- Location: LCCOMB_X28_Y21_N4
\nios|the_cpu_0|av_ld_byte0_data_nxt[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[6]~6_combout\ = (\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(6) & (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ & 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~21_combout\))) # (!\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(6) & (((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ & 
-- !\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~21_combout\)) # (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(6),
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~21_combout\,
	datad => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[6]~6_combout\);

-- Location: LCCOMB_X28_Y21_N24
\nios|the_cpu_0|av_ld_byte0_data_nxt[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[6]~7_combout\ = (\nios|the_cpu_0|av_ld_rshift8~1_combout\ & (((!\nios|the_cpu_0|av_ld_byte0_data_nxt[6]~6_combout\ & \nios|the_cpu_0|av_ld_byte0_data_nxt[6]~5_combout\)))) # (!\nios|the_cpu_0|av_ld_rshift8~1_combout\ & 
-- (\nios|the_cpu_0|av_ld_byte1_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte1_data\(6),
	datab => \nios|the_cpu_0|av_ld_byte0_data_nxt[6]~6_combout\,
	datac => \nios|the_cpu_0|av_ld_byte0_data_nxt[6]~5_combout\,
	datad => \nios|the_cpu_0|av_ld_rshift8~1_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[6]~7_combout\);

-- Location: LCFF_X30_Y18_N17
\nios|the_vga|vga|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|readdata~10_combout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(5));

-- Location: LCFF_X25_Y17_N25
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(5),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(5));

-- Location: LCCOMB_X24_Y20_N10
\nios|the_cpu_0|av_ld_byte0_data_nxt[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[5]~10_combout\ = (\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\ & 
-- (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~13_combout\))) # 
-- (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\ & (((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ & 
-- !\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~13_combout\)) # (!\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~13_combout\,
	datad => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(5),
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[5]~10_combout\);

-- Location: LCFF_X30_Y18_N5
\nios|the_vga|vga|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|readdata~11_combout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(4));

-- Location: LCFF_X31_Y18_N15
\nios|the_ps2|the_de2_ps2|U1|Scan_Code[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~7_combout\,
	ena => \nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(3));

-- Location: LCFF_X28_Y16_N27
\nios|the_vga|vga|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|readdata~12_combout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(3));

-- Location: LCFF_X28_Y16_N5
\nios|the_cpu_0_data_master|dbs_16_reg_segment_0[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SRAM_DQ[3]~3\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_cpu_0_data_master|process_3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(3));

-- Location: LCCOMB_X28_Y16_N4
\nios|the_cpu_0|av_ld_byte0_data_nxt[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[3]~16_combout\ = (\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (\nios|the_vga|vga|readdata\(3) & ((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(3)) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)))) # (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(3)) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datab => \nios|the_vga|vga|readdata\(3),
	datac => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(3),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[3]~16_combout\);

-- Location: LCCOMB_X28_Y16_N6
\nios|the_cpu_0|av_ld_byte0_data_nxt[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[3]~17_combout\ = (\nios|the_cpu_0|av_ld_byte0_data_nxt[3]~16_combout\ & (((\nios|the_cpu_0|W_alu_result\(2) & \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(3))) # 
-- (!\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datab => \nios|the_cpu_0|av_ld_byte0_data_nxt[3]~16_combout\,
	datac => \nios|the_cpu_0|W_alu_result\(2),
	datad => \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(3),
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[3]~17_combout\);

-- Location: LCFF_X25_Y17_N29
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(3),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(3));

-- Location: LCCOMB_X24_Y20_N4
\nios|the_cpu_0|av_ld_byte0_data_nxt[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[3]~18_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~5_combout\ & (((!\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(3) & 
-- !\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\)))) # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~5_combout\ & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\) # ((!\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(3) & 
-- !\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~5_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datac => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(3),
	datad => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[3]~18_combout\);

-- Location: LCCOMB_X24_Y20_N22
\nios|the_cpu_0|av_ld_byte0_data_nxt[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[3]~19_combout\ = (\nios|the_cpu_0|av_ld_rshift8~1_combout\ & (\nios|the_cpu_0|av_ld_byte0_data_nxt[3]~17_combout\ & (!\nios|the_cpu_0|av_ld_byte0_data_nxt[3]~18_combout\))) # (!\nios|the_cpu_0|av_ld_rshift8~1_combout\ 
-- & (((\nios|the_cpu_0|av_ld_byte1_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte0_data_nxt[3]~17_combout\,
	datab => \nios|the_cpu_0|av_ld_byte0_data_nxt[3]~18_combout\,
	datac => \nios|the_cpu_0|av_ld_byte1_data\(3),
	datad => \nios|the_cpu_0|av_ld_rshift8~1_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[3]~19_combout\);

-- Location: LCFF_X30_Y18_N25
\nios|the_vga|vga|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|readdata~13_combout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(2));

-- Location: LCFF_X28_Y17_N11
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(1),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(1));

-- Location: LCFF_X31_Y18_N5
\nios|the_ps2|the_de2_ps2|U1|Scan_Code[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~10_combout\,
	ena => \nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(0));

-- Location: LCCOMB_X30_Y19_N12
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~43_combout\ = ((\nios|the_cpu_0|W_alu_result\(2) & ((\nios|the_ps2|the_de2_ps2|U1|Scan_Code\(0)))) # (!\nios|the_cpu_0|W_alu_result\(2) & (\nios|the_ps2|the_de2_ps2|U1|Scan_DAVi~regout\))) # 
-- (!\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2|the_de2_ps2|U1|Scan_DAVi~regout\,
	datab => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datac => \nios|the_cpu_0|W_alu_result\(2),
	datad => \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(0),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~43_combout\);

-- Location: LCFF_X30_Y18_N29
\nios|the_vga|vga|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|readdata~15_combout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(0));

-- Location: LCFF_X30_Y18_N31
\nios|the_cpu_0_data_master|dbs_16_reg_segment_0[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SRAM_DQ[0]~0\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_cpu_0_data_master|process_3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(0));

-- Location: LCCOMB_X30_Y18_N30
\nios|the_cpu_0|av_ld_byte0_data_nxt[0]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[0]~28_combout\ = (\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (\nios|the_vga|vga|readdata\(0) & ((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(0)) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)))) # (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(0)) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datab => \nios|the_vga|vga|readdata\(0),
	datac => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(0),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[0]~28_combout\);

-- Location: LCFF_X30_Y19_N23
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(0),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(0));

-- Location: LCCOMB_X30_Y19_N0
\nios|the_cpu_0|av_ld_byte0_data_nxt[0]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[0]~29_combout\ = (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata~43_combout\ & (\nios|the_cpu_0|av_ld_byte0_data_nxt[0]~28_combout\ & ((\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(0)) # 
-- (\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~43_combout\,
	datab => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(0),
	datac => \nios|the_cpu_0|av_ld_byte0_data_nxt[0]~28_combout\,
	datad => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[0]~29_combout\);

-- Location: LCCOMB_X30_Y19_N26
\nios|the_cpu_0|av_ld_byte0_data_nxt[0]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[0]~30_combout\ = (\nios|the_cpu_0|av_ld_rshift8~1_combout\ & (((\nios|the_cpu_0|av_ld_byte0_data_nxt[0]~29_combout\ & !\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\)))) # 
-- (!\nios|the_cpu_0|av_ld_rshift8~1_combout\ & (\nios|the_cpu_0|av_ld_byte1_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte1_data\(0),
	datab => \nios|the_cpu_0|av_ld_byte0_data_nxt[0]~29_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datad => \nios|the_cpu_0|av_ld_rshift8~1_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[0]~30_combout\);

-- Location: LCCOMB_X23_Y20_N2
\nios|the_cpu_0|av_ld_byte0_data_nxt[0]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[0]~31_combout\ = (\nios|the_cpu_0|av_ld_byte0_data_nxt[0]~30_combout\) # ((\nios|the_cpu_0|av_ld_rshift8~1_combout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~10_combout\ & 
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[0]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_rshift8~1_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~10_combout\,
	datac => \nios|the_cpu_0|av_ld_byte0_data_nxt[0]~29_combout\,
	datad => \nios|the_cpu_0|av_ld_byte0_data_nxt[0]~30_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[0]~31_combout\);

-- Location: LCCOMB_X31_Y23_N4
\nios|the_cpu_0|E_control_rd_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_control_rd_data[0]~0_combout\ = (\nios|the_cpu_0|D_iw\(7) & ((\nios|the_cpu_0|D_iw\(6) & (\nios|the_cpu_0|W_ienable_reg\(0))) # (!\nios|the_cpu_0|D_iw\(6) & ((\nios|the_cpu_0|W_bstatus_reg~regout\))))) # (!\nios|the_cpu_0|D_iw\(7) & 
-- (((\nios|the_cpu_0|D_iw\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_ienable_reg\(0),
	datab => \nios|the_cpu_0|W_bstatus_reg~regout\,
	datac => \nios|the_cpu_0|D_iw\(7),
	datad => \nios|the_cpu_0|D_iw\(6),
	combout => \nios|the_cpu_0|E_control_rd_data[0]~0_combout\);

-- Location: LCFF_X23_Y19_N1
\nios|the_cpu_0|W_alu_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_alu_result[31]~45_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(31));

-- Location: LCFF_X22_Y18_N31
\nios|the_cpu_0|av_ld_byte3_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|A_WE_StdLogicVector~16_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte3_data\(6));

-- Location: LCFF_X23_Y21_N11
\nios|the_cpu_0|W_alu_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_alu_result[29]~47_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(29));

-- Location: LCFF_X23_Y19_N17
\nios|the_cpu_0|W_alu_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_alu_result[28]~48_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(28));

-- Location: LCFF_X30_Y21_N7
\nios|the_cpu_0|W_alu_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_alu_result[25]~51_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(25));

-- Location: LCFF_X23_Y19_N11
\nios|the_cpu_0|W_alu_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_alu_result[23]~53_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(23));

-- Location: LCFF_X23_Y21_N7
\nios|the_cpu_0|W_alu_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_alu_result[21]~55_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(21));

-- Location: LCCOMB_X25_Y15_N10
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|A_WE_StdLogicVector~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|A_WE_StdLogicVector~0_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(19)) # 
-- ((!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(18) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(18),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(19),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|A_WE_StdLogicVector~0_combout\);

-- Location: LCCOMB_X31_Y23_N30
\nios|the_cpu_0|Equal130~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal130~1_combout\ = (!\nios|the_cpu_0|D_iw\(8) & (\nios|the_cpu_0|D_iw\(6) & (!\nios|the_cpu_0|D_iw\(7) & \nios|the_cpu_0|R_ctrl_wrctl_inst~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(8),
	datab => \nios|the_cpu_0|D_iw\(6),
	datac => \nios|the_cpu_0|D_iw\(7),
	datad => \nios|the_cpu_0|R_ctrl_wrctl_inst~regout\,
	combout => \nios|the_cpu_0|Equal130~1_combout\);

-- Location: LCCOMB_X31_Y23_N16
\nios|the_cpu_0|W_estatus_reg_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_estatus_reg_inst_nxt~0_combout\ = (!\nios|the_cpu_0|R_ctrl_exception~regout\ & ((\nios|the_cpu_0|Equal130~1_combout\ & ((\nios|the_cpu_0|E_src1\(0)))) # (!\nios|the_cpu_0|Equal130~1_combout\ & (\nios|the_cpu_0|W_estatus_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_estatus_reg~regout\,
	datab => \nios|the_cpu_0|R_ctrl_exception~regout\,
	datac => \nios|the_cpu_0|E_src1\(0),
	datad => \nios|the_cpu_0|Equal130~1_combout\,
	combout => \nios|the_cpu_0|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCFF_X23_Y14_N3
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\);

-- Location: LCCOMB_X29_Y17_N8
\nios|the_jtag_uart_0|pause_irq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|pause_irq~0_combout\ = (\nios|the_jtag_uart_0|read_0~regout\ & (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & 
-- ((\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\)))) # (!\nios|the_jtag_uart_0|read_0~regout\ & ((\nios|the_jtag_uart_0|pause_irq~regout\) # 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|read_0~regout\,
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \nios|the_jtag_uart_0|pause_irq~regout\,
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\,
	combout => \nios|the_jtag_uart_0|pause_irq~0_combout\);

-- Location: LCCOMB_X28_Y17_N12
\nios|the_jtag_uart_0|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|LessThan1~0_combout\ = (\nios|the_jtag_uart_0|Add0~4_combout\ & ((\nios|the_jtag_uart_0|Add0~2_combout\) # ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)) # 
-- (\nios|the_jtag_uart_0|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|Add0~2_combout\,
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datac => \nios|the_jtag_uart_0|Add0~0_combout\,
	datad => \nios|the_jtag_uart_0|Add0~4_combout\,
	combout => \nios|the_jtag_uart_0|LessThan1~0_combout\);

-- Location: LCCOMB_X28_Y17_N28
\nios|the_jtag_uart_0|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|LessThan1~1_combout\ = (\nios|the_jtag_uart_0|Add0~6_combout\) # (\nios|the_jtag_uart_0|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_jtag_uart_0|Add0~6_combout\,
	datad => \nios|the_jtag_uart_0|Add0~8_combout\,
	combout => \nios|the_jtag_uart_0|LessThan1~1_combout\);

-- Location: LCCOMB_X28_Y17_N4
\nios|the_jtag_uart_0|LessThan1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|LessThan1~2_combout\ = (!\nios|the_jtag_uart_0|LessThan1~0_combout\ & (\nios|the_jtag_uart_0|Add0~12_combout\ & (!\nios|the_jtag_uart_0|Add0~10_combout\ & !\nios|the_jtag_uart_0|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|LessThan1~0_combout\,
	datab => \nios|the_jtag_uart_0|Add0~12_combout\,
	datac => \nios|the_jtag_uart_0|Add0~10_combout\,
	datad => \nios|the_jtag_uart_0|LessThan1~1_combout\,
	combout => \nios|the_jtag_uart_0|LessThan1~2_combout\);

-- Location: LCFF_X25_Y23_N3
\nios|the_cpu_0|R_ctrl_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_ctrl_rot_right~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_rot_right~regout\);

-- Location: LCFF_X25_Y23_N5
\nios|the_cpu_0|R_ctrl_shift_logical\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_ctrl_shift_logical~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_shift_logical~regout\);

-- Location: LCCOMB_X25_Y23_N6
\nios|the_cpu_0|E_shift_rot_fill_bit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_fill_bit~0_combout\ = (!\nios|the_cpu_0|R_ctrl_shift_logical~regout\ & ((\nios|the_cpu_0|R_ctrl_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(0))) # (!\nios|the_cpu_0|R_ctrl_rot_right~regout\ & 
-- ((\nios|the_cpu_0|E_shift_rot_result\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_rot_right~regout\,
	datab => \nios|the_cpu_0|E_shift_rot_result\(0),
	datac => \nios|the_cpu_0|R_ctrl_shift_logical~regout\,
	datad => \nios|the_cpu_0|E_shift_rot_result\(31),
	combout => \nios|the_cpu_0|E_shift_rot_fill_bit~0_combout\);

-- Location: LCFF_X23_Y15_N21
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~2_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(2));

-- Location: LCFF_X20_Y16_N13
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[1]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(1));

-- Location: LCCOMB_X22_Y16_N16
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~1_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(1) & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(1),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~1_combout\);

-- Location: LCFF_X25_Y14_N31
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(3));

-- Location: LCFF_X25_Y14_N17
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(0));

-- Location: LCCOMB_X25_Y14_N16
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(0),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(3),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X25_Y14_N18
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\,
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: LCFF_X23_Y14_N21
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read1~regout\);

-- Location: LCFF_X23_Y14_N25
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read1~regout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read2~regout\);

-- Location: LCFF_X23_Y14_N5
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read_req\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read_req~regout\);

-- Location: LCCOMB_X23_Y14_N24
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read1~regout\,
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read_req~regout\,
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read2~regout\,
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: LCCOMB_X21_Y15_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~1_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~1_combout\);

-- Location: LCFF_X20_Y16_N9
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[14]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(14));

-- Location: LCFF_X25_Y15_N17
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[16]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(16));

-- Location: LCCOMB_X24_Y17_N6
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~1_combout\ = (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3) & 
-- !\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~1_combout\);

-- Location: LCFF_X27_Y19_N9
\nios|the_vga|vga|RAM~54\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(19),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~54_regout\);

-- Location: LCCOMB_X28_Y19_N16
\nios|the_vga|vga|RAM~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~150_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~54_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datab => \nios|the_vga|vga|RAM~131_combout\,
	datac => \nios|the_vga|vga|led_chooser\(1),
	datad => \nios|the_vga|vga|RAM~54_regout\,
	combout => \nios|the_vga|vga|RAM~150_combout\);

-- Location: LCFF_X28_Y20_N15
\nios|the_vga|vga|RAM~52\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~52feeder_combout\,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~52_regout\);

-- Location: LCCOMB_X28_Y19_N20
\nios|the_vga|vga|RAM~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~152_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~52_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datab => \nios|the_vga|vga|RAM~131_combout\,
	datac => \nios|the_vga|vga|led_chooser\(1),
	datad => \nios|the_vga|vga|RAM~52_regout\,
	combout => \nios|the_vga|vga|RAM~152_combout\);

-- Location: LCCOMB_X30_Y19_N20
\nios|the_jtag_uart_0|Add1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add1~11_combout\ = (\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\) # ((\nios|the_jtag_uart_0|read_0~regout\ & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))) # (!\nios|the_jtag_uart_0|read_0~regout\ & 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|read_0~regout\,
	datab => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \nios|the_jtag_uart_0|Add1~11_combout\);

-- Location: LCFF_X29_Y19_N31
\nios|the_vga|vga|RAM~51\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~51feeder_combout\,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~51_regout\);

-- Location: LCCOMB_X28_Y19_N6
\nios|the_vga|vga|RAM~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~153_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~51_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|led_chooser\(1),
	datab => \nios|the_vga|vga|RAM~131_combout\,
	datac => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datad => \nios|the_vga|vga|RAM~51_regout\,
	combout => \nios|the_vga|vga|RAM~153_combout\);

-- Location: LCFF_X25_Y17_N19
\nios|the_jtag_uart_0|rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|rvalid~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|rvalid~regout\);

-- Location: LCCOMB_X25_Y17_N16
\nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(15) = (\nios|the_jtag_uart_0|rvalid~regout\) # ((!\nios|the_cpu_0|W_alu_result\(3)) # 
-- (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|rvalid~regout\,
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(3),
	combout => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(15));

-- Location: LCCOMB_X28_Y16_N20
\nios|the_vga|vga|readdata~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|readdata~1_combout\ = (\nios|the_vga|vga|RAM~50_regout\ & (\nios|the_vga|vga|RAM~154_combout\ & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~50_regout\,
	datab => \nios|the_vga|vga|RAM~154_combout\,
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|readdata~1_combout\);

-- Location: LCCOMB_X31_Y17_N20
\nios|the_cpu_0_data_master|dbs_count_enable~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|dbs_count_enable~5_combout\ = (\nios|the_sram_avalon_slave_0|d1_reasons_to_wait~regout\ & (\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\ & \nios|the_cpu_0|internal_d_read~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|d1_reasons_to_wait~regout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\,
	datac => \nios|the_cpu_0|internal_d_read~regout\,
	combout => \nios|the_cpu_0_data_master|dbs_count_enable~5_combout\);

-- Location: LCCOMB_X24_Y17_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout[19]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout[19]~0_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3)) # (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4) $ 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout[19]~0_combout\);

-- Location: LCFF_X29_Y17_N27
\nios|the_jtag_uart_0|woverflow\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|woverflow~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|woverflow~regout\);

-- Location: LCCOMB_X25_Y17_N12
\nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(14) = ((\nios|the_jtag_uart_0|woverflow~regout\) # (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\)) # 
-- (!\nios|the_cpu_0|W_alu_result\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(3),
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datad => \nios|the_jtag_uart_0|woverflow~regout\,
	combout => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(14));

-- Location: LCCOMB_X30_Y18_N22
\nios|the_vga|vga|readdata~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|readdata~2_combout\ = (\nios|the_vga|vga|RAM~154_combout\ & (\nios|the_vga|vga|RAM~49_regout\ & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~154_combout\,
	datab => \nios|the_vga|vga|RAM~49_regout\,
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|readdata~2_combout\);

-- Location: LCFF_X23_Y21_N21
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|Add1~22_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(22));

-- Location: LCCOMB_X22_Y21_N28
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~50_combout\ = (\nios|the_vga|vga|readdata\(22) & (((\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\ & !\SRAM_DQ[6]~6\)))) # 
-- (!\nios|the_vga|vga|readdata\(22) & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\) # ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\ & !\SRAM_DQ[6]~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|readdata\(22),
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datac => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	datad => \SRAM_DQ[6]~6\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~50_combout\);

-- Location: LCCOMB_X23_Y21_N12
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~51_combout\ = (\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\) # ((\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~50_combout\) # 
-- ((!\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(22) & !\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datab => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~50_combout\,
	datac => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(22),
	datad => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~51_combout\);

-- Location: LCCOMB_X23_Y21_N30
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~52_combout\ = (!\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~51_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[22]~19_combout\) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~51_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[22]~19_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~52_combout\);

-- Location: LCCOMB_X24_Y16_N10
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~2_combout\ = (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2) & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X30_Y17_N10
\nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(13) = ((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\)) # (!\nios|the_cpu_0|W_alu_result\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|W_alu_result\(3),
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(13));

-- Location: LCCOMB_X28_Y16_N22
\nios|the_vga|vga|readdata~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|readdata~3_combout\ = (\nios|the_vga|vga|RAM~48_regout\ & (\nios|the_vga|vga|RAM~154_combout\ & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~48_regout\,
	datab => \nios|the_vga|vga|RAM~154_combout\,
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|readdata~3_combout\);

-- Location: LCFF_X23_Y21_N29
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|Add1~23_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(21));

-- Location: LCCOMB_X22_Y21_N22
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~53_combout\ = (\SRAM_DQ[5]~5\ & (\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & ((!\nios|the_vga|vga|readdata\(21))))) # (!\SRAM_DQ[5]~5\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\) # ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & !\nios|the_vga|vga|readdata\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[5]~5\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datac => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	datad => \nios|the_vga|vga|readdata\(21),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~53_combout\);

-- Location: LCCOMB_X23_Y21_N8
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~54_combout\ = (\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\) # ((\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~53_combout\) # 
-- ((!\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(21) & !\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datab => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(21),
	datac => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~53_combout\,
	datad => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~54_combout\);

-- Location: LCCOMB_X23_Y21_N16
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~55_combout\ = (!\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~54_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[21]~15_combout\) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[21]~15_combout\,
	datab => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~54_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~55_combout\);

-- Location: LCCOMB_X25_Y17_N0
\nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(12) = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\) # ((!\nios|the_cpu_0|W_alu_result\(3)) # 
-- (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(3),
	combout => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(12));

-- Location: LCFF_X29_Y19_N25
\nios|the_vga|vga|RAM~47\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(12),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~47_regout\);

-- Location: LCCOMB_X28_Y19_N8
\nios|the_vga|vga|RAM~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~155_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~47_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|led_chooser\(1),
	datab => \nios|the_vga|vga|RAM~131_combout\,
	datac => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datad => \nios|the_vga|vga|RAM~47_regout\,
	combout => \nios|the_vga|vga|RAM~155_combout\);

-- Location: LCCOMB_X28_Y16_N0
\nios|the_vga|vga|readdata~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|readdata~4_combout\ = (\nios|the_vga|vga|RAM~154_combout\ & (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_vga|vga|RAM~46_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|RAM~154_combout\,
	datac => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_vga|vga|RAM~46_regout\,
	combout => \nios|the_vga|vga|readdata~4_combout\);

-- Location: LCFF_X28_Y17_N7
\nios|the_jtag_uart_0|ac\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|ac~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|ac~regout\);

-- Location: LCCOMB_X28_Y17_N30
\nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(10) = ((\nios|the_jtag_uart_0|ac~regout\) # (!\nios|the_cpu_0|W_alu_result\(3))) # 
-- (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datac => \nios|the_cpu_0|W_alu_result\(3),
	datad => \nios|the_jtag_uart_0|ac~regout\,
	combout => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(10));

-- Location: LCCOMB_X28_Y16_N10
\nios|the_vga|vga|readdata~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|readdata~5_combout\ = (\nios|the_vga|vga|RAM~45_regout\ & (\nios|the_vga|vga|RAM~154_combout\ & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~45_regout\,
	datab => \nios|the_vga|vga|RAM~154_combout\,
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|readdata~5_combout\);

-- Location: LCCOMB_X28_Y16_N14
\nios|the_vga|vga|readdata~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|readdata~6_combout\ = (\nios|the_vga|vga|RAM~44_regout\ & (\nios|the_vga|vga|RAM~154_combout\ & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~44_regout\,
	datab => \nios|the_vga|vga|RAM~154_combout\,
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|readdata~6_combout\);

-- Location: LCCOMB_X28_Y16_N16
\nios|the_vga|vga|readdata~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|readdata~7_combout\ = (\nios|the_vga|vga|RAM~43_regout\ & (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_vga|vga|RAM~154_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|RAM~43_regout\,
	datac => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_vga|vga|RAM~154_combout\,
	combout => \nios|the_vga|vga|readdata~7_combout\);

-- Location: LCCOMB_X32_Y19_N12
\nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~3_combout\ = (\nios|the_ps2|the_de2_ps2|U1|Fall_Clk~regout\ & \nios|the_ps2|the_de2_ps2|U1|State~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_ps2|the_de2_ps2|U1|Fall_Clk~regout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|State~regout\,
	combout => \nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~3_combout\);

-- Location: LCCOMB_X25_Y17_N4
\nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(7) = (((\nios|the_jtag_uart_0|read_0~regout\ & \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7))) # 
-- (!\nios|the_cpu_0|W_alu_result\(3))) # (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|read_0~regout\,
	datab => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	datad => \nios|the_cpu_0|W_alu_result\(3),
	combout => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(7));

-- Location: LCCOMB_X30_Y18_N12
\nios|the_vga|vga|readdata~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|readdata~9_combout\ = (\nios|the_vga|vga|RAM~154_combout\ & (\nios|the_vga|vga|RAM~41_regout\ & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~154_combout\,
	datac => \nios|the_vga|vga|RAM~41_regout\,
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|readdata~9_combout\);

-- Location: LCCOMB_X25_Y17_N30
\nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(6) = (((\nios|the_jtag_uart_0|read_0~regout\ & \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6))) # 
-- (!\nios|the_cpu_0|W_alu_result\(3))) # (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|read_0~regout\,
	datab => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	datad => \nios|the_cpu_0|W_alu_result\(3),
	combout => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(6));

-- Location: LCCOMB_X30_Y18_N16
\nios|the_vga|vga|readdata~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|readdata~10_combout\ = (\nios|the_vga|vga|RAM~154_combout\ & (\nios|the_vga|vga|RAM~40_regout\ & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~154_combout\,
	datab => \nios|the_vga|vga|RAM~40_regout\,
	datac => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|readdata~10_combout\);

-- Location: LCCOMB_X25_Y17_N24
\nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(5) = (((\nios|the_jtag_uart_0|read_0~regout\ & \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5))) # 
-- (!\nios|the_cpu_0|W_alu_result\(3))) # (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|read_0~regout\,
	datab => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	datad => \nios|the_cpu_0|W_alu_result\(3),
	combout => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(5));

-- Location: LCCOMB_X30_Y18_N4
\nios|the_vga|vga|readdata~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|readdata~11_combout\ = (\nios|the_vga|vga|RAM~154_combout\ & (\nios|the_vga|vga|RAM~39_regout\ & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~154_combout\,
	datab => \nios|the_vga|vga|RAM~39_regout\,
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|readdata~11_combout\);

-- Location: LCCOMB_X28_Y16_N26
\nios|the_vga|vga|readdata~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|readdata~12_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & (\nios|the_vga|vga|RAM~38_regout\ & \nios|the_vga|vga|RAM~154_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datac => \nios|the_vga|vga|RAM~38_regout\,
	datad => \nios|the_vga|vga|RAM~154_combout\,
	combout => \nios|the_vga|vga|readdata~12_combout\);

-- Location: LCCOMB_X25_Y17_N28
\nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(3) = (((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) & \nios|the_jtag_uart_0|read_0~regout\)) # 
-- (!\nios|the_cpu_0|W_alu_result\(3))) # (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	datab => \nios|the_jtag_uart_0|read_0~regout\,
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(3),
	combout => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(3));

-- Location: LCCOMB_X30_Y18_N24
\nios|the_vga|vga|readdata~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|readdata~13_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & (\nios|the_vga|vga|RAM~37_regout\ & \nios|the_vga|vga|RAM~154_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datac => \nios|the_vga|vga|RAM~37_regout\,
	datad => \nios|the_vga|vga|RAM~154_combout\,
	combout => \nios|the_vga|vga|readdata~13_combout\);

-- Location: LCCOMB_X28_Y17_N10
\nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(1) = (\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\) # ((\nios|the_jtag_uart_0|read_0~regout\ & 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1)))) # (!\nios|the_jtag_uart_0|read_0~regout\ & (\nios|the_jtag_uart_0|ien_AE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	datab => \nios|the_jtag_uart_0|ien_AE~regout\,
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	datad => \nios|the_jtag_uart_0|read_0~regout\,
	combout => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(1));

-- Location: LCFF_X31_Y18_N13
\nios|the_ps2|the_de2_ps2|U1|S_Reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|S_Reg[0]~feeder_combout\,
	ena => \nios|the_ps2|the_de2_ps2|U1|S_Reg[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|S_Reg\(0));

-- Location: LCCOMB_X31_Y18_N4
\nios|the_ps2|the_de2_ps2|U1|Scan_Code~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Scan_Code~10_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_ps2|the_de2_ps2|U1|S_Reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|S_Reg\(0),
	combout => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~10_combout\);

-- Location: LCFF_X25_Y17_N23
\nios|the_ps2|the_de2_ps2|DoRead\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|DoRead~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|DoRead~regout\);

-- Location: LCCOMB_X32_Y19_N8
\nios|the_ps2|the_de2_ps2|U1|Scan_DAVi~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Scan_DAVi~0_combout\ = (\nios|the_ps2|the_de2_ps2|DoRead~regout\ & (!\nios|the_ps2|the_de2_ps2|U1|LessThan0~0_combout\ & ((\nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~3_combout\)))) # (!\nios|the_ps2|the_de2_ps2|DoRead~regout\ & 
-- ((\nios|the_ps2|the_de2_ps2|U1|Scan_DAVi~regout\) # ((!\nios|the_ps2|the_de2_ps2|U1|LessThan0~0_combout\ & \nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2|the_de2_ps2|DoRead~regout\,
	datab => \nios|the_ps2|the_de2_ps2|U1|LessThan0~0_combout\,
	datac => \nios|the_ps2|the_de2_ps2|U1|Scan_DAVi~regout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~3_combout\,
	combout => \nios|the_ps2|the_de2_ps2|U1|Scan_DAVi~0_combout\);

-- Location: LCCOMB_X30_Y18_N28
\nios|the_vga|vga|readdata~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|readdata~15_combout\ = (\nios|the_vga|vga|RAM~35_regout\ & (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_vga|vga|RAM~154_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~35_regout\,
	datac => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_vga|vga|RAM~154_combout\,
	combout => \nios|the_vga|vga|readdata~15_combout\);

-- Location: LCCOMB_X30_Y19_N22
\nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(0) = (\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\) # ((\nios|the_jtag_uart_0|read_0~regout\ & 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0)))) # (!\nios|the_jtag_uart_0|read_0~regout\ & (\nios|the_jtag_uart_0|ien_AF~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|read_0~regout\,
	datab => \nios|the_jtag_uart_0|ien_AF~regout\,
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	datad => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	combout => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(0));

-- Location: LCFF_X29_Y19_N19
\nios|the_vga|vga|RAM~55\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(20),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~55_regout\);

-- Location: LCCOMB_X28_Y19_N26
\nios|the_vga|vga|RAM~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~156_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~55_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|led_chooser\(1),
	datab => \nios|the_vga|vga|RAM~131_combout\,
	datac => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datad => \nios|the_vga|vga|RAM~55_regout\,
	combout => \nios|the_vga|vga|RAM~156_combout\);

-- Location: LCCOMB_X28_Y23_N28
\nios|the_cpu_0|E_alu_result[31]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[31]~23_combout\ = (\nios|the_cpu_0|W_alu_result[21]~22_combout\ & ((\nios|the_cpu_0|Add1~62_combout\) # ((\nios|the_cpu_0|W_alu_result[21]~21_combout\)))) # (!\nios|the_cpu_0|W_alu_result[21]~22_combout\ & 
-- (((\nios|the_cpu_0|Add2~62_combout\ & !\nios|the_cpu_0|W_alu_result[21]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result[21]~22_combout\,
	datab => \nios|the_cpu_0|Add1~62_combout\,
	datac => \nios|the_cpu_0|Add2~62_combout\,
	datad => \nios|the_cpu_0|W_alu_result[21]~21_combout\,
	combout => \nios|the_cpu_0|E_alu_result[31]~23_combout\);

-- Location: LCCOMB_X28_Y23_N30
\nios|the_cpu_0|E_alu_result[31]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[31]~24_combout\ = (\nios|the_cpu_0|W_alu_result[21]~21_combout\ & ((\nios|the_cpu_0|E_alu_result[31]~23_combout\ & ((\nios|the_cpu_0|E_shift_rot_result\(31)))) # (!\nios|the_cpu_0|E_alu_result[31]~23_combout\ & 
-- (\nios|the_cpu_0|E_logic_result[31]~19_combout\)))) # (!\nios|the_cpu_0|W_alu_result[21]~21_combout\ & (((\nios|the_cpu_0|E_alu_result[31]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[31]~19_combout\,
	datab => \nios|the_cpu_0|W_alu_result[21]~21_combout\,
	datac => \nios|the_cpu_0|E_shift_rot_result\(31),
	datad => \nios|the_cpu_0|E_alu_result[31]~23_combout\,
	combout => \nios|the_cpu_0|E_alu_result[31]~24_combout\);

-- Location: LCCOMB_X22_Y18_N0
\nios|the_cpu_0|A_WE_StdLogicVector~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~10_combout\ = (\nios|the_vga|vga|readdata\(30) & (((\SRAM_DQ[14]~14\) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)))) # (!\nios|the_vga|vga|readdata\(30) & 
-- (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & ((\SRAM_DQ[14]~14\) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|readdata\(30),
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datac => \SRAM_DQ[14]~14\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~10_combout\);

-- Location: LCCOMB_X28_Y23_N24
\nios|the_cpu_0|E_alu_result[29]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[29]~27_combout\ = (\nios|the_cpu_0|W_alu_result[21]~22_combout\ & ((\nios|the_cpu_0|Add1~58_combout\) # ((\nios|the_cpu_0|W_alu_result[21]~21_combout\)))) # (!\nios|the_cpu_0|W_alu_result[21]~22_combout\ & 
-- (((\nios|the_cpu_0|Add2~58_combout\ & !\nios|the_cpu_0|W_alu_result[21]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add1~58_combout\,
	datab => \nios|the_cpu_0|W_alu_result[21]~22_combout\,
	datac => \nios|the_cpu_0|Add2~58_combout\,
	datad => \nios|the_cpu_0|W_alu_result[21]~21_combout\,
	combout => \nios|the_cpu_0|E_alu_result[29]~27_combout\);

-- Location: LCCOMB_X28_Y23_N26
\nios|the_cpu_0|E_alu_result[29]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[29]~28_combout\ = (\nios|the_cpu_0|W_alu_result[21]~21_combout\ & ((\nios|the_cpu_0|E_alu_result[29]~27_combout\ & (\nios|the_cpu_0|E_shift_rot_result\(29))) # (!\nios|the_cpu_0|E_alu_result[29]~27_combout\ & 
-- ((\nios|the_cpu_0|E_logic_result[29]~21_combout\))))) # (!\nios|the_cpu_0|W_alu_result[21]~21_combout\ & (((\nios|the_cpu_0|E_alu_result[29]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(29),
	datab => \nios|the_cpu_0|W_alu_result[21]~21_combout\,
	datac => \nios|the_cpu_0|E_alu_result[29]~27_combout\,
	datad => \nios|the_cpu_0|E_logic_result[29]~21_combout\,
	combout => \nios|the_cpu_0|E_alu_result[29]~28_combout\);

-- Location: LCCOMB_X29_Y23_N24
\nios|the_cpu_0|E_alu_result[28]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[28]~29_combout\ = (\nios|the_cpu_0|W_alu_result[21]~22_combout\ & (\nios|the_cpu_0|W_alu_result[21]~21_combout\)) # (!\nios|the_cpu_0|W_alu_result[21]~22_combout\ & ((\nios|the_cpu_0|W_alu_result[21]~21_combout\ & 
-- ((\nios|the_cpu_0|E_logic_result[28]~32_combout\))) # (!\nios|the_cpu_0|W_alu_result[21]~21_combout\ & (\nios|the_cpu_0|Add2~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result[21]~22_combout\,
	datab => \nios|the_cpu_0|W_alu_result[21]~21_combout\,
	datac => \nios|the_cpu_0|Add2~56_combout\,
	datad => \nios|the_cpu_0|E_logic_result[28]~32_combout\,
	combout => \nios|the_cpu_0|E_alu_result[28]~29_combout\);

-- Location: LCCOMB_X29_Y23_N26
\nios|the_cpu_0|E_alu_result[28]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[28]~30_combout\ = (\nios|the_cpu_0|W_alu_result[21]~22_combout\ & ((\nios|the_cpu_0|E_alu_result[28]~29_combout\ & (\nios|the_cpu_0|E_shift_rot_result\(28))) # (!\nios|the_cpu_0|E_alu_result[28]~29_combout\ & 
-- ((\nios|the_cpu_0|Add1~56_combout\))))) # (!\nios|the_cpu_0|W_alu_result[21]~22_combout\ & (((\nios|the_cpu_0|E_alu_result[28]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result[21]~22_combout\,
	datab => \nios|the_cpu_0|E_shift_rot_result\(28),
	datac => \nios|the_cpu_0|E_alu_result[28]~29_combout\,
	datad => \nios|the_cpu_0|Add1~56_combout\,
	combout => \nios|the_cpu_0|E_alu_result[28]~30_combout\);

-- Location: LCCOMB_X28_Y23_N20
\nios|the_cpu_0|E_alu_result[25]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[25]~35_combout\ = (\nios|the_cpu_0|W_alu_result[21]~21_combout\ & (((\nios|the_cpu_0|W_alu_result[21]~22_combout\)))) # (!\nios|the_cpu_0|W_alu_result[21]~21_combout\ & ((\nios|the_cpu_0|W_alu_result[21]~22_combout\ & 
-- ((\nios|the_cpu_0|Add1~50_combout\))) # (!\nios|the_cpu_0|W_alu_result[21]~22_combout\ & (\nios|the_cpu_0|Add2~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add2~50_combout\,
	datab => \nios|the_cpu_0|W_alu_result[21]~21_combout\,
	datac => \nios|the_cpu_0|W_alu_result[21]~22_combout\,
	datad => \nios|the_cpu_0|Add1~50_combout\,
	combout => \nios|the_cpu_0|E_alu_result[25]~35_combout\);

-- Location: LCCOMB_X28_Y23_N22
\nios|the_cpu_0|E_alu_result[25]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[25]~36_combout\ = (\nios|the_cpu_0|W_alu_result[21]~21_combout\ & ((\nios|the_cpu_0|E_alu_result[25]~35_combout\ & (\nios|the_cpu_0|E_shift_rot_result\(25))) # (!\nios|the_cpu_0|E_alu_result[25]~35_combout\ & 
-- ((\nios|the_cpu_0|E_logic_result[25]~24_combout\))))) # (!\nios|the_cpu_0|W_alu_result[21]~21_combout\ & (((\nios|the_cpu_0|E_alu_result[25]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(25),
	datab => \nios|the_cpu_0|W_alu_result[21]~21_combout\,
	datac => \nios|the_cpu_0|E_alu_result[25]~35_combout\,
	datad => \nios|the_cpu_0|E_logic_result[25]~24_combout\,
	combout => \nios|the_cpu_0|E_alu_result[25]~36_combout\);

-- Location: LCCOMB_X29_Y21_N8
\nios|the_cpu_0|E_alu_result[23]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[23]~39_combout\ = (\nios|the_cpu_0|W_alu_result[21]~22_combout\ & ((\nios|the_cpu_0|Add1~46_combout\) # ((\nios|the_cpu_0|W_alu_result[21]~21_combout\)))) # (!\nios|the_cpu_0|W_alu_result[21]~22_combout\ & 
-- (((!\nios|the_cpu_0|W_alu_result[21]~21_combout\ & \nios|the_cpu_0|Add2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add1~46_combout\,
	datab => \nios|the_cpu_0|W_alu_result[21]~22_combout\,
	datac => \nios|the_cpu_0|W_alu_result[21]~21_combout\,
	datad => \nios|the_cpu_0|Add2~46_combout\,
	combout => \nios|the_cpu_0|E_alu_result[23]~39_combout\);

-- Location: LCCOMB_X29_Y21_N18
\nios|the_cpu_0|E_alu_result[23]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[23]~40_combout\ = (\nios|the_cpu_0|E_alu_result[23]~39_combout\ & (((\nios|the_cpu_0|E_shift_rot_result\(23)) # (!\nios|the_cpu_0|W_alu_result[21]~21_combout\)))) # (!\nios|the_cpu_0|E_alu_result[23]~39_combout\ & 
-- (\nios|the_cpu_0|E_logic_result[23]~26_combout\ & (\nios|the_cpu_0|W_alu_result[21]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[23]~26_combout\,
	datab => \nios|the_cpu_0|E_alu_result[23]~39_combout\,
	datac => \nios|the_cpu_0|W_alu_result[21]~21_combout\,
	datad => \nios|the_cpu_0|E_shift_rot_result\(23),
	combout => \nios|the_cpu_0|E_alu_result[23]~40_combout\);

-- Location: LCCOMB_X29_Y21_N12
\nios|the_cpu_0|E_alu_result[22]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[22]~41_combout\ = (\nios|the_cpu_0|W_alu_result[21]~22_combout\ & (((\nios|the_cpu_0|W_alu_result[21]~21_combout\)))) # (!\nios|the_cpu_0|W_alu_result[21]~22_combout\ & ((\nios|the_cpu_0|W_alu_result[21]~21_combout\ & 
-- ((\nios|the_cpu_0|E_logic_result[22]~27_combout\))) # (!\nios|the_cpu_0|W_alu_result[21]~21_combout\ & (\nios|the_cpu_0|Add2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add2~44_combout\,
	datab => \nios|the_cpu_0|W_alu_result[21]~22_combout\,
	datac => \nios|the_cpu_0|W_alu_result[21]~21_combout\,
	datad => \nios|the_cpu_0|E_logic_result[22]~27_combout\,
	combout => \nios|the_cpu_0|E_alu_result[22]~41_combout\);

-- Location: LCCOMB_X29_Y21_N24
\nios|the_cpu_0|E_alu_result[21]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[21]~43_combout\ = (\nios|the_cpu_0|W_alu_result[21]~22_combout\ & (((\nios|the_cpu_0|W_alu_result[21]~21_combout\) # (\nios|the_cpu_0|Add1~42_combout\)))) # (!\nios|the_cpu_0|W_alu_result[21]~22_combout\ & 
-- (\nios|the_cpu_0|Add2~42_combout\ & (!\nios|the_cpu_0|W_alu_result[21]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add2~42_combout\,
	datab => \nios|the_cpu_0|W_alu_result[21]~22_combout\,
	datac => \nios|the_cpu_0|W_alu_result[21]~21_combout\,
	datad => \nios|the_cpu_0|Add1~42_combout\,
	combout => \nios|the_cpu_0|E_alu_result[21]~43_combout\);

-- Location: LCCOMB_X29_Y21_N2
\nios|the_cpu_0|E_alu_result[21]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[21]~44_combout\ = (\nios|the_cpu_0|E_alu_result[21]~43_combout\ & (((\nios|the_cpu_0|E_shift_rot_result\(21)) # (!\nios|the_cpu_0|W_alu_result[21]~21_combout\)))) # (!\nios|the_cpu_0|E_alu_result[21]~43_combout\ & 
-- (\nios|the_cpu_0|E_logic_result[21]~28_combout\ & (\nios|the_cpu_0|W_alu_result[21]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_alu_result[21]~43_combout\,
	datab => \nios|the_cpu_0|E_logic_result[21]~28_combout\,
	datac => \nios|the_cpu_0|W_alu_result[21]~21_combout\,
	datad => \nios|the_cpu_0|E_shift_rot_result\(21),
	combout => \nios|the_cpu_0|E_alu_result[21]~44_combout\);

-- Location: LCCOMB_X27_Y17_N16
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCFF_X20_Y14_N17
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\);

-- Location: LCFF_X20_Y14_N19
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate2~regout\);

-- Location: LCCOMB_X20_Y14_N18
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|always2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate1~regout\,
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate2~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCFF_X23_Y14_N11
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_valid~regout\);

-- Location: LCCOMB_X23_Y14_N2
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2~regout\,
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|always2~0_combout\,
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|always2~1_combout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: LCCOMB_X27_Y17_N24
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & 
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X25_Y23_N2
\nios|the_cpu_0|D_ctrl_rot_right~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_rot_right~0_combout\ = (\nios|the_cpu_0|Equal101~1_combout\ & (\nios|the_cpu_0|Equal2~5_combout\ & (\nios|the_cpu_0|D_iw\(12) & !\nios|the_cpu_0|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Equal101~1_combout\,
	datab => \nios|the_cpu_0|Equal2~5_combout\,
	datac => \nios|the_cpu_0|D_iw\(12),
	datad => \nios|the_cpu_0|D_iw\(13),
	combout => \nios|the_cpu_0|D_ctrl_rot_right~0_combout\);

-- Location: LCCOMB_X25_Y23_N4
\nios|the_cpu_0|D_ctrl_shift_logical~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_shift_logical~1_combout\ = (!\nios|the_cpu_0|D_iw\(16) & (\nios|the_cpu_0|D_iw\(15) & \nios|the_cpu_0|D_ctrl_shift_logical~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(16),
	datab => \nios|the_cpu_0|D_iw\(15),
	datac => \nios|the_cpu_0|D_ctrl_shift_logical~0_combout\,
	combout => \nios|the_cpu_0|D_ctrl_shift_logical~1_combout\);

-- Location: LCFF_X23_Y15_N23
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~6_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X23_Y16_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~28_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(3))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(3),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~28_combout\);

-- Location: LCFF_X20_Y16_N11
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[2]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(2));

-- Location: LCCOMB_X23_Y15_N20
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~2_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(2) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(2),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~2_combout\);

-- Location: LCFF_X25_Y14_N13
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(4));

-- Location: LCFF_X25_Y14_N15
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(1));

-- Location: LCCOMB_X25_Y14_N30
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(1),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(4),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: LCFF_X23_Y14_N19
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read~regout\);

-- Location: LCFF_X23_Y15_N25
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~7_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X22_Y15_N28
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~32_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(22))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(22),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(22),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~32_combout\);

-- Location: LCFF_X23_Y15_N3
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~8_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X23_Y15_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~34_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(24))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(24),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(24),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~34_combout\);

-- Location: LCFF_X28_Y20_N9
\nios|the_vga|vga|RAM~62\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~62feeder_combout\,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~62_regout\);

-- Location: LCCOMB_X24_Y16_N6
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~3_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2) & 
-- !\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X25_Y17_N18
\nios|the_jtag_uart_0|rvalid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|rvalid~1_combout\ = (\nios|the_jtag_uart_0|rvalid~0_combout\) # ((\nios|the_jtag_uart_0|rvalid~regout\ & !\nios|the_jtag_uart_0|fifo_rd~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|rvalid~0_combout\,
	datac => \nios|the_jtag_uart_0|rvalid~regout\,
	datad => \nios|the_jtag_uart_0|fifo_rd~0_combout\,
	combout => \nios|the_jtag_uart_0|rvalid~1_combout\);

-- Location: LCFF_X27_Y19_N19
\nios|the_vga|vga|RAM~58\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(23),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~58_regout\);

-- Location: LCCOMB_X28_Y19_N12
\nios|the_vga|vga|RAM~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~161_combout\ = (\nios|the_vga|vga|RAM~58_regout\ & (\nios|the_vga|vga|RAM~131_combout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|led_chooser\(1),
	datab => \nios|the_vga|vga|RAM~58_regout\,
	datac => \nios|the_vga|vga|RAM~131_combout\,
	datad => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	combout => \nios|the_vga|vga|RAM~161_combout\);

-- Location: LCCOMB_X29_Y17_N30
\nios|the_jtag_uart_0|woverflow~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|woverflow~0_combout\ = (!\nios|the_cpu_0|W_alu_result\(2) & (\nios|the_jtag_uart_0|process_2~0_combout\ & \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(2),
	datac => \nios|the_jtag_uart_0|process_2~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\,
	combout => \nios|the_jtag_uart_0|woverflow~0_combout\);

-- Location: LCCOMB_X29_Y17_N26
\nios|the_jtag_uart_0|woverflow~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|woverflow~1_combout\ = (\nios|the_jtag_uart_0|woverflow~0_combout\ & ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\))) # (!\nios|the_jtag_uart_0|woverflow~0_combout\ & 
-- (\nios|the_jtag_uart_0|woverflow~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|woverflow~0_combout\,
	datac => \nios|the_jtag_uart_0|woverflow~regout\,
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \nios|the_jtag_uart_0|woverflow~1_combout\);

-- Location: LCCOMB_X23_Y21_N20
\nios|the_jtag_uart_0|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add1~22_combout\ = (\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\) # ((\nios|the_jtag_uart_0|read_0~regout\ & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\)) # (!\nios|the_jtag_uart_0|read_0~regout\ & ((\nios|the_jtag_uart_0|Add1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datac => \nios|the_jtag_uart_0|read_0~regout\,
	datad => \nios|the_jtag_uart_0|Add1~17_combout\,
	combout => \nios|the_jtag_uart_0|Add1~22_combout\);

-- Location: LCFF_X27_Y19_N13
\nios|the_vga|vga|RAM~57\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~57feeder_combout\,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~57_regout\);

-- Location: LCCOMB_X28_Y19_N30
\nios|the_vga|vga|RAM~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~162_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~57_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datab => \nios|the_vga|vga|RAM~131_combout\,
	datac => \nios|the_vga|vga|led_chooser\(1),
	datad => \nios|the_vga|vga|RAM~57_regout\,
	combout => \nios|the_vga|vga|RAM~162_combout\);

-- Location: LCCOMB_X23_Y21_N28
\nios|the_jtag_uart_0|Add1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add1~23_combout\ = (\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\) # ((\nios|the_jtag_uart_0|read_0~regout\ & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5))) # (!\nios|the_jtag_uart_0|read_0~regout\ & ((\nios|the_jtag_uart_0|Add1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datac => \nios|the_jtag_uart_0|read_0~regout\,
	datad => \nios|the_jtag_uart_0|Add1~15_combout\,
	combout => \nios|the_jtag_uart_0|Add1~23_combout\);

-- Location: LCFF_X29_Y19_N21
\nios|the_vga|vga|RAM~56\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~56feeder_combout\,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~56_regout\);

-- Location: LCCOMB_X28_Y19_N0
\nios|the_vga|vga|RAM~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~163_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~56_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|led_chooser\(1),
	datab => \nios|the_vga|vga|RAM~131_combout\,
	datac => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datad => \nios|the_vga|vga|RAM~56_regout\,
	combout => \nios|the_vga|vga|RAM~163_combout\);

-- Location: LCCOMB_X27_Y17_N12
\nios|the_jtag_uart_0|ac~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|ac~0_combout\ = (\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\) # (\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout\,
	combout => \nios|the_jtag_uart_0|ac~0_combout\);

-- Location: LCCOMB_X28_Y17_N6
\nios|the_jtag_uart_0|ac~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|ac~1_combout\ = (\nios|the_jtag_uart_0|ac~0_combout\) # ((\nios|the_jtag_uart_0|ac~regout\ & ((!\nios|the_cpu_0|d_writedata\(10)) # (!\nios|the_jtag_uart_0|ien_AE~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|ac~0_combout\,
	datab => \nios|the_jtag_uart_0|ien_AE~0_combout\,
	datac => \nios|the_jtag_uart_0|ac~regout\,
	datad => \nios|the_cpu_0|d_writedata\(10),
	combout => \nios|the_jtag_uart_0|ac~1_combout\);

-- Location: LCFF_X31_Y24_N13
\nios|the_ps2|the_de2_ps2|U1|Filter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Filter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Filter\(0));

-- Location: LCCOMB_X31_Y24_N6
\nios|the_ps2|the_de2_ps2|U1|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Equal1~1_combout\ = (!\nios|the_ps2|the_de2_ps2|U1|Filter\(5) & (!\nios|the_ps2|the_de2_ps2|U1|Filter\(6) & (!\nios|the_ps2|the_de2_ps2|U1|Filter\(7) & !\nios|the_ps2|the_de2_ps2|U1|Filter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2|the_de2_ps2|U1|Filter\(5),
	datab => \nios|the_ps2|the_de2_ps2|U1|Filter\(6),
	datac => \nios|the_ps2|the_de2_ps2|U1|Filter\(7),
	datad => \nios|the_ps2|the_de2_ps2|U1|Filter\(4),
	combout => \nios|the_ps2|the_de2_ps2|U1|Equal1~1_combout\);

-- Location: LCCOMB_X25_Y17_N22
\nios|the_ps2|the_de2_ps2|DoRead~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|DoRead~0_combout\ = (!\nios|the_cpu_0|W_alu_result\(3) & (\nios|the_cpu_0|W_alu_result\(2) & (\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\ & 
-- \nios|the_cpu_0|internal_d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(3),
	datab => \nios|the_cpu_0|W_alu_result\(2),
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datad => \nios|the_cpu_0|internal_d_read~regout\,
	combout => \nios|the_ps2|the_de2_ps2|DoRead~0_combout\);

-- Location: LCFF_X30_Y15_N7
\nios|the_vga|vga|RAM~65\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~65feeder_combout\,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~65_regout\);

-- Location: LCCOMB_X30_Y15_N8
\nios|the_vga|vga|RAM~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~166_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~65_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|led_chooser\(1),
	datab => \nios|the_vga|vga|RAM~131_combout\,
	datac => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datad => \nios|the_vga|vga|RAM~65_regout\,
	combout => \nios|the_vga|vga|RAM~166_combout\);

-- Location: LCFF_X30_Y15_N1
\nios|the_vga|vga|RAM~64\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~64feeder_combout\,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~64_regout\);

-- Location: LCCOMB_X30_Y15_N10
\nios|the_vga|vga|RAM~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~167_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~64_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|led_chooser\(1),
	datab => \nios|the_vga|vga|RAM~131_combout\,
	datac => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datad => \nios|the_vga|vga|RAM~64_regout\,
	combout => \nios|the_vga|vga|RAM~167_combout\);

-- Location: LCFF_X25_Y16_N25
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~10_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(25));

-- Location: LCFF_X27_Y15_N17
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~11_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(26));

-- Location: LCFF_X25_Y16_N13
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~13_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X25_Y16_N14
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~44_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(28)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(28),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(28),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~44_combout\);

-- Location: LCFF_X23_Y15_N5
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~15_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X23_Y15_N6
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~48_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(30))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(30),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(30),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~48_combout\);

-- Location: LCFF_X25_Y16_N17
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~16_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(31));

-- Location: LCFF_X27_Y15_N31
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~18_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X27_Y15_N8
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~55_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(17)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(17),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(17),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~55_combout\);

-- Location: LCCOMB_X30_Y17_N12
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)) # 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X30_Y17_N6
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\)) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))) # 
-- (!\nios|the_jtag_uart_0|rd_wfifo~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|rd_wfifo~combout\,
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCFF_X20_Y14_N13
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~regout\);

-- Location: LCFF_X22_Y16_N19
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~20_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X23_Y16_N6
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~59_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(4)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(4),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(4),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~59_combout\);

-- Location: LCCOMB_X23_Y15_N22
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~6_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(3) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(3),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~6_combout\);

-- Location: LCFF_X22_Y16_N21
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~21_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(16));

-- Location: LCFF_X25_Y14_N27
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(2));

-- Location: LCCOMB_X25_Y14_N12
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(2),
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCFF_X27_Y15_N3
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~22_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X27_Y15_N4
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~63_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(23))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(23),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(23),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~63_combout\);

-- Location: LCCOMB_X23_Y15_N24
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~7_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(22) & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(22),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~7_combout\);

-- Location: LCCOMB_X23_Y15_N2
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~8_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(24) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(24),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~8_combout\);

-- Location: LCFF_X25_Y16_N9
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~23_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X21_Y16_N20
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~65_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(13))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(13),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(13),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~65_combout\);

-- Location: LCFF_X25_Y16_N27
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~24_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X25_Y16_N4
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~67_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(15))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(15),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~67_combout\);

-- Location: LCCOMB_X21_Y15_N10
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux40~0_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize\(1) & 
-- !\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize\(1),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize\(0),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux40~0_combout\);

-- Location: LCFF_X25_Y16_N7
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~25_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(14));

-- Location: LCFF_X22_Y16_N9
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~26_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X22_Y16_N2
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~71_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(7))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(7),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~71_combout\);

-- Location: LCFF_X22_Y16_N5
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~27_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(11));

-- Location: LCFF_X22_Y16_N7
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~28_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X31_Y24_N10
\nios|the_ps2|the_de2_ps2|U1|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Equal0~0_combout\ = (\nios|the_ps2|the_de2_ps2|U1|Filter\(0) & (\nios|the_ps2|the_de2_ps2|U1|Filter\(3) & (\nios|the_ps2|the_de2_ps2|U1|Filter\(2) & \nios|the_ps2|the_de2_ps2|U1|Filter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2|the_de2_ps2|U1|Filter\(0),
	datab => \nios|the_ps2|the_de2_ps2|U1|Filter\(3),
	datac => \nios|the_ps2|the_de2_ps2|U1|Filter\(2),
	datad => \nios|the_ps2|the_de2_ps2|U1|Filter\(1),
	combout => \nios|the_ps2|the_de2_ps2|U1|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y24_N12
\nios|the_ps2|the_de2_ps2|U1|Filter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Filter~0_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_ps2|the_de2_ps2|U1|Filter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|Filter\(1),
	combout => \nios|the_ps2|the_de2_ps2|U1|Filter~0_combout\);

-- Location: LCCOMB_X25_Y16_N24
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~10_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(25) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(25),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~10_combout\);

-- Location: LCCOMB_X27_Y15_N16
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~11_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(26) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(26),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~11_combout\);

-- Location: LCCOMB_X25_Y16_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~13_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(28) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(28),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~13_combout\);

-- Location: LCCOMB_X23_Y15_N4
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~15_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(30) & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(30),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~15_combout\);

-- Location: LCCOMB_X25_Y16_N16
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~16_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(31) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(31),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~16_combout\);

-- Location: LCCOMB_X27_Y15_N30
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~18_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(17) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(17),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~18_combout\);

-- Location: LCCOMB_X20_Y14_N12
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~regout\,
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: LCCOMB_X22_Y16_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~20_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(4) & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(4),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~20_combout\);

-- Location: LCCOMB_X22_Y16_N20
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~21_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(16) & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(16),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~21_combout\);

-- Location: LCCOMB_X27_Y15_N2
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~22_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(23) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(23),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~22_combout\);

-- Location: LCCOMB_X25_Y16_N8
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~23_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(13) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(13),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~23_combout\);

-- Location: LCCOMB_X25_Y16_N26
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~24_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(15) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(15),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~24_combout\);

-- Location: LCCOMB_X25_Y16_N6
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~25_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(14) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(14),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~25_combout\);

-- Location: LCCOMB_X22_Y16_N8
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~26_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(7) & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(7),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~26_combout\);

-- Location: LCCOMB_X22_Y16_N4
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~27_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(11) & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(11),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~27_combout\);

-- Location: LCCOMB_X22_Y16_N6
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~28_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(10) & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(10),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~28_combout\);

-- Location: LCCOMB_X29_Y20_N2
\nios|the_cpu_0|D_ctrl_alu_subtract~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_alu_subtract~6_combout\ = \nios|the_cpu_0|D_iw\(14) $ (\nios|the_cpu_0|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|D_iw\(14),
	datad => \nios|the_cpu_0|D_iw\(15),
	combout => \nios|the_cpu_0|D_ctrl_alu_subtract~6_combout\);

-- Location: LCCOMB_X23_Y17_N28
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|module_input5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|module_input5~combout\ = (\nios|the_cpu_0|hbreak_enabled~regout\ & (!\nios|the_cpu_0|W_alu_result\(10) & (\nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\ & 
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|hbreak_enabled~regout\,
	datab => \nios|the_cpu_0|W_alu_result\(10),
	datac => \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|module_input5~combout\);

-- Location: LCCOMB_X28_Y17_N0
\nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(9) = (((\nios|the_jtag_uart_0|ien_AE~regout\ & \nios|the_jtag_uart_0|fifo_AE~regout\)) # 
-- (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\)) # (!\nios|the_cpu_0|W_alu_result\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(3),
	datab => \nios|the_jtag_uart_0|ien_AE~regout\,
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datad => \nios|the_jtag_uart_0|fifo_AE~regout\,
	combout => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(9));

-- Location: LCCOMB_X23_Y19_N0
\nios|the_cpu_0|E_alu_result[31]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[31]~45_combout\ = (!\nios|the_cpu_0|R_ctrl_rdctl_inst~regout\ & (\nios|the_cpu_0|E_alu_result[31]~24_combout\ & !\nios|the_cpu_0|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datab => \nios|the_cpu_0|E_alu_result[31]~24_combout\,
	datad => \nios|the_cpu_0|R_ctrl_br_cmp~regout\,
	combout => \nios|the_cpu_0|E_alu_result[31]~45_combout\);

-- Location: LCCOMB_X23_Y21_N10
\nios|the_cpu_0|E_alu_result[29]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[29]~47_combout\ = (!\nios|the_cpu_0|R_ctrl_br_cmp~regout\ & (\nios|the_cpu_0|E_alu_result[29]~28_combout\ & !\nios|the_cpu_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_br_cmp~regout\,
	datac => \nios|the_cpu_0|E_alu_result[29]~28_combout\,
	datad => \nios|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	combout => \nios|the_cpu_0|E_alu_result[29]~47_combout\);

-- Location: LCCOMB_X23_Y19_N16
\nios|the_cpu_0|E_alu_result[28]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[28]~48_combout\ = (!\nios|the_cpu_0|R_ctrl_rdctl_inst~regout\ & (\nios|the_cpu_0|E_alu_result[28]~30_combout\ & !\nios|the_cpu_0|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \nios|the_cpu_0|E_alu_result[28]~30_combout\,
	datad => \nios|the_cpu_0|R_ctrl_br_cmp~regout\,
	combout => \nios|the_cpu_0|E_alu_result[28]~48_combout\);

-- Location: LCCOMB_X30_Y21_N6
\nios|the_cpu_0|E_alu_result[25]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[25]~51_combout\ = (!\nios|the_cpu_0|R_ctrl_rdctl_inst~regout\ & (\nios|the_cpu_0|E_alu_result[25]~36_combout\ & !\nios|the_cpu_0|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \nios|the_cpu_0|E_alu_result[25]~36_combout\,
	datad => \nios|the_cpu_0|R_ctrl_br_cmp~regout\,
	combout => \nios|the_cpu_0|E_alu_result[25]~51_combout\);

-- Location: LCCOMB_X23_Y19_N10
\nios|the_cpu_0|E_alu_result[23]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[23]~53_combout\ = (!\nios|the_cpu_0|R_ctrl_rdctl_inst~regout\ & (\nios|the_cpu_0|E_alu_result[23]~40_combout\ & !\nios|the_cpu_0|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datab => \nios|the_cpu_0|E_alu_result[23]~40_combout\,
	datad => \nios|the_cpu_0|R_ctrl_br_cmp~regout\,
	combout => \nios|the_cpu_0|E_alu_result[23]~53_combout\);

-- Location: LCCOMB_X23_Y21_N6
\nios|the_cpu_0|E_alu_result[21]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[21]~55_combout\ = (\nios|the_cpu_0|E_alu_result[21]~44_combout\ & (!\nios|the_cpu_0|R_ctrl_rdctl_inst~regout\ & !\nios|the_cpu_0|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_alu_result[21]~44_combout\,
	datab => \nios|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \nios|the_cpu_0|R_ctrl_br_cmp~regout\,
	combout => \nios|the_cpu_0|E_alu_result[21]~55_combout\);

-- Location: LCCOMB_X31_Y20_N10
\nios|the_cpu_0|D_ctrl_alu_force_xor~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_alu_force_xor~9_combout\ = (!\nios|the_cpu_0|D_iw\(0) & (!\nios|the_cpu_0|D_iw\(4) & \nios|the_cpu_0|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|D_iw\(0),
	datac => \nios|the_cpu_0|D_iw\(4),
	datad => \nios|the_cpu_0|D_iw\(1),
	combout => \nios|the_cpu_0|D_ctrl_alu_force_xor~9_combout\);

-- Location: LCCOMB_X31_Y20_N4
\nios|the_cpu_0|D_wr_dst_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_wr_dst_reg~2_combout\ = (\nios|the_cpu_0|D_iw\(1)) # (!\nios|the_cpu_0|D_iw\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(1),
	datad => \nios|the_cpu_0|D_iw\(0),
	combout => \nios|the_cpu_0|D_wr_dst_reg~2_combout\);

-- Location: LCCOMB_X32_Y22_N6
\nios|the_cpu_0|D_ctrl_logic~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_logic~9_combout\ = (\nios|the_cpu_0|D_iw\(0)) # ((\nios|the_cpu_0|D_iw\(1)) # (\nios|the_cpu_0|D_iw\(3) $ (!\nios|the_cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(0),
	datab => \nios|the_cpu_0|D_iw\(1),
	datac => \nios|the_cpu_0|D_iw\(3),
	datad => \nios|the_cpu_0|D_iw\(4),
	combout => \nios|the_cpu_0|D_ctrl_logic~9_combout\);

-- Location: LCCOMB_X22_Y18_N28
\nios|the_cpu_0|A_WE_StdLogicVector~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~15_combout\ = (\nios|the_cpu_0|A_WE_StdLogicVector~12_combout\) # ((\nios|the_cpu_0|A_WE_StdLogicVector~3_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~32_combout\) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~32_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datac => \nios|the_cpu_0|A_WE_StdLogicVector~3_combout\,
	datad => \nios|the_cpu_0|A_WE_StdLogicVector~12_combout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~15_combout\);

-- Location: LCCOMB_X22_Y18_N30
\nios|the_cpu_0|A_WE_StdLogicVector~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~16_combout\ = (\nios|the_cpu_0|av_fill_bit~1_combout\ & ((\nios|the_cpu_0|av_ld_aligning_data~regout\) # ((\nios|the_cpu_0|A_WE_StdLogicVector~10_combout\ & \nios|the_cpu_0|A_WE_StdLogicVector~15_combout\)))) # 
-- (!\nios|the_cpu_0|av_fill_bit~1_combout\ & (\nios|the_cpu_0|A_WE_StdLogicVector~10_combout\ & ((\nios|the_cpu_0|A_WE_StdLogicVector~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datab => \nios|the_cpu_0|A_WE_StdLogicVector~10_combout\,
	datac => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \nios|the_cpu_0|A_WE_StdLogicVector~15_combout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~16_combout\);

-- Location: LCCOMB_X24_Y18_N6
\nios|the_cpu_0|A_WE_StdLogicVector~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~25_combout\ = (\nios|the_cpu_0|A_WE_StdLogicVector~12_combout\) # ((\nios|the_cpu_0|A_WE_StdLogicVector~3_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~28_combout\) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|A_WE_StdLogicVector~12_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~28_combout\,
	datac => \nios|the_cpu_0|A_WE_StdLogicVector~3_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~25_combout\);

-- Location: LCCOMB_X22_Y14_N14
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|t_dav~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: LCCOMB_X23_Y14_N18
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read~0_combout\);

-- Location: JTAG_X1_Y19_N0
altera_internal_jtag : cycloneii_jtag
PORT MAP (
	tms => \altera_reserved_tms~combout\,
	tck => \altera_reserved_tck~combout\,
	tdi => \altera_reserved_tdi~combout\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCFF_X18_Y15_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCFF_X18_Y15_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCFF_X18_Y15_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCFF_X18_Y15_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCFF_X18_Y15_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X18_Y15_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~6\);

-- Location: LCCOMB_X18_Y15_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~6\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11\);

-- Location: LCCOMB_X18_Y15_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~13\);

-- Location: LCCOMB_X18_Y15_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~13\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~15\);

-- Location: LCCOMB_X18_Y15_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~15\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16_combout\);

-- Location: LCFF_X21_Y17_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\);

-- Location: LCFF_X21_Y17_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\);

-- Location: LCFF_X21_Y17_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\);

-- Location: LCFF_X19_Y17_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout\);

-- Location: LCFF_X19_Y17_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout\);

-- Location: LCFF_X19_Y17_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout\);

-- Location: LCFF_X19_Y17_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout\);

-- Location: LCCOMB_X20_Y18_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCFF_X19_Y15_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X19_Y18_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: LCCOMB_X20_Y18_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: LCCOMB_X18_Y17_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X18_Y17_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LCFF_X21_Y17_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout\);

-- Location: LCCOMB_X21_Y17_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: LCFF_X21_Y17_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout\);

-- Location: LCCOMB_X21_Y17_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: LCFF_X21_Y17_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout\);

-- Location: LCCOMB_X21_Y17_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: LCFF_X19_Y17_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout\);

-- Location: LCCOMB_X19_Y17_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: LCFF_X19_Y17_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout\);

-- Location: LCCOMB_X19_Y17_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: LCFF_X19_Y17_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout\);

-- Location: LCCOMB_X19_Y17_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\);

-- Location: LCFF_X19_Y17_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout\);

-- Location: LCCOMB_X19_Y17_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\);

-- Location: LCCOMB_X18_Y17_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X19_Y20_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X18_Y19_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X18_Y19_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: LCCOMB_X20_Y17_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout\);

-- Location: LCCOMB_X20_Y17_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \~GND~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\);

-- Location: LCCOMB_X19_Y15_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\);

-- Location: LCCOMB_X19_Y15_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\);

-- Location: LCCOMB_X19_Y15_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2_combout\);

-- Location: LCCOMB_X19_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\);

-- Location: LCCOMB_X19_Y15_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCFF_X19_Y15_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X19_Y15_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X19_Y15_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X19_Y15_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\);

-- Location: LCCOMB_X19_Y18_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\);

-- Location: LCCOMB_X21_Y17_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X21_Y17_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X21_Y17_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X20_Y17_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \~GND~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout\);

-- Location: LCCOMB_X18_Y17_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\);

-- Location: LCCOMB_X19_Y17_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X19_Y17_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X19_Y17_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X19_Y17_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\);

-- Location: LCCOMB_X20_Y18_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: LCCOMB_X19_Y18_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: LCCOMB_X18_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7_combout\);

-- Location: LCCOMB_X18_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\);

-- Location: LCCOMB_X18_Y15_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\);

-- Location: LCCOMB_X19_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCFF_X19_Y15_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X19_Y15_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X19_Y15_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X19_Y15_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCFF_X19_Y15_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X19_Y15_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X19_Y15_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X19_Y15_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X19_Y15_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: CLKCTRL_G3
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X20_Y16_N26
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[0]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(0),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[0]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N4
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read_req~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N8
\nios|the_vga|vga|RAM~62feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~62feeder_combout\ = \nios|the_cpu_0|d_writedata\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|d_writedata\(27),
	combout => \nios|the_vga|vga|RAM~62feeder_combout\);

-- Location: LCCOMB_X30_Y15_N0
\nios|the_vga|vga|RAM~64feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~64feeder_combout\ = \nios|the_cpu_0|d_writedata\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|d_writedata\(29),
	combout => \nios|the_vga|vga|RAM~64feeder_combout\);

-- Location: LCCOMB_X30_Y15_N6
\nios|the_vga|vga|RAM~65feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~65feeder_combout\ = \nios|the_cpu_0|d_writedata\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|d_writedata\(30),
	combout => \nios|the_vga|vga|RAM~65feeder_combout\);

-- Location: LCCOMB_X25_Y14_N14
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout\);

-- Location: LCCOMB_X25_Y14_N26
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout\);

-- Location: LCCOMB_X23_Y17_N8
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[1]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(1),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[1]~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N10
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[2]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(2),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[2]~feeder_combout\);

-- Location: LCCOMB_X29_Y19_N30
\nios|the_vga|vga|RAM~51feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~51feeder_combout\ = \nios|the_cpu_0|d_writedata\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|d_writedata\(16),
	combout => \nios|the_vga|vga|RAM~51feeder_combout\);

-- Location: LCCOMB_X28_Y20_N14
\nios|the_vga|vga|RAM~52feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~52feeder_combout\ = \nios|the_cpu_0|d_writedata\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|d_writedata\(17),
	combout => \nios|the_vga|vga|RAM~52feeder_combout\);

-- Location: LCCOMB_X29_Y19_N20
\nios|the_vga|vga|RAM~56feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~56feeder_combout\ = \nios|the_cpu_0|d_writedata\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|d_writedata\(21),
	combout => \nios|the_vga|vga|RAM~56feeder_combout\);

-- Location: LCCOMB_X27_Y19_N12
\nios|the_vga|vga|RAM~57feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~57feeder_combout\ = \nios|the_cpu_0|d_writedata\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|d_writedata\(22),
	combout => \nios|the_vga|vga|RAM~57feeder_combout\);

-- Location: LCCOMB_X23_Y14_N10
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_valid~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\);

-- Location: LCCOMB_X31_Y18_N12
\nios|the_ps2|the_de2_ps2|U1|S_Reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|S_Reg[0]~feeder_combout\ = \nios|the_ps2|the_de2_ps2|U1|Scan_Code~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~9_combout\,
	combout => \nios|the_ps2|the_de2_ps2|U1|S_Reg[0]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N20
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N8
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[14]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(14),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[14]~feeder_combout\);

-- Location: LCCOMB_X25_Y15_N16
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[16]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(16),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[16]~feeder_combout\);

-- Location: LCCOMB_X20_Y14_N16
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\);

-- Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[0]~0_combout\,
	oe => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\,
	inclk => \CLOCK_50~clkctrl_outclk\,
	inclkena => \nios|the_cpu_0_instruction_master|process_0~0_combout\,
	areset => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(0),
	combout => \SRAM_DQ[0]~0\,
	regout => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(0));

-- Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[1]~1_combout\,
	oe => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\,
	inclk => \CLOCK_50~clkctrl_outclk\,
	inclkena => \nios|the_cpu_0_instruction_master|process_0~0_combout\,
	areset => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(1),
	combout => \SRAM_DQ[1]~1\,
	regout => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(1));

-- Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[2]~2_combout\,
	oe => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\,
	inclk => \CLOCK_50~clkctrl_outclk\,
	inclkena => \nios|the_cpu_0_instruction_master|process_0~0_combout\,
	areset => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(2),
	combout => \SRAM_DQ[2]~2\,
	regout => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(2));

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[3]~3_combout\,
	oe => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\,
	inclk => \CLOCK_50~clkctrl_outclk\,
	inclkena => \nios|the_cpu_0_instruction_master|process_0~0_combout\,
	areset => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(3),
	combout => \SRAM_DQ[3]~3\,
	regout => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(3));

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[4]~4_combout\,
	oe => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\,
	inclk => \CLOCK_50~clkctrl_outclk\,
	inclkena => \nios|the_cpu_0_instruction_master|process_0~0_combout\,
	areset => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(4),
	combout => \SRAM_DQ[4]~4\,
	regout => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(4));

-- Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[5]~5_combout\,
	oe => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\,
	inclk => \CLOCK_50~clkctrl_outclk\,
	inclkena => \nios|the_cpu_0_instruction_master|process_0~0_combout\,
	areset => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(5),
	combout => \SRAM_DQ[5]~5\,
	regout => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(5));

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[6]~6_combout\,
	oe => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\,
	inclk => \CLOCK_50~clkctrl_outclk\,
	inclkena => \nios|the_cpu_0_instruction_master|process_0~0_combout\,
	areset => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(6),
	combout => \SRAM_DQ[6]~6\,
	regout => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(6));

-- Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[7]~7_combout\,
	oe => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\,
	inclk => \CLOCK_50~clkctrl_outclk\,
	inclkena => \nios|the_cpu_0_instruction_master|process_0~0_combout\,
	areset => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(7),
	combout => \SRAM_DQ[7]~7\,
	regout => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(7));

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_DQ[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[8]~8_combout\,
	oe => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\,
	inclk => \CLOCK_50~clkctrl_outclk\,
	inclkena => \nios|the_cpu_0_instruction_master|process_0~0_combout\,
	areset => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(8),
	combout => \SRAM_DQ[8]~8\,
	regout => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(8));

-- Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_DQ[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[9]~9_combout\,
	oe => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\,
	inclk => \CLOCK_50~clkctrl_outclk\,
	inclkena => \nios|the_cpu_0_instruction_master|process_0~0_combout\,
	areset => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(9),
	combout => \SRAM_DQ[9]~9\,
	regout => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(9));

-- Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_DQ[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[10]~10_combout\,
	oe => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\,
	inclk => \CLOCK_50~clkctrl_outclk\,
	inclkena => \nios|the_cpu_0_instruction_master|process_0~0_combout\,
	areset => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(10),
	combout => \SRAM_DQ[10]~10\,
	regout => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(10));

-- Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_DQ[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[11]~11_combout\,
	oe => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\,
	inclk => \CLOCK_50~clkctrl_outclk\,
	inclkena => \nios|the_cpu_0_instruction_master|process_0~0_combout\,
	areset => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(11),
	combout => \SRAM_DQ[11]~11\,
	regout => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(11));

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_DQ[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[12]~12_combout\,
	oe => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\,
	inclk => \CLOCK_50~clkctrl_outclk\,
	inclkena => \nios|the_cpu_0_instruction_master|process_0~0_combout\,
	areset => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(12),
	combout => \SRAM_DQ[12]~12\,
	regout => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(12));

-- Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_DQ[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[13]~13_combout\,
	oe => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\,
	inclk => \CLOCK_50~clkctrl_outclk\,
	inclkena => \nios|the_cpu_0_instruction_master|process_0~0_combout\,
	areset => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(13),
	combout => \SRAM_DQ[13]~13\,
	regout => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(13));

-- Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_DQ[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[14]~14_combout\,
	oe => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\,
	inclk => \CLOCK_50~clkctrl_outclk\,
	inclkena => \nios|the_cpu_0_instruction_master|process_0~0_combout\,
	areset => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(14),
	combout => \SRAM_DQ[14]~14\,
	regout => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(14));

-- Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_DQ[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[15]~15_combout\,
	oe => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\,
	inclk => \CLOCK_50~clkctrl_outclk\,
	inclkena => \nios|the_cpu_0_instruction_master|process_0~0_combout\,
	areset => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(15),
	combout => \SRAM_DQ[15]~15\,
	regout => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(15));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50,
	combout => \CLOCK_50~combout\);

-- Location: CLKCTRL_G2
\CLOCK_50~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~clkctrl_outclk\);

-- Location: LCCOMB_X24_Y21_N20
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~12_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\) # ((\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\)))) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\ & 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\)) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\ & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\,
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~12_combout\);

-- Location: LCCOMB_X31_Y15_N2
\nios|snake_system_reset_clk_0_domain_synch|data_in_d1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|snake_system_reset_clk_0_domain_synch|data_in_d1~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \nios|snake_system_reset_clk_0_domain_synch|data_in_d1~feeder_combout\);

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tck~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tck,
	combout => \altera_reserved_tck~combout\);

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tdi~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tdi,
	combout => \altera_reserved_tdi~combout\);

-- Location: LCCOMB_X17_Y18_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: LCFF_X17_Y18_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X17_Y18_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: LCFF_X17_Y18_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X17_Y18_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: LCFF_X17_Y18_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X18_Y18_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: LCFF_X18_Y18_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: CLKCTRL_G10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\);

-- Location: LCCOMB_X18_Y18_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: LCFF_X18_Y18_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X18_Y18_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: LCFF_X18_Y18_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X18_Y18_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: LCFF_X18_Y18_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X18_Y18_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCFF_X18_Y18_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X18_Y18_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: LCFF_X18_Y18_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X18_Y18_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: LCFF_X18_Y18_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X19_Y18_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: LCFF_X19_Y18_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X18_Y18_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: LCFF_X18_Y18_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X18_Y18_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: LCFF_X18_Y18_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X18_Y18_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: LCFF_X18_Y18_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X18_Y18_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: LCFF_X18_Y18_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCFF_X19_Y20_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCFF_X19_Y20_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LCCOMB_X19_Y20_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: LCFF_X19_Y20_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LCFF_X19_Y20_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: LCCOMB_X19_Y20_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\);

-- Location: LCFF_X19_Y20_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X19_Y20_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: LCFF_X19_Y20_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCFF_X19_Y20_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X19_Y20_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: LCFF_X19_Y20_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X19_Y20_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: LCFF_X19_Y20_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X19_Y20_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: LCFF_X19_Y20_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X19_Y20_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X19_Y20_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: LCFF_X19_Y20_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\);

-- Location: LCCOMB_X19_Y16_N0
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X19_Y17_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X19_Y18_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\);

-- Location: LCCOMB_X19_Y18_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: LCFF_X19_Y18_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\);

-- Location: LCCOMB_X20_Y18_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\);

-- Location: LCFF_X20_Y18_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X20_Y21_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: LCFF_X20_Y21_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

-- Location: CLKCTRL_G9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\);

-- Location: LCCOMB_X20_Y17_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\);

-- Location: LCCOMB_X20_Y17_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout\);

-- Location: LCCOMB_X20_Y17_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout\);

-- Location: LCFF_X20_Y17_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X20_Y17_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout\);

-- Location: LCFF_X20_Y17_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X19_Y18_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout\);

-- Location: LCCOMB_X19_Y18_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\);

-- Location: LCFF_X19_Y18_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X19_Y17_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\);

-- Location: LCFF_X19_Y17_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout\);

-- Location: LCCOMB_X19_Y17_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\);

-- Location: LCCOMB_X18_Y17_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\);

-- Location: LCCOMB_X18_Y17_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X18_Y17_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X18_Y17_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X18_Y17_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: LCFF_X18_Y17_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\);

-- Location: LCCOMB_X20_Y15_N8
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: LCFF_X20_Y15_N9
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\);

-- Location: LCFF_X20_Y15_N17
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCFF_X20_Y15_N27
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_udr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_udr~regout\);

-- Location: LCCOMB_X28_Y15_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ = 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_udr~regout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_udr~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: LCFF_X28_Y15_N13
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\);

-- Location: LCFF_X20_Y15_N25
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\);

-- Location: LCCOMB_X21_Y17_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: LCCOMB_X18_Y17_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X18_Y17_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X18_Y17_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCFF_X21_Y17_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout\);

-- Location: LCCOMB_X21_Y17_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: LCCOMB_X18_Y17_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\);

-- Location: LCFF_X21_Y17_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\);

-- Location: LCCOMB_X20_Y15_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: LCFF_X20_Y15_N19
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\);

-- Location: LCCOMB_X20_Y15_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: LCFF_X20_Y15_N13
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X20_Y15_N30
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: LCFF_X20_Y15_N31
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~regout\);

-- Location: LCCOMB_X20_Y15_N6
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0) & 
-- !\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~regout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: LCFF_X20_Y15_N7
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~regout\);

-- Location: LCFF_X20_Y15_N29
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	sload => VCC,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(0));

-- Location: LCCOMB_X20_Y15_N24
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ = 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(1) & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\ 
-- & !\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(1),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(0),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X30_Y22_N4
\nios|the_cpu_0|W_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_valid~0_combout\ = (!\nios|the_cpu_0|E_stall~4_combout\ & \nios|the_cpu_0|E_valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|E_stall~4_combout\,
	datad => \nios|the_cpu_0|E_valid~regout\,
	combout => \nios|the_cpu_0|W_valid~0_combout\);

-- Location: LCFF_X30_Y22_N5
\nios|the_cpu_0|W_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_valid~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_valid~regout\);

-- Location: LCCOMB_X22_Y20_N20
\nios|the_cpu_0|F_iw[14]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[14]~20_combout\ = (\nios|the_cpu_0|F_pc\(17)) # ((\nios|the_cpu_0|internal_i_read~regout\) # ((\nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(14)) # (\nios|the_cpu_0|F_pc\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(17),
	datab => \nios|the_cpu_0|internal_i_read~regout\,
	datac => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(14),
	datad => \nios|the_cpu_0|F_pc\(18),
	combout => \nios|the_cpu_0|F_iw[14]~20_combout\);

-- Location: LCCOMB_X22_Y20_N26
\nios|the_cpu_0|F_iw[5]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[5]~16_combout\ = (\nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(5)) # ((\nios|the_cpu_0|internal_i_read~regout\) # ((\nios|the_cpu_0|F_pc\(17)) # (\nios|the_cpu_0|F_pc\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(5),
	datab => \nios|the_cpu_0|internal_i_read~regout\,
	datac => \nios|the_cpu_0|F_pc\(17),
	datad => \nios|the_cpu_0|F_pc\(18),
	combout => \nios|the_cpu_0|F_iw[5]~16_combout\);

-- Location: LCCOMB_X27_Y21_N12
\nios|the_cpu_0|E_src1[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[10]~10_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10))) # (!\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datab => \nios|the_cpu_0|R_src1~26_combout\,
	datad => \nios|the_cpu_0|D_iw\(14),
	combout => \nios|the_cpu_0|E_src1[10]~10_combout\);

-- Location: LCCOMB_X18_Y18_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: LCFF_X18_Y18_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X22_Y15_N24
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~20_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~20_combout\);

-- Location: LCFF_X22_Y15_N25
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~20_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize\(1));

-- Location: LCCOMB_X22_Y15_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux2~0_combout\ = \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ $ (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux2~0_combout\);

-- Location: LCFF_X22_Y15_N19
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux2~0_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize\(0));

-- Location: LCCOMB_X21_Y15_N26
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux38~0_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize\(1)) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize\(1),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize\(0),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux38~0_combout\);

-- Location: LCCOMB_X21_Y15_N0
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[35]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[35]~1_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux38~0_combout\ 
-- & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(36))) # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux38~0_combout\ & 
-- ((\altera_internal_jtag~TDIUTAP\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(36),
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux38~0_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[35]~1_combout\);

-- Location: LCCOMB_X21_Y16_N30
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~22_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0) & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~22_combout\);

-- Location: LCCOMB_X21_Y17_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: LCFF_X21_Y17_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout\);

-- Location: LCCOMB_X21_Y17_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: LCFF_X21_Y17_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\);

-- Location: LCCOMB_X21_Y16_N2
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~21_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(35) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\) # ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(35),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~21_combout\);

-- Location: LCCOMB_X21_Y16_N22
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~84_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~21_combout\) # ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~22_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~22_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~21_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~84_combout\);

-- Location: LCFF_X21_Y15_N1
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[35]~1_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~84_combout\,
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(35));

-- Location: LCFF_X28_Y15_N25
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(35),
	sload => VCC,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(35));

-- Location: LCCOMB_X23_Y17_N0
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|module_input5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|module_input5~2_combout\ = (\nios|the_cpu_0|hbreak_enabled~regout\ & \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|hbreak_enabled~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|module_input5~2_combout\);

-- Location: LCCOMB_X25_Y20_N6
\nios|the_cpu_0|Equal2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal2~5_combout\ = (\nios|the_cpu_0|Equal2~0_combout\ & (\nios|the_cpu_0|D_iw\(5) & !\nios|the_cpu_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Equal2~0_combout\,
	datab => \nios|the_cpu_0|D_iw\(5),
	datad => \nios|the_cpu_0|D_iw\(2),
	combout => \nios|the_cpu_0|Equal2~5_combout\);

-- Location: LCCOMB_X25_Y22_N24
\nios|the_cpu_0|D_logic_op[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_logic_op[0]~1_combout\ = (\nios|the_cpu_0|D_ctrl_alu_force_xor~8_combout\) # ((\nios|the_cpu_0|Equal2~5_combout\ & ((\nios|the_cpu_0|D_iw\(14)))) # (!\nios|the_cpu_0|Equal2~5_combout\ & (\nios|the_cpu_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_ctrl_alu_force_xor~8_combout\,
	datab => \nios|the_cpu_0|D_iw\(3),
	datac => \nios|the_cpu_0|Equal2~5_combout\,
	datad => \nios|the_cpu_0|D_iw\(14),
	combout => \nios|the_cpu_0|D_logic_op[0]~1_combout\);

-- Location: LCFF_X25_Y22_N25
\nios|the_cpu_0|R_logic_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_logic_op[0]~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_logic_op\(0));

-- Location: LCCOMB_X27_Y20_N4
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]~feeder_combout\);

-- Location: LCCOMB_X23_Y20_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~6_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|module_input5~2_combout\ & (\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1_combout\ & 
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~6_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|module_input5~2_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: LCFF_X27_Y20_N5
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]~feeder_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31));

-- Location: LCCOMB_X22_Y21_N16
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[21]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[21]~15_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((!\nios|the_cpu_0|W_alu_result\(10)))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- (!\nios|the_cpu_0|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21),
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datac => \nios|the_cpu_0|F_pc\(8),
	datad => \nios|the_cpu_0|W_alu_result\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[21]~15_combout\);

-- Location: LCCOMB_X22_Y21_N26
\nios|the_cpu_0|F_iw[21]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[21]~26_combout\ = ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[21]~15_combout\) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31)))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[21]~15_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31),
	combout => \nios|the_cpu_0|F_iw[21]~26_combout\);

-- Location: LCCOMB_X30_Y20_N30
\nios|the_cpu_0|F_iw[21]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[21]~27_combout\ = ((\nios|the_cpu_0|F_iw[21]~26_combout\ & ((\SRAM_DQ[5]~5\) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))) # (!\nios|the_cpu_0|D_iw[13]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[5]~5\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_cpu_0|F_iw[21]~26_combout\,
	datad => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[21]~27_combout\);

-- Location: LCFF_X30_Y20_N31
\nios|the_cpu_0|D_iw[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[21]~27_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(21));

-- Location: LCCOMB_X27_Y25_N14
\nios|the_cpu_0|F_pc_plus_one[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[0]~0_combout\ = \nios|the_cpu_0|F_pc\(0) $ (VCC)
-- \nios|the_cpu_0|F_pc_plus_one[0]~1\ = CARRY(\nios|the_cpu_0|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|F_pc\(0),
	datad => VCC,
	combout => \nios|the_cpu_0|F_pc_plus_one[0]~0_combout\,
	cout => \nios|the_cpu_0|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X27_Y25_N16
\nios|the_cpu_0|F_pc_plus_one[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[1]~2_combout\ = (\nios|the_cpu_0|F_pc\(1) & (!\nios|the_cpu_0|F_pc_plus_one[0]~1\)) # (!\nios|the_cpu_0|F_pc\(1) & ((\nios|the_cpu_0|F_pc_plus_one[0]~1\) # (GND)))
-- \nios|the_cpu_0|F_pc_plus_one[1]~3\ = CARRY((!\nios|the_cpu_0|F_pc_plus_one[0]~1\) # (!\nios|the_cpu_0|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|F_pc\(1),
	datad => VCC,
	cin => \nios|the_cpu_0|F_pc_plus_one[0]~1\,
	combout => \nios|the_cpu_0|F_pc_plus_one[1]~2_combout\,
	cout => \nios|the_cpu_0|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X27_Y25_N18
\nios|the_cpu_0|F_pc_plus_one[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[2]~4_combout\ = (\nios|the_cpu_0|F_pc\(2) & (\nios|the_cpu_0|F_pc_plus_one[1]~3\ $ (GND))) # (!\nios|the_cpu_0|F_pc\(2) & (!\nios|the_cpu_0|F_pc_plus_one[1]~3\ & VCC))
-- \nios|the_cpu_0|F_pc_plus_one[2]~5\ = CARRY((\nios|the_cpu_0|F_pc\(2) & !\nios|the_cpu_0|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(2),
	datad => VCC,
	cin => \nios|the_cpu_0|F_pc_plus_one[1]~3\,
	combout => \nios|the_cpu_0|F_pc_plus_one[2]~4_combout\,
	cout => \nios|the_cpu_0|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X27_Y25_N20
\nios|the_cpu_0|F_pc_plus_one[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[3]~6_combout\ = (\nios|the_cpu_0|F_pc\(3) & (!\nios|the_cpu_0|F_pc_plus_one[2]~5\)) # (!\nios|the_cpu_0|F_pc\(3) & ((\nios|the_cpu_0|F_pc_plus_one[2]~5\) # (GND)))
-- \nios|the_cpu_0|F_pc_plus_one[3]~7\ = CARRY((!\nios|the_cpu_0|F_pc_plus_one[2]~5\) # (!\nios|the_cpu_0|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(3),
	datad => VCC,
	cin => \nios|the_cpu_0|F_pc_plus_one[2]~5\,
	combout => \nios|the_cpu_0|F_pc_plus_one[3]~6_combout\,
	cout => \nios|the_cpu_0|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X23_Y20_N18
\nios|the_cpu_0|F_iw[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[4]~0_combout\ = (\nios|the_cpu_0|internal_i_read~regout\) # ((\nios|the_cpu_0|F_pc\(17)) # ((\nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(4)) # (\nios|the_cpu_0|F_pc\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|internal_i_read~regout\,
	datab => \nios|the_cpu_0|F_pc\(17),
	datac => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(4),
	datad => \nios|the_cpu_0|F_pc\(18),
	combout => \nios|the_cpu_0|F_iw[4]~0_combout\);

-- Location: LCCOMB_X27_Y19_N4
\nios|the_cpu_0|R_src2_lo[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_lo[6]~10_combout\ = (!\nios|the_cpu_0|R_src2_lo~0_combout\ & ((\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(12)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & 
-- (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datab => \nios|the_cpu_0|R_src2_lo~0_combout\,
	datac => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datad => \nios|the_cpu_0|D_iw\(12),
	combout => \nios|the_cpu_0|R_src2_lo[6]~10_combout\);

-- Location: LCFF_X27_Y19_N5
\nios|the_cpu_0|E_src2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src2_lo[6]~10_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(6));

-- Location: LCCOMB_X30_Y25_N18
\nios|the_cpu_0|E_src1[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[4]~4_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4))) # (!\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datab => \nios|the_cpu_0|R_src1~26_combout\,
	datad => \nios|the_cpu_0|D_iw\(8),
	combout => \nios|the_cpu_0|E_src1[4]~4_combout\);

-- Location: LCCOMB_X31_Y20_N18
\nios|the_cpu_0|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal2~3_combout\ = (!\nios|the_cpu_0|D_iw\(3) & (!\nios|the_cpu_0|D_iw\(0) & (!\nios|the_cpu_0|D_iw\(4) & !\nios|the_cpu_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(3),
	datab => \nios|the_cpu_0|D_iw\(0),
	datac => \nios|the_cpu_0|D_iw\(4),
	datad => \nios|the_cpu_0|D_iw\(1),
	combout => \nios|the_cpu_0|Equal2~3_combout\);

-- Location: LCCOMB_X31_Y22_N6
\nios|the_cpu_0|D_ctrl_exception~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_exception~1_combout\ = (\nios|the_cpu_0|D_iw\(12) & ((\nios|the_cpu_0|D_iw\(15)) # (!\nios|the_cpu_0|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(15),
	datac => \nios|the_cpu_0|D_iw\(14),
	datad => \nios|the_cpu_0|D_iw\(12),
	combout => \nios|the_cpu_0|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X31_Y22_N24
\nios|the_cpu_0|D_ctrl_exception~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_exception~2_combout\ = (!\nios|the_cpu_0|D_iw\(16) & (\nios|the_cpu_0|D_ctrl_retaddr~0_combout\ & (\nios|the_cpu_0|D_iw\(11) & \nios|the_cpu_0|D_ctrl_exception~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(16),
	datab => \nios|the_cpu_0|D_ctrl_retaddr~0_combout\,
	datac => \nios|the_cpu_0|D_iw\(11),
	datad => \nios|the_cpu_0|D_ctrl_exception~1_combout\,
	combout => \nios|the_cpu_0|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X31_Y22_N26
\nios|the_cpu_0|D_ctrl_exception~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_exception~3_combout\ = (!\nios|the_cpu_0|D_ctrl_exception~2_combout\ & (((!\nios|the_cpu_0|D_iw\(2)) # (!\nios|the_cpu_0|Equal2~3_combout\)) # (!\nios|the_cpu_0|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(5),
	datab => \nios|the_cpu_0|Equal2~3_combout\,
	datac => \nios|the_cpu_0|D_ctrl_exception~2_combout\,
	datad => \nios|the_cpu_0|D_iw\(2),
	combout => \nios|the_cpu_0|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X27_Y19_N2
\nios|the_cpu_0|R_src2_lo[7]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_lo[7]~9_combout\ = (!\nios|the_cpu_0|R_src2_lo~0_combout\ & ((\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(13)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & 
-- (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datab => \nios|the_cpu_0|R_src2_lo~0_combout\,
	datac => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datad => \nios|the_cpu_0|D_iw\(13),
	combout => \nios|the_cpu_0|R_src2_lo[7]~9_combout\);

-- Location: LCFF_X27_Y19_N3
\nios|the_cpu_0|E_src2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src2_lo[7]~9_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(7));

-- Location: LCCOMB_X28_Y25_N28
\nios|the_cpu_0|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~12_combout\ = ((\nios|the_cpu_0|E_src1\(6) $ (\nios|the_cpu_0|E_src2\(6) $ (\nios|the_cpu_0|Add1~11\)))) # (GND)
-- \nios|the_cpu_0|Add1~13\ = CARRY((\nios|the_cpu_0|E_src1\(6) & ((!\nios|the_cpu_0|Add1~11\) # (!\nios|the_cpu_0|E_src2\(6)))) # (!\nios|the_cpu_0|E_src1\(6) & (!\nios|the_cpu_0|E_src2\(6) & !\nios|the_cpu_0|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(6),
	datab => \nios|the_cpu_0|E_src2\(6),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~11\,
	combout => \nios|the_cpu_0|Add1~12_combout\,
	cout => \nios|the_cpu_0|Add1~13\);

-- Location: LCCOMB_X28_Y25_N30
\nios|the_cpu_0|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~14_combout\ = (\nios|the_cpu_0|E_src1\(7) & ((\nios|the_cpu_0|E_src2\(7) & (!\nios|the_cpu_0|Add1~13\)) # (!\nios|the_cpu_0|E_src2\(7) & (\nios|the_cpu_0|Add1~13\ & VCC)))) # (!\nios|the_cpu_0|E_src1\(7) & ((\nios|the_cpu_0|E_src2\(7) 
-- & ((\nios|the_cpu_0|Add1~13\) # (GND))) # (!\nios|the_cpu_0|E_src2\(7) & (!\nios|the_cpu_0|Add1~13\))))
-- \nios|the_cpu_0|Add1~15\ = CARRY((\nios|the_cpu_0|E_src1\(7) & (\nios|the_cpu_0|E_src2\(7) & !\nios|the_cpu_0|Add1~13\)) # (!\nios|the_cpu_0|E_src1\(7) & ((\nios|the_cpu_0|E_src2\(7)) # (!\nios|the_cpu_0|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(7),
	datab => \nios|the_cpu_0|E_src2\(7),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~13\,
	combout => \nios|the_cpu_0|Add1~14_combout\,
	cout => \nios|the_cpu_0|Add1~15\);

-- Location: LCCOMB_X32_Y22_N30
\nios|the_cpu_0|Equal2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal2~6_combout\ = (!\nios|the_cpu_0|D_iw\(0) & (\nios|the_cpu_0|D_iw\(1) & (!\nios|the_cpu_0|D_iw\(3) & \nios|the_cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(0),
	datab => \nios|the_cpu_0|D_iw\(1),
	datac => \nios|the_cpu_0|D_iw\(3),
	datad => \nios|the_cpu_0|D_iw\(4),
	combout => \nios|the_cpu_0|Equal2~6_combout\);

-- Location: LCCOMB_X32_Y22_N0
\nios|the_cpu_0|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal2~1_combout\ = (!\nios|the_cpu_0|D_iw\(0) & (\nios|the_cpu_0|D_iw\(1) & (\nios|the_cpu_0|D_iw\(3) & !\nios|the_cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(0),
	datab => \nios|the_cpu_0|D_iw\(1),
	datac => \nios|the_cpu_0|D_iw\(3),
	datad => \nios|the_cpu_0|D_iw\(4),
	combout => \nios|the_cpu_0|Equal2~1_combout\);

-- Location: LCCOMB_X32_Y22_N8
\nios|the_cpu_0|D_ctrl_alu_subtract~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_alu_subtract~4_combout\ = (\nios|the_cpu_0|Equal2~1_combout\) # ((\nios|the_cpu_0|D_iw\(2) & ((\nios|the_cpu_0|Equal2~6_combout\))) # (!\nios|the_cpu_0|D_iw\(2) & (!\nios|the_cpu_0|D_ctrl_logic~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_ctrl_logic~9_combout\,
	datab => \nios|the_cpu_0|Equal2~6_combout\,
	datac => \nios|the_cpu_0|Equal2~1_combout\,
	datad => \nios|the_cpu_0|D_iw\(2),
	combout => \nios|the_cpu_0|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X31_Y22_N2
\nios|the_cpu_0|D_ctrl_alu_subtract~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_alu_subtract~2_combout\ = (\nios|the_cpu_0|D_iw\(11) & (\nios|the_cpu_0|D_iw\(15) & ((\nios|the_cpu_0|D_iw\(14))))) # (!\nios|the_cpu_0|D_iw\(11) & (\nios|the_cpu_0|D_iw\(16) & (\nios|the_cpu_0|D_iw\(15) $ 
-- (\nios|the_cpu_0|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(11),
	datab => \nios|the_cpu_0|D_iw\(15),
	datac => \nios|the_cpu_0|D_iw\(16),
	datad => \nios|the_cpu_0|D_iw\(14),
	combout => \nios|the_cpu_0|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X31_Y22_N28
\nios|the_cpu_0|D_ctrl_alu_subtract~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_alu_subtract~3_combout\ = (!\nios|the_cpu_0|D_iw\(12) & (!\nios|the_cpu_0|D_iw\(13) & (\nios|the_cpu_0|Equal2~5_combout\ & \nios|the_cpu_0|D_ctrl_alu_subtract~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(12),
	datab => \nios|the_cpu_0|D_iw\(13),
	datac => \nios|the_cpu_0|Equal2~5_combout\,
	datad => \nios|the_cpu_0|D_ctrl_alu_subtract~2_combout\,
	combout => \nios|the_cpu_0|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X32_Y22_N16
\nios|the_cpu_0|E_alu_sub~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_sub~0_combout\ = (\nios|the_cpu_0|R_valid~regout\ & (((\nios|the_cpu_0|D_ctrl_alu_subtract~4_combout\) # (\nios|the_cpu_0|D_ctrl_alu_subtract~3_combout\)) # (!\nios|the_cpu_0|D_ctrl_alu_subtract~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_ctrl_alu_subtract~5_combout\,
	datab => \nios|the_cpu_0|R_valid~regout\,
	datac => \nios|the_cpu_0|D_ctrl_alu_subtract~4_combout\,
	datad => \nios|the_cpu_0|D_ctrl_alu_subtract~3_combout\,
	combout => \nios|the_cpu_0|E_alu_sub~0_combout\);

-- Location: LCFF_X32_Y22_N17
\nios|the_cpu_0|E_alu_sub\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_alu_sub~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_alu_sub~regout\);

-- Location: LCCOMB_X27_Y25_N0
\nios|the_cpu_0|F_pc[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc[5]~4_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add1~14_combout\))) # (!\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add2~14_combout\,
	datab => \nios|the_cpu_0|Add1~14_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|F_pc[5]~4_combout\);

-- Location: LCCOMB_X27_Y25_N22
\nios|the_cpu_0|F_pc_plus_one[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[4]~8_combout\ = (\nios|the_cpu_0|F_pc\(4) & (\nios|the_cpu_0|F_pc_plus_one[3]~7\ $ (GND))) # (!\nios|the_cpu_0|F_pc\(4) & (!\nios|the_cpu_0|F_pc_plus_one[3]~7\ & VCC))
-- \nios|the_cpu_0|F_pc_plus_one[4]~9\ = CARRY((\nios|the_cpu_0|F_pc\(4) & !\nios|the_cpu_0|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(4),
	datad => VCC,
	cin => \nios|the_cpu_0|F_pc_plus_one[3]~7\,
	combout => \nios|the_cpu_0|F_pc_plus_one[4]~8_combout\,
	cout => \nios|the_cpu_0|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X27_Y25_N24
\nios|the_cpu_0|F_pc_plus_one[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[5]~10_combout\ = (\nios|the_cpu_0|F_pc\(5) & (!\nios|the_cpu_0|F_pc_plus_one[4]~9\)) # (!\nios|the_cpu_0|F_pc\(5) & ((\nios|the_cpu_0|F_pc_plus_one[4]~9\) # (GND)))
-- \nios|the_cpu_0|F_pc_plus_one[5]~11\ = CARRY((!\nios|the_cpu_0|F_pc_plus_one[4]~9\) # (!\nios|the_cpu_0|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|F_pc\(5),
	datad => VCC,
	cin => \nios|the_cpu_0|F_pc_plus_one[4]~9\,
	combout => \nios|the_cpu_0|F_pc_plus_one[5]~10_combout\,
	cout => \nios|the_cpu_0|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X31_Y23_N0
\nios|the_cpu_0|D_ctrl_break~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_break~1_combout\ = (!\nios|the_cpu_0|D_iw\(14) & \nios|the_cpu_0|D_ctrl_break~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|D_iw\(14),
	datad => \nios|the_cpu_0|D_ctrl_break~0_combout\,
	combout => \nios|the_cpu_0|D_ctrl_break~1_combout\);

-- Location: LCFF_X31_Y23_N1
\nios|the_cpu_0|R_ctrl_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_ctrl_break~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_break~regout\);

-- Location: LCCOMB_X30_Y24_N12
\nios|the_cpu_0|W_status_reg_pie_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\ = (\nios|the_cpu_0|R_ctrl_exception~regout\) # (\nios|the_cpu_0|R_ctrl_break~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_exception~regout\,
	datad => \nios|the_cpu_0|R_ctrl_break~regout\,
	combout => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCFF_X30_Y22_N19
\nios|the_cpu_0|R_ctrl_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_ctrl_br_nxt~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_br~regout\);

-- Location: LCCOMB_X32_Y22_N28
\nios|the_cpu_0|E_invert_arith_src_msb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_invert_arith_src_msb~0_combout\ = (\nios|the_cpu_0|D_iw\(2) & (((\nios|the_cpu_0|Equal2~6_combout\) # (\nios|the_cpu_0|Equal2~1_combout\)))) # (!\nios|the_cpu_0|D_iw\(2) & (!\nios|the_cpu_0|D_ctrl_logic~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_ctrl_logic~9_combout\,
	datab => \nios|the_cpu_0|Equal2~6_combout\,
	datac => \nios|the_cpu_0|Equal2~1_combout\,
	datad => \nios|the_cpu_0|D_iw\(2),
	combout => \nios|the_cpu_0|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X32_Y22_N12
\nios|the_cpu_0|E_invert_arith_src_msb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_invert_arith_src_msb~1_combout\ = (\nios|the_cpu_0|R_valid~regout\ & (((!\nios|the_cpu_0|D_iw\(5) & \nios|the_cpu_0|E_invert_arith_src_msb~0_combout\)) # (!\nios|the_cpu_0|D_ctrl_alu_subtract~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_ctrl_alu_subtract~5_combout\,
	datab => \nios|the_cpu_0|R_valid~regout\,
	datac => \nios|the_cpu_0|D_iw\(5),
	datad => \nios|the_cpu_0|E_invert_arith_src_msb~0_combout\,
	combout => \nios|the_cpu_0|E_invert_arith_src_msb~1_combout\);

-- Location: LCFF_X32_Y22_N13
\nios|the_cpu_0|E_invert_arith_src_msb\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_invert_arith_src_msb~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_invert_arith_src_msb~regout\);

-- Location: LCCOMB_X24_Y19_N28
\nios|the_cpu_0|F_iw[27]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[27]~58_combout\ = (\nios|the_cpu_0|D_iw[13]~0_combout\ & ((\SRAM_DQ[11]~11\) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datac => \SRAM_DQ[11]~11\,
	datad => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[27]~58_combout\);

-- Location: LCCOMB_X25_Y19_N10
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~29_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((!\nios|the_cpu_0|W_alu_result\(10)))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- (!\nios|the_cpu_0|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27),
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0|W_alu_result\(10),
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~29_combout\);

-- Location: LCCOMB_X24_Y19_N24
\nios|the_cpu_0|F_iw[27]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[27]~59_combout\ = (\nios|the_cpu_0|F_iw[27]~58_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~29_combout\) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datab => \nios|the_cpu_0|F_iw[27]~58_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~29_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	combout => \nios|the_cpu_0|F_iw[27]~59_combout\);

-- Location: LCFF_X24_Y19_N25
\nios|the_cpu_0|D_iw[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[27]~59_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(27));

-- Location: LCCOMB_X25_Y21_N24
\nios|the_cpu_0|W_alu_result[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[8]~8_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|E_logic_result[8]~8_combout\)) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|F_pc[6]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[8]~8_combout\,
	datab => \nios|the_cpu_0|R_ctrl_logic~regout\,
	datad => \nios|the_cpu_0|F_pc[6]~5_combout\,
	combout => \nios|the_cpu_0|W_alu_result[8]~8_combout\);

-- Location: LCCOMB_X30_Y23_N8
\nios|the_cpu_0|D_ctrl_shift_rot_right~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_shift_rot_right~0_combout\ = (\nios|the_cpu_0|D_iw\(12) & (\nios|the_cpu_0|D_iw\(14) & (!\nios|the_cpu_0|D_iw\(13) & \nios|the_cpu_0|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(12),
	datab => \nios|the_cpu_0|D_iw\(14),
	datac => \nios|the_cpu_0|D_iw\(13),
	datad => \nios|the_cpu_0|Equal2~5_combout\,
	combout => \nios|the_cpu_0|D_ctrl_shift_rot_right~0_combout\);

-- Location: LCFF_X30_Y23_N9
\nios|the_cpu_0|R_ctrl_shift_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_ctrl_shift_rot_right~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\);

-- Location: LCCOMB_X25_Y23_N18
\nios|the_cpu_0|E_shift_rot_result_nxt[0]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[0]~22_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(1)))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_fill_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_fill_bit~0_combout\,
	datab => \nios|the_cpu_0|E_shift_rot_result\(1),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[0]~22_combout\);

-- Location: LCCOMB_X22_Y19_N10
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~31_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((!\nios|the_cpu_0|W_alu_result\(10)))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- (!\nios|the_cpu_0|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29),
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~31_combout\);

-- Location: LCCOMB_X22_Y19_N24
\nios|the_cpu_0|F_iw[29]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[29]~62_combout\ = (\nios|the_cpu_0|D_iw[13]~0_combout\ & ((\SRAM_DQ[13]~13\) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datab => \nios|the_cpu_0|D_iw[13]~0_combout\,
	datac => \SRAM_DQ[13]~13\,
	combout => \nios|the_cpu_0|F_iw[29]~62_combout\);

-- Location: LCCOMB_X22_Y19_N12
\nios|the_cpu_0|F_iw[29]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[29]~63_combout\ = (\nios|the_cpu_0|F_iw[29]~62_combout\ & (((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~31_combout\) # (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\)) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~31_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datad => \nios|the_cpu_0|F_iw[29]~62_combout\,
	combout => \nios|the_cpu_0|F_iw[29]~63_combout\);

-- Location: LCFF_X22_Y19_N13
\nios|the_cpu_0|D_iw[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[29]~63_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(29));

-- Location: LCCOMB_X22_Y19_N30
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~32_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((!\nios|the_cpu_0|W_alu_result\(10)))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- (!\nios|the_cpu_0|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30),
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~32_combout\);

-- Location: LCCOMB_X22_Y19_N20
\nios|the_cpu_0|F_iw[30]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[30]~64_combout\ = (\nios|the_cpu_0|D_iw[13]~0_combout\ & ((\SRAM_DQ[14]~14\) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datab => \SRAM_DQ[14]~14\,
	datac => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[30]~64_combout\);

-- Location: LCCOMB_X22_Y19_N6
\nios|the_cpu_0|F_iw[30]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[30]~65_combout\ = (\nios|the_cpu_0|F_iw[30]~64_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~32_combout\) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~32_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datad => \nios|the_cpu_0|F_iw[30]~64_combout\,
	combout => \nios|the_cpu_0|F_iw[30]~65_combout\);

-- Location: LCFF_X22_Y19_N7
\nios|the_cpu_0|D_iw[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[30]~65_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(30));

-- Location: LCCOMB_X24_Y18_N22
\nios|the_cpu_0|F_iw[31]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[31]~66_combout\ = (\nios|the_cpu_0|D_iw[13]~0_combout\ & ((\SRAM_DQ[15]~15\) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[15]~15\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[31]~66_combout\);

-- Location: LCCOMB_X28_Y20_N22
\nios|the_cpu_0|R_src2_lo[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_lo[1]~15_combout\ = (!\nios|the_cpu_0|R_src2_lo~0_combout\ & ((\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|D_iw\(7))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & 
-- ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(7),
	datab => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datac => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \nios|the_cpu_0|R_src2_lo~0_combout\,
	combout => \nios|the_cpu_0|R_src2_lo[1]~15_combout\);

-- Location: LCFF_X28_Y20_N23
\nios|the_cpu_0|E_src2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src2_lo[1]~15_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(1));

-- Location: LCCOMB_X29_Y25_N16
\nios|the_cpu_0|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~0_combout\ = (\nios|the_cpu_0|E_src2\(0) & (\nios|the_cpu_0|E_src1\(0) $ (VCC))) # (!\nios|the_cpu_0|E_src2\(0) & (\nios|the_cpu_0|E_src1\(0) & VCC))
-- \nios|the_cpu_0|Add2~1\ = CARRY((\nios|the_cpu_0|E_src2\(0) & \nios|the_cpu_0|E_src1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(0),
	datab => \nios|the_cpu_0|E_src1\(0),
	datad => VCC,
	combout => \nios|the_cpu_0|Add2~0_combout\,
	cout => \nios|the_cpu_0|Add2~1\);

-- Location: LCCOMB_X29_Y25_N18
\nios|the_cpu_0|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~2_combout\ = (\nios|the_cpu_0|E_src1\(1) & ((\nios|the_cpu_0|E_src2\(1) & (\nios|the_cpu_0|Add2~1\ & VCC)) # (!\nios|the_cpu_0|E_src2\(1) & (!\nios|the_cpu_0|Add2~1\)))) # (!\nios|the_cpu_0|E_src1\(1) & ((\nios|the_cpu_0|E_src2\(1) & 
-- (!\nios|the_cpu_0|Add2~1\)) # (!\nios|the_cpu_0|E_src2\(1) & ((\nios|the_cpu_0|Add2~1\) # (GND)))))
-- \nios|the_cpu_0|Add2~3\ = CARRY((\nios|the_cpu_0|E_src1\(1) & (!\nios|the_cpu_0|E_src2\(1) & !\nios|the_cpu_0|Add2~1\)) # (!\nios|the_cpu_0|E_src1\(1) & ((!\nios|the_cpu_0|Add2~1\) # (!\nios|the_cpu_0|E_src2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(1),
	datab => \nios|the_cpu_0|E_src2\(1),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~1\,
	combout => \nios|the_cpu_0|Add2~2_combout\,
	cout => \nios|the_cpu_0|Add2~3\);

-- Location: LCCOMB_X32_Y21_N26
\nios|the_cpu_0|E_arith_result[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_arith_result[1]~3_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add1~2_combout\)) # (!\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add1~2_combout\,
	datac => \nios|the_cpu_0|E_alu_sub~regout\,
	datad => \nios|the_cpu_0|Add2~2_combout\,
	combout => \nios|the_cpu_0|E_arith_result[1]~3_combout\);

-- Location: LCCOMB_X30_Y21_N0
\nios|the_cpu_0|W_alu_result[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[1]~20_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|E_logic_result[1]~29_combout\)) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|E_arith_result[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[1]~29_combout\,
	datab => \nios|the_cpu_0|R_ctrl_logic~regout\,
	datad => \nios|the_cpu_0|E_arith_result[1]~3_combout\,
	combout => \nios|the_cpu_0|W_alu_result[1]~20_combout\);

-- Location: LCCOMB_X23_Y19_N28
\nios|the_cpu_0|E_alu_result~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result~22_combout\ = (\nios|the_cpu_0|R_ctrl_rdctl_inst~regout\) # (\nios|the_cpu_0|R_ctrl_br_cmp~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \nios|the_cpu_0|R_ctrl_br_cmp~regout\,
	combout => \nios|the_cpu_0|E_alu_result~22_combout\);

-- Location: LCFF_X30_Y21_N1
\nios|the_cpu_0|W_alu_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[1]~20_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(1),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(1));

-- Location: LCCOMB_X31_Y20_N0
\nios|the_cpu_0|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal2~2_combout\ = (\nios|the_cpu_0|D_iw\(3) & (!\nios|the_cpu_0|D_iw\(0) & (!\nios|the_cpu_0|D_iw\(4) & !\nios|the_cpu_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(3),
	datab => \nios|the_cpu_0|D_iw\(0),
	datac => \nios|the_cpu_0|D_iw\(4),
	datad => \nios|the_cpu_0|D_iw\(1),
	combout => \nios|the_cpu_0|Equal2~2_combout\);

-- Location: LCCOMB_X32_Y22_N10
\nios|the_cpu_0|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal2~4_combout\ = (!\nios|the_cpu_0|D_iw\(0) & (!\nios|the_cpu_0|D_iw\(1) & (\nios|the_cpu_0|D_iw\(3) & \nios|the_cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(0),
	datab => \nios|the_cpu_0|D_iw\(1),
	datac => \nios|the_cpu_0|D_iw\(3),
	datad => \nios|the_cpu_0|D_iw\(4),
	combout => \nios|the_cpu_0|Equal2~4_combout\);

-- Location: LCCOMB_X32_Y20_N18
\nios|the_cpu_0|D_ctrl_alu_force_xor~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_alu_force_xor~7_combout\ = (\nios|the_cpu_0|Equal2~2_combout\) # ((\nios|the_cpu_0|D_iw\(5) & (\nios|the_cpu_0|Equal2~3_combout\)) # (!\nios|the_cpu_0|D_iw\(5) & ((\nios|the_cpu_0|Equal2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(5),
	datab => \nios|the_cpu_0|Equal2~3_combout\,
	datac => \nios|the_cpu_0|Equal2~2_combout\,
	datad => \nios|the_cpu_0|Equal2~4_combout\,
	combout => \nios|the_cpu_0|D_ctrl_alu_force_xor~7_combout\);

-- Location: LCCOMB_X31_Y22_N8
\nios|the_cpu_0|D_ctrl_alu_force_xor~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_alu_force_xor~5_combout\ = (\nios|the_cpu_0|D_iw\(5) & ((\nios|the_cpu_0|D_iw\(16) & (!\nios|the_cpu_0|D_iw\(15))) # (!\nios|the_cpu_0|D_iw\(16) & ((\nios|the_cpu_0|D_iw\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(15),
	datab => \nios|the_cpu_0|D_iw\(5),
	datac => \nios|the_cpu_0|D_iw\(16),
	datad => \nios|the_cpu_0|D_iw\(14),
	combout => \nios|the_cpu_0|D_ctrl_alu_force_xor~5_combout\);

-- Location: LCCOMB_X32_Y20_N6
\nios|the_cpu_0|Equal101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal101~0_combout\ = (!\nios|the_cpu_0|D_iw\(13) & (!\nios|the_cpu_0|D_iw\(11) & !\nios|the_cpu_0|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(13),
	datab => \nios|the_cpu_0|D_iw\(11),
	datac => \nios|the_cpu_0|D_iw\(12),
	combout => \nios|the_cpu_0|Equal101~0_combout\);

-- Location: LCCOMB_X32_Y20_N8
\nios|the_cpu_0|D_ctrl_alu_force_xor~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_alu_force_xor~6_combout\ = (\nios|the_cpu_0|Equal2~0_combout\ & ((\nios|the_cpu_0|D_iw\(2)) # ((\nios|the_cpu_0|D_ctrl_alu_force_xor~5_combout\ & \nios|the_cpu_0|Equal101~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Equal2~0_combout\,
	datab => \nios|the_cpu_0|D_iw\(2),
	datac => \nios|the_cpu_0|D_ctrl_alu_force_xor~5_combout\,
	datad => \nios|the_cpu_0|Equal101~0_combout\,
	combout => \nios|the_cpu_0|D_ctrl_alu_force_xor~6_combout\);

-- Location: LCCOMB_X32_Y20_N12
\nios|the_cpu_0|D_ctrl_alu_force_xor~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_alu_force_xor~8_combout\ = (\nios|the_cpu_0|D_ctrl_alu_force_xor~9_combout\) # ((\nios|the_cpu_0|D_ctrl_alu_force_xor~6_combout\) # ((\nios|the_cpu_0|D_ctrl_alu_force_xor~7_combout\ & !\nios|the_cpu_0|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_ctrl_alu_force_xor~9_combout\,
	datab => \nios|the_cpu_0|D_ctrl_alu_force_xor~7_combout\,
	datac => \nios|the_cpu_0|D_ctrl_alu_force_xor~6_combout\,
	datad => \nios|the_cpu_0|D_iw\(2),
	combout => \nios|the_cpu_0|D_ctrl_alu_force_xor~8_combout\);

-- Location: LCCOMB_X25_Y22_N30
\nios|the_cpu_0|D_logic_op[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_logic_op[1]~0_combout\ = (\nios|the_cpu_0|D_ctrl_alu_force_xor~8_combout\) # ((\nios|the_cpu_0|Equal2~5_combout\ & ((\nios|the_cpu_0|D_iw\(15)))) # (!\nios|the_cpu_0|Equal2~5_combout\ & (\nios|the_cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Equal2~5_combout\,
	datab => \nios|the_cpu_0|D_iw\(4),
	datac => \nios|the_cpu_0|D_iw\(15),
	datad => \nios|the_cpu_0|D_ctrl_alu_force_xor~8_combout\,
	combout => \nios|the_cpu_0|D_logic_op[1]~0_combout\);

-- Location: LCFF_X25_Y22_N31
\nios|the_cpu_0|R_logic_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_logic_op[1]~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_logic_op\(1));

-- Location: LCCOMB_X32_Y21_N8
\nios|the_cpu_0|E_arith_result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_arith_result[0]~2_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add1~0_combout\)) # (!\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add1~0_combout\,
	datac => \nios|the_cpu_0|E_alu_sub~regout\,
	datad => \nios|the_cpu_0|Add2~0_combout\,
	combout => \nios|the_cpu_0|E_arith_result[0]~2_combout\);

-- Location: LCCOMB_X32_Y21_N28
\nios|the_cpu_0|E_mem_byte_en[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_mem_byte_en[2]~5_combout\ = (\nios|the_cpu_0|D_iw\(4)) # ((\nios|the_cpu_0|E_arith_result[1]~3_combout\ & ((\nios|the_cpu_0|D_iw\(3)) # (!\nios|the_cpu_0|E_arith_result[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_arith_result[1]~3_combout\,
	datab => \nios|the_cpu_0|E_arith_result[0]~2_combout\,
	datac => \nios|the_cpu_0|D_iw\(3),
	datad => \nios|the_cpu_0|D_iw\(4),
	combout => \nios|the_cpu_0|E_mem_byte_en[2]~5_combout\);

-- Location: LCFF_X32_Y21_N29
\nios|the_cpu_0|internal_d_byteenable[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_mem_byte_en[2]~5_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|internal_d_byteenable\(2));

-- Location: LCCOMB_X32_Y21_N18
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[2]~2_combout\ = (\nios|the_cpu_0|internal_d_byteenable\(2)) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0|internal_d_byteenable\(2),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[2]~2_combout\);

-- Location: LCFF_X20_Y15_N11
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	sload => VCC,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(1));

-- Location: LCCOMB_X20_Y15_N10
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\ & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(0) 
-- & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(1) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(0),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(1),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(35),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X27_Y16_N8
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~9_combout\ = \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~10\ = CARRY(\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~9_combout\,
	cout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~10\);

-- Location: LCCOMB_X21_Y14_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~30_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & (\altera_internal_jtag~TDIUTAP\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~30_combout\);

-- Location: LCCOMB_X21_Y16_N10
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ = ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X21_Y15_N6
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[37]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[37]~85_combout\ = 
-- ((!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ $ 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)))) # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[37]~85_combout\);

-- Location: LCFF_X21_Y14_N13
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~30_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[37]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(37));

-- Location: LCCOMB_X20_Y16_N20
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[37]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(37),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[37]~feeder_combout\);

-- Location: LCFF_X20_Y16_N21
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[37]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37));

-- Location: LCCOMB_X21_Y14_N6
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~31_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(37),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~31_combout\);

-- Location: LCFF_X21_Y14_N7
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~31_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[37]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(36));

-- Location: LCFF_X25_Y15_N5
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(36),
	sload => VCC,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36));

-- Location: LCCOMB_X21_Y15_N24
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\);

-- Location: LCCOMB_X20_Y15_N28
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\ & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(0) 
-- & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(0),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(1),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X27_Y15_N20
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~14_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(29) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(29),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~14_combout\);

-- Location: LCFF_X27_Y15_N21
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~14_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X21_Y15_N28
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~46_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(29)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(29),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(29),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~46_combout\);

-- Location: LCCOMB_X21_Y15_N14
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux39~0_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize\(1) & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize\(1),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize\(0),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux39~0_combout\);

-- Location: LCCOMB_X21_Y15_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[31]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[31]~2_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux39~0_combout\ 
-- & ((\altera_internal_jtag~TDIUTAP\))) # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux39~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(32),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux39~0_combout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[31]~2_combout\);

-- Location: LCCOMB_X21_Y15_N8
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~49_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(31))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~48_combout\) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(31) 
-- & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~48_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(31),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~20_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~49_combout\);

-- Location: LCFF_X21_Y15_N19
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[31]~2_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~49_combout\,
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(31));

-- Location: LCCOMB_X21_Y15_N22
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~47_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~46_combout\ & 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~46_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(31),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~47_combout\);

-- Location: LCCOMB_X21_Y15_N20
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\ = 
-- ((!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\)))) # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\);

-- Location: LCFF_X21_Y15_N23
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~47_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(30));

-- Location: LCCOMB_X24_Y15_N28
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~45_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~44_combout\ & 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~44_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(30),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~45_combout\);

-- Location: LCFF_X24_Y15_N29
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~45_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(29));

-- Location: LCCOMB_X25_Y15_N30
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[29]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(29),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[29]~feeder_combout\);

-- Location: LCFF_X25_Y15_N31
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[29]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(29));

-- Location: LCCOMB_X27_Y15_N24
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~29_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(29))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(29),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~29_combout\);

-- Location: LCCOMB_X28_Y15_N14
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~1_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~0_combout\) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\)))) # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~regout\ & 
-- (((!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~1_combout\);

-- Location: LCFF_X28_Y15_N15
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~regout\);

-- Location: LCFF_X28_Y15_N29
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd1~regout\);

-- Location: LCCOMB_X28_Y15_N20
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(35))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(35),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd1~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\);

-- Location: LCFF_X27_Y15_N25
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~29_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(26));

-- Location: LCCOMB_X27_Y15_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~40_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(26))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(26),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(26),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~40_combout\);

-- Location: LCCOMB_X24_Y15_N24
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~41_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~40_combout\)))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(28),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~40_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~41_combout\);

-- Location: LCFF_X24_Y15_N25
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~41_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(27));

-- Location: LCFF_X25_Y15_N27
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(27),
	sload => VCC,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(27));

-- Location: LCCOMB_X23_Y15_N8
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~12_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(27) & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(27),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~12_combout\);

-- Location: LCFF_X23_Y15_N9
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~12_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X27_Y16_N10
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~11_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~10\)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3) & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~10\) # (GND)))
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~12\ = CARRY((!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~10\) # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~10\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~11_combout\,
	cout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~12\);

-- Location: LCFF_X27_Y16_N11
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~11_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(27),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X27_Y16_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~13_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4) & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~12\ $ (GND))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~12\ & VCC))
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~14\ = CARRY((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4) & !\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~12\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~13_combout\,
	cout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~14\);

-- Location: LCFF_X27_Y16_N13
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~13_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(28),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X27_Y16_N16
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~17_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(6) & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~16\ $ (GND))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(6) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~16\ & VCC))
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~18\ = CARRY((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(6) & !\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~16\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~17_combout\,
	cout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~18\);

-- Location: LCCOMB_X25_Y15_N0
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[30]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(30),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[30]~feeder_combout\);

-- Location: LCFF_X25_Y15_N1
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[30]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(30));

-- Location: LCFF_X27_Y16_N17
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~17_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(30),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X27_Y16_N20
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~21_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(8) & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~20\ $ (GND))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(8) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~20\ & VCC))
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~22\ = CARRY((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(8) & !\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~20\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~21_combout\,
	cout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~22\);

-- Location: LCCOMB_X28_Y15_N22
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|internal_resetlatch~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|internal_resetlatch~0_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|internal_resetlatch~regout\ & 
-- (((!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(24)))) # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|internal_resetlatch~regout\ & 
-- (((!\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & !\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(24),
	datab => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|internal_resetlatch~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|internal_resetlatch~0_combout\);

-- Location: LCFF_X28_Y15_N23
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|internal_resetlatch\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|internal_resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|internal_resetlatch~regout\);

-- Location: LCCOMB_X21_Y15_N2
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~52_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~1_combout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|internal_resetlatch~regout\)))) # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~1_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(34),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|internal_resetlatch~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~52_combout\);

-- Location: LCFF_X21_Y15_N3
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~52_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(33));

-- Location: LCCOMB_X23_Y19_N6
\nios|the_cpu_0|F_iw[23]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[23]~30_combout\ = (\nios|the_cpu_0|D_iw[13]~0_combout\ & ((\SRAM_DQ[7]~7\) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|D_iw[13]~0_combout\,
	datac => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datad => \SRAM_DQ[7]~7\,
	combout => \nios|the_cpu_0|F_iw[23]~30_combout\);

-- Location: LCCOMB_X24_Y18_N4
\nios|the_cpu_0|F_iw[25]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[25]~54_combout\ = (\nios|the_cpu_0|D_iw[13]~0_combout\ & ((\SRAM_DQ[9]~9\) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_cpu_0|D_iw[13]~0_combout\,
	datad => \SRAM_DQ[9]~9\,
	combout => \nios|the_cpu_0|F_iw[25]~54_combout\);

-- Location: LCCOMB_X28_Y25_N2
\nios|the_cpu_0|E_logic_result[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[3]~3_combout\ = (\nios|the_cpu_0|E_src2\(3) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src1\(3)))))) # (!\nios|the_cpu_0|E_src2\(3) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src1\(3)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(3),
	datab => \nios|the_cpu_0|R_logic_op\(0),
	datac => \nios|the_cpu_0|R_logic_op\(1),
	datad => \nios|the_cpu_0|E_src1\(3),
	combout => \nios|the_cpu_0|E_logic_result[3]~3_combout\);

-- Location: LCCOMB_X28_Y25_N10
\nios|the_cpu_0|W_alu_result[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[3]~3_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|E_logic_result[3]~3_combout\)) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|F_pc[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_logic~regout\,
	datab => \nios|the_cpu_0|E_logic_result[3]~3_combout\,
	datad => \nios|the_cpu_0|F_pc[1]~1_combout\,
	combout => \nios|the_cpu_0|W_alu_result[3]~3_combout\);

-- Location: LCFF_X28_Y25_N11
\nios|the_cpu_0|W_alu_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[3]~3_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(3),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(3));

-- Location: LCCOMB_X27_Y18_N6
\nios|the_cpu_0|W_rf_wr_data[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[3]~16_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|av_ld_byte0_data\(3))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|W_alu_result\(3) & !\nios|the_cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte0_data\(3),
	datab => \nios|the_cpu_0|W_alu_result\(3),
	datac => \nios|the_cpu_0|E_alu_result~22_combout\,
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[3]~16_combout\);

-- Location: LCCOMB_X22_Y19_N16
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[9]~16_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((!\nios|the_cpu_0|W_alu_result\(10)))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- (!\nios|the_cpu_0|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9),
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[9]~16_combout\);

-- Location: LCCOMB_X22_Y19_N18
\nios|the_cpu_0|F_iw[9]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[9]~28_combout\ = ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[9]~16_combout\) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31) & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[9]~16_combout\,
	combout => \nios|the_cpu_0|F_iw[9]~28_combout\);

-- Location: LCCOMB_X22_Y19_N22
\nios|the_cpu_0|F_iw[9]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[9]~29_combout\ = (\nios|the_cpu_0|F_iw[9]~28_combout\ & (\nios|the_cpu_0|D_iw[13]~0_combout\ & ((\nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(9)) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datab => \nios|the_cpu_0|F_iw[9]~28_combout\,
	datac => \nios|the_cpu_0|D_iw[13]~0_combout\,
	datad => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(9),
	combout => \nios|the_cpu_0|F_iw[9]~29_combout\);

-- Location: LCFF_X22_Y19_N23
\nios|the_cpu_0|D_iw[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[9]~29_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(9));

-- Location: LCCOMB_X27_Y21_N0
\nios|the_cpu_0|E_src1[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[5]~5_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5))) # (!\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|D_iw\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datab => \nios|the_cpu_0|R_src1~26_combout\,
	datad => \nios|the_cpu_0|D_iw\(9),
	combout => \nios|the_cpu_0|E_src1[5]~5_combout\);

-- Location: LCFF_X27_Y21_N1
\nios|the_cpu_0|E_src1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[5]~5_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[3]~6_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(5));

-- Location: LCCOMB_X29_Y25_N10
\nios|the_cpu_0|E_logic_result[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[5]~5_combout\ = (\nios|the_cpu_0|E_src2\(5) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|E_src1\(5) & \nios|the_cpu_0|R_logic_op\(0)))))) # (!\nios|the_cpu_0|E_src2\(5) & ((\nios|the_cpu_0|E_src1\(5) & 
-- ((\nios|the_cpu_0|R_logic_op\(1)))) # (!\nios|the_cpu_0|E_src1\(5) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(5),
	datab => \nios|the_cpu_0|E_src1\(5),
	datac => \nios|the_cpu_0|R_logic_op\(0),
	datad => \nios|the_cpu_0|R_logic_op\(1),
	combout => \nios|the_cpu_0|E_logic_result[5]~5_combout\);

-- Location: LCCOMB_X27_Y22_N10
\nios|the_cpu_0|W_alu_result[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[5]~5_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|E_logic_result[5]~5_combout\))) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|E_arith_result[5]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_arith_result[5]~4_combout\,
	datab => \nios|the_cpu_0|E_logic_result[5]~5_combout\,
	datad => \nios|the_cpu_0|R_ctrl_logic~regout\,
	combout => \nios|the_cpu_0|W_alu_result[5]~5_combout\);

-- Location: LCFF_X27_Y22_N11
\nios|the_cpu_0|W_alu_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[5]~5_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(5),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(5));

-- Location: LCCOMB_X29_Y25_N12
\nios|the_cpu_0|E_logic_result[0]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[0]~30_combout\ = (\nios|the_cpu_0|E_src2\(0) & ((\nios|the_cpu_0|E_src1\(0)) # (!\nios|the_cpu_0|R_logic_op\(0)))) # (!\nios|the_cpu_0|E_src2\(0) & (\nios|the_cpu_0|E_src1\(0) & !\nios|the_cpu_0|R_logic_op\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(0),
	datab => \nios|the_cpu_0|E_src1\(0),
	datac => \nios|the_cpu_0|R_logic_op\(0),
	combout => \nios|the_cpu_0|E_logic_result[0]~30_combout\);

-- Location: LCCOMB_X29_Y25_N14
\nios|the_cpu_0|E_logic_result[0]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[0]~31_combout\ = (\nios|the_cpu_0|R_logic_op\(0) & ((\nios|the_cpu_0|R_logic_op\(1) & (\nios|the_cpu_0|Add2~0_combout\)) # (!\nios|the_cpu_0|R_logic_op\(1) & ((\nios|the_cpu_0|E_logic_result[0]~30_combout\))))) # 
-- (!\nios|the_cpu_0|R_logic_op\(0) & (\nios|the_cpu_0|R_logic_op\(1) $ (((!\nios|the_cpu_0|E_logic_result[0]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(0),
	datab => \nios|the_cpu_0|R_logic_op\(1),
	datac => \nios|the_cpu_0|Add2~0_combout\,
	datad => \nios|the_cpu_0|E_logic_result[0]~30_combout\,
	combout => \nios|the_cpu_0|E_logic_result[0]~31_combout\);

-- Location: LCCOMB_X30_Y21_N26
\nios|the_cpu_0|W_alu_result[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[0]~19_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|E_logic_result[0]~31_combout\))) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|E_arith_result[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_arith_result[0]~2_combout\,
	datab => \nios|the_cpu_0|R_ctrl_logic~regout\,
	datad => \nios|the_cpu_0|E_logic_result[0]~31_combout\,
	combout => \nios|the_cpu_0|W_alu_result[0]~19_combout\);

-- Location: LCFF_X30_Y21_N27
\nios|the_cpu_0|W_alu_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[0]~19_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(0),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(0));

-- Location: LCFF_X28_Y18_N9
\nios|the_jtag_uart_0|internal_av_waitrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|process_2~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|internal_av_waitrequest~regout\);

-- Location: LCCOMB_X28_Y18_N8
\nios|the_jtag_uart_0|process_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|process_2~0_combout\ = (\nios|the_cpu_0|W_alu_result\(3) & (\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\ & (!\nios|the_jtag_uart_0|internal_av_waitrequest~regout\ & 
-- !\nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(3),
	datab => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datac => \nios|the_jtag_uart_0|internal_av_waitrequest~regout\,
	datad => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\,
	combout => \nios|the_jtag_uart_0|process_2~0_combout\);

-- Location: LCCOMB_X30_Y22_N6
\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~0_combout\ = (!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1) & 
-- (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~1_combout\ & ((\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0)) # 
-- (\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~0_combout\);

-- Location: LCCOMB_X30_Y22_N10
\nios|the_cpu_0_data_master|A_WE_StdLogicVector~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|A_WE_StdLogicVector~1_combout\ = (\nios|the_cpu_0_data_master|A_WE_StdLogicVector~0_combout\ & (!\nios|the_jtag_uart_0|process_2~0_combout\ & 
-- !\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|A_WE_StdLogicVector~0_combout\,
	datac => \nios|the_jtag_uart_0|process_2~0_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~0_combout\,
	combout => \nios|the_cpu_0_data_master|A_WE_StdLogicVector~1_combout\);

-- Location: LCCOMB_X32_Y21_N10
\nios|the_cpu_0|E_mem_byte_en[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_mem_byte_en[3]~4_combout\ = (\nios|the_cpu_0|D_iw\(4)) # ((\nios|the_cpu_0|E_arith_result[1]~3_combout\ & ((\nios|the_cpu_0|E_arith_result[0]~2_combout\) # (\nios|the_cpu_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_arith_result[1]~3_combout\,
	datab => \nios|the_cpu_0|E_arith_result[0]~2_combout\,
	datac => \nios|the_cpu_0|D_iw\(3),
	datad => \nios|the_cpu_0|D_iw\(4),
	combout => \nios|the_cpu_0|E_mem_byte_en[3]~4_combout\);

-- Location: LCFF_X32_Y21_N11
\nios|the_cpu_0|internal_d_byteenable[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_mem_byte_en[3]~4_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|internal_d_byteenable\(3));

-- Location: LCCOMB_X31_Y21_N26
\nios|the_cpu_0_data_master|A_WE_StdLogicVector~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|A_WE_StdLogicVector~2_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (!\nios|the_cpu_0|internal_d_byteenable\(3) & (\nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\ & 
-- !\nios|the_cpu_0|internal_d_byteenable\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	datab => \nios|the_cpu_0|internal_d_byteenable\(3),
	datac => \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\,
	datad => \nios|the_cpu_0|internal_d_byteenable\(2),
	combout => \nios|the_cpu_0_data_master|A_WE_StdLogicVector~2_combout\);

-- Location: LCFF_X31_Y21_N27
\nios|the_cpu_0_data_master|internal_cpu_0_data_master_no_byte_enables_and_last_term\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_data_master|A_WE_StdLogicVector~2_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_no_byte_enables_and_last_term~regout\);

-- Location: LCCOMB_X31_Y21_N4
\nios|the_sram_avalon_slave_0|internal_cpu_0_data_master_qualified_request_sram_avalon_slave_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|internal_cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ = (\nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\ & 
-- ((\nios|the_sram_avalon_slave_0|internal_cpu_0_data_master_qualified_request_sram_avalon_slave_0~0_combout\) # ((\nios|the_cpu_0_data_master|internal_cpu_0_data_master_no_byte_enables_and_last_term~regout\) # 
-- (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|internal_cpu_0_data_master_qualified_request_sram_avalon_slave_0~0_combout\,
	datab => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_no_byte_enables_and_last_term~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\,
	datad => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\,
	combout => \nios|the_sram_avalon_slave_0|internal_cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\);

-- Location: LCCOMB_X32_Y17_N20
\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~0_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\ & 
-- (((!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(1))) # (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(0),
	datac => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\,
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(1),
	combout => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~0_combout\);

-- Location: LCCOMB_X32_Y17_N26
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[0]~2_combout\ = (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\ & (((\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~0_combout\ & 
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read~combout\)))) # (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\ & (((\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~0_combout\ & 
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read~combout\)) # (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\,
	datab => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(0),
	datac => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~0_combout\,
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read~combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[0]~2_combout\);

-- Location: LCCOMB_X32_Y17_N4
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[0]~3_combout\ = (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[0]~2_combout\ & ((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner[0]~1_combout\) # 
-- ((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read~combout\) # (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner[0]~1_combout\,
	datab => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[0]~2_combout\,
	datac => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\,
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read~combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[0]~3_combout\);

-- Location: LCFF_X32_Y17_N5
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[0]~3_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(0));

-- Location: LCCOMB_X32_Y17_N16
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & (((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(1))) # 
-- (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(0)))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- (\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\ & ((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(1)) # (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(0),
	datac => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\,
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(1),
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\);

-- Location: LCCOMB_X32_Y17_N14
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[1]~0_combout\ = (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(1) & (((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read~combout\ & 
-- \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\)) # (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\))) # (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(1) & 
-- (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read~combout\ & ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(1),
	datab => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read~combout\,
	datac => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[1]~0_combout\);

-- Location: LCCOMB_X31_Y17_N14
\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\ & 
-- (((!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(1))) # (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(0)))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\ & ((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(0)) # 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & !\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(1),
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(0),
	combout => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~combout\);

-- Location: LCCOMB_X31_Y17_N24
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~2_combout\ = (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~0_combout\ & ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\) # 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\ & \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\,
	datac => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~combout\,
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~2_combout\);

-- Location: LCFF_X32_Y17_N21
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_saved_chosen_master_vector[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_saved_chosen_master_vector\(0));

-- Location: LCCOMB_X32_Y17_N28
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner[0]~1_combout\ = (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~0_combout\ & ((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\ & 
-- (\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~0_combout\)) # (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\ & 
-- ((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_saved_chosen_master_vector\(0)))))) # (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~0_combout\ & (((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_saved_chosen_master_vector\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~0_combout\,
	datab => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~0_combout\,
	datac => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\,
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_saved_chosen_master_vector\(0),
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner[0]~1_combout\);

-- Location: LCCOMB_X32_Y17_N10
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[1]~1_combout\ = (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[1]~0_combout\) # ((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\ & 
-- (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read~combout\ & \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\,
	datab => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read~combout\,
	datac => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[1]~0_combout\,
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner[0]~1_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[1]~1_combout\);

-- Location: LCFF_X32_Y17_N11
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[1]~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(1));

-- Location: LCCOMB_X31_Y17_N18
\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(1)) # ((!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\ & !\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(1),
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(0),
	combout => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\);

-- Location: LCFF_X32_Y17_N19
\nios|the_sram_avalon_slave_0|d1_reasons_to_wait\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_sram_avalon_slave_0|d1_reasons_to_wait~regout\);

-- Location: LCCOMB_X32_Y17_N22
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_begins_xfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_begins_xfer~0_combout\ = (!\nios|the_sram_avalon_slave_0|d1_reasons_to_wait~regout\ & ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\) # 
-- (\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datac => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\,
	datad => \nios|the_sram_avalon_slave_0|d1_reasons_to_wait~regout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_begins_xfer~0_combout\);

-- Location: LCCOMB_X32_Y17_N18
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read~combout\ = (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_begins_xfer~0_combout\ & ((\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~0_combout\) # 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\ & \nios|the_cpu_0|internal_d_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~0_combout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\,
	datac => \nios|the_cpu_0|internal_d_read~regout\,
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_begins_xfer~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read~combout\);

-- Location: LCCOMB_X22_Y20_N28
\nios|the_sram_avalon_slave_0|process_2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|process_2~3_combout\ = (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\ & ((\nios|the_cpu_0|internal_i_read~regout\) # ((\nios|the_cpu_0|F_pc\(17)) # (\nios|the_cpu_0|F_pc\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	datab => \nios|the_cpu_0|internal_i_read~regout\,
	datac => \nios|the_cpu_0|F_pc\(17),
	datad => \nios|the_cpu_0|F_pc\(18),
	combout => \nios|the_sram_avalon_slave_0|process_2~3_combout\);

-- Location: LCCOMB_X32_Y17_N2
\nios|the_sram_avalon_slave_0|process_2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|process_2~2_combout\ = (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read~combout\ & ((\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\) # 
-- ((\nios|the_sram_avalon_slave_0|process_2~3_combout\) # (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\,
	datab => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read~combout\,
	datac => \nios|the_sram_avalon_slave_0|process_2~3_combout\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	combout => \nios|the_sram_avalon_slave_0|process_2~2_combout\);

-- Location: LCFF_X32_Y17_N1
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_reg_firsttransfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_firsttransfer~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_reg_firsttransfer~regout\);

-- Location: LCCOMB_X32_Y17_N0
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_firsttransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_firsttransfer~0_combout\ = (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_begins_xfer~0_combout\ & (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~0_combout\)) # 
-- (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_begins_xfer~0_combout\ & ((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_reg_firsttransfer~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~0_combout\,
	datac => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_reg_firsttransfer~regout\,
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_begins_xfer~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_firsttransfer~0_combout\);

-- Location: LCCOMB_X32_Y17_N12
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_counter_enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_counter_enable~0_combout\ = (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read~combout\ & ((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\) # 
-- (\nios|the_sram_avalon_slave_0|process_2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\,
	datab => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_waits_for_read~combout\,
	datac => \nios|the_sram_avalon_slave_0|process_2~3_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_counter_enable~0_combout\);

-- Location: LCFF_X32_Y18_N27
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter_next_value[1]~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_counter_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter\(1));

-- Location: LCCOMB_X32_Y18_N20
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter_next_value[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter_next_value[0]~0_combout\ = (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_firsttransfer~0_combout\ & (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter\(1) & 
-- ((!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter\(0))))) # (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_firsttransfer~0_combout\ & (((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter\(1),
	datab => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_chipselect~combout\,
	datac => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter\(0),
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_firsttransfer~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter_next_value[0]~0_combout\);

-- Location: LCFF_X32_Y18_N21
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter_next_value[0]~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_counter_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter\(0));

-- Location: LCCOMB_X32_Y18_N26
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter_next_value[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter_next_value[1]~1_combout\ = (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_firsttransfer~0_combout\ & (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter\(1) & 
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_firsttransfer~0_combout\,
	datac => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter\(1),
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter\(0),
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter_next_value[1]~1_combout\);

-- Location: LCCOMB_X32_Y18_N8
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_slavearbiterlockenable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_slavearbiterlockenable~0_combout\ = (\nios|the_sram_avalon_slave_0|process_2~2_combout\ & ((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter_next_value[0]~0_combout\) # 
-- ((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter_next_value[1]~1_combout\)))) # (!\nios|the_sram_avalon_slave_0|process_2~2_combout\ & (((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_slavearbiterlockenable~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter_next_value[0]~0_combout\,
	datab => \nios|the_sram_avalon_slave_0|process_2~2_combout\,
	datac => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_slavearbiterlockenable~regout\,
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_share_counter_next_value[1]~1_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_slavearbiterlockenable~0_combout\);

-- Location: LCFF_X32_Y18_N9
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_slavearbiterlockenable\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_slavearbiterlockenable~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_slavearbiterlockenable~regout\);

-- Location: LCCOMB_X31_Y21_N14
\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\ & 
-- (!\nios|the_sram_avalon_slave_0|internal_cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & ((!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_slavearbiterlockenable~regout\) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_sram_avalon_slave_0|internal_cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_slavearbiterlockenable~regout\,
	combout => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\);

-- Location: LCCOMB_X29_Y20_N0
\nios|the_cpu_0|E_src2[19]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src2[19]~1_combout\ = (\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(21)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datab => \nios|the_cpu_0|D_iw\(21),
	datad => \nios|the_cpu_0|R_src2_use_imm~regout\,
	combout => \nios|the_cpu_0|E_src2[19]~1_combout\);

-- Location: LCCOMB_X32_Y20_N14
\nios|the_cpu_0|D_ctrl_unsigned_lo_imm16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_unsigned_lo_imm16~0_combout\ = (\nios|the_cpu_0|Equal2~7_combout\ & (\nios|the_cpu_0|D_iw\(5) $ (((\nios|the_cpu_0|D_iw\(2)))))) # (!\nios|the_cpu_0|Equal2~7_combout\ & (\nios|the_cpu_0|Equal2~2_combout\ & (\nios|the_cpu_0|D_iw\(5) 
-- $ (\nios|the_cpu_0|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Equal2~7_combout\,
	datab => \nios|the_cpu_0|D_iw\(5),
	datac => \nios|the_cpu_0|Equal2~2_combout\,
	datad => \nios|the_cpu_0|D_iw\(2),
	combout => \nios|the_cpu_0|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X32_Y20_N22
\nios|the_cpu_0|D_ctrl_unsigned_lo_imm16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_unsigned_lo_imm16~1_combout\ = (\nios|the_cpu_0|Equal2~10_combout\) # ((\nios|the_cpu_0|D_ctrl_unsigned_lo_imm16~0_combout\) # ((!\nios|the_cpu_0|D_iw\(11) & \nios|the_cpu_0|D_ctrl_shift_logical~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Equal2~10_combout\,
	datab => \nios|the_cpu_0|D_iw\(11),
	datac => \nios|the_cpu_0|D_ctrl_unsigned_lo_imm16~0_combout\,
	datad => \nios|the_cpu_0|D_ctrl_shift_logical~0_combout\,
	combout => \nios|the_cpu_0|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: LCFF_X32_Y20_N23
\nios|the_cpu_0|R_ctrl_unsigned_lo_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_unsigned_lo_imm16~regout\);

-- Location: LCCOMB_X32_Y23_N0
\nios|the_cpu_0|D_ctrl_force_src2_zero~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_force_src2_zero~3_combout\ = (\nios|the_cpu_0|D_ctrl_force_src2_zero~2_combout\) # ((\nios|the_cpu_0|Equal101~5_combout\) # (!\nios|the_cpu_0|D_ctrl_retaddr~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_ctrl_force_src2_zero~2_combout\,
	datab => \nios|the_cpu_0|Equal101~5_combout\,
	datac => \nios|the_cpu_0|D_ctrl_retaddr~2_combout\,
	combout => \nios|the_cpu_0|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCFF_X32_Y23_N1
\nios|the_cpu_0|R_ctrl_force_src2_zero\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_ctrl_force_src2_zero~3_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_force_src2_zero~regout\);

-- Location: LCCOMB_X32_Y20_N24
\nios|the_cpu_0|R_src2_hi~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_hi~0_combout\ = (\nios|the_cpu_0|R_ctrl_unsigned_lo_imm16~regout\) # (\nios|the_cpu_0|R_ctrl_force_src2_zero~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|R_ctrl_unsigned_lo_imm16~regout\,
	datad => \nios|the_cpu_0|R_ctrl_force_src2_zero~regout\,
	combout => \nios|the_cpu_0|R_src2_hi~0_combout\);

-- Location: LCFF_X29_Y20_N1
\nios|the_cpu_0|E_src2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src2[19]~1_combout\,
	sdata => \nios|the_cpu_0|D_iw\(9),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|R_src2_hi~0_combout\,
	sload => \nios|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(19));

-- Location: LCCOMB_X28_Y25_N12
\nios|the_cpu_0|E_logic_result[19]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[19]~0_combout\ = (\nios|the_cpu_0|E_src1\(19) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src2\(19)))))) # (!\nios|the_cpu_0|E_src1\(19) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src2\(19)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(19),
	datab => \nios|the_cpu_0|R_logic_op\(0),
	datac => \nios|the_cpu_0|R_logic_op\(1),
	datad => \nios|the_cpu_0|E_src2\(19),
	combout => \nios|the_cpu_0|E_logic_result[19]~0_combout\);

-- Location: LCCOMB_X31_Y21_N24
\nios|the_cpu_0|W_alu_result[19]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[19]~1_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|E_logic_result[19]~0_combout\))) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|E_arith_result[19]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_arith_result[19]~0_combout\,
	datab => \nios|the_cpu_0|R_ctrl_logic~regout\,
	datad => \nios|the_cpu_0|E_logic_result[19]~0_combout\,
	combout => \nios|the_cpu_0|W_alu_result[19]~1_combout\);

-- Location: LCCOMB_X29_Y21_N28
\nios|the_cpu_0|E_shift_rot_result_nxt[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[23]~23_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(24))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(24),
	datab => \nios|the_cpu_0|E_shift_rot_result\(22),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[23]~23_combout\);

-- Location: LCCOMB_X28_Y21_N26
\nios|the_cpu_0|W_rf_wr_data[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[6]~13_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|av_ld_byte0_data\(6))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|W_alu_result\(6) & !\nios|the_cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte0_data\(6),
	datab => \nios|the_cpu_0|W_alu_result\(6),
	datac => \nios|the_cpu_0|R_ctrl_ld~regout\,
	datad => \nios|the_cpu_0|E_alu_result~22_combout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[6]~13_combout\);

-- Location: LCCOMB_X30_Y19_N28
\nios|the_cpu_0|W_rf_wr_data[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[7]~12_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte0_data\(7))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|W_alu_result\(7) & (!\nios|the_cpu_0|E_alu_result~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(7),
	datab => \nios|the_cpu_0|R_ctrl_ld~regout\,
	datac => \nios|the_cpu_0|E_alu_result~22_combout\,
	datad => \nios|the_cpu_0|av_ld_byte0_data\(7),
	combout => \nios|the_cpu_0|W_rf_wr_data[7]~12_combout\);

-- Location: LCCOMB_X28_Y18_N26
\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ = (!\nios|the_cpu_0|W_alu_result\(6) & \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|W_alu_result\(6),
	datad => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~1_combout\,
	combout => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\);

-- Location: LCCOMB_X28_Y21_N8
\nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[8]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[8]~3_combout\ = (\nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[8]~2_combout\) # ((!\nios|the_cpu_0|W_alu_result\(3)) # 
-- (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[8]~2_combout\,
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(3),
	combout => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[8]~3_combout\);

-- Location: LCFF_X28_Y21_N9
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[8]~3_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(8));

-- Location: LCCOMB_X28_Y21_N10
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~40_combout\ = (\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(8)) # ((!\nios|the_cpu_0|W_alu_result\(3)) # 
-- (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(8),
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(3),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~40_combout\);

-- Location: LCCOMB_X28_Y18_N6
\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\ = (!\nios|the_cpu_0|W_alu_result\(3) & (\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\ & \nios|the_cpu_0|internal_d_read~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(3),
	datab => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datad => \nios|the_cpu_0|internal_d_read~regout\,
	combout => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\);

-- Location: LCCOMB_X25_Y18_N18
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~41_combout\ = (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata~40_combout\ & (!\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\ & ((\nios|the_vga|vga|readdata\(8)) # 
-- (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|readdata\(8),
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datac => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata~40_combout\,
	datad => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~41_combout\);

-- Location: LCCOMB_X31_Y17_N28
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\ & \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\);

-- Location: LCCOMB_X29_Y20_N24
\nios|the_cpu_0|E_src2[20]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src2[20]~0_combout\ = (\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(21)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datab => \nios|the_cpu_0|D_iw\(21),
	datad => \nios|the_cpu_0|R_src2_use_imm~regout\,
	combout => \nios|the_cpu_0|E_src2[20]~0_combout\);

-- Location: LCCOMB_X25_Y18_N2
\nios|the_cpu_0|F_iw[10]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[10]~51_combout\ = (\nios|the_cpu_0|F_iw[10]~50_combout\ & (\nios|the_cpu_0|D_iw[13]~0_combout\ & ((\nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(10)) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_iw[10]~50_combout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(10),
	datad => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[10]~51_combout\);

-- Location: LCFF_X25_Y18_N3
\nios|the_cpu_0|D_iw[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[10]~51_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(10));

-- Location: LCFF_X29_Y20_N25
\nios|the_cpu_0|E_src2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src2[20]~0_combout\,
	sdata => \nios|the_cpu_0|D_iw\(10),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|R_src2_hi~0_combout\,
	sload => \nios|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(20));

-- Location: LCCOMB_X27_Y21_N10
\nios|the_cpu_0|E_src1[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[18]~18_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18))) # (!\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|D_iw\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datab => \nios|the_cpu_0|R_src1~26_combout\,
	datad => \nios|the_cpu_0|D_iw\(22),
	combout => \nios|the_cpu_0|E_src1[18]~18_combout\);

-- Location: LCCOMB_X27_Y24_N14
\nios|the_cpu_0|F_pc_plus_one[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[16]~32_combout\ = (\nios|the_cpu_0|F_pc\(16) & (\nios|the_cpu_0|F_pc_plus_one[15]~31\ $ (GND))) # (!\nios|the_cpu_0|F_pc\(16) & (!\nios|the_cpu_0|F_pc_plus_one[15]~31\ & VCC))
-- \nios|the_cpu_0|F_pc_plus_one[16]~33\ = CARRY((\nios|the_cpu_0|F_pc\(16) & !\nios|the_cpu_0|F_pc_plus_one[15]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(16),
	datad => VCC,
	cin => \nios|the_cpu_0|F_pc_plus_one[15]~31\,
	combout => \nios|the_cpu_0|F_pc_plus_one[16]~32_combout\,
	cout => \nios|the_cpu_0|F_pc_plus_one[16]~33\);

-- Location: LCFF_X27_Y21_N11
\nios|the_cpu_0|E_src1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[18]~18_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[16]~32_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(18));

-- Location: LCCOMB_X29_Y20_N4
\nios|the_cpu_0|E_src2[17]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src2[17]~3_combout\ = (\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(21)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datad => \nios|the_cpu_0|D_iw\(21),
	combout => \nios|the_cpu_0|E_src2[17]~3_combout\);

-- Location: LCCOMB_X32_Y21_N30
\nios|the_cpu_0|E_mem_byte_en[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_mem_byte_en[0]~7_combout\ = (\nios|the_cpu_0|D_iw\(4)) # ((!\nios|the_cpu_0|E_arith_result[1]~3_combout\ & ((\nios|the_cpu_0|D_iw\(3)) # (!\nios|the_cpu_0|E_arith_result[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_arith_result[1]~3_combout\,
	datab => \nios|the_cpu_0|E_arith_result[0]~2_combout\,
	datac => \nios|the_cpu_0|D_iw\(3),
	datad => \nios|the_cpu_0|D_iw\(4),
	combout => \nios|the_cpu_0|E_mem_byte_en[0]~7_combout\);

-- Location: LCFF_X32_Y21_N31
\nios|the_cpu_0|internal_d_byteenable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_mem_byte_en[0]~7_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|internal_d_byteenable\(0));

-- Location: LCCOMB_X32_Y21_N6
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[0]~0_combout\ = (\nios|the_cpu_0|internal_d_byteenable\(0)) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0|internal_d_byteenable\(0),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[0]~0_combout\);

-- Location: LCCOMB_X24_Y16_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\ = (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4) & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2) & 
-- !\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y16_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~0_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~0_combout\);

-- Location: LCCOMB_X24_Y16_N2
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[2]~2_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[2]~2_combout\);

-- Location: LCCOMB_X20_Y16_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[6]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(6),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[6]~feeder_combout\);

-- Location: LCFF_X20_Y16_N19
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[6]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(6));

-- Location: LCCOMB_X23_Y15_N30
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~9_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(6) & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(6),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~9_combout\);

-- Location: LCFF_X23_Y15_N31
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~9_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X24_Y16_N0
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[8]~6_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[8]~6_combout\);

-- Location: LCCOMB_X24_Y16_N30
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[10]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[10]~5_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[10]~5_combout\);

-- Location: LCCOMB_X25_Y21_N22
\nios|the_cpu_0|W_rf_wr_data[9]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[9]~10_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|av_ld_byte1_data\(1))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|W_alu_result\(9) & !\nios|the_cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte1_data\(1),
	datab => \nios|the_cpu_0|W_alu_result\(9),
	datac => \nios|the_cpu_0|E_alu_result~22_combout\,
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[9]~10_combout\);

-- Location: LCCOMB_X25_Y20_N22
\nios|the_cpu_0|W_rf_wr_data[10]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[10]~9_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|av_ld_byte1_data\(2))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (((!\nios|the_cpu_0|E_alu_result~22_combout\ & \nios|the_cpu_0|W_alu_result\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte1_data\(2),
	datab => \nios|the_cpu_0|E_alu_result~22_combout\,
	datac => \nios|the_cpu_0|R_ctrl_ld~regout\,
	datad => \nios|the_cpu_0|W_alu_result\(10),
	combout => \nios|the_cpu_0|W_rf_wr_data[10]~9_combout\);

-- Location: LCCOMB_X30_Y18_N0
\nios|the_cpu_0|F_iw[18]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[18]~45_combout\ = (\nios|the_cpu_0|D_iw[13]~0_combout\ & ((\SRAM_DQ[2]~2\) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datac => \SRAM_DQ[2]~2\,
	datad => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[18]~45_combout\);

-- Location: LCCOMB_X31_Y19_N8
\nios|the_cpu_0|hbreak_pending_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|hbreak_pending_nxt~0_combout\ = (!\nios|the_cpu_0|hbreak_enabled~regout\ & ((\nios|the_cpu_0|hbreak_req~0_combout\) # (\nios|the_cpu_0|hbreak_pending~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|hbreak_req~0_combout\,
	datac => \nios|the_cpu_0|hbreak_pending~regout\,
	datad => \nios|the_cpu_0|hbreak_enabled~regout\,
	combout => \nios|the_cpu_0|hbreak_pending_nxt~0_combout\);

-- Location: LCFF_X31_Y19_N9
\nios|the_cpu_0|hbreak_pending\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|hbreak_pending_nxt~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|hbreak_pending~regout\);

-- Location: LCFF_X27_Y19_N27
\nios|the_cpu_0|d_writedata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(3));

-- Location: LCCOMB_X28_Y15_N2
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_single_step_mode1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_single_step_mode1~0_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\ & ((\nios|the_cpu_0|d_writedata\(3)))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_single_step_mode1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_single_step_mode1~regout\,
	datad => \nios|the_cpu_0|d_writedata\(3),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_single_step_mode1~0_combout\);

-- Location: LCFF_X28_Y15_N3
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_single_step_mode1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_single_step_mode1~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_single_step_mode1~regout\);

-- Location: LCCOMB_X31_Y19_N18
\nios|the_cpu_0|A_WE_StdLogic~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogic~1_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_single_step_mode1~regout\ & ((\nios|the_cpu_0|hbreak_enabled~regout\) # ((!\nios|the_cpu_0|F_valid~combout\ & 
-- \nios|the_cpu_0|wait_for_one_post_bret_inst~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_valid~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_single_step_mode1~regout\,
	datac => \nios|the_cpu_0|wait_for_one_post_bret_inst~regout\,
	datad => \nios|the_cpu_0|hbreak_enabled~regout\,
	combout => \nios|the_cpu_0|A_WE_StdLogic~1_combout\);

-- Location: LCFF_X31_Y19_N19
\nios|the_cpu_0|wait_for_one_post_bret_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|A_WE_StdLogic~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|wait_for_one_post_bret_inst~regout\);

-- Location: LCCOMB_X31_Y19_N20
\nios|the_cpu_0|hbreak_req~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|hbreak_req~0_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~regout\ & ((\nios|the_cpu_0|W_valid~regout\) # ((!\nios|the_cpu_0|wait_for_one_post_bret_inst~regout\)))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~regout\ & (\nios|the_cpu_0|hbreak_pending~regout\ & ((\nios|the_cpu_0|W_valid~regout\) # (!\nios|the_cpu_0|wait_for_one_post_bret_inst~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~regout\,
	datab => \nios|the_cpu_0|W_valid~regout\,
	datac => \nios|the_cpu_0|hbreak_pending~regout\,
	datad => \nios|the_cpu_0|wait_for_one_post_bret_inst~regout\,
	combout => \nios|the_cpu_0|hbreak_req~0_combout\);

-- Location: LCCOMB_X31_Y19_N4
\nios|the_cpu_0|F_iw[18]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[18]~46_combout\ = (\nios|the_cpu_0|F_iw[18]~44_combout\ & ((\nios|the_cpu_0|F_iw[18]~45_combout\) # ((\nios|the_cpu_0|hbreak_req~0_combout\ & !\nios|the_cpu_0|hbreak_enabled~regout\)))) # (!\nios|the_cpu_0|F_iw[18]~44_combout\ & 
-- (((\nios|the_cpu_0|hbreak_req~0_combout\ & !\nios|the_cpu_0|hbreak_enabled~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_iw[18]~44_combout\,
	datab => \nios|the_cpu_0|F_iw[18]~45_combout\,
	datac => \nios|the_cpu_0|hbreak_req~0_combout\,
	datad => \nios|the_cpu_0|hbreak_enabled~regout\,
	combout => \nios|the_cpu_0|F_iw[18]~46_combout\);

-- Location: LCFF_X31_Y19_N5
\nios|the_cpu_0|D_iw[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[18]~46_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(18));

-- Location: LCCOMB_X30_Y25_N26
\nios|the_cpu_0|E_src1[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[14]~14_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14))) # (!\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|D_iw\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datab => \nios|the_cpu_0|R_src1~26_combout\,
	datad => \nios|the_cpu_0|D_iw\(18),
	combout => \nios|the_cpu_0|E_src1[14]~14_combout\);

-- Location: LCCOMB_X27_Y21_N26
\nios|the_cpu_0|E_src1[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[12]~12_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12))) # (!\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datab => \nios|the_cpu_0|R_src1~26_combout\,
	datad => \nios|the_cpu_0|D_iw\(16),
	combout => \nios|the_cpu_0|E_src1[12]~12_combout\);

-- Location: LCCOMB_X27_Y25_N30
\nios|the_cpu_0|F_pc_plus_one[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[8]~16_combout\ = (\nios|the_cpu_0|F_pc\(8) & (\nios|the_cpu_0|F_pc_plus_one[7]~15\ $ (GND))) # (!\nios|the_cpu_0|F_pc\(8) & (!\nios|the_cpu_0|F_pc_plus_one[7]~15\ & VCC))
-- \nios|the_cpu_0|F_pc_plus_one[8]~17\ = CARRY((\nios|the_cpu_0|F_pc\(8) & !\nios|the_cpu_0|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|F_pc\(8),
	datad => VCC,
	cin => \nios|the_cpu_0|F_pc_plus_one[7]~15\,
	combout => \nios|the_cpu_0|F_pc_plus_one[8]~16_combout\,
	cout => \nios|the_cpu_0|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X27_Y24_N0
\nios|the_cpu_0|F_pc_plus_one[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[9]~18_combout\ = (\nios|the_cpu_0|F_pc\(9) & (!\nios|the_cpu_0|F_pc_plus_one[8]~17\)) # (!\nios|the_cpu_0|F_pc\(9) & ((\nios|the_cpu_0|F_pc_plus_one[8]~17\) # (GND)))
-- \nios|the_cpu_0|F_pc_plus_one[9]~19\ = CARRY((!\nios|the_cpu_0|F_pc_plus_one[8]~17\) # (!\nios|the_cpu_0|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|F_pc\(9),
	datad => VCC,
	cin => \nios|the_cpu_0|F_pc_plus_one[8]~17\,
	combout => \nios|the_cpu_0|F_pc_plus_one[9]~18_combout\,
	cout => \nios|the_cpu_0|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X30_Y24_N14
\nios|the_cpu_0|F_pc_no_crst_nxt[9]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_no_crst_nxt[9]~5_combout\ = (!\nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\ & (\nios|the_cpu_0|F_pc_plus_one[9]~18_combout\)) # (!\nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\ & 
-- ((\nios|the_cpu_0|E_arith_result[11]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	datab => \nios|the_cpu_0|F_pc_plus_one[9]~18_combout\,
	datac => \nios|the_cpu_0|E_arith_result[11]~5_combout\,
	datad => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	combout => \nios|the_cpu_0|F_pc_no_crst_nxt[9]~5_combout\);

-- Location: LCCOMB_X30_Y24_N20
\nios|the_cpu_0|F_pc_no_crst_nxt[9]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_no_crst_nxt[9]~6_combout\ = (\nios|the_cpu_0|F_pc_no_crst_nxt[9]~5_combout\) # ((!\nios|the_cpu_0|R_ctrl_exception~regout\ & \nios|the_cpu_0|R_ctrl_break~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_exception~regout\,
	datac => \nios|the_cpu_0|F_pc_no_crst_nxt[9]~5_combout\,
	datad => \nios|the_cpu_0|R_ctrl_break~regout\,
	combout => \nios|the_cpu_0|F_pc_no_crst_nxt[9]~6_combout\);

-- Location: LCFF_X30_Y24_N21
\nios|the_cpu_0|F_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc_no_crst_nxt[9]~6_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(9));

-- Location: LCCOMB_X27_Y24_N2
\nios|the_cpu_0|F_pc_plus_one[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[10]~20_combout\ = (\nios|the_cpu_0|F_pc\(10) & (\nios|the_cpu_0|F_pc_plus_one[9]~19\ $ (GND))) # (!\nios|the_cpu_0|F_pc\(10) & (!\nios|the_cpu_0|F_pc_plus_one[9]~19\ & VCC))
-- \nios|the_cpu_0|F_pc_plus_one[10]~21\ = CARRY((\nios|the_cpu_0|F_pc\(10) & !\nios|the_cpu_0|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(10),
	datad => VCC,
	cin => \nios|the_cpu_0|F_pc_plus_one[9]~19\,
	combout => \nios|the_cpu_0|F_pc_plus_one[10]~20_combout\,
	cout => \nios|the_cpu_0|F_pc_plus_one[10]~21\);

-- Location: LCFF_X27_Y21_N27
\nios|the_cpu_0|E_src1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[12]~12_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[10]~20_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(12));

-- Location: LCCOMB_X28_Y24_N0
\nios|the_cpu_0|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~16_combout\ = ((\nios|the_cpu_0|E_src2\(8) $ (\nios|the_cpu_0|E_src1\(8) $ (\nios|the_cpu_0|Add1~15\)))) # (GND)
-- \nios|the_cpu_0|Add1~17\ = CARRY((\nios|the_cpu_0|E_src2\(8) & (\nios|the_cpu_0|E_src1\(8) & !\nios|the_cpu_0|Add1~15\)) # (!\nios|the_cpu_0|E_src2\(8) & ((\nios|the_cpu_0|E_src1\(8)) # (!\nios|the_cpu_0|Add1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(8),
	datab => \nios|the_cpu_0|E_src1\(8),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~15\,
	combout => \nios|the_cpu_0|Add1~16_combout\,
	cout => \nios|the_cpu_0|Add1~17\);

-- Location: LCCOMB_X28_Y24_N2
\nios|the_cpu_0|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~18_combout\ = (\nios|the_cpu_0|E_src1\(9) & ((\nios|the_cpu_0|E_src2\(9) & (!\nios|the_cpu_0|Add1~17\)) # (!\nios|the_cpu_0|E_src2\(9) & (\nios|the_cpu_0|Add1~17\ & VCC)))) # (!\nios|the_cpu_0|E_src1\(9) & ((\nios|the_cpu_0|E_src2\(9) 
-- & ((\nios|the_cpu_0|Add1~17\) # (GND))) # (!\nios|the_cpu_0|E_src2\(9) & (!\nios|the_cpu_0|Add1~17\))))
-- \nios|the_cpu_0|Add1~19\ = CARRY((\nios|the_cpu_0|E_src1\(9) & (\nios|the_cpu_0|E_src2\(9) & !\nios|the_cpu_0|Add1~17\)) # (!\nios|the_cpu_0|E_src1\(9) & ((\nios|the_cpu_0|E_src2\(9)) # (!\nios|the_cpu_0|Add1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(9),
	datab => \nios|the_cpu_0|E_src2\(9),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~17\,
	combout => \nios|the_cpu_0|Add1~18_combout\,
	cout => \nios|the_cpu_0|Add1~19\);

-- Location: LCCOMB_X28_Y24_N4
\nios|the_cpu_0|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~20_combout\ = ((\nios|the_cpu_0|E_src2\(10) $ (\nios|the_cpu_0|E_src1\(10) $ (\nios|the_cpu_0|Add1~19\)))) # (GND)
-- \nios|the_cpu_0|Add1~21\ = CARRY((\nios|the_cpu_0|E_src2\(10) & (\nios|the_cpu_0|E_src1\(10) & !\nios|the_cpu_0|Add1~19\)) # (!\nios|the_cpu_0|E_src2\(10) & ((\nios|the_cpu_0|E_src1\(10)) # (!\nios|the_cpu_0|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(10),
	datab => \nios|the_cpu_0|E_src1\(10),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~19\,
	combout => \nios|the_cpu_0|Add1~20_combout\,
	cout => \nios|the_cpu_0|Add1~21\);

-- Location: LCCOMB_X28_Y24_N10
\nios|the_cpu_0|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~26_combout\ = (\nios|the_cpu_0|E_src1\(13) & ((\nios|the_cpu_0|E_src2\(13) & (!\nios|the_cpu_0|Add1~25\)) # (!\nios|the_cpu_0|E_src2\(13) & (\nios|the_cpu_0|Add1~25\ & VCC)))) # (!\nios|the_cpu_0|E_src1\(13) & 
-- ((\nios|the_cpu_0|E_src2\(13) & ((\nios|the_cpu_0|Add1~25\) # (GND))) # (!\nios|the_cpu_0|E_src2\(13) & (!\nios|the_cpu_0|Add1~25\))))
-- \nios|the_cpu_0|Add1~27\ = CARRY((\nios|the_cpu_0|E_src1\(13) & (\nios|the_cpu_0|E_src2\(13) & !\nios|the_cpu_0|Add1~25\)) # (!\nios|the_cpu_0|E_src1\(13) & ((\nios|the_cpu_0|E_src2\(13)) # (!\nios|the_cpu_0|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(13),
	datab => \nios|the_cpu_0|E_src2\(13),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~25\,
	combout => \nios|the_cpu_0|Add1~26_combout\,
	cout => \nios|the_cpu_0|Add1~27\);

-- Location: LCCOMB_X27_Y24_N22
\nios|the_cpu_0|F_pc[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc[11]~9_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add1~26_combout\))) # (!\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add2~26_combout\,
	datab => \nios|the_cpu_0|Add1~26_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|F_pc[11]~9_combout\);

-- Location: LCCOMB_X27_Y24_N4
\nios|the_cpu_0|F_pc_plus_one[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[11]~22_combout\ = (\nios|the_cpu_0|F_pc\(11) & (!\nios|the_cpu_0|F_pc_plus_one[10]~21\)) # (!\nios|the_cpu_0|F_pc\(11) & ((\nios|the_cpu_0|F_pc_plus_one[10]~21\) # (GND)))
-- \nios|the_cpu_0|F_pc_plus_one[11]~23\ = CARRY((!\nios|the_cpu_0|F_pc_plus_one[10]~21\) # (!\nios|the_cpu_0|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|F_pc\(11),
	datad => VCC,
	cin => \nios|the_cpu_0|F_pc_plus_one[10]~21\,
	combout => \nios|the_cpu_0|F_pc_plus_one[11]~22_combout\,
	cout => \nios|the_cpu_0|F_pc_plus_one[11]~23\);

-- Location: LCFF_X27_Y24_N23
\nios|the_cpu_0|F_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc[11]~9_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[11]~22_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(11));

-- Location: LCCOMB_X27_Y24_N6
\nios|the_cpu_0|F_pc_plus_one[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[12]~24_combout\ = (\nios|the_cpu_0|F_pc\(12) & (\nios|the_cpu_0|F_pc_plus_one[11]~23\ $ (GND))) # (!\nios|the_cpu_0|F_pc\(12) & (!\nios|the_cpu_0|F_pc_plus_one[11]~23\ & VCC))
-- \nios|the_cpu_0|F_pc_plus_one[12]~25\ = CARRY((\nios|the_cpu_0|F_pc\(12) & !\nios|the_cpu_0|F_pc_plus_one[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(12),
	datad => VCC,
	cin => \nios|the_cpu_0|F_pc_plus_one[11]~23\,
	combout => \nios|the_cpu_0|F_pc_plus_one[12]~24_combout\,
	cout => \nios|the_cpu_0|F_pc_plus_one[12]~25\);

-- Location: LCFF_X30_Y25_N27
\nios|the_cpu_0|E_src1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[14]~14_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[12]~24_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(14));

-- Location: LCCOMB_X28_Y24_N12
\nios|the_cpu_0|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~28_combout\ = ((\nios|the_cpu_0|E_src2\(14) $ (\nios|the_cpu_0|E_src1\(14) $ (\nios|the_cpu_0|Add1~27\)))) # (GND)
-- \nios|the_cpu_0|Add1~29\ = CARRY((\nios|the_cpu_0|E_src2\(14) & (\nios|the_cpu_0|E_src1\(14) & !\nios|the_cpu_0|Add1~27\)) # (!\nios|the_cpu_0|E_src2\(14) & ((\nios|the_cpu_0|E_src1\(14)) # (!\nios|the_cpu_0|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(14),
	datab => \nios|the_cpu_0|E_src1\(14),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~27\,
	combout => \nios|the_cpu_0|Add1~28_combout\,
	cout => \nios|the_cpu_0|Add1~29\);

-- Location: LCCOMB_X27_Y24_N24
\nios|the_cpu_0|F_pc[12]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc[12]~10_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add1~28_combout\))) # (!\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add2~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add2~28_combout\,
	datab => \nios|the_cpu_0|Add1~28_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|F_pc[12]~10_combout\);

-- Location: LCCOMB_X27_Y22_N6
\nios|the_cpu_0|W_alu_result[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[14]~14_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|E_logic_result[14]~14_combout\)) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|F_pc[12]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[14]~14_combout\,
	datab => \nios|the_cpu_0|F_pc[12]~10_combout\,
	datad => \nios|the_cpu_0|R_ctrl_logic~regout\,
	combout => \nios|the_cpu_0|W_alu_result[14]~14_combout\);

-- Location: LCCOMB_X28_Y22_N26
\nios|the_cpu_0|E_shift_rot_result_nxt[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[16]~16_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(17))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(17),
	datab => \nios|the_cpu_0|E_shift_rot_result\(15),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[16]~16_combout\);

-- Location: LCCOMB_X27_Y21_N4
\nios|the_cpu_0|E_src1[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[16]~16_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16))) # (!\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datab => \nios|the_cpu_0|R_src1~26_combout\,
	datad => \nios|the_cpu_0|D_iw\(20),
	combout => \nios|the_cpu_0|E_src1[16]~16_combout\);

-- Location: LCCOMB_X30_Y22_N8
\nios|the_cpu_0|av_ld_aligning_data_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_aligning_data_nxt~0_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\ & \nios|the_cpu_0|internal_d_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\,
	datac => \nios|the_cpu_0|internal_d_read~regout\,
	combout => \nios|the_cpu_0|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X30_Y21_N22
\nios|the_cpu_0|av_ld_align_cycle_nxt[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_align_cycle_nxt[0]~0_combout\ = (!\nios|the_cpu_0|av_ld_align_cycle\(0) & ((!\nios|the_cpu_0|internal_d_read~regout\) # (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\,
	datac => \nios|the_cpu_0|av_ld_align_cycle\(0),
	datad => \nios|the_cpu_0|internal_d_read~regout\,
	combout => \nios|the_cpu_0|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: LCFF_X30_Y21_N23
\nios|the_cpu_0|av_ld_align_cycle[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_align_cycle_nxt[0]~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_align_cycle\(0));

-- Location: LCCOMB_X30_Y21_N2
\nios|the_cpu_0|av_ld_aligning_data_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_aligning_data_nxt~1_combout\ = (\nios|the_cpu_0|av_ld_align_cycle\(0) $ (((\nios|the_cpu_0|D_iw\(4)) # (!\nios|the_cpu_0|D_iw\(3))))) # (!\nios|the_cpu_0|av_ld_align_cycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_align_cycle\(1),
	datab => \nios|the_cpu_0|D_iw\(4),
	datac => \nios|the_cpu_0|D_iw\(3),
	datad => \nios|the_cpu_0|av_ld_align_cycle\(0),
	combout => \nios|the_cpu_0|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X30_Y22_N26
\nios|the_cpu_0|av_ld_aligning_data_nxt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_aligning_data_nxt~2_combout\ = (\nios|the_cpu_0|av_ld_aligning_data~regout\ & (((\nios|the_cpu_0|av_ld_aligning_data_nxt~1_combout\)))) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & (!\nios|the_cpu_0|D_iw\(4) & 
-- (\nios|the_cpu_0|av_ld_aligning_data_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(4),
	datab => \nios|the_cpu_0|av_ld_aligning_data_nxt~0_combout\,
	datac => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \nios|the_cpu_0|av_ld_aligning_data_nxt~1_combout\,
	combout => \nios|the_cpu_0|av_ld_aligning_data_nxt~2_combout\);

-- Location: LCFF_X30_Y22_N27
\nios|the_cpu_0|av_ld_aligning_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_aligning_data_nxt~2_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_aligning_data~regout\);

-- Location: LCFF_X22_Y18_N23
\nios|the_cpu_0_data_master|dbs_16_reg_segment_0[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SRAM_DQ[15]~15\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_cpu_0_data_master|process_3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(15));

-- Location: LCCOMB_X28_Y22_N10
\nios|the_cpu_0|E_logic_result[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[17]~17_combout\ = (\nios|the_cpu_0|E_src2\(17) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src1\(17)))))) # (!\nios|the_cpu_0|E_src2\(17) & ((\nios|the_cpu_0|E_src1\(17) & 
-- ((\nios|the_cpu_0|R_logic_op\(1)))) # (!\nios|the_cpu_0|E_src1\(17) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(0),
	datab => \nios|the_cpu_0|E_src2\(17),
	datac => \nios|the_cpu_0|E_src1\(17),
	datad => \nios|the_cpu_0|R_logic_op\(1),
	combout => \nios|the_cpu_0|E_logic_result[17]~17_combout\);

-- Location: LCCOMB_X25_Y22_N10
\nios|the_cpu_0|W_alu_result[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[17]~17_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|E_logic_result[17]~17_combout\)) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|F_pc[15]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_logic~regout\,
	datab => \nios|the_cpu_0|E_logic_result[17]~17_combout\,
	datad => \nios|the_cpu_0|F_pc[15]~13_combout\,
	combout => \nios|the_cpu_0|W_alu_result[17]~17_combout\);

-- Location: LCCOMB_X28_Y22_N20
\nios|the_cpu_0|E_shift_rot_result_nxt[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[17]~17_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(18))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(18),
	datab => \nios|the_cpu_0|E_shift_rot_result\(16),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[17]~17_combout\);

-- Location: LCFF_X28_Y22_N21
\nios|the_cpu_0|E_shift_rot_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[17]~17_combout\,
	sdata => \nios|the_cpu_0|E_src1\(17),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(17));

-- Location: LCFF_X25_Y22_N11
\nios|the_cpu_0|W_alu_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[17]~17_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(17),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(17));

-- Location: LCCOMB_X27_Y22_N24
\nios|the_cpu_0|W_alu_result[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[15]~15_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|E_logic_result[15]~15_combout\)) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|F_pc[13]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[15]~15_combout\,
	datab => \nios|the_cpu_0|F_pc[13]~11_combout\,
	datad => \nios|the_cpu_0|R_ctrl_logic~regout\,
	combout => \nios|the_cpu_0|W_alu_result[15]~15_combout\);

-- Location: LCFF_X27_Y22_N25
\nios|the_cpu_0|W_alu_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[15]~15_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(15),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(15));

-- Location: LCCOMB_X29_Y20_N6
\nios|the_cpu_0|E_src2[16]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src2[16]~2_combout\ = (\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(21)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \nios|the_cpu_0|D_iw\(21),
	combout => \nios|the_cpu_0|E_src2[16]~2_combout\);

-- Location: LCCOMB_X22_Y20_N8
\nios|the_cpu_0|F_iw[6]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[6]~38_combout\ = (\nios|the_cpu_0|F_pc\(17)) # ((\nios|the_cpu_0|internal_i_read~regout\) # ((\nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(6)) # (\nios|the_cpu_0|F_pc\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(17),
	datab => \nios|the_cpu_0|internal_i_read~regout\,
	datac => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(6),
	datad => \nios|the_cpu_0|F_pc\(18),
	combout => \nios|the_cpu_0|F_iw[6]~38_combout\);

-- Location: LCCOMB_X25_Y21_N0
\nios|the_cpu_0|W_rf_wr_data[16]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[16]~3_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|av_ld_byte2_data\(0))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|W_alu_result\(16) & !\nios|the_cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte2_data\(0),
	datab => \nios|the_cpu_0|R_ctrl_ld~regout\,
	datac => \nios|the_cpu_0|W_alu_result\(16),
	datad => \nios|the_cpu_0|E_alu_result~22_combout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[16]~3_combout\);

-- Location: LCCOMB_X28_Y18_N0
\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\ = (!\nios|the_cpu_0|W_alu_result\(3)) # 
-- (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(3),
	combout => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\);

-- Location: LCCOMB_X25_Y17_N8
\nios|the_jtag_uart_0|fifo_rd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|fifo_rd~0_combout\ = (!\nios|the_cpu_0|W_alu_result\(2) & (\nios|the_jtag_uart_0|process_2~0_combout\ & \nios|the_cpu_0|internal_d_read~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|W_alu_result\(2),
	datac => \nios|the_jtag_uart_0|process_2~0_combout\,
	datad => \nios|the_cpu_0|internal_d_read~regout\,
	combout => \nios|the_jtag_uart_0|fifo_rd~0_combout\);

-- Location: LCFF_X25_Y17_N9
\nios|the_jtag_uart_0|read_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|fifo_rd~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|read_0~regout\);

-- Location: LCCOMB_X30_Y17_N14
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (((VCC) # 
-- (!\nios|the_jtag_uart_0|fifo_wr~regout\)))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ 
-- (!\nios|the_jtag_uart_0|fifo_wr~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \nios|the_jtag_uart_0|fifo_wr~regout\,
	datad => VCC,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X30_Y17_N18
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & ((VCC)))) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (((VCC) # (!\nios|the_jtag_uart_0|fifo_wr~regout\)))))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ 
-- & (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (!\nios|the_jtag_uart_0|fifo_wr~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \nios|the_jtag_uart_0|fifo_wr~regout\,
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X30_Y17_N20
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ (((\nios|the_jtag_uart_0|fifo_wr~regout\) # (VCC))))) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # ((GND))))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (\nios|the_jtag_uart_0|fifo_wr~regout\)) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \nios|the_jtag_uart_0|fifo_wr~regout\,
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X30_Y17_N22
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & ((VCC)))) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ (((VCC) # (!\nios|the_jtag_uart_0|fifo_wr~regout\)))))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ 
-- & (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ (!\nios|the_jtag_uart_0|fifo_wr~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datab => \nios|the_jtag_uart_0|fifo_wr~regout\,
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X30_Y17_N24
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) $ 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: LCFF_X27_Y14_N9
\nios|the_jtag_uart_0|r_val\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|rd_wfifo~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|r_val~regout\);

-- Location: LCCOMB_X27_Y14_N18
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\,
	datad => \nios|the_jtag_uart_0|r_val~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: LCFF_X27_Y14_N19
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\);

-- Location: LCCOMB_X30_Y17_N8
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\nios|the_jtag_uart_0|fifo_wr~regout\) # 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & 
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datab => \nios|the_jtag_uart_0|fifo_wr~regout\,
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: LCFF_X30_Y17_N9
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\);

-- Location: LCCOMB_X27_Y14_N8
\nios|the_jtag_uart_0|rd_wfifo\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|rd_wfifo~combout\ = (!\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\ & (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & 
-- ((!\nios|the_jtag_uart_0|r_val~regout\) # (!\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\,
	datac => \nios|the_jtag_uart_0|r_val~regout\,
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \nios|the_jtag_uart_0|rd_wfifo~combout\);

-- Location: LCCOMB_X30_Y17_N26
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \nios|the_jtag_uart_0|fifo_wr~regout\ $ (\nios|the_jtag_uart_0|rd_wfifo~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_jtag_uart_0|fifo_wr~regout\,
	datad => \nios|the_jtag_uart_0|rd_wfifo~combout\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: LCFF_X30_Y17_N25
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5));

-- Location: LCFF_X30_Y17_N23
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4));

-- Location: LCCOMB_X30_Y17_N4
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (\nios|the_jtag_uart_0|fifo_wr~regout\ & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \nios|the_jtag_uart_0|fifo_wr~regout\,
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCFF_X30_Y17_N21
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3));

-- Location: LCFF_X30_Y17_N19
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2));

-- Location: LCCOMB_X30_Y17_N2
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) & (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X30_Y17_N30
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\nios|the_jtag_uart_0|rd_wfifo~combout\ & ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|rd_wfifo~combout\,
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCFF_X30_Y17_N31
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\);

-- Location: LCCOMB_X29_Y17_N4
\nios|the_jtag_uart_0|fifo_wr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|fifo_wr~0_combout\ = (\nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\ & (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & 
-- (\nios|the_jtag_uart_0|process_2~0_combout\ & !\nios|the_cpu_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\,
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datac => \nios|the_jtag_uart_0|process_2~0_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(2),
	combout => \nios|the_jtag_uart_0|fifo_wr~0_combout\);

-- Location: LCFF_X29_Y17_N5
\nios|the_jtag_uart_0|fifo_wr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|fifo_wr~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|fifo_wr~regout\);

-- Location: LCFF_X30_Y17_N15
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0));

-- Location: LCCOMB_X29_Y17_N10
\nios|the_jtag_uart_0|Add1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add1~1_cout\ = CARRY(!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	cout => \nios|the_jtag_uart_0|Add1~1_cout\);

-- Location: LCCOMB_X29_Y17_N12
\nios|the_jtag_uart_0|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add1~2_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & ((\nios|the_jtag_uart_0|Add1~1_cout\) # (GND))) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & (!\nios|the_jtag_uart_0|Add1~1_cout\))
-- \nios|the_jtag_uart_0|Add1~3\ = CARRY((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # (!\nios|the_jtag_uart_0|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|Add1~1_cout\,
	combout => \nios|the_jtag_uart_0|Add1~2_combout\,
	cout => \nios|the_jtag_uart_0|Add1~3\);

-- Location: LCCOMB_X29_Y17_N6
\nios|the_jtag_uart_0|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add1~10_combout\ = (\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\) # ((\nios|the_jtag_uart_0|read_0~regout\ & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1))) # (!\nios|the_jtag_uart_0|read_0~regout\ & ((\nios|the_jtag_uart_0|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	datac => \nios|the_jtag_uart_0|read_0~regout\,
	datad => \nios|the_jtag_uart_0|Add1~2_combout\,
	combout => \nios|the_jtag_uart_0|Add1~10_combout\);

-- Location: LCFF_X29_Y17_N7
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|Add1~10_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(17));

-- Location: LCCOMB_X29_Y18_N20
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~7_combout\ = (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~6_combout\) # ((\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\) # 
-- ((!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\ & !\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~6_combout\,
	datab => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	datad => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(17),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~7_combout\);

-- Location: LCCOMB_X29_Y18_N26
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~8_combout\ = (!\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~7_combout\ & (((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[17]~25_combout\)) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datac => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~7_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[17]~25_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~8_combout\);

-- Location: LCCOMB_X29_Y18_N14
\nios|the_cpu_0|av_ld_byte2_data[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte2_data[1]~3_combout\ = (\nios|the_cpu_0|av_ld_aligning_data~regout\ & (\nios|the_cpu_0|av_fill_bit~1_combout\)) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & 
-- ((\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~8_combout\,
	combout => \nios|the_cpu_0|av_ld_byte2_data[1]~3_combout\);

-- Location: LCCOMB_X28_Y20_N26
\nios|the_cpu_0|d_writedata[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|d_writedata[25]~feeder_combout\ = \nios|the_cpu_0|d_writedata[25]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|d_writedata[25]~1_combout\,
	combout => \nios|the_cpu_0|d_writedata[25]~feeder_combout\);

-- Location: LCCOMB_X29_Y20_N18
\nios|the_cpu_0|E_src2[18]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src2[18]~4_combout\ = (\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(21)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datab => \nios|the_cpu_0|D_iw\(21),
	datad => \nios|the_cpu_0|R_src2_use_imm~regout\,
	combout => \nios|the_cpu_0|E_src2[18]~4_combout\);

-- Location: LCFF_X29_Y20_N19
\nios|the_cpu_0|E_src2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src2[18]~4_combout\,
	sdata => \nios|the_cpu_0|D_iw\(8),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|R_src2_hi~0_combout\,
	sload => \nios|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(18));

-- Location: LCCOMB_X28_Y22_N28
\nios|the_cpu_0|E_logic_result[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[18]~18_combout\ = (\nios|the_cpu_0|E_src2\(18) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src1\(18)))))) # (!\nios|the_cpu_0|E_src2\(18) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src1\(18)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(0),
	datab => \nios|the_cpu_0|R_logic_op\(1),
	datac => \nios|the_cpu_0|E_src2\(18),
	datad => \nios|the_cpu_0|E_src1\(18),
	combout => \nios|the_cpu_0|E_logic_result[18]~18_combout\);

-- Location: LCCOMB_X25_Y22_N4
\nios|the_cpu_0|W_alu_result[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[18]~18_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|E_logic_result[18]~18_combout\))) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|F_pc[16]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc[16]~14_combout\,
	datab => \nios|the_cpu_0|R_ctrl_logic~regout\,
	datad => \nios|the_cpu_0|E_logic_result[18]~18_combout\,
	combout => \nios|the_cpu_0|W_alu_result[18]~18_combout\);

-- Location: LCCOMB_X28_Y22_N22
\nios|the_cpu_0|E_shift_rot_result_nxt[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[18]~18_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(19))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(19),
	datab => \nios|the_cpu_0|E_shift_rot_result\(17),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[18]~18_combout\);

-- Location: LCFF_X28_Y22_N23
\nios|the_cpu_0|E_shift_rot_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[18]~18_combout\,
	sdata => \nios|the_cpu_0|E_src1\(18),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(18));

-- Location: LCFF_X25_Y22_N5
\nios|the_cpu_0|W_alu_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[18]~18_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(18),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(18));

-- Location: LCCOMB_X24_Y15_N26
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~35_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~34_combout\ & 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~34_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(26),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~35_combout\);

-- Location: LCFF_X24_Y15_N27
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~35_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(25));

-- Location: LCCOMB_X24_Y15_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~64_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~63_combout\ & 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~63_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(25),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~64_combout\);

-- Location: LCFF_X24_Y15_N13
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~64_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(24));

-- Location: LCCOMB_X24_Y15_N8
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~33_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~32_combout\ & 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~32_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(24),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~33_combout\);

-- Location: LCFF_X24_Y15_N9
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~33_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(23));

-- Location: LCFF_X25_Y15_N23
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(23),
	sload => VCC,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(23));

-- Location: LCCOMB_X27_Y15_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~25_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(23))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(23),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~25_combout\);

-- Location: LCFF_X27_Y15_N13
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~25_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(20));

-- Location: LCCOMB_X24_Y15_N4
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[24]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(24),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[24]~feeder_combout\);

-- Location: LCFF_X24_Y15_N5
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[24]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(24));

-- Location: LCCOMB_X28_Y15_N10
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[25]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(25),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[25]~feeder_combout\);

-- Location: LCFF_X28_Y15_N11
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[25]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(25));

-- Location: LCCOMB_X25_Y16_N2
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~22_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(25))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(25),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~22_combout\);

-- Location: LCFF_X25_Y16_N3
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~22_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(22));

-- Location: LCCOMB_X27_Y15_N10
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~21_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(26))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(26),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~21_combout\);

-- Location: LCFF_X27_Y15_N11
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~21_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(23));

-- Location: LCCOMB_X31_Y20_N6
\nios|the_cpu_0|Equal136~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal136~0_combout\ = (!\nios|the_cpu_0|D_iw\(4) & !\nios|the_cpu_0|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(4),
	datac => \nios|the_cpu_0|D_iw\(3),
	combout => \nios|the_cpu_0|Equal136~0_combout\);

-- Location: LCCOMB_X27_Y20_N16
\nios|the_cpu_0|d_writedata[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|d_writedata[24]~0_combout\ = (\nios|the_cpu_0|Equal136~0_combout\ & ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))) # (!\nios|the_cpu_0|Equal136~0_combout\ & 
-- (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datac => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \nios|the_cpu_0|Equal136~0_combout\,
	combout => \nios|the_cpu_0|d_writedata[24]~0_combout\);

-- Location: LCCOMB_X28_Y20_N24
\nios|the_cpu_0|d_writedata[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|d_writedata[24]~feeder_combout\ = \nios|the_cpu_0|d_writedata[24]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|d_writedata[24]~0_combout\,
	combout => \nios|the_cpu_0|d_writedata[24]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N0
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (((VCC) # 
-- (!\nios|the_jtag_uart_0|wr_rfifo~combout\)))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\nios|the_jtag_uart_0|wr_rfifo~combout\ $ 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|wr_rfifo~combout\,
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X27_Y17_N2
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ (((\nios|the_jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # (GND))))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\nios|the_jtag_uart_0|wr_rfifo~combout\ $ 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1))) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|wr_rfifo~combout\,
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X27_Y17_N4
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & VCC)))) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (((VCC) # (!\nios|the_jtag_uart_0|wr_rfifo~combout\)))))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ 
-- & (\nios|the_jtag_uart_0|wr_rfifo~combout\ $ (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|wr_rfifo~combout\,
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCFF_X27_Y17_N5
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2));

-- Location: LCCOMB_X27_Y17_N28
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X27_Y17_N14
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # 
-- ((\nios|the_jtag_uart_0|wr_rfifo~combout\) # ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)) # 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datab => \nios|the_jtag_uart_0|wr_rfifo~combout\,
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X27_Y17_N20
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # 
-- (!\nios|the_jtag_uart_0|rvalid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \nios|the_jtag_uart_0|rvalid~0_combout\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCFF_X27_Y17_N21
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\);

-- Location: LCCOMB_X28_Y18_N18
\nios|the_jtag_uart_0|rvalid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|rvalid~0_combout\ = (!\nios|the_cpu_0|W_alu_result\(2) & (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (\nios|the_jtag_uart_0|process_2~0_combout\ & 
-- \nios|the_cpu_0|internal_d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(2),
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \nios|the_jtag_uart_0|process_2~0_combout\,
	datad => \nios|the_cpu_0|internal_d_read~regout\,
	combout => \nios|the_jtag_uart_0|rvalid~0_combout\);

-- Location: LCCOMB_X27_Y17_N22
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = \nios|the_jtag_uart_0|rvalid~0_combout\ $ (((\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\ & 
-- !\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \nios|the_jtag_uart_0|rvalid~0_combout\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: LCFF_X27_Y17_N1
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0));

-- Location: LCFF_X27_Y17_N3
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1));

-- Location: LCCOMB_X27_Y17_N26
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\ & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X27_Y17_N30
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\nios|the_jtag_uart_0|rvalid~0_combout\ & ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \nios|the_jtag_uart_0|rvalid~0_combout\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCFF_X27_Y17_N31
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\);

-- Location: LCFF_X23_Y14_N31
\nios|the_jtag_uart_0|t_dav\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|t_dav~regout\);

-- Location: LCCOMB_X22_Y14_N22
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X18_Y17_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\);

-- Location: LCCOMB_X18_Y17_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\);

-- Location: LCFF_X18_Y17_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\);

-- Location: LCCOMB_X22_Y14_N8
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: LCFF_X22_Y14_N23
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X23_Y14_N26
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\,
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: LCCOMB_X22_Y14_N28
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X22_Y14_N24
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X22_Y14_N16
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~2_combout\);

-- Location: LCFF_X22_Y14_N17
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\);

-- Location: LCCOMB_X21_Y14_N30
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[9]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(8),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X21_Y14_N0
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[9]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: LCFF_X21_Y14_N1
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X21_Y14_N16
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~4_combout\);

-- Location: LCFF_X21_Y14_N17
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~4_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X21_Y14_N18
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(0),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~2_combout\);

-- Location: LCFF_X21_Y14_N19
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X22_Y14_N2
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: LCFF_X23_Y14_N27
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\);

-- Location: LCCOMB_X23_Y14_N30
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_valid~regout\,
	datac => \nios|the_jtag_uart_0|t_dav~regout\,
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X24_Y14_N0
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write~0_combout\);

-- Location: LCCOMB_X21_Y14_N28
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~10_combout\);

-- Location: LCFF_X21_Y14_N29
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X21_Y14_N26
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(2),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~9_combout\);

-- Location: LCFF_X21_Y14_N27
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~9_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X21_Y14_N8
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(3),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~8_combout\);

-- Location: LCFF_X21_Y14_N9
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~8_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X21_Y14_N4
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(4),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~7_combout\);

-- Location: LCFF_X21_Y14_N5
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X21_Y14_N2
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(5),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~6_combout\);

-- Location: LCFF_X21_Y14_N3
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X21_Y14_N24
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(6),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~5_combout\);

-- Location: LCFF_X21_Y14_N25
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X21_Y14_N20
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(7),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~3_combout\);

-- Location: LCFF_X21_Y14_N21
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X21_Y14_N22
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[7]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(8),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\);

-- Location: LCFF_X24_Y14_N1
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write~regout\);

-- Location: LCCOMB_X24_Y14_N16
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: LCFF_X24_Y14_N17
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write1~regout\);

-- Location: LCFF_X23_Y14_N23
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write1~regout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write2~regout\);

-- Location: LCCOMB_X23_Y14_N22
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|always2~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write1~regout\,
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write2~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|always2~1_combout\);

-- Location: LCCOMB_X23_Y14_N14
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2~regout\,
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|always2~1_combout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\);

-- Location: LCFF_X23_Y14_N15
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\);

-- Location: LCCOMB_X27_Y17_N18
\nios|the_jtag_uart_0|wr_rfifo\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|wr_rfifo~combout\ = (\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\ & !\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout\,
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \nios|the_jtag_uart_0|wr_rfifo~combout\);

-- Location: LCCOMB_X27_Y17_N6
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ (((\nios|the_jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # ((GND))))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (\nios|the_jtag_uart_0|wr_rfifo~combout\)) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \nios|the_jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCFF_X27_Y17_N9
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4));

-- Location: LCCOMB_X23_Y18_N28
\nios|the_jtag_uart_0|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add1~14_combout\ = (\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\) # ((\nios|the_jtag_uart_0|read_0~regout\ & 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)))) # (!\nios|the_jtag_uart_0|read_0~regout\ & (\nios|the_jtag_uart_0|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|Add1~12_combout\,
	datab => \nios|the_jtag_uart_0|read_0~regout\,
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	combout => \nios|the_jtag_uart_0|Add1~14_combout\);

-- Location: LCFF_X23_Y18_N29
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|Add1~14_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(20));

-- Location: LCCOMB_X23_Y18_N6
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~44_combout\ = (\nios|the_vga|vga|readdata\(20) & (((!\SRAM_DQ[4]~4\ & \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)))) # 
-- (!\nios|the_vga|vga|readdata\(20) & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\) # ((!\SRAM_DQ[4]~4\ & \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|readdata\(20),
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datac => \SRAM_DQ[4]~4\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~44_combout\);

-- Location: LCCOMB_X23_Y18_N0
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~45_combout\ = (\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\) # ((\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~44_combout\) # 
-- ((!\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(20) & !\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datab => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(20),
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~44_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~45_combout\);

-- Location: LCCOMB_X23_Y18_N26
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~46_combout\ = (!\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~45_combout\ & (((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[20]~22_combout\) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\)) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[20]~22_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~45_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~46_combout\);

-- Location: LCCOMB_X23_Y18_N20
\nios|the_cpu_0|av_ld_byte2_data[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte2_data[4]~0_combout\ = (\nios|the_cpu_0|av_ld_aligning_data~regout\ & ((\nios|the_cpu_0|av_fill_bit~1_combout\))) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & 
-- (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~46_combout\,
	datad => \nios|the_cpu_0|av_fill_bit~1_combout\,
	combout => \nios|the_cpu_0|av_ld_byte2_data[4]~0_combout\);

-- Location: LCCOMB_X29_Y19_N8
\nios|the_cpu_0|d_writedata[28]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|d_writedata[28]~4_combout\ = (\nios|the_cpu_0|Equal136~0_combout\ & ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))) # (!\nios|the_cpu_0|Equal136~0_combout\ & 
-- (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datac => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \nios|the_cpu_0|Equal136~0_combout\,
	combout => \nios|the_cpu_0|d_writedata[28]~4_combout\);

-- Location: LCCOMB_X31_Y20_N2
\nios|the_cpu_0|d_writedata[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|d_writedata[28]~feeder_combout\ = \nios|the_cpu_0|d_writedata[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|d_writedata[28]~4_combout\,
	combout => \nios|the_cpu_0|d_writedata[28]~feeder_combout\);

-- Location: LCCOMB_X23_Y21_N14
\nios|the_cpu_0|av_ld_byte2_data[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte2_data[5]~7_combout\ = (\nios|the_cpu_0|av_ld_aligning_data~regout\ & ((\nios|the_cpu_0|av_fill_bit~1_combout\))) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & 
-- (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~55_combout\,
	datab => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datad => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	combout => \nios|the_cpu_0|av_ld_byte2_data[5]~7_combout\);

-- Location: LCCOMB_X22_Y18_N2
\nios|the_cpu_0|A_WE_StdLogicVector~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~11_combout\ = (\nios|the_vga|vga|readdata\(29) & (((\SRAM_DQ[13]~13\) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)))) # (!\nios|the_vga|vga|readdata\(29) & 
-- (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & ((\SRAM_DQ[13]~13\) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|readdata\(29),
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datac => \SRAM_DQ[13]~13\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~11_combout\);

-- Location: LCFF_X28_Y18_N1
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(31));

-- Location: LCCOMB_X28_Y18_N16
\nios|the_cpu_0|A_WE_StdLogicVector~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~3_combout\ = (!\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\ & (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & ((\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(31)) # 
-- (\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datab => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(31),
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	datad => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~3_combout\);

-- Location: LCCOMB_X28_Y18_N30
\nios|the_cpu_0|A_WE_StdLogicVector~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~12_combout\ = (\nios|the_cpu_0|A_WE_StdLogicVector~3_combout\ & (((\nios|the_cpu_0|W_alu_result\(12)) # (!\nios|the_cpu_0|W_alu_result\(11))) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datab => \nios|the_cpu_0|W_alu_result\(12),
	datac => \nios|the_cpu_0|A_WE_StdLogicVector~3_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(11),
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~12_combout\);

-- Location: LCCOMB_X24_Y23_N2
\nios|the_cpu_0|A_WE_StdLogicVector~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~13_combout\ = (\nios|the_cpu_0|A_WE_StdLogicVector~12_combout\) # ((\nios|the_cpu_0|A_WE_StdLogicVector~3_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~31_combout\) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~31_combout\,
	datab => \nios|the_cpu_0|A_WE_StdLogicVector~12_combout\,
	datac => \nios|the_cpu_0|A_WE_StdLogicVector~3_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~13_combout\);

-- Location: LCCOMB_X24_Y23_N24
\nios|the_cpu_0|A_WE_StdLogicVector~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~14_combout\ = (\nios|the_cpu_0|av_fill_bit~1_combout\ & ((\nios|the_cpu_0|av_ld_aligning_data~regout\) # ((\nios|the_cpu_0|A_WE_StdLogicVector~11_combout\ & \nios|the_cpu_0|A_WE_StdLogicVector~13_combout\)))) # 
-- (!\nios|the_cpu_0|av_fill_bit~1_combout\ & (\nios|the_cpu_0|A_WE_StdLogicVector~11_combout\ & (\nios|the_cpu_0|A_WE_StdLogicVector~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datab => \nios|the_cpu_0|A_WE_StdLogicVector~11_combout\,
	datac => \nios|the_cpu_0|A_WE_StdLogicVector~13_combout\,
	datad => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~14_combout\);

-- Location: LCFF_X24_Y23_N25
\nios|the_cpu_0|av_ld_byte3_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|A_WE_StdLogicVector~14_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte3_data\(5));

-- Location: LCFF_X23_Y21_N15
\nios|the_cpu_0|av_ld_byte2_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte2_data[5]~7_combout\,
	sdata => \nios|the_cpu_0|av_ld_byte3_data\(5),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte2_data\(5));

-- Location: LCCOMB_X23_Y21_N18
\nios|the_cpu_0|W_rf_wr_data[21]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[21]~33_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte2_data\(5))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|W_alu_result\(21) & ((!\nios|the_cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(21),
	datab => \nios|the_cpu_0|av_ld_byte2_data\(5),
	datac => \nios|the_cpu_0|E_alu_result~22_combout\,
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[21]~33_combout\);

-- Location: LCCOMB_X30_Y23_N26
\nios|the_cpu_0|Equal101~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal101~2_combout\ = (!\nios|the_cpu_0|D_iw\(11) & (!\nios|the_cpu_0|D_iw\(15) & \nios|the_cpu_0|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|D_iw\(11),
	datac => \nios|the_cpu_0|D_iw\(15),
	datad => \nios|the_cpu_0|D_iw\(16),
	combout => \nios|the_cpu_0|Equal101~2_combout\);

-- Location: LCCOMB_X30_Y23_N10
\nios|the_cpu_0|Equal101~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal101~3_combout\ = (\nios|the_cpu_0|D_iw\(12) & (\nios|the_cpu_0|Equal101~2_combout\ & (!\nios|the_cpu_0|D_iw\(14) & \nios|the_cpu_0|D_ctrl_retaddr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(12),
	datab => \nios|the_cpu_0|Equal101~2_combout\,
	datac => \nios|the_cpu_0|D_iw\(14),
	datad => \nios|the_cpu_0|D_ctrl_retaddr~0_combout\,
	combout => \nios|the_cpu_0|Equal101~3_combout\);

-- Location: LCFF_X30_Y23_N11
\nios|the_cpu_0|R_ctrl_rdctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|Equal101~3_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_rdctl_inst~regout\);

-- Location: LCCOMB_X25_Y22_N2
\nios|the_cpu_0|W_alu_result[21]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[21]~22_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot~regout\) # ((!\nios|the_cpu_0|R_ctrl_logic~regout\ & \nios|the_cpu_0|E_alu_sub~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_logic~regout\,
	datab => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|W_alu_result[21]~22_combout\);

-- Location: LCCOMB_X29_Y17_N14
\nios|the_jtag_uart_0|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add1~4_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & (!\nios|the_jtag_uart_0|Add1~3\ & VCC)) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & (\nios|the_jtag_uart_0|Add1~3\ $ (GND)))
-- \nios|the_jtag_uart_0|Add1~5\ = CARRY((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & !\nios|the_jtag_uart_0|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|Add1~3\,
	combout => \nios|the_jtag_uart_0|Add1~4_combout\,
	cout => \nios|the_jtag_uart_0|Add1~5\);

-- Location: LCCOMB_X29_Y17_N16
\nios|the_jtag_uart_0|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add1~6_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & ((\nios|the_jtag_uart_0|Add1~5\) # (GND))) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (!\nios|the_jtag_uart_0|Add1~5\))
-- \nios|the_jtag_uart_0|Add1~7\ = CARRY((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # (!\nios|the_jtag_uart_0|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|Add1~5\,
	combout => \nios|the_jtag_uart_0|Add1~6_combout\,
	cout => \nios|the_jtag_uart_0|Add1~7\);

-- Location: LCCOMB_X29_Y17_N24
\nios|the_jtag_uart_0|Add1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add1~19_combout\ = !\nios|the_jtag_uart_0|Add1~18\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios|the_jtag_uart_0|Add1~18\,
	combout => \nios|the_jtag_uart_0|Add1~19_combout\);

-- Location: LCCOMB_X25_Y17_N20
\nios|the_jtag_uart_0|Add1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add1~21_combout\ = (((!\nios|the_jtag_uart_0|read_0~regout\ & \nios|the_jtag_uart_0|Add1~19_combout\)) # (!\nios|the_cpu_0|W_alu_result\(3))) # 
-- (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|read_0~regout\,
	datab => \nios|the_jtag_uart_0|Add1~19_combout\,
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(3),
	combout => \nios|the_jtag_uart_0|Add1~21_combout\);

-- Location: LCFF_X25_Y17_N21
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|Add1~21_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(23));

-- Location: LCCOMB_X23_Y19_N8
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~47_combout\ = (\nios|the_vga|vga|readdata\(23) & (!\SRAM_DQ[7]~7\ & ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)))) # 
-- (!\nios|the_vga|vga|readdata\(23) & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\) # ((!\SRAM_DQ[7]~7\ & \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|readdata\(23),
	datab => \SRAM_DQ[7]~7\,
	datac => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~47_combout\);

-- Location: LCCOMB_X23_Y19_N26
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~48_combout\ = (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~47_combout\) # ((\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\) # 
-- ((!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\ & !\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	datab => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(23),
	datac => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~47_combout\,
	datad => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~48_combout\);

-- Location: LCCOMB_X23_Y19_N12
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~49_combout\ = (!\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~48_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[23]~17_combout\) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[23]~17_combout\,
	datab => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~48_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~49_combout\);

-- Location: LCCOMB_X23_Y19_N18
\nios|the_cpu_0|av_ld_byte2_data[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte2_data[7]~5_combout\ = (\nios|the_cpu_0|av_ld_aligning_data~regout\ & (\nios|the_cpu_0|av_fill_bit~1_combout\)) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & 
-- ((\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datab => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~49_combout\,
	combout => \nios|the_cpu_0|av_ld_byte2_data[7]~5_combout\);

-- Location: LCCOMB_X29_Y15_N2
\nios|the_vga|vga|led_chooser~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|led_chooser~2_combout\ = (\nios|the_cpu_0|d_writedata\(1) & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|d_writedata\(1),
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|led_chooser~2_combout\);

-- Location: LCCOMB_X28_Y18_N10
\nios|the_vga|vga|RAM~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~147_combout\ = (\nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\ & (\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~1_combout\ & (!\nios|the_cpu_0|W_alu_result\(6) & 
-- !\nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\,
	datab => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~1_combout\,
	datac => \nios|the_cpu_0|W_alu_result\(6),
	datad => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\,
	combout => \nios|the_vga|vga|RAM~147_combout\);

-- Location: LCCOMB_X31_Y16_N28
\nios|the_vga|vga|led_chooser[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|led_chooser[0]~1_combout\ = ((!\nios|the_vga|vga|RAM~148_combout\ & \nios|the_vga|vga|RAM~147_combout\)) # (!\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~148_combout\,
	datac => \nios|the_vga|vga|RAM~147_combout\,
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|led_chooser[0]~1_combout\);

-- Location: LCFF_X29_Y15_N3
\nios|the_vga|vga|led_chooser[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|led_chooser~2_combout\,
	ena => \nios|the_vga|vga|led_chooser[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|led_chooser\(1));

-- Location: LCCOMB_X31_Y20_N28
\nios|the_cpu_0|d_writedata[31]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|d_writedata[31]~7_combout\ = (\nios|the_cpu_0|Equal136~0_combout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7))) # (!\nios|the_cpu_0|Equal136~0_combout\ & 
-- ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \nios|the_cpu_0|Equal136~0_combout\,
	combout => \nios|the_cpu_0|d_writedata[31]~7_combout\);

-- Location: LCCOMB_X31_Y20_N24
\nios|the_cpu_0|d_writedata[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|d_writedata[31]~feeder_combout\ = \nios|the_cpu_0|d_writedata[31]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|d_writedata[31]~7_combout\,
	combout => \nios|the_cpu_0|d_writedata[31]~feeder_combout\);

-- Location: LCCOMB_X29_Y21_N14
\nios|the_cpu_0|E_shift_rot_result_nxt[24]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[24]~25_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(25))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(25),
	datab => \nios|the_cpu_0|E_shift_rot_result\(23),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[24]~25_combout\);

-- Location: LCCOMB_X30_Y21_N16
\nios|the_cpu_0|W_rf_wr_data[25]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[25]~29_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte3_data\(1))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|W_alu_result\(25) & ((!\nios|the_cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(25),
	datab => \nios|the_cpu_0|av_ld_byte3_data\(1),
	datac => \nios|the_cpu_0|E_alu_result~22_combout\,
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[25]~29_combout\);

-- Location: LCCOMB_X23_Y18_N12
\nios|the_cpu_0|W_rf_wr_data[28]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[28]~26_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte3_data\(4))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|W_alu_result\(28) & (!\nios|the_cpu_0|E_alu_result~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(28),
	datab => \nios|the_cpu_0|E_alu_result~22_combout\,
	datac => \nios|the_cpu_0|av_ld_byte3_data\(4),
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[28]~26_combout\);

-- Location: LCCOMB_X23_Y21_N0
\nios|the_cpu_0|W_rf_wr_data[29]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[29]~25_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte3_data\(5))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|W_alu_result\(29) & ((!\nios|the_cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(29),
	datab => \nios|the_cpu_0|av_ld_byte3_data\(5),
	datac => \nios|the_cpu_0|E_alu_result~22_combout\,
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[29]~25_combout\);

-- Location: LCCOMB_X25_Y23_N28
\nios|the_cpu_0|E_shift_rot_result_nxt[31]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[31]~24_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_fill_bit~0_combout\)) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_fill_bit~0_combout\,
	datab => \nios|the_cpu_0|E_shift_rot_result\(30),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[31]~24_combout\);

-- Location: LCFF_X25_Y23_N29
\nios|the_cpu_0|E_shift_rot_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[31]~24_combout\,
	sdata => \nios|the_cpu_0|E_src1\(31),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(31));

-- Location: LCCOMB_X25_Y23_N22
\nios|the_cpu_0|E_shift_rot_result_nxt[30]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[30]~26_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(31)))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(29),
	datab => \nios|the_cpu_0|E_shift_rot_result\(31),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[30]~26_combout\);

-- Location: LCCOMB_X23_Y19_N2
\nios|the_cpu_0|W_rf_wr_data[31]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[31]~23_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte3_data\(7))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|W_alu_result\(31) & (!\nios|the_cpu_0|E_alu_result~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(31),
	datab => \nios|the_cpu_0|E_alu_result~22_combout\,
	datac => \nios|the_cpu_0|av_ld_byte3_data\(7),
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[31]~23_combout\);

-- Location: LCCOMB_X27_Y23_N0
\nios|the_cpu_0|R_src1[30]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src1[30]~31_combout\ = (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & (!\nios|the_cpu_0|R_src1~27_combout\ & ((!\nios|the_cpu_0|E_valid~regout\) # (!\nios|the_cpu_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datab => \nios|the_cpu_0|E_valid~regout\,
	datac => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datad => \nios|the_cpu_0|R_src1~27_combout\,
	combout => \nios|the_cpu_0|R_src1[30]~31_combout\);

-- Location: LCFF_X27_Y23_N1
\nios|the_cpu_0|E_src1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src1[30]~31_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(30));

-- Location: LCFF_X25_Y23_N23
\nios|the_cpu_0|E_shift_rot_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[30]~26_combout\,
	sdata => \nios|the_cpu_0|E_src1\(30),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(30));

-- Location: LCCOMB_X30_Y20_N16
\nios|the_cpu_0|E_src2[30]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src2[30]~5_combout\ = (\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|D_iw\(21))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(21),
	datab => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datad => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	combout => \nios|the_cpu_0|E_src2[30]~5_combout\);

-- Location: LCFF_X30_Y20_N17
\nios|the_cpu_0|E_src2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src2[30]~5_combout\,
	sdata => \nios|the_cpu_0|D_iw\(20),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|R_src2_hi~0_combout\,
	sload => \nios|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(30));

-- Location: LCCOMB_X25_Y23_N20
\nios|the_cpu_0|E_logic_result[30]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[30]~20_combout\ = (\nios|the_cpu_0|E_src1\(30) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src2\(30)))))) # (!\nios|the_cpu_0|E_src1\(30) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src2\(30)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src2\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(1),
	datab => \nios|the_cpu_0|E_src1\(30),
	datac => \nios|the_cpu_0|R_logic_op\(0),
	datad => \nios|the_cpu_0|E_src2\(30),
	combout => \nios|the_cpu_0|E_logic_result[30]~20_combout\);

-- Location: LCCOMB_X29_Y20_N26
\nios|the_cpu_0|E_src2[29]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src2[29]~6_combout\ = (\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(21)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datab => \nios|the_cpu_0|D_iw\(21),
	datad => \nios|the_cpu_0|R_src2_use_imm~regout\,
	combout => \nios|the_cpu_0|E_src2[29]~6_combout\);

-- Location: LCCOMB_X31_Y19_N22
\nios|the_cpu_0|F_iw[19]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[19]~42_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[19]~23_combout\) # (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31) & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\)) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[19]~23_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[19]~42_combout\);

-- Location: LCCOMB_X31_Y19_N2
\nios|the_cpu_0|F_iw[19]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[19]~43_combout\ = ((\nios|the_cpu_0|F_iw[19]~42_combout\ & ((\SRAM_DQ[3]~3\) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))) # (!\nios|the_cpu_0|D_iw[13]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[3]~3\,
	datab => \nios|the_cpu_0|F_iw[19]~42_combout\,
	datac => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datad => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[19]~43_combout\);

-- Location: LCFF_X31_Y19_N3
\nios|the_cpu_0|D_iw[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[19]~43_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(19));

-- Location: LCFF_X29_Y20_N27
\nios|the_cpu_0|E_src2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src2[29]~6_combout\,
	sdata => \nios|the_cpu_0|D_iw\(19),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|R_src2_hi~0_combout\,
	sload => \nios|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(29));

-- Location: LCCOMB_X27_Y23_N12
\nios|the_cpu_0|R_src1[28]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src1[28]~33_combout\ = (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & (!\nios|the_cpu_0|R_src1~27_combout\ & ((!\nios|the_cpu_0|E_valid~regout\) # (!\nios|the_cpu_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datab => \nios|the_cpu_0|E_valid~regout\,
	datac => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datad => \nios|the_cpu_0|R_src1~27_combout\,
	combout => \nios|the_cpu_0|R_src1[28]~33_combout\);

-- Location: LCFF_X27_Y23_N13
\nios|the_cpu_0|E_src1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src1[28]~33_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(28));

-- Location: LCCOMB_X27_Y23_N6
\nios|the_cpu_0|R_src1[27]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src1[27]~34_combout\ = (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & (!\nios|the_cpu_0|R_src1~27_combout\ & ((!\nios|the_cpu_0|E_valid~regout\) # (!\nios|the_cpu_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datab => \nios|the_cpu_0|E_valid~regout\,
	datac => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datad => \nios|the_cpu_0|R_src1~27_combout\,
	combout => \nios|the_cpu_0|R_src1[27]~34_combout\);

-- Location: LCFF_X27_Y23_N7
\nios|the_cpu_0|E_src1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src1[27]~34_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(27));

-- Location: LCCOMB_X27_Y23_N16
\nios|the_cpu_0|R_src1[26]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src1[26]~35_combout\ = (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & (!\nios|the_cpu_0|R_src1~27_combout\ & ((!\nios|the_cpu_0|E_valid~regout\) # (!\nios|the_cpu_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datab => \nios|the_cpu_0|E_valid~regout\,
	datac => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datad => \nios|the_cpu_0|R_src1~27_combout\,
	combout => \nios|the_cpu_0|R_src1[26]~35_combout\);

-- Location: LCFF_X27_Y23_N17
\nios|the_cpu_0|E_src1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src1[26]~35_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(26));

-- Location: LCCOMB_X27_Y23_N18
\nios|the_cpu_0|R_src1[25]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src1[25]~36_combout\ = (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & (!\nios|the_cpu_0|R_src1~27_combout\ & ((!\nios|the_cpu_0|E_valid~regout\) # (!\nios|the_cpu_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datab => \nios|the_cpu_0|E_valid~regout\,
	datac => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datad => \nios|the_cpu_0|R_src1~27_combout\,
	combout => \nios|the_cpu_0|R_src1[25]~36_combout\);

-- Location: LCFF_X27_Y23_N19
\nios|the_cpu_0|E_src1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src1[25]~36_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(25));

-- Location: LCCOMB_X29_Y20_N12
\nios|the_cpu_0|E_src2[24]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src2[24]~10_combout\ = (\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(21)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datad => \nios|the_cpu_0|D_iw\(21),
	combout => \nios|the_cpu_0|E_src2[24]~10_combout\);

-- Location: LCFF_X29_Y20_N13
\nios|the_cpu_0|E_src2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src2[24]~10_combout\,
	sdata => \nios|the_cpu_0|D_iw\(14),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|R_src2_hi~0_combout\,
	sload => \nios|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(24));

-- Location: LCCOMB_X32_Y20_N0
\nios|the_cpu_0|E_src2[23]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src2[23]~11_combout\ = (\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(21)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \nios|the_cpu_0|D_iw\(21),
	combout => \nios|the_cpu_0|E_src2[23]~11_combout\);

-- Location: LCFF_X32_Y20_N1
\nios|the_cpu_0|E_src2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src2[23]~11_combout\,
	sdata => \nios|the_cpu_0|D_iw\(13),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|R_src2_hi~0_combout\,
	sload => \nios|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(23));

-- Location: LCCOMB_X29_Y20_N22
\nios|the_cpu_0|E_src2[22]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src2[22]~12_combout\ = (\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(21)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \nios|the_cpu_0|D_iw\(21),
	datad => \nios|the_cpu_0|R_src2_use_imm~regout\,
	combout => \nios|the_cpu_0|E_src2[22]~12_combout\);

-- Location: LCFF_X29_Y20_N23
\nios|the_cpu_0|E_src2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src2[22]~12_combout\,
	sdata => \nios|the_cpu_0|D_iw\(12),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|R_src2_hi~0_combout\,
	sload => \nios|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(22));

-- Location: LCCOMB_X27_Y23_N2
\nios|the_cpu_0|R_src1[21]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src1[21]~40_combout\ = (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21) & (!\nios|the_cpu_0|R_src1~27_combout\ & ((!\nios|the_cpu_0|E_valid~regout\) # (!\nios|the_cpu_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datab => \nios|the_cpu_0|E_valid~regout\,
	datac => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datad => \nios|the_cpu_0|R_src1~27_combout\,
	combout => \nios|the_cpu_0|R_src1[21]~40_combout\);

-- Location: LCFF_X27_Y23_N3
\nios|the_cpu_0|E_src1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src1[21]~40_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(21));

-- Location: LCCOMB_X29_Y24_N24
\nios|the_cpu_0|Add2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~40_combout\ = ((\nios|the_cpu_0|E_src1\(20) $ (\nios|the_cpu_0|E_src2\(20) $ (!\nios|the_cpu_0|Add2~39\)))) # (GND)
-- \nios|the_cpu_0|Add2~41\ = CARRY((\nios|the_cpu_0|E_src1\(20) & ((\nios|the_cpu_0|E_src2\(20)) # (!\nios|the_cpu_0|Add2~39\))) # (!\nios|the_cpu_0|E_src1\(20) & (\nios|the_cpu_0|E_src2\(20) & !\nios|the_cpu_0|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(20),
	datab => \nios|the_cpu_0|E_src2\(20),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~39\,
	combout => \nios|the_cpu_0|Add2~40_combout\,
	cout => \nios|the_cpu_0|Add2~41\);

-- Location: LCCOMB_X29_Y23_N0
\nios|the_cpu_0|Add2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~48_combout\ = ((\nios|the_cpu_0|E_src1\(24) $ (\nios|the_cpu_0|E_src2\(24) $ (!\nios|the_cpu_0|Add2~47\)))) # (GND)
-- \nios|the_cpu_0|Add2~49\ = CARRY((\nios|the_cpu_0|E_src1\(24) & ((\nios|the_cpu_0|E_src2\(24)) # (!\nios|the_cpu_0|Add2~47\))) # (!\nios|the_cpu_0|E_src1\(24) & (\nios|the_cpu_0|E_src2\(24) & !\nios|the_cpu_0|Add2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(24),
	datab => \nios|the_cpu_0|E_src2\(24),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~47\,
	combout => \nios|the_cpu_0|Add2~48_combout\,
	cout => \nios|the_cpu_0|Add2~49\);

-- Location: LCCOMB_X29_Y23_N4
\nios|the_cpu_0|Add2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~52_combout\ = ((\nios|the_cpu_0|E_src2\(26) $ (\nios|the_cpu_0|E_src1\(26) $ (!\nios|the_cpu_0|Add2~51\)))) # (GND)
-- \nios|the_cpu_0|Add2~53\ = CARRY((\nios|the_cpu_0|E_src2\(26) & ((\nios|the_cpu_0|E_src1\(26)) # (!\nios|the_cpu_0|Add2~51\))) # (!\nios|the_cpu_0|E_src2\(26) & (\nios|the_cpu_0|E_src1\(26) & !\nios|the_cpu_0|Add2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(26),
	datab => \nios|the_cpu_0|E_src1\(26),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~51\,
	combout => \nios|the_cpu_0|Add2~52_combout\,
	cout => \nios|the_cpu_0|Add2~53\);

-- Location: LCCOMB_X29_Y23_N6
\nios|the_cpu_0|Add2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~54_combout\ = (\nios|the_cpu_0|E_src2\(27) & ((\nios|the_cpu_0|E_src1\(27) & (\nios|the_cpu_0|Add2~53\ & VCC)) # (!\nios|the_cpu_0|E_src1\(27) & (!\nios|the_cpu_0|Add2~53\)))) # (!\nios|the_cpu_0|E_src2\(27) & 
-- ((\nios|the_cpu_0|E_src1\(27) & (!\nios|the_cpu_0|Add2~53\)) # (!\nios|the_cpu_0|E_src1\(27) & ((\nios|the_cpu_0|Add2~53\) # (GND)))))
-- \nios|the_cpu_0|Add2~55\ = CARRY((\nios|the_cpu_0|E_src2\(27) & (!\nios|the_cpu_0|E_src1\(27) & !\nios|the_cpu_0|Add2~53\)) # (!\nios|the_cpu_0|E_src2\(27) & ((!\nios|the_cpu_0|Add2~53\) # (!\nios|the_cpu_0|E_src1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(27),
	datab => \nios|the_cpu_0|E_src1\(27),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~53\,
	combout => \nios|the_cpu_0|Add2~54_combout\,
	cout => \nios|the_cpu_0|Add2~55\);

-- Location: LCCOMB_X29_Y23_N12
\nios|the_cpu_0|Add2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~60_combout\ = ((\nios|the_cpu_0|E_src1\(30) $ (\nios|the_cpu_0|E_src2\(30) $ (!\nios|the_cpu_0|Add2~59\)))) # (GND)
-- \nios|the_cpu_0|Add2~61\ = CARRY((\nios|the_cpu_0|E_src1\(30) & ((\nios|the_cpu_0|E_src2\(30)) # (!\nios|the_cpu_0|Add2~59\))) # (!\nios|the_cpu_0|E_src1\(30) & (\nios|the_cpu_0|E_src2\(30) & !\nios|the_cpu_0|Add2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(30),
	datab => \nios|the_cpu_0|E_src2\(30),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~59\,
	combout => \nios|the_cpu_0|Add2~60_combout\,
	cout => \nios|the_cpu_0|Add2~61\);

-- Location: LCCOMB_X24_Y23_N8
\nios|the_cpu_0|E_alu_result[30]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[30]~25_combout\ = (\nios|the_cpu_0|W_alu_result[21]~21_combout\ & ((\nios|the_cpu_0|E_logic_result[30]~20_combout\) # ((\nios|the_cpu_0|W_alu_result[21]~22_combout\)))) # (!\nios|the_cpu_0|W_alu_result[21]~21_combout\ & 
-- (((!\nios|the_cpu_0|W_alu_result[21]~22_combout\ & \nios|the_cpu_0|Add2~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result[21]~21_combout\,
	datab => \nios|the_cpu_0|E_logic_result[30]~20_combout\,
	datac => \nios|the_cpu_0|W_alu_result[21]~22_combout\,
	datad => \nios|the_cpu_0|Add2~60_combout\,
	combout => \nios|the_cpu_0|E_alu_result[30]~25_combout\);

-- Location: LCCOMB_X29_Y20_N28
\nios|the_cpu_0|E_src2[28]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src2[28]~14_combout\ = (\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(21)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datad => \nios|the_cpu_0|D_iw\(21),
	combout => \nios|the_cpu_0|E_src2[28]~14_combout\);

-- Location: LCFF_X29_Y20_N29
\nios|the_cpu_0|E_src2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src2[28]~14_combout\,
	sdata => \nios|the_cpu_0|D_iw\(18),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|R_src2_hi~0_combout\,
	sload => \nios|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(28));

-- Location: LCCOMB_X29_Y20_N16
\nios|the_cpu_0|E_src2[26]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src2[26]~8_combout\ = (\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(21)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datad => \nios|the_cpu_0|D_iw\(21),
	combout => \nios|the_cpu_0|E_src2[26]~8_combout\);

-- Location: LCFF_X29_Y20_N17
\nios|the_cpu_0|E_src2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src2[26]~8_combout\,
	sdata => \nios|the_cpu_0|D_iw\(16),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|R_src2_hi~0_combout\,
	sload => \nios|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(26));

-- Location: LCCOMB_X29_Y20_N10
\nios|the_cpu_0|E_src2[25]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src2[25]~9_combout\ = (\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(21)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datad => \nios|the_cpu_0|D_iw\(21),
	combout => \nios|the_cpu_0|E_src2[25]~9_combout\);

-- Location: LCFF_X29_Y20_N11
\nios|the_cpu_0|E_src2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src2[25]~9_combout\,
	sdata => \nios|the_cpu_0|D_iw\(15),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|R_src2_hi~0_combout\,
	sload => \nios|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(25));

-- Location: LCCOMB_X28_Y24_N14
\nios|the_cpu_0|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~30_combout\ = (\nios|the_cpu_0|E_src1\(15) & ((\nios|the_cpu_0|E_src2\(15) & (!\nios|the_cpu_0|Add1~29\)) # (!\nios|the_cpu_0|E_src2\(15) & (\nios|the_cpu_0|Add1~29\ & VCC)))) # (!\nios|the_cpu_0|E_src1\(15) & 
-- ((\nios|the_cpu_0|E_src2\(15) & ((\nios|the_cpu_0|Add1~29\) # (GND))) # (!\nios|the_cpu_0|E_src2\(15) & (!\nios|the_cpu_0|Add1~29\))))
-- \nios|the_cpu_0|Add1~31\ = CARRY((\nios|the_cpu_0|E_src1\(15) & (\nios|the_cpu_0|E_src2\(15) & !\nios|the_cpu_0|Add1~29\)) # (!\nios|the_cpu_0|E_src1\(15) & ((\nios|the_cpu_0|E_src2\(15)) # (!\nios|the_cpu_0|Add1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(15),
	datab => \nios|the_cpu_0|E_src2\(15),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~29\,
	combout => \nios|the_cpu_0|Add1~30_combout\,
	cout => \nios|the_cpu_0|Add1~31\);

-- Location: LCCOMB_X28_Y24_N16
\nios|the_cpu_0|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~32_combout\ = ((\nios|the_cpu_0|E_src1\(16) $ (\nios|the_cpu_0|E_src2\(16) $ (\nios|the_cpu_0|Add1~31\)))) # (GND)
-- \nios|the_cpu_0|Add1~33\ = CARRY((\nios|the_cpu_0|E_src1\(16) & ((!\nios|the_cpu_0|Add1~31\) # (!\nios|the_cpu_0|E_src2\(16)))) # (!\nios|the_cpu_0|E_src1\(16) & (!\nios|the_cpu_0|E_src2\(16) & !\nios|the_cpu_0|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(16),
	datab => \nios|the_cpu_0|E_src2\(16),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~31\,
	combout => \nios|the_cpu_0|Add1~32_combout\,
	cout => \nios|the_cpu_0|Add1~33\);

-- Location: LCCOMB_X28_Y24_N18
\nios|the_cpu_0|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~34_combout\ = (\nios|the_cpu_0|E_src2\(17) & ((\nios|the_cpu_0|E_src1\(17) & (!\nios|the_cpu_0|Add1~33\)) # (!\nios|the_cpu_0|E_src1\(17) & ((\nios|the_cpu_0|Add1~33\) # (GND))))) # (!\nios|the_cpu_0|E_src2\(17) & 
-- ((\nios|the_cpu_0|E_src1\(17) & (\nios|the_cpu_0|Add1~33\ & VCC)) # (!\nios|the_cpu_0|E_src1\(17) & (!\nios|the_cpu_0|Add1~33\))))
-- \nios|the_cpu_0|Add1~35\ = CARRY((\nios|the_cpu_0|E_src2\(17) & ((!\nios|the_cpu_0|Add1~33\) # (!\nios|the_cpu_0|E_src1\(17)))) # (!\nios|the_cpu_0|E_src2\(17) & (!\nios|the_cpu_0|E_src1\(17) & !\nios|the_cpu_0|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(17),
	datab => \nios|the_cpu_0|E_src1\(17),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~33\,
	combout => \nios|the_cpu_0|Add1~34_combout\,
	cout => \nios|the_cpu_0|Add1~35\);

-- Location: LCCOMB_X28_Y24_N20
\nios|the_cpu_0|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~36_combout\ = ((\nios|the_cpu_0|E_src1\(18) $ (\nios|the_cpu_0|E_src2\(18) $ (\nios|the_cpu_0|Add1~35\)))) # (GND)
-- \nios|the_cpu_0|Add1~37\ = CARRY((\nios|the_cpu_0|E_src1\(18) & ((!\nios|the_cpu_0|Add1~35\) # (!\nios|the_cpu_0|E_src2\(18)))) # (!\nios|the_cpu_0|E_src1\(18) & (!\nios|the_cpu_0|E_src2\(18) & !\nios|the_cpu_0|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(18),
	datab => \nios|the_cpu_0|E_src2\(18),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~35\,
	combout => \nios|the_cpu_0|Add1~36_combout\,
	cout => \nios|the_cpu_0|Add1~37\);

-- Location: LCCOMB_X28_Y24_N22
\nios|the_cpu_0|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~38_combout\ = (\nios|the_cpu_0|E_src1\(19) & ((\nios|the_cpu_0|E_src2\(19) & (!\nios|the_cpu_0|Add1~37\)) # (!\nios|the_cpu_0|E_src2\(19) & (\nios|the_cpu_0|Add1~37\ & VCC)))) # (!\nios|the_cpu_0|E_src1\(19) & 
-- ((\nios|the_cpu_0|E_src2\(19) & ((\nios|the_cpu_0|Add1~37\) # (GND))) # (!\nios|the_cpu_0|E_src2\(19) & (!\nios|the_cpu_0|Add1~37\))))
-- \nios|the_cpu_0|Add1~39\ = CARRY((\nios|the_cpu_0|E_src1\(19) & (\nios|the_cpu_0|E_src2\(19) & !\nios|the_cpu_0|Add1~37\)) # (!\nios|the_cpu_0|E_src1\(19) & ((\nios|the_cpu_0|E_src2\(19)) # (!\nios|the_cpu_0|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(19),
	datab => \nios|the_cpu_0|E_src2\(19),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~37\,
	combout => \nios|the_cpu_0|Add1~38_combout\,
	cout => \nios|the_cpu_0|Add1~39\);

-- Location: LCCOMB_X28_Y24_N24
\nios|the_cpu_0|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~40_combout\ = ((\nios|the_cpu_0|E_src1\(20) $ (\nios|the_cpu_0|E_src2\(20) $ (\nios|the_cpu_0|Add1~39\)))) # (GND)
-- \nios|the_cpu_0|Add1~41\ = CARRY((\nios|the_cpu_0|E_src1\(20) & ((!\nios|the_cpu_0|Add1~39\) # (!\nios|the_cpu_0|E_src2\(20)))) # (!\nios|the_cpu_0|E_src1\(20) & (!\nios|the_cpu_0|E_src2\(20) & !\nios|the_cpu_0|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(20),
	datab => \nios|the_cpu_0|E_src2\(20),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~39\,
	combout => \nios|the_cpu_0|Add1~40_combout\,
	cout => \nios|the_cpu_0|Add1~41\);

-- Location: LCCOMB_X28_Y24_N28
\nios|the_cpu_0|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~44_combout\ = ((\nios|the_cpu_0|E_src2\(22) $ (\nios|the_cpu_0|E_src1\(22) $ (\nios|the_cpu_0|Add1~43\)))) # (GND)
-- \nios|the_cpu_0|Add1~45\ = CARRY((\nios|the_cpu_0|E_src2\(22) & (\nios|the_cpu_0|E_src1\(22) & !\nios|the_cpu_0|Add1~43\)) # (!\nios|the_cpu_0|E_src2\(22) & ((\nios|the_cpu_0|E_src1\(22)) # (!\nios|the_cpu_0|Add1~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(22),
	datab => \nios|the_cpu_0|E_src1\(22),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~43\,
	combout => \nios|the_cpu_0|Add1~44_combout\,
	cout => \nios|the_cpu_0|Add1~45\);

-- Location: LCCOMB_X28_Y23_N4
\nios|the_cpu_0|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~52_combout\ = ((\nios|the_cpu_0|E_src1\(26) $ (\nios|the_cpu_0|E_src2\(26) $ (\nios|the_cpu_0|Add1~51\)))) # (GND)
-- \nios|the_cpu_0|Add1~53\ = CARRY((\nios|the_cpu_0|E_src1\(26) & ((!\nios|the_cpu_0|Add1~51\) # (!\nios|the_cpu_0|E_src2\(26)))) # (!\nios|the_cpu_0|E_src1\(26) & (!\nios|the_cpu_0|E_src2\(26) & !\nios|the_cpu_0|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(26),
	datab => \nios|the_cpu_0|E_src2\(26),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~51\,
	combout => \nios|the_cpu_0|Add1~52_combout\,
	cout => \nios|the_cpu_0|Add1~53\);

-- Location: LCCOMB_X28_Y23_N6
\nios|the_cpu_0|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~54_combout\ = (\nios|the_cpu_0|E_src1\(27) & ((\nios|the_cpu_0|E_src2\(27) & (!\nios|the_cpu_0|Add1~53\)) # (!\nios|the_cpu_0|E_src2\(27) & (\nios|the_cpu_0|Add1~53\ & VCC)))) # (!\nios|the_cpu_0|E_src1\(27) & 
-- ((\nios|the_cpu_0|E_src2\(27) & ((\nios|the_cpu_0|Add1~53\) # (GND))) # (!\nios|the_cpu_0|E_src2\(27) & (!\nios|the_cpu_0|Add1~53\))))
-- \nios|the_cpu_0|Add1~55\ = CARRY((\nios|the_cpu_0|E_src1\(27) & (\nios|the_cpu_0|E_src2\(27) & !\nios|the_cpu_0|Add1~53\)) # (!\nios|the_cpu_0|E_src1\(27) & ((\nios|the_cpu_0|E_src2\(27)) # (!\nios|the_cpu_0|Add1~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(27),
	datab => \nios|the_cpu_0|E_src2\(27),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~53\,
	combout => \nios|the_cpu_0|Add1~54_combout\,
	cout => \nios|the_cpu_0|Add1~55\);

-- Location: LCCOMB_X28_Y23_N12
\nios|the_cpu_0|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~60_combout\ = ((\nios|the_cpu_0|E_src2\(30) $ (\nios|the_cpu_0|E_src1\(30) $ (\nios|the_cpu_0|Add1~59\)))) # (GND)
-- \nios|the_cpu_0|Add1~61\ = CARRY((\nios|the_cpu_0|E_src2\(30) & (\nios|the_cpu_0|E_src1\(30) & !\nios|the_cpu_0|Add1~59\)) # (!\nios|the_cpu_0|E_src2\(30) & ((\nios|the_cpu_0|E_src1\(30)) # (!\nios|the_cpu_0|Add1~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(30),
	datab => \nios|the_cpu_0|E_src1\(30),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~59\,
	combout => \nios|the_cpu_0|Add1~60_combout\,
	cout => \nios|the_cpu_0|Add1~61\);

-- Location: LCCOMB_X24_Y19_N30
\nios|the_cpu_0|E_alu_result[30]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[30]~26_combout\ = (\nios|the_cpu_0|W_alu_result[21]~22_combout\ & ((\nios|the_cpu_0|E_alu_result[30]~25_combout\ & (\nios|the_cpu_0|E_shift_rot_result\(30))) # (!\nios|the_cpu_0|E_alu_result[30]~25_combout\ & 
-- ((\nios|the_cpu_0|Add1~60_combout\))))) # (!\nios|the_cpu_0|W_alu_result[21]~22_combout\ & (((\nios|the_cpu_0|E_alu_result[30]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result[21]~22_combout\,
	datab => \nios|the_cpu_0|E_shift_rot_result\(30),
	datac => \nios|the_cpu_0|E_alu_result[30]~25_combout\,
	datad => \nios|the_cpu_0|Add1~60_combout\,
	combout => \nios|the_cpu_0|E_alu_result[30]~26_combout\);

-- Location: LCCOMB_X23_Y19_N4
\nios|the_cpu_0|E_alu_result[30]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[30]~46_combout\ = (!\nios|the_cpu_0|R_ctrl_rdctl_inst~regout\ & (\nios|the_cpu_0|E_alu_result[30]~26_combout\ & !\nios|the_cpu_0|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datab => \nios|the_cpu_0|E_alu_result[30]~26_combout\,
	datad => \nios|the_cpu_0|R_ctrl_br_cmp~regout\,
	combout => \nios|the_cpu_0|E_alu_result[30]~46_combout\);

-- Location: LCFF_X23_Y19_N5
\nios|the_cpu_0|W_alu_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_alu_result[30]~46_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(30));

-- Location: LCCOMB_X23_Y19_N22
\nios|the_cpu_0|W_rf_wr_data[30]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[30]~24_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|av_ld_byte3_data\(6))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (((!\nios|the_cpu_0|E_alu_result~22_combout\ & \nios|the_cpu_0|W_alu_result\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte3_data\(6),
	datab => \nios|the_cpu_0|E_alu_result~22_combout\,
	datac => \nios|the_cpu_0|W_alu_result\(30),
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[30]~24_combout\);

-- Location: LCCOMB_X29_Y20_N30
\nios|the_cpu_0|E_src2[27]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src2[27]~7_combout\ = (\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(21)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datad => \nios|the_cpu_0|D_iw\(21),
	combout => \nios|the_cpu_0|E_src2[27]~7_combout\);

-- Location: LCFF_X29_Y20_N31
\nios|the_cpu_0|E_src2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src2[27]~7_combout\,
	sdata => \nios|the_cpu_0|D_iw\(17),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|R_src2_hi~0_combout\,
	sload => \nios|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(27));

-- Location: LCCOMB_X24_Y23_N18
\nios|the_cpu_0|E_alu_result[27]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[27]~31_combout\ = (\nios|the_cpu_0|W_alu_result[21]~21_combout\ & (((\nios|the_cpu_0|W_alu_result[21]~22_combout\)))) # (!\nios|the_cpu_0|W_alu_result[21]~21_combout\ & ((\nios|the_cpu_0|W_alu_result[21]~22_combout\ & 
-- (\nios|the_cpu_0|Add1~54_combout\)) # (!\nios|the_cpu_0|W_alu_result[21]~22_combout\ & ((\nios|the_cpu_0|Add2~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result[21]~21_combout\,
	datab => \nios|the_cpu_0|Add1~54_combout\,
	datac => \nios|the_cpu_0|Add2~54_combout\,
	datad => \nios|the_cpu_0|W_alu_result[21]~22_combout\,
	combout => \nios|the_cpu_0|E_alu_result[27]~31_combout\);

-- Location: LCCOMB_X25_Y23_N8
\nios|the_cpu_0|E_shift_rot_result_nxt[25]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[25]~31_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(26)))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(24),
	datab => \nios|the_cpu_0|E_shift_rot_result\(26),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[25]~31_combout\);

-- Location: LCFF_X25_Y23_N9
\nios|the_cpu_0|E_shift_rot_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[25]~31_combout\,
	sdata => \nios|the_cpu_0|E_src1\(25),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(25));

-- Location: LCCOMB_X25_Y23_N14
\nios|the_cpu_0|E_shift_rot_result_nxt[26]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[26]~30_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(27))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(27),
	datab => \nios|the_cpu_0|E_shift_rot_result\(25),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[26]~30_combout\);

-- Location: LCFF_X25_Y23_N15
\nios|the_cpu_0|E_shift_rot_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[26]~30_combout\,
	sdata => \nios|the_cpu_0|E_src1\(26),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(26));

-- Location: LCCOMB_X25_Y23_N24
\nios|the_cpu_0|E_shift_rot_result_nxt[29]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[29]~27_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(30))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \nios|the_cpu_0|E_shift_rot_result\(30),
	datad => \nios|the_cpu_0|E_shift_rot_result\(28),
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[29]~27_combout\);

-- Location: LCCOMB_X27_Y23_N10
\nios|the_cpu_0|R_src1[29]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src1[29]~32_combout\ = (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & (!\nios|the_cpu_0|R_src1~27_combout\ & ((!\nios|the_cpu_0|E_valid~regout\) # (!\nios|the_cpu_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datab => \nios|the_cpu_0|E_valid~regout\,
	datac => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datad => \nios|the_cpu_0|R_src1~27_combout\,
	combout => \nios|the_cpu_0|R_src1[29]~32_combout\);

-- Location: LCFF_X27_Y23_N11
\nios|the_cpu_0|E_src1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src1[29]~32_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(29));

-- Location: LCFF_X25_Y23_N25
\nios|the_cpu_0|E_shift_rot_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[29]~27_combout\,
	sdata => \nios|the_cpu_0|E_src1\(29),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(29));

-- Location: LCCOMB_X25_Y23_N26
\nios|the_cpu_0|E_shift_rot_result_nxt[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[28]~28_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(29)))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(27),
	datab => \nios|the_cpu_0|E_shift_rot_result\(29),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[28]~28_combout\);

-- Location: LCFF_X25_Y23_N27
\nios|the_cpu_0|E_shift_rot_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[28]~28_combout\,
	sdata => \nios|the_cpu_0|E_src1\(28),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(28));

-- Location: LCCOMB_X25_Y23_N12
\nios|the_cpu_0|E_shift_rot_result_nxt[27]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[27]~29_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(28)))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \nios|the_cpu_0|E_shift_rot_result\(26),
	datad => \nios|the_cpu_0|E_shift_rot_result\(28),
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[27]~29_combout\);

-- Location: LCFF_X25_Y23_N13
\nios|the_cpu_0|E_shift_rot_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[27]~29_combout\,
	sdata => \nios|the_cpu_0|E_src1\(27),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(27));

-- Location: LCCOMB_X25_Y23_N30
\nios|the_cpu_0|E_logic_result[27]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[27]~22_combout\ = (\nios|the_cpu_0|E_src1\(27) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src2\(27)))))) # (!\nios|the_cpu_0|E_src1\(27) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src2\(27)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src2\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(1),
	datab => \nios|the_cpu_0|E_src1\(27),
	datac => \nios|the_cpu_0|R_logic_op\(0),
	datad => \nios|the_cpu_0|E_src2\(27),
	combout => \nios|the_cpu_0|E_logic_result[27]~22_combout\);

-- Location: LCCOMB_X24_Y23_N28
\nios|the_cpu_0|E_alu_result[27]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[27]~32_combout\ = (\nios|the_cpu_0|W_alu_result[21]~21_combout\ & ((\nios|the_cpu_0|E_alu_result[27]~31_combout\ & (\nios|the_cpu_0|E_shift_rot_result\(27))) # (!\nios|the_cpu_0|E_alu_result[27]~31_combout\ & 
-- ((\nios|the_cpu_0|E_logic_result[27]~22_combout\))))) # (!\nios|the_cpu_0|W_alu_result[21]~21_combout\ & (\nios|the_cpu_0|E_alu_result[27]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result[21]~21_combout\,
	datab => \nios|the_cpu_0|E_alu_result[27]~31_combout\,
	datac => \nios|the_cpu_0|E_shift_rot_result\(27),
	datad => \nios|the_cpu_0|E_logic_result[27]~22_combout\,
	combout => \nios|the_cpu_0|E_alu_result[27]~32_combout\);

-- Location: LCCOMB_X24_Y23_N10
\nios|the_cpu_0|E_alu_result[27]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[27]~49_combout\ = (!\nios|the_cpu_0|R_ctrl_br_cmp~regout\ & (\nios|the_cpu_0|E_alu_result[27]~32_combout\ & !\nios|the_cpu_0|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_br_cmp~regout\,
	datab => \nios|the_cpu_0|E_alu_result[27]~32_combout\,
	datac => \nios|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	combout => \nios|the_cpu_0|E_alu_result[27]~49_combout\);

-- Location: LCFF_X24_Y23_N11
\nios|the_cpu_0|W_alu_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_alu_result[27]~49_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(27));

-- Location: LCCOMB_X28_Y19_N4
\nios|the_vga|vga|RAM~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~157_combout\ = (\nios|the_vga|vga|RAM~62_regout\ & (\nios|the_vga|vga|RAM~131_combout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~62_regout\,
	datab => \nios|the_vga|vga|RAM~131_combout\,
	datac => \nios|the_vga|vga|led_chooser\(1),
	datad => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	combout => \nios|the_vga|vga|RAM~157_combout\);

-- Location: LCCOMB_X27_Y18_N22
\nios|the_vga|vga|RAM~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~148_combout\ = (!\nios|the_cpu_0|W_alu_result\(5) & (!\nios|the_cpu_0|W_alu_result\(4) & (!\nios|the_cpu_0|W_alu_result\(3) & !\nios|the_cpu_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(5),
	datab => \nios|the_cpu_0|W_alu_result\(4),
	datac => \nios|the_cpu_0|W_alu_result\(3),
	datad => \nios|the_cpu_0|W_alu_result\(2),
	combout => \nios|the_vga|vga|RAM~148_combout\);

-- Location: LCCOMB_X28_Y19_N22
\nios|the_vga|vga|readdata[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|readdata[4]~0_combout\ = ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\ & (\nios|the_vga|vga|RAM~148_combout\ & \nios|the_cpu_0|internal_d_read~regout\))) # 
-- (!\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datab => \nios|the_vga|vga|RAM~148_combout\,
	datac => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_cpu_0|internal_d_read~regout\,
	combout => \nios|the_vga|vga|readdata[4]~0_combout\);

-- Location: LCFF_X28_Y19_N5
\nios|the_vga|vga|readdata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~157_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(27));

-- Location: LCCOMB_X24_Y19_N26
\nios|the_cpu_0|A_WE_StdLogicVector~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~4_combout\ = (\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (\nios|the_vga|vga|readdata\(27) & ((\SRAM_DQ[11]~11\) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)))) # (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (((\SRAM_DQ[11]~11\) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datab => \nios|the_vga|vga|readdata\(27),
	datac => \SRAM_DQ[11]~11\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~4_combout\);

-- Location: LCCOMB_X24_Y23_N4
\nios|the_cpu_0|A_WE_StdLogicVector~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~27_combout\ = (\nios|the_cpu_0|A_WE_StdLogicVector~12_combout\) # ((\nios|the_cpu_0|A_WE_StdLogicVector~3_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~29_combout\) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~29_combout\,
	datab => \nios|the_cpu_0|A_WE_StdLogicVector~12_combout\,
	datac => \nios|the_cpu_0|A_WE_StdLogicVector~3_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~27_combout\);

-- Location: LCCOMB_X24_Y23_N6
\nios|the_cpu_0|A_WE_StdLogicVector~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~28_combout\ = (\nios|the_cpu_0|av_fill_bit~1_combout\ & ((\nios|the_cpu_0|av_ld_aligning_data~regout\) # ((\nios|the_cpu_0|A_WE_StdLogicVector~4_combout\ & \nios|the_cpu_0|A_WE_StdLogicVector~27_combout\)))) # 
-- (!\nios|the_cpu_0|av_fill_bit~1_combout\ & (\nios|the_cpu_0|A_WE_StdLogicVector~4_combout\ & (\nios|the_cpu_0|A_WE_StdLogicVector~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datab => \nios|the_cpu_0|A_WE_StdLogicVector~4_combout\,
	datac => \nios|the_cpu_0|A_WE_StdLogicVector~27_combout\,
	datad => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~28_combout\);

-- Location: LCFF_X24_Y23_N7
\nios|the_cpu_0|av_ld_byte3_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|A_WE_StdLogicVector~28_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte3_data\(3));

-- Location: LCCOMB_X24_Y23_N12
\nios|the_cpu_0|W_rf_wr_data[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[27]~27_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte3_data\(3))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|W_alu_result\(27) & ((!\nios|the_cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_ld~regout\,
	datab => \nios|the_cpu_0|W_alu_result\(27),
	datac => \nios|the_cpu_0|av_ld_byte3_data\(3),
	datad => \nios|the_cpu_0|E_alu_result~22_combout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[27]~27_combout\);

-- Location: LCCOMB_X31_Y20_N26
\nios|the_cpu_0|d_writedata[26]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|d_writedata[26]~2_combout\ = (\nios|the_cpu_0|Equal136~0_combout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2))) # (!\nios|the_cpu_0|Equal136~0_combout\ & 
-- ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datac => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \nios|the_cpu_0|Equal136~0_combout\,
	combout => \nios|the_cpu_0|d_writedata[26]~2_combout\);

-- Location: LCCOMB_X31_Y20_N8
\nios|the_cpu_0|d_writedata[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|d_writedata[26]~feeder_combout\ = \nios|the_cpu_0|d_writedata[26]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|d_writedata[26]~2_combout\,
	combout => \nios|the_cpu_0|d_writedata[26]~feeder_combout\);

-- Location: LCFF_X31_Y20_N9
\nios|the_cpu_0|d_writedata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|d_writedata[26]~feeder_combout\,
	sdata => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(26));

-- Location: LCCOMB_X31_Y20_N16
\nios|the_vga|vga|RAM~61feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~61feeder_combout\ = \nios|the_cpu_0|d_writedata\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|d_writedata\(26),
	combout => \nios|the_vga|vga|RAM~61feeder_combout\);

-- Location: LCCOMB_X29_Y16_N6
\nios|the_vga|vga|RAM~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~149_combout\ = (\nios|the_vga|vga|RAM~148_combout\ & (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & (\nios|the_vga|vga|RAM~147_combout\ & !\nios|the_cpu_0|internal_d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~148_combout\,
	datab => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datac => \nios|the_vga|vga|RAM~147_combout\,
	datad => \nios|the_cpu_0|internal_d_read~regout\,
	combout => \nios|the_vga|vga|RAM~149_combout\);

-- Location: LCFF_X31_Y20_N17
\nios|the_vga|vga|RAM~61\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~61feeder_combout\,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~61_regout\);

-- Location: LCCOMB_X28_Y19_N14
\nios|the_vga|vga|RAM~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~158_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~61_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|led_chooser\(1),
	datab => \nios|the_vga|vga|RAM~131_combout\,
	datac => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datad => \nios|the_vga|vga|RAM~61_regout\,
	combout => \nios|the_vga|vga|RAM~158_combout\);

-- Location: LCFF_X28_Y19_N15
\nios|the_vga|vga|readdata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~158_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(26));

-- Location: LCCOMB_X25_Y18_N14
\nios|the_cpu_0|A_WE_StdLogicVector~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~5_combout\ = (\SRAM_DQ[10]~10\ & (((\nios|the_vga|vga|readdata\(26))) # (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\))) # (!\SRAM_DQ[10]~10\ & 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\ & ((\nios|the_vga|vga|readdata\(26)) # (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[10]~10\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datac => \nios|the_vga|vga|readdata\(26),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~5_combout\);

-- Location: LCCOMB_X24_Y18_N16
\nios|the_cpu_0|A_WE_StdLogicVector~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~26_combout\ = (\nios|the_cpu_0|A_WE_StdLogicVector~25_combout\ & ((\nios|the_cpu_0|A_WE_StdLogicVector~5_combout\) # ((\nios|the_cpu_0|av_fill_bit~1_combout\ & \nios|the_cpu_0|av_ld_aligning_data~regout\)))) # 
-- (!\nios|the_cpu_0|A_WE_StdLogicVector~25_combout\ & (((\nios|the_cpu_0|av_fill_bit~1_combout\ & \nios|the_cpu_0|av_ld_aligning_data~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|A_WE_StdLogicVector~25_combout\,
	datab => \nios|the_cpu_0|A_WE_StdLogicVector~5_combout\,
	datac => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datad => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~26_combout\);

-- Location: LCFF_X24_Y18_N17
\nios|the_cpu_0|av_ld_byte3_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|A_WE_StdLogicVector~26_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte3_data\(2));

-- Location: LCCOMB_X25_Y23_N16
\nios|the_cpu_0|E_logic_result[26]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[26]~23_combout\ = (\nios|the_cpu_0|E_src1\(26) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src2\(26)))))) # (!\nios|the_cpu_0|E_src1\(26) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src2\(26)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src2\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(1),
	datab => \nios|the_cpu_0|E_src1\(26),
	datac => \nios|the_cpu_0|R_logic_op\(0),
	datad => \nios|the_cpu_0|E_src2\(26),
	combout => \nios|the_cpu_0|E_logic_result[26]~23_combout\);

-- Location: LCCOMB_X24_Y23_N30
\nios|the_cpu_0|E_alu_result[26]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[26]~33_combout\ = (\nios|the_cpu_0|W_alu_result[21]~21_combout\ & ((\nios|the_cpu_0|W_alu_result[21]~22_combout\) # ((\nios|the_cpu_0|E_logic_result[26]~23_combout\)))) # (!\nios|the_cpu_0|W_alu_result[21]~21_combout\ & 
-- (!\nios|the_cpu_0|W_alu_result[21]~22_combout\ & ((\nios|the_cpu_0|Add2~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result[21]~21_combout\,
	datab => \nios|the_cpu_0|W_alu_result[21]~22_combout\,
	datac => \nios|the_cpu_0|E_logic_result[26]~23_combout\,
	datad => \nios|the_cpu_0|Add2~52_combout\,
	combout => \nios|the_cpu_0|E_alu_result[26]~33_combout\);

-- Location: LCCOMB_X24_Y23_N0
\nios|the_cpu_0|E_alu_result[26]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[26]~34_combout\ = (\nios|the_cpu_0|W_alu_result[21]~22_combout\ & ((\nios|the_cpu_0|E_alu_result[26]~33_combout\ & (\nios|the_cpu_0|E_shift_rot_result\(26))) # (!\nios|the_cpu_0|E_alu_result[26]~33_combout\ & 
-- ((\nios|the_cpu_0|Add1~52_combout\))))) # (!\nios|the_cpu_0|W_alu_result[21]~22_combout\ & (\nios|the_cpu_0|E_alu_result[26]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result[21]~22_combout\,
	datab => \nios|the_cpu_0|E_alu_result[26]~33_combout\,
	datac => \nios|the_cpu_0|E_shift_rot_result\(26),
	datad => \nios|the_cpu_0|Add1~52_combout\,
	combout => \nios|the_cpu_0|E_alu_result[26]~34_combout\);

-- Location: LCCOMB_X24_Y23_N14
\nios|the_cpu_0|E_alu_result[26]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[26]~50_combout\ = (!\nios|the_cpu_0|R_ctrl_br_cmp~regout\ & (!\nios|the_cpu_0|R_ctrl_rdctl_inst~regout\ & \nios|the_cpu_0|E_alu_result[26]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_br_cmp~regout\,
	datab => \nios|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \nios|the_cpu_0|E_alu_result[26]~34_combout\,
	combout => \nios|the_cpu_0|E_alu_result[26]~50_combout\);

-- Location: LCFF_X24_Y23_N15
\nios|the_cpu_0|W_alu_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_alu_result[26]~50_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(26));

-- Location: LCCOMB_X25_Y21_N12
\nios|the_cpu_0|W_rf_wr_data[26]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[26]~28_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte3_data\(2))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (!\nios|the_cpu_0|E_alu_result~22_combout\ & ((\nios|the_cpu_0|W_alu_result\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_alu_result~22_combout\,
	datab => \nios|the_cpu_0|av_ld_byte3_data\(2),
	datac => \nios|the_cpu_0|W_alu_result\(26),
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[26]~28_combout\);

-- Location: LCCOMB_X27_Y23_N28
\nios|the_cpu_0|R_src1[24]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src1[24]~37_combout\ = (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24) & (!\nios|the_cpu_0|R_src1~27_combout\ & ((!\nios|the_cpu_0|E_valid~regout\) # (!\nios|the_cpu_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datab => \nios|the_cpu_0|E_valid~regout\,
	datac => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datad => \nios|the_cpu_0|R_src1~27_combout\,
	combout => \nios|the_cpu_0|R_src1[24]~37_combout\);

-- Location: LCFF_X27_Y23_N29
\nios|the_cpu_0|E_src1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src1[24]~37_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(24));

-- Location: LCFF_X29_Y21_N15
\nios|the_cpu_0|E_shift_rot_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[24]~25_combout\,
	sdata => \nios|the_cpu_0|E_src1\(24),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(24));

-- Location: LCCOMB_X27_Y22_N2
\nios|the_cpu_0|W_alu_result[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[21]~21_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot~regout\) # (\nios|the_cpu_0|R_ctrl_logic~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	datad => \nios|the_cpu_0|R_ctrl_logic~regout\,
	combout => \nios|the_cpu_0|W_alu_result[21]~21_combout\);

-- Location: LCCOMB_X29_Y23_N28
\nios|the_cpu_0|E_logic_result[24]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[24]~25_combout\ = (\nios|the_cpu_0|E_src1\(24) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src2\(24)))))) # (!\nios|the_cpu_0|E_src1\(24) & ((\nios|the_cpu_0|E_src2\(24) & 
-- ((\nios|the_cpu_0|R_logic_op\(1)))) # (!\nios|the_cpu_0|E_src2\(24) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(0),
	datab => \nios|the_cpu_0|E_src1\(24),
	datac => \nios|the_cpu_0|E_src2\(24),
	datad => \nios|the_cpu_0|R_logic_op\(1),
	combout => \nios|the_cpu_0|E_logic_result[24]~25_combout\);

-- Location: LCCOMB_X29_Y23_N20
\nios|the_cpu_0|E_alu_result[24]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[24]~37_combout\ = (\nios|the_cpu_0|W_alu_result[21]~22_combout\ & (((\nios|the_cpu_0|W_alu_result[21]~21_combout\)))) # (!\nios|the_cpu_0|W_alu_result[21]~22_combout\ & ((\nios|the_cpu_0|W_alu_result[21]~21_combout\ & 
-- ((\nios|the_cpu_0|E_logic_result[24]~25_combout\))) # (!\nios|the_cpu_0|W_alu_result[21]~21_combout\ & (\nios|the_cpu_0|Add2~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result[21]~22_combout\,
	datab => \nios|the_cpu_0|Add2~48_combout\,
	datac => \nios|the_cpu_0|W_alu_result[21]~21_combout\,
	datad => \nios|the_cpu_0|E_logic_result[24]~25_combout\,
	combout => \nios|the_cpu_0|E_alu_result[24]~37_combout\);

-- Location: LCCOMB_X29_Y23_N22
\nios|the_cpu_0|E_alu_result[24]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[24]~38_combout\ = (\nios|the_cpu_0|E_alu_result[24]~37_combout\ & (((\nios|the_cpu_0|E_shift_rot_result\(24)) # (!\nios|the_cpu_0|W_alu_result[21]~22_combout\)))) # (!\nios|the_cpu_0|E_alu_result[24]~37_combout\ & 
-- (\nios|the_cpu_0|Add1~48_combout\ & ((\nios|the_cpu_0|W_alu_result[21]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add1~48_combout\,
	datab => \nios|the_cpu_0|E_shift_rot_result\(24),
	datac => \nios|the_cpu_0|E_alu_result[24]~37_combout\,
	datad => \nios|the_cpu_0|W_alu_result[21]~22_combout\,
	combout => \nios|the_cpu_0|E_alu_result[24]~38_combout\);

-- Location: LCCOMB_X30_Y21_N18
\nios|the_cpu_0|E_alu_result[24]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[24]~52_combout\ = (!\nios|the_cpu_0|R_ctrl_rdctl_inst~regout\ & (\nios|the_cpu_0|E_alu_result[24]~38_combout\ & !\nios|the_cpu_0|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \nios|the_cpu_0|E_alu_result[24]~38_combout\,
	datad => \nios|the_cpu_0|R_ctrl_br_cmp~regout\,
	combout => \nios|the_cpu_0|E_alu_result[24]~52_combout\);

-- Location: LCFF_X30_Y21_N19
\nios|the_cpu_0|W_alu_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_alu_result[24]~52_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(24));

-- Location: LCCOMB_X30_Y21_N28
\nios|the_cpu_0|W_rf_wr_data[24]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[24]~30_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|av_ld_byte3_data\(0))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|W_alu_result\(24) & !\nios|the_cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte3_data\(0),
	datab => \nios|the_cpu_0|W_alu_result\(24),
	datac => \nios|the_cpu_0|E_alu_result~22_combout\,
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[24]~30_combout\);

-- Location: LCFF_X31_Y20_N25
\nios|the_cpu_0|d_writedata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|d_writedata[31]~feeder_combout\,
	sdata => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(31));

-- Location: LCCOMB_X27_Y19_N14
\nios|the_vga|vga|RAM~66feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~66feeder_combout\ = \nios|the_cpu_0|d_writedata\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|d_writedata\(31),
	combout => \nios|the_vga|vga|RAM~66feeder_combout\);

-- Location: LCFF_X27_Y19_N15
\nios|the_vga|vga|RAM~66\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~66feeder_combout\,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~66_regout\);

-- Location: LCCOMB_X28_Y19_N28
\nios|the_vga|vga|RAM~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~165_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~66_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datab => \nios|the_vga|vga|RAM~131_combout\,
	datac => \nios|the_vga|vga|led_chooser\(1),
	datad => \nios|the_vga|vga|RAM~66_regout\,
	combout => \nios|the_vga|vga|RAM~165_combout\);

-- Location: LCFF_X28_Y19_N29
\nios|the_vga|vga|readdata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~165_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(31));

-- Location: LCCOMB_X24_Y18_N28
\nios|the_cpu_0|A_WE_StdLogicVector~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~9_combout\ = (\SRAM_DQ[15]~15\ & (((\nios|the_vga|vga|readdata\(31))) # (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\))) # (!\SRAM_DQ[15]~15\ & 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\ & ((\nios|the_vga|vga|readdata\(31)) # (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[15]~15\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datac => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	datad => \nios|the_vga|vga|readdata\(31),
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~9_combout\);

-- Location: LCCOMB_X24_Y18_N30
\nios|the_cpu_0|A_WE_StdLogicVector~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~17_combout\ = (\nios|the_cpu_0|A_WE_StdLogicVector~12_combout\) # ((\nios|the_cpu_0|A_WE_StdLogicVector~3_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~33_combout\) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|A_WE_StdLogicVector~12_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~33_combout\,
	datac => \nios|the_cpu_0|A_WE_StdLogicVector~3_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~17_combout\);

-- Location: LCCOMB_X24_Y18_N24
\nios|the_cpu_0|A_WE_StdLogicVector~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~18_combout\ = (\nios|the_cpu_0|av_ld_aligning_data~regout\ & ((\nios|the_cpu_0|av_fill_bit~1_combout\) # ((\nios|the_cpu_0|A_WE_StdLogicVector~9_combout\ & \nios|the_cpu_0|A_WE_StdLogicVector~17_combout\)))) # 
-- (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & (\nios|the_cpu_0|A_WE_StdLogicVector~9_combout\ & ((\nios|the_cpu_0|A_WE_StdLogicVector~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \nios|the_cpu_0|A_WE_StdLogicVector~9_combout\,
	datac => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datad => \nios|the_cpu_0|A_WE_StdLogicVector~17_combout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~18_combout\);

-- Location: LCFF_X24_Y18_N25
\nios|the_cpu_0|av_ld_byte3_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|A_WE_StdLogicVector~18_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte3_data\(7));

-- Location: LCFF_X23_Y19_N19
\nios|the_cpu_0|av_ld_byte2_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte2_data[7]~5_combout\,
	sdata => \nios|the_cpu_0|av_ld_byte3_data\(7),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte2_data\(7));

-- Location: LCCOMB_X23_Y19_N20
\nios|the_cpu_0|W_rf_wr_data[23]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[23]~31_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte2_data\(7))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|W_alu_result\(23) & (!\nios|the_cpu_0|E_alu_result~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(23),
	datab => \nios|the_cpu_0|E_alu_result~22_combout\,
	datac => \nios|the_cpu_0|av_ld_byte2_data\(7),
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[23]~31_combout\);

-- Location: LCCOMB_X27_Y23_N8
\nios|the_cpu_0|R_src1[22]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src1[22]~39_combout\ = (!\nios|the_cpu_0|R_src1~27_combout\ & (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22) & ((!\nios|the_cpu_0|E_valid~regout\) # (!\nios|the_cpu_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datab => \nios|the_cpu_0|E_valid~regout\,
	datac => \nios|the_cpu_0|R_src1~27_combout\,
	datad => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	combout => \nios|the_cpu_0|R_src1[22]~39_combout\);

-- Location: LCFF_X27_Y23_N9
\nios|the_cpu_0|E_src1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src1[22]~39_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(22));

-- Location: LCCOMB_X29_Y21_N6
\nios|the_cpu_0|E_alu_result[22]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[22]~42_combout\ = (\nios|the_cpu_0|E_alu_result[22]~41_combout\ & (((\nios|the_cpu_0|E_shift_rot_result\(22))) # (!\nios|the_cpu_0|W_alu_result[21]~22_combout\))) # (!\nios|the_cpu_0|E_alu_result[22]~41_combout\ & 
-- (\nios|the_cpu_0|W_alu_result[21]~22_combout\ & (\nios|the_cpu_0|Add1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_alu_result[22]~41_combout\,
	datab => \nios|the_cpu_0|W_alu_result[21]~22_combout\,
	datac => \nios|the_cpu_0|Add1~44_combout\,
	datad => \nios|the_cpu_0|E_shift_rot_result\(22),
	combout => \nios|the_cpu_0|E_alu_result[22]~42_combout\);

-- Location: LCCOMB_X23_Y21_N22
\nios|the_cpu_0|E_alu_result[22]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_alu_result[22]~54_combout\ = (!\nios|the_cpu_0|R_ctrl_rdctl_inst~regout\ & (\nios|the_cpu_0|E_alu_result[22]~42_combout\ & !\nios|the_cpu_0|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \nios|the_cpu_0|E_alu_result[22]~42_combout\,
	datad => \nios|the_cpu_0|R_ctrl_br_cmp~regout\,
	combout => \nios|the_cpu_0|E_alu_result[22]~54_combout\);

-- Location: LCFF_X23_Y21_N23
\nios|the_cpu_0|W_alu_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_alu_result[22]~54_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(22));

-- Location: LCCOMB_X23_Y21_N26
\nios|the_cpu_0|W_rf_wr_data[22]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[22]~32_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|av_ld_byte2_data\(6))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|W_alu_result\(22) & !\nios|the_cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte2_data\(6),
	datab => \nios|the_cpu_0|W_alu_result\(22),
	datac => \nios|the_cpu_0|E_alu_result~22_combout\,
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[22]~32_combout\);

-- Location: LCFF_X31_Y20_N3
\nios|the_cpu_0|d_writedata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|d_writedata[28]~feeder_combout\,
	sdata => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(28));

-- Location: LCCOMB_X29_Y19_N14
\nios|the_vga|vga|RAM~63feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~63feeder_combout\ = \nios|the_cpu_0|d_writedata\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|d_writedata\(28),
	combout => \nios|the_vga|vga|RAM~63feeder_combout\);

-- Location: LCFF_X29_Y19_N15
\nios|the_vga|vga|RAM~63\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~63feeder_combout\,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~63_regout\);

-- Location: LCCOMB_X28_Y19_N18
\nios|the_vga|vga|RAM~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~164_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~63_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|led_chooser\(1),
	datab => \nios|the_vga|vga|RAM~131_combout\,
	datac => \nios|the_vga|vga|RAM~63_regout\,
	datad => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	combout => \nios|the_vga|vga|RAM~164_combout\);

-- Location: LCFF_X28_Y19_N19
\nios|the_vga|vga|readdata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~164_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(28));

-- Location: LCCOMB_X24_Y19_N12
\nios|the_cpu_0|A_WE_StdLogicVector~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~8_combout\ = (\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (\nios|the_vga|vga|readdata\(28) & ((\SRAM_DQ[12]~12\) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)))) # (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & ((\SRAM_DQ[12]~12\) # 
-- ((!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datab => \SRAM_DQ[12]~12\,
	datac => \nios|the_vga|vga|readdata\(28),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~8_combout\);

-- Location: LCCOMB_X24_Y18_N8
\nios|the_cpu_0|A_WE_StdLogicVector~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~19_combout\ = (\nios|the_cpu_0|A_WE_StdLogicVector~12_combout\) # ((\nios|the_cpu_0|A_WE_StdLogicVector~3_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~30_combout\) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|A_WE_StdLogicVector~12_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~30_combout\,
	datac => \nios|the_cpu_0|A_WE_StdLogicVector~3_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~19_combout\);

-- Location: LCCOMB_X24_Y18_N14
\nios|the_cpu_0|A_WE_StdLogicVector~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~20_combout\ = (\nios|the_cpu_0|av_fill_bit~1_combout\ & ((\nios|the_cpu_0|av_ld_aligning_data~regout\) # ((\nios|the_cpu_0|A_WE_StdLogicVector~8_combout\ & \nios|the_cpu_0|A_WE_StdLogicVector~19_combout\)))) # 
-- (!\nios|the_cpu_0|av_fill_bit~1_combout\ & (\nios|the_cpu_0|A_WE_StdLogicVector~8_combout\ & (\nios|the_cpu_0|A_WE_StdLogicVector~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datab => \nios|the_cpu_0|A_WE_StdLogicVector~8_combout\,
	datac => \nios|the_cpu_0|A_WE_StdLogicVector~19_combout\,
	datad => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~20_combout\);

-- Location: LCFF_X24_Y18_N15
\nios|the_cpu_0|av_ld_byte3_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|A_WE_StdLogicVector~20_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte3_data\(4));

-- Location: LCFF_X23_Y18_N21
\nios|the_cpu_0|av_ld_byte2_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte2_data[4]~0_combout\,
	sdata => \nios|the_cpu_0|av_ld_byte3_data\(4),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte2_data\(4));

-- Location: LCCOMB_X23_Y18_N2
\nios|the_cpu_0|W_rf_wr_data[20]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[20]~22_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte2_data\(4))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|W_alu_result\(20) & (!\nios|the_cpu_0|E_alu_result~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(20),
	datab => \nios|the_cpu_0|E_alu_result~22_combout\,
	datac => \nios|the_cpu_0|av_ld_byte2_data\(4),
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[20]~22_combout\);

-- Location: LCFF_X28_Y20_N25
\nios|the_cpu_0|d_writedata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|d_writedata[24]~feeder_combout\,
	sdata => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(24));

-- Location: LCCOMB_X28_Y20_N0
\nios|the_cpu_0|d_writedata[27]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|d_writedata[27]~3_combout\ = (\nios|the_cpu_0|Equal136~0_combout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3))) # (!\nios|the_cpu_0|Equal136~0_combout\ & 
-- ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datab => \nios|the_cpu_0|Equal136~0_combout\,
	datac => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \nios|the_cpu_0|d_writedata[27]~3_combout\);

-- Location: LCCOMB_X28_Y20_N28
\nios|the_cpu_0|d_writedata[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|d_writedata[27]~feeder_combout\ = \nios|the_cpu_0|d_writedata[27]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|d_writedata[27]~3_combout\,
	combout => \nios|the_cpu_0|d_writedata[27]~feeder_combout\);

-- Location: LCFF_X28_Y20_N29
\nios|the_cpu_0|d_writedata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|d_writedata[27]~feeder_combout\,
	sdata => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(27));

-- Location: LCCOMB_X27_Y20_N26
\nios|the_cpu_0|d_writedata[29]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|d_writedata[29]~5_combout\ = (\nios|the_cpu_0|Equal136~0_combout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # (!\nios|the_cpu_0|Equal136~0_combout\ & 
-- ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \nios|the_cpu_0|Equal136~0_combout\,
	combout => \nios|the_cpu_0|d_writedata[29]~5_combout\);

-- Location: LCCOMB_X31_Y20_N20
\nios|the_cpu_0|d_writedata[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|d_writedata[29]~feeder_combout\ = \nios|the_cpu_0|d_writedata[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|d_writedata[29]~5_combout\,
	combout => \nios|the_cpu_0|d_writedata[29]~feeder_combout\);

-- Location: LCFF_X31_Y20_N21
\nios|the_cpu_0|d_writedata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|d_writedata[29]~feeder_combout\,
	sdata => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(29));

-- Location: LCCOMB_X27_Y19_N0
\nios|the_cpu_0|d_writedata[30]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|d_writedata[30]~6_combout\ = (\nios|the_cpu_0|Equal136~0_combout\ & ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))) # (!\nios|the_cpu_0|Equal136~0_combout\ & 
-- (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datac => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \nios|the_cpu_0|Equal136~0_combout\,
	combout => \nios|the_cpu_0|d_writedata[30]~6_combout\);

-- Location: LCCOMB_X31_Y20_N30
\nios|the_cpu_0|d_writedata[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|d_writedata[30]~feeder_combout\ = \nios|the_cpu_0|d_writedata[30]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|d_writedata[30]~6_combout\,
	combout => \nios|the_cpu_0|d_writedata[30]~feeder_combout\);

-- Location: LCFF_X31_Y20_N31
\nios|the_cpu_0|d_writedata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|d_writedata[30]~feeder_combout\,
	sdata => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(30));

-- Location: LCCOMB_X32_Y21_N4
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[3]~3_combout\ = (\nios|the_cpu_0|internal_d_byteenable\(3)) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0|internal_d_byteenable\(3),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[3]~3_combout\);

-- Location: LCCOMB_X20_Y16_N16
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[33]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(33),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[33]~feeder_combout\);

-- Location: LCFF_X20_Y16_N17
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[33]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(33));

-- Location: LCCOMB_X23_Y15_N28
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~32_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(33))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30) & ((!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(33),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~32_combout\);

-- Location: LCFF_X23_Y15_N29
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~32_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(30));

-- Location: LCCOMB_X24_Y16_N22
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[29]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[29]~9_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~3_combout\)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~3_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[29]~9_combout\);

-- Location: LCFF_X24_Y16_N23
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[29]~9_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(32),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(29));

-- Location: LCCOMB_X25_Y16_N20
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~31_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(31))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28) & !\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(31),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~31_combout\);

-- Location: LCFF_X25_Y16_N21
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~31_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(28));

-- Location: LCCOMB_X23_Y15_N26
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~27_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(27))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24) & !\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(27),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~27_combout\);

-- Location: LCFF_X23_Y15_N27
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~27_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(24));

-- Location: LCCOMB_X23_Y15_N0
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~19_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(24))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(24),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~19_combout\);

-- Location: LCFF_X23_Y15_N1
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~19_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(21));

-- Location: LCCOMB_X24_Y17_N2
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[19]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[19]~8_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout[19]~0_combout\)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout[19]~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[19]~8_combout\);

-- Location: LCCOMB_X28_Y15_N28
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[19]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[19]~15_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd1~regout\ & !\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd1~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[19]~15_combout\);

-- Location: LCFF_X24_Y17_N3
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[19]~8_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(22),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[19]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(19));

-- Location: LCFF_X25_Y15_N29
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(19),
	sload => VCC,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(19));

-- Location: LCCOMB_X27_Y15_N22
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~5_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(19) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(19),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~5_combout\);

-- Location: LCFF_X27_Y15_N23
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~5_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X24_Y17_N14
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~26_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(19)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(19),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(19),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~26_combout\);

-- Location: LCCOMB_X24_Y15_N20
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~27_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~26_combout\)))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(21),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~26_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~27_combout\);

-- Location: LCFF_X24_Y15_N21
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~27_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(20));

-- Location: LCFF_X28_Y15_N31
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(20),
	sload => VCC,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(20));

-- Location: LCCOMB_X27_Y15_N14
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~26_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(20))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(20),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~26_combout\);

-- Location: LCFF_X27_Y15_N15
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~26_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(17));

-- Location: LCCOMB_X25_Y19_N14
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[19]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[19]~23_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (!\nios|the_cpu_0|W_alu_result\(10))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- ((!\nios|the_cpu_0|F_pc\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(10),
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[19]~23_combout\);

-- Location: LCFF_X27_Y17_N7
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3));

-- Location: LCCOMB_X29_Y17_N2
\nios|the_jtag_uart_0|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add1~8_combout\ = (\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\) # ((\nios|the_jtag_uart_0|read_0~regout\ & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3))) # (!\nios|the_jtag_uart_0|read_0~regout\ & ((\nios|the_jtag_uart_0|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|read_0~regout\,
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datac => \nios|the_jtag_uart_0|Add1~6_combout\,
	datad => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	combout => \nios|the_jtag_uart_0|Add1~8_combout\);

-- Location: LCFF_X29_Y17_N3
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|Add1~8_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(19));

-- Location: LCCOMB_X29_Y18_N28
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~1_combout\ = (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~0_combout\) # ((\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\) # 
-- ((!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\ & !\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~0_combout\,
	datab => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	datad => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(19),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~1_combout\);

-- Location: LCCOMB_X29_Y18_N16
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~2_combout\ = (!\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~1_combout\ & (((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[19]~23_combout\) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\)) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[19]~23_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~1_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~2_combout\);

-- Location: LCCOMB_X24_Y23_N16
\nios|the_cpu_0|av_ld_byte2_data[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte2_data[3]~1_combout\ = (\nios|the_cpu_0|av_ld_aligning_data~regout\ & (\nios|the_cpu_0|av_fill_bit~1_combout\)) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & 
-- ((\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datab => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~2_combout\,
	datad => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	combout => \nios|the_cpu_0|av_ld_byte2_data[3]~1_combout\);

-- Location: LCFF_X24_Y23_N17
\nios|the_cpu_0|av_ld_byte2_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte2_data[3]~1_combout\,
	sdata => \nios|the_cpu_0|av_ld_byte3_data\(3),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte2_data\(3));

-- Location: LCCOMB_X24_Y23_N20
\nios|the_cpu_0|W_rf_wr_data[19]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[19]~0_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte2_data\(3))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|W_alu_result\(19) & (!\nios|the_cpu_0|E_alu_result~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(19),
	datab => \nios|the_cpu_0|E_alu_result~22_combout\,
	datac => \nios|the_cpu_0|av_ld_byte2_data\(3),
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[19]~0_combout\);

-- Location: LCCOMB_X27_Y19_N20
\nios|the_cpu_0|E_st_data[23]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_st_data[23]~7_combout\ = (\nios|the_cpu_0|D_iw\(4) & ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))) # (!\nios|the_cpu_0|D_iw\(4) & 
-- (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datac => \nios|the_cpu_0|D_iw\(4),
	combout => \nios|the_cpu_0|E_st_data[23]~7_combout\);

-- Location: LCFF_X27_Y19_N21
\nios|the_cpu_0|d_writedata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_st_data[23]~7_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(23));

-- Location: LCCOMB_X25_Y19_N0
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~24_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (!\nios|the_cpu_0|W_alu_result\(10))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- ((!\nios|the_cpu_0|F_pc\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(10),
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18),
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~24_combout\);

-- Location: LCCOMB_X29_Y17_N28
\nios|the_jtag_uart_0|Add1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|Add1~9_combout\ = (\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\) # ((\nios|the_jtag_uart_0|read_0~regout\ & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2))) # (!\nios|the_jtag_uart_0|read_0~regout\ & ((\nios|the_jtag_uart_0|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|read_0~regout\,
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datac => \nios|the_jtag_uart_0|Add1~4_combout\,
	datad => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	combout => \nios|the_jtag_uart_0|Add1~9_combout\);

-- Location: LCFF_X29_Y17_N29
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|Add1~9_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(18));

-- Location: LCCOMB_X29_Y19_N4
\nios|the_vga|vga|RAM~53feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~53feeder_combout\ = \nios|the_cpu_0|d_writedata\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|d_writedata\(18),
	combout => \nios|the_vga|vga|RAM~53feeder_combout\);

-- Location: LCFF_X29_Y19_N5
\nios|the_vga|vga|RAM~53\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~53feeder_combout\,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~53_regout\);

-- Location: LCCOMB_X28_Y19_N2
\nios|the_vga|vga|RAM~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~151_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~53_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|led_chooser\(1),
	datab => \nios|the_vga|vga|RAM~131_combout\,
	datac => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datad => \nios|the_vga|vga|RAM~53_regout\,
	combout => \nios|the_vga|vga|RAM~151_combout\);

-- Location: LCFF_X28_Y19_N3
\nios|the_vga|vga|readdata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~151_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(18));

-- Location: LCCOMB_X30_Y18_N2
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~3_combout\ = (\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (((!\SRAM_DQ[2]~2\ & 
-- \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)) # (!\nios|the_vga|vga|readdata\(18)))) # (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (((!\SRAM_DQ[2]~2\ & 
-- \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datab => \nios|the_vga|vga|readdata\(18),
	datac => \SRAM_DQ[2]~2\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~3_combout\);

-- Location: LCCOMB_X29_Y18_N10
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~4_combout\ = (\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\) # ((\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~3_combout\) # 
-- ((!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\ & !\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	datab => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datac => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(18),
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~3_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~4_combout\);

-- Location: LCCOMB_X29_Y18_N30
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~5_combout\ = (!\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~4_combout\ & (((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~24_combout\) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\)) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[18]~24_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~4_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~5_combout\);

-- Location: LCCOMB_X29_Y18_N4
\nios|the_cpu_0|av_ld_byte2_data[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte2_data[2]~4_combout\ = (\nios|the_cpu_0|av_ld_aligning_data~regout\ & (\nios|the_cpu_0|av_fill_bit~1_combout\)) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & 
-- ((\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~5_combout\,
	combout => \nios|the_cpu_0|av_ld_byte2_data[2]~4_combout\);

-- Location: LCFF_X29_Y18_N5
\nios|the_cpu_0|av_ld_byte2_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte2_data[2]~4_combout\,
	sdata => \nios|the_cpu_0|av_ld_byte3_data\(2),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte2_data\(2));

-- Location: LCCOMB_X25_Y24_N18
\nios|the_cpu_0|W_rf_wr_data[18]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[18]~1_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte2_data\(2))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (!\nios|the_cpu_0|E_alu_result~22_combout\ & (\nios|the_cpu_0|W_alu_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_alu_result~22_combout\,
	datab => \nios|the_cpu_0|W_alu_result\(18),
	datac => \nios|the_cpu_0|R_ctrl_ld~regout\,
	datad => \nios|the_cpu_0|av_ld_byte2_data\(2),
	combout => \nios|the_cpu_0|W_rf_wr_data[18]~1_combout\);

-- Location: LCFF_X28_Y20_N27
\nios|the_cpu_0|d_writedata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|d_writedata[25]~feeder_combout\,
	sdata => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(25));

-- Location: LCCOMB_X28_Y20_N2
\nios|the_vga|vga|RAM~60feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~60feeder_combout\ = \nios|the_cpu_0|d_writedata\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|d_writedata\(25),
	combout => \nios|the_vga|vga|RAM~60feeder_combout\);

-- Location: LCFF_X28_Y20_N3
\nios|the_vga|vga|RAM~60\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~60feeder_combout\,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~60_regout\);

-- Location: LCCOMB_X28_Y19_N24
\nios|the_vga|vga|RAM~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~159_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~60_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|led_chooser\(1),
	datab => \nios|the_vga|vga|RAM~131_combout\,
	datac => \nios|the_vga|vga|RAM~60_regout\,
	datad => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	combout => \nios|the_vga|vga|RAM~159_combout\);

-- Location: LCFF_X28_Y19_N25
\nios|the_vga|vga|readdata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~159_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(25));

-- Location: LCCOMB_X24_Y18_N26
\nios|the_cpu_0|A_WE_StdLogicVector~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~6_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\ & (\SRAM_DQ[9]~9\ & ((\nios|the_vga|vga|readdata\(25)) # 
-- (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\)))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\ & (((\nios|the_vga|vga|readdata\(25)) # 
-- (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	datab => \SRAM_DQ[9]~9\,
	datac => \nios|the_vga|vga|readdata\(25),
	datad => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~6_combout\);

-- Location: LCCOMB_X24_Y18_N20
\nios|the_cpu_0|A_WE_StdLogicVector~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~23_combout\ = (\nios|the_cpu_0|A_WE_StdLogicVector~12_combout\) # ((\nios|the_cpu_0|A_WE_StdLogicVector~3_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~27_combout\) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|A_WE_StdLogicVector~12_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~27_combout\,
	datac => \nios|the_cpu_0|A_WE_StdLogicVector~3_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~23_combout\);

-- Location: LCCOMB_X24_Y18_N10
\nios|the_cpu_0|A_WE_StdLogicVector~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~24_combout\ = (\nios|the_cpu_0|av_fill_bit~1_combout\ & ((\nios|the_cpu_0|av_ld_aligning_data~regout\) # ((\nios|the_cpu_0|A_WE_StdLogicVector~6_combout\ & \nios|the_cpu_0|A_WE_StdLogicVector~23_combout\)))) # 
-- (!\nios|the_cpu_0|av_fill_bit~1_combout\ & (\nios|the_cpu_0|A_WE_StdLogicVector~6_combout\ & (\nios|the_cpu_0|A_WE_StdLogicVector~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datab => \nios|the_cpu_0|A_WE_StdLogicVector~6_combout\,
	datac => \nios|the_cpu_0|A_WE_StdLogicVector~23_combout\,
	datad => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~24_combout\);

-- Location: LCFF_X24_Y18_N11
\nios|the_cpu_0|av_ld_byte3_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|A_WE_StdLogicVector~24_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte3_data\(1));

-- Location: LCFF_X29_Y18_N15
\nios|the_cpu_0|av_ld_byte2_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte2_data[1]~3_combout\,
	sdata => \nios|the_cpu_0|av_ld_byte3_data\(1),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte2_data\(1));

-- Location: LCCOMB_X25_Y24_N12
\nios|the_cpu_0|W_rf_wr_data[17]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[17]~2_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte2_data\(1))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|W_alu_result\(17) & ((!\nios|the_cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(17),
	datab => \nios|the_cpu_0|av_ld_byte2_data\(1),
	datac => \nios|the_cpu_0|R_ctrl_ld~regout\,
	datad => \nios|the_cpu_0|E_alu_result~22_combout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[17]~2_combout\);

-- Location: LCFF_X29_Y19_N13
\nios|the_cpu_0|d_writedata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(4));

-- Location: LCFF_X27_Y20_N31
\nios|the_cpu_0|d_writedata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(5));

-- Location: LCFF_X27_Y19_N29
\nios|the_cpu_0|d_writedata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(6));

-- Location: LCFF_X27_Y19_N31
\nios|the_cpu_0|d_writedata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(7));

-- Location: LCCOMB_X27_Y16_N0
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~11_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(6))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(6),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~11_combout\);

-- Location: LCFF_X27_Y16_N1
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~11_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(3));

-- Location: LCCOMB_X24_Y16_N8
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[4]~1_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[4]~1_combout\);

-- Location: LCCOMB_X24_Y16_N20
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[7]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(7),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[7]~feeder_combout\);

-- Location: LCFF_X24_Y16_N21
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[7]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(7));

-- Location: LCFF_X24_Y16_N9
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[4]~1_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(7),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(4));

-- Location: LCFF_X27_Y20_N17
\nios|the_cpu_0|d_writedata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|d_writedata[24]~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(8));

-- Location: LCCOMB_X28_Y20_N30
\nios|the_cpu_0|d_writedata[25]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|d_writedata[25]~1_combout\ = (\nios|the_cpu_0|Equal136~0_combout\ & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1))) # (!\nios|the_cpu_0|Equal136~0_combout\ & 
-- ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \nios|the_cpu_0|Equal136~0_combout\,
	datad => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	combout => \nios|the_cpu_0|d_writedata[25]~1_combout\);

-- Location: LCFF_X28_Y20_N31
\nios|the_cpu_0|d_writedata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|d_writedata[25]~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(9));

-- Location: LCFF_X31_Y20_N27
\nios|the_cpu_0|d_writedata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|d_writedata[26]~2_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(10));

-- Location: LCFF_X28_Y20_N1
\nios|the_cpu_0|d_writedata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|d_writedata[27]~3_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(11));

-- Location: LCFF_X29_Y19_N9
\nios|the_cpu_0|d_writedata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|d_writedata[28]~4_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(12));

-- Location: LCFF_X27_Y20_N27
\nios|the_cpu_0|d_writedata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|d_writedata[29]~5_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(13));

-- Location: LCFF_X27_Y19_N1
\nios|the_cpu_0|d_writedata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|d_writedata[30]~6_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(14));

-- Location: LCFF_X31_Y20_N29
\nios|the_cpu_0|d_writedata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|d_writedata[31]~7_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(15));

-- Location: LCCOMB_X24_Y16_N16
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[12]~4_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[12]~4_combout\);

-- Location: LCCOMB_X24_Y16_N28
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[15]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(15),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[15]~feeder_combout\);

-- Location: LCFF_X24_Y16_N29
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[15]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(15));

-- Location: LCFF_X24_Y16_N17
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[12]~4_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(15),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(12));

-- Location: LCCOMB_X24_Y15_N6
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[17]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(17),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[17]~feeder_combout\);

-- Location: LCFF_X24_Y15_N7
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[17]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(17));

-- Location: LCCOMB_X32_Y21_N16
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[1]~1_combout\ = (\nios|the_cpu_0|internal_d_byteenable\(1)) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|internal_d_byteenable\(1),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[1]~1_combout\);

-- Location: LCFF_X25_Y15_N7
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(18),
	sload => VCC,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(18));

-- Location: LCCOMB_X25_Y16_N0
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~18_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(18))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(18),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~18_combout\);

-- Location: LCFF_X25_Y16_N1
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~18_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(15));

-- Location: LCCOMB_X27_Y16_N26
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~16_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(17))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(17),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~16_combout\);

-- Location: LCFF_X27_Y16_N27
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~16_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(14));

-- Location: LCCOMB_X27_Y16_N30
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~14_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(16))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(16),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~14_combout\);

-- Location: LCFF_X27_Y16_N31
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~14_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(13));

-- Location: LCCOMB_X27_Y16_N28
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~13_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(14))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(14),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~13_combout\);

-- Location: LCFF_X27_Y16_N29
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~13_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(11));

-- Location: LCCOMB_X21_Y16_N26
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~73_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(11))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(11),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(11),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~73_combout\);

-- Location: LCCOMB_X21_Y16_N6
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~74_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~73_combout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~73_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(13),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~74_combout\);

-- Location: LCCOMB_X21_Y16_N24
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]~12_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4)) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]~12_combout\);

-- Location: LCFF_X21_Y16_N7
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~74_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(12));

-- Location: LCCOMB_X25_Y15_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[12]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(12),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[12]~feeder_combout\);

-- Location: LCFF_X25_Y15_N19
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[12]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(12));

-- Location: LCCOMB_X22_Y16_N10
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~20_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(12))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(12),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~20_combout\);

-- Location: LCFF_X22_Y16_N11
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~20_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(9));

-- Location: LCCOMB_X22_Y16_N26
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~29_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(9) & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(9),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~29_combout\);

-- Location: LCFF_X22_Y16_N27
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~29_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X22_Y16_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~77_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(9))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(9),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~77_combout\);

-- Location: LCCOMB_X23_Y16_N16
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~78_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~77_combout\)))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(11),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~77_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~78_combout\);

-- Location: LCFF_X23_Y16_N17
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~78_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(10));

-- Location: LCFF_X25_Y15_N21
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(10),
	sload => VCC,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(10));

-- Location: LCCOMB_X22_Y16_N28
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~23_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(10))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~23_combout\);

-- Location: LCFF_X22_Y16_N29
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~23_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(7));

-- Location: LCCOMB_X24_Y17_N0
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[5]~3_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~1_combout\)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~1_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[5]~3_combout\);

-- Location: LCCOMB_X23_Y16_N30
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~72_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~71_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~71_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(9),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~72_combout\);

-- Location: LCFF_X23_Y16_N31
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~72_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(8));

-- Location: LCCOMB_X24_Y17_N24
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[8]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(8),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[8]~feeder_combout\);

-- Location: LCFF_X24_Y17_N25
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[8]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(8));

-- Location: LCFF_X24_Y17_N1
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[5]~3_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(8),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[19]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(5));

-- Location: LCCOMB_X23_Y16_N10
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~29_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~28_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~28_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(5),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~29_combout\);

-- Location: LCFF_X23_Y16_N11
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~29_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(4));

-- Location: LCCOMB_X20_Y16_N22
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[4]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(4),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[4]~feeder_combout\);

-- Location: LCFF_X20_Y16_N23
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[4]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(4));

-- Location: LCCOMB_X27_Y16_N2
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~12_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(4))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(4),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~12_combout\);

-- Location: LCFF_X27_Y16_N3
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~12_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(1));

-- Location: LCCOMB_X24_Y20_N28
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~21_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31)) # 
-- ((!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\ & (!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~21_combout\);

-- Location: LCCOMB_X22_Y20_N22
\nios|the_cpu_0|F_iw[6]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[6]~39_combout\ = (\nios|the_cpu_0|F_iw[6]~38_combout\ & (\nios|the_cpu_0|D_iw[13]~0_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~21_combout\) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datab => \nios|the_cpu_0|F_iw[6]~38_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~21_combout\,
	datad => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[6]~39_combout\);

-- Location: LCFF_X22_Y20_N23
\nios|the_cpu_0|D_iw[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[6]~39_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(6));

-- Location: LCFF_X29_Y20_N7
\nios|the_cpu_0|E_src2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src2[16]~2_combout\,
	sdata => \nios|the_cpu_0|D_iw\(6),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|R_src2_hi~0_combout\,
	sload => \nios|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(16));

-- Location: LCCOMB_X25_Y24_N8
\nios|the_cpu_0|F_pc[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc[14]~12_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add1~32_combout\))) # (!\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add2~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add2~32_combout\,
	datab => \nios|the_cpu_0|Add1~32_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|F_pc[14]~12_combout\);

-- Location: LCCOMB_X25_Y22_N16
\nios|the_cpu_0|W_alu_result[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[16]~16_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|E_logic_result[16]~16_combout\)) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|F_pc[14]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[16]~16_combout\,
	datab => \nios|the_cpu_0|F_pc[14]~12_combout\,
	datad => \nios|the_cpu_0|R_ctrl_logic~regout\,
	combout => \nios|the_cpu_0|W_alu_result[16]~16_combout\);

-- Location: LCFF_X25_Y22_N17
\nios|the_cpu_0|W_alu_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[16]~16_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(16),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(16));

-- Location: LCCOMB_X24_Y21_N24
\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~1_combout\ = (!\nios|the_cpu_0|W_alu_result\(14) & (!\nios|the_cpu_0|W_alu_result\(15) & (!\nios|the_cpu_0|W_alu_result\(16) & !\nios|the_cpu_0|W_alu_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(14),
	datab => \nios|the_cpu_0|W_alu_result\(15),
	datac => \nios|the_cpu_0|W_alu_result\(16),
	datad => \nios|the_cpu_0|W_alu_result\(13),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~1_combout\);

-- Location: LCCOMB_X31_Y21_N8
\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0_combout\ = (!\nios|the_cpu_0|W_alu_result\(19) & (\nios|the_cpu_0|W_alu_result\(20) & ((\nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\) # 
-- (\nios|the_cpu_0|internal_d_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\,
	datab => \nios|the_cpu_0|internal_d_read~regout\,
	datac => \nios|the_cpu_0|W_alu_result\(19),
	datad => \nios|the_cpu_0|W_alu_result\(20),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0_combout\);

-- Location: LCCOMB_X24_Y21_N18
\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2_combout\ = (!\nios|the_cpu_0|W_alu_result\(18) & (!\nios|the_cpu_0|W_alu_result\(17) & 
-- (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~1_combout\ & \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(18),
	datab => \nios|the_cpu_0|W_alu_result\(17),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0_combout\,
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2_combout\);

-- Location: LCCOMB_X28_Y18_N12
\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ = (!\nios|the_cpu_0|W_alu_result\(12) & (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2_combout\ & 
-- \nios|the_cpu_0|W_alu_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|W_alu_result\(12),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(11),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\);

-- Location: LCCOMB_X22_Y18_N10
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~12_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15) & !\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\)) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~12_combout\);

-- Location: LCCOMB_X22_Y18_N22
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~15_combout\ = (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~14_combout\ & (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~12_combout\ & 
-- ((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(15)) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~14_combout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(15),
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~12_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~15_combout\);

-- Location: LCCOMB_X23_Y19_N24
\nios|the_cpu_0|av_ld_byte1_data[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte1_data[7]~7_combout\ = (\nios|the_cpu_0|av_ld_aligning_data~regout\ & (\nios|the_cpu_0|av_fill_bit~1_combout\)) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & 
-- ((\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datab => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~15_combout\,
	combout => \nios|the_cpu_0|av_ld_byte1_data[7]~7_combout\);

-- Location: LCCOMB_X30_Y19_N6
\nios|the_cpu_0|av_ld_byte1_data_en~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte1_data_en~0_combout\ = ((\nios|the_cpu_0|D_iw\(4)) # ((\nios|the_cpu_0|av_ld_rshift8~0_combout\) # (!\nios|the_cpu_0|D_iw\(3)))) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \nios|the_cpu_0|D_iw\(4),
	datac => \nios|the_cpu_0|D_iw\(3),
	datad => \nios|the_cpu_0|av_ld_rshift8~0_combout\,
	combout => \nios|the_cpu_0|av_ld_byte1_data_en~0_combout\);

-- Location: LCFF_X23_Y19_N25
\nios|the_cpu_0|av_ld_byte1_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte1_data[7]~7_combout\,
	sdata => \nios|the_cpu_0|av_ld_byte2_data\(7),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \nios|the_cpu_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte1_data\(7));

-- Location: LCCOMB_X30_Y19_N24
\nios|the_cpu_0|W_rf_wr_data[15]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[15]~4_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte1_data\(7))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|W_alu_result\(15) & (!\nios|the_cpu_0|E_alu_result~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(15),
	datab => \nios|the_cpu_0|E_alu_result~22_combout\,
	datac => \nios|the_cpu_0|av_ld_byte1_data\(7),
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[15]~4_combout\);

-- Location: LCCOMB_X30_Y20_N22
\nios|the_cpu_0|R_src2_lo[15]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_lo[15]~1_combout\ = (!\nios|the_cpu_0|R_src2_lo~0_combout\ & ((\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|D_iw\(21))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & 
-- ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(21),
	datab => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datac => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \nios|the_cpu_0|R_src2_lo~0_combout\,
	combout => \nios|the_cpu_0|R_src2_lo[15]~1_combout\);

-- Location: LCFF_X30_Y20_N23
\nios|the_cpu_0|E_src2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src2_lo[15]~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(15));

-- Location: LCCOMB_X27_Y24_N26
\nios|the_cpu_0|F_pc[13]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc[13]~11_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add1~30_combout\))) # (!\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add2~30_combout\,
	datab => \nios|the_cpu_0|Add1~30_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|F_pc[13]~11_combout\);

-- Location: LCCOMB_X27_Y24_N8
\nios|the_cpu_0|F_pc_plus_one[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[13]~26_combout\ = (\nios|the_cpu_0|F_pc\(13) & (!\nios|the_cpu_0|F_pc_plus_one[12]~25\)) # (!\nios|the_cpu_0|F_pc\(13) & ((\nios|the_cpu_0|F_pc_plus_one[12]~25\) # (GND)))
-- \nios|the_cpu_0|F_pc_plus_one[13]~27\ = CARRY((!\nios|the_cpu_0|F_pc_plus_one[12]~25\) # (!\nios|the_cpu_0|F_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|F_pc\(13),
	datad => VCC,
	cin => \nios|the_cpu_0|F_pc_plus_one[12]~25\,
	combout => \nios|the_cpu_0|F_pc_plus_one[13]~26_combout\,
	cout => \nios|the_cpu_0|F_pc_plus_one[13]~27\);

-- Location: LCFF_X27_Y24_N27
\nios|the_cpu_0|F_pc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc[13]~11_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[13]~26_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(13));

-- Location: LCCOMB_X27_Y24_N10
\nios|the_cpu_0|F_pc_plus_one[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[14]~28_combout\ = (\nios|the_cpu_0|F_pc\(14) & (\nios|the_cpu_0|F_pc_plus_one[13]~27\ $ (GND))) # (!\nios|the_cpu_0|F_pc\(14) & (!\nios|the_cpu_0|F_pc_plus_one[13]~27\ & VCC))
-- \nios|the_cpu_0|F_pc_plus_one[14]~29\ = CARRY((\nios|the_cpu_0|F_pc\(14) & !\nios|the_cpu_0|F_pc_plus_one[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(14),
	datad => VCC,
	cin => \nios|the_cpu_0|F_pc_plus_one[13]~27\,
	combout => \nios|the_cpu_0|F_pc_plus_one[14]~28_combout\,
	cout => \nios|the_cpu_0|F_pc_plus_one[14]~29\);

-- Location: LCFF_X27_Y21_N5
\nios|the_cpu_0|E_src1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[16]~16_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[14]~28_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(16));

-- Location: LCFF_X28_Y22_N27
\nios|the_cpu_0|E_shift_rot_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[16]~16_combout\,
	sdata => \nios|the_cpu_0|E_src1\(16),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(16));

-- Location: LCCOMB_X28_Y22_N0
\nios|the_cpu_0|E_shift_rot_result_nxt[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[15]~15_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(16)))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(14),
	datab => \nios|the_cpu_0|E_shift_rot_result\(16),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[15]~15_combout\);

-- Location: LCCOMB_X27_Y21_N22
\nios|the_cpu_0|E_src1[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[15]~15_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15)))) # (!\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|D_iw\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(19),
	datab => \nios|the_cpu_0|R_src1~26_combout\,
	datad => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	combout => \nios|the_cpu_0|E_src1[15]~15_combout\);

-- Location: LCFF_X27_Y21_N23
\nios|the_cpu_0|E_src1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[15]~15_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[13]~26_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(15));

-- Location: LCFF_X28_Y22_N1
\nios|the_cpu_0|E_shift_rot_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[15]~15_combout\,
	sdata => \nios|the_cpu_0|E_src1\(15),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(15));

-- Location: LCCOMB_X28_Y22_N30
\nios|the_cpu_0|E_shift_rot_result_nxt[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[14]~14_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(15)))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(13),
	datab => \nios|the_cpu_0|E_shift_rot_result\(15),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[14]~14_combout\);

-- Location: LCFF_X28_Y22_N31
\nios|the_cpu_0|E_shift_rot_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[14]~14_combout\,
	sdata => \nios|the_cpu_0|E_src1\(14),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(14));

-- Location: LCFF_X27_Y22_N7
\nios|the_cpu_0|W_alu_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[14]~14_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(14),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(14));

-- Location: LCCOMB_X28_Y21_N22
\nios|the_cpu_0|W_rf_wr_data[14]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[14]~5_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|av_ld_byte1_data\(6))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|W_alu_result\(14) & !\nios|the_cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte1_data\(6),
	datab => \nios|the_cpu_0|W_alu_result\(14),
	datac => \nios|the_cpu_0|R_ctrl_ld~regout\,
	datad => \nios|the_cpu_0|E_alu_result~22_combout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[14]~5_combout\);

-- Location: LCCOMB_X27_Y20_N28
\nios|the_cpu_0|R_src2_lo[13]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_lo[13]~3_combout\ = (!\nios|the_cpu_0|R_src2_lo~0_combout\ & ((\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|D_iw\(19))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & 
-- ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(19),
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datac => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datad => \nios|the_cpu_0|R_src2_lo~0_combout\,
	combout => \nios|the_cpu_0|R_src2_lo[13]~3_combout\);

-- Location: LCFF_X27_Y20_N29
\nios|the_cpu_0|E_src2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src2_lo[13]~3_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(13));

-- Location: LCCOMB_X27_Y21_N16
\nios|the_cpu_0|E_src1[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[13]~13_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13)))) # (!\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|D_iw\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(17),
	datab => \nios|the_cpu_0|R_src1~26_combout\,
	datad => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	combout => \nios|the_cpu_0|E_src1[13]~13_combout\);

-- Location: LCFF_X27_Y21_N17
\nios|the_cpu_0|E_src1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[13]~13_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[11]~22_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(13));

-- Location: LCCOMB_X28_Y22_N18
\nios|the_cpu_0|E_logic_result[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[13]~13_combout\ = (\nios|the_cpu_0|E_src2\(13) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src1\(13)))))) # (!\nios|the_cpu_0|E_src2\(13) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src1\(13)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(0),
	datab => \nios|the_cpu_0|R_logic_op\(1),
	datac => \nios|the_cpu_0|E_src2\(13),
	datad => \nios|the_cpu_0|E_src1\(13),
	combout => \nios|the_cpu_0|E_logic_result[13]~13_combout\);

-- Location: LCCOMB_X27_Y22_N28
\nios|the_cpu_0|W_alu_result[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[13]~13_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|E_logic_result[13]~13_combout\))) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|F_pc[11]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc[11]~9_combout\,
	datab => \nios|the_cpu_0|E_logic_result[13]~13_combout\,
	datad => \nios|the_cpu_0|R_ctrl_logic~regout\,
	combout => \nios|the_cpu_0|W_alu_result[13]~13_combout\);

-- Location: LCCOMB_X28_Y22_N12
\nios|the_cpu_0|E_shift_rot_result_nxt[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[13]~13_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(14)))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(12),
	datab => \nios|the_cpu_0|E_shift_rot_result\(14),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[13]~13_combout\);

-- Location: LCFF_X28_Y22_N13
\nios|the_cpu_0|E_shift_rot_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[13]~13_combout\,
	sdata => \nios|the_cpu_0|E_src1\(13),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(13));

-- Location: LCFF_X27_Y22_N29
\nios|the_cpu_0|W_alu_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[13]~13_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(13),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(13));

-- Location: LCCOMB_X25_Y21_N26
\nios|the_cpu_0|W_rf_wr_data[13]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[13]~6_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte1_data\(5))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (!\nios|the_cpu_0|E_alu_result~22_combout\ & (\nios|the_cpu_0|W_alu_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_alu_result~22_combout\,
	datab => \nios|the_cpu_0|W_alu_result\(13),
	datac => \nios|the_cpu_0|av_ld_byte1_data\(5),
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[13]~6_combout\);

-- Location: LCFF_X29_Y19_N3
\nios|the_cpu_0|d_writedata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(2));

-- Location: LCCOMB_X24_Y19_N8
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~24_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # (((!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~24_combout\);

-- Location: LCFF_X24_Y19_N21
\nios|the_cpu_0_data_master|dbs_16_reg_segment_0[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SRAM_DQ[12]~12\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_cpu_0_data_master|process_3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(12));

-- Location: LCCOMB_X24_Y19_N20
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~27_combout\ = (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~26_combout\ & (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~24_combout\ & 
-- ((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(12)) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~26_combout\,
	datab => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~24_combout\,
	datac => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(12),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~27_combout\);

-- Location: LCCOMB_X23_Y18_N24
\nios|the_cpu_0|av_ld_byte1_data[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte1_data[4]~4_combout\ = (\nios|the_cpu_0|av_ld_aligning_data~regout\ & (\nios|the_cpu_0|av_fill_bit~1_combout\)) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & 
-- ((\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~27_combout\,
	combout => \nios|the_cpu_0|av_ld_byte1_data[4]~4_combout\);

-- Location: LCFF_X23_Y18_N25
\nios|the_cpu_0|av_ld_byte1_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte1_data[4]~4_combout\,
	sdata => \nios|the_cpu_0|av_ld_byte2_data\(4),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \nios|the_cpu_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte1_data\(4));

-- Location: LCCOMB_X27_Y18_N28
\nios|the_cpu_0|W_rf_wr_data[12]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[12]~7_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte1_data\(4))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (!\nios|the_cpu_0|E_alu_result~22_combout\ & (\nios|the_cpu_0|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_alu_result~22_combout\,
	datab => \nios|the_cpu_0|W_alu_result\(12),
	datac => \nios|the_cpu_0|av_ld_byte1_data\(4),
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[12]~7_combout\);

-- Location: LCCOMB_X27_Y19_N10
\nios|the_cpu_0|E_st_data[22]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_st_data[22]~6_combout\ = (\nios|the_cpu_0|D_iw\(4) & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22))) # (!\nios|the_cpu_0|D_iw\(4) & 
-- ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \nios|the_cpu_0|D_iw\(4),
	datac => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \nios|the_cpu_0|E_st_data[22]~6_combout\);

-- Location: LCFF_X27_Y19_N11
\nios|the_cpu_0|d_writedata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_st_data[22]~6_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(22));

-- Location: LCCOMB_X25_Y19_N26
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[17]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[17]~25_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (!\nios|the_cpu_0|W_alu_result\(10))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- ((!\nios|the_cpu_0|F_pc\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(10),
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[17]~25_combout\);

-- Location: LCCOMB_X31_Y19_N26
\nios|the_cpu_0|F_iw[17]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[17]~47_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[17]~25_combout\) # (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31) & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\)) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[17]~25_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[17]~47_combout\);

-- Location: LCCOMB_X22_Y20_N10
\nios|the_cpu_0|F_iw[17]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[17]~48_combout\ = (\nios|the_cpu_0|F_pc\(17)) # ((\nios|the_cpu_0|internal_i_read~regout\) # ((\SRAM_DQ[1]~1\) # (\nios|the_cpu_0|F_pc\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(17),
	datab => \nios|the_cpu_0|internal_i_read~regout\,
	datac => \SRAM_DQ[1]~1\,
	datad => \nios|the_cpu_0|F_pc\(18),
	combout => \nios|the_cpu_0|F_iw[17]~48_combout\);

-- Location: LCCOMB_X31_Y19_N6
\nios|the_cpu_0|F_iw[17]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[17]~49_combout\ = (\nios|the_cpu_0|F_iw[14]~18_combout\) # ((\nios|the_cpu_0|F_iw[17]~47_combout\ & (\nios|the_cpu_0|F_iw[17]~48_combout\ & \nios|the_cpu_0|D_iw[13]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_iw[14]~18_combout\,
	datab => \nios|the_cpu_0|F_iw[17]~47_combout\,
	datac => \nios|the_cpu_0|F_iw[17]~48_combout\,
	datad => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[17]~49_combout\);

-- Location: LCFF_X31_Y19_N7
\nios|the_cpu_0|D_iw[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[17]~49_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(17));

-- Location: LCCOMB_X28_Y20_N18
\nios|the_cpu_0|R_src2_lo[11]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_lo[11]~5_combout\ = (!\nios|the_cpu_0|R_src2_lo~0_combout\ & ((\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|D_iw\(17))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & 
-- ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datab => \nios|the_cpu_0|D_iw\(17),
	datac => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \nios|the_cpu_0|R_src2_lo~0_combout\,
	combout => \nios|the_cpu_0|R_src2_lo[11]~5_combout\);

-- Location: LCFF_X28_Y20_N19
\nios|the_cpu_0|E_src2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src2_lo[11]~5_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(11));

-- Location: LCCOMB_X27_Y20_N6
\nios|the_cpu_0|R_src2_lo[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_lo[8]~8_combout\ = (!\nios|the_cpu_0|R_src2_lo~0_combout\ & ((\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(14)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & 
-- (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datab => \nios|the_cpu_0|D_iw\(14),
	datac => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datad => \nios|the_cpu_0|R_src2_lo~0_combout\,
	combout => \nios|the_cpu_0|R_src2_lo[8]~8_combout\);

-- Location: LCFF_X27_Y20_N7
\nios|the_cpu_0|E_src2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src2_lo[8]~8_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(8));

-- Location: LCCOMB_X30_Y25_N30
\nios|the_cpu_0|E_src1[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[7]~7_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7)))) # (!\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(11),
	datab => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datad => \nios|the_cpu_0|R_src1~26_combout\,
	combout => \nios|the_cpu_0|E_src1[7]~7_combout\);

-- Location: LCFF_X30_Y25_N31
\nios|the_cpu_0|E_src1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[7]~7_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[5]~10_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(7));

-- Location: LCCOMB_X29_Y25_N20
\nios|the_cpu_0|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~4_combout\ = ((\nios|the_cpu_0|E_src1\(2) $ (\nios|the_cpu_0|E_src2\(2) $ (!\nios|the_cpu_0|Add2~3\)))) # (GND)
-- \nios|the_cpu_0|Add2~5\ = CARRY((\nios|the_cpu_0|E_src1\(2) & ((\nios|the_cpu_0|E_src2\(2)) # (!\nios|the_cpu_0|Add2~3\))) # (!\nios|the_cpu_0|E_src1\(2) & (\nios|the_cpu_0|E_src2\(2) & !\nios|the_cpu_0|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(2),
	datab => \nios|the_cpu_0|E_src2\(2),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~3\,
	combout => \nios|the_cpu_0|Add2~4_combout\,
	cout => \nios|the_cpu_0|Add2~5\);

-- Location: LCCOMB_X29_Y25_N22
\nios|the_cpu_0|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~6_combout\ = (\nios|the_cpu_0|E_src2\(3) & ((\nios|the_cpu_0|E_src1\(3) & (\nios|the_cpu_0|Add2~5\ & VCC)) # (!\nios|the_cpu_0|E_src1\(3) & (!\nios|the_cpu_0|Add2~5\)))) # (!\nios|the_cpu_0|E_src2\(3) & ((\nios|the_cpu_0|E_src1\(3) & 
-- (!\nios|the_cpu_0|Add2~5\)) # (!\nios|the_cpu_0|E_src1\(3) & ((\nios|the_cpu_0|Add2~5\) # (GND)))))
-- \nios|the_cpu_0|Add2~7\ = CARRY((\nios|the_cpu_0|E_src2\(3) & (!\nios|the_cpu_0|E_src1\(3) & !\nios|the_cpu_0|Add2~5\)) # (!\nios|the_cpu_0|E_src2\(3) & ((!\nios|the_cpu_0|Add2~5\) # (!\nios|the_cpu_0|E_src1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(3),
	datab => \nios|the_cpu_0|E_src1\(3),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~5\,
	combout => \nios|the_cpu_0|Add2~6_combout\,
	cout => \nios|the_cpu_0|Add2~7\);

-- Location: LCCOMB_X29_Y24_N6
\nios|the_cpu_0|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~22_combout\ = (\nios|the_cpu_0|E_src1\(11) & ((\nios|the_cpu_0|E_src2\(11) & (\nios|the_cpu_0|Add2~21\ & VCC)) # (!\nios|the_cpu_0|E_src2\(11) & (!\nios|the_cpu_0|Add2~21\)))) # (!\nios|the_cpu_0|E_src1\(11) & 
-- ((\nios|the_cpu_0|E_src2\(11) & (!\nios|the_cpu_0|Add2~21\)) # (!\nios|the_cpu_0|E_src2\(11) & ((\nios|the_cpu_0|Add2~21\) # (GND)))))
-- \nios|the_cpu_0|Add2~23\ = CARRY((\nios|the_cpu_0|E_src1\(11) & (!\nios|the_cpu_0|E_src2\(11) & !\nios|the_cpu_0|Add2~21\)) # (!\nios|the_cpu_0|E_src1\(11) & ((!\nios|the_cpu_0|Add2~21\) # (!\nios|the_cpu_0|E_src2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(11),
	datab => \nios|the_cpu_0|E_src2\(11),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~21\,
	combout => \nios|the_cpu_0|Add2~22_combout\,
	cout => \nios|the_cpu_0|Add2~23\);

-- Location: LCCOMB_X30_Y24_N4
\nios|the_cpu_0|E_arith_result[11]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_arith_result[11]~5_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add1~22_combout\)) # (!\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add1~22_combout\,
	datac => \nios|the_cpu_0|Add2~22_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|E_arith_result[11]~5_combout\);

-- Location: LCCOMB_X30_Y24_N8
\nios|the_cpu_0|W_alu_result[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[11]~11_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|E_logic_result[11]~11_combout\)) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|E_arith_result[11]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[11]~11_combout\,
	datab => \nios|the_cpu_0|E_arith_result[11]~5_combout\,
	datad => \nios|the_cpu_0|R_ctrl_logic~regout\,
	combout => \nios|the_cpu_0|W_alu_result[11]~11_combout\);

-- Location: LCCOMB_X29_Y22_N2
\nios|the_cpu_0|E_shift_rot_result_nxt[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[10]~10_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(11)))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(9),
	datab => \nios|the_cpu_0|E_shift_rot_result\(11),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[10]~10_combout\);

-- Location: LCFF_X29_Y22_N3
\nios|the_cpu_0|E_shift_rot_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[10]~10_combout\,
	sdata => \nios|the_cpu_0|E_src1\(10),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(10));

-- Location: LCCOMB_X29_Y22_N28
\nios|the_cpu_0|E_shift_rot_result_nxt[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[11]~11_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(12))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(12),
	datab => \nios|the_cpu_0|E_shift_rot_result\(10),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[11]~11_combout\);

-- Location: LCCOMB_X30_Y25_N28
\nios|the_cpu_0|E_src1[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[11]~11_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11)))) # (!\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(15),
	datab => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datad => \nios|the_cpu_0|R_src1~26_combout\,
	combout => \nios|the_cpu_0|E_src1[11]~11_combout\);

-- Location: LCFF_X30_Y25_N29
\nios|the_cpu_0|E_src1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[11]~11_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[9]~18_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(11));

-- Location: LCFF_X29_Y22_N29
\nios|the_cpu_0|E_shift_rot_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[11]~11_combout\,
	sdata => \nios|the_cpu_0|E_src1\(11),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(11));

-- Location: LCFF_X30_Y24_N9
\nios|the_cpu_0|W_alu_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[11]~11_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(11),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(11));

-- Location: LCCOMB_X25_Y21_N28
\nios|the_cpu_0|W_rf_wr_data[11]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[11]~8_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|av_ld_byte1_data\(3))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|W_alu_result\(11) & !\nios|the_cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte1_data\(3),
	datab => \nios|the_cpu_0|R_ctrl_ld~regout\,
	datac => \nios|the_cpu_0|W_alu_result\(11),
	datad => \nios|the_cpu_0|E_alu_result~22_combout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[11]~8_combout\);

-- Location: LCCOMB_X27_Y20_N8
\nios|the_cpu_0|E_st_data[21]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_st_data[21]~5_combout\ = (\nios|the_cpu_0|D_iw\(4) & ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))) # (!\nios|the_cpu_0|D_iw\(4) & 
-- (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \nios|the_cpu_0|D_iw\(4),
	datad => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \nios|the_cpu_0|E_st_data[21]~5_combout\);

-- Location: LCFF_X27_Y20_N9
\nios|the_cpu_0|d_writedata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_st_data[21]~5_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(21));

-- Location: LCCOMB_X24_Y16_N24
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[18]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[18]~7_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~2_combout\)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~2_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[18]~7_combout\);

-- Location: LCCOMB_X27_Y15_N26
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~4_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(20) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(20),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~4_combout\);

-- Location: LCFF_X27_Y15_N27
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~4_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X27_Y15_N28
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~24_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(20))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(20),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(20),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~24_combout\);

-- Location: LCCOMB_X24_Y15_N10
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~25_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~24_combout\)))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(22),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~24_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~25_combout\);

-- Location: LCFF_X24_Y15_N11
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~25_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(21));

-- Location: LCFF_X28_Y15_N7
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(21),
	sload => VCC,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(21));

-- Location: LCFF_X24_Y16_N25
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[18]~7_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(21),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(18));

-- Location: LCCOMB_X25_Y16_N28
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~17_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(18) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(18),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~17_combout\);

-- Location: LCFF_X25_Y16_N29
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~17_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X25_Y16_N22
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~53_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(18)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(18),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(18),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~53_combout\);

-- Location: LCCOMB_X24_Y15_N30
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~54_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~53_combout\)))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(20),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~53_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~54_combout\);

-- Location: LCFF_X24_Y15_N31
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~54_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(19));

-- Location: LCCOMB_X24_Y15_N16
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~56_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~55_combout\ & 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~55_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(19),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~56_combout\);

-- Location: LCFF_X24_Y15_N17
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~56_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(18));

-- Location: LCCOMB_X22_Y16_N22
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~61_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(16))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(16),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(16),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~61_combout\);

-- Location: LCCOMB_X24_Y15_N2
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~62_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~61_combout\)))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(18),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~61_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~62_combout\);

-- Location: LCFF_X24_Y15_N3
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~62_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(17));

-- Location: LCCOMB_X24_Y15_N14
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~68_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~67_combout\ & 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~67_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(17),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~68_combout\);

-- Location: LCFF_X24_Y15_N15
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~68_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(16));

-- Location: LCCOMB_X21_Y15_N4
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[15]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[15]~3_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux40~0_combout\ 
-- & (\altera_internal_jtag~TDIUTAP\)) # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux40~0_combout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux40~0_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(16),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[15]~3_combout\);

-- Location: LCCOMB_X21_Y16_N14
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~69_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(14))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(14),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~69_combout\);

-- Location: LCCOMB_X21_Y16_N16
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~70_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(15))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~69_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(15),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~69_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~70_combout\);

-- Location: LCFF_X21_Y15_N5
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[15]~3_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~70_combout\,
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(15));

-- Location: LCCOMB_X21_Y16_N4
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~66_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~65_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~65_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(15),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~66_combout\);

-- Location: LCFF_X21_Y16_N5
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~66_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(14));

-- Location: LCCOMB_X22_Y16_N30
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~31_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(12) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(12),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~31_combout\);

-- Location: LCFF_X22_Y16_N31
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~31_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X21_Y16_N28
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~81_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(12))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(12),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(12),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~81_combout\);

-- Location: LCCOMB_X21_Y16_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~82_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~81_combout\)))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(14),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~81_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~82_combout\);

-- Location: LCFF_X21_Y16_N19
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~82_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(13));

-- Location: LCCOMB_X24_Y16_N14
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[13]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(13),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[13]~feeder_combout\);

-- Location: LCFF_X24_Y16_N15
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[13]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(13));

-- Location: LCFF_X24_Y16_N31
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[10]~5_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(13),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(10));

-- Location: LCCOMB_X22_Y16_N24
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~75_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(10))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~75_combout\);

-- Location: LCCOMB_X21_Y16_N8
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~76_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~75_combout\)))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(12),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~75_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~76_combout\);

-- Location: LCFF_X21_Y16_N9
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~76_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(11));

-- Location: LCCOMB_X24_Y17_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[11]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(11),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[11]~feeder_combout\);

-- Location: LCFF_X24_Y17_N19
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[11]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(11));

-- Location: LCFF_X24_Y16_N1
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[8]~6_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(11),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(8));

-- Location: LCCOMB_X27_Y15_N6
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~30_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(8) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(8),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~30_combout\);

-- Location: LCFF_X27_Y15_N7
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~30_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X23_Y17_N26
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~79_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(8)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(8),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(8),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~79_combout\);

-- Location: LCCOMB_X23_Y16_N26
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~80_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~79_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(10),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~79_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~80_combout\);

-- Location: LCFF_X23_Y16_N27
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~80_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(9));

-- Location: LCFF_X25_Y15_N15
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(9),
	sload => VCC,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(9));

-- Location: LCCOMB_X22_Y16_N14
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~24_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(9))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(9),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~24_combout\);

-- Location: LCFF_X22_Y16_N15
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~24_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(6));

-- Location: LCCOMB_X23_Y16_N28
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~36_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(6))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(6),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~36_combout\);

-- Location: LCCOMB_X23_Y16_N14
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~37_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~36_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(8),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~36_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~37_combout\);

-- Location: LCFF_X23_Y16_N15
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~37_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(7));

-- Location: LCCOMB_X22_Y16_N0
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~19_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(5) & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(5),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~19_combout\);

-- Location: LCFF_X22_Y16_N1
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~19_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X24_Y17_N8
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~57_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(5))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(5),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~57_combout\);

-- Location: LCCOMB_X23_Y16_N0
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~58_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~57_combout\)))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(7),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~57_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~58_combout\);

-- Location: LCFF_X23_Y16_N1
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~58_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(6));

-- Location: LCCOMB_X23_Y16_N2
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~60_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~59_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~59_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(6),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~60_combout\);

-- Location: LCFF_X23_Y16_N3
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~60_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(5));

-- Location: LCCOMB_X24_Y16_N26
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[5]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(5),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[5]~feeder_combout\);

-- Location: LCFF_X24_Y16_N27
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[5]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(5));

-- Location: LCFF_X24_Y16_N3
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[2]~2_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(5),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(2));

-- Location: LCCOMB_X23_Y16_N4
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~15_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(2))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(2),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~15_combout\);

-- Location: LCCOMB_X23_Y16_N22
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~16_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~15_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(4),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~15_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~16_combout\);

-- Location: LCFF_X23_Y16_N23
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~16_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(3));

-- Location: LCCOMB_X24_Y16_N4
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[3]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(3),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[3]~feeder_combout\);

-- Location: LCFF_X24_Y16_N5
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[3]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(3));

-- Location: LCFF_X24_Y16_N13
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~0_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(3),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(0));

-- Location: LCCOMB_X24_Y20_N26
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~20_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31)) # 
-- ((!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\ & (!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~20_combout\);

-- Location: LCCOMB_X22_Y20_N12
\nios|the_cpu_0|F_iw[7]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[7]~37_combout\ = (\nios|the_cpu_0|F_iw[7]~36_combout\ & (\nios|the_cpu_0|D_iw[13]~0_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~20_combout\) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_iw[7]~36_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~20_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datad => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[7]~37_combout\);

-- Location: LCFF_X22_Y20_N13
\nios|the_cpu_0|D_iw[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[7]~37_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(7));

-- Location: LCFF_X29_Y20_N5
\nios|the_cpu_0|E_src2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src2[17]~3_combout\,
	sdata => \nios|the_cpu_0|D_iw\(7),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|R_src2_hi~0_combout\,
	sload => \nios|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(17));

-- Location: LCCOMB_X29_Y24_N8
\nios|the_cpu_0|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~24_combout\ = ((\nios|the_cpu_0|E_src1\(12) $ (\nios|the_cpu_0|E_src2\(12) $ (!\nios|the_cpu_0|Add2~23\)))) # (GND)
-- \nios|the_cpu_0|Add2~25\ = CARRY((\nios|the_cpu_0|E_src1\(12) & ((\nios|the_cpu_0|E_src2\(12)) # (!\nios|the_cpu_0|Add2~23\))) # (!\nios|the_cpu_0|E_src1\(12) & (\nios|the_cpu_0|E_src2\(12) & !\nios|the_cpu_0|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(12),
	datab => \nios|the_cpu_0|E_src2\(12),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~23\,
	combout => \nios|the_cpu_0|Add2~24_combout\,
	cout => \nios|the_cpu_0|Add2~25\);

-- Location: LCCOMB_X29_Y24_N22
\nios|the_cpu_0|Add2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~38_combout\ = (\nios|the_cpu_0|E_src2\(19) & ((\nios|the_cpu_0|E_src1\(19) & (\nios|the_cpu_0|Add2~37\ & VCC)) # (!\nios|the_cpu_0|E_src1\(19) & (!\nios|the_cpu_0|Add2~37\)))) # (!\nios|the_cpu_0|E_src2\(19) & 
-- ((\nios|the_cpu_0|E_src1\(19) & (!\nios|the_cpu_0|Add2~37\)) # (!\nios|the_cpu_0|E_src1\(19) & ((\nios|the_cpu_0|Add2~37\) # (GND)))))
-- \nios|the_cpu_0|Add2~39\ = CARRY((\nios|the_cpu_0|E_src2\(19) & (!\nios|the_cpu_0|E_src1\(19) & !\nios|the_cpu_0|Add2~37\)) # (!\nios|the_cpu_0|E_src2\(19) & ((!\nios|the_cpu_0|Add2~37\) # (!\nios|the_cpu_0|E_src1\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(19),
	datab => \nios|the_cpu_0|E_src1\(19),
	datad => VCC,
	cin => \nios|the_cpu_0|Add2~37\,
	combout => \nios|the_cpu_0|Add2~38_combout\,
	cout => \nios|the_cpu_0|Add2~39\);

-- Location: LCCOMB_X30_Y24_N0
\nios|the_cpu_0|E_arith_result[20]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_arith_result[20]~1_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add1~40_combout\))) # (!\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add2~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|Add2~40_combout\,
	datac => \nios|the_cpu_0|Add1~40_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|E_arith_result[20]~1_combout\);

-- Location: LCCOMB_X31_Y21_N10
\nios|the_cpu_0|W_alu_result[20]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[20]~0_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|E_logic_result[20]~1_combout\)) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|E_arith_result[20]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[20]~1_combout\,
	datab => \nios|the_cpu_0|R_ctrl_logic~regout\,
	datad => \nios|the_cpu_0|E_arith_result[20]~1_combout\,
	combout => \nios|the_cpu_0|W_alu_result[20]~0_combout\);

-- Location: LCFF_X31_Y21_N11
\nios|the_cpu_0|W_alu_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[20]~0_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(20),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(20));

-- Location: LCCOMB_X31_Y21_N28
\nios|the_cpu_0_data_master|dbs_count_enable~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|dbs_count_enable~2_combout\ = (\nios|the_cpu_0|W_alu_result\(19) & (\nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\ & !\nios|the_cpu_0|W_alu_result\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(19),
	datac => \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\,
	datad => \nios|the_cpu_0|W_alu_result\(20),
	combout => \nios|the_cpu_0_data_master|dbs_count_enable~2_combout\);

-- Location: LCCOMB_X32_Y21_N24
\nios|the_cpu_0|E_mem_byte_en[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_mem_byte_en[1]~6_combout\ = (\nios|the_cpu_0|D_iw\(4)) # ((!\nios|the_cpu_0|E_arith_result[1]~3_combout\ & ((\nios|the_cpu_0|E_arith_result[0]~2_combout\) # (\nios|the_cpu_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_arith_result[1]~3_combout\,
	datab => \nios|the_cpu_0|E_arith_result[0]~2_combout\,
	datac => \nios|the_cpu_0|D_iw\(3),
	datad => \nios|the_cpu_0|D_iw\(4),
	combout => \nios|the_cpu_0|E_mem_byte_en[1]~6_combout\);

-- Location: LCFF_X32_Y21_N25
\nios|the_cpu_0|internal_d_byteenable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_mem_byte_en[1]~6_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|internal_d_byteenable\(1));

-- Location: LCCOMB_X31_Y21_N12
\nios|the_sram_avalon_slave_0|cpu_0_data_master_byteenable_sram_avalon_slave_0[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|cpu_0_data_master_byteenable_sram_avalon_slave_0[0]~0_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (\nios|the_cpu_0|internal_d_byteenable\(2))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((\nios|the_cpu_0|internal_d_byteenable\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|internal_d_byteenable\(2),
	datac => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	datad => \nios|the_cpu_0|internal_d_byteenable\(0),
	combout => \nios|the_sram_avalon_slave_0|cpu_0_data_master_byteenable_sram_avalon_slave_0[0]~0_combout\);

-- Location: LCCOMB_X31_Y21_N6
\nios|the_sram_avalon_slave_0|internal_cpu_0_data_master_qualified_request_sram_avalon_slave_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|internal_cpu_0_data_master_qualified_request_sram_avalon_slave_0~0_combout\ = (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_byteenable_sram_avalon_slave_0[0]~0_combout\ & 
-- ((\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((!\nios|the_cpu_0|internal_d_byteenable\(3)))) # (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (!\nios|the_cpu_0|internal_d_byteenable\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	datab => \nios|the_cpu_0|internal_d_byteenable\(1),
	datac => \nios|the_cpu_0|internal_d_byteenable\(3),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_byteenable_sram_avalon_slave_0[0]~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|internal_cpu_0_data_master_qualified_request_sram_avalon_slave_0~0_combout\);

-- Location: LCCOMB_X31_Y17_N2
\nios|the_cpu_0_data_master|dbs_count_enable~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|dbs_count_enable~3_combout\ = (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\) # ((!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_no_byte_enables_and_last_term~regout\ & 
-- (\nios|the_cpu_0_data_master|dbs_count_enable~2_combout\ & \nios|the_sram_avalon_slave_0|internal_cpu_0_data_master_qualified_request_sram_avalon_slave_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_no_byte_enables_and_last_term~regout\,
	datab => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_write~combout\,
	datac => \nios|the_cpu_0_data_master|dbs_count_enable~2_combout\,
	datad => \nios|the_sram_avalon_slave_0|internal_cpu_0_data_master_qualified_request_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0_data_master|dbs_count_enable~3_combout\);

-- Location: LCCOMB_X31_Y17_N6
\nios|the_cpu_0_data_master|process_3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|process_3~0_combout\ = (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (!\nios|the_cpu_0_data_master|dbs_count_enable~6_combout\ & ((\nios|the_cpu_0_data_master|dbs_count_enable~5_combout\) # 
-- (\nios|the_cpu_0_data_master|dbs_count_enable~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|dbs_count_enable~5_combout\,
	datab => \nios|the_cpu_0_data_master|dbs_count_enable~3_combout\,
	datac => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	datad => \nios|the_cpu_0_data_master|dbs_count_enable~6_combout\,
	combout => \nios|the_cpu_0_data_master|process_3~0_combout\);

-- Location: LCFF_X25_Y18_N13
\nios|the_cpu_0_data_master|dbs_16_reg_segment_0[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SRAM_DQ[8]~8\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_cpu_0_data_master|process_3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(8));

-- Location: LCCOMB_X25_Y18_N12
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~42_combout\ = (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~39_combout\ & (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~41_combout\ & 
-- ((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(8)) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~39_combout\,
	datab => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~41_combout\,
	datac => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(8),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~42_combout\);

-- Location: LCCOMB_X29_Y18_N0
\nios|the_cpu_0|av_ld_byte1_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte1_data[0]~0_combout\ = (\nios|the_cpu_0|av_ld_aligning_data~regout\ & (\nios|the_cpu_0|av_fill_bit~1_combout\)) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & 
-- ((\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~42_combout\,
	combout => \nios|the_cpu_0|av_ld_byte1_data[0]~0_combout\);

-- Location: LCCOMB_X25_Y19_N30
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[16]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[16]~14_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((!\nios|the_cpu_0|W_alu_result\(10)))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- (!\nios|the_cpu_0|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16),
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0|W_alu_result\(10),
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[16]~14_combout\);

-- Location: LCCOMB_X30_Y18_N20
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~9_combout\ = (\nios|the_vga|vga|readdata\(16) & (((!\SRAM_DQ[0]~0\ & \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)))) # (!\nios|the_vga|vga|readdata\(16) 
-- & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\) # ((!\SRAM_DQ[0]~0\ & \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|readdata\(16),
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datac => \SRAM_DQ[0]~0\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~9_combout\);

-- Location: LCCOMB_X29_Y18_N6
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10_combout\ = (\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\) # ((\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~9_combout\) # 
-- ((!\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(16) & !\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(16),
	datab => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~9_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10_combout\);

-- Location: LCCOMB_X29_Y18_N2
\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~11_combout\ = (!\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10_combout\ & (((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[16]~14_combout\) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\)) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[16]~14_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10_combout\,
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~11_combout\);

-- Location: LCCOMB_X29_Y18_N8
\nios|the_cpu_0|av_ld_byte2_data[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte2_data[0]~2_combout\ = (\nios|the_cpu_0|av_ld_aligning_data~regout\ & (\nios|the_cpu_0|av_fill_bit~1_combout\)) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & 
-- ((\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datad => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~11_combout\,
	combout => \nios|the_cpu_0|av_ld_byte2_data[0]~2_combout\);

-- Location: LCCOMB_X24_Y18_N18
\nios|the_cpu_0|A_WE_StdLogicVector~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~21_combout\ = (\nios|the_cpu_0|A_WE_StdLogicVector~12_combout\) # ((\nios|the_cpu_0|A_WE_StdLogicVector~3_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~26_combout\) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|A_WE_StdLogicVector~3_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~26_combout\,
	datac => \nios|the_cpu_0|A_WE_StdLogicVector~12_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~21_combout\);

-- Location: LCCOMB_X28_Y20_N4
\nios|the_vga|vga|RAM~59feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~59feeder_combout\ = \nios|the_cpu_0|d_writedata\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|d_writedata\(24),
	combout => \nios|the_vga|vga|RAM~59feeder_combout\);

-- Location: LCFF_X28_Y20_N5
\nios|the_vga|vga|RAM~59\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~59feeder_combout\,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~59_regout\);

-- Location: LCCOMB_X28_Y19_N10
\nios|the_vga|vga|RAM~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~160_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~59_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|led_chooser\(1),
	datab => \nios|the_vga|vga|RAM~131_combout\,
	datac => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datad => \nios|the_vga|vga|RAM~59_regout\,
	combout => \nios|the_vga|vga|RAM~160_combout\);

-- Location: LCFF_X28_Y19_N11
\nios|the_vga|vga|readdata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|RAM~160_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(24));

-- Location: LCCOMB_X23_Y19_N14
\nios|the_cpu_0|A_WE_StdLogicVector~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~7_combout\ = (\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (\nios|the_vga|vga|readdata\(24) & ((\SRAM_DQ[8]~8\) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)))) # (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (((\SRAM_DQ[8]~8\)) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	datac => \SRAM_DQ[8]~8\,
	datad => \nios|the_vga|vga|readdata\(24),
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~7_combout\);

-- Location: LCCOMB_X24_Y18_N12
\nios|the_cpu_0|A_WE_StdLogicVector~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~22_combout\ = (\nios|the_cpu_0|av_fill_bit~1_combout\ & ((\nios|the_cpu_0|av_ld_aligning_data~regout\) # ((\nios|the_cpu_0|A_WE_StdLogicVector~21_combout\ & \nios|the_cpu_0|A_WE_StdLogicVector~7_combout\)))) # 
-- (!\nios|the_cpu_0|av_fill_bit~1_combout\ & (\nios|the_cpu_0|A_WE_StdLogicVector~21_combout\ & (\nios|the_cpu_0|A_WE_StdLogicVector~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datab => \nios|the_cpu_0|A_WE_StdLogicVector~21_combout\,
	datac => \nios|the_cpu_0|A_WE_StdLogicVector~7_combout\,
	datad => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~22_combout\);

-- Location: LCFF_X24_Y18_N13
\nios|the_cpu_0|av_ld_byte3_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|A_WE_StdLogicVector~22_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte3_data\(0));

-- Location: LCFF_X29_Y18_N9
\nios|the_cpu_0|av_ld_byte2_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte2_data[0]~2_combout\,
	sdata => \nios|the_cpu_0|av_ld_byte3_data\(0),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte2_data\(0));

-- Location: LCFF_X29_Y18_N1
\nios|the_cpu_0|av_ld_byte1_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte1_data[0]~0_combout\,
	sdata => \nios|the_cpu_0|av_ld_byte2_data\(0),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \nios|the_cpu_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte1_data\(0));

-- Location: LCCOMB_X25_Y21_N16
\nios|the_cpu_0|W_rf_wr_data[8]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[8]~11_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte1_data\(0))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|W_alu_result\(8) & ((!\nios|the_cpu_0|E_alu_result~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(8),
	datab => \nios|the_cpu_0|R_ctrl_ld~regout\,
	datac => \nios|the_cpu_0|av_ld_byte1_data\(0),
	datad => \nios|the_cpu_0|E_alu_result~22_combout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[8]~11_combout\);

-- Location: LCCOMB_X27_Y23_N22
\nios|the_cpu_0|R_src1[23]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src1[23]~38_combout\ = (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23) & (!\nios|the_cpu_0|R_src1~27_combout\ & ((!\nios|the_cpu_0|E_valid~regout\) # (!\nios|the_cpu_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datab => \nios|the_cpu_0|E_valid~regout\,
	datac => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datad => \nios|the_cpu_0|R_src1~27_combout\,
	combout => \nios|the_cpu_0|R_src1[23]~38_combout\);

-- Location: LCFF_X27_Y23_N23
\nios|the_cpu_0|E_src1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src1[23]~38_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(23));

-- Location: LCFF_X29_Y21_N29
\nios|the_cpu_0|E_shift_rot_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[23]~23_combout\,
	sdata => \nios|the_cpu_0|E_src1\(23),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(23));

-- Location: LCCOMB_X29_Y21_N26
\nios|the_cpu_0|E_shift_rot_result_nxt[22]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[22]~21_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(23)))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(21),
	datab => \nios|the_cpu_0|E_shift_rot_result\(23),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[22]~21_combout\);

-- Location: LCFF_X29_Y21_N27
\nios|the_cpu_0|E_shift_rot_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[22]~21_combout\,
	sdata => \nios|the_cpu_0|E_src1\(22),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(22));

-- Location: LCCOMB_X29_Y21_N0
\nios|the_cpu_0|E_shift_rot_result_nxt[21]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[21]~19_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(22)))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(20),
	datab => \nios|the_cpu_0|E_shift_rot_result\(22),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[21]~19_combout\);

-- Location: LCFF_X29_Y21_N1
\nios|the_cpu_0|E_shift_rot_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[21]~19_combout\,
	sdata => \nios|the_cpu_0|E_src1\(21),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(21));

-- Location: LCCOMB_X28_Y22_N2
\nios|the_cpu_0|E_shift_rot_result_nxt[20]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[20]~1_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(21)))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(19),
	datab => \nios|the_cpu_0|E_shift_rot_result\(21),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[20]~1_combout\);

-- Location: LCCOMB_X30_Y25_N8
\nios|the_cpu_0|E_src1[20]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[20]~0_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20))) # (!\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|D_iw\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datab => \nios|the_cpu_0|D_iw\(24),
	datad => \nios|the_cpu_0|R_src1~26_combout\,
	combout => \nios|the_cpu_0|E_src1[20]~0_combout\);

-- Location: LCFF_X30_Y25_N9
\nios|the_cpu_0|E_src1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[20]~0_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[18]~36_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(20));

-- Location: LCFF_X28_Y22_N3
\nios|the_cpu_0|E_shift_rot_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[20]~1_combout\,
	sdata => \nios|the_cpu_0|E_src1\(20),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(20));

-- Location: LCCOMB_X28_Y22_N16
\nios|the_cpu_0|E_shift_rot_result_nxt[19]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[19]~0_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(20)))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(18),
	datab => \nios|the_cpu_0|E_shift_rot_result\(20),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[19]~0_combout\);

-- Location: LCFF_X28_Y22_N17
\nios|the_cpu_0|E_shift_rot_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[19]~0_combout\,
	sdata => \nios|the_cpu_0|E_src1\(19),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(19));

-- Location: LCFF_X31_Y21_N25
\nios|the_cpu_0|W_alu_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[19]~1_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(19),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(19));

-- Location: LCCOMB_X31_Y21_N30
\nios|the_cpu_0_data_master|dbs_count_enable~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|dbs_count_enable~6_combout\ = (\nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\ & (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\ & (\nios|the_cpu_0|W_alu_result\(19) & 
-- !\nios|the_cpu_0|W_alu_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\,
	datab => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\,
	datac => \nios|the_cpu_0|W_alu_result\(19),
	datad => \nios|the_cpu_0|W_alu_result\(20),
	combout => \nios|the_cpu_0_data_master|dbs_count_enable~6_combout\);

-- Location: LCCOMB_X31_Y21_N20
\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address[1]~0_combout\ = \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) $ (((\nios|the_cpu_0_data_master|dbs_count_enable~4_combout\ & 
-- (\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\ & !\nios|the_cpu_0_data_master|dbs_count_enable~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|dbs_count_enable~4_combout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	datad => \nios|the_cpu_0_data_master|dbs_count_enable~6_combout\,
	combout => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address[1]~0_combout\);

-- Location: LCFF_X31_Y21_N21
\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address[1]~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1));

-- Location: LCCOMB_X32_Y21_N20
\nios|the_cpu_0_data_master|A_WE_StdLogicVector~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|A_WE_StdLogicVector~3_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & (((\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1))))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & (\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\ & 
-- ((!\nios|the_cpu_0_data_master|A_WE_StdLogicVector~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	datad => \nios|the_cpu_0_data_master|A_WE_StdLogicVector~2_combout\,
	combout => \nios|the_cpu_0_data_master|A_WE_StdLogicVector~3_combout\);

-- Location: LCCOMB_X31_Y21_N0
\nios|the_cpu_0_data_master|A_WE_StdLogicVector~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|A_WE_StdLogicVector~4_combout\ = (\nios|the_cpu_0_data_master|A_WE_StdLogicVector~1_combout\ & ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- (\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & \nios|the_cpu_0_data_master|A_WE_StdLogicVector~3_combout\)) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- ((!\nios|the_cpu_0_data_master|A_WE_StdLogicVector~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	datab => \nios|the_cpu_0_data_master|A_WE_StdLogicVector~1_combout\,
	datac => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datad => \nios|the_cpu_0_data_master|A_WE_StdLogicVector~3_combout\,
	combout => \nios|the_cpu_0_data_master|A_WE_StdLogicVector~4_combout\);

-- Location: LCFF_X31_Y21_N1
\nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_data_master|A_WE_StdLogicVector~4_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\);

-- Location: LCCOMB_X30_Y21_N24
\nios|the_cpu_0|av_ld_align_cycle_nxt[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_align_cycle_nxt[1]~1_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\ & (!\nios|the_cpu_0|internal_d_read~regout\ & (\nios|the_cpu_0|av_ld_align_cycle\(0) $ 
-- (\nios|the_cpu_0|av_ld_align_cycle\(1))))) # (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\ & (\nios|the_cpu_0|av_ld_align_cycle\(0) $ ((\nios|the_cpu_0|av_ld_align_cycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_align_cycle\(0),
	datab => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\,
	datac => \nios|the_cpu_0|av_ld_align_cycle\(1),
	datad => \nios|the_cpu_0|internal_d_read~regout\,
	combout => \nios|the_cpu_0|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: LCFF_X30_Y21_N25
\nios|the_cpu_0|av_ld_align_cycle[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_align_cycle_nxt[1]~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_align_cycle\(1));

-- Location: LCCOMB_X30_Y21_N12
\nios|the_cpu_0|av_ld_rshift8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_rshift8~0_combout\ = (\nios|the_cpu_0|av_ld_align_cycle\(1) & (!\nios|the_cpu_0|av_ld_align_cycle\(0) & (\nios|the_cpu_0|W_alu_result\(0) & \nios|the_cpu_0|W_alu_result\(1)))) # (!\nios|the_cpu_0|av_ld_align_cycle\(1) & 
-- ((\nios|the_cpu_0|W_alu_result\(1)) # ((!\nios|the_cpu_0|av_ld_align_cycle\(0) & \nios|the_cpu_0|W_alu_result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_align_cycle\(0),
	datab => \nios|the_cpu_0|W_alu_result\(0),
	datac => \nios|the_cpu_0|av_ld_align_cycle\(1),
	datad => \nios|the_cpu_0|W_alu_result\(1),
	combout => \nios|the_cpu_0|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X30_Y19_N2
\nios|the_cpu_0|av_ld_rshift8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_rshift8~1_combout\ = (!\nios|the_cpu_0|av_ld_aligning_data~regout\) # (!\nios|the_cpu_0|av_ld_rshift8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|av_ld_rshift8~0_combout\,
	datac => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	combout => \nios|the_cpu_0|av_ld_rshift8~1_combout\);

-- Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PS2_DAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PS2_DAT,
	combout => \PS2_DAT~combout\);

-- Location: LCCOMB_X32_Y19_N22
\nios|the_ps2|the_de2_ps2|U1|PS2_Datr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|PS2_Datr~0_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \PS2_DAT~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \PS2_DAT~combout\,
	combout => \nios|the_ps2|the_de2_ps2|U1|PS2_Datr~0_combout\);

-- Location: LCFF_X32_Y19_N23
\nios|the_ps2|the_de2_ps2|U1|PS2_Datr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|PS2_Datr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|PS2_Datr~regout\);

-- Location: LCCOMB_X31_Y18_N22
\nios|the_ps2|the_de2_ps2|U1|S_Reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|S_Reg~3_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_ps2|the_de2_ps2|U1|PS2_Datr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|PS2_Datr~regout\,
	combout => \nios|the_ps2|the_de2_ps2|U1|S_Reg~3_combout\);

-- Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PS2_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PS2_CLK,
	combout => \PS2_CLK~combout\);

-- Location: LCCOMB_X31_Y24_N4
\nios|the_ps2|the_de2_ps2|U1|Filter~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Filter~7_combout\ = (\PS2_CLK~combout\ & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PS2_CLK~combout\,
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_ps2|the_de2_ps2|U1|Filter~7_combout\);

-- Location: LCFF_X31_Y24_N5
\nios|the_ps2|the_de2_ps2|U1|Filter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Filter~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Filter\(7));

-- Location: LCCOMB_X31_Y24_N2
\nios|the_ps2|the_de2_ps2|U1|Filter~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Filter~6_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_ps2|the_de2_ps2|U1|Filter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datac => \nios|the_ps2|the_de2_ps2|U1|Filter\(7),
	combout => \nios|the_ps2|the_de2_ps2|U1|Filter~6_combout\);

-- Location: LCFF_X31_Y24_N3
\nios|the_ps2|the_de2_ps2|U1|Filter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Filter~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Filter\(6));

-- Location: LCCOMB_X31_Y24_N24
\nios|the_ps2|the_de2_ps2|U1|Filter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Filter~5_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_ps2|the_de2_ps2|U1|Filter\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|Filter\(6),
	combout => \nios|the_ps2|the_de2_ps2|U1|Filter~5_combout\);

-- Location: LCFF_X31_Y24_N25
\nios|the_ps2|the_de2_ps2|U1|Filter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Filter~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Filter\(5));

-- Location: LCCOMB_X31_Y24_N22
\nios|the_ps2|the_de2_ps2|U1|Filter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Filter~4_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_ps2|the_de2_ps2|U1|Filter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datac => \nios|the_ps2|the_de2_ps2|U1|Filter\(5),
	combout => \nios|the_ps2|the_de2_ps2|U1|Filter~4_combout\);

-- Location: LCFF_X31_Y24_N23
\nios|the_ps2|the_de2_ps2|U1|Filter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Filter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Filter\(4));

-- Location: LCCOMB_X31_Y24_N26
\nios|the_ps2|the_de2_ps2|U1|Filter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Filter~3_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_ps2|the_de2_ps2|U1|Filter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|Filter\(4),
	combout => \nios|the_ps2|the_de2_ps2|U1|Filter~3_combout\);

-- Location: LCFF_X31_Y24_N27
\nios|the_ps2|the_de2_ps2|U1|Filter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Filter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Filter\(3));

-- Location: LCCOMB_X31_Y24_N8
\nios|the_ps2|the_de2_ps2|U1|Filter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Filter~2_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_ps2|the_de2_ps2|U1|Filter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|Filter\(3),
	combout => \nios|the_ps2|the_de2_ps2|U1|Filter~2_combout\);

-- Location: LCFF_X31_Y24_N9
\nios|the_ps2|the_de2_ps2|U1|Filter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Filter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Filter\(2));

-- Location: LCCOMB_X31_Y24_N30
\nios|the_ps2|the_de2_ps2|U1|Filter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Filter~1_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_ps2|the_de2_ps2|U1|Filter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datac => \nios|the_ps2|the_de2_ps2|U1|Filter\(2),
	combout => \nios|the_ps2|the_de2_ps2|U1|Filter~1_combout\);

-- Location: LCFF_X31_Y24_N31
\nios|the_ps2|the_de2_ps2|U1|Filter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Filter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Filter\(1));

-- Location: LCCOMB_X31_Y24_N28
\nios|the_ps2|the_de2_ps2|U1|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Equal1~0_combout\ = (!\nios|the_ps2|the_de2_ps2|U1|Filter\(0) & (!\nios|the_ps2|the_de2_ps2|U1|Filter\(3) & (!\nios|the_ps2|the_de2_ps2|U1|Filter\(2) & !\nios|the_ps2|the_de2_ps2|U1|Filter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2|the_de2_ps2|U1|Filter\(0),
	datab => \nios|the_ps2|the_de2_ps2|U1|Filter\(3),
	datac => \nios|the_ps2|the_de2_ps2|U1|Filter\(2),
	datad => \nios|the_ps2|the_de2_ps2|U1|Filter\(1),
	combout => \nios|the_ps2|the_de2_ps2|U1|Equal1~0_combout\);

-- Location: LCCOMB_X31_Y24_N20
\nios|the_ps2|the_de2_ps2|U1|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Equal0~1_combout\ = (\nios|the_ps2|the_de2_ps2|U1|Filter\(5) & (\nios|the_ps2|the_de2_ps2|U1|Filter\(6) & (\nios|the_ps2|the_de2_ps2|U1|Filter\(7) & \nios|the_ps2|the_de2_ps2|U1|Filter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2|the_de2_ps2|U1|Filter\(5),
	datab => \nios|the_ps2|the_de2_ps2|U1|Filter\(6),
	datac => \nios|the_ps2|the_de2_ps2|U1|Filter\(7),
	datad => \nios|the_ps2|the_de2_ps2|U1|Filter\(4),
	combout => \nios|the_ps2|the_de2_ps2|U1|Equal0~1_combout\);

-- Location: LCCOMB_X31_Y24_N0
\nios|the_ps2|the_de2_ps2|U1|PS2_Clk_f~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|PS2_Clk_f~0_combout\ = (\nios|the_ps2|the_de2_ps2|U1|PS2_Clk_f~regout\ & ((!\nios|the_ps2|the_de2_ps2|U1|Equal1~0_combout\) # (!\nios|the_ps2|the_de2_ps2|U1|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2|the_de2_ps2|U1|Equal1~1_combout\,
	datab => \nios|the_ps2|the_de2_ps2|U1|Equal1~0_combout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|PS2_Clk_f~regout\,
	combout => \nios|the_ps2|the_de2_ps2|U1|PS2_Clk_f~0_combout\);

-- Location: LCCOMB_X31_Y24_N18
\nios|the_ps2|the_de2_ps2|U1|PS2_Clk_f~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|PS2_Clk_f~1_combout\ = (\nios|the_ps2|the_de2_ps2|U1|PS2_Clk_f~0_combout\) # ((\nios|the_ps2|the_de2_ps2|U1|Equal0~0_combout\ & \nios|the_ps2|the_de2_ps2|U1|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2|the_de2_ps2|U1|Equal0~0_combout\,
	datac => \nios|the_ps2|the_de2_ps2|U1|Equal0~1_combout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|PS2_Clk_f~0_combout\,
	combout => \nios|the_ps2|the_de2_ps2|U1|PS2_Clk_f~1_combout\);

-- Location: LCFF_X31_Y24_N19
\nios|the_ps2|the_de2_ps2|U1|PS2_Clk_f\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|PS2_Clk_f~1_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|PS2_Clk_f~regout\);

-- Location: LCCOMB_X31_Y24_N16
\nios|the_ps2|the_de2_ps2|U1|Fall_Clk~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Fall_Clk~0_combout\ = (\nios|the_ps2|the_de2_ps2|U1|Equal1~1_combout\ & (\nios|the_ps2|the_de2_ps2|U1|Equal1~0_combout\ & \nios|the_ps2|the_de2_ps2|U1|PS2_Clk_f~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2|the_de2_ps2|U1|Equal1~1_combout\,
	datab => \nios|the_ps2|the_de2_ps2|U1|Equal1~0_combout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|PS2_Clk_f~regout\,
	combout => \nios|the_ps2|the_de2_ps2|U1|Fall_Clk~0_combout\);

-- Location: LCFF_X31_Y24_N17
\nios|the_ps2|the_de2_ps2|U1|Fall_Clk\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Fall_Clk~0_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Fall_Clk~regout\);

-- Location: LCCOMB_X31_Y16_N14
\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~4_combout\ = (\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(0) & (\nios|the_ps2|the_de2_ps2|U1|Fall_Clk~regout\ $ (VCC))) # (!\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(0) & (\nios|the_ps2|the_de2_ps2|U1|Fall_Clk~regout\ & VCC))
-- \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~5\ = CARRY((\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(0) & \nios|the_ps2|the_de2_ps2|U1|Fall_Clk~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(0),
	datab => \nios|the_ps2|the_de2_ps2|U1|Fall_Clk~regout\,
	datad => VCC,
	combout => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~4_combout\,
	cout => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~5\);

-- Location: LCCOMB_X32_Y19_N26
\nios|the_ps2|the_de2_ps2|U1|State~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|State~0_combout\ = (\nios|the_ps2|the_de2_ps2|U1|State~regout\ & (((\nios|the_ps2|the_de2_ps2|U1|LessThan0~0_combout\) # (!\nios|the_ps2|the_de2_ps2|U1|Fall_Clk~regout\)))) # (!\nios|the_ps2|the_de2_ps2|U1|State~regout\ & 
-- (!\nios|the_ps2|the_de2_ps2|U1|PS2_Datr~regout\ & ((\nios|the_ps2|the_de2_ps2|U1|Fall_Clk~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2|the_de2_ps2|U1|PS2_Datr~regout\,
	datab => \nios|the_ps2|the_de2_ps2|U1|LessThan0~0_combout\,
	datac => \nios|the_ps2|the_de2_ps2|U1|State~regout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|Fall_Clk~regout\,
	combout => \nios|the_ps2|the_de2_ps2|U1|State~0_combout\);

-- Location: LCFF_X32_Y19_N27
\nios|the_ps2|the_de2_ps2|U1|State\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|State~0_combout\,
	sclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|State~regout\);

-- Location: LCCOMB_X31_Y16_N10
\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~6_combout\ = (!\nios|the_ps2|the_de2_ps2|U1|State~regout\) # (!\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|State~regout\,
	combout => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~6_combout\);

-- Location: LCCOMB_X31_Y16_N4
\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~7_combout\ = ((\nios|the_ps2|the_de2_ps2|U1|LessThan0~0_combout\) # (!\nios|the_ps2|the_de2_ps2|U1|State~regout\)) # (!\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datac => \nios|the_ps2|the_de2_ps2|U1|LessThan0~0_combout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|State~regout\,
	combout => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~7_combout\);

-- Location: LCFF_X31_Y16_N15
\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~4_combout\,
	sclr => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~6_combout\,
	ena => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(0));

-- Location: LCCOMB_X31_Y16_N16
\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[1]~8_combout\ = (\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(1) & (!\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~5\)) # (!\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(1) & ((\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~5\) # (GND)))
-- \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[1]~9\ = CARRY((!\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~5\) # (!\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(1),
	datad => VCC,
	cin => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~5\,
	combout => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[1]~8_combout\,
	cout => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[1]~9\);

-- Location: LCFF_X31_Y16_N17
\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[1]~8_combout\,
	sclr => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~6_combout\,
	ena => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(1));

-- Location: LCFF_X31_Y16_N19
\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[2]~10_combout\,
	sclr => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~6_combout\,
	ena => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(2));

-- Location: LCCOMB_X31_Y16_N8
\nios|the_ps2|the_de2_ps2|U1|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|LessThan0~0_combout\ = ((!\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(0) & (!\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(1) & !\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(2)))) # (!\nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(3),
	datab => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(0),
	datac => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(1),
	datad => \nios|the_ps2|the_de2_ps2|U1|Bit_Cnt\(2),
	combout => \nios|the_ps2|the_de2_ps2|U1|LessThan0~0_combout\);

-- Location: LCCOMB_X31_Y16_N0
\nios|the_ps2|the_de2_ps2|U1|S_Reg[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|S_Reg[6]~4_combout\ = ((\nios|the_ps2|the_de2_ps2|U1|Fall_Clk~regout\ & (\nios|the_ps2|the_de2_ps2|U1|LessThan0~0_combout\ & \nios|the_ps2|the_de2_ps2|U1|State~regout\))) # 
-- (!\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datab => \nios|the_ps2|the_de2_ps2|U1|Fall_Clk~regout\,
	datac => \nios|the_ps2|the_de2_ps2|U1|LessThan0~0_combout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|State~regout\,
	combout => \nios|the_ps2|the_de2_ps2|U1|S_Reg[6]~4_combout\);

-- Location: LCFF_X31_Y18_N23
\nios|the_ps2|the_de2_ps2|U1|S_Reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|S_Reg~3_combout\,
	ena => \nios|the_ps2|the_de2_ps2|U1|S_Reg[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|S_Reg\(8));

-- Location: LCCOMB_X31_Y18_N30
\nios|the_ps2|the_de2_ps2|U1|S_Reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|S_Reg~2_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_ps2|the_de2_ps2|U1|S_Reg\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|S_Reg\(8),
	combout => \nios|the_ps2|the_de2_ps2|U1|S_Reg~2_combout\);

-- Location: LCFF_X31_Y18_N31
\nios|the_ps2|the_de2_ps2|U1|S_Reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|S_Reg~2_combout\,
	ena => \nios|the_ps2|the_de2_ps2|U1|S_Reg[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|S_Reg\(7));

-- Location: LCCOMB_X31_Y18_N8
\nios|the_ps2|the_de2_ps2|U1|Scan_Code~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Scan_Code~2_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_ps2|the_de2_ps2|U1|S_Reg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|S_Reg\(7),
	combout => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~2_combout\);

-- Location: LCCOMB_X31_Y16_N6
\nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~11_combout\ = ((\nios|the_ps2|the_de2_ps2|U1|Fall_Clk~regout\ & (!\nios|the_ps2|the_de2_ps2|U1|LessThan0~0_combout\ & \nios|the_ps2|the_de2_ps2|U1|State~regout\))) # 
-- (!\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datab => \nios|the_ps2|the_de2_ps2|U1|Fall_Clk~regout\,
	datac => \nios|the_ps2|the_de2_ps2|U1|LessThan0~0_combout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|State~regout\,
	combout => \nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~11_combout\);

-- Location: LCFF_X31_Y18_N25
\nios|the_ps2|the_de2_ps2|U1|Scan_Code[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~2_combout\,
	sload => VCC,
	ena => \nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(7));

-- Location: LCFF_X29_Y16_N15
\nios|the_vga|vga|RAM~42\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(7),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~42_regout\);

-- Location: LCCOMB_X30_Y18_N8
\nios|the_vga|vga|readdata~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|readdata~8_combout\ = (\nios|the_vga|vga|RAM~154_combout\ & (\nios|the_vga|vga|RAM~42_regout\ & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~154_combout\,
	datac => \nios|the_vga|vga|RAM~42_regout\,
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|readdata~8_combout\);

-- Location: LCFF_X30_Y18_N9
\nios|the_vga|vga|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|readdata~8_combout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(7));

-- Location: LCFF_X30_Y18_N27
\nios|the_cpu_0_data_master|dbs_16_reg_segment_0[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SRAM_DQ[7]~7\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_cpu_0_data_master|process_3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(7));

-- Location: LCCOMB_X30_Y18_N26
\nios|the_cpu_0|av_ld_byte0_data_nxt[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[7]~0_combout\ = (\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (\nios|the_vga|vga|readdata\(7) & ((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(7)) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)))) # (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(7)) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datab => \nios|the_vga|vga|readdata\(7),
	datac => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(7),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[7]~0_combout\);

-- Location: LCCOMB_X31_Y18_N24
\nios|the_cpu_0|av_ld_byte0_data_nxt[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[7]~1_combout\ = (\nios|the_cpu_0|av_ld_byte0_data_nxt[7]~0_combout\ & (((\nios|the_cpu_0|W_alu_result\(2) & \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(7))) # 
-- (!\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(2),
	datab => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datac => \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(7),
	datad => \nios|the_cpu_0|av_ld_byte0_data_nxt[7]~0_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[7]~1_combout\);

-- Location: LCCOMB_X30_Y19_N10
\nios|the_cpu_0|av_ld_byte0_data_nxt[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[7]~3_combout\ = (\nios|the_cpu_0|av_ld_rshift8~1_combout\ & (!\nios|the_cpu_0|av_ld_byte0_data_nxt[7]~2_combout\ & ((\nios|the_cpu_0|av_ld_byte0_data_nxt[7]~1_combout\)))) # (!\nios|the_cpu_0|av_ld_rshift8~1_combout\ & 
-- (((\nios|the_cpu_0|av_ld_byte1_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte0_data_nxt[7]~2_combout\,
	datab => \nios|the_cpu_0|av_ld_rshift8~1_combout\,
	datac => \nios|the_cpu_0|av_ld_byte1_data\(7),
	datad => \nios|the_cpu_0|av_ld_byte0_data_nxt[7]~1_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[7]~3_combout\);

-- Location: LCCOMB_X30_Y19_N18
\nios|the_cpu_0|av_ld_byte0_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data[0]~0_combout\ = (\nios|the_cpu_0|av_ld_rshift8~0_combout\) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|av_ld_rshift8~0_combout\,
	datac => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data[0]~0_combout\);

-- Location: LCFF_X30_Y19_N11
\nios|the_cpu_0|av_ld_byte0_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte0_data_nxt[7]~3_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte0_data\(7));

-- Location: LCCOMB_X30_Y19_N30
\nios|the_cpu_0|av_fill_bit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_fill_bit~0_combout\ = (\nios|the_cpu_0|D_iw\(4) & (((\nios|the_cpu_0|av_ld_byte0_data\(7))))) # (!\nios|the_cpu_0|D_iw\(4) & ((\nios|the_cpu_0|D_iw\(3) & (\nios|the_cpu_0|av_ld_byte1_data\(7))) # (!\nios|the_cpu_0|D_iw\(3) & 
-- ((\nios|the_cpu_0|av_ld_byte0_data\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte1_data\(7),
	datab => \nios|the_cpu_0|D_iw\(4),
	datac => \nios|the_cpu_0|D_iw\(3),
	datad => \nios|the_cpu_0|av_ld_byte0_data\(7),
	combout => \nios|the_cpu_0|av_fill_bit~0_combout\);

-- Location: LCCOMB_X32_Y22_N2
\nios|the_cpu_0|D_ctrl_ld_signed~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_ld_signed~0_combout\ = (\nios|the_cpu_0|D_iw\(2) & (\nios|the_cpu_0|D_iw\(1) & \nios|the_cpu_0|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(2),
	datab => \nios|the_cpu_0|D_iw\(1),
	datad => \nios|the_cpu_0|D_iw\(0),
	combout => \nios|the_cpu_0|D_ctrl_ld_signed~0_combout\);

-- Location: LCFF_X32_Y22_N3
\nios|the_cpu_0|R_ctrl_ld_signed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_ctrl_ld_signed~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_ld_signed~regout\);

-- Location: LCCOMB_X30_Y19_N8
\nios|the_cpu_0|av_fill_bit~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_fill_bit~1_combout\ = (\nios|the_cpu_0|av_fill_bit~0_combout\ & \nios|the_cpu_0|R_ctrl_ld_signed~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|av_fill_bit~0_combout\,
	datad => \nios|the_cpu_0|R_ctrl_ld_signed~regout\,
	combout => \nios|the_cpu_0|av_fill_bit~1_combout\);

-- Location: LCCOMB_X23_Y21_N2
\nios|the_cpu_0|av_ld_byte1_data[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte1_data[5]~5_combout\ = (\nios|the_cpu_0|av_ld_aligning_data~regout\ & ((\nios|the_cpu_0|av_fill_bit~1_combout\))) # (!\nios|the_cpu_0|av_ld_aligning_data~regout\ & 
-- (\nios|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~23_combout\,
	datab => \nios|the_cpu_0|av_fill_bit~1_combout\,
	datad => \nios|the_cpu_0|av_ld_aligning_data~regout\,
	combout => \nios|the_cpu_0|av_ld_byte1_data[5]~5_combout\);

-- Location: LCFF_X23_Y21_N3
\nios|the_cpu_0|av_ld_byte1_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte1_data[5]~5_combout\,
	sdata => \nios|the_cpu_0|av_ld_byte2_data\(5),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \nios|the_cpu_0|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte1_data\(5));

-- Location: LCFF_X31_Y18_N9
\nios|the_ps2|the_de2_ps2|U1|S_Reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~2_combout\,
	ena => \nios|the_ps2|the_de2_ps2|U1|S_Reg[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|S_Reg\(6));

-- Location: LCCOMB_X31_Y18_N2
\nios|the_ps2|the_de2_ps2|U1|Scan_Code~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Scan_Code~4_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_ps2|the_de2_ps2|U1|S_Reg\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|S_Reg\(6),
	combout => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~4_combout\);

-- Location: LCFF_X31_Y18_N3
\nios|the_ps2|the_de2_ps2|U1|S_Reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~4_combout\,
	ena => \nios|the_ps2|the_de2_ps2|U1|S_Reg[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|S_Reg\(5));

-- Location: LCCOMB_X31_Y18_N28
\nios|the_ps2|the_de2_ps2|U1|Scan_Code~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Scan_Code~5_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_ps2|the_de2_ps2|U1|S_Reg\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|S_Reg\(5),
	combout => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~5_combout\);

-- Location: LCFF_X27_Y18_N11
\nios|the_ps2|the_de2_ps2|U1|Scan_Code[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~5_combout\,
	sload => VCC,
	ena => \nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(5));

-- Location: LCFF_X30_Y18_N19
\nios|the_cpu_0_data_master|dbs_16_reg_segment_0[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SRAM_DQ[5]~5\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_cpu_0_data_master|process_3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(5));

-- Location: LCCOMB_X30_Y18_N18
\nios|the_cpu_0|av_ld_byte0_data_nxt[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[5]~8_combout\ = (\nios|the_vga|vga|readdata\(5) & (((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(5)) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)))) # 
-- (!\nios|the_vga|vga|readdata\(5) & (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & ((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(5)) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|readdata\(5),
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datac => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(5),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[5]~8_combout\);

-- Location: LCCOMB_X27_Y18_N10
\nios|the_cpu_0|av_ld_byte0_data_nxt[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[5]~9_combout\ = (\nios|the_cpu_0|av_ld_byte0_data_nxt[5]~8_combout\ & (((\nios|the_cpu_0|W_alu_result\(2) & \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(5))) # 
-- (!\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(2),
	datab => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datac => \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(5),
	datad => \nios|the_cpu_0|av_ld_byte0_data_nxt[5]~8_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[5]~9_combout\);

-- Location: LCCOMB_X27_Y18_N14
\nios|the_cpu_0|av_ld_byte0_data_nxt[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[5]~11_combout\ = (\nios|the_cpu_0|av_ld_rshift8~1_combout\ & (!\nios|the_cpu_0|av_ld_byte0_data_nxt[5]~10_combout\ & ((\nios|the_cpu_0|av_ld_byte0_data_nxt[5]~9_combout\)))) # (!\nios|the_cpu_0|av_ld_rshift8~1_combout\ 
-- & (((\nios|the_cpu_0|av_ld_byte1_data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte0_data_nxt[5]~10_combout\,
	datab => \nios|the_cpu_0|av_ld_byte1_data\(5),
	datac => \nios|the_cpu_0|av_ld_rshift8~1_combout\,
	datad => \nios|the_cpu_0|av_ld_byte0_data_nxt[5]~9_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[5]~11_combout\);

-- Location: LCFF_X27_Y18_N15
\nios|the_cpu_0|av_ld_byte0_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte0_data_nxt[5]~11_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte0_data\(5));

-- Location: LCCOMB_X27_Y18_N0
\nios|the_cpu_0|W_rf_wr_data[5]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[5]~14_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte0_data\(5))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (!\nios|the_cpu_0|E_alu_result~22_combout\ & (\nios|the_cpu_0|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_alu_result~22_combout\,
	datab => \nios|the_cpu_0|W_alu_result\(5),
	datac => \nios|the_cpu_0|av_ld_byte0_data\(5),
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[5]~14_combout\);

-- Location: LCCOMB_X30_Y25_N0
\nios|the_cpu_0|E_src1[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[6]~6_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (!\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|D_iw\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(10),
	datab => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datad => \nios|the_cpu_0|R_src1~26_combout\,
	combout => \nios|the_cpu_0|E_src1[6]~6_combout\);

-- Location: LCFF_X30_Y25_N1
\nios|the_cpu_0|E_src1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[6]~6_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[4]~8_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(6));

-- Location: LCCOMB_X29_Y25_N4
\nios|the_cpu_0|E_logic_result[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[6]~6_combout\ = (\nios|the_cpu_0|E_src1\(6) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src2\(6)))))) # (!\nios|the_cpu_0|E_src1\(6) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src2\(6)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(0),
	datab => \nios|the_cpu_0|R_logic_op\(1),
	datac => \nios|the_cpu_0|E_src1\(6),
	datad => \nios|the_cpu_0|E_src2\(6),
	combout => \nios|the_cpu_0|E_logic_result[6]~6_combout\);

-- Location: LCCOMB_X27_Y22_N4
\nios|the_cpu_0|W_alu_result[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[6]~6_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|E_logic_result[6]~6_combout\))) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|F_pc[4]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc[4]~3_combout\,
	datab => \nios|the_cpu_0|E_logic_result[6]~6_combout\,
	datad => \nios|the_cpu_0|R_ctrl_logic~regout\,
	combout => \nios|the_cpu_0|W_alu_result[6]~6_combout\);

-- Location: LCFF_X27_Y22_N5
\nios|the_cpu_0|W_alu_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[6]~6_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(6),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(6));

-- Location: LCCOMB_X28_Y18_N22
\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\ = (!\nios|the_cpu_0|W_alu_result\(5) & (!\nios|the_cpu_0|W_alu_result\(4) & (\nios|the_cpu_0|W_alu_result\(6) & 
-- \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(5),
	datab => \nios|the_cpu_0|W_alu_result\(4),
	datac => \nios|the_cpu_0|W_alu_result\(6),
	datad => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~1_combout\,
	combout => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\);

-- Location: LCFF_X23_Y14_N17
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X25_Y12_N8
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ (VCC)
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCFF_X25_Y12_N9
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X25_Y12_N10
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X25_Y12_N11
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X25_Y12_N12
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X25_Y12_N13
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X25_Y12_N14
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCFF_X25_Y12_N15
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X25_Y12_N16
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- !\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCFF_X25_Y12_N17
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4));

-- Location: LCCOMB_X25_Y12_N18
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5),
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: LCFF_X25_Y12_N19
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5));

-- Location: LCCOMB_X27_Y12_N2
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0) $ (VCC)
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0),
	datad => VCC,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCFF_X27_Y12_N3
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

-- Location: LCCOMB_X27_Y12_N4
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCFF_X27_Y12_N5
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1));

-- Location: LCCOMB_X27_Y12_N6
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- !\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCFF_X27_Y12_N7
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2));

-- Location: LCCOMB_X27_Y12_N8
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: LCFF_X27_Y12_N9
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3));

-- Location: LCCOMB_X27_Y12_N10
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- !\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: LCFF_X27_Y12_N11
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4));

-- Location: LCCOMB_X27_Y12_N12
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5),
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: LCFF_X27_Y12_N13
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5));

-- Location: LCCOMB_X30_Y14_N16
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ (VCC)
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCFF_X30_Y14_N17
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X30_Y14_N18
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X30_Y14_N19
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X30_Y14_N20
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X30_Y14_N21
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X30_Y14_N22
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCFF_X30_Y14_N23
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X30_Y14_N24
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- !\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCFF_X30_Y14_N25
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4));

-- Location: LCCOMB_X30_Y14_N26
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5),
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: LCFF_X30_Y14_N27
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5));

-- Location: LCCOMB_X27_Y14_N20
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0) $ (VCC)
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0),
	datad => VCC,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCFF_X27_Y14_N21
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|rd_wfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

-- Location: LCCOMB_X27_Y14_N22
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCFF_X27_Y14_N23
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|rd_wfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1));

-- Location: LCCOMB_X27_Y14_N24
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- !\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCFF_X27_Y14_N25
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|rd_wfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2));

-- Location: LCCOMB_X27_Y14_N26
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: LCFF_X27_Y14_N27
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|rd_wfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3));

-- Location: LCCOMB_X27_Y14_N28
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- !\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4),
	datad => VCC,
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: LCFF_X27_Y14_N29
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|rd_wfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4));

-- Location: LCCOMB_X27_Y14_N30
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5),
	cin => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: LCFF_X27_Y14_N31
\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|rd_wfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5));

-- Location: LCCOMB_X27_Y14_N12
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena1~regout\,
	datad => \nios|the_jtag_uart_0|r_val~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCFF_X25_Y14_N1
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(3));

-- Location: LCFF_X25_Y14_N23
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(4));

-- Location: LCCOMB_X25_Y14_N4
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout\);

-- Location: LCFF_X25_Y14_N5
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(5));

-- Location: LCCOMB_X25_Y14_N10
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout\);

-- Location: LCFF_X25_Y14_N11
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(6));

-- Location: LCCOMB_X25_Y14_N20
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder_combout\);

-- Location: LCFF_X25_Y14_N21
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(7));

-- Location: LCCOMB_X22_Y14_N10
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(7),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: LCFF_X22_Y14_N11
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X22_Y14_N12
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(6),
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: LCFF_X22_Y14_N13
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X22_Y14_N30
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X23_Y14_N28
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\);

-- Location: LCFF_X23_Y14_N29
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst1~regout\);

-- Location: LCCOMB_X23_Y14_N0
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst1~regout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: LCFF_X23_Y14_N1
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2~regout\);

-- Location: LCCOMB_X23_Y14_N8
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rst2~regout\,
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCFF_X23_Y14_N9
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\);

-- Location: LCFF_X23_Y14_N7
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid0~regout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid~regout\);

-- Location: LCCOMB_X23_Y14_N12
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(2),
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|write_stalled~regout\,
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X25_Y14_N8
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: LCFF_X25_Y14_N9
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(1));

-- Location: LCCOMB_X23_Y14_N6
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rvalid~regout\,
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(1),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X22_Y14_N0
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout\,
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\,
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: LCFF_X22_Y14_N1
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X22_Y14_N26
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: LCFF_X22_Y14_N27
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\);

-- Location: LCCOMB_X22_Y14_N18
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout\,
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|state~regout\,
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X25_Y14_N2
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X25_Y14_N28
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(5),
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: LCFF_X25_Y14_N29
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X25_Y14_N22
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(4),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: LCCOMB_X25_Y14_N6
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: LCFF_X25_Y14_N7
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X25_Y14_N0
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|rdata\(3),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: LCCOMB_X25_Y14_N24
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCFF_X25_Y14_N25
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X24_Y14_N22
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: LCFF_X24_Y14_N23
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X24_Y14_N20
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: LCFF_X24_Y14_N21
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(2));

-- Location: LCCOMB_X24_Y14_N18
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: LCFF_X24_Y14_N19
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X24_Y14_N8
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: LCFF_X24_Y14_N9
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(4));

-- Location: LCCOMB_X24_Y14_N6
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: LCFF_X24_Y14_N7
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X24_Y14_N28
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: LCFF_X24_Y14_N29
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(6));

-- Location: LCCOMB_X24_Y14_N10
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: LCFF_X24_Y14_N11
\nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|jtag_uart_0_alt_jtag_atlantic|wdata\(7));

-- Location: LCCOMB_X25_Y17_N2
\nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(4) = (((\nios|the_jtag_uart_0|read_0~regout\ & \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4))) # 
-- (!\nios|the_cpu_0|W_alu_result\(3))) # (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|read_0~regout\,
	datab => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	datad => \nios|the_cpu_0|W_alu_result\(3),
	combout => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(4));

-- Location: LCFF_X25_Y17_N3
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(4),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(4));

-- Location: LCCOMB_X27_Y18_N30
\nios|the_cpu_0|av_ld_byte0_data_nxt[4]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[4]~14_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ & (((!\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(4) & 
-- !\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\)) # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~1_combout\))) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ & (!\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(4) & 
-- (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(4),
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~1_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[4]~14_combout\);

-- Location: LCFF_X31_Y18_N29
\nios|the_ps2|the_de2_ps2|U1|S_Reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~5_combout\,
	ena => \nios|the_ps2|the_de2_ps2|U1|S_Reg[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|S_Reg\(4));

-- Location: LCCOMB_X31_Y18_N20
\nios|the_ps2|the_de2_ps2|U1|Scan_Code~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Scan_Code~6_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_ps2|the_de2_ps2|U1|S_Reg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|S_Reg\(4),
	combout => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~6_combout\);

-- Location: LCFF_X31_Y18_N21
\nios|the_ps2|the_de2_ps2|U1|Scan_Code[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~6_combout\,
	ena => \nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(4));

-- Location: LCFF_X30_Y18_N7
\nios|the_cpu_0_data_master|dbs_16_reg_segment_0[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SRAM_DQ[4]~4\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_cpu_0_data_master|process_3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(4));

-- Location: LCCOMB_X30_Y18_N6
\nios|the_cpu_0|av_ld_byte0_data_nxt[4]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[4]~12_combout\ = (\nios|the_vga|vga|readdata\(4) & (((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(4)) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)))) # 
-- (!\nios|the_vga|vga|readdata\(4) & (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & ((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(4)) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|readdata\(4),
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datac => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(4),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[4]~12_combout\);

-- Location: LCCOMB_X27_Y18_N4
\nios|the_cpu_0|av_ld_byte0_data_nxt[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[4]~13_combout\ = (\nios|the_cpu_0|av_ld_byte0_data_nxt[4]~12_combout\ & (((\nios|the_cpu_0|W_alu_result\(2) & \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(4))) # 
-- (!\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(2),
	datab => \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(4),
	datac => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datad => \nios|the_cpu_0|av_ld_byte0_data_nxt[4]~12_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[4]~13_combout\);

-- Location: LCCOMB_X27_Y18_N26
\nios|the_cpu_0|av_ld_byte0_data_nxt[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[4]~15_combout\ = (\nios|the_cpu_0|av_ld_rshift8~1_combout\ & (!\nios|the_cpu_0|av_ld_byte0_data_nxt[4]~14_combout\ & ((\nios|the_cpu_0|av_ld_byte0_data_nxt[4]~13_combout\)))) # 
-- (!\nios|the_cpu_0|av_ld_rshift8~1_combout\ & (((\nios|the_cpu_0|av_ld_byte1_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_rshift8~1_combout\,
	datab => \nios|the_cpu_0|av_ld_byte0_data_nxt[4]~14_combout\,
	datac => \nios|the_cpu_0|av_ld_byte1_data\(4),
	datad => \nios|the_cpu_0|av_ld_byte0_data_nxt[4]~13_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[4]~15_combout\);

-- Location: LCFF_X27_Y18_N27
\nios|the_cpu_0|av_ld_byte0_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte0_data_nxt[4]~15_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte0_data\(4));

-- Location: LCCOMB_X27_Y18_N12
\nios|the_cpu_0|W_rf_wr_data[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[4]~15_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte0_data\(4))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (!\nios|the_cpu_0|E_alu_result~22_combout\ & ((\nios|the_cpu_0|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_alu_result~22_combout\,
	datab => \nios|the_cpu_0|av_ld_byte0_data\(4),
	datac => \nios|the_cpu_0|W_alu_result\(4),
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[4]~15_combout\);

-- Location: LCCOMB_X30_Y25_N14
\nios|the_cpu_0|E_src1[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[2]~2_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2)))) # (!\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|D_iw\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(6),
	datab => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datad => \nios|the_cpu_0|R_src1~26_combout\,
	combout => \nios|the_cpu_0|E_src1[2]~2_combout\);

-- Location: LCFF_X30_Y25_N15
\nios|the_cpu_0|E_src1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[2]~2_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[0]~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(2));

-- Location: LCCOMB_X28_Y25_N0
\nios|the_cpu_0|E_logic_result[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[2]~2_combout\ = (\nios|the_cpu_0|E_src2\(2) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|E_src1\(2) & \nios|the_cpu_0|R_logic_op\(0)))))) # (!\nios|the_cpu_0|E_src2\(2) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- (\nios|the_cpu_0|E_src1\(2))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|E_src1\(2) & !\nios|the_cpu_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(1),
	datab => \nios|the_cpu_0|E_src2\(2),
	datac => \nios|the_cpu_0|E_src1\(2),
	datad => \nios|the_cpu_0|R_logic_op\(0),
	combout => \nios|the_cpu_0|E_logic_result[2]~2_combout\);

-- Location: LCCOMB_X28_Y25_N8
\nios|the_cpu_0|W_alu_result[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[2]~2_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|E_logic_result[2]~2_combout\))) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|F_pc[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc[0]~0_combout\,
	datab => \nios|the_cpu_0|E_logic_result[2]~2_combout\,
	datad => \nios|the_cpu_0|R_ctrl_logic~regout\,
	combout => \nios|the_cpu_0|W_alu_result[2]~2_combout\);

-- Location: LCFF_X28_Y25_N9
\nios|the_cpu_0|W_alu_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[2]~2_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(2),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(2));

-- Location: LCFF_X31_Y18_N7
\nios|the_ps2|the_de2_ps2|U1|S_Reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~6_combout\,
	sload => VCC,
	ena => \nios|the_ps2|the_de2_ps2|U1|S_Reg[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|S_Reg\(3));

-- Location: LCCOMB_X31_Y18_N14
\nios|the_ps2|the_de2_ps2|U1|Scan_Code~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Scan_Code~7_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_ps2|the_de2_ps2|U1|S_Reg\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|S_Reg\(3),
	combout => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~7_combout\);

-- Location: LCFF_X31_Y18_N1
\nios|the_ps2|the_de2_ps2|U1|S_Reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~7_combout\,
	sload => VCC,
	ena => \nios|the_ps2|the_de2_ps2|U1|S_Reg[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|S_Reg\(2));

-- Location: LCCOMB_X31_Y18_N16
\nios|the_ps2|the_de2_ps2|U1|Scan_Code~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Scan_Code~8_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_ps2|the_de2_ps2|U1|S_Reg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|S_Reg\(2),
	combout => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~8_combout\);

-- Location: LCFF_X31_Y18_N17
\nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~8_combout\,
	ena => \nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(2));

-- Location: LCFF_X30_Y18_N11
\nios|the_cpu_0_data_master|dbs_16_reg_segment_0[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SRAM_DQ[2]~2\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_cpu_0_data_master|process_3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(2));

-- Location: LCCOMB_X30_Y18_N10
\nios|the_cpu_0|av_ld_byte0_data_nxt[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[2]~20_combout\ = (\nios|the_vga|vga|readdata\(2) & (((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(2)) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)))) # 
-- (!\nios|the_vga|vga|readdata\(2) & (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & ((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(2)) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|readdata\(2),
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datac => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(2),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[2]~20_combout\);

-- Location: LCCOMB_X25_Y20_N28
\nios|the_cpu_0|av_ld_byte0_data_nxt[2]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[2]~21_combout\ = (\nios|the_cpu_0|av_ld_byte0_data_nxt[2]~20_combout\ & (((\nios|the_cpu_0|W_alu_result\(2) & \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(2))) # 
-- (!\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datab => \nios|the_cpu_0|W_alu_result\(2),
	datac => \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(2),
	datad => \nios|the_cpu_0|av_ld_byte0_data_nxt[2]~20_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[2]~21_combout\);

-- Location: LCCOMB_X25_Y17_N14
\nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(2) = (((\nios|the_jtag_uart_0|read_0~regout\ & \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2))) # 
-- (!\nios|the_cpu_0|W_alu_result\(3))) # (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|read_0~regout\,
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	datac => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~2_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(3),
	combout => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(2));

-- Location: LCFF_X25_Y17_N15
\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata\(2),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(2));

-- Location: LCCOMB_X25_Y20_N14
\nios|the_cpu_0|av_ld_byte0_data_nxt[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[2]~22_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ & (((!\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(2) & 
-- !\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\)) # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~12_combout\))) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ & (((!\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(2) & 
-- !\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~12_combout\,
	datac => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(2),
	datad => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[2]~22_combout\);

-- Location: LCCOMB_X25_Y20_N0
\nios|the_cpu_0|av_ld_byte0_data_nxt[2]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[2]~23_combout\ = (\nios|the_cpu_0|av_ld_rshift8~1_combout\ & (((\nios|the_cpu_0|av_ld_byte0_data_nxt[2]~21_combout\ & !\nios|the_cpu_0|av_ld_byte0_data_nxt[2]~22_combout\)))) # 
-- (!\nios|the_cpu_0|av_ld_rshift8~1_combout\ & (\nios|the_cpu_0|av_ld_byte1_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte1_data\(2),
	datab => \nios|the_cpu_0|av_ld_byte0_data_nxt[2]~21_combout\,
	datac => \nios|the_cpu_0|av_ld_byte0_data_nxt[2]~22_combout\,
	datad => \nios|the_cpu_0|av_ld_rshift8~1_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[2]~23_combout\);

-- Location: LCFF_X25_Y20_N1
\nios|the_cpu_0|av_ld_byte0_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte0_data_nxt[2]~23_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte0_data\(2));

-- Location: LCCOMB_X25_Y20_N18
\nios|the_cpu_0|W_rf_wr_data[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[2]~17_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte0_data\(2))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (!\nios|the_cpu_0|E_alu_result~22_combout\ & (\nios|the_cpu_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_ld~regout\,
	datab => \nios|the_cpu_0|E_alu_result~22_combout\,
	datac => \nios|the_cpu_0|W_alu_result\(2),
	datad => \nios|the_cpu_0|av_ld_byte0_data\(2),
	combout => \nios|the_cpu_0|W_rf_wr_data[2]~17_combout\);

-- Location: LCCOMB_X29_Y19_N16
\nios|the_cpu_0|E_st_data[20]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_st_data[20]~4_combout\ = (\nios|the_cpu_0|D_iw\(4) & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20))) # (!\nios|the_cpu_0|D_iw\(4) & 
-- ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datac => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \nios|the_cpu_0|D_iw\(4),
	combout => \nios|the_cpu_0|E_st_data[20]~4_combout\);

-- Location: LCFF_X29_Y19_N17
\nios|the_cpu_0|d_writedata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_st_data[20]~4_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(20));

-- Location: LCCOMB_X25_Y19_N22
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~27_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (!\nios|the_cpu_0|W_alu_result\(10))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- ((!\nios|the_cpu_0|F_pc\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(10),
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25),
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~27_combout\);

-- Location: LCCOMB_X24_Y18_N0
\nios|the_cpu_0|F_iw[25]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[25]~55_combout\ = (\nios|the_cpu_0|F_iw[25]~54_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~27_combout\) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datac => \nios|the_cpu_0|F_iw[25]~54_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~27_combout\,
	combout => \nios|the_cpu_0|F_iw[25]~55_combout\);

-- Location: LCFF_X24_Y18_N1
\nios|the_cpu_0|D_iw[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[25]~55_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(25));

-- Location: LCCOMB_X27_Y19_N16
\nios|the_cpu_0|E_st_data[19]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_st_data[19]~3_combout\ = (\nios|the_cpu_0|D_iw\(4) & ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))) # (!\nios|the_cpu_0|D_iw\(4) & 
-- (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|D_iw\(4),
	datac => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \nios|the_cpu_0|E_st_data[19]~3_combout\);

-- Location: LCFF_X27_Y19_N17
\nios|the_cpu_0|d_writedata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_st_data[19]~3_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(19));

-- Location: LCCOMB_X25_Y19_N28
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~26_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (!\nios|the_cpu_0|W_alu_result\(10))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- ((!\nios|the_cpu_0|F_pc\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(10),
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24),
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~26_combout\);

-- Location: LCCOMB_X25_Y18_N28
\nios|the_cpu_0|F_iw[24]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[24]~52_combout\ = (\nios|the_cpu_0|D_iw[13]~0_combout\ & ((\SRAM_DQ[8]~8\) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datac => \SRAM_DQ[8]~8\,
	datad => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[24]~52_combout\);

-- Location: LCCOMB_X25_Y18_N20
\nios|the_cpu_0|F_iw[24]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[24]~53_combout\ = (\nios|the_cpu_0|F_iw[24]~52_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~26_combout\) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~26_combout\,
	datad => \nios|the_cpu_0|F_iw[24]~52_combout\,
	combout => \nios|the_cpu_0|F_iw[24]~53_combout\);

-- Location: LCFF_X25_Y18_N21
\nios|the_cpu_0|D_iw[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[24]~53_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(24));

-- Location: LCCOMB_X29_Y19_N22
\nios|the_cpu_0|E_st_data[18]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_st_data[18]~2_combout\ = (\nios|the_cpu_0|D_iw\(4) & ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))) # (!\nios|the_cpu_0|D_iw\(4) & 
-- (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datad => \nios|the_cpu_0|D_iw\(4),
	combout => \nios|the_cpu_0|E_st_data[18]~2_combout\);

-- Location: LCFF_X29_Y19_N23
\nios|the_cpu_0|d_writedata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_st_data[18]~2_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(18));

-- Location: LCCOMB_X25_Y19_N24
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[23]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[23]~17_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (!\nios|the_cpu_0|W_alu_result\(10))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- ((!\nios|the_cpu_0|F_pc\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(10),
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23),
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[23]~17_combout\);

-- Location: LCCOMB_X22_Y19_N0
\nios|the_cpu_0|F_iw[23]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[23]~31_combout\ = (\nios|the_cpu_0|F_iw[23]~30_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[23]~17_combout\) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datab => \nios|the_cpu_0|F_iw[23]~30_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[23]~17_combout\,
	combout => \nios|the_cpu_0|F_iw[23]~31_combout\);

-- Location: LCFF_X22_Y19_N1
\nios|the_cpu_0|D_iw[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[23]~31_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(23));

-- Location: LCCOMB_X28_Y20_N16
\nios|the_cpu_0|E_st_data[17]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_st_data[17]~1_combout\ = (\nios|the_cpu_0|D_iw\(4) & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17))) # (!\nios|the_cpu_0|D_iw\(4) & 
-- ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datac => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \nios|the_cpu_0|D_iw\(4),
	combout => \nios|the_cpu_0|E_st_data[17]~1_combout\);

-- Location: LCFF_X28_Y20_N17
\nios|the_cpu_0|d_writedata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_st_data[17]~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(17));

-- Location: LCCOMB_X25_Y16_N30
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~33_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(34))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31) & ((!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(34),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~33_combout\);

-- Location: LCFF_X25_Y16_N31
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~33_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(31));

-- Location: LCCOMB_X25_Y16_N10
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~50_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(31))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(31),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(31),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~50_combout\);

-- Location: LCCOMB_X21_Y15_N16
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~51_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~50_combout\)))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(33),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~50_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~51_combout\);

-- Location: LCFF_X21_Y15_N17
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~51_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(32));

-- Location: LCCOMB_X25_Y15_N2
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[32]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(32),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[32]~feeder_combout\);

-- Location: LCFF_X25_Y15_N3
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[32]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(32));

-- Location: LCFF_X27_Y16_N21
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~21_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(32),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X23_Y15_N10
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~30_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(30))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(30),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~30_combout\);

-- Location: LCFF_X23_Y15_N11
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~30_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(27));

-- Location: LCCOMB_X23_Y15_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~42_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(27))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(27),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(27),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~42_combout\);

-- Location: LCCOMB_X24_Y15_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~43_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~42_combout\))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~42_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(29),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~43_combout\);

-- Location: LCFF_X24_Y15_N19
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~43_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(28));

-- Location: LCCOMB_X25_Y15_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[28]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(28),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[28]~feeder_combout\);

-- Location: LCFF_X25_Y15_N13
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[28]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(28));

-- Location: LCCOMB_X27_Y16_N6
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~28_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(28))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(28),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~28_combout\);

-- Location: LCFF_X27_Y16_N7
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~28_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(25));

-- Location: LCCOMB_X25_Y16_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~38_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(25))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(25),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(25),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~38_combout\);

-- Location: LCCOMB_X24_Y15_N22
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~39_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~38_combout\ & 
-- !\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\)))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(27),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~38_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~39_combout\);

-- Location: LCFF_X24_Y15_N23
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~39_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(26));

-- Location: LCCOMB_X25_Y15_N24
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[26]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(26),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[26]~feeder_combout\);

-- Location: LCFF_X25_Y15_N25
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[26]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(26));

-- Location: LCFF_X27_Y16_N9
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~9_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(26),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X27_Y16_N14
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~15_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(5) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~14\)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(5) & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~14\) # (GND)))
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~16\ = CARRY((!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~14\) # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~14\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~15_combout\,
	cout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~16\);

-- Location: LCFF_X27_Y16_N15
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~15_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(29),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X27_Y16_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~19_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(7) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~18\)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(7) & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~18\) # (GND)))
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~20\ = CARRY((!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~18\) # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~18\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~19_combout\,
	cout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~20\);

-- Location: LCCOMB_X20_Y16_N14
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[31]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(31),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[31]~feeder_combout\);

-- Location: LCFF_X20_Y16_N15
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[31]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(31));

-- Location: LCFF_X27_Y16_N19
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~19_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(31),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X27_Y16_N22
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~23_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(9) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~22\)) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(9) & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~22\) # (GND)))
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~24\ = CARRY((!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~22\) # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~22\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~23_combout\,
	cout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~24\);

-- Location: LCFF_X27_Y16_N23
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~23_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(33),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X27_Y16_N24
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[10]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[10]~25_combout\ = \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10) $ (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	cin => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~24\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[10]~25_combout\);

-- Location: LCFF_X27_Y16_N25
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[10]~25_combout\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(17),
	sload => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X27_Y16_N4
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~17_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(19))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(19),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~17_combout\);

-- Location: LCFF_X27_Y16_N5
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg~17_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(16));

-- Location: LCCOMB_X25_Y19_N4
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[22]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[22]~19_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (!\nios|the_cpu_0|W_alu_result\(10))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- ((!\nios|the_cpu_0|F_pc\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(10),
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22),
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[22]~19_combout\);

-- Location: LCCOMB_X30_Y20_N26
\nios|the_cpu_0|F_iw[22]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[22]~34_combout\ = (\nios|the_cpu_0|D_iw[13]~0_combout\ & ((\SRAM_DQ[6]~6\) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[6]~6\,
	datac => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datad => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[22]~34_combout\);

-- Location: LCCOMB_X22_Y19_N2
\nios|the_cpu_0|F_iw[22]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[22]~35_combout\ = (\nios|the_cpu_0|F_iw[22]~34_combout\ & (((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[22]~19_combout\) # (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\)) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[22]~19_combout\,
	datac => \nios|the_cpu_0|F_iw[22]~34_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	combout => \nios|the_cpu_0|F_iw[22]~35_combout\);

-- Location: LCFF_X22_Y19_N3
\nios|the_cpu_0|D_iw[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[22]~35_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(22));

-- Location: LCCOMB_X29_Y19_N26
\nios|the_cpu_0|R_src2_lo[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_lo[12]~4_combout\ = (!\nios|the_cpu_0|R_src2_lo~0_combout\ & ((\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(18)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & 
-- (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datac => \nios|the_cpu_0|D_iw\(18),
	datad => \nios|the_cpu_0|R_src2_lo~0_combout\,
	combout => \nios|the_cpu_0|R_src2_lo[12]~4_combout\);

-- Location: LCFF_X29_Y19_N27
\nios|the_cpu_0|E_src2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src2_lo[12]~4_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(12));

-- Location: LCCOMB_X28_Y22_N24
\nios|the_cpu_0|E_logic_result[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[12]~12_combout\ = (\nios|the_cpu_0|E_src1\(12) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|E_src2\(12) & \nios|the_cpu_0|R_logic_op\(0)))))) # (!\nios|the_cpu_0|E_src1\(12) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- (\nios|the_cpu_0|E_src2\(12))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|E_src2\(12) & !\nios|the_cpu_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(12),
	datab => \nios|the_cpu_0|R_logic_op\(1),
	datac => \nios|the_cpu_0|E_src2\(12),
	datad => \nios|the_cpu_0|R_logic_op\(0),
	combout => \nios|the_cpu_0|E_logic_result[12]~12_combout\);

-- Location: LCCOMB_X27_Y22_N26
\nios|the_cpu_0|W_alu_result[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[12]~12_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|E_logic_result[12]~12_combout\))) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|F_pc[10]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc[10]~8_combout\,
	datab => \nios|the_cpu_0|E_logic_result[12]~12_combout\,
	datad => \nios|the_cpu_0|R_ctrl_logic~regout\,
	combout => \nios|the_cpu_0|W_alu_result[12]~12_combout\);

-- Location: LCCOMB_X29_Y22_N6
\nios|the_cpu_0|E_shift_rot_result_nxt[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[12]~12_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(13))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(13),
	datab => \nios|the_cpu_0|E_shift_rot_result\(11),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[12]~12_combout\);

-- Location: LCFF_X29_Y22_N7
\nios|the_cpu_0|E_shift_rot_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[12]~12_combout\,
	sdata => \nios|the_cpu_0|E_src1\(12),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(12));

-- Location: LCFF_X27_Y22_N27
\nios|the_cpu_0|W_alu_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[12]~12_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(12),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(12));

-- Location: LCCOMB_X28_Y18_N2
\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~1_combout\ = (\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~0_combout\ & (\nios|the_cpu_0|W_alu_result\(12) 
-- & (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2_combout\ & !\nios|the_cpu_0|W_alu_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~0_combout\,
	datab => \nios|the_cpu_0|W_alu_result\(12),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(11),
	combout => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~1_combout\);

-- Location: LCCOMB_X28_Y18_N28
\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\ = (\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~1_combout\ & (!\nios|the_cpu_0|W_alu_result\(6) & 
-- ((!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\) # (!\nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\,
	datab => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~1_combout\,
	datac => \nios|the_cpu_0|W_alu_result\(6),
	datad => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\,
	combout => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\);

-- Location: LCCOMB_X29_Y15_N8
\nios|the_vga|vga|led_chooser~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|led_chooser~0_combout\ = (!\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\) # (!\nios|the_cpu_0|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|d_writedata\(0),
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|led_chooser~0_combout\);

-- Location: LCFF_X29_Y15_N9
\nios|the_vga|vga|led_chooser[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|led_chooser~0_combout\,
	ena => \nios|the_vga|vga|led_chooser[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|led_chooser\(0));

-- Location: LCCOMB_X28_Y18_N20
\nios|the_vga|vga|RAM~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~131_combout\ = (\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\ & (!\nios|the_cpu_0|W_alu_result\(2) & (!\nios|the_cpu_0|W_alu_result\(3)))) # 
-- (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\ & (((\nios|the_vga|vga|led_chooser\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(2),
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datac => \nios|the_cpu_0|W_alu_result\(3),
	datad => \nios|the_vga|vga|led_chooser\(0),
	combout => \nios|the_vga|vga|RAM~131_combout\);

-- Location: LCCOMB_X28_Y16_N30
\nios|the_vga|vga|RAM~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~154_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|led_chooser\(1),
	datab => \nios|the_vga|vga|RAM~131_combout\,
	datac => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	combout => \nios|the_vga|vga|RAM~154_combout\);

-- Location: LCFF_X29_Y16_N11
\nios|the_vga|vga|RAM~36\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(1),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~36_regout\);

-- Location: LCCOMB_X28_Y16_N8
\nios|the_vga|vga|readdata~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|readdata~14_combout\ = (\nios|the_vga|vga|RAM~154_combout\ & (\nios|the_vga|vga|RAM~36_regout\ & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|RAM~154_combout\,
	datac => \nios|the_vga|vga|RAM~36_regout\,
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|readdata~14_combout\);

-- Location: LCFF_X28_Y16_N9
\nios|the_vga|vga|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|readdata~14_combout\,
	ena => \nios|the_vga|vga|readdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|readdata\(1));

-- Location: LCFF_X28_Y16_N19
\nios|the_cpu_0_data_master|dbs_16_reg_segment_0[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SRAM_DQ[1]~1\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_cpu_0_data_master|process_3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(1));

-- Location: LCCOMB_X28_Y16_N18
\nios|the_cpu_0|av_ld_byte0_data_nxt[1]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[1]~24_combout\ = (\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (\nios|the_vga|vga|readdata\(1) & ((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(1)) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)))) # (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\ & (((\nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(1)) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga_avalon_slave_0|cpu_0_data_master_requests_vga_avalon_slave_0~combout\,
	datab => \nios|the_vga|vga|readdata\(1),
	datac => \nios|the_cpu_0_data_master|dbs_16_reg_segment_0\(1),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[1]~24_combout\);

-- Location: LCFF_X31_Y18_N27
\nios|the_ps2|the_de2_ps2|U1|S_Reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~8_combout\,
	sload => VCC,
	ena => \nios|the_ps2|the_de2_ps2|U1|S_Reg[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|S_Reg\(1));

-- Location: LCCOMB_X31_Y18_N10
\nios|the_ps2|the_de2_ps2|U1|Scan_Code~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_ps2|the_de2_ps2|U1|Scan_Code~9_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_ps2|the_de2_ps2|U1|S_Reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_ps2|the_de2_ps2|U1|S_Reg\(1),
	combout => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~9_combout\);

-- Location: LCFF_X31_Y18_N11
\nios|the_ps2|the_de2_ps2|U1|Scan_Code[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_ps2|the_de2_ps2|U1|Scan_Code~9_combout\,
	ena => \nios|the_ps2|the_de2_ps2|U1|Scan_Code[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(1));

-- Location: LCCOMB_X28_Y16_N12
\nios|the_cpu_0|av_ld_byte0_data_nxt[1]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[1]~25_combout\ = (\nios|the_cpu_0|av_ld_byte0_data_nxt[1]~24_combout\ & (((\nios|the_cpu_0|W_alu_result\(2) & \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(1))) # 
-- (!\nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_ps2_s1|cpu_0_data_master_granted_ps2_s1~0_combout\,
	datab => \nios|the_cpu_0|av_ld_byte0_data_nxt[1]~24_combout\,
	datac => \nios|the_cpu_0|W_alu_result\(2),
	datad => \nios|the_ps2|the_de2_ps2|U1|Scan_Code\(1),
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[1]~25_combout\);

-- Location: LCCOMB_X24_Y20_N14
\nios|the_cpu_0|av_ld_byte0_data_nxt[1]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[1]~26_combout\ = (\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(1) & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~7_combout\ & 
-- (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\))) # (!\nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(1) & (((!\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~7_combout\ & 
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\)) # (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|registered_cpu_0_data_master_readdata\(1),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~7_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datad => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[1]~26_combout\);

-- Location: LCCOMB_X24_Y20_N24
\nios|the_cpu_0|av_ld_byte0_data_nxt[1]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|av_ld_byte0_data_nxt[1]~27_combout\ = (\nios|the_cpu_0|av_ld_rshift8~1_combout\ & (((\nios|the_cpu_0|av_ld_byte0_data_nxt[1]~25_combout\ & !\nios|the_cpu_0|av_ld_byte0_data_nxt[1]~26_combout\)))) # 
-- (!\nios|the_cpu_0|av_ld_rshift8~1_combout\ & (\nios|the_cpu_0|av_ld_byte1_data\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte1_data\(1),
	datab => \nios|the_cpu_0|av_ld_byte0_data_nxt[1]~25_combout\,
	datac => \nios|the_cpu_0|av_ld_byte0_data_nxt[1]~26_combout\,
	datad => \nios|the_cpu_0|av_ld_rshift8~1_combout\,
	combout => \nios|the_cpu_0|av_ld_byte0_data_nxt[1]~27_combout\);

-- Location: LCFF_X24_Y20_N25
\nios|the_cpu_0|av_ld_byte0_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|av_ld_byte0_data_nxt[1]~27_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|av_ld_byte0_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|av_ld_byte0_data\(1));

-- Location: LCCOMB_X30_Y21_N20
\nios|the_cpu_0|W_rf_wr_data[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[1]~18_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|av_ld_byte0_data\(1))))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (!\nios|the_cpu_0|E_alu_result~22_combout\ & (\nios|the_cpu_0|W_alu_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_alu_result~22_combout\,
	datab => \nios|the_cpu_0|W_alu_result\(1),
	datac => \nios|the_cpu_0|av_ld_byte0_data\(1),
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[1]~18_combout\);

-- Location: LCCOMB_X27_Y21_N14
\nios|the_cpu_0|E_src1[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[9]~9_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9)))) # (!\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(13),
	datab => \nios|the_cpu_0|R_src1~26_combout\,
	datad => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	combout => \nios|the_cpu_0|E_src1[9]~9_combout\);

-- Location: LCCOMB_X27_Y25_N26
\nios|the_cpu_0|F_pc_plus_one[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[6]~12_combout\ = (\nios|the_cpu_0|F_pc\(6) & (\nios|the_cpu_0|F_pc_plus_one[5]~11\ $ (GND))) # (!\nios|the_cpu_0|F_pc\(6) & (!\nios|the_cpu_0|F_pc_plus_one[5]~11\ & VCC))
-- \nios|the_cpu_0|F_pc_plus_one[6]~13\ = CARRY((\nios|the_cpu_0|F_pc\(6) & !\nios|the_cpu_0|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(6),
	datad => VCC,
	cin => \nios|the_cpu_0|F_pc_plus_one[5]~11\,
	combout => \nios|the_cpu_0|F_pc_plus_one[6]~12_combout\,
	cout => \nios|the_cpu_0|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X27_Y25_N28
\nios|the_cpu_0|F_pc_plus_one[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[7]~14_combout\ = (\nios|the_cpu_0|F_pc\(7) & (!\nios|the_cpu_0|F_pc_plus_one[6]~13\)) # (!\nios|the_cpu_0|F_pc\(7) & ((\nios|the_cpu_0|F_pc_plus_one[6]~13\) # (GND)))
-- \nios|the_cpu_0|F_pc_plus_one[7]~15\ = CARRY((!\nios|the_cpu_0|F_pc_plus_one[6]~13\) # (!\nios|the_cpu_0|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|F_pc\(7),
	datad => VCC,
	cin => \nios|the_cpu_0|F_pc_plus_one[6]~13\,
	combout => \nios|the_cpu_0|F_pc_plus_one[7]~14_combout\,
	cout => \nios|the_cpu_0|F_pc_plus_one[7]~15\);

-- Location: LCFF_X27_Y21_N15
\nios|the_cpu_0|E_src1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[9]~9_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[7]~14_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(9));

-- Location: LCCOMB_X24_Y24_N2
\nios|the_cpu_0|E_logic_result[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[9]~9_combout\ = (\nios|the_cpu_0|E_src2\(9) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src1\(9)))))) # (!\nios|the_cpu_0|E_src2\(9) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src1\(9)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(1),
	datab => \nios|the_cpu_0|R_logic_op\(0),
	datac => \nios|the_cpu_0|E_src2\(9),
	datad => \nios|the_cpu_0|E_src1\(9),
	combout => \nios|the_cpu_0|E_logic_result[9]~9_combout\);

-- Location: LCCOMB_X27_Y22_N22
\nios|the_cpu_0|W_alu_result[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[9]~9_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|E_logic_result[9]~9_combout\))) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|F_pc[7]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc[7]~6_combout\,
	datab => \nios|the_cpu_0|E_logic_result[9]~9_combout\,
	datad => \nios|the_cpu_0|R_ctrl_logic~regout\,
	combout => \nios|the_cpu_0|W_alu_result[9]~9_combout\);

-- Location: LCCOMB_X29_Y22_N24
\nios|the_cpu_0|E_shift_rot_result_nxt[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[9]~9_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(10)))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(8),
	datab => \nios|the_cpu_0|E_shift_rot_result\(10),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[9]~9_combout\);

-- Location: LCFF_X29_Y22_N25
\nios|the_cpu_0|E_shift_rot_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[9]~9_combout\,
	sdata => \nios|the_cpu_0|E_src1\(9),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(9));

-- Location: LCFF_X27_Y22_N23
\nios|the_cpu_0|W_alu_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[9]~9_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(9),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(9));

-- Location: LCCOMB_X24_Y21_N8
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~4_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((\nios|the_cpu_0|W_alu_result\(9)))) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (\nios|the_cpu_0|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datac => \nios|the_cpu_0|F_pc\(7),
	datad => \nios|the_cpu_0|W_alu_result\(9),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~4_combout\);

-- Location: LCCOMB_X25_Y19_N6
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~33_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (!\nios|the_cpu_0|W_alu_result\(10))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- ((!\nios|the_cpu_0|F_pc\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(10),
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datac => \nios|the_cpu_0|F_pc\(8),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~33_combout\);

-- Location: LCCOMB_X24_Y18_N2
\nios|the_cpu_0|F_iw[31]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[31]~67_combout\ = (\nios|the_cpu_0|F_iw[31]~66_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~33_combout\) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datab => \nios|the_cpu_0|F_iw[31]~66_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~33_combout\,
	combout => \nios|the_cpu_0|F_iw[31]~67_combout\);

-- Location: LCFF_X24_Y18_N3
\nios|the_cpu_0|D_iw[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[31]~67_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(31));

-- Location: LCCOMB_X27_Y23_N26
\nios|the_cpu_0|R_src1[0]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src1[0]~29_combout\ = (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & (!\nios|the_cpu_0|R_src1~27_combout\ & ((!\nios|the_cpu_0|E_valid~regout\) # (!\nios|the_cpu_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datab => \nios|the_cpu_0|E_valid~regout\,
	datac => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datad => \nios|the_cpu_0|R_src1~27_combout\,
	combout => \nios|the_cpu_0|R_src1[0]~29_combout\);

-- Location: LCFF_X27_Y23_N27
\nios|the_cpu_0|E_src1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src1[0]~29_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(0));

-- Location: LCFF_X25_Y23_N19
\nios|the_cpu_0|E_shift_rot_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[0]~22_combout\,
	sdata => \nios|the_cpu_0|E_src1\(0),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(0));

-- Location: LCCOMB_X25_Y23_N0
\nios|the_cpu_0|E_shift_rot_result_nxt[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[1]~20_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(2)))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \nios|the_cpu_0|E_shift_rot_result\(0),
	datad => \nios|the_cpu_0|E_shift_rot_result\(2),
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[1]~20_combout\);

-- Location: LCCOMB_X27_Y23_N24
\nios|the_cpu_0|R_src1[1]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src1[1]~28_combout\ = (!\nios|the_cpu_0|R_src1~27_combout\ & (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & ((!\nios|the_cpu_0|E_valid~regout\) # (!\nios|the_cpu_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datab => \nios|the_cpu_0|R_src1~27_combout\,
	datac => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datad => \nios|the_cpu_0|E_valid~regout\,
	combout => \nios|the_cpu_0|R_src1[1]~28_combout\);

-- Location: LCFF_X27_Y23_N25
\nios|the_cpu_0|E_src1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src1[1]~28_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(1));

-- Location: LCFF_X25_Y23_N1
\nios|the_cpu_0|E_shift_rot_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[1]~20_combout\,
	sdata => \nios|the_cpu_0|E_src1\(1),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(1));

-- Location: LCCOMB_X29_Y22_N0
\nios|the_cpu_0|E_shift_rot_result_nxt[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[2]~2_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(3)))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \nios|the_cpu_0|E_shift_rot_result\(1),
	datad => \nios|the_cpu_0|E_shift_rot_result\(3),
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[2]~2_combout\);

-- Location: LCFF_X29_Y22_N1
\nios|the_cpu_0|E_shift_rot_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[2]~2_combout\,
	sdata => \nios|the_cpu_0|E_src1\(2),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(2));

-- Location: LCCOMB_X29_Y22_N26
\nios|the_cpu_0|E_shift_rot_result_nxt[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[3]~3_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(4))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \nios|the_cpu_0|E_shift_rot_result\(4),
	datad => \nios|the_cpu_0|E_shift_rot_result\(2),
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[3]~3_combout\);

-- Location: LCFF_X29_Y22_N27
\nios|the_cpu_0|E_shift_rot_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[3]~3_combout\,
	sdata => \nios|the_cpu_0|E_src1\(3),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(3));

-- Location: LCCOMB_X29_Y22_N4
\nios|the_cpu_0|E_shift_rot_result_nxt[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[4]~4_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(5))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \nios|the_cpu_0|E_shift_rot_result\(5),
	datad => \nios|the_cpu_0|E_shift_rot_result\(3),
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[4]~4_combout\);

-- Location: LCFF_X29_Y22_N5
\nios|the_cpu_0|E_shift_rot_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[4]~4_combout\,
	sdata => \nios|the_cpu_0|E_src1\(4),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(4));

-- Location: LCCOMB_X29_Y22_N30
\nios|the_cpu_0|E_shift_rot_result_nxt[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[5]~5_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(6))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(6),
	datab => \nios|the_cpu_0|E_shift_rot_result\(4),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[5]~5_combout\);

-- Location: LCFF_X29_Y22_N31
\nios|the_cpu_0|E_shift_rot_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[5]~5_combout\,
	sdata => \nios|the_cpu_0|E_src1\(5),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(5));

-- Location: LCCOMB_X29_Y22_N8
\nios|the_cpu_0|E_shift_rot_result_nxt[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[6]~6_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(7))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(7),
	datab => \nios|the_cpu_0|E_shift_rot_result\(5),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[6]~6_combout\);

-- Location: LCFF_X29_Y22_N9
\nios|the_cpu_0|E_shift_rot_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[6]~6_combout\,
	sdata => \nios|the_cpu_0|E_src1\(6),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(6));

-- Location: LCCOMB_X29_Y22_N10
\nios|the_cpu_0|E_shift_rot_result_nxt[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[7]~7_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(8))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(8),
	datab => \nios|the_cpu_0|E_shift_rot_result\(6),
	datad => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[7]~7_combout\);

-- Location: LCFF_X29_Y22_N11
\nios|the_cpu_0|E_shift_rot_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[7]~7_combout\,
	sdata => \nios|the_cpu_0|E_src1\(7),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(7));

-- Location: LCCOMB_X29_Y22_N12
\nios|the_cpu_0|E_shift_rot_result_nxt[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_shift_rot_result_nxt[8]~8_combout\ = (\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & (\nios|the_cpu_0|E_shift_rot_result\(9))) # (!\nios|the_cpu_0|R_ctrl_shift_rot_right~regout\ & ((\nios|the_cpu_0|E_shift_rot_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_shift_rot_result\(9),
	datab => \nios|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \nios|the_cpu_0|E_shift_rot_result\(7),
	combout => \nios|the_cpu_0|E_shift_rot_result_nxt[8]~8_combout\);

-- Location: LCFF_X29_Y22_N13
\nios|the_cpu_0|E_shift_rot_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_shift_rot_result_nxt[8]~8_combout\,
	sdata => \nios|the_cpu_0|E_src1\(8),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_shift_rot_result\(8));

-- Location: LCFF_X25_Y21_N25
\nios|the_cpu_0|W_alu_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[8]~8_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(8),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(8));

-- Location: LCCOMB_X25_Y21_N18
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~8_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((\nios|the_cpu_0|W_alu_result\(8)))) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (\nios|the_cpu_0|F_pc\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datab => \nios|the_cpu_0|F_pc\(6),
	datac => \nios|the_cpu_0|W_alu_result\(8),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~8_combout\);

-- Location: LCCOMB_X25_Y19_N20
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~30_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (!\nios|the_cpu_0|W_alu_result\(10))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- ((!\nios|the_cpu_0|F_pc\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(10),
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~30_combout\);

-- Location: LCCOMB_X24_Y19_N2
\nios|the_cpu_0|F_iw[28]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[28]~61_combout\ = (\nios|the_cpu_0|F_iw[28]~60_combout\ & (((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~30_combout\)) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_iw[28]~60_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~30_combout\,
	combout => \nios|the_cpu_0|F_iw[28]~61_combout\);

-- Location: LCFF_X24_Y19_N3
\nios|the_cpu_0|D_iw[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[28]~61_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(28));

-- Location: LCCOMB_X27_Y23_N14
\nios|the_cpu_0|R_src1[31]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src1[31]~30_combout\ = (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & (!\nios|the_cpu_0|R_src1~27_combout\ & ((!\nios|the_cpu_0|E_valid~regout\) # (!\nios|the_cpu_0|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datab => \nios|the_cpu_0|E_valid~regout\,
	datac => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datad => \nios|the_cpu_0|R_src1~27_combout\,
	combout => \nios|the_cpu_0|R_src1[31]~30_combout\);

-- Location: LCFF_X27_Y23_N15
\nios|the_cpu_0|E_src1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src1[31]~30_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(31));

-- Location: LCCOMB_X24_Y22_N0
\nios|the_cpu_0|E_arith_src1[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_arith_src1\(31) = \nios|the_cpu_0|E_invert_arith_src_msb~regout\ $ (\nios|the_cpu_0|E_src1\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|E_invert_arith_src_msb~regout\,
	datac => \nios|the_cpu_0|E_src1\(31),
	combout => \nios|the_cpu_0|E_arith_src1\(31));

-- Location: LCCOMB_X28_Y23_N16
\nios|the_cpu_0|Add1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~64_combout\ = \nios|the_cpu_0|Add1~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios|the_cpu_0|Add1~63\,
	combout => \nios|the_cpu_0|Add1~64_combout\);

-- Location: LCCOMB_X24_Y22_N22
\nios|the_cpu_0|E_arith_src2[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_arith_src2\(31) = \nios|the_cpu_0|E_src2\(31) $ (\nios|the_cpu_0|E_invert_arith_src_msb~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(31),
	datac => \nios|the_cpu_0|E_invert_arith_src_msb~regout\,
	combout => \nios|the_cpu_0|E_arith_src2\(31));

-- Location: LCCOMB_X29_Y23_N16
\nios|the_cpu_0|Add2~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add2~64_combout\ = !\nios|the_cpu_0|Add2~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios|the_cpu_0|Add2~63\,
	combout => \nios|the_cpu_0|Add2~64_combout\);

-- Location: LCCOMB_X25_Y22_N22
\nios|the_cpu_0|E_arith_result[32]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_arith_result[32]~6_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add1~64_combout\)) # (!\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add2~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|Add1~64_combout\,
	datac => \nios|the_cpu_0|Add2~64_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|E_arith_result[32]~6_combout\);

-- Location: LCCOMB_X25_Y22_N8
\nios|the_cpu_0|D_logic_op_raw[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_logic_op_raw[0]~1_combout\ = (\nios|the_cpu_0|Equal2~5_combout\ & (\nios|the_cpu_0|D_iw\(14))) # (!\nios|the_cpu_0|Equal2~5_combout\ & ((\nios|the_cpu_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Equal2~5_combout\,
	datab => \nios|the_cpu_0|D_iw\(14),
	datad => \nios|the_cpu_0|D_iw\(3),
	combout => \nios|the_cpu_0|D_logic_op_raw[0]~1_combout\);

-- Location: LCFF_X25_Y22_N9
\nios|the_cpu_0|R_compare_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_logic_op_raw[0]~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_compare_op\(0));

-- Location: LCCOMB_X25_Y22_N28
\nios|the_cpu_0|D_logic_op_raw[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_logic_op_raw[1]~0_combout\ = (\nios|the_cpu_0|Equal2~5_combout\ & ((\nios|the_cpu_0|D_iw\(15)))) # (!\nios|the_cpu_0|Equal2~5_combout\ & (\nios|the_cpu_0|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|D_iw\(4),
	datac => \nios|the_cpu_0|D_iw\(15),
	datad => \nios|the_cpu_0|Equal2~5_combout\,
	combout => \nios|the_cpu_0|D_logic_op_raw[1]~0_combout\);

-- Location: LCFF_X25_Y22_N29
\nios|the_cpu_0|R_compare_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_logic_op_raw[1]~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_compare_op\(1));

-- Location: LCCOMB_X25_Y22_N18
\nios|the_cpu_0|E_cmp_result~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_cmp_result~0_combout\ = (\nios|the_cpu_0|Equal125~10_combout\ & ((\nios|the_cpu_0|E_arith_result[32]~6_combout\ & (!\nios|the_cpu_0|R_compare_op\(0))) # (!\nios|the_cpu_0|E_arith_result[32]~6_combout\ & 
-- ((!\nios|the_cpu_0|R_compare_op\(1)))))) # (!\nios|the_cpu_0|Equal125~10_combout\ & ((\nios|the_cpu_0|E_arith_result[32]~6_combout\ & ((\nios|the_cpu_0|R_compare_op\(1)))) # (!\nios|the_cpu_0|E_arith_result[32]~6_combout\ & 
-- (\nios|the_cpu_0|R_compare_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Equal125~10_combout\,
	datab => \nios|the_cpu_0|E_arith_result[32]~6_combout\,
	datac => \nios|the_cpu_0|R_compare_op\(0),
	datad => \nios|the_cpu_0|R_compare_op\(1),
	combout => \nios|the_cpu_0|E_cmp_result~0_combout\);

-- Location: LCFF_X25_Y22_N19
\nios|the_cpu_0|W_cmp_result\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_cmp_result~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_cmp_result~regout\);

-- Location: LCCOMB_X30_Y24_N6
\nios|the_cpu_0|A_WE_StdLogicVector~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogicVector~2_combout\ = (\nios|the_cpu_0|R_ctrl_break~regout\) # ((!\nios|the_cpu_0|R_ctrl_uncond_cti_non_br~regout\ & ((!\nios|the_cpu_0|W_cmp_result~regout\) # (!\nios|the_cpu_0|R_ctrl_br~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_uncond_cti_non_br~regout\,
	datab => \nios|the_cpu_0|R_ctrl_br~regout\,
	datac => \nios|the_cpu_0|W_cmp_result~regout\,
	datad => \nios|the_cpu_0|R_ctrl_break~regout\,
	combout => \nios|the_cpu_0|A_WE_StdLogicVector~2_combout\);

-- Location: LCCOMB_X31_Y22_N12
\nios|the_cpu_0|D_ctrl_implicit_dst_eretaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout\ = (!\nios|the_cpu_0|D_iw\(15) & (\nios|the_cpu_0|D_iw\(16) & \nios|the_cpu_0|Equal2~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(15),
	datac => \nios|the_cpu_0|D_iw\(16),
	datad => \nios|the_cpu_0|Equal2~5_combout\,
	combout => \nios|the_cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X31_Y22_N10
\nios|the_cpu_0|D_ctrl_exception~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_exception~0_combout\ = (\nios|the_cpu_0|D_iw\(13) & (((!\nios|the_cpu_0|D_iw\(14) & \nios|the_cpu_0|D_iw\(11))) # (!\nios|the_cpu_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(13),
	datab => \nios|the_cpu_0|D_iw\(14),
	datac => \nios|the_cpu_0|D_iw\(11),
	datad => \nios|the_cpu_0|D_iw\(12),
	combout => \nios|the_cpu_0|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X30_Y24_N10
\nios|the_cpu_0|D_ctrl_exception\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_exception~combout\ = (((\nios|the_cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout\ & \nios|the_cpu_0|D_ctrl_exception~0_combout\)) # (!\nios|the_cpu_0|D_ctrl_exception~4_combout\)) # (!\nios|the_cpu_0|D_ctrl_exception~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_ctrl_exception~3_combout\,
	datab => \nios|the_cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \nios|the_cpu_0|D_ctrl_exception~4_combout\,
	datad => \nios|the_cpu_0|D_ctrl_exception~0_combout\,
	combout => \nios|the_cpu_0|D_ctrl_exception~combout\);

-- Location: LCFF_X30_Y24_N11
\nios|the_cpu_0|R_ctrl_exception\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_ctrl_exception~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_exception~regout\);

-- Location: LCCOMB_X25_Y20_N2
\nios|the_cpu_0|F_pc_sel_nxt[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\ = (\nios|the_cpu_0|A_WE_StdLogicVector~2_combout\ & !\nios|the_cpu_0|R_ctrl_exception~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|A_WE_StdLogicVector~2_combout\,
	datad => \nios|the_cpu_0|R_ctrl_exception~regout\,
	combout => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\);

-- Location: LCFF_X27_Y25_N1
\nios|the_cpu_0|F_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc[5]~4_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[5]~10_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(5));

-- Location: LCCOMB_X28_Y21_N0
\nios|the_cpu_0|W_alu_result[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[7]~7_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|E_logic_result[7]~7_combout\)) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|F_pc[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[7]~7_combout\,
	datab => \nios|the_cpu_0|R_ctrl_logic~regout\,
	datad => \nios|the_cpu_0|F_pc[5]~4_combout\,
	combout => \nios|the_cpu_0|W_alu_result[7]~7_combout\);

-- Location: LCFF_X28_Y21_N1
\nios|the_cpu_0|W_alu_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[7]~7_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(7),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(7));

-- Location: LCCOMB_X28_Y21_N14
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~7_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((\nios|the_cpu_0|W_alu_result\(7)))) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (\nios|the_cpu_0|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datac => \nios|the_cpu_0|F_pc\(5),
	datad => \nios|the_cpu_0|W_alu_result\(7),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~7_combout\);

-- Location: LCCOMB_X22_Y19_N14
\nios|the_cpu_0|F_iw[15]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[15]~24_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # (((!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15),
	combout => \nios|the_cpu_0|F_iw[15]~24_combout\);

-- Location: LCCOMB_X22_Y19_N4
\nios|the_cpu_0|F_iw[15]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[15]~25_combout\ = ((\nios|the_cpu_0|F_iw[15]~24_combout\ & ((\nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(15)) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))) # 
-- (!\nios|the_cpu_0|D_iw[13]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datab => \nios|the_cpu_0|F_iw[15]~24_combout\,
	datac => \nios|the_cpu_0|D_iw[13]~0_combout\,
	datad => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(15),
	combout => \nios|the_cpu_0|F_iw[15]~25_combout\);

-- Location: LCFF_X22_Y19_N5
\nios|the_cpu_0|D_iw[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[15]~25_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(15));

-- Location: LCCOMB_X30_Y23_N28
\nios|the_cpu_0|D_ctrl_break~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_break~0_combout\ = (!\nios|the_cpu_0|D_iw\(12) & (\nios|the_cpu_0|D_iw\(16) & (\nios|the_cpu_0|D_iw\(15) & \nios|the_cpu_0|D_ctrl_retaddr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(12),
	datab => \nios|the_cpu_0|D_iw\(16),
	datac => \nios|the_cpu_0|D_iw\(15),
	datad => \nios|the_cpu_0|D_ctrl_retaddr~0_combout\,
	combout => \nios|the_cpu_0|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X30_Y23_N22
\nios|the_cpu_0|D_ctrl_exception~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_exception~4_combout\ = (!\nios|the_cpu_0|D_ctrl_break~0_combout\) # (!\nios|the_cpu_0|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|D_iw\(14),
	datad => \nios|the_cpu_0|D_ctrl_break~0_combout\,
	combout => \nios|the_cpu_0|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X30_Y23_N30
\nios|the_cpu_0|D_ctrl_retaddr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_retaddr~1_combout\ = (!\nios|the_cpu_0|D_iw\(12) & (\nios|the_cpu_0|D_iw\(14) & (\nios|the_cpu_0|D_iw\(15) $ (\nios|the_cpu_0|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(12),
	datab => \nios|the_cpu_0|D_iw\(14),
	datac => \nios|the_cpu_0|D_iw\(15),
	datad => \nios|the_cpu_0|D_iw\(16),
	combout => \nios|the_cpu_0|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X30_Y23_N24
\nios|the_cpu_0|D_ctrl_retaddr~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_retaddr~2_combout\ = (\nios|the_cpu_0|D_ctrl_exception~4_combout\ & (!\nios|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\ & ((!\nios|the_cpu_0|D_ctrl_retaddr~1_combout\) # (!\nios|the_cpu_0|D_ctrl_retaddr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_ctrl_retaddr~0_combout\,
	datab => \nios|the_cpu_0|D_ctrl_exception~4_combout\,
	datac => \nios|the_cpu_0|D_ctrl_retaddr~1_combout\,
	datad => \nios|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \nios|the_cpu_0|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X30_Y22_N14
\nios|the_cpu_0|D_ctrl_retaddr~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_retaddr~5_combout\ = (\nios|the_cpu_0|D_ctrl_retaddr~4_combout\) # ((!\nios|the_cpu_0|D_ctrl_retaddr~2_combout\) # (!\nios|the_cpu_0|D_ctrl_exception~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_ctrl_retaddr~4_combout\,
	datab => \nios|the_cpu_0|D_ctrl_exception~3_combout\,
	datac => \nios|the_cpu_0|D_ctrl_retaddr~2_combout\,
	combout => \nios|the_cpu_0|D_ctrl_retaddr~5_combout\);

-- Location: LCFF_X30_Y22_N15
\nios|the_cpu_0|R_ctrl_retaddr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_ctrl_retaddr~5_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_retaddr~regout\);

-- Location: LCCOMB_X30_Y22_N0
\nios|the_cpu_0|R_src1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src1~27_combout\ = (\nios|the_cpu_0|R_valid~regout\ & ((\nios|the_cpu_0|R_ctrl_retaddr~regout\) # ((\nios|the_cpu_0|E_valid~regout\ & \nios|the_cpu_0|R_ctrl_br~regout\)))) # (!\nios|the_cpu_0|R_valid~regout\ & 
-- (\nios|the_cpu_0|E_valid~regout\ & ((\nios|the_cpu_0|R_ctrl_br~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_valid~regout\,
	datab => \nios|the_cpu_0|E_valid~regout\,
	datac => \nios|the_cpu_0|R_ctrl_retaddr~regout\,
	datad => \nios|the_cpu_0|R_ctrl_br~regout\,
	combout => \nios|the_cpu_0|R_src1~27_combout\);

-- Location: LCFF_X30_Y25_N19
\nios|the_cpu_0|E_src1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[4]~4_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[2]~4_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(4));

-- Location: LCCOMB_X28_Y25_N22
\nios|the_cpu_0|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~6_combout\ = (\nios|the_cpu_0|E_src2\(3) & ((\nios|the_cpu_0|E_src1\(3) & (!\nios|the_cpu_0|Add1~5\)) # (!\nios|the_cpu_0|E_src1\(3) & ((\nios|the_cpu_0|Add1~5\) # (GND))))) # (!\nios|the_cpu_0|E_src2\(3) & 
-- ((\nios|the_cpu_0|E_src1\(3) & (\nios|the_cpu_0|Add1~5\ & VCC)) # (!\nios|the_cpu_0|E_src1\(3) & (!\nios|the_cpu_0|Add1~5\))))
-- \nios|the_cpu_0|Add1~7\ = CARRY((\nios|the_cpu_0|E_src2\(3) & ((!\nios|the_cpu_0|Add1~5\) # (!\nios|the_cpu_0|E_src1\(3)))) # (!\nios|the_cpu_0|E_src2\(3) & (!\nios|the_cpu_0|E_src1\(3) & !\nios|the_cpu_0|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(3),
	datab => \nios|the_cpu_0|E_src1\(3),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~5\,
	combout => \nios|the_cpu_0|Add1~6_combout\,
	cout => \nios|the_cpu_0|Add1~7\);

-- Location: LCCOMB_X28_Y25_N24
\nios|the_cpu_0|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~8_combout\ = ((\nios|the_cpu_0|E_src2\(4) $ (\nios|the_cpu_0|E_src1\(4) $ (\nios|the_cpu_0|Add1~7\)))) # (GND)
-- \nios|the_cpu_0|Add1~9\ = CARRY((\nios|the_cpu_0|E_src2\(4) & (\nios|the_cpu_0|E_src1\(4) & !\nios|the_cpu_0|Add1~7\)) # (!\nios|the_cpu_0|E_src2\(4) & ((\nios|the_cpu_0|E_src1\(4)) # (!\nios|the_cpu_0|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src2\(4),
	datab => \nios|the_cpu_0|E_src1\(4),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~7\,
	combout => \nios|the_cpu_0|Add1~8_combout\,
	cout => \nios|the_cpu_0|Add1~9\);

-- Location: LCCOMB_X28_Y25_N26
\nios|the_cpu_0|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Add1~10_combout\ = (\nios|the_cpu_0|E_src1\(5) & ((\nios|the_cpu_0|E_src2\(5) & (!\nios|the_cpu_0|Add1~9\)) # (!\nios|the_cpu_0|E_src2\(5) & (\nios|the_cpu_0|Add1~9\ & VCC)))) # (!\nios|the_cpu_0|E_src1\(5) & ((\nios|the_cpu_0|E_src2\(5) & 
-- ((\nios|the_cpu_0|Add1~9\) # (GND))) # (!\nios|the_cpu_0|E_src2\(5) & (!\nios|the_cpu_0|Add1~9\))))
-- \nios|the_cpu_0|Add1~11\ = CARRY((\nios|the_cpu_0|E_src1\(5) & (\nios|the_cpu_0|E_src2\(5) & !\nios|the_cpu_0|Add1~9\)) # (!\nios|the_cpu_0|E_src1\(5) & ((\nios|the_cpu_0|E_src2\(5)) # (!\nios|the_cpu_0|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(5),
	datab => \nios|the_cpu_0|E_src2\(5),
	datad => VCC,
	cin => \nios|the_cpu_0|Add1~9\,
	combout => \nios|the_cpu_0|Add1~10_combout\,
	cout => \nios|the_cpu_0|Add1~11\);

-- Location: LCCOMB_X27_Y25_N6
\nios|the_cpu_0|F_pc[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc[4]~3_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add1~12_combout\))) # (!\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add2~12_combout\,
	datab => \nios|the_cpu_0|Add1~12_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|F_pc[4]~3_combout\);

-- Location: LCFF_X27_Y25_N7
\nios|the_cpu_0|F_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc[4]~3_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[4]~8_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(4));

-- Location: LCCOMB_X28_Y21_N28
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~6_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((\nios|the_cpu_0|W_alu_result\(6)))) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (\nios|the_cpu_0|F_pc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datac => \nios|the_cpu_0|F_pc\(4),
	datad => \nios|the_cpu_0|W_alu_result\(6),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~6_combout\);

-- Location: LCCOMB_X24_Y20_N0
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~1_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31)) # 
-- ((!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\ & (!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~1_combout\);

-- Location: LCCOMB_X23_Y20_N0
\nios|the_cpu_0|F_iw[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[4]~1_combout\ = ((\nios|the_cpu_0|F_iw[4]~0_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~1_combout\) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\)))) # 
-- (!\nios|the_cpu_0|D_iw[13]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw[13]~0_combout\,
	datab => \nios|the_cpu_0|F_iw[4]~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~1_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	combout => \nios|the_cpu_0|F_iw[4]~1_combout\);

-- Location: LCFF_X23_Y20_N1
\nios|the_cpu_0|D_iw[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[4]~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(4));

-- Location: LCCOMB_X31_Y20_N14
\nios|the_cpu_0|D_ctrl_hi_imm16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_hi_imm16~0_combout\ = (!\nios|the_cpu_0|D_iw\(0) & (!\nios|the_cpu_0|D_iw\(1) & ((\nios|the_cpu_0|D_iw\(3)) # (\nios|the_cpu_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(3),
	datab => \nios|the_cpu_0|D_iw\(0),
	datac => \nios|the_cpu_0|D_iw\(4),
	datad => \nios|the_cpu_0|D_iw\(1),
	combout => \nios|the_cpu_0|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X32_Y20_N10
\nios|the_cpu_0|D_ctrl_hi_imm16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_hi_imm16~1_combout\ = (\nios|the_cpu_0|D_iw\(2) & (\nios|the_cpu_0|D_iw\(5) & \nios|the_cpu_0|D_ctrl_hi_imm16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(2),
	datab => \nios|the_cpu_0|D_iw\(5),
	datad => \nios|the_cpu_0|D_ctrl_hi_imm16~0_combout\,
	combout => \nios|the_cpu_0|D_ctrl_hi_imm16~1_combout\);

-- Location: LCFF_X32_Y20_N11
\nios|the_cpu_0|R_ctrl_hi_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_ctrl_hi_imm16~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_hi_imm16~regout\);

-- Location: LCCOMB_X32_Y23_N18
\nios|the_cpu_0|R_src2_lo~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_lo~0_combout\ = (\nios|the_cpu_0|R_ctrl_hi_imm16~regout\) # (\nios|the_cpu_0|R_ctrl_force_src2_zero~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|R_ctrl_hi_imm16~regout\,
	datad => \nios|the_cpu_0|R_ctrl_force_src2_zero~regout\,
	combout => \nios|the_cpu_0|R_src2_lo~0_combout\);

-- Location: LCCOMB_X27_Y20_N0
\nios|the_cpu_0|R_src2_lo[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_lo[5]~11_combout\ = (!\nios|the_cpu_0|R_src2_lo~0_combout\ & ((\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(11)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & 
-- (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datab => \nios|the_cpu_0|D_iw\(11),
	datac => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datad => \nios|the_cpu_0|R_src2_lo~0_combout\,
	combout => \nios|the_cpu_0|R_src2_lo[5]~11_combout\);

-- Location: LCFF_X27_Y20_N1
\nios|the_cpu_0|E_src2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src2_lo[5]~11_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(5));

-- Location: LCCOMB_X25_Y24_N24
\nios|the_cpu_0|E_arith_result[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_arith_result[5]~4_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add1~10_combout\))) # (!\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add2~10_combout\,
	datac => \nios|the_cpu_0|Add1~10_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|E_arith_result[5]~4_combout\);

-- Location: LCCOMB_X25_Y24_N22
\nios|the_cpu_0|F_pc_no_crst_nxt[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_no_crst_nxt[3]~4_combout\ = (\nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\) # ((\nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\ & (\nios|the_cpu_0|F_pc_plus_one[3]~6_combout\)) # (!\nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\ & 
-- ((\nios|the_cpu_0|E_arith_result[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	datab => \nios|the_cpu_0|F_pc_plus_one[3]~6_combout\,
	datac => \nios|the_cpu_0|E_arith_result[5]~4_combout\,
	datad => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	combout => \nios|the_cpu_0|F_pc_no_crst_nxt[3]~4_combout\);

-- Location: LCFF_X25_Y24_N23
\nios|the_cpu_0|F_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc_no_crst_nxt[3]~4_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(3));

-- Location: LCCOMB_X27_Y18_N8
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~5_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((\nios|the_cpu_0|W_alu_result\(5)))) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (\nios|the_cpu_0|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datab => \nios|the_cpu_0|F_pc\(3),
	datad => \nios|the_cpu_0|W_alu_result\(5),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~5_combout\);

-- Location: LCCOMB_X22_Y18_N8
\nios|the_cpu_0|F_iw[13]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[13]~12_combout\ = ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # ((!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13)))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13),
	combout => \nios|the_cpu_0|F_iw[13]~12_combout\);

-- Location: LCCOMB_X22_Y19_N8
\nios|the_cpu_0|F_iw[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[13]~13_combout\ = ((\nios|the_cpu_0|F_iw[13]~12_combout\ & ((\nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(13)) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))) # 
-- (!\nios|the_cpu_0|D_iw[13]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datab => \nios|the_cpu_0|F_iw[13]~12_combout\,
	datac => \nios|the_cpu_0|D_iw[13]~0_combout\,
	datad => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(13),
	combout => \nios|the_cpu_0|F_iw[13]~13_combout\);

-- Location: LCFF_X22_Y19_N9
\nios|the_cpu_0|D_iw[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[13]~13_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(13));

-- Location: LCCOMB_X32_Y20_N4
\nios|the_cpu_0|D_ctrl_retaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_retaddr~0_combout\ = (\nios|the_cpu_0|Equal2~0_combout\ & (\nios|the_cpu_0|D_iw\(5) & (\nios|the_cpu_0|D_iw\(13) & !\nios|the_cpu_0|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Equal2~0_combout\,
	datab => \nios|the_cpu_0|D_iw\(5),
	datac => \nios|the_cpu_0|D_iw\(13),
	datad => \nios|the_cpu_0|D_iw\(2),
	combout => \nios|the_cpu_0|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X31_Y22_N16
\nios|the_cpu_0|Equal2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal2~8_combout\ = (!\nios|the_cpu_0|D_iw\(16) & (\nios|the_cpu_0|D_ctrl_retaddr~0_combout\ & (!\nios|the_cpu_0|D_iw\(11) & \nios|the_cpu_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(16),
	datab => \nios|the_cpu_0|D_ctrl_retaddr~0_combout\,
	datac => \nios|the_cpu_0|D_iw\(11),
	datad => \nios|the_cpu_0|D_iw\(12),
	combout => \nios|the_cpu_0|Equal2~8_combout\);

-- Location: LCCOMB_X32_Y22_N26
\nios|the_cpu_0|D_ctrl_logic~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_logic~8_combout\ = (\nios|the_cpu_0|Equal2~8_combout\) # ((\nios|the_cpu_0|D_iw\(2) & ((\nios|the_cpu_0|Equal2~4_combout\) # (!\nios|the_cpu_0|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_ctrl_logic~9_combout\,
	datab => \nios|the_cpu_0|Equal2~8_combout\,
	datac => \nios|the_cpu_0|Equal2~4_combout\,
	datad => \nios|the_cpu_0|D_iw\(2),
	combout => \nios|the_cpu_0|D_ctrl_logic~8_combout\);

-- Location: LCFF_X32_Y22_N27
\nios|the_cpu_0|R_ctrl_logic\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_ctrl_logic~8_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_logic~regout\);

-- Location: LCCOMB_X27_Y25_N12
\nios|the_cpu_0|F_pc[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc[2]~2_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add1~8_combout\))) # (!\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add2~8_combout\,
	datab => \nios|the_cpu_0|Add1~8_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|F_pc[2]~2_combout\);

-- Location: LCCOMB_X27_Y22_N0
\nios|the_cpu_0|W_alu_result[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[4]~4_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|E_logic_result[4]~4_combout\)) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|F_pc[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_logic_result[4]~4_combout\,
	datab => \nios|the_cpu_0|R_ctrl_logic~regout\,
	datad => \nios|the_cpu_0|F_pc[2]~2_combout\,
	combout => \nios|the_cpu_0|W_alu_result[4]~4_combout\);

-- Location: LCFF_X27_Y22_N1
\nios|the_cpu_0|W_alu_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[4]~4_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(4),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(4));

-- Location: LCFF_X27_Y25_N13
\nios|the_cpu_0|F_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc[2]~2_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[2]~4_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(2));

-- Location: LCCOMB_X24_Y20_N16
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~2_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (\nios|the_cpu_0|W_alu_result\(4))) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((\nios|the_cpu_0|F_pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|W_alu_result\(4),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0|F_pc\(2),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~2_combout\);

-- Location: LCCOMB_X25_Y19_N16
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~28_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (!\nios|the_cpu_0|W_alu_result\(10))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- ((!\nios|the_cpu_0|F_pc\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(10),
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~28_combout\);

-- Location: LCCOMB_X25_Y18_N30
\nios|the_cpu_0|F_iw[26]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[26]~57_combout\ = (\nios|the_cpu_0|F_iw[26]~56_combout\ & (((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~28_combout\)) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_iw[26]~56_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~28_combout\,
	combout => \nios|the_cpu_0|F_iw[26]~57_combout\);

-- Location: LCFF_X25_Y18_N31
\nios|the_cpu_0|D_iw[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[26]~57_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(26));

-- Location: LCCOMB_X30_Y20_N10
\nios|the_cpu_0|D_dst_regnum[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_dst_regnum[4]~4_combout\ = (\nios|the_cpu_0|D_dst_regnum[1]~0_combout\) # ((\nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\ & ((\nios|the_cpu_0|D_iw\(26)))) # (!\nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\ & (\nios|the_cpu_0|D_iw\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\,
	datab => \nios|the_cpu_0|D_dst_regnum[1]~0_combout\,
	datac => \nios|the_cpu_0|D_iw\(21),
	datad => \nios|the_cpu_0|D_iw\(26),
	combout => \nios|the_cpu_0|D_dst_regnum[4]~4_combout\);

-- Location: LCFF_X30_Y20_N11
\nios|the_cpu_0|R_dst_regnum[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_dst_regnum[4]~4_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_dst_regnum\(4));

-- Location: LCCOMB_X30_Y25_N20
\nios|the_cpu_0|E_src1[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[3]~3_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3)))) # (!\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(7),
	datab => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datad => \nios|the_cpu_0|R_src1~26_combout\,
	combout => \nios|the_cpu_0|E_src1[3]~3_combout\);

-- Location: LCFF_X30_Y25_N21
\nios|the_cpu_0|E_src1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[3]~3_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[1]~2_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(3));

-- Location: LCCOMB_X27_Y25_N2
\nios|the_cpu_0|F_pc[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc[1]~1_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add1~6_combout\))) # (!\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_alu_sub~regout\,
	datab => \nios|the_cpu_0|Add2~6_combout\,
	datad => \nios|the_cpu_0|Add1~6_combout\,
	combout => \nios|the_cpu_0|F_pc[1]~1_combout\);

-- Location: LCFF_X27_Y25_N3
\nios|the_cpu_0|F_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc[1]~1_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[1]~2_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(1));

-- Location: LCCOMB_X24_Y20_N18
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~3_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((\nios|the_cpu_0|W_alu_result\(3)))) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (\nios|the_cpu_0|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|F_pc\(1),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(3),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~3_combout\);

-- Location: LCCOMB_X24_Y20_N20
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~3_combout\ = (!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~2_combout\ & (!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~3_combout\ & 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~4_combout\ & \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~2_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~3_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~4_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~3_combout\);

-- Location: LCCOMB_X24_Y20_N6
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1_combout\ & (\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~3_combout\ & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~3_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\);

-- Location: LCCOMB_X31_Y19_N28
\nios|the_cpu_0|F_iw[16]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[16]~22_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[16]~14_combout\) # (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31) & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\)) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[16]~14_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[16]~22_combout\);

-- Location: LCCOMB_X31_Y19_N16
\nios|the_cpu_0|F_iw[16]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[16]~23_combout\ = ((\nios|the_cpu_0|F_iw[16]~22_combout\ & ((\SRAM_DQ[0]~0\) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))) # (!\nios|the_cpu_0|D_iw[13]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[0]~0\,
	datab => \nios|the_cpu_0|F_iw[16]~22_combout\,
	datac => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datad => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[16]~23_combout\);

-- Location: LCFF_X31_Y19_N17
\nios|the_cpu_0|D_iw[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[16]~23_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(16));

-- Location: LCCOMB_X29_Y19_N28
\nios|the_cpu_0|R_src2_lo[10]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_lo[10]~6_combout\ = (!\nios|the_cpu_0|R_src2_lo~0_combout\ & ((\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|D_iw\(16))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & 
-- ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datab => \nios|the_cpu_0|D_iw\(16),
	datac => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \nios|the_cpu_0|R_src2_lo~0_combout\,
	combout => \nios|the_cpu_0|R_src2_lo[10]~6_combout\);

-- Location: LCFF_X29_Y19_N29
\nios|the_cpu_0|E_src2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src2_lo[10]~6_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(10));

-- Location: LCCOMB_X24_Y24_N12
\nios|the_cpu_0|E_logic_result[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_logic_result[10]~10_combout\ = (\nios|the_cpu_0|E_src2\(10) & (\nios|the_cpu_0|R_logic_op\(1) $ (((\nios|the_cpu_0|R_logic_op\(0) & \nios|the_cpu_0|E_src1\(10)))))) # (!\nios|the_cpu_0|E_src2\(10) & ((\nios|the_cpu_0|R_logic_op\(1) & 
-- ((\nios|the_cpu_0|E_src1\(10)))) # (!\nios|the_cpu_0|R_logic_op\(1) & (!\nios|the_cpu_0|R_logic_op\(0) & !\nios|the_cpu_0|E_src1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_logic_op\(1),
	datab => \nios|the_cpu_0|R_logic_op\(0),
	datac => \nios|the_cpu_0|E_src2\(10),
	datad => \nios|the_cpu_0|E_src1\(10),
	combout => \nios|the_cpu_0|E_logic_result[10]~10_combout\);

-- Location: LCCOMB_X27_Y22_N16
\nios|the_cpu_0|W_alu_result[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_alu_result[10]~10_combout\ = (\nios|the_cpu_0|R_ctrl_logic~regout\ & ((\nios|the_cpu_0|E_logic_result[10]~10_combout\))) # (!\nios|the_cpu_0|R_ctrl_logic~regout\ & (\nios|the_cpu_0|F_pc[8]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_logic~regout\,
	datab => \nios|the_cpu_0|F_pc[8]~7_combout\,
	datad => \nios|the_cpu_0|E_logic_result[10]~10_combout\,
	combout => \nios|the_cpu_0|W_alu_result[10]~10_combout\);

-- Location: LCFF_X27_Y22_N17
\nios|the_cpu_0|W_alu_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_alu_result[10]~10_combout\,
	sdata => \nios|the_cpu_0|E_shift_rot_result\(10),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|E_alu_result~22_combout\,
	sload => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_alu_result\(10));

-- Location: LCCOMB_X25_Y19_N2
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[8]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[8]~18_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((!\nios|the_cpu_0|W_alu_result\(10)))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- (!\nios|the_cpu_0|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0|W_alu_result\(10),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[8]~18_combout\);

-- Location: LCCOMB_X25_Y18_N8
\nios|the_cpu_0|F_iw[8]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[8]~33_combout\ = (\nios|the_cpu_0|F_iw[8]~32_combout\ & (((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[8]~18_combout\)) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_iw[8]~32_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[8]~18_combout\,
	combout => \nios|the_cpu_0|F_iw[8]~33_combout\);

-- Location: LCFF_X25_Y18_N9
\nios|the_cpu_0|D_iw[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[8]~33_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(8));

-- Location: LCCOMB_X29_Y19_N0
\nios|the_cpu_0|R_src2_lo[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_lo[2]~14_combout\ = (!\nios|the_cpu_0|R_src2_lo~0_combout\ & ((\nios|the_cpu_0|R_src2_use_imm~regout\ & ((\nios|the_cpu_0|D_iw\(8)))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & 
-- (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datab => \nios|the_cpu_0|D_iw\(8),
	datac => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datad => \nios|the_cpu_0|R_src2_lo~0_combout\,
	combout => \nios|the_cpu_0|R_src2_lo[2]~14_combout\);

-- Location: LCFF_X29_Y19_N1
\nios|the_cpu_0|E_src2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src2_lo[2]~14_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(2));

-- Location: LCCOMB_X27_Y25_N8
\nios|the_cpu_0|F_pc[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc[0]~0_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add1~4_combout\)) # (!\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add1~4_combout\,
	datab => \nios|the_cpu_0|Add2~4_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|F_pc[0]~0_combout\);

-- Location: LCFF_X27_Y25_N9
\nios|the_cpu_0|F_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc[0]~0_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[0]~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(0));

-- Location: LCCOMB_X27_Y18_N24
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((\nios|the_cpu_0|W_alu_result\(2)))) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (\nios|the_cpu_0|F_pc\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datac => \nios|the_cpu_0|F_pc\(0),
	datad => \nios|the_cpu_0|W_alu_result\(2),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1_combout\);

-- Location: LCCOMB_X23_Y20_N14
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~6_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|module_input5~2_combout\ & (!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1_combout\ & 
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~6_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|module_input5~2_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X28_Y15_N8
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~0_combout\ = (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|process_1~0_combout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~regout\) # ((\nios|the_cpu_0|d_writedata\(1) & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|process_1~0_combout\,
	datab => \nios|the_cpu_0|d_writedata\(1),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~0_combout\);

-- Location: LCFF_X28_Y15_N9
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~regout\);

-- Location: LCCOMB_X21_Y15_N30
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~23_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~1_combout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~regout\)))) # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~1_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(35),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~23_combout\);

-- Location: LCFF_X21_Y15_N31
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~23_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(34));

-- Location: LCFF_X28_Y15_N1
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(34),
	sload => VCC,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(34));

-- Location: LCCOMB_X28_Y15_N0
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ = 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(35) & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(34) & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(35),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(34),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X28_Y15_N4
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~0_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(23) & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\) # ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1) & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~regout\)))) # (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(23) & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1) & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(23),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~0_combout\);

-- Location: LCFF_X28_Y15_N5
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~regout\);

-- Location: LCCOMB_X25_Y20_N26
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~11_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((!\nios|the_cpu_0|W_alu_result\(10)))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- (!\nios|the_cpu_0|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2),
	datad => \nios|the_cpu_0|W_alu_result\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~11_combout\);

-- Location: LCCOMB_X25_Y20_N4
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~12_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~11_combout\) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~4_combout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~4_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~11_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~12_combout\);

-- Location: LCCOMB_X25_Y20_N12
\nios|the_cpu_0|F_iw[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[2]~9_combout\ = (\nios|the_cpu_0|F_iw[2]~8_combout\ & (\nios|the_cpu_0|D_iw[13]~0_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~12_combout\) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_iw[2]~8_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~12_combout\,
	datac => \nios|the_cpu_0|D_iw[13]~0_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	combout => \nios|the_cpu_0|F_iw[2]~9_combout\);

-- Location: LCFF_X25_Y20_N13
\nios|the_cpu_0|D_iw[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[2]~9_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(2));

-- Location: LCCOMB_X27_Y20_N2
\nios|the_cpu_0|R_src2_use_imm~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_use_imm~0_combout\ = (\nios|the_cpu_0|R_ctrl_br_nxt~0_combout\ & ((\nios|the_cpu_0|R_valid~regout\) # ((!\nios|the_cpu_0|D_iw\(11) & \nios|the_cpu_0|D_ctrl_shift_logical~0_combout\)))) # (!\nios|the_cpu_0|R_ctrl_br_nxt~0_combout\ & 
-- (!\nios|the_cpu_0|D_iw\(11) & ((\nios|the_cpu_0|D_ctrl_shift_logical~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_br_nxt~0_combout\,
	datab => \nios|the_cpu_0|D_iw\(11),
	datac => \nios|the_cpu_0|R_valid~regout\,
	datad => \nios|the_cpu_0|D_ctrl_shift_logical~0_combout\,
	combout => \nios|the_cpu_0|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X27_Y20_N24
\nios|the_cpu_0|R_src2_use_imm~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_use_imm~1_combout\ = (\nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\) # ((\nios|the_cpu_0|R_src2_use_imm~0_combout\) # ((!\nios|the_cpu_0|D_wr_dst_reg~2_combout\ & \nios|the_cpu_0|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_wr_dst_reg~2_combout\,
	datab => \nios|the_cpu_0|D_iw\(2),
	datac => \nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\,
	datad => \nios|the_cpu_0|R_src2_use_imm~0_combout\,
	combout => \nios|the_cpu_0|R_src2_use_imm~1_combout\);

-- Location: LCFF_X27_Y20_N25
\nios|the_cpu_0|R_src2_use_imm\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src2_use_imm~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_src2_use_imm~regout\);

-- Location: LCCOMB_X28_Y20_N12
\nios|the_cpu_0|R_src2_lo[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src2_lo[9]~7_combout\ = (!\nios|the_cpu_0|R_src2_lo~0_combout\ & ((\nios|the_cpu_0|R_src2_use_imm~regout\ & (\nios|the_cpu_0|D_iw\(15))) # (!\nios|the_cpu_0|R_src2_use_imm~regout\ & 
-- ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(15),
	datab => \nios|the_cpu_0|R_src2_use_imm~regout\,
	datac => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \nios|the_cpu_0|R_src2_lo~0_combout\,
	combout => \nios|the_cpu_0|R_src2_lo[9]~7_combout\);

-- Location: LCFF_X28_Y20_N13
\nios|the_cpu_0|E_src2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|R_src2_lo[9]~7_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src2\(9));

-- Location: LCCOMB_X27_Y25_N4
\nios|the_cpu_0|F_pc[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc[7]~6_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add1~18_combout\))) # (!\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add2~18_combout\,
	datab => \nios|the_cpu_0|Add1~18_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|F_pc[7]~6_combout\);

-- Location: LCFF_X27_Y25_N5
\nios|the_cpu_0|F_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc[7]~6_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[7]~14_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(7));

-- Location: LCFF_X27_Y21_N13
\nios|the_cpu_0|E_src1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[10]~10_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[8]~16_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(10));

-- Location: LCCOMB_X24_Y22_N24
\nios|the_cpu_0|F_pc[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc[8]~7_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add1~20_combout\))) # (!\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add2~20_combout\,
	datab => \nios|the_cpu_0|Add1~20_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|F_pc[8]~7_combout\);

-- Location: LCFF_X24_Y22_N25
\nios|the_cpu_0|F_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc[8]~7_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[8]~16_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(8));

-- Location: LCCOMB_X23_Y18_N30
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[20]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[20]~22_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((!\nios|the_cpu_0|W_alu_result\(10)))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- (!\nios|the_cpu_0|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20),
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[20]~22_combout\);

-- Location: LCCOMB_X23_Y18_N8
\nios|the_cpu_0|F_iw[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[20]~40_combout\ = ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[20]~22_combout\) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31)))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[20]~22_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31),
	combout => \nios|the_cpu_0|F_iw[20]~40_combout\);

-- Location: LCCOMB_X30_Y20_N2
\nios|the_cpu_0|F_iw[20]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[20]~41_combout\ = ((\nios|the_cpu_0|F_iw[20]~40_combout\ & ((\SRAM_DQ[4]~4\) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))) # (!\nios|the_cpu_0|D_iw[13]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[4]~4\,
	datab => \nios|the_cpu_0|F_iw[20]~40_combout\,
	datac => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datad => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[20]~41_combout\);

-- Location: LCFF_X30_Y20_N3
\nios|the_cpu_0|D_iw[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[20]~41_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(20));

-- Location: LCCOMB_X30_Y20_N8
\nios|the_cpu_0|D_dst_regnum[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_dst_regnum[3]~2_combout\ = (\nios|the_cpu_0|D_dst_regnum[1]~0_combout\) # ((\nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\ & ((\nios|the_cpu_0|D_iw\(25)))) # (!\nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\ & (\nios|the_cpu_0|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\,
	datab => \nios|the_cpu_0|D_dst_regnum[1]~0_combout\,
	datac => \nios|the_cpu_0|D_iw\(20),
	datad => \nios|the_cpu_0|D_iw\(25),
	combout => \nios|the_cpu_0|D_dst_regnum[3]~2_combout\);

-- Location: LCFF_X30_Y20_N9
\nios|the_cpu_0|R_dst_regnum[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_dst_regnum[3]~2_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_dst_regnum\(3));

-- Location: LCCOMB_X30_Y23_N0
\nios|the_cpu_0|E_src1[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[8]~8_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8)))) # (!\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(12),
	datab => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datad => \nios|the_cpu_0|R_src1~26_combout\,
	combout => \nios|the_cpu_0|E_src1[8]~8_combout\);

-- Location: LCFF_X30_Y23_N1
\nios|the_cpu_0|E_src1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[8]~8_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[6]~12_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(8));

-- Location: LCCOMB_X27_Y25_N10
\nios|the_cpu_0|F_pc[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc[6]~5_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add1~16_combout\))) # (!\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add2~16_combout\,
	datab => \nios|the_cpu_0|Add1~16_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|F_pc[6]~5_combout\);

-- Location: LCFF_X27_Y25_N11
\nios|the_cpu_0|F_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc[6]~5_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[6]~12_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(6));

-- Location: LCCOMB_X28_Y21_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0_combout\ = (!\nios|the_cpu_0|W_alu_result\(5) & (!\nios|the_cpu_0|W_alu_result\(6) & (!\nios|the_cpu_0|W_alu_result\(8) & !\nios|the_cpu_0|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(5),
	datab => \nios|the_cpu_0|W_alu_result\(6),
	datac => \nios|the_cpu_0|W_alu_result\(8),
	datad => \nios|the_cpu_0|W_alu_result\(7),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y21_N30
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0_combout\)))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1_combout\ & (!\nios|the_cpu_0|F_pc\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1_combout\,
	datab => \nios|the_cpu_0|F_pc\(6),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X27_Y18_N2
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~4_combout\ = (!\nios|the_cpu_0|W_alu_result\(3) & !\nios|the_cpu_0|W_alu_result\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|W_alu_result\(3),
	datac => \nios|the_cpu_0|W_alu_result\(4),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~4_combout\);

-- Location: LCCOMB_X24_Y21_N10
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~5_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~4_combout\)))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (!\nios|the_cpu_0|F_pc\(2) & ((!\nios|the_cpu_0|F_pc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(2),
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~4_combout\,
	datad => \nios|the_cpu_0|F_pc\(1),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~5_combout\);

-- Location: LCCOMB_X24_Y21_N28
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~6_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~4_combout\ & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~4_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~5_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~6_combout\);

-- Location: LCCOMB_X24_Y21_N6
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1_combout\ & (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~6_combout\ & 
-- (\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~6_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\);

-- Location: LCCOMB_X25_Y19_N18
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~2_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (!\nios|the_cpu_0|W_alu_result\(10))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- ((!\nios|the_cpu_0|F_pc\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(10),
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~2_combout\);

-- Location: LCCOMB_X24_Y20_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~5_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~2_combout\) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~4_combout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_single_step_mode1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~4_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_single_step_mode1~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~2_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~5_combout\);

-- Location: LCCOMB_X22_Y20_N24
\nios|the_cpu_0|F_iw[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[3]~2_combout\ = (\nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(3)) # ((\nios|the_cpu_0|internal_i_read~regout\) # ((\nios|the_cpu_0|F_pc\(17)) # (\nios|the_cpu_0|F_pc\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(3),
	datab => \nios|the_cpu_0|internal_i_read~regout\,
	datac => \nios|the_cpu_0|F_pc\(17),
	datad => \nios|the_cpu_0|F_pc\(18),
	combout => \nios|the_cpu_0|F_iw[3]~2_combout\);

-- Location: LCCOMB_X22_Y20_N0
\nios|the_cpu_0|F_iw[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[3]~3_combout\ = ((\nios|the_cpu_0|F_iw[3]~2_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~5_combout\) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\)))) # 
-- (!\nios|the_cpu_0|D_iw[13]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~5_combout\,
	datac => \nios|the_cpu_0|F_iw[3]~2_combout\,
	datad => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[3]~3_combout\);

-- Location: LCFF_X22_Y20_N1
\nios|the_cpu_0|D_iw[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[3]~3_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(3));

-- Location: LCCOMB_X23_Y20_N22
\nios|the_cpu_0|D_ctrl_b_is_dst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_b_is_dst~0_combout\ = (\nios|the_cpu_0|D_iw\(1)) # ((\nios|the_cpu_0|D_iw\(5) & (!\nios|the_cpu_0|D_iw\(3) & !\nios|the_cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(1),
	datab => \nios|the_cpu_0|D_iw\(5),
	datac => \nios|the_cpu_0|D_iw\(3),
	datad => \nios|the_cpu_0|D_iw\(4),
	combout => \nios|the_cpu_0|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X23_Y20_N16
\nios|the_cpu_0|D_ctrl_b_is_dst~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\ = (\nios|the_cpu_0|D_iw\(2) & ((\nios|the_cpu_0|D_iw\(0) & (\nios|the_cpu_0|D_iw\(1))) # (!\nios|the_cpu_0|D_iw\(0) & ((!\nios|the_cpu_0|D_ctrl_b_is_dst~0_combout\))))) # (!\nios|the_cpu_0|D_iw\(2) & 
-- (((\nios|the_cpu_0|D_iw\(0))) # (!\nios|the_cpu_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(1),
	datab => \nios|the_cpu_0|D_ctrl_b_is_dst~0_combout\,
	datac => \nios|the_cpu_0|D_iw\(2),
	datad => \nios|the_cpu_0|D_iw\(0),
	combout => \nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X30_Y20_N18
\nios|the_cpu_0|D_dst_regnum[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_dst_regnum[2]~3_combout\ = (\nios|the_cpu_0|D_dst_regnum[1]~0_combout\) # ((\nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\ & (\nios|the_cpu_0|D_iw\(24))) # (!\nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\ & ((\nios|the_cpu_0|D_iw\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(24),
	datab => \nios|the_cpu_0|D_dst_regnum[1]~0_combout\,
	datac => \nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\,
	datad => \nios|the_cpu_0|D_iw\(19),
	combout => \nios|the_cpu_0|D_dst_regnum[2]~3_combout\);

-- Location: LCFF_X30_Y20_N19
\nios|the_cpu_0|R_dst_regnum[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_dst_regnum[2]~3_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_dst_regnum\(2));

-- Location: LCFF_X27_Y20_N21
\nios|the_cpu_0|d_writedata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(0));

-- Location: LCCOMB_X24_Y20_N8
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~13_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31)) # 
-- ((!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5))))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\ & (!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~0_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(31),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~13_combout\);

-- Location: LCCOMB_X22_Y20_N18
\nios|the_cpu_0|F_iw[5]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[5]~17_combout\ = ((\nios|the_cpu_0|F_iw[5]~16_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~13_combout\) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\)))) # 
-- (!\nios|the_cpu_0|D_iw[13]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datab => \nios|the_cpu_0|F_iw[5]~16_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~13_combout\,
	datad => \nios|the_cpu_0|D_iw[13]~0_combout\,
	combout => \nios|the_cpu_0|F_iw[5]~17_combout\);

-- Location: LCFF_X22_Y20_N19
\nios|the_cpu_0|D_iw[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[5]~17_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(5));

-- Location: LCCOMB_X32_Y22_N18
\nios|the_cpu_0|D_ctrl_implicit_dst_retaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\ = (!\nios|the_cpu_0|D_iw\(2) & (!\nios|the_cpu_0|D_iw\(5) & (!\nios|the_cpu_0|D_iw\(0) & \nios|the_cpu_0|Equal136~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(2),
	datab => \nios|the_cpu_0|D_iw\(5),
	datac => \nios|the_cpu_0|D_iw\(0),
	datad => \nios|the_cpu_0|Equal136~0_combout\,
	combout => \nios|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X30_Y20_N0
\nios|the_cpu_0|D_dst_regnum[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_dst_regnum[1]~6_combout\ = (\nios|the_cpu_0|D_dst_regnum[1]~1_combout\) # (\nios|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_dst_regnum[1]~1_combout\,
	datad => \nios|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \nios|the_cpu_0|D_dst_regnum[1]~6_combout\);

-- Location: LCFF_X30_Y20_N1
\nios|the_cpu_0|R_dst_regnum[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_dst_regnum[1]~6_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_dst_regnum\(1));

-- Location: LCFF_X27_Y19_N25
\nios|the_cpu_0|d_writedata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(1));

-- Location: LCCOMB_X29_Y17_N0
\nios|the_jtag_uart_0|ien_AE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|ien_AE~0_combout\ = (\nios|the_cpu_0|W_alu_result\(2) & (\nios|the_jtag_uart_0|process_2~0_combout\ & \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(2),
	datac => \nios|the_jtag_uart_0|process_2~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\,
	combout => \nios|the_jtag_uart_0|ien_AE~0_combout\);

-- Location: LCFF_X28_Y17_N9
\nios|the_jtag_uart_0|ien_AE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(1),
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \nios|the_jtag_uart_0|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|ien_AE~regout\);

-- Location: LCCOMB_X30_Y17_N28
\nios|the_jtag_uart_0|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|LessThan0~0_combout\ = (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)) # 
-- (\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	combout => \nios|the_jtag_uart_0|LessThan0~0_combout\);

-- Location: LCCOMB_X30_Y17_N0
\nios|the_jtag_uart_0|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|LessThan0~1_combout\ = (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (!\nios|the_jtag_uart_0|LessThan0~0_combout\ & 
-- (!\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & !\nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datab => \nios|the_jtag_uart_0|LessThan0~0_combout\,
	datac => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => \nios|the_jtag_uart_0|the_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \nios|the_jtag_uart_0|LessThan0~1_combout\);

-- Location: LCFF_X30_Y17_N1
\nios|the_jtag_uart_0|fifo_AE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_jtag_uart_0|LessThan0~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_jtag_uart_0|fifo_AE~regout\);

-- Location: LCCOMB_X28_Y17_N8
\nios|the_jtag_uart_0|av_readdata[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_jtag_uart_0|av_readdata[9]~0_combout\ = (\nios|the_jtag_uart_0|ien_AE~regout\ & \nios|the_jtag_uart_0|fifo_AE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_jtag_uart_0|ien_AE~regout\,
	datad => \nios|the_jtag_uart_0|fifo_AE~regout\,
	combout => \nios|the_jtag_uart_0|av_readdata[9]~0_combout\);

-- Location: LCCOMB_X27_Y20_N22
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[0]~0_combout\ = !\nios|the_cpu_0|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|d_writedata\(0),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[0]~0_combout\);

-- Location: LCFF_X27_Y20_N23
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[0]~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(0));

-- Location: LCCOMB_X30_Y23_N18
\nios|the_cpu_0|Equal101~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal101~7_combout\ = (\nios|the_cpu_0|D_iw\(12) & (\nios|the_cpu_0|Equal101~2_combout\ & (\nios|the_cpu_0|D_iw\(14) & \nios|the_cpu_0|D_ctrl_retaddr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(12),
	datab => \nios|the_cpu_0|Equal101~2_combout\,
	datac => \nios|the_cpu_0|D_iw\(14),
	datad => \nios|the_cpu_0|D_ctrl_retaddr~0_combout\,
	combout => \nios|the_cpu_0|Equal101~7_combout\);

-- Location: LCFF_X30_Y23_N19
\nios|the_cpu_0|R_ctrl_wrctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|Equal101~7_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_wrctl_inst~regout\);

-- Location: LCCOMB_X31_Y23_N14
\nios|the_cpu_0|W_ienable_reg_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_ienable_reg_nxt~0_combout\ = (!\nios|the_cpu_0|D_iw\(8) & (\nios|the_cpu_0|D_iw\(6) & (\nios|the_cpu_0|D_iw\(7) & \nios|the_cpu_0|R_ctrl_wrctl_inst~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(8),
	datab => \nios|the_cpu_0|D_iw\(6),
	datac => \nios|the_cpu_0|D_iw\(7),
	datad => \nios|the_cpu_0|R_ctrl_wrctl_inst~regout\,
	combout => \nios|the_cpu_0|W_ienable_reg_nxt~0_combout\);

-- Location: LCCOMB_X31_Y23_N18
\nios|the_cpu_0|W_ienable_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_ienable_reg[0]~0_combout\ = (\nios|the_cpu_0|W_ienable_reg_nxt~0_combout\ & ((\nios|the_cpu_0|E_valid~regout\ & (\nios|the_cpu_0|E_src1\(0))) # (!\nios|the_cpu_0|E_valid~regout\ & ((\nios|the_cpu_0|W_ienable_reg\(0)))))) # 
-- (!\nios|the_cpu_0|W_ienable_reg_nxt~0_combout\ & (((\nios|the_cpu_0|W_ienable_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_src1\(0),
	datab => \nios|the_cpu_0|W_ienable_reg_nxt~0_combout\,
	datac => \nios|the_cpu_0|W_ienable_reg\(0),
	datad => \nios|the_cpu_0|E_valid~regout\,
	combout => \nios|the_cpu_0|W_ienable_reg[0]~0_combout\);

-- Location: LCFF_X31_Y23_N19
\nios|the_cpu_0|W_ienable_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_ienable_reg[0]~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_ienable_reg\(0));

-- Location: LCCOMB_X31_Y19_N30
\nios|the_cpu_0|W_ipending_reg_nxt[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_ipending_reg_nxt[0]~0_combout\ = (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(0) & (\nios|the_cpu_0|W_ienable_reg\(0) & 
-- ((\nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[8]~2_combout\) # (\nios|the_jtag_uart_0|av_readdata[9]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[8]~2_combout\,
	datab => \nios|the_jtag_uart_0|av_readdata[9]~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(0),
	datad => \nios|the_cpu_0|W_ienable_reg\(0),
	combout => \nios|the_cpu_0|W_ipending_reg_nxt[0]~0_combout\);

-- Location: LCFF_X31_Y19_N31
\nios|the_cpu_0|W_ipending_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_ipending_reg_nxt[0]~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_ipending_reg\(0));

-- Location: LCCOMB_X31_Y19_N0
\nios|the_cpu_0|D_iw[13]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_iw[13]~0_combout\ = (\nios|the_cpu_0|W_status_reg_pie~regout\ & (!\nios|the_cpu_0|W_ipending_reg\(0) & ((\nios|the_cpu_0|hbreak_enabled~regout\) # (!\nios|the_cpu_0|hbreak_req~0_combout\)))) # (!\nios|the_cpu_0|W_status_reg_pie~regout\ & 
-- (((\nios|the_cpu_0|hbreak_enabled~regout\) # (!\nios|the_cpu_0|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_status_reg_pie~regout\,
	datab => \nios|the_cpu_0|W_ipending_reg\(0),
	datac => \nios|the_cpu_0|hbreak_req~0_combout\,
	datad => \nios|the_cpu_0|hbreak_enabled~regout\,
	combout => \nios|the_cpu_0|D_iw[13]~0_combout\);

-- Location: LCCOMB_X22_Y19_N28
\nios|the_cpu_0|F_iw[14]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[14]~19_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # (((!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14),
	combout => \nios|the_cpu_0|F_iw[14]~19_combout\);

-- Location: LCCOMB_X22_Y19_N26
\nios|the_cpu_0|F_iw[14]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[14]~21_combout\ = (\nios|the_cpu_0|F_iw[14]~18_combout\) # ((\nios|the_cpu_0|F_iw[14]~20_combout\ & (\nios|the_cpu_0|D_iw[13]~0_combout\ & \nios|the_cpu_0|F_iw[14]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_iw[14]~18_combout\,
	datab => \nios|the_cpu_0|F_iw[14]~20_combout\,
	datac => \nios|the_cpu_0|D_iw[13]~0_combout\,
	datad => \nios|the_cpu_0|F_iw[14]~19_combout\,
	combout => \nios|the_cpu_0|F_iw[14]~21_combout\);

-- Location: LCFF_X22_Y19_N27
\nios|the_cpu_0|D_iw[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[14]~21_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(14));

-- Location: LCCOMB_X31_Y22_N22
\nios|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout\ = (\nios|the_cpu_0|D_iw\(13) & (!\nios|the_cpu_0|D_iw\(14) & ((\nios|the_cpu_0|D_iw\(11)) # (!\nios|the_cpu_0|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(13),
	datab => \nios|the_cpu_0|D_iw\(14),
	datac => \nios|the_cpu_0|D_iw\(11),
	datad => \nios|the_cpu_0|D_iw\(12),
	combout => \nios|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X30_Y20_N6
\nios|the_cpu_0|D_dst_regnum[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_dst_regnum[1]~0_combout\ = ((\nios|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\nios|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout\ & \nios|the_cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout\))) # 
-- (!\nios|the_cpu_0|D_ctrl_exception~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_ctrl_exception~3_combout\,
	datab => \nios|the_cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datac => \nios|the_cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datad => \nios|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \nios|the_cpu_0|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X30_Y20_N14
\nios|the_cpu_0|D_dst_regnum[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_dst_regnum[0]~5_combout\ = (\nios|the_cpu_0|D_dst_regnum[1]~0_combout\) # ((\nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\ & (\nios|the_cpu_0|D_iw\(22))) # (!\nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\ & ((\nios|the_cpu_0|D_iw\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_ctrl_b_is_dst~1_combout\,
	datab => \nios|the_cpu_0|D_dst_regnum[1]~0_combout\,
	datac => \nios|the_cpu_0|D_iw\(22),
	datad => \nios|the_cpu_0|D_iw\(17),
	combout => \nios|the_cpu_0|D_dst_regnum[0]~5_combout\);

-- Location: LCFF_X30_Y20_N15
\nios|the_cpu_0|R_dst_regnum[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_dst_regnum[0]~5_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_dst_regnum\(0));

-- Location: LCCOMB_X30_Y25_N24
\nios|the_cpu_0|E_src1[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[17]~17_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17)))) # (!\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|D_iw\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(21),
	datab => \nios|the_cpu_0|R_src1~26_combout\,
	datad => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	combout => \nios|the_cpu_0|E_src1[17]~17_combout\);

-- Location: LCCOMB_X27_Y24_N12
\nios|the_cpu_0|F_pc_plus_one[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[15]~30_combout\ = (\nios|the_cpu_0|F_pc\(15) & (!\nios|the_cpu_0|F_pc_plus_one[14]~29\)) # (!\nios|the_cpu_0|F_pc\(15) & ((\nios|the_cpu_0|F_pc_plus_one[14]~29\) # (GND)))
-- \nios|the_cpu_0|F_pc_plus_one[15]~31\ = CARRY((!\nios|the_cpu_0|F_pc_plus_one[14]~29\) # (!\nios|the_cpu_0|F_pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|F_pc\(15),
	datad => VCC,
	cin => \nios|the_cpu_0|F_pc_plus_one[14]~29\,
	combout => \nios|the_cpu_0|F_pc_plus_one[15]~30_combout\,
	cout => \nios|the_cpu_0|F_pc_plus_one[15]~31\);

-- Location: LCFF_X30_Y25_N25
\nios|the_cpu_0|E_src1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[17]~17_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[15]~30_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(17));

-- Location: LCCOMB_X25_Y24_N10
\nios|the_cpu_0|F_pc[15]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc[15]~13_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add1~34_combout\))) # (!\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add2~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add2~34_combout\,
	datab => \nios|the_cpu_0|Add1~34_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|F_pc[15]~13_combout\);

-- Location: LCFF_X25_Y24_N11
\nios|the_cpu_0|F_pc[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc[15]~13_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[15]~30_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(15));

-- Location: LCCOMB_X27_Y24_N16
\nios|the_cpu_0|F_pc_plus_one[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[17]~34_combout\ = (\nios|the_cpu_0|F_pc\(17) & ((\nios|the_cpu_0|F_pc_plus_one[16]~33\) # (GND))) # (!\nios|the_cpu_0|F_pc\(17) & (!\nios|the_cpu_0|F_pc_plus_one[16]~33\))
-- \nios|the_cpu_0|F_pc_plus_one[17]~35\ = CARRY((\nios|the_cpu_0|F_pc\(17)) # (!\nios|the_cpu_0|F_pc_plus_one[16]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(17),
	datad => VCC,
	cin => \nios|the_cpu_0|F_pc_plus_one[16]~33\,
	combout => \nios|the_cpu_0|F_pc_plus_one[17]~34_combout\,
	cout => \nios|the_cpu_0|F_pc_plus_one[17]~35\);

-- Location: LCCOMB_X27_Y24_N18
\nios|the_cpu_0|F_pc_plus_one[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_plus_one[18]~36_combout\ = \nios|the_cpu_0|F_pc_plus_one[17]~35\ $ (!\nios|the_cpu_0|F_pc\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|F_pc\(18),
	cin => \nios|the_cpu_0|F_pc_plus_one[17]~35\,
	combout => \nios|the_cpu_0|F_pc_plus_one[18]~36_combout\);

-- Location: LCCOMB_X30_Y24_N16
\nios|the_cpu_0|F_pc_no_crst_nxt[18]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_no_crst_nxt[18]~0_combout\ = (!\nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\ & (\nios|the_cpu_0|F_pc_plus_one[18]~36_combout\)) # (!\nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\ & 
-- ((\nios|the_cpu_0|E_arith_result[20]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \nios|the_cpu_0|F_pc_plus_one[18]~36_combout\,
	datac => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	datad => \nios|the_cpu_0|E_arith_result[20]~1_combout\,
	combout => \nios|the_cpu_0|F_pc_no_crst_nxt[18]~0_combout\);

-- Location: LCCOMB_X30_Y24_N28
\nios|the_cpu_0|F_pc_no_crst_nxt[18]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_no_crst_nxt[18]~1_combout\ = (\nios|the_cpu_0|F_pc_no_crst_nxt[18]~0_combout\) # ((!\nios|the_cpu_0|R_ctrl_exception~regout\ & \nios|the_cpu_0|R_ctrl_break~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_exception~regout\,
	datac => \nios|the_cpu_0|F_pc_no_crst_nxt[18]~0_combout\,
	datad => \nios|the_cpu_0|R_ctrl_break~regout\,
	combout => \nios|the_cpu_0|F_pc_no_crst_nxt[18]~1_combout\);

-- Location: LCFF_X30_Y24_N29
\nios|the_cpu_0|F_pc[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc_no_crst_nxt[18]~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(18));

-- Location: LCCOMB_X25_Y20_N8
\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\ = (!\nios|the_cpu_0|F_pc\(18) & (!\nios|the_cpu_0|F_pc\(17) & !\nios|the_cpu_0|internal_i_read~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|F_pc\(18),
	datac => \nios|the_cpu_0|F_pc\(17),
	datad => \nios|the_cpu_0|internal_i_read~regout\,
	combout => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\);

-- Location: LCCOMB_X30_Y24_N26
\nios|the_sram_avalon_slave_0|A_WE_StdLogicVector~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|A_WE_StdLogicVector~0_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\ & ((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner[0]~1_combout\) # 
-- ((\nios|the_sram_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_avalon_slave_0~regout\ & !\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arbitration_holdoff_internal~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner[0]~1_combout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_sram_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_avalon_slave_0~regout\,
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arbitration_holdoff_internal~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|A_WE_StdLogicVector~0_combout\);

-- Location: LCFF_X30_Y24_N27
\nios|the_sram_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_avalon_slave_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_sram_avalon_slave_0|A_WE_StdLogicVector~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_sram_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_avalon_slave_0~regout\);

-- Location: LCCOMB_X30_Y24_N18
\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~0_combout\ = (!\nios|the_cpu_0|F_pc\(17) & (\nios|the_sram_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_avalon_slave_0~regout\ & 
-- (!\nios|the_cpu_0|internal_i_read~regout\ & !\nios|the_cpu_0|F_pc\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(17),
	datab => \nios|the_sram_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_avalon_slave_0~regout\,
	datac => \nios|the_cpu_0|internal_i_read~regout\,
	datad => \nios|the_cpu_0|F_pc\(18),
	combout => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~0_combout\);

-- Location: LCCOMB_X31_Y17_N22
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~0_combout\ = ((!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~0_combout\ & 
-- ((!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\) # (!\nios|the_sram_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_avalon_slave_0~regout\)))) # 
-- (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_slavearbiterlockenable~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_slavearbiterlockenable~regout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_sram_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_avalon_slave_0~regout\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~0_combout\);

-- Location: LCCOMB_X32_Y21_N22
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arbitration_holdoff_internal~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arbitration_holdoff_internal~0_combout\ = (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~0_combout\ & (!\nios|the_sram_avalon_slave_0|d1_reasons_to_wait~regout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\) # (\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_winner~0_combout\,
	datac => \nios|the_sram_avalon_slave_0|d1_reasons_to_wait~regout\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arbitration_holdoff_internal~0_combout\);

-- Location: LCCOMB_X32_Y21_N0
\nios|the_sram_avalon_slave_0|A_WE_StdLogicVector~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|A_WE_StdLogicVector~2_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\ & ((\nios|the_sram_avalon_slave_0|A_WE_StdLogicVector~1_combout\) # 
-- ((\nios|the_sram_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_avalon_slave_0~regout\ & !\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arbitration_holdoff_internal~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|A_WE_StdLogicVector~1_combout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_sram_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_avalon_slave_0~regout\,
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arbitration_holdoff_internal~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|A_WE_StdLogicVector~2_combout\);

-- Location: LCFF_X32_Y21_N1
\nios|the_sram_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_avalon_slave_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_sram_avalon_slave_0|A_WE_StdLogicVector~2_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_sram_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_avalon_slave_0~regout\);

-- Location: LCCOMB_X31_Y17_N8
\nios|the_cpu_0_instruction_master|r_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_instruction_master|r_0~0_combout\ = (((!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\) # 
-- (!\nios|the_sram_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_avalon_slave_0~regout\)) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)) # 
-- (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_slavearbiterlockenable~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_slavearbiterlockenable~regout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_sram_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_avalon_slave_0~regout\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0_instruction_master|r_0~0_combout\);

-- Location: LCCOMB_X31_Y17_N30
\nios|the_cpu_0_instruction_master|r_0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_instruction_master|r_0~3_combout\ = (\nios|the_cpu_0_instruction_master|r_0~1_combout\ & (\nios|the_cpu_0_instruction_master|r_0~0_combout\ & \nios|the_cpu_0_instruction_master|r_0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_instruction_master|r_0~1_combout\,
	datac => \nios|the_cpu_0_instruction_master|r_0~0_combout\,
	datad => \nios|the_cpu_0_instruction_master|r_0~2_combout\,
	combout => \nios|the_cpu_0_instruction_master|r_0~3_combout\);

-- Location: LCCOMB_X30_Y24_N24
\nios|the_cpu_0|i_read_nxt\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|i_read_nxt~combout\ = (!\nios|the_cpu_0|W_valid~regout\ & ((\nios|the_cpu_0|internal_i_read~regout\) # (\nios|the_cpu_0_instruction_master|r_0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|W_valid~regout\,
	datac => \nios|the_cpu_0|internal_i_read~regout\,
	datad => \nios|the_cpu_0_instruction_master|r_0~3_combout\,
	combout => \nios|the_cpu_0|i_read_nxt~combout\);

-- Location: LCFF_X30_Y24_N25
\nios|the_cpu_0|internal_i_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|i_read_nxt~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|internal_i_read~regout\);

-- Location: LCCOMB_X24_Y21_N26
\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~0_combout\ = (\nios|the_cpu_0|F_pc\(18) & (!\nios|the_cpu_0|internal_i_read~regout\ & (\nios|the_cpu_0|F_pc\(17) & \nios|the_cpu_0|F_pc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(18),
	datab => \nios|the_cpu_0|internal_i_read~regout\,
	datac => \nios|the_cpu_0|F_pc\(17),
	datad => \nios|the_cpu_0|F_pc\(9),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~0_combout\);

-- Location: LCCOMB_X27_Y24_N28
\nios|the_cpu_0|F_pc[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc[10]~8_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add1~24_combout\)) # (!\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add1~24_combout\,
	datab => \nios|the_cpu_0|Add2~24_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|F_pc[10]~8_combout\);

-- Location: LCFF_X27_Y24_N29
\nios|the_cpu_0|F_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc[10]~8_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[10]~20_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(10));

-- Location: LCCOMB_X27_Y24_N30
\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1_combout\ = (!\nios|the_cpu_0|F_pc\(12) & (!\nios|the_cpu_0|F_pc\(13) & (!\nios|the_cpu_0|F_pc\(10) & !\nios|the_cpu_0|F_pc\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(12),
	datab => \nios|the_cpu_0|F_pc\(13),
	datac => \nios|the_cpu_0|F_pc\(10),
	datad => \nios|the_cpu_0|F_pc\(11),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1_combout\);

-- Location: LCCOMB_X25_Y24_N4
\nios|the_cpu_0|F_pc[16]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc[16]~14_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add1~36_combout\))) # (!\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add2~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Add2~36_combout\,
	datab => \nios|the_cpu_0|Add1~36_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|F_pc[16]~14_combout\);

-- Location: LCFF_X25_Y24_N5
\nios|the_cpu_0|F_pc[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc[16]~14_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[16]~32_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(16));

-- Location: LCFF_X25_Y24_N9
\nios|the_cpu_0|F_pc[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc[14]~12_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[14]~28_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(14));

-- Location: LCCOMB_X25_Y24_N30
\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\ = (!\nios|the_cpu_0|F_pc\(15) & (!\nios|the_cpu_0|F_pc\(16) & !\nios|the_cpu_0|F_pc\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(15),
	datab => \nios|the_cpu_0|F_pc\(16),
	datac => \nios|the_cpu_0|F_pc\(14),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\);

-- Location: LCCOMB_X24_Y21_N12
\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~0_combout\ & 
-- (\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1_combout\ & \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~0_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\);

-- Location: LCCOMB_X24_Y19_N22
\nios|the_cpu_0|F_iw[12]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[12]~14_combout\ = ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # ((!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12)))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12),
	combout => \nios|the_cpu_0|F_iw[12]~14_combout\);

-- Location: LCCOMB_X24_Y19_N18
\nios|the_cpu_0|F_iw[12]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[12]~15_combout\ = (\nios|the_cpu_0|D_iw[13]~0_combout\ & (\nios|the_cpu_0|F_iw[12]~14_combout\ & ((\nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(12)) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw[13]~0_combout\,
	datab => \nios|the_cpu_0|F_iw[12]~14_combout\,
	datac => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(12),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0|F_iw[12]~15_combout\);

-- Location: LCFF_X24_Y19_N19
\nios|the_cpu_0|D_iw[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[12]~15_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(12));

-- Location: LCCOMB_X30_Y23_N12
\nios|the_cpu_0|D_ctrl_shift_logical~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_shift_logical~0_combout\ = (!\nios|the_cpu_0|D_iw\(13) & (\nios|the_cpu_0|D_iw\(12) & \nios|the_cpu_0|Equal2~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(13),
	datac => \nios|the_cpu_0|D_iw\(12),
	datad => \nios|the_cpu_0|Equal2~5_combout\,
	combout => \nios|the_cpu_0|D_ctrl_shift_logical~0_combout\);

-- Location: LCFF_X30_Y23_N13
\nios|the_cpu_0|R_ctrl_shift_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_ctrl_shift_logical~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_shift_rot~regout\);

-- Location: LCCOMB_X30_Y22_N12
\nios|the_cpu_0|E_stall~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_stall~2_combout\ = (\nios|the_cpu_0|d_write_nxt~combout\) # ((\nios|the_cpu_0|E_stall~1_combout\ & (\nios|the_cpu_0|E_valid~regout\ & \nios|the_cpu_0|R_ctrl_shift_rot~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_stall~1_combout\,
	datab => \nios|the_cpu_0|E_valid~regout\,
	datac => \nios|the_cpu_0|d_write_nxt~combout\,
	datad => \nios|the_cpu_0|R_ctrl_shift_rot~regout\,
	combout => \nios|the_cpu_0|E_stall~2_combout\);

-- Location: LCCOMB_X30_Y22_N22
\nios|the_cpu_0|E_stall~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_stall~4_combout\ = (\nios|the_cpu_0|E_stall~2_combout\) # ((\nios|the_cpu_0|R_ctrl_ld~regout\ & ((\nios|the_cpu_0|E_stall~3_combout\) # (\nios|the_cpu_0|E_new_inst~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_stall~3_combout\,
	datab => \nios|the_cpu_0|R_ctrl_ld~regout\,
	datac => \nios|the_cpu_0|E_new_inst~regout\,
	datad => \nios|the_cpu_0|E_stall~2_combout\,
	combout => \nios|the_cpu_0|E_stall~4_combout\);

-- Location: LCCOMB_X30_Y22_N28
\nios|the_cpu_0|E_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_valid~0_combout\ = (\nios|the_cpu_0|R_valid~regout\) # (\nios|the_cpu_0|E_stall~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|R_valid~regout\,
	datad => \nios|the_cpu_0|E_stall~4_combout\,
	combout => \nios|the_cpu_0|E_valid~0_combout\);

-- Location: LCFF_X30_Y22_N29
\nios|the_cpu_0|E_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_valid~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_valid~regout\);

-- Location: LCCOMB_X32_Y22_N4
\nios|the_cpu_0|D_ctrl_jmp_direct~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_jmp_direct~0_combout\ = (!\nios|the_cpu_0|D_iw\(2) & (!\nios|the_cpu_0|D_iw\(1) & (!\nios|the_cpu_0|D_iw\(5) & \nios|the_cpu_0|Equal136~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(2),
	datab => \nios|the_cpu_0|D_iw\(1),
	datac => \nios|the_cpu_0|D_iw\(5),
	datad => \nios|the_cpu_0|Equal136~0_combout\,
	combout => \nios|the_cpu_0|D_ctrl_jmp_direct~0_combout\);

-- Location: LCFF_X32_Y22_N5
\nios|the_cpu_0|R_ctrl_jmp_direct\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_ctrl_jmp_direct~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_jmp_direct~regout\);

-- Location: LCCOMB_X27_Y23_N20
\nios|the_cpu_0|R_src1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_src1~26_combout\ = (!\nios|the_cpu_0|R_ctrl_jmp_direct~regout\) # (!\nios|the_cpu_0|E_valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|E_valid~regout\,
	datad => \nios|the_cpu_0|R_ctrl_jmp_direct~regout\,
	combout => \nios|the_cpu_0|R_src1~26_combout\);

-- Location: LCCOMB_X27_Y21_N24
\nios|the_cpu_0|E_src1[19]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_src1[19]~1_combout\ = (\nios|the_cpu_0|R_src1~26_combout\ & (\nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19))) # (!\nios|the_cpu_0|R_src1~26_combout\ & ((\nios|the_cpu_0|D_iw\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datab => \nios|the_cpu_0|R_src1~26_combout\,
	datad => \nios|the_cpu_0|D_iw\(23),
	combout => \nios|the_cpu_0|E_src1[19]~1_combout\);

-- Location: LCFF_X27_Y21_N25
\nios|the_cpu_0|E_src1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_src1[19]~1_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[17]~34_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \nios|the_cpu_0|R_src1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_src1\(19));

-- Location: LCCOMB_X30_Y24_N30
\nios|the_cpu_0|E_arith_result[19]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_arith_result[19]~0_combout\ = (\nios|the_cpu_0|E_alu_sub~regout\ & ((\nios|the_cpu_0|Add1~38_combout\))) # (!\nios|the_cpu_0|E_alu_sub~regout\ & (\nios|the_cpu_0|Add2~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|Add2~38_combout\,
	datac => \nios|the_cpu_0|Add1~38_combout\,
	datad => \nios|the_cpu_0|E_alu_sub~regout\,
	combout => \nios|the_cpu_0|E_arith_result[19]~0_combout\);

-- Location: LCCOMB_X30_Y24_N2
\nios|the_cpu_0|F_pc_no_crst_nxt[17]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_no_crst_nxt[17]~2_combout\ = (!\nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\ & (\nios|the_cpu_0|F_pc_plus_one[17]~34_combout\)) # (!\nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\ & 
-- ((\nios|the_cpu_0|E_arith_result[19]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc_plus_one[17]~34_combout\,
	datab => \nios|the_cpu_0|E_arith_result[19]~0_combout\,
	datac => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	datad => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	combout => \nios|the_cpu_0|F_pc_no_crst_nxt[17]~2_combout\);

-- Location: LCCOMB_X30_Y24_N22
\nios|the_cpu_0|F_pc_no_crst_nxt[17]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_pc_no_crst_nxt[17]~3_combout\ = (!\nios|the_cpu_0|F_pc_no_crst_nxt[17]~2_combout\ & !\nios|the_cpu_0|R_ctrl_exception~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|F_pc_no_crst_nxt[17]~2_combout\,
	datad => \nios|the_cpu_0|R_ctrl_exception~regout\,
	combout => \nios|the_cpu_0|F_pc_no_crst_nxt[17]~3_combout\);

-- Location: LCFF_X30_Y24_N23
\nios|the_cpu_0|F_pc[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc_no_crst_nxt[17]~3_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(17));

-- Location: LCCOMB_X23_Y20_N30
\nios|the_cpu_0|F_iw[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[0]~6_combout\ = (\nios|the_cpu_0|internal_i_read~regout\) # ((\nios|the_cpu_0|F_pc\(17)) # ((\nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(0)) # (\nios|the_cpu_0|F_pc\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|internal_i_read~regout\,
	datab => \nios|the_cpu_0|F_pc\(17),
	datac => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(0),
	datad => \nios|the_cpu_0|F_pc\(18),
	combout => \nios|the_cpu_0|F_iw[0]~6_combout\);

-- Location: LCCOMB_X23_Y20_N26
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~9_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~6_combout\ & (\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1_combout\ & 
-- (\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & !\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~6_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|internal_oci_ienable1\(0),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~9_combout\);

-- Location: LCCOMB_X23_Y20_N8
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~8_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((!\nios|the_cpu_0|W_alu_result\(10)))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- (!\nios|the_cpu_0|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0),
	datac => \nios|the_cpu_0|F_pc\(8),
	datad => \nios|the_cpu_0|W_alu_result\(10),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~8_combout\);

-- Location: LCCOMB_X23_Y20_N4
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~10_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~9_combout\) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~8_combout\) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~4_combout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~4_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~9_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~8_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~regout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~10_combout\);

-- Location: LCCOMB_X23_Y20_N28
\nios|the_cpu_0|F_iw[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[0]~7_combout\ = (\nios|the_cpu_0|D_iw[13]~0_combout\ & (\nios|the_cpu_0|F_iw[0]~6_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~10_combout\) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw[13]~0_combout\,
	datab => \nios|the_cpu_0|F_iw[0]~6_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~10_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	combout => \nios|the_cpu_0|F_iw[0]~7_combout\);

-- Location: LCFF_X23_Y20_N29
\nios|the_cpu_0|D_iw[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[0]~7_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(0));

-- Location: LCCOMB_X32_Y22_N20
\nios|the_cpu_0|D_ctrl_ld~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_ld~4_combout\ = (\nios|the_cpu_0|D_iw\(1) & (\nios|the_cpu_0|D_iw\(0) & ((\nios|the_cpu_0|D_iw\(2)) # (!\nios|the_cpu_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(4),
	datab => \nios|the_cpu_0|D_iw\(1),
	datac => \nios|the_cpu_0|D_iw\(0),
	datad => \nios|the_cpu_0|D_iw\(2),
	combout => \nios|the_cpu_0|D_ctrl_ld~4_combout\);

-- Location: LCFF_X32_Y22_N21
\nios|the_cpu_0|R_ctrl_ld\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_ctrl_ld~4_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_ld~regout\);

-- Location: LCCOMB_X31_Y21_N22
\nios|the_cpu_0|d_read_nxt\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|d_read_nxt~combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\ & (\nios|the_cpu_0|E_new_inst~regout\ & ((\nios|the_cpu_0|R_ctrl_ld~regout\)))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\ & ((\nios|the_cpu_0|internal_d_read~regout\) # ((\nios|the_cpu_0|E_new_inst~regout\ & \nios|the_cpu_0|R_ctrl_ld~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\,
	datab => \nios|the_cpu_0|E_new_inst~regout\,
	datac => \nios|the_cpu_0|internal_d_read~regout\,
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|d_read_nxt~combout\);

-- Location: LCFF_X31_Y21_N23
\nios|the_cpu_0|internal_d_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|d_read_nxt~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|internal_d_read~regout\);

-- Location: LCCOMB_X31_Y21_N18
\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\ = (\nios|the_cpu_0|W_alu_result\(19) & (!\nios|the_cpu_0|W_alu_result\(20) & ((\nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\) # 
-- (\nios|the_cpu_0|internal_d_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\,
	datab => \nios|the_cpu_0|internal_d_read~regout\,
	datac => \nios|the_cpu_0|W_alu_result\(19),
	datad => \nios|the_cpu_0|W_alu_result\(20),
	combout => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\);

-- Location: LCCOMB_X31_Y17_N0
\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\ & 
-- (((!\nios|the_sram_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_avalon_slave_0~regout\) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\)) # 
-- (!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_slavearbiterlockenable~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_slavearbiterlockenable~regout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_requests_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_sram_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_avalon_slave_0~regout\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\);

-- Location: LCCOMB_X32_Y17_N24
\nios|the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address[1]~0_combout\ = \nios|the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address\(1) $ 
-- (((\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~0_combout\ & \nios|the_sram_avalon_slave_0|d1_reasons_to_wait~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address\(1),
	datad => \nios|the_sram_avalon_slave_0|d1_reasons_to_wait~regout\,
	combout => \nios|the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address[1]~0_combout\);

-- Location: LCFF_X32_Y17_N25
\nios|the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address[1]~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address\(1));

-- Location: LCCOMB_X31_Y17_N4
\nios|the_cpu_0_instruction_master|r_0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_instruction_master|r_0~2_combout\ = ((\nios|the_sram_avalon_slave_0|d1_reasons_to_wait~regout\ & (\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~combout\ & 
-- \nios|the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address\(1)))) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|d1_reasons_to_wait~regout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~combout\,
	datad => \nios|the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address\(1),
	combout => \nios|the_cpu_0_instruction_master|r_0~2_combout\);

-- Location: LCCOMB_X24_Y21_N22
\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0) & 
-- (((!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~1_combout\ & \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1))) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\) # ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~1_combout\ & 
-- !\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~combout\);

-- Location: LCCOMB_X24_Y22_N26
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\ & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\) # ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & \nios|the_cpu_0|internal_d_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0|internal_d_read~regout\,
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\);

-- Location: LCFF_X24_Y22_N27
\nios|the_cpu_0_jtag_debug_module|d1_reasons_to_wait\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\);

-- Location: LCCOMB_X31_Y17_N10
\nios|the_cpu_0_instruction_master|r_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_instruction_master|r_0~1_combout\ = ((\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~combout\ & \nios|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\)) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\,
	combout => \nios|the_cpu_0_instruction_master|r_0~1_combout\);

-- Location: LCCOMB_X31_Y17_N26
\nios|the_cpu_0|F_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_valid~combout\ = (!\nios|the_cpu_0|internal_i_read~regout\ & (\nios|the_cpu_0_instruction_master|r_0~2_combout\ & (\nios|the_cpu_0_instruction_master|r_0~0_combout\ & \nios|the_cpu_0_instruction_master|r_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|internal_i_read~regout\,
	datab => \nios|the_cpu_0_instruction_master|r_0~2_combout\,
	datac => \nios|the_cpu_0_instruction_master|r_0~0_combout\,
	datad => \nios|the_cpu_0_instruction_master|r_0~1_combout\,
	combout => \nios|the_cpu_0|F_valid~combout\);

-- Location: LCFF_X31_Y17_N27
\nios|the_cpu_0|D_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_valid~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_valid~regout\);

-- Location: LCFF_X27_Y20_N3
\nios|the_cpu_0|R_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|D_valid~regout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_valid~regout\);

-- Location: LCFF_X30_Y22_N17
\nios|the_cpu_0|E_new_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|R_valid~regout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|E_new_inst~regout\);

-- Location: LCCOMB_X32_Y22_N22
\nios|the_cpu_0|D_ctrl_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_st~0_combout\ = (\nios|the_cpu_0|D_iw\(2) & (!\nios|the_cpu_0|D_iw\(1) & \nios|the_cpu_0|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(2),
	datab => \nios|the_cpu_0|D_iw\(1),
	datad => \nios|the_cpu_0|D_iw\(0),
	combout => \nios|the_cpu_0|D_ctrl_st~0_combout\);

-- Location: LCFF_X32_Y22_N23
\nios|the_cpu_0|R_ctrl_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_ctrl_st~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_st~regout\);

-- Location: LCCOMB_X31_Y21_N16
\nios|the_cpu_0|d_write_nxt\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|d_write_nxt~combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\ & (\nios|the_cpu_0|E_new_inst~regout\ & ((\nios|the_cpu_0|R_ctrl_st~regout\)))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\ & ((\nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\) # ((\nios|the_cpu_0|E_new_inst~regout\ & \nios|the_cpu_0|R_ctrl_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\,
	datab => \nios|the_cpu_0|E_new_inst~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\,
	datad => \nios|the_cpu_0|R_ctrl_st~regout\,
	combout => \nios|the_cpu_0|d_write_nxt~combout\);

-- Location: LCFF_X31_Y21_N17
\nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|d_write_nxt~combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\);

-- Location: LCCOMB_X31_Y21_N2
\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~2_combout\ = (\nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\ & \nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|the_cpu_0_test_bench|internal_d_write1~regout\,
	datad => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest~regout\,
	combout => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~2_combout\);

-- Location: LCCOMB_X24_Y21_N14
\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ = (!\nios|the_cpu_0|W_alu_result\(12) & (!\nios|the_cpu_0|W_alu_result\(17) & (!\nios|the_cpu_0|W_alu_result\(18) & 
-- \nios|the_cpu_0|W_alu_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(12),
	datab => \nios|the_cpu_0|W_alu_result\(17),
	datac => \nios|the_cpu_0|W_alu_result\(18),
	datad => \nios|the_cpu_0|W_alu_result\(11),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\);

-- Location: LCCOMB_X24_Y21_N16
\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~1_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~1_combout\ & 
-- (!\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~2_combout\ & (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\ & 
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~1_combout\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~2_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0_combout\,
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~1_combout\);

-- Location: LCCOMB_X25_Y15_N8
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~0_combout\ = (!\nios|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\ & (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest~regout\ & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~1_combout\) # (\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest~regout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~0_combout\);

-- Location: LCCOMB_X28_Y15_N16
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~0_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(35)) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~regout\)))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~regout\ & 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(35),
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~regout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~0_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~0_combout\);

-- Location: LCFF_X28_Y15_N17
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~regout\);

-- Location: LCCOMB_X24_Y19_N4
\nios|the_cpu_0|F_iw[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[11]~10_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11) & 
-- !\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\)) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	combout => \nios|the_cpu_0|F_iw[11]~10_combout\);

-- Location: LCCOMB_X24_Y19_N0
\nios|the_cpu_0|F_iw[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[11]~11_combout\ = ((\nios|the_cpu_0|F_iw[11]~10_combout\ & ((\nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(11)) # (!\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\)))) # 
-- (!\nios|the_cpu_0|D_iw[13]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw[13]~0_combout\,
	datab => \nios|the_cpu_0|F_iw[11]~10_combout\,
	datac => \nios|the_cpu_0_instruction_master|dbs_16_reg_segment_0\(11),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_requests_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0|F_iw[11]~11_combout\);

-- Location: LCFF_X24_Y19_N1
\nios|the_cpu_0|D_iw[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[11]~11_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(11));

-- Location: LCCOMB_X30_Y23_N16
\nios|the_cpu_0|Equal101~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal101~4_combout\ = (\nios|the_cpu_0|Equal2~5_combout\ & (\nios|the_cpu_0|D_iw\(11) & !\nios|the_cpu_0|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Equal2~5_combout\,
	datac => \nios|the_cpu_0|D_iw\(11),
	datad => \nios|the_cpu_0|D_iw\(16),
	combout => \nios|the_cpu_0|Equal101~4_combout\);

-- Location: LCCOMB_X30_Y23_N2
\nios|the_cpu_0|Equal101~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal101~5_combout\ = (!\nios|the_cpu_0|D_iw\(15) & (\nios|the_cpu_0|Equal101~4_combout\ & (!\nios|the_cpu_0|D_iw\(13) & !\nios|the_cpu_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(15),
	datab => \nios|the_cpu_0|Equal101~4_combout\,
	datac => \nios|the_cpu_0|D_iw\(13),
	datad => \nios|the_cpu_0|D_iw\(12),
	combout => \nios|the_cpu_0|Equal101~5_combout\);

-- Location: LCCOMB_X31_Y23_N10
\nios|the_cpu_0|A_WE_StdLogic~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogic~0_combout\ = (\nios|the_cpu_0|R_ctrl_break~regout\) # ((\nios|the_cpu_0|hbreak_enabled~regout\ & ((!\nios|the_cpu_0|Equal101~5_combout\) # (!\nios|the_cpu_0|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(14),
	datab => \nios|the_cpu_0|Equal101~5_combout\,
	datac => \nios|the_cpu_0|hbreak_enabled~regout\,
	datad => \nios|the_cpu_0|R_ctrl_break~regout\,
	combout => \nios|the_cpu_0|A_WE_StdLogic~0_combout\);

-- Location: LCFF_X31_Y23_N11
\nios|the_cpu_0|hbreak_enabled\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|A_WE_StdLogic~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|hbreak_enabled~regout\);

-- Location: LCFF_X23_Y17_N23
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \nios|the_cpu_0|hbreak_enabled~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout\);

-- Location: LCFF_X21_Y16_N31
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X21_Y16_N0
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\);

-- Location: LCFF_X21_Y16_N1
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X20_Y17_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\);

-- Location: LCCOMB_X20_Y17_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\);

-- Location: LCCOMB_X20_Y17_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\);

-- Location: LCFF_X20_Y17_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X20_Y18_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X18_Y17_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\);

-- Location: LCFF_X19_Y17_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\);

-- Location: LCCOMB_X20_Y17_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\);

-- Location: LCFF_X20_Y17_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X19_Y18_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X19_Y18_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout\);

-- Location: LCFF_X19_Y18_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X20_Y17_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\);

-- Location: LCCOMB_X20_Y17_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout\);

-- Location: LCFF_X20_Y17_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LCCOMB_X20_Y17_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\);

-- Location: LCCOMB_X20_Y17_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \~GND~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\);

-- Location: LCCOMB_X20_Y17_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \~GND~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\);

-- Location: LCFF_X20_Y17_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCFF_X20_Y17_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X19_Y19_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: LCFF_X19_Y19_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\);

-- Location: LCCOMB_X19_Y18_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X19_Y18_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X19_Y18_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X19_Y19_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X19_Y19_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LCFF_X19_Y19_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X19_Y19_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: LCFF_X19_Y19_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X19_Y19_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: LCFF_X19_Y19_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X19_Y19_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: LCFF_X19_Y19_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X21_Y19_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\);

-- Location: LCFF_X21_Y19_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X21_Y19_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: LCFF_X21_Y19_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LCFF_X21_Y19_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X21_Y19_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: LCFF_X21_Y19_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X20_Y19_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout\);

-- Location: LCCOMB_X19_Y18_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: LCFF_X20_Y19_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X18_Y19_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\);

-- Location: LCCOMB_X18_Y19_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\);

-- Location: LCCOMB_X18_Y19_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\);

-- Location: LCCOMB_X18_Y19_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\);

-- Location: LCCOMB_X19_Y20_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: LCFF_X19_Y20_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\);

-- Location: LCCOMB_X19_Y19_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\);

-- Location: LCFF_X18_Y19_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X18_Y19_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\);

-- Location: LCFF_X18_Y19_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X18_Y19_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\);

-- Location: LCCOMB_X18_Y19_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\);

-- Location: LCFF_X18_Y19_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCFF_X18_Y19_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCCOMB_X18_Y19_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~16_combout\);

-- Location: LCCOMB_X19_Y19_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~16_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17_combout\);

-- Location: LCCOMB_X20_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X18_Y19_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout\);

-- Location: LCFF_X18_Y19_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCCOMB_X18_Y19_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout\);

-- Location: LCCOMB_X20_Y19_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: LCFF_X20_Y19_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X20_Y19_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X18_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\);

-- Location: LCCOMB_X18_Y19_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\);

-- Location: LCCOMB_X20_Y19_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: LCFF_X20_Y19_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X20_Y19_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X18_Y19_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\);

-- Location: LCCOMB_X18_Y19_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\);

-- Location: LCCOMB_X20_Y19_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\);

-- Location: LCFF_X20_Y19_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X20_Y19_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X19_Y19_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X19_Y19_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: LCFF_X20_Y19_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: LCFF_X20_Y19_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: LCFF_X20_Y19_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: LCFF_X20_Y19_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X20_Y18_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X20_Y18_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X20_Y18_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\);

-- Location: LCFF_X20_Y18_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\);

-- Location: LCCOMB_X20_Y18_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LCCOMB_X18_Y18_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: LCFF_X18_Y18_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X18_Y18_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: LCFF_X18_Y18_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X18_Y18_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: LCFF_X18_Y18_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X21_Y16_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ = ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\)) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X23_Y15_N14
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~3_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(21) & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37)) # 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(37),
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(36),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(21),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~3_combout\);

-- Location: LCFF_X23_Y15_N15
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~3_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X23_Y15_N16
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~17_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(21))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(21),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|internal_MonDReg\(21),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~17_combout\);

-- Location: LCCOMB_X24_Y15_N0
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~19_combout\ = 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\ & 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~17_combout\)))) # 
-- (!\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~18_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(23),
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~17_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~19_combout\);

-- Location: LCFF_X24_Y15_N1
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr~19_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr[23]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(22));

-- Location: LCCOMB_X24_Y17_N20
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[22]~feeder_combout\ = 
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|internal_sr\(22),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[22]~feeder_combout\);

-- Location: LCFF_X24_Y17_N21
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[22]~feeder_combout\,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(22));

-- Location: LCFF_X25_Y15_N9
\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|internal_jdo1\(22),
	sload => VCC,
	ena => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest~regout\);

-- Location: LCCOMB_X32_Y15_N0
\counter[1]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[1]~16_combout\ = (counter(0) & (counter(1) $ (VCC))) # (!counter(0) & (counter(1) & VCC))
-- \counter[1]~17\ = CARRY((counter(0) & counter(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter(0),
	datab => counter(1),
	datad => VCC,
	combout => \counter[1]~16_combout\,
	cout => \counter[1]~17\);

-- Location: LCFF_X32_Y15_N1
\counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter[1]~16_combout\,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(1));

-- Location: LCCOMB_X31_Y15_N16
\counter[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[0]~15_combout\ = (!\Equal0~4_combout\) # (!counter(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => counter(0),
	datad => \Equal0~4_combout\,
	combout => \counter[0]~15_combout\);

-- Location: LCFF_X31_Y15_N17
\counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(0));

-- Location: LCCOMB_X32_Y15_N2
\counter[2]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[2]~18_combout\ = (counter(2) & (!\counter[1]~17\)) # (!counter(2) & ((\counter[1]~17\) # (GND)))
-- \counter[2]~19\ = CARRY((!\counter[1]~17\) # (!counter(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(2),
	datad => VCC,
	cin => \counter[1]~17\,
	combout => \counter[2]~18_combout\,
	cout => \counter[2]~19\);

-- Location: LCFF_X32_Y15_N3
\counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter[2]~18_combout\,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(2));

-- Location: LCCOMB_X31_Y15_N26
\Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (counter(3) & (counter(1) & (counter(0) & counter(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter(3),
	datab => counter(1),
	datac => counter(0),
	datad => counter(2),
	combout => \Equal0~0_combout\);

-- Location: LCCOMB_X32_Y15_N4
\counter[3]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[3]~20_combout\ = (counter(3) & (\counter[2]~19\ $ (GND))) # (!counter(3) & (!\counter[2]~19\ & VCC))
-- \counter[3]~21\ = CARRY((counter(3) & !\counter[2]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(3),
	datad => VCC,
	cin => \counter[2]~19\,
	combout => \counter[3]~20_combout\,
	cout => \counter[3]~21\);

-- Location: LCFF_X32_Y15_N5
\counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter[3]~20_combout\,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(3));

-- Location: LCCOMB_X32_Y15_N6
\counter[4]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[4]~22_combout\ = (counter(4) & (!\counter[3]~21\)) # (!counter(4) & ((\counter[3]~21\) # (GND)))
-- \counter[4]~23\ = CARRY((!\counter[3]~21\) # (!counter(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter(4),
	datad => VCC,
	cin => \counter[3]~21\,
	combout => \counter[4]~22_combout\,
	cout => \counter[4]~23\);

-- Location: LCCOMB_X32_Y15_N8
\counter[5]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[5]~24_combout\ = (counter(5) & (\counter[4]~23\ $ (GND))) # (!counter(5) & (!\counter[4]~23\ & VCC))
-- \counter[5]~25\ = CARRY((counter(5) & !\counter[4]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(5),
	datad => VCC,
	cin => \counter[4]~23\,
	combout => \counter[5]~24_combout\,
	cout => \counter[5]~25\);

-- Location: LCFF_X32_Y15_N9
\counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter[5]~24_combout\,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(5));

-- Location: LCCOMB_X32_Y15_N10
\counter[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[6]~26_combout\ = (counter(6) & (!\counter[5]~25\)) # (!counter(6) & ((\counter[5]~25\) # (GND)))
-- \counter[6]~27\ = CARRY((!\counter[5]~25\) # (!counter(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter(6),
	datad => VCC,
	cin => \counter[5]~25\,
	combout => \counter[6]~26_combout\,
	cout => \counter[6]~27\);

-- Location: LCCOMB_X32_Y15_N14
\counter[8]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[8]~30_combout\ = (counter(8) & (!\counter[7]~29\)) # (!counter(8) & ((\counter[7]~29\) # (GND)))
-- \counter[8]~31\ = CARRY((!\counter[7]~29\) # (!counter(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(8),
	datad => VCC,
	cin => \counter[7]~29\,
	combout => \counter[8]~30_combout\,
	cout => \counter[8]~31\);

-- Location: LCFF_X32_Y15_N15
\counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter[8]~30_combout\,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(8));

-- Location: LCCOMB_X32_Y15_N18
\counter[10]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[10]~34_combout\ = (counter(10) & (!\counter[9]~33\)) # (!counter(10) & ((\counter[9]~33\) # (GND)))
-- \counter[10]~35\ = CARRY((!\counter[9]~33\) # (!counter(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(10),
	datad => VCC,
	cin => \counter[9]~33\,
	combout => \counter[10]~34_combout\,
	cout => \counter[10]~35\);

-- Location: LCFF_X32_Y15_N19
\counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter[10]~34_combout\,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(10));

-- Location: LCCOMB_X32_Y15_N22
\counter[12]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[12]~38_combout\ = (counter(12) & (!\counter[11]~37\)) # (!counter(12) & ((\counter[11]~37\) # (GND)))
-- \counter[12]~39\ = CARRY((!\counter[11]~37\) # (!counter(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(12),
	datad => VCC,
	cin => \counter[11]~37\,
	combout => \counter[12]~38_combout\,
	cout => \counter[12]~39\);

-- Location: LCFF_X32_Y15_N23
\counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter[12]~38_combout\,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(12));

-- Location: LCCOMB_X32_Y15_N24
\counter[13]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[13]~40_combout\ = (counter(13) & (\counter[12]~39\ $ (GND))) # (!counter(13) & (!\counter[12]~39\ & VCC))
-- \counter[13]~41\ = CARRY((counter(13) & !\counter[12]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter(13),
	datad => VCC,
	cin => \counter[12]~39\,
	combout => \counter[13]~40_combout\,
	cout => \counter[13]~41\);

-- Location: LCCOMB_X32_Y15_N26
\counter[14]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[14]~42_combout\ = (counter(14) & (!\counter[13]~41\)) # (!counter(14) & ((\counter[13]~41\) # (GND)))
-- \counter[14]~43\ = CARRY((!\counter[13]~41\) # (!counter(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(14),
	datad => VCC,
	cin => \counter[13]~41\,
	combout => \counter[14]~42_combout\,
	cout => \counter[14]~43\);

-- Location: LCFF_X32_Y15_N27
\counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter[14]~42_combout\,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(14));

-- Location: LCCOMB_X32_Y15_N28
\counter[15]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[15]~44_combout\ = \counter[14]~43\ $ (!counter(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => counter(15),
	cin => \counter[14]~43\,
	combout => \counter[15]~44_combout\);

-- Location: LCFF_X32_Y15_N29
\counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter[15]~44_combout\,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(15));

-- Location: LCFF_X32_Y15_N25
\counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter[13]~40_combout\,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(13));

-- Location: LCCOMB_X31_Y15_N22
\Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = (counter(12) & (counter(15) & (counter(14) & counter(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter(12),
	datab => counter(15),
	datac => counter(14),
	datad => counter(13),
	combout => \Equal0~3_combout\);

-- Location: LCFF_X32_Y15_N11
\counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter[6]~26_combout\,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(6));

-- Location: LCFF_X32_Y15_N7
\counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter[4]~22_combout\,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(4));

-- Location: LCCOMB_X32_Y15_N30
\Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (counter(7) & (counter(6) & (counter(5) & counter(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter(7),
	datab => counter(6),
	datac => counter(5),
	datad => counter(4),
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X31_Y15_N0
\Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = (((!\Equal0~1_combout\) # (!\Equal0~3_combout\)) # (!\Equal0~0_combout\)) # (!\Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~2_combout\,
	datab => \Equal0~0_combout\,
	datac => \Equal0~3_combout\,
	datad => \Equal0~1_combout\,
	combout => \Equal0~4_combout\);

-- Location: LCCOMB_X31_Y15_N28
\Equal0~4_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~4_wirecell_combout\ = !\Equal0~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Equal0~4_combout\,
	combout => \Equal0~4_wirecell_combout\);

-- Location: LCFF_X31_Y15_N29
reset_n : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Equal0~4_wirecell_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reset_n~regout\);

-- Location: LCCOMB_X31_Y15_N30
\nios|reset_n_sources~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|reset_n_sources~0_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest~regout\) # (!\reset_n~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest~regout\,
	datad => \reset_n~regout\,
	combout => \nios|reset_n_sources~0_combout\);

-- Location: LCFF_X31_Y15_N3
\nios|snake_system_reset_clk_0_domain_synch|data_in_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|snake_system_reset_clk_0_domain_synch|data_in_d1~feeder_combout\,
	aclr => \nios|reset_n_sources~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|snake_system_reset_clk_0_domain_synch|data_in_d1~regout\);

-- Location: LCFF_X31_Y15_N9
\nios|snake_system_reset_clk_0_domain_synch|data_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|snake_system_reset_clk_0_domain_synch|data_in_d1~regout\,
	aclr => \nios|reset_n_sources~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\);

-- Location: CLKCTRL_G8
\nios|snake_system_reset_clk_0_domain_synch|data_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \nios|snake_system_reset_clk_0_domain_synch|data_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \nios|snake_system_reset_clk_0_domain_synch|data_out~clkctrl_outclk\);

-- Location: LCFF_X24_Y21_N21
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~12_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1));

-- Location: LCCOMB_X24_Y21_N0
\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\ & 
-- (((!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~1_combout\ & \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1))) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\);

-- Location: LCCOMB_X24_Y22_N28
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~13_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\ & 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\)) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\ & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\)) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\,
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~13_combout\);

-- Location: LCFF_X24_Y22_N29
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~13_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0));

-- Location: LCCOMB_X24_Y21_N2
\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~1_combout\ & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1)) # ((!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0) & 
-- !\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~1_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\);

-- Location: LCCOMB_X24_Y21_N4
\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ = (\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (\nios|the_cpu_0|W_alu_result\(10))) # 
-- (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & ((\nios|the_cpu_0|F_pc\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datac => \nios|the_cpu_0|W_alu_result\(10),
	datad => \nios|the_cpu_0|F_pc\(8),
	combout => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\);

-- Location: LCCOMB_X24_Y20_N2
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~4_combout\ = (!\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1_combout\ & (\nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\ & 
-- (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~3_combout\ & \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1_combout\,
	datab => \nios|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~3_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~4_combout\);

-- Location: LCCOMB_X25_Y19_N12
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~6_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1) & 
-- ((\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & (!\nios|the_cpu_0|W_alu_result\(10))) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\ & 
-- ((!\nios|the_cpu_0|F_pc\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(10),
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1),
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~6_combout\);

-- Location: LCCOMB_X24_Y20_N30
\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~7_combout\ = (\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~6_combout\) # ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\) # 
-- ((\nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~regout\ & \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~regout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~4_combout\,
	datac => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~6_combout\,
	datad => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~3_combout\,
	combout => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~7_combout\);

-- Location: LCCOMB_X23_Y20_N10
\nios|the_cpu_0|F_iw[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|F_iw[1]~5_combout\ = ((\nios|the_cpu_0|F_iw[1]~4_combout\ & ((\nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~7_combout\) # (!\nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\)))) # 
-- (!\nios|the_cpu_0|D_iw[13]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_iw[1]~4_combout\,
	datab => \nios|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~7_combout\,
	datac => \nios|the_cpu_0|D_iw[13]~0_combout\,
	datad => \nios|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3_combout\,
	combout => \nios|the_cpu_0|F_iw[1]~5_combout\);

-- Location: LCFF_X23_Y20_N11
\nios|the_cpu_0|D_iw[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_iw[1]~5_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|D_iw\(1));

-- Location: LCCOMB_X30_Y22_N18
\nios|the_cpu_0|R_ctrl_br_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|R_ctrl_br_nxt~0_combout\ = (!\nios|the_cpu_0|D_iw\(0) & (\nios|the_cpu_0|D_iw\(1) & \nios|the_cpu_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(0),
	datab => \nios|the_cpu_0|D_iw\(1),
	datac => \nios|the_cpu_0|D_iw\(2),
	combout => \nios|the_cpu_0|R_ctrl_br_nxt~0_combout\);

-- Location: LCCOMB_X23_Y20_N24
\nios|the_cpu_0|Equal2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal2~7_combout\ = (!\nios|the_cpu_0|D_iw\(1) & (!\nios|the_cpu_0|D_iw\(0) & (!\nios|the_cpu_0|D_iw\(3) & \nios|the_cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(1),
	datab => \nios|the_cpu_0|D_iw\(0),
	datac => \nios|the_cpu_0|D_iw\(3),
	datad => \nios|the_cpu_0|D_iw\(4),
	combout => \nios|the_cpu_0|Equal2~7_combout\);

-- Location: LCCOMB_X32_Y20_N16
\nios|the_cpu_0|D_ctrl_br_cmp~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_br_cmp~1_combout\ = (\nios|the_cpu_0|Equal2~2_combout\) # ((\nios|the_cpu_0|Equal2~7_combout\) # ((!\nios|the_cpu_0|D_iw\(5) & \nios|the_cpu_0|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Equal2~2_combout\,
	datab => \nios|the_cpu_0|D_iw\(5),
	datac => \nios|the_cpu_0|Equal2~7_combout\,
	datad => \nios|the_cpu_0|Equal2~4_combout\,
	combout => \nios|the_cpu_0|D_ctrl_br_cmp~1_combout\);

-- Location: LCCOMB_X23_Y20_N6
\nios|the_cpu_0|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal2~0_combout\ = (\nios|the_cpu_0|D_iw\(1) & (!\nios|the_cpu_0|D_iw\(0) & (\nios|the_cpu_0|D_iw\(3) & \nios|the_cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(1),
	datab => \nios|the_cpu_0|D_iw\(0),
	datac => \nios|the_cpu_0|D_iw\(3),
	datad => \nios|the_cpu_0|D_iw\(4),
	combout => \nios|the_cpu_0|Equal2~0_combout\);

-- Location: LCCOMB_X32_Y20_N30
\nios|the_cpu_0|D_ctrl_br_cmp~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_br_cmp~0_combout\ = (\nios|the_cpu_0|D_iw\(5) & ((\nios|the_cpu_0|Equal2~3_combout\) # ((\nios|the_cpu_0|Equal101~0_combout\ & \nios|the_cpu_0|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Equal101~0_combout\,
	datab => \nios|the_cpu_0|D_iw\(5),
	datac => \nios|the_cpu_0|Equal2~0_combout\,
	datad => \nios|the_cpu_0|Equal2~3_combout\,
	combout => \nios|the_cpu_0|D_ctrl_br_cmp~0_combout\);

-- Location: LCCOMB_X32_Y20_N20
\nios|the_cpu_0|D_ctrl_br_cmp~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_br_cmp~2_combout\ = (\nios|the_cpu_0|R_ctrl_br_nxt~0_combout\) # ((!\nios|the_cpu_0|D_iw\(2) & ((\nios|the_cpu_0|D_ctrl_br_cmp~1_combout\) # (\nios|the_cpu_0|D_ctrl_br_cmp~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(2),
	datab => \nios|the_cpu_0|R_ctrl_br_nxt~0_combout\,
	datac => \nios|the_cpu_0|D_ctrl_br_cmp~1_combout\,
	datad => \nios|the_cpu_0|D_ctrl_br_cmp~0_combout\,
	combout => \nios|the_cpu_0|D_ctrl_br_cmp~2_combout\);

-- Location: LCFF_X32_Y20_N21
\nios|the_cpu_0|R_ctrl_br_cmp\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_ctrl_br_cmp~2_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_br_cmp~regout\);

-- Location: LCCOMB_X30_Y21_N30
\nios|the_cpu_0|W_rf_wr_data[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[0]~19_combout\ = (\nios|the_cpu_0|W_cmp_result~regout\ & \nios|the_cpu_0|R_ctrl_br_cmp~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_cmp_result~regout\,
	datad => \nios|the_cpu_0|R_ctrl_br_cmp~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[0]~19_combout\);

-- Location: LCCOMB_X31_Y23_N26
\nios|the_cpu_0|Equal130~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|Equal130~2_combout\ = (!\nios|the_cpu_0|D_iw\(8) & (!\nios|the_cpu_0|D_iw\(6) & (\nios|the_cpu_0|D_iw\(7) & \nios|the_cpu_0|R_ctrl_wrctl_inst~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(8),
	datab => \nios|the_cpu_0|D_iw\(6),
	datac => \nios|the_cpu_0|D_iw\(7),
	datad => \nios|the_cpu_0|R_ctrl_wrctl_inst~regout\,
	combout => \nios|the_cpu_0|Equal130~2_combout\);

-- Location: LCCOMB_X31_Y23_N20
\nios|the_cpu_0|W_bstatus_reg_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_bstatus_reg_inst_nxt~0_combout\ = (!\nios|the_cpu_0|R_ctrl_break~regout\ & ((\nios|the_cpu_0|Equal130~2_combout\ & ((\nios|the_cpu_0|E_src1\(0)))) # (!\nios|the_cpu_0|Equal130~2_combout\ & (\nios|the_cpu_0|W_bstatus_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_bstatus_reg~regout\,
	datab => \nios|the_cpu_0|Equal130~2_combout\,
	datac => \nios|the_cpu_0|E_src1\(0),
	datad => \nios|the_cpu_0|R_ctrl_break~regout\,
	combout => \nios|the_cpu_0|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X31_Y23_N2
\nios|the_cpu_0|W_bstatus_reg_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_bstatus_reg_inst_nxt~1_combout\ = (\nios|the_cpu_0|W_bstatus_reg_inst_nxt~0_combout\) # ((\nios|the_cpu_0|W_status_reg_pie~regout\ & \nios|the_cpu_0|R_ctrl_break~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|W_status_reg_pie~regout\,
	datac => \nios|the_cpu_0|W_bstatus_reg_inst_nxt~0_combout\,
	datad => \nios|the_cpu_0|R_ctrl_break~regout\,
	combout => \nios|the_cpu_0|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: LCFF_X31_Y23_N3
\nios|the_cpu_0|W_bstatus_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_bstatus_reg_inst_nxt~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_bstatus_reg~regout\);

-- Location: LCCOMB_X31_Y23_N22
\nios|the_cpu_0|A_WE_StdLogic~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogic~3_combout\ = (\nios|the_cpu_0|Equal130~0_combout\ & (\nios|the_cpu_0|E_src1\(0))) # (!\nios|the_cpu_0|Equal130~0_combout\ & ((\nios|the_cpu_0|W_status_reg_pie~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Equal130~0_combout\,
	datac => \nios|the_cpu_0|E_src1\(0),
	datad => \nios|the_cpu_0|W_status_reg_pie~regout\,
	combout => \nios|the_cpu_0|A_WE_StdLogic~3_combout\);

-- Location: LCCOMB_X31_Y23_N8
\nios|the_cpu_0|A_WE_StdLogic~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogic~4_combout\ = (\nios|the_cpu_0|Equal101~5_combout\ & (\nios|the_cpu_0|W_bstatus_reg~regout\ & (\nios|the_cpu_0|D_iw\(14)))) # (!\nios|the_cpu_0|Equal101~5_combout\ & (((\nios|the_cpu_0|A_WE_StdLogic~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|Equal101~5_combout\,
	datab => \nios|the_cpu_0|W_bstatus_reg~regout\,
	datac => \nios|the_cpu_0|D_iw\(14),
	datad => \nios|the_cpu_0|A_WE_StdLogic~3_combout\,
	combout => \nios|the_cpu_0|A_WE_StdLogic~4_combout\);

-- Location: LCCOMB_X30_Y23_N14
\nios|the_cpu_0|D_ctrl_crst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_crst~0_combout\ = (\nios|the_cpu_0|D_iw\(15) & \nios|the_cpu_0|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|D_iw\(15),
	datad => \nios|the_cpu_0|D_iw\(16),
	combout => \nios|the_cpu_0|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X30_Y23_N20
\nios|the_cpu_0|D_ctrl_crst~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|D_ctrl_crst~1_combout\ = (\nios|the_cpu_0|D_iw\(12) & (\nios|the_cpu_0|D_ctrl_crst~0_combout\ & (\nios|the_cpu_0|D_iw\(14) & \nios|the_cpu_0|D_ctrl_retaddr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(12),
	datab => \nios|the_cpu_0|D_ctrl_crst~0_combout\,
	datac => \nios|the_cpu_0|D_iw\(14),
	datad => \nios|the_cpu_0|D_ctrl_retaddr~0_combout\,
	combout => \nios|the_cpu_0|D_ctrl_crst~1_combout\);

-- Location: LCFF_X30_Y23_N21
\nios|the_cpu_0|R_ctrl_crst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|D_ctrl_crst~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|R_ctrl_crst~regout\);

-- Location: LCCOMB_X31_Y23_N6
\nios|the_cpu_0|W_estatus_reg_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_estatus_reg_inst_nxt~1_combout\ = (!\nios|the_cpu_0|R_ctrl_crst~regout\ & ((\nios|the_cpu_0|W_estatus_reg_inst_nxt~0_combout\) # ((\nios|the_cpu_0|R_ctrl_exception~regout\ & \nios|the_cpu_0|W_status_reg_pie~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_estatus_reg_inst_nxt~0_combout\,
	datab => \nios|the_cpu_0|R_ctrl_exception~regout\,
	datac => \nios|the_cpu_0|R_ctrl_crst~regout\,
	datad => \nios|the_cpu_0|W_status_reg_pie~regout\,
	combout => \nios|the_cpu_0|W_estatus_reg_inst_nxt~1_combout\);

-- Location: LCFF_X31_Y23_N7
\nios|the_cpu_0|W_estatus_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_estatus_reg_inst_nxt~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_estatus_reg~regout\);

-- Location: LCCOMB_X31_Y23_N24
\nios|the_cpu_0|A_WE_StdLogic~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|A_WE_StdLogic~2_combout\ = (!\nios|the_cpu_0|D_iw\(14) & (\nios|the_cpu_0|Equal101~5_combout\ & \nios|the_cpu_0|W_estatus_reg~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|D_iw\(14),
	datac => \nios|the_cpu_0|Equal101~5_combout\,
	datad => \nios|the_cpu_0|W_estatus_reg~regout\,
	combout => \nios|the_cpu_0|A_WE_StdLogic~2_combout\);

-- Location: LCCOMB_X31_Y23_N28
\nios|the_cpu_0|W_status_reg_pie_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_status_reg_pie_inst_nxt~1_combout\ = (!\nios|the_cpu_0|R_ctrl_crst~regout\ & (!\nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\nios|the_cpu_0|A_WE_StdLogic~4_combout\) # (\nios|the_cpu_0|A_WE_StdLogic~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_crst~regout\,
	datab => \nios|the_cpu_0|A_WE_StdLogic~4_combout\,
	datac => \nios|the_cpu_0|A_WE_StdLogic~2_combout\,
	datad => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	combout => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCFF_X31_Y23_N29
\nios|the_cpu_0|W_status_reg_pie\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~1_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \nios|the_cpu_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_status_reg_pie~regout\);

-- Location: LCCOMB_X31_Y19_N14
\nios|the_cpu_0|E_control_rd_data[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_control_rd_data[0]~1_combout\ = (\nios|the_cpu_0|E_control_rd_data[0]~0_combout\ & (((\nios|the_cpu_0|D_iw\(8))))) # (!\nios|the_cpu_0|E_control_rd_data[0]~0_combout\ & ((\nios|the_cpu_0|D_iw\(8) & (\nios|the_cpu_0|W_ipending_reg\(0))) # 
-- (!\nios|the_cpu_0|D_iw\(8) & ((\nios|the_cpu_0|W_status_reg_pie~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_control_rd_data[0]~0_combout\,
	datab => \nios|the_cpu_0|W_ipending_reg\(0),
	datac => \nios|the_cpu_0|W_status_reg_pie~regout\,
	datad => \nios|the_cpu_0|D_iw\(8),
	combout => \nios|the_cpu_0|E_control_rd_data[0]~1_combout\);

-- Location: LCCOMB_X31_Y19_N12
\nios|the_cpu_0|E_control_rd_data[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_control_rd_data[0]~2_combout\ = (\nios|the_cpu_0|E_control_rd_data[0]~0_combout\ & (!\nios|the_cpu_0|E_control_rd_data[0]~1_combout\ & ((\nios|the_cpu_0|D_iw\(7)) # (\nios|the_cpu_0|W_estatus_reg~regout\)))) # 
-- (!\nios|the_cpu_0|E_control_rd_data[0]~0_combout\ & (\nios|the_cpu_0|E_control_rd_data[0]~1_combout\ & (!\nios|the_cpu_0|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|E_control_rd_data[0]~0_combout\,
	datab => \nios|the_cpu_0|E_control_rd_data[0]~1_combout\,
	datac => \nios|the_cpu_0|D_iw\(7),
	datad => \nios|the_cpu_0|W_estatus_reg~regout\,
	combout => \nios|the_cpu_0|E_control_rd_data[0]~2_combout\);

-- Location: LCFF_X31_Y19_N13
\nios|the_cpu_0|W_control_rd_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_control_rd_data[0]~2_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|W_control_rd_data\(0));

-- Location: LCCOMB_X30_Y21_N8
\nios|the_cpu_0|W_rf_wr_data[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[0]~20_combout\ = (!\nios|the_cpu_0|R_ctrl_br_cmp~regout\ & ((\nios|the_cpu_0|R_ctrl_rdctl_inst~regout\ & ((\nios|the_cpu_0|W_control_rd_data\(0)))) # (!\nios|the_cpu_0|R_ctrl_rdctl_inst~regout\ & 
-- (\nios|the_cpu_0|W_alu_result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datab => \nios|the_cpu_0|W_alu_result\(0),
	datac => \nios|the_cpu_0|W_control_rd_data\(0),
	datad => \nios|the_cpu_0|R_ctrl_br_cmp~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[0]~20_combout\);

-- Location: LCCOMB_X30_Y21_N10
\nios|the_cpu_0|W_rf_wr_data[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|W_rf_wr_data[0]~21_combout\ = (\nios|the_cpu_0|R_ctrl_ld~regout\ & (\nios|the_cpu_0|av_ld_byte0_data\(0))) # (!\nios|the_cpu_0|R_ctrl_ld~regout\ & (((\nios|the_cpu_0|W_rf_wr_data[0]~19_combout\) # 
-- (\nios|the_cpu_0|W_rf_wr_data[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|av_ld_byte0_data\(0),
	datab => \nios|the_cpu_0|W_rf_wr_data[0]~19_combout\,
	datac => \nios|the_cpu_0|W_rf_wr_data[0]~20_combout\,
	datad => \nios|the_cpu_0|R_ctrl_ld~regout\,
	combout => \nios|the_cpu_0|W_rf_wr_data[0]~21_combout\);

-- Location: LCCOMB_X27_Y20_N14
\nios|the_cpu_0|E_st_data[16]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0|E_st_data[16]~0_combout\ = (\nios|the_cpu_0|D_iw\(4) & (\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16))) # (!\nios|the_cpu_0|D_iw\(4) & 
-- ((\nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|D_iw\(4),
	datab => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datac => \nios|the_cpu_0|cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \nios|the_cpu_0|E_st_data[16]~0_combout\);

-- Location: LCFF_X27_Y20_N15
\nios|the_cpu_0|d_writedata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|E_st_data[16]~0_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|d_writedata\(16));

-- Location: LCCOMB_X27_Y20_N20
\nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[0]~0_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (\nios|the_cpu_0|d_writedata\(16))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((\nios|the_cpu_0|d_writedata\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|d_writedata\(16),
	datac => \nios|the_cpu_0|d_writedata\(0),
	datad => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[0]~0_combout\);

-- Location: LCCOMB_X32_Y17_N30
\nios|the_cpu_0_instruction_master|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_instruction_master|process_0~0_combout\ = (!\nios|the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address\(1) & (\nios|the_sram_avalon_slave_0|d1_reasons_to_wait~regout\ & 
-- \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address\(1),
	datab => \nios|the_sram_avalon_slave_0|d1_reasons_to_wait~regout\,
	datac => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_cpu_0_instruction_master|process_0~0_combout\);

-- Location: LCCOMB_X27_Y19_N24
\nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[1]~1_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (\nios|the_cpu_0|d_writedata\(17))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((\nios|the_cpu_0|d_writedata\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|d_writedata\(17),
	datac => \nios|the_cpu_0|d_writedata\(1),
	datad => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[1]~1_combout\);

-- Location: LCCOMB_X29_Y19_N2
\nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[2]~2_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (\nios|the_cpu_0|d_writedata\(18))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((\nios|the_cpu_0|d_writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|d_writedata\(18),
	datac => \nios|the_cpu_0|d_writedata\(2),
	datad => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[2]~2_combout\);

-- Location: LCCOMB_X27_Y19_N26
\nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[3]~3_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (\nios|the_cpu_0|d_writedata\(19))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((\nios|the_cpu_0|d_writedata\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|d_writedata\(19),
	datac => \nios|the_cpu_0|d_writedata\(3),
	datad => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[3]~3_combout\);

-- Location: LCCOMB_X29_Y19_N12
\nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[4]~4_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (\nios|the_cpu_0|d_writedata\(20))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((\nios|the_cpu_0|d_writedata\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|d_writedata\(20),
	datac => \nios|the_cpu_0|d_writedata\(4),
	datad => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[4]~4_combout\);

-- Location: LCCOMB_X27_Y20_N30
\nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[5]~5_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (\nios|the_cpu_0|d_writedata\(21))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((\nios|the_cpu_0|d_writedata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|d_writedata\(21),
	datac => \nios|the_cpu_0|d_writedata\(5),
	datad => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[5]~5_combout\);

-- Location: LCCOMB_X27_Y19_N28
\nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[6]~6_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (\nios|the_cpu_0|d_writedata\(22))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((\nios|the_cpu_0|d_writedata\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|d_writedata\(22),
	datac => \nios|the_cpu_0|d_writedata\(6),
	datad => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[6]~6_combout\);

-- Location: LCCOMB_X27_Y19_N30
\nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[7]~7_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (\nios|the_cpu_0|d_writedata\(23))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((\nios|the_cpu_0|d_writedata\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|d_writedata\(23),
	datac => \nios|the_cpu_0|d_writedata\(7),
	datad => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[7]~7_combout\);

-- Location: LCCOMB_X27_Y20_N18
\nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[8]~8_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (\nios|the_cpu_0|d_writedata\(24))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((\nios|the_cpu_0|d_writedata\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|d_writedata\(24),
	datac => \nios|the_cpu_0|d_writedata\(8),
	datad => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[8]~8_combout\);

-- Location: LCCOMB_X28_Y20_N10
\nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[9]~9_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((\nios|the_cpu_0|d_writedata\(25)))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (\nios|the_cpu_0|d_writedata\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	datab => \nios|the_cpu_0|d_writedata\(9),
	datad => \nios|the_cpu_0|d_writedata\(25),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[9]~9_combout\);

-- Location: LCCOMB_X31_Y20_N12
\nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[10]~10_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (\nios|the_cpu_0|d_writedata\(26))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((\nios|the_cpu_0|d_writedata\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|d_writedata\(26),
	datac => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	datad => \nios|the_cpu_0|d_writedata\(10),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[10]~10_combout\);

-- Location: LCCOMB_X28_Y20_N20
\nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[11]~11_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (\nios|the_cpu_0|d_writedata\(27))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((\nios|the_cpu_0|d_writedata\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|d_writedata\(27),
	datac => \nios|the_cpu_0|d_writedata\(11),
	datad => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[11]~11_combout\);

-- Location: LCCOMB_X29_Y19_N10
\nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[12]~12_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (\nios|the_cpu_0|d_writedata\(28))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((\nios|the_cpu_0|d_writedata\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|d_writedata\(28),
	datac => \nios|the_cpu_0|d_writedata\(12),
	datad => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[12]~12_combout\);

-- Location: LCCOMB_X27_Y20_N12
\nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[13]~13_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((\nios|the_cpu_0|d_writedata\(29)))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (\nios|the_cpu_0|d_writedata\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	datab => \nios|the_cpu_0|d_writedata\(13),
	datad => \nios|the_cpu_0|d_writedata\(29),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[13]~13_combout\);

-- Location: LCCOMB_X27_Y19_N22
\nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[14]~14_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (\nios|the_cpu_0|d_writedata\(30))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((\nios|the_cpu_0|d_writedata\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|d_writedata\(30),
	datab => \nios|the_cpu_0|d_writedata\(14),
	datad => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[14]~14_combout\);

-- Location: LCCOMB_X31_Y16_N22
\nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[15]~15_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (\nios|the_cpu_0|d_writedata\(31))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((\nios|the_cpu_0|d_writedata\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	datac => \nios|the_cpu_0|d_writedata\(31),
	datad => \nios|the_cpu_0|d_writedata\(15),
	combout => \nios|the_cpu_0_data_master|cpu_0_data_master_dbs_write_16[15]~15_combout\);

-- Location: LCFF_X29_Y16_N9
\nios|the_vga|vga|RAM~35\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(0),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~35_regout\);

-- Location: LCCOMB_X29_Y16_N8
\nios|the_vga|vga|RAM~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~132_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~35_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~131_combout\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datac => \nios|the_vga|vga|RAM~35_regout\,
	datad => \nios|the_vga|vga|led_chooser\(1),
	combout => \nios|the_vga|vga|RAM~132_combout\);

-- Location: LCCOMB_X31_Y15_N8
\nios|the_vga|vga|leds[14]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|leds[14]~0_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & (((\nios|the_cpu_0|W_alu_result\(6)) # (\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~2_combout\)) # 
-- (!\nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_jtag_uart_0_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~1_combout\,
	datab => \nios|the_cpu_0|W_alu_result\(6),
	datac => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~2_combout\,
	combout => \nios|the_vga|vga|leds[14]~0_combout\);

-- Location: LCCOMB_X29_Y16_N10
\nios|the_vga|vga|RAM~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~133_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~36_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~131_combout\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datac => \nios|the_vga|vga|RAM~36_regout\,
	datad => \nios|the_vga|vga|led_chooser\(1),
	combout => \nios|the_vga|vga|RAM~133_combout\);

-- Location: LCFF_X29_Y16_N29
\nios|the_vga|vga|RAM~37\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(2),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~37_regout\);

-- Location: LCCOMB_X29_Y16_N28
\nios|the_vga|vga|RAM~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~134_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~37_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~131_combout\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datac => \nios|the_vga|vga|RAM~37_regout\,
	datad => \nios|the_vga|vga|led_chooser\(1),
	combout => \nios|the_vga|vga|RAM~134_combout\);

-- Location: LCFF_X29_Y16_N23
\nios|the_vga|vga|RAM~38\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(3),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~38_regout\);

-- Location: LCCOMB_X29_Y16_N22
\nios|the_vga|vga|RAM~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~135_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~38_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~131_combout\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datac => \nios|the_vga|vga|RAM~38_regout\,
	datad => \nios|the_vga|vga|led_chooser\(1),
	combout => \nios|the_vga|vga|RAM~135_combout\);

-- Location: LCFF_X29_Y16_N17
\nios|the_vga|vga|RAM~39\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(4),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~39_regout\);

-- Location: LCCOMB_X29_Y16_N16
\nios|the_vga|vga|RAM~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~136_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~39_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~131_combout\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datac => \nios|the_vga|vga|RAM~39_regout\,
	datad => \nios|the_vga|vga|led_chooser\(1),
	combout => \nios|the_vga|vga|RAM~136_combout\);

-- Location: LCFF_X29_Y16_N19
\nios|the_vga|vga|RAM~40\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(5),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~40_regout\);

-- Location: LCCOMB_X29_Y16_N18
\nios|the_vga|vga|RAM~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~137_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~40_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~131_combout\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datac => \nios|the_vga|vga|RAM~40_regout\,
	datad => \nios|the_vga|vga|led_chooser\(1),
	combout => \nios|the_vga|vga|RAM~137_combout\);

-- Location: LCFF_X29_Y16_N21
\nios|the_vga|vga|RAM~41\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(6),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~41_regout\);

-- Location: LCCOMB_X29_Y16_N20
\nios|the_vga|vga|RAM~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~138_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~41_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~131_combout\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datac => \nios|the_vga|vga|RAM~41_regout\,
	datad => \nios|the_vga|vga|led_chooser\(1),
	combout => \nios|the_vga|vga|RAM~138_combout\);

-- Location: LCCOMB_X29_Y16_N14
\nios|the_vga|vga|RAM~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~139_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~42_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~131_combout\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datac => \nios|the_vga|vga|RAM~42_regout\,
	datad => \nios|the_vga|vga|led_chooser\(1),
	combout => \nios|the_vga|vga|RAM~139_combout\);

-- Location: LCFF_X29_Y16_N25
\nios|the_vga|vga|RAM~43\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(8),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~43_regout\);

-- Location: LCCOMB_X29_Y16_N24
\nios|the_vga|vga|RAM~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~140_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~43_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~131_combout\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datac => \nios|the_vga|vga|RAM~43_regout\,
	datad => \nios|the_vga|vga|led_chooser\(1),
	combout => \nios|the_vga|vga|RAM~140_combout\);

-- Location: LCFF_X29_Y16_N3
\nios|the_vga|vga|RAM~44\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(9),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~44_regout\);

-- Location: LCCOMB_X29_Y16_N2
\nios|the_vga|vga|RAM~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~141_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~44_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~131_combout\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datac => \nios|the_vga|vga|RAM~44_regout\,
	datad => \nios|the_vga|vga|led_chooser\(1),
	combout => \nios|the_vga|vga|RAM~141_combout\);

-- Location: LCFF_X29_Y16_N5
\nios|the_vga|vga|RAM~45\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(10),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~45_regout\);

-- Location: LCCOMB_X29_Y16_N4
\nios|the_vga|vga|RAM~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~142_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~45_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~131_combout\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datac => \nios|the_vga|vga|RAM~45_regout\,
	datad => \nios|the_vga|vga|led_chooser\(1),
	combout => \nios|the_vga|vga|RAM~142_combout\);

-- Location: LCFF_X29_Y16_N31
\nios|the_vga|vga|RAM~46\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(11),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~46_regout\);

-- Location: LCCOMB_X29_Y16_N30
\nios|the_vga|vga|RAM~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~143_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~46_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~131_combout\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datac => \nios|the_vga|vga|RAM~46_regout\,
	datad => \nios|the_vga|vga|led_chooser\(1),
	combout => \nios|the_vga|vga|RAM~143_combout\);

-- Location: LCCOMB_X29_Y15_N16
\nios|the_vga|vga|led_chooser~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|led_chooser~9_combout\ = (\nios|the_cpu_0|d_writedata\(7) & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|d_writedata\(7),
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|led_chooser~9_combout\);

-- Location: LCFF_X29_Y15_N17
\nios|the_vga|vga|led_chooser[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|led_chooser~9_combout\,
	ena => \nios|the_vga|vga|led_chooser[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|led_chooser\(7));

-- Location: LCCOMB_X29_Y15_N10
\nios|the_vga|vga|led_chooser~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|led_chooser~10_combout\ = (\nios|the_cpu_0|d_writedata\(8) & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|d_writedata\(8),
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|led_chooser~10_combout\);

-- Location: LCFF_X29_Y15_N11
\nios|the_vga|vga|led_chooser[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|led_chooser~10_combout\,
	ena => \nios|the_vga|vga|led_chooser[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|led_chooser\(8));

-- Location: LCCOMB_X29_Y15_N28
\nios|the_vga|vga|led_chooser~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|led_chooser~7_combout\ = (\nios|the_cpu_0|d_writedata\(5) & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|d_writedata\(5),
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|led_chooser~7_combout\);

-- Location: LCFF_X29_Y15_N29
\nios|the_vga|vga|led_chooser[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|led_chooser~7_combout\,
	ena => \nios|the_vga|vga|led_chooser[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|led_chooser\(5));

-- Location: LCCOMB_X30_Y15_N12
\nios|the_vga|vga|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|LessThan0~1_combout\ = (\nios|the_vga|vga|led_chooser\(6)) # ((\nios|the_vga|vga|led_chooser\(7)) # ((\nios|the_vga|vga|led_chooser\(8)) # (\nios|the_vga|vga|led_chooser\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|led_chooser\(6),
	datab => \nios|the_vga|vga|led_chooser\(7),
	datac => \nios|the_vga|vga|led_chooser\(8),
	datad => \nios|the_vga|vga|led_chooser\(5),
	combout => \nios|the_vga|vga|LessThan0~1_combout\);

-- Location: LCCOMB_X29_Y15_N0
\nios|the_vga|vga|led_chooser~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|led_chooser~6_combout\ = (\nios|the_cpu_0|d_writedata\(4) & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|d_writedata\(4),
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|led_chooser~6_combout\);

-- Location: LCFF_X29_Y15_N1
\nios|the_vga|vga|led_chooser[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|led_chooser~6_combout\,
	ena => \nios|the_vga|vga|led_chooser[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|led_chooser\(4));

-- Location: LCCOMB_X29_Y15_N4
\nios|the_vga|vga|led_chooser~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|led_chooser~4_combout\ = (\nios|the_cpu_0|d_writedata\(2) & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|d_writedata\(2),
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|led_chooser~4_combout\);

-- Location: LCFF_X29_Y15_N5
\nios|the_vga|vga|led_chooser[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|led_chooser~4_combout\,
	ena => \nios|the_vga|vga|led_chooser[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|led_chooser\(2));

-- Location: LCCOMB_X29_Y15_N18
\nios|the_vga|vga|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|LessThan0~0_combout\ = (\nios|the_vga|vga|led_chooser\(3)) # ((\nios|the_vga|vga|led_chooser\(4)) # ((\nios|the_vga|vga|led_chooser\(2)) # (\nios|the_vga|vga|led_chooser\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|led_chooser\(3),
	datab => \nios|the_vga|vga|led_chooser\(4),
	datac => \nios|the_vga|vga|led_chooser\(2),
	datad => \nios|the_vga|vga|led_chooser\(1),
	combout => \nios|the_vga|vga|LessThan0~0_combout\);

-- Location: LCCOMB_X29_Y15_N22
\nios|the_vga|vga|led_chooser~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|led_chooser~16_combout\ = (\nios|the_cpu_0|d_writedata\(14) & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_cpu_0|d_writedata\(14),
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|led_chooser~16_combout\);

-- Location: LCFF_X29_Y15_N23
\nios|the_vga|vga|led_chooser[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|led_chooser~16_combout\,
	ena => \nios|the_vga|vga|led_chooser[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|led_chooser\(14));

-- Location: LCCOMB_X29_Y15_N20
\nios|the_vga|vga|led_chooser~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|led_chooser~15_combout\ = (\nios|the_cpu_0|d_writedata\(13) & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|d_writedata\(13),
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|led_chooser~15_combout\);

-- Location: LCFF_X29_Y15_N21
\nios|the_vga|vga|led_chooser[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|led_chooser~15_combout\,
	ena => \nios|the_vga|vga|led_chooser[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|led_chooser\(13));

-- Location: LCCOMB_X29_Y15_N24
\nios|the_vga|vga|led_chooser~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|led_chooser~13_combout\ = (\nios|the_cpu_0|d_writedata\(11) & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_cpu_0|d_writedata\(11),
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|led_chooser~13_combout\);

-- Location: LCFF_X29_Y15_N25
\nios|the_vga|vga|led_chooser[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|led_chooser~13_combout\,
	ena => \nios|the_vga|vga|led_chooser[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|led_chooser\(11));

-- Location: LCCOMB_X29_Y15_N30
\nios|the_vga|vga|led_chooser~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|led_chooser~12_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_cpu_0|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_cpu_0|d_writedata\(10),
	combout => \nios|the_vga|vga|led_chooser~12_combout\);

-- Location: LCFF_X29_Y15_N31
\nios|the_vga|vga|led_chooser[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|led_chooser~12_combout\,
	ena => \nios|the_vga|vga|led_chooser[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|led_chooser\(10));

-- Location: LCCOMB_X29_Y15_N26
\nios|the_vga|vga|led_chooser~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|led_chooser~14_combout\ = (\nios|the_cpu_0|d_writedata\(12) & \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|d_writedata\(12),
	datad => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	combout => \nios|the_vga|vga|led_chooser~14_combout\);

-- Location: LCFF_X29_Y15_N27
\nios|the_vga|vga|led_chooser[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|led_chooser~14_combout\,
	ena => \nios|the_vga|vga|led_chooser[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|led_chooser\(12));

-- Location: LCCOMB_X30_Y15_N30
\nios|the_vga|vga|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|LessThan0~2_combout\ = (\nios|the_vga|vga|led_chooser\(9)) # ((\nios|the_vga|vga|led_chooser\(11)) # ((\nios|the_vga|vga|led_chooser\(10)) # (\nios|the_vga|vga|led_chooser\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|led_chooser\(9),
	datab => \nios|the_vga|vga|led_chooser\(11),
	datac => \nios|the_vga|vga|led_chooser\(10),
	datad => \nios|the_vga|vga|led_chooser\(12),
	combout => \nios|the_vga|vga|LessThan0~2_combout\);

-- Location: LCCOMB_X30_Y15_N24
\nios|the_vga|vga|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|LessThan0~3_combout\ = (\nios|the_vga|vga|led_chooser\(15)) # ((\nios|the_vga|vga|led_chooser\(14)) # ((\nios|the_vga|vga|led_chooser\(13)) # (\nios|the_vga|vga|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|led_chooser\(15),
	datab => \nios|the_vga|vga|led_chooser\(14),
	datac => \nios|the_vga|vga|led_chooser\(13),
	datad => \nios|the_vga|vga|LessThan0~2_combout\,
	combout => \nios|the_vga|vga|LessThan0~3_combout\);

-- Location: LCCOMB_X31_Y16_N2
\nios|the_vga|vga|led_chooser~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|led_chooser~3_combout\ = (\nios|snake_system_reset_clk_0_domain_synch|data_out~regout\ & \nios|the_cpu_0|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|snake_system_reset_clk_0_domain_synch|data_out~regout\,
	datad => \nios|the_cpu_0|d_writedata\(15),
	combout => \nios|the_vga|vga|led_chooser~3_combout\);

-- Location: LCCOMB_X31_Y16_N24
\nios|the_vga|vga|led_chooser[31]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|led_chooser[31]~18_combout\ = !\nios|the_vga|vga|led_chooser~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios|the_vga|vga|led_chooser~3_combout\,
	combout => \nios|the_vga|vga|led_chooser[31]~18_combout\);

-- Location: LCFF_X31_Y16_N25
\nios|the_vga|vga|led_chooser[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_vga|vga|led_chooser[31]~18_combout\,
	ena => \nios|the_vga|vga|led_chooser[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|led_chooser\(31));

-- Location: LCCOMB_X30_Y15_N26
\nios|the_vga|vga|LessThan0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|LessThan0~4_combout\ = (\nios|the_vga|vga|led_chooser\(31) & ((\nios|the_vga|vga|LessThan0~1_combout\) # ((\nios|the_vga|vga|LessThan0~0_combout\) # (\nios|the_vga|vga|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|LessThan0~1_combout\,
	datab => \nios|the_vga|vga|LessThan0~0_combout\,
	datac => \nios|the_vga|vga|LessThan0~3_combout\,
	datad => \nios|the_vga|vga|led_chooser\(31),
	combout => \nios|the_vga|vga|LessThan0~4_combout\);

-- Location: LCFF_X29_Y16_N1
\nios|the_vga|vga|RAM~48\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(13),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~48_regout\);

-- Location: LCCOMB_X29_Y16_N0
\nios|the_vga|vga|RAM~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~144_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~48_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~131_combout\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datac => \nios|the_vga|vga|RAM~48_regout\,
	datad => \nios|the_vga|vga|led_chooser\(1),
	combout => \nios|the_vga|vga|RAM~144_combout\);

-- Location: LCFF_X29_Y16_N27
\nios|the_vga|vga|RAM~49\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(14),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~49_regout\);

-- Location: LCCOMB_X29_Y16_N26
\nios|the_vga|vga|RAM~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~145_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~49_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~131_combout\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datac => \nios|the_vga|vga|RAM~49_regout\,
	datad => \nios|the_vga|vga|led_chooser\(1),
	combout => \nios|the_vga|vga|RAM~145_combout\);

-- Location: LCFF_X29_Y16_N13
\nios|the_vga|vga|RAM~50\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios|the_cpu_0|d_writedata\(15),
	sload => VCC,
	ena => \nios|the_vga|vga|RAM~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|RAM~50_regout\);

-- Location: LCCOMB_X29_Y16_N12
\nios|the_vga|vga|RAM~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|RAM~146_combout\ = (\nios|the_vga|vga|RAM~131_combout\ & (\nios|the_vga|vga|RAM~50_regout\ & ((\nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\) # (!\nios|the_vga|vga|led_chooser\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|RAM~131_combout\,
	datab => \nios|the_vga_avalon_slave_0|cpu_0_data_master_granted_vga_avalon_slave_0~3_combout\,
	datac => \nios|the_vga|vga|RAM~50_regout\,
	datad => \nios|the_vga|vga|led_chooser\(1),
	combout => \nios|the_vga|vga|RAM~146_combout\);

-- Location: LCCOMB_X32_Y17_N6
\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(1)) # ((!\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(0) & !\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\)))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & ((\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\) # 
-- (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(0) $ (\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(0),
	datac => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\,
	datad => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend\(1),
	combout => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\);

-- Location: LCCOMB_X25_Y21_N2
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[0]~0_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & ((\nios|the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address\(1)))))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & (((\nios|the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datad => \nios|the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address\(1),
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[0]~0_combout\);

-- Location: LCCOMB_X27_Y18_N16
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[1]~1_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & (\nios|the_cpu_0|W_alu_result\(2))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & ((\nios|the_cpu_0|F_pc\(0)))))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & (((\nios|the_cpu_0|F_pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(2),
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datac => \nios|the_cpu_0|F_pc\(0),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[1]~1_combout\);

-- Location: LCCOMB_X28_Y21_N2
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[2]~2_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & (\nios|the_cpu_0|W_alu_result\(3))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & ((\nios|the_cpu_0|F_pc\(1)))))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & (((\nios|the_cpu_0|F_pc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_cpu_0|W_alu_result\(3),
	datac => \nios|the_cpu_0|F_pc\(1),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[2]~2_combout\);

-- Location: LCCOMB_X27_Y18_N18
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[3]~3_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & ((\nios|the_cpu_0|W_alu_result\(4)))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- (\nios|the_cpu_0|F_pc\(2))))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & (\nios|the_cpu_0|F_pc\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	datab => \nios|the_cpu_0|F_pc\(2),
	datac => \nios|the_cpu_0|W_alu_result\(4),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[3]~3_combout\);

-- Location: LCCOMB_X27_Y18_N20
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[4]~4_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & ((\nios|the_cpu_0|W_alu_result\(5)))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- (\nios|the_cpu_0|F_pc\(3))))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & (\nios|the_cpu_0|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	datab => \nios|the_cpu_0|F_pc\(3),
	datac => \nios|the_cpu_0|W_alu_result\(5),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[4]~4_combout\);

-- Location: LCCOMB_X28_Y21_N12
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[5]~5_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & (\nios|the_cpu_0|W_alu_result\(6))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & ((\nios|the_cpu_0|F_pc\(4)))))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & (((\nios|the_cpu_0|F_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_cpu_0|W_alu_result\(6),
	datac => \nios|the_cpu_0|F_pc\(4),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[5]~5_combout\);

-- Location: LCCOMB_X28_Y21_N30
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[6]~6_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & (\nios|the_cpu_0|W_alu_result\(7))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & ((\nios|the_cpu_0|F_pc\(5)))))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & (((\nios|the_cpu_0|F_pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_cpu_0|W_alu_result\(7),
	datac => \nios|the_cpu_0|F_pc\(5),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[6]~6_combout\);

-- Location: LCCOMB_X25_Y21_N20
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[7]~7_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & ((\nios|the_cpu_0|W_alu_result\(8)))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & (\nios|the_cpu_0|F_pc\(6))))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & (\nios|the_cpu_0|F_pc\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_cpu_0|F_pc\(6),
	datac => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(8),
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[7]~7_combout\);

-- Location: LCCOMB_X25_Y21_N6
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[8]~8_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & (\nios|the_cpu_0|W_alu_result\(9))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & ((\nios|the_cpu_0|F_pc\(7)))))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & (((\nios|the_cpu_0|F_pc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_cpu_0|W_alu_result\(9),
	datac => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	datad => \nios|the_cpu_0|F_pc\(7),
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[8]~8_combout\);

-- Location: LCCOMB_X25_Y19_N8
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[9]~9_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & (\nios|the_cpu_0|W_alu_result\(10))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & ((\nios|the_cpu_0|F_pc\(8)))))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & (((\nios|the_cpu_0|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(10),
	datab => \nios|the_cpu_0|F_pc\(8),
	datac => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[9]~9_combout\);

-- Location: LCCOMB_X25_Y21_N8
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[10]~10_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & (\nios|the_cpu_0|W_alu_result\(11))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & ((\nios|the_cpu_0|F_pc\(9)))))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & (((\nios|the_cpu_0|F_pc\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_cpu_0|W_alu_result\(11),
	datac => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	datad => \nios|the_cpu_0|F_pc\(9),
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[10]~10_combout\);

-- Location: LCCOMB_X27_Y24_N20
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[11]~11_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & (\nios|the_cpu_0|W_alu_result\(12))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & ((\nios|the_cpu_0|F_pc\(10)))))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & (((\nios|the_cpu_0|F_pc\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|W_alu_result\(12),
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datac => \nios|the_cpu_0|F_pc\(10),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[11]~11_combout\);

-- Location: LCCOMB_X25_Y21_N10
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[12]~12_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & (\nios|the_cpu_0|W_alu_result\(13))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & ((\nios|the_cpu_0|F_pc\(11)))))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & (((\nios|the_cpu_0|F_pc\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_cpu_0|W_alu_result\(13),
	datad => \nios|the_cpu_0|F_pc\(11),
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[12]~12_combout\);

-- Location: LCFF_X27_Y24_N25
\nios|the_cpu_0|F_pc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios|the_cpu_0|F_pc[12]~10_combout\,
	sdata => \nios|the_cpu_0|F_pc_plus_one[12]~24_combout\,
	aclr => \nios|snake_system_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \nios|the_cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios|the_cpu_0|F_pc_sel_nxt[0]~0_combout\,
	ena => \nios|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_cpu_0|F_pc\(12));

-- Location: LCCOMB_X28_Y21_N16
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[13]~13_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & (\nios|the_cpu_0|W_alu_result\(14))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & ((\nios|the_cpu_0|F_pc\(12)))))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & (((\nios|the_cpu_0|F_pc\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_cpu_0|W_alu_result\(14),
	datac => \nios|the_cpu_0|F_pc\(12),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[13]~13_combout\);

-- Location: LCCOMB_X25_Y24_N16
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[14]~14_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & ((\nios|the_cpu_0|W_alu_result\(15)))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & (\nios|the_cpu_0|F_pc\(13))))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & (\nios|the_cpu_0|F_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_cpu_0|F_pc\(13),
	datac => \nios|the_cpu_0|W_alu_result\(15),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[14]~14_combout\);

-- Location: LCCOMB_X25_Y21_N4
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[15]~15_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & (\nios|the_cpu_0|W_alu_result\(16))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & ((\nios|the_cpu_0|F_pc\(14)))))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & (((\nios|the_cpu_0|F_pc\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_cpu_0|W_alu_result\(16),
	datad => \nios|the_cpu_0|F_pc\(14),
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[15]~15_combout\);

-- Location: LCCOMB_X25_Y24_N26
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[16]~16_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & ((\nios|the_cpu_0|W_alu_result\(17)))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- (\nios|the_cpu_0|F_pc\(15))))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & (\nios|the_cpu_0|F_pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|F_pc\(15),
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	datac => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datad => \nios|the_cpu_0|W_alu_result\(17),
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[16]~16_combout\);

-- Location: LCCOMB_X25_Y24_N20
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[17]~17_combout\ = (\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & (\nios|the_cpu_0|W_alu_result\(18))) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\ & ((\nios|the_cpu_0|F_pc\(16)))))) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\ & (((\nios|the_cpu_0|F_pc\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_cpu_0|W_alu_result\(18),
	datac => \nios|the_cpu_0|F_pc\(16),
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[17]~17_combout\);

-- Location: LCCOMB_X32_Y21_N2
\nios|the_sram_avalon_slave_0|cpu_0_data_master_byteenable_sram_avalon_slave_0[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|cpu_0_data_master_byteenable_sram_avalon_slave_0[1]~1_combout\ = (\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & ((\nios|the_cpu_0|internal_d_byteenable\(3)))) # 
-- (!\nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1) & (\nios|the_cpu_0|internal_d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|internal_d_byteenable\(1),
	datac => \nios|the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address\(1),
	datad => \nios|the_cpu_0|internal_d_byteenable\(3),
	combout => \nios|the_sram_avalon_slave_0|cpu_0_data_master_byteenable_sram_avalon_slave_0[1]~1_combout\);

-- Location: LCCOMB_X32_Y21_N12
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_byteenable[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_byteenable[1]~0_combout\ = ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_byteenable_sram_avalon_slave_0[1]~1_combout\) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\)) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_byteenable_sram_avalon_slave_0[1]~1_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_byteenable[1]~0_combout\);

-- Location: LCCOMB_X25_Y21_N14
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_byteenable[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_byteenable[0]~1_combout\ = ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_byteenable_sram_avalon_slave_0[0]~0_combout\) # 
-- (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\)) # (!\nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_sram_avalon_slave_0|cpu_0_data_master_qualified_request_sram_avalon_slave_0~1_combout\,
	datac => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~0_combout\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_data_master_byteenable_sram_avalon_slave_0[0]~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_byteenable[0]~1_combout\);

-- Location: LCCOMB_X31_Y17_N16
\nios|the_sram_avalon_slave_0|sram_avalon_slave_0_read\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_read~combout\ = (\nios|the_cpu_0|internal_d_read~regout\ & ((\nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\) # 
-- ((\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~combout\ & \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\)))) # (!\nios|the_cpu_0|internal_d_read~regout\ & 
-- (((\nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~combout\ & \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_cpu_0|internal_d_read~regout\,
	datab => \nios|the_sram_avalon_slave_0|cpu_0_data_master_granted_sram_avalon_slave_0~1_combout\,
	datac => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_granted_sram_avalon_slave_0~combout\,
	datad => \nios|the_sram_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_avalon_slave_0~0_combout\,
	combout => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_read~combout\);

-- Location: LCCOMB_X1_Y18_N20
\nios|the_vga|vga|clk25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|clk25~0_combout\ = !\nios|the_vga|vga|clk25~_Duplicate_1_regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_vga|vga|clk25~_Duplicate_1_regout\,
	combout => \nios|the_vga|vga|clk25~0_combout\);

-- Location: LCFF_X1_Y18_N21
\nios|the_vga|vga|clk25~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \nios|the_vga|vga|clk25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|clk25~_Duplicate_1_regout\);

-- Location: LCCOMB_X14_Y35_N22
\nios|the_vga|vga|V1|Hcount~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Hcount~0_combout\ = (\nios|the_vga|vga|V1|Add0~10_combout\ & !\nios|the_vga|vga|V1|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Add0~10_combout\,
	datac => \nios|the_vga|vga|V1|Equal0~2_combout\,
	combout => \nios|the_vga|vga|V1|Hcount~0_combout\);

-- Location: LCFF_X14_Y35_N23
\nios|the_vga|vga|V1|Hcount[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Hcount~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Hcount\(5));

-- Location: LCCOMB_X14_Y35_N0
\nios|the_vga|vga|V1|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add0~0_combout\ = \nios|the_vga|vga|V1|Hcount\(0) $ (VCC)
-- \nios|the_vga|vga|V1|Add0~1\ = CARRY(\nios|the_vga|vga|V1|Hcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Hcount\(0),
	datad => VCC,
	combout => \nios|the_vga|vga|V1|Add0~0_combout\,
	cout => \nios|the_vga|vga|V1|Add0~1\);

-- Location: LCFF_X14_Y35_N1
\nios|the_vga|vga|V1|Hcount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Hcount\(0));

-- Location: LCCOMB_X14_Y35_N2
\nios|the_vga|vga|V1|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add0~2_combout\ = (\nios|the_vga|vga|V1|Hcount\(1) & (!\nios|the_vga|vga|V1|Add0~1\)) # (!\nios|the_vga|vga|V1|Hcount\(1) & ((\nios|the_vga|vga|V1|Add0~1\) # (GND)))
-- \nios|the_vga|vga|V1|Add0~3\ = CARRY((!\nios|the_vga|vga|V1|Add0~1\) # (!\nios|the_vga|vga|V1|Hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Hcount\(1),
	datad => VCC,
	cin => \nios|the_vga|vga|V1|Add0~1\,
	combout => \nios|the_vga|vga|V1|Add0~2_combout\,
	cout => \nios|the_vga|vga|V1|Add0~3\);

-- Location: LCFF_X14_Y35_N3
\nios|the_vga|vga|V1|Hcount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Hcount\(1));

-- Location: LCCOMB_X14_Y35_N4
\nios|the_vga|vga|V1|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add0~4_combout\ = (\nios|the_vga|vga|V1|Hcount\(2) & (\nios|the_vga|vga|V1|Add0~3\ $ (GND))) # (!\nios|the_vga|vga|V1|Hcount\(2) & (!\nios|the_vga|vga|V1|Add0~3\ & VCC))
-- \nios|the_vga|vga|V1|Add0~5\ = CARRY((\nios|the_vga|vga|V1|Hcount\(2) & !\nios|the_vga|vga|V1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Hcount\(2),
	datad => VCC,
	cin => \nios|the_vga|vga|V1|Add0~3\,
	combout => \nios|the_vga|vga|V1|Add0~4_combout\,
	cout => \nios|the_vga|vga|V1|Add0~5\);

-- Location: LCFF_X14_Y35_N5
\nios|the_vga|vga|V1|Hcount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Hcount\(2));

-- Location: LCCOMB_X14_Y35_N6
\nios|the_vga|vga|V1|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add0~6_combout\ = (\nios|the_vga|vga|V1|Hcount\(3) & (!\nios|the_vga|vga|V1|Add0~5\)) # (!\nios|the_vga|vga|V1|Hcount\(3) & ((\nios|the_vga|vga|V1|Add0~5\) # (GND)))
-- \nios|the_vga|vga|V1|Add0~7\ = CARRY((!\nios|the_vga|vga|V1|Add0~5\) # (!\nios|the_vga|vga|V1|Hcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Hcount\(3),
	datad => VCC,
	cin => \nios|the_vga|vga|V1|Add0~5\,
	combout => \nios|the_vga|vga|V1|Add0~6_combout\,
	cout => \nios|the_vga|vga|V1|Add0~7\);

-- Location: LCCOMB_X14_Y35_N8
\nios|the_vga|vga|V1|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add0~8_combout\ = (\nios|the_vga|vga|V1|Hcount\(4) & (\nios|the_vga|vga|V1|Add0~7\ $ (GND))) # (!\nios|the_vga|vga|V1|Hcount\(4) & (!\nios|the_vga|vga|V1|Add0~7\ & VCC))
-- \nios|the_vga|vga|V1|Add0~9\ = CARRY((\nios|the_vga|vga|V1|Hcount\(4) & !\nios|the_vga|vga|V1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Hcount\(4),
	datad => VCC,
	cin => \nios|the_vga|vga|V1|Add0~7\,
	combout => \nios|the_vga|vga|V1|Add0~8_combout\,
	cout => \nios|the_vga|vga|V1|Add0~9\);

-- Location: LCFF_X14_Y35_N9
\nios|the_vga|vga|V1|Hcount[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Hcount\(4));

-- Location: LCCOMB_X14_Y35_N12
\nios|the_vga|vga|V1|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add0~12_combout\ = (\nios|the_vga|vga|V1|Hcount\(6) & (\nios|the_vga|vga|V1|Add0~11\ $ (GND))) # (!\nios|the_vga|vga|V1|Hcount\(6) & (!\nios|the_vga|vga|V1|Add0~11\ & VCC))
-- \nios|the_vga|vga|V1|Add0~13\ = CARRY((\nios|the_vga|vga|V1|Hcount\(6) & !\nios|the_vga|vga|V1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Hcount\(6),
	datad => VCC,
	cin => \nios|the_vga|vga|V1|Add0~11\,
	combout => \nios|the_vga|vga|V1|Add0~12_combout\,
	cout => \nios|the_vga|vga|V1|Add0~13\);

-- Location: LCFF_X14_Y35_N13
\nios|the_vga|vga|V1|Hcount[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Hcount\(6));

-- Location: LCCOMB_X14_Y35_N14
\nios|the_vga|vga|V1|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add0~14_combout\ = (\nios|the_vga|vga|V1|Hcount\(7) & (!\nios|the_vga|vga|V1|Add0~13\)) # (!\nios|the_vga|vga|V1|Hcount\(7) & ((\nios|the_vga|vga|V1|Add0~13\) # (GND)))
-- \nios|the_vga|vga|V1|Add0~15\ = CARRY((!\nios|the_vga|vga|V1|Add0~13\) # (!\nios|the_vga|vga|V1|Hcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Hcount\(7),
	datad => VCC,
	cin => \nios|the_vga|vga|V1|Add0~13\,
	combout => \nios|the_vga|vga|V1|Add0~14_combout\,
	cout => \nios|the_vga|vga|V1|Add0~15\);

-- Location: LCFF_X14_Y35_N15
\nios|the_vga|vga|V1|Hcount[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Hcount\(7));

-- Location: LCCOMB_X14_Y35_N16
\nios|the_vga|vga|V1|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add0~16_combout\ = (\nios|the_vga|vga|V1|Hcount\(8) & (\nios|the_vga|vga|V1|Add0~15\ $ (GND))) # (!\nios|the_vga|vga|V1|Hcount\(8) & (!\nios|the_vga|vga|V1|Add0~15\ & VCC))
-- \nios|the_vga|vga|V1|Add0~17\ = CARRY((\nios|the_vga|vga|V1|Hcount\(8) & !\nios|the_vga|vga|V1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Hcount\(8),
	datad => VCC,
	cin => \nios|the_vga|vga|V1|Add0~15\,
	combout => \nios|the_vga|vga|V1|Add0~16_combout\,
	cout => \nios|the_vga|vga|V1|Add0~17\);

-- Location: LCCOMB_X14_Y35_N26
\nios|the_vga|vga|V1|Hcount~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Hcount~2_combout\ = (!\nios|the_vga|vga|V1|Equal0~2_combout\ & \nios|the_vga|vga|V1|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Equal0~2_combout\,
	datac => \nios|the_vga|vga|V1|Add0~16_combout\,
	combout => \nios|the_vga|vga|V1|Hcount~2_combout\);

-- Location: LCFF_X14_Y35_N27
\nios|the_vga|vga|V1|Hcount[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Hcount~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Hcount\(8));

-- Location: LCCOMB_X14_Y35_N18
\nios|the_vga|vga|V1|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add0~18_combout\ = \nios|the_vga|vga|V1|Hcount\(9) $ (\nios|the_vga|vga|V1|Add0~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Hcount\(9),
	cin => \nios|the_vga|vga|V1|Add0~17\,
	combout => \nios|the_vga|vga|V1|Add0~18_combout\);

-- Location: LCCOMB_X14_Y35_N24
\nios|the_vga|vga|V1|Hcount~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Hcount~1_combout\ = (\nios|the_vga|vga|V1|Add0~18_combout\ & !\nios|the_vga|vga|V1|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Add0~18_combout\,
	datac => \nios|the_vga|vga|V1|Equal0~2_combout\,
	combout => \nios|the_vga|vga|V1|Hcount~1_combout\);

-- Location: LCFF_X14_Y35_N25
\nios|the_vga|vga|V1|Hcount[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Hcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Hcount\(9));

-- Location: LCCOMB_X15_Y35_N8
\nios|the_vga|vga|V1|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal0~0_combout\ = (\nios|the_vga|vga|V1|Hcount\(4) & (!\nios|the_vga|vga|V1|Hcount\(5) & (\nios|the_vga|vga|V1|Hcount\(0) & !\nios|the_vga|vga|V1|Hcount\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Hcount\(4),
	datab => \nios|the_vga|vga|V1|Hcount\(5),
	datac => \nios|the_vga|vga|V1|Hcount\(0),
	datad => \nios|the_vga|vga|V1|Hcount\(7),
	combout => \nios|the_vga|vga|V1|Equal0~0_combout\);

-- Location: LCFF_X14_Y35_N7
\nios|the_vga|vga|V1|Hcount[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Hcount\(3));

-- Location: LCCOMB_X15_Y35_N18
\nios|the_vga|vga|V1|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal0~1_combout\ = (\nios|the_vga|vga|V1|Hcount\(1) & (\nios|the_vga|vga|V1|Hcount\(2) & (\nios|the_vga|vga|V1|Equal0~0_combout\ & \nios|the_vga|vga|V1|Hcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Hcount\(1),
	datab => \nios|the_vga|vga|V1|Hcount\(2),
	datac => \nios|the_vga|vga|V1|Equal0~0_combout\,
	datad => \nios|the_vga|vga|V1|Hcount\(3),
	combout => \nios|the_vga|vga|V1|Equal0~1_combout\);

-- Location: LCCOMB_X14_Y35_N20
\nios|the_vga|vga|V1|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal0~2_combout\ = (!\nios|the_vga|vga|V1|Hcount\(6) & (\nios|the_vga|vga|V1|Hcount\(8) & (\nios|the_vga|vga|V1|Hcount\(9) & \nios|the_vga|vga|V1|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Hcount\(6),
	datab => \nios|the_vga|vga|V1|Hcount\(8),
	datac => \nios|the_vga|vga|V1|Hcount\(9),
	datad => \nios|the_vga|vga|V1|Equal0~1_combout\,
	combout => \nios|the_vga|vga|V1|Equal0~2_combout\);

-- Location: LCCOMB_X14_Y35_N30
\nios|the_vga|vga|V1|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal2~0_combout\ = (!\nios|the_vga|vga|V1|Hcount\(8) & (!\nios|the_vga|vga|V1|Hcount\(9) & \nios|the_vga|vga|V1|Hcount\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Hcount\(8),
	datac => \nios|the_vga|vga|V1|Hcount\(9),
	datad => \nios|the_vga|vga|V1|Hcount\(6),
	combout => \nios|the_vga|vga|V1|Equal2~0_combout\);

-- Location: LCFF_X14_Y35_N29
\nios|the_vga|vga|V1|vga_hsync~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|vga_hsync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|vga_hsync~_Duplicate_1_regout\);

-- Location: LCCOMB_X14_Y35_N28
\nios|the_vga|vga|V1|vga_hsync~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|vga_hsync~0_combout\ = (\nios|the_vga|vga|V1|Equal0~2_combout\) # ((\nios|the_vga|vga|V1|vga_hsync~_Duplicate_1_regout\ & ((!\nios|the_vga|vga|V1|Equal0~1_combout\) # (!\nios|the_vga|vga|V1|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Equal0~2_combout\,
	datab => \nios|the_vga|vga|V1|Equal2~0_combout\,
	datac => \nios|the_vga|vga|V1|vga_hsync~_Duplicate_1_regout\,
	datad => \nios|the_vga|vga|V1|Equal0~1_combout\,
	combout => \nios|the_vga|vga|V1|vga_hsync~0_combout\);

-- Location: CLKCTRL_G1
\nios|the_vga|vga|clk25~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \nios|the_vga|vga|clk25~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\);

-- Location: LCCOMB_X17_Y35_N4
\nios|the_vga|vga|V1|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add1~0_combout\ = \nios|the_vga|vga|V1|Vcount\(0) $ (VCC)
-- \nios|the_vga|vga|V1|Add1~1\ = CARRY(\nios|the_vga|vga|V1|Vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Vcount\(0),
	datad => VCC,
	combout => \nios|the_vga|vga|V1|Add1~0_combout\,
	cout => \nios|the_vga|vga|V1|Add1~1\);

-- Location: LCCOMB_X17_Y35_N26
\nios|the_vga|vga|V1|Vcount~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Vcount~3_combout\ = (\nios|the_vga|vga|V1|Add1~0_combout\ & !\nios|the_vga|vga|V1|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_vga|vga|V1|Add1~0_combout\,
	datad => \nios|the_vga|vga|V1|Equal1~2_combout\,
	combout => \nios|the_vga|vga|V1|Vcount~3_combout\);

-- Location: LCFF_X17_Y35_N27
\nios|the_vga|vga|V1|Vcount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Vcount~3_combout\,
	ena => \nios|the_vga|vga|V1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Vcount\(0));

-- Location: LCCOMB_X17_Y35_N6
\nios|the_vga|vga|V1|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add1~2_combout\ = (\nios|the_vga|vga|V1|Vcount\(1) & (!\nios|the_vga|vga|V1|Add1~1\)) # (!\nios|the_vga|vga|V1|Vcount\(1) & ((\nios|the_vga|vga|V1|Add1~1\) # (GND)))
-- \nios|the_vga|vga|V1|Add1~3\ = CARRY((!\nios|the_vga|vga|V1|Add1~1\) # (!\nios|the_vga|vga|V1|Vcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Vcount\(1),
	datad => VCC,
	cin => \nios|the_vga|vga|V1|Add1~1\,
	combout => \nios|the_vga|vga|V1|Add1~2_combout\,
	cout => \nios|the_vga|vga|V1|Add1~3\);

-- Location: LCCOMB_X17_Y35_N8
\nios|the_vga|vga|V1|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add1~4_combout\ = (\nios|the_vga|vga|V1|Vcount\(2) & (\nios|the_vga|vga|V1|Add1~3\ $ (GND))) # (!\nios|the_vga|vga|V1|Vcount\(2) & (!\nios|the_vga|vga|V1|Add1~3\ & VCC))
-- \nios|the_vga|vga|V1|Add1~5\ = CARRY((\nios|the_vga|vga|V1|Vcount\(2) & !\nios|the_vga|vga|V1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Vcount\(2),
	datad => VCC,
	cin => \nios|the_vga|vga|V1|Add1~3\,
	combout => \nios|the_vga|vga|V1|Add1~4_combout\,
	cout => \nios|the_vga|vga|V1|Add1~5\);

-- Location: LCCOMB_X17_Y35_N0
\nios|the_vga|vga|V1|Vcount~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Vcount~2_combout\ = (\nios|the_vga|vga|V1|Add1~4_combout\ & !\nios|the_vga|vga|V1|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_vga|vga|V1|Add1~4_combout\,
	datad => \nios|the_vga|vga|V1|Equal1~2_combout\,
	combout => \nios|the_vga|vga|V1|Vcount~2_combout\);

-- Location: LCFF_X17_Y35_N1
\nios|the_vga|vga|V1|Vcount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Vcount~2_combout\,
	ena => \nios|the_vga|vga|V1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Vcount\(2));

-- Location: LCCOMB_X17_Y35_N10
\nios|the_vga|vga|V1|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add1~6_combout\ = (\nios|the_vga|vga|V1|Vcount\(3) & (!\nios|the_vga|vga|V1|Add1~5\)) # (!\nios|the_vga|vga|V1|Vcount\(3) & ((\nios|the_vga|vga|V1|Add1~5\) # (GND)))
-- \nios|the_vga|vga|V1|Add1~7\ = CARRY((!\nios|the_vga|vga|V1|Add1~5\) # (!\nios|the_vga|vga|V1|Vcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Vcount\(3),
	datad => VCC,
	cin => \nios|the_vga|vga|V1|Add1~5\,
	combout => \nios|the_vga|vga|V1|Add1~6_combout\,
	cout => \nios|the_vga|vga|V1|Add1~7\);

-- Location: LCCOMB_X17_Y35_N2
\nios|the_vga|vga|V1|Vcount~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Vcount~1_combout\ = (!\nios|the_vga|vga|V1|Equal1~2_combout\ & \nios|the_vga|vga|V1|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Equal1~2_combout\,
	datad => \nios|the_vga|vga|V1|Add1~6_combout\,
	combout => \nios|the_vga|vga|V1|Vcount~1_combout\);

-- Location: LCFF_X17_Y35_N3
\nios|the_vga|vga|V1|Vcount[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Vcount~1_combout\,
	ena => \nios|the_vga|vga|V1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Vcount\(3));

-- Location: LCCOMB_X17_Y35_N12
\nios|the_vga|vga|V1|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add1~8_combout\ = (\nios|the_vga|vga|V1|Vcount\(4) & (\nios|the_vga|vga|V1|Add1~7\ $ (GND))) # (!\nios|the_vga|vga|V1|Vcount\(4) & (!\nios|the_vga|vga|V1|Add1~7\ & VCC))
-- \nios|the_vga|vga|V1|Add1~9\ = CARRY((\nios|the_vga|vga|V1|Vcount\(4) & !\nios|the_vga|vga|V1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Vcount\(4),
	datad => VCC,
	cin => \nios|the_vga|vga|V1|Add1~7\,
	combout => \nios|the_vga|vga|V1|Add1~8_combout\,
	cout => \nios|the_vga|vga|V1|Add1~9\);

-- Location: LCCOMB_X17_Y35_N14
\nios|the_vga|vga|V1|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add1~10_combout\ = (\nios|the_vga|vga|V1|Vcount\(5) & (!\nios|the_vga|vga|V1|Add1~9\)) # (!\nios|the_vga|vga|V1|Vcount\(5) & ((\nios|the_vga|vga|V1|Add1~9\) # (GND)))
-- \nios|the_vga|vga|V1|Add1~11\ = CARRY((!\nios|the_vga|vga|V1|Add1~9\) # (!\nios|the_vga|vga|V1|Vcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Vcount\(5),
	datad => VCC,
	cin => \nios|the_vga|vga|V1|Add1~9\,
	combout => \nios|the_vga|vga|V1|Add1~10_combout\,
	cout => \nios|the_vga|vga|V1|Add1~11\);

-- Location: LCFF_X17_Y35_N15
\nios|the_vga|vga|V1|Vcount[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Add1~10_combout\,
	ena => \nios|the_vga|vga|V1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Vcount\(5));

-- Location: LCCOMB_X17_Y35_N16
\nios|the_vga|vga|V1|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add1~12_combout\ = (\nios|the_vga|vga|V1|Vcount\(6) & (\nios|the_vga|vga|V1|Add1~11\ $ (GND))) # (!\nios|the_vga|vga|V1|Vcount\(6) & (!\nios|the_vga|vga|V1|Add1~11\ & VCC))
-- \nios|the_vga|vga|V1|Add1~13\ = CARRY((\nios|the_vga|vga|V1|Vcount\(6) & !\nios|the_vga|vga|V1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Vcount\(6),
	datad => VCC,
	cin => \nios|the_vga|vga|V1|Add1~11\,
	combout => \nios|the_vga|vga|V1|Add1~12_combout\,
	cout => \nios|the_vga|vga|V1|Add1~13\);

-- Location: LCCOMB_X17_Y35_N18
\nios|the_vga|vga|V1|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add1~14_combout\ = (\nios|the_vga|vga|V1|Vcount\(7) & (!\nios|the_vga|vga|V1|Add1~13\)) # (!\nios|the_vga|vga|V1|Vcount\(7) & ((\nios|the_vga|vga|V1|Add1~13\) # (GND)))
-- \nios|the_vga|vga|V1|Add1~15\ = CARRY((!\nios|the_vga|vga|V1|Add1~13\) # (!\nios|the_vga|vga|V1|Vcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Vcount\(7),
	datad => VCC,
	cin => \nios|the_vga|vga|V1|Add1~13\,
	combout => \nios|the_vga|vga|V1|Add1~14_combout\,
	cout => \nios|the_vga|vga|V1|Add1~15\);

-- Location: LCFF_X17_Y35_N19
\nios|the_vga|vga|V1|Vcount[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Add1~14_combout\,
	ena => \nios|the_vga|vga|V1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Vcount\(7));

-- Location: LCCOMB_X17_Y35_N20
\nios|the_vga|vga|V1|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add1~16_combout\ = (\nios|the_vga|vga|V1|Vcount\(8) & (\nios|the_vga|vga|V1|Add1~15\ $ (GND))) # (!\nios|the_vga|vga|V1|Vcount\(8) & (!\nios|the_vga|vga|V1|Add1~15\ & VCC))
-- \nios|the_vga|vga|V1|Add1~17\ = CARRY((\nios|the_vga|vga|V1|Vcount\(8) & !\nios|the_vga|vga|V1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Vcount\(8),
	datad => VCC,
	cin => \nios|the_vga|vga|V1|Add1~15\,
	combout => \nios|the_vga|vga|V1|Add1~16_combout\,
	cout => \nios|the_vga|vga|V1|Add1~17\);

-- Location: LCCOMB_X17_Y35_N22
\nios|the_vga|vga|V1|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Add1~18_combout\ = \nios|the_vga|vga|V1|Vcount\(9) $ (\nios|the_vga|vga|V1|Add1~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Vcount\(9),
	cin => \nios|the_vga|vga|V1|Add1~17\,
	combout => \nios|the_vga|vga|V1|Add1~18_combout\);

-- Location: LCCOMB_X17_Y35_N24
\nios|the_vga|vga|V1|Vcount~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Vcount~0_combout\ = (!\nios|the_vga|vga|V1|Equal1~2_combout\ & \nios|the_vga|vga|V1|Add1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Equal1~2_combout\,
	datad => \nios|the_vga|vga|V1|Add1~18_combout\,
	combout => \nios|the_vga|vga|V1|Vcount~0_combout\);

-- Location: LCFF_X17_Y35_N25
\nios|the_vga|vga|V1|Vcount[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Vcount~0_combout\,
	ena => \nios|the_vga|vga|V1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Vcount\(9));

-- Location: LCCOMB_X16_Y35_N22
\nios|the_vga|vga|V1|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal1~1_combout\ = (\nios|the_vga|vga|V1|Vcount\(3) & (\nios|the_vga|vga|V1|Vcount\(2) & (!\nios|the_vga|vga|V1|Vcount\(0) & \nios|the_vga|vga|V1|Vcount\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Vcount\(3),
	datab => \nios|the_vga|vga|V1|Vcount\(2),
	datac => \nios|the_vga|vga|V1|Vcount\(0),
	datad => \nios|the_vga|vga|V1|Vcount\(9),
	combout => \nios|the_vga|vga|V1|Equal1~1_combout\);

-- Location: LCFF_X17_Y35_N7
\nios|the_vga|vga|V1|Vcount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Add1~2_combout\,
	ena => \nios|the_vga|vga|V1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Vcount\(1));

-- Location: LCCOMB_X16_Y35_N24
\nios|the_vga|vga|V1|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal1~2_combout\ = (\nios|the_vga|vga|V1|Equal1~0_combout\ & (\nios|the_vga|vga|V1|Equal1~1_combout\ & (!\nios|the_vga|vga|V1|Vcount\(5) & !\nios|the_vga|vga|V1|Vcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Equal1~0_combout\,
	datab => \nios|the_vga|vga|V1|Equal1~1_combout\,
	datac => \nios|the_vga|vga|V1|Vcount\(5),
	datad => \nios|the_vga|vga|V1|Vcount\(1),
	combout => \nios|the_vga|vga|V1|Equal1~2_combout\);

-- Location: LCCOMB_X16_Y35_N2
\nios|the_vga|vga|V1|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal5~0_combout\ = (!\nios|the_vga|vga|V1|Vcount\(3) & (!\nios|the_vga|vga|V1|Vcount\(2) & (\nios|the_vga|vga|V1|Vcount\(0) & !\nios|the_vga|vga|V1|Vcount\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Vcount\(3),
	datab => \nios|the_vga|vga|V1|Vcount\(2),
	datac => \nios|the_vga|vga|V1|Vcount\(0),
	datad => \nios|the_vga|vga|V1|Vcount\(9),
	combout => \nios|the_vga|vga|V1|Equal5~0_combout\);

-- Location: LCCOMB_X16_Y35_N4
\nios|the_vga|vga|V1|Equal5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal5~1_combout\ = (\nios|the_vga|vga|V1|Equal1~0_combout\ & (\nios|the_vga|vga|V1|Equal5~0_combout\ & (!\nios|the_vga|vga|V1|Vcount\(5) & !\nios|the_vga|vga|V1|Vcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Equal1~0_combout\,
	datab => \nios|the_vga|vga|V1|Equal5~0_combout\,
	datac => \nios|the_vga|vga|V1|Vcount\(5),
	datad => \nios|the_vga|vga|V1|Vcount\(1),
	combout => \nios|the_vga|vga|V1|Equal5~1_combout\);

-- Location: LCFF_X16_Y35_N1
\nios|the_vga|vga|V1|vga_vsync~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|vga_vsync~0_combout\,
	ena => \nios|the_vga|vga|V1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|vga_vsync~_Duplicate_1_regout\);

-- Location: LCCOMB_X16_Y35_N0
\nios|the_vga|vga|V1|vga_vsync~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|vga_vsync~0_combout\ = (\nios|the_vga|vga|V1|Equal1~2_combout\) # ((!\nios|the_vga|vga|V1|Equal5~1_combout\ & \nios|the_vga|vga|V1|vga_vsync~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Equal1~2_combout\,
	datab => \nios|the_vga|vga|V1|Equal5~1_combout\,
	datac => \nios|the_vga|vga|V1|vga_vsync~_Duplicate_1_regout\,
	combout => \nios|the_vga|vga|V1|vga_vsync~0_combout\);

-- Location: LCCOMB_X16_Y35_N10
\nios|the_vga|vga|V1|VGA_BLANK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|VGA_BLANK~0_combout\ = (\nios|the_vga|vga|V1|vga_hsync~_Duplicate_1_regout\) # (\nios|the_vga|vga|V1|vga_vsync~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_vga|vga|V1|vga_hsync~_Duplicate_1_regout\,
	datad => \nios|the_vga|vga|V1|vga_vsync~_Duplicate_1_regout\,
	combout => \nios|the_vga|vga|V1|VGA_BLANK~0_combout\);

-- Location: LCCOMB_X15_Y35_N20
\nios|the_vga|vga|V1|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal3~0_combout\ = (!\nios|the_vga|vga|V1|Hcount\(1) & (!\nios|the_vga|vga|V1|Hcount\(9) & (!\nios|the_vga|vga|V1|Hcount\(0) & !\nios|the_vga|vga|V1|Hcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Hcount\(1),
	datab => \nios|the_vga|vga|V1|Hcount\(9),
	datac => \nios|the_vga|vga|V1|Hcount\(0),
	datad => \nios|the_vga|vga|V1|Hcount\(8),
	combout => \nios|the_vga|vga|V1|Equal3~0_combout\);

-- Location: LCCOMB_X15_Y35_N14
\nios|the_vga|vga|V1|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal3~1_combout\ = (\nios|the_vga|vga|V1|Hcount\(4) & (!\nios|the_vga|vga|V1|Hcount\(3) & (\nios|the_vga|vga|V1|Equal3~0_combout\ & \nios|the_vga|vga|V1|Hcount\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Hcount\(4),
	datab => \nios|the_vga|vga|V1|Hcount\(3),
	datac => \nios|the_vga|vga|V1|Equal3~0_combout\,
	datad => \nios|the_vga|vga|V1|Hcount\(7),
	combout => \nios|the_vga|vga|V1|Equal3~1_combout\);

-- Location: LCCOMB_X15_Y35_N0
\nios|the_vga|vga|V1|Equal8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal8~0_combout\ = (\nios|the_vga|vga|V1|Hcount\(5) & (\nios|the_vga|vga|V1|Hcount\(2) & \nios|the_vga|vga|V1|Hcount\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Hcount\(5),
	datac => \nios|the_vga|vga|V1|Hcount\(2),
	datad => \nios|the_vga|vga|V1|Hcount\(6),
	combout => \nios|the_vga|vga|V1|Equal8~0_combout\);

-- Location: LCCOMB_X15_Y35_N4
\nios|the_vga|vga|V1|rectangle_h~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|rectangle_h~0_combout\ = (\nios|the_vga|vga|V1|Equal9~2_combout\ & (\nios|the_vga|vga|V1|Equal3~1_combout\ & ((\nios|the_vga|vga|V1|Equal8~0_combout\)))) # (!\nios|the_vga|vga|V1|Equal9~2_combout\ & 
-- ((\nios|the_vga|vga|V1|rectangle_h~regout\) # ((\nios|the_vga|vga|V1|Equal3~1_combout\ & \nios|the_vga|vga|V1|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Equal9~2_combout\,
	datab => \nios|the_vga|vga|V1|Equal3~1_combout\,
	datac => \nios|the_vga|vga|V1|rectangle_h~regout\,
	datad => \nios|the_vga|vga|V1|Equal8~0_combout\,
	combout => \nios|the_vga|vga|V1|rectangle_h~0_combout\);

-- Location: LCFF_X15_Y35_N5
\nios|the_vga|vga|V1|rectangle_h\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|rectangle_h~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|rectangle_h~regout\);

-- Location: LCCOMB_X16_Y35_N14
\nios|the_vga|vga|V1|Equal10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal10~0_combout\ = (!\nios|the_vga|vga|V1|Vcount\(5) & (\nios|the_vga|vga|V1|Vcount\(7) & (\nios|the_vga|vga|V1|Vcount\(2) & !\nios|the_vga|vga|V1|Vcount\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Vcount\(5),
	datab => \nios|the_vga|vga|V1|Vcount\(7),
	datac => \nios|the_vga|vga|V1|Vcount\(2),
	datad => \nios|the_vga|vga|V1|Vcount\(9),
	combout => \nios|the_vga|vga|V1|Equal10~0_combout\);

-- Location: LCFF_X17_Y35_N17
\nios|the_vga|vga|V1|Vcount[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Add1~12_combout\,
	ena => \nios|the_vga|vga|V1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Vcount\(6));

-- Location: LCCOMB_X16_Y35_N26
\nios|the_vga|vga|V1|Equal11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal11~0_combout\ = (!\nios|the_vga|vga|V1|Vcount\(0) & (!\nios|the_vga|vga|V1|Vcount\(6) & \nios|the_vga|vga|V1|Vcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Vcount\(0),
	datac => \nios|the_vga|vga|V1|Vcount\(6),
	datad => \nios|the_vga|vga|V1|Vcount\(1),
	combout => \nios|the_vga|vga|V1|Equal11~0_combout\);

-- Location: LCFF_X17_Y35_N13
\nios|the_vga|vga|V1|Vcount[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Add1~8_combout\,
	ena => \nios|the_vga|vga|V1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Vcount\(4));

-- Location: LCFF_X17_Y35_N21
\nios|the_vga|vga|V1|Vcount[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|Add1~16_combout\,
	ena => \nios|the_vga|vga|V1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|Vcount\(8));

-- Location: LCCOMB_X16_Y35_N28
\nios|the_vga|vga|V1|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal6~0_combout\ = (!\nios|the_vga|vga|V1|Vcount\(3) & (\nios|the_vga|vga|V1|Equal11~0_combout\ & (!\nios|the_vga|vga|V1|Vcount\(4) & !\nios|the_vga|vga|V1|Vcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Vcount\(3),
	datab => \nios|the_vga|vga|V1|Equal11~0_combout\,
	datac => \nios|the_vga|vga|V1|Vcount\(4),
	datad => \nios|the_vga|vga|V1|Vcount\(8),
	combout => \nios|the_vga|vga|V1|Equal6~0_combout\);

-- Location: LCCOMB_X16_Y35_N30
\nios|the_vga|vga|V1|rectangle_v~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|rectangle_v~0_combout\ = (\nios|the_vga|vga|V1|Equal10~0_combout\ & ((\nios|the_vga|vga|V1|Equal6~0_combout\) # ((!\nios|the_vga|vga|V1|Equal11~1_combout\ & \nios|the_vga|vga|V1|rectangle_v~regout\)))) # 
-- (!\nios|the_vga|vga|V1|Equal10~0_combout\ & (((\nios|the_vga|vga|V1|rectangle_v~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Equal11~1_combout\,
	datab => \nios|the_vga|vga|V1|Equal10~0_combout\,
	datac => \nios|the_vga|vga|V1|rectangle_v~regout\,
	datad => \nios|the_vga|vga|V1|Equal6~0_combout\,
	combout => \nios|the_vga|vga|V1|rectangle_v~0_combout\);

-- Location: LCFF_X16_Y35_N31
\nios|the_vga|vga|V1|rectangle_v\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|rectangle_v~0_combout\,
	ena => \nios|the_vga|vga|V1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|rectangle_v~regout\);

-- Location: LCCOMB_X15_Y35_N22
\nios|the_vga|vga|V1|rectangle\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|rectangle~combout\ = (\nios|the_vga|vga|V1|rectangle_h~regout\ & \nios|the_vga|vga|V1|rectangle_v~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios|the_vga|vga|V1|rectangle_h~regout\,
	datad => \nios|the_vga|vga|V1|rectangle_v~regout\,
	combout => \nios|the_vga|vga|V1|rectangle~combout\);

-- Location: LCCOMB_X16_Y35_N16
\nios|the_vga|vga|V1|vga_vblank~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|vga_vblank~0_combout\ = (\nios|the_vga|vga|V1|Equal6~1_combout\ & ((\nios|the_vga|vga|V1|Vcount\(5) & (\nios|the_vga|vga|V1|vga_vblank~regout\ & \nios|the_vga|vga|V1|Vcount\(9))) # (!\nios|the_vga|vga|V1|Vcount\(5) & 
-- ((\nios|the_vga|vga|V1|vga_vblank~regout\) # (\nios|the_vga|vga|V1|Vcount\(9)))))) # (!\nios|the_vga|vga|V1|Equal6~1_combout\ & (((\nios|the_vga|vga|V1|vga_vblank~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|Equal6~1_combout\,
	datab => \nios|the_vga|vga|V1|Vcount\(5),
	datac => \nios|the_vga|vga|V1|vga_vblank~regout\,
	datad => \nios|the_vga|vga|V1|Vcount\(9),
	combout => \nios|the_vga|vga|V1|vga_vblank~0_combout\);

-- Location: LCFF_X16_Y35_N17
\nios|the_vga|vga|V1|vga_vblank\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|vga_vblank~0_combout\,
	ena => \nios|the_vga|vga|V1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|vga_vblank~regout\);

-- Location: LCCOMB_X15_Y35_N12
\nios|the_vga|vga|V1|Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|Equal3~2_combout\ = (!\nios|the_vga|vga|V1|Hcount\(5) & (!\nios|the_vga|vga|V1|Hcount\(2) & !\nios|the_vga|vga|V1|Hcount\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios|the_vga|vga|V1|Hcount\(5),
	datac => \nios|the_vga|vga|V1|Hcount\(2),
	datad => \nios|the_vga|vga|V1|Hcount\(6),
	combout => \nios|the_vga|vga|V1|Equal3~2_combout\);

-- Location: LCCOMB_X15_Y35_N24
\nios|the_vga|vga|V1|vga_hblank~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|vga_hblank~2_combout\ = (\nios|the_vga|vga|V1|vga_hblank~1_combout\ & (((!\nios|the_vga|vga|V1|Equal3~2_combout\)) # (!\nios|the_vga|vga|V1|Equal3~1_combout\))) # (!\nios|the_vga|vga|V1|vga_hblank~1_combout\ & 
-- (\nios|the_vga|vga|V1|vga_hblank~regout\ & ((!\nios|the_vga|vga|V1|Equal3~2_combout\) # (!\nios|the_vga|vga|V1|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|vga_hblank~1_combout\,
	datab => \nios|the_vga|vga|V1|Equal3~1_combout\,
	datac => \nios|the_vga|vga|V1|vga_hblank~regout\,
	datad => \nios|the_vga|vga|V1|Equal3~2_combout\,
	combout => \nios|the_vga|vga|V1|vga_hblank~2_combout\);

-- Location: LCFF_X15_Y35_N25
\nios|the_vga|vga|V1|vga_hblank\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	datain => \nios|the_vga|vga|V1|vga_hblank~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios|the_vga|vga|V1|vga_hblank~regout\);

-- Location: LCCOMB_X15_Y35_N2
\nios|the_vga|vga|V1|VGA_B~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios|the_vga|vga|V1|VGA_B~0_combout\ = (\nios|the_vga|vga|V1|vga_vblank~regout\ & (\nios|the_vga|vga|V1|rectangle_h~regout\ & ((\nios|the_vga|vga|V1|rectangle_v~regout\)))) # (!\nios|the_vga|vga|V1|vga_vblank~regout\ & 
-- (((\nios|the_vga|vga|V1|rectangle_h~regout\ & \nios|the_vga|vga|V1|rectangle_v~regout\)) # (!\nios|the_vga|vga|V1|vga_hblank~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios|the_vga|vga|V1|vga_vblank~regout\,
	datab => \nios|the_vga|vga|V1|rectangle_h~regout\,
	datac => \nios|the_vga|vga|V1|vga_hblank~regout\,
	datad => \nios|the_vga|vga|V1|rectangle_v~regout\,
	combout => \nios|the_vga|vga|V1|VGA_B~0_combout\);

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tms~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tms,
	combout => \altera_reserved_tms~combout\);

-- Location: LCCOMB_X33_Y32_N0
\auto_hub|~GND\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X20_Y21_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X18_Y18_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\LEDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|RAM~132_combout\,
	outclk => \CLOCK_50~clkctrl_outclk\,
	outclkena => \nios|the_vga|vga|leds[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(0));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\LEDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|RAM~133_combout\,
	outclk => \CLOCK_50~clkctrl_outclk\,
	outclkena => \nios|the_vga|vga|leds[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(1));

-- Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\LEDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|RAM~134_combout\,
	outclk => \CLOCK_50~clkctrl_outclk\,
	outclkena => \nios|the_vga|vga|leds[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(2));

-- Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\LEDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|RAM~135_combout\,
	outclk => \CLOCK_50~clkctrl_outclk\,
	outclkena => \nios|the_vga|vga|leds[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(3));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\LEDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|RAM~136_combout\,
	outclk => \CLOCK_50~clkctrl_outclk\,
	outclkena => \nios|the_vga|vga|leds[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(4));

-- Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\LEDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|RAM~137_combout\,
	outclk => \CLOCK_50~clkctrl_outclk\,
	outclkena => \nios|the_vga|vga|leds[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(5));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\LEDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|RAM~138_combout\,
	outclk => \CLOCK_50~clkctrl_outclk\,
	outclkena => \nios|the_vga|vga|leds[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(6));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\LEDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|RAM~139_combout\,
	outclk => \CLOCK_50~clkctrl_outclk\,
	outclkena => \nios|the_vga|vga|leds[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(7));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\LEDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|RAM~140_combout\,
	outclk => \CLOCK_50~clkctrl_outclk\,
	outclkena => \nios|the_vga|vga|leds[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(8));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\LEDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|RAM~141_combout\,
	outclk => \CLOCK_50~clkctrl_outclk\,
	outclkena => \nios|the_vga|vga|leds[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(9));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\LEDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|RAM~142_combout\,
	outclk => \CLOCK_50~clkctrl_outclk\,
	outclkena => \nios|the_vga|vga|leds[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(10));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\LEDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|RAM~143_combout\,
	outclk => \CLOCK_50~clkctrl_outclk\,
	outclkena => \nios|the_vga|vga|leds[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(11));

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\LEDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|LessThan0~4_combout\,
	outclk => \CLOCK_50~clkctrl_outclk\,
	outclkena => \nios|the_vga|vga|leds[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(12));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\LEDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|RAM~144_combout\,
	outclk => \CLOCK_50~clkctrl_outclk\,
	outclkena => \nios|the_vga|vga|leds[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(13));

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\LEDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|RAM~145_combout\,
	outclk => \CLOCK_50~clkctrl_outclk\,
	outclkena => \nios|the_vga|vga|leds[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(14));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\LEDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|RAM~146_combout\,
	outclk => \CLOCK_50~clkctrl_outclk\,
	outclkena => \nios|the_vga|vga|leds[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(15));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\LEDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(16));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\LEDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(17));

-- Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_ADDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(0));

-- Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_ADDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(1));

-- Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_ADDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(2));

-- Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_ADDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(3));

-- Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_ADDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(4));

-- Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_ADDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(5));

-- Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_ADDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(6));

-- Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_ADDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(7));

-- Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_ADDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(8));

-- Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_ADDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(9));

-- Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_ADDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(10));

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_ADDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(11));

-- Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_ADDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(12));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_ADDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(13));

-- Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_ADDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(14));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_ADDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(15));

-- Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_ADDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(16));

-- Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_ADDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|sram_avalon_slave_0_address[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(17));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_UB_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|ALT_INV_sram_avalon_slave_0_byteenable[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_UB_N);

-- Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_LB_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|ALT_INV_sram_avalon_slave_0_byteenable[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_LB_N);

-- Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|ALT_INV_sram_avalon_slave_0_write~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_WE_N);

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_CE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|ALT_INV_sram_avalon_slave_0_chipselect~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_CE_N);

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\SRAM_OE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_sram_avalon_slave_0|ALT_INV_sram_avalon_slave_0_read~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_OE_N);

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|ALT_INV_clk25~_Duplicate_1_regout\,
	outclk => \CLOCK_50~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_CLK);

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_HS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|ALT_INV_vga_hsync~0_combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_HS);

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_VS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|ALT_INV_vga_vsync~0_combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	outclkena => \nios|the_vga|vga|V1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_VS);

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_BLANK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|ALT_INV_VGA_BLANK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLANK);

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_SYNC~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_SYNC);

-- Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_R[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(0));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_R[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(1));

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_R[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(2));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_R[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(3));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_R[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(4));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_R[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(5));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_R[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(6));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_R[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(7));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_R[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(8));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_R[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(9));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_G[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(0));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_G[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(1));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_G[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(2));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_G[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(3));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_G[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(4));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_G[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(5));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_G[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(6));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_G[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(7));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_G[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(8));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_G[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|rectangle~combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(9));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_B[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|VGA_B~0_combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(0));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_B[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|VGA_B~0_combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(1));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_B[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|VGA_B~0_combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(2));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_B[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|VGA_B~0_combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(3));

-- Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_B[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|VGA_B~0_combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(4));

-- Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_B[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|VGA_B~0_combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(5));

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_B[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|VGA_B~0_combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(6));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_B[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|VGA_B~0_combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(7));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_B[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|VGA_B~0_combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(8));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\VGA_B[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios|the_vga|vga|V1|VGA_B~0_combout\,
	outclk => \nios|the_vga|vga|clk25~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(9));

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\altera_reserved_tdo~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \altera_internal_jtag~TDO\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_altera_reserved_tdo);
END structure;


