Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.50 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.50 secs
 
--> Reading design: IO.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "IO.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "IO"
Output Format                      : NGC
Target Device                      : xc3s400-4-ft256

---- Source Options
Top Module Name                    : IO
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//vmware-host/shared folders/home/comp3601/nexys_demo_simple/IO.vhd" in Library work.
Entity <IO> compiled.
Entity <IO> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <IO> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <IO> in library <work> (Architecture <Behavioral>).
Entity <IO> analyzed. Unit <IO> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <IO>.
    Related source file is "//vmware-host/shared folders/home/comp3601/nexys_demo_simple/IO.vhd".
    Found 8-bit tristate buffer for signal <EppDB>.
    Found 16-bit register for signal <Sw>.
    Found 16-bit register for signal <Btn>.
    Found 32-bit register for signal <dwOut>.
    Found 8-bit register for signal <regEppAdr>.
    Found 8-bit register for signal <regVer>.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <IO> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 66
 1-bit register                                        : 64
 8-bit register                                        : 2
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IO> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IO, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : IO.ngr
Top Level Output File Name         : IO
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 140

Cell Usage :
# BELS                             : 110
#      INV                         : 9
#      LUT2                        : 6
#      LUT3                        : 23
#      LUT4                        : 58
#      MUXF5                       : 14
# FlipFlops/Latches                : 80
#      FDE                         : 80
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 140
#      IBUF                        : 67
#      IOBUF                       : 8
#      OBUF                        : 65
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-4 

 Number of Slices:                       48  out of   3584     1%  
 Number of Slice Flip Flops:             16  out of   7168     0%  
 Number of 4 input LUTs:                 96  out of   7168     1%  
 Number of IOs:                         140
 Number of bonded IOBs:                 140  out of    173    80%  
    IOB Flip Flops:                      64
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
EppDstb                            | IBUF+BUFG              | 72    |
EppAstb                            | IBUF+BUFG              | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 5.811ns
   Maximum output required time after clock: 15.667ns
   Maximum combinational path delay: 13.704ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EppDstb'
  Total number of paths / destination ports: 144 / 144
-------------------------------------------------------------------------
Offset:              5.811ns (Levels of Logic = 3)
  Source:            EppWr (PAD)
  Destination:       dwOut_8 (FF)
  Destination Clock: EppDstb rising

  Data Path: EppWr to dwOut_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   0.947  EppWr_IBUF (EppWr_IBUF)
     LUT4:I3->O            4   0.551   1.256  dwOut_20_not000111 (N13)
     LUT3:I0->O            8   0.551   1.083  dwOut_8_not00011 (dwOut_8_not0001)
     FDE:CE                    0.602          dwOut_8
    ----------------------------------------
    Total                      5.811ns (2.525ns logic, 3.286ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EppAstb'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.132ns (Levels of Logic = 2)
  Source:            EppWr (PAD)
  Destination:       regEppAdr_0 (FF)
  Destination Clock: EppAstb rising

  Data Path: EppWr to regEppAdr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   0.921  EppWr_IBUF (EppWr_IBUF)
     INV:I->O             16   0.551   1.237  EppWr_inv1_INV_0 (EppWr_inv)
     FDE:CE                    0.602          regEppAdr_0
    ----------------------------------------
    Total                      4.132ns (1.974ns logic, 2.158ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EppAstb'
  Total number of paths / destination ports: 294 / 8
-------------------------------------------------------------------------
Offset:              15.667ns (Levels of Logic = 7)
  Source:            regEppAdr_2 (FF)
  Destination:       EppDB<7> (PAD)
  Source Clock:      EppAstb rising

  Data Path: regEppAdr_2 to EppDB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.720   1.789  regEppAdr_2 (regEppAdr_2)
     LUT2:I0->O           13   0.551   1.509  dwOut_24_not000111 (N22)
     LUT3:I0->O            1   0.551   0.000  busEppInternal<7>32_F (N72)
     MUXF5:I0->O           1   0.360   1.140  busEppInternal<7>32 (busEppInternal<7>32)
     LUT4:I0->O            1   0.551   1.140  busEppInternal<7>92 (busEppInternal<7>92)
     LUT4:I0->O            1   0.551   0.000  busEppInternal<7>1161 (busEppInternal<7>116)
     MUXF5:I1->O           1   0.360   0.801  busEppInternal<7>116_f5 (busEppInternal<7>)
     IOBUF:I->IO               5.644          EppDB_7_IOBUF (EppDB<7>)
    ----------------------------------------
    Total                     15.667ns (9.288ns logic, 6.379ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EppDstb'
  Total number of paths / destination ports: 72 / 72
-------------------------------------------------------------------------
Offset:              13.519ns (Levels of Logic = 6)
  Source:            regVer_7 (FF)
  Destination:       EppDB<7> (PAD)
  Source Clock:      EppDstb rising

  Data Path: regVer_7 to EppDB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.720   0.827  regVer_7 (regVer_7)
     LUT4:I3->O            1   0.551   0.827  busEppInternal<7>81_SW0 (N54)
     LUT4:I3->O            1   0.551   0.996  busEppInternal<7>81 (busEppInternal<7>81)
     LUT4:I1->O            1   0.551   1.140  busEppInternal<7>92 (busEppInternal<7>92)
     LUT4:I0->O            1   0.551   0.000  busEppInternal<7>1161 (busEppInternal<7>116)
     MUXF5:I1->O           1   0.360   0.801  busEppInternal<7>116_f5 (busEppInternal<7>)
     IOBUF:I->IO               5.644          EppDB_7_IOBUF (EppDB<7>)
    ----------------------------------------
    Total                     13.519ns (8.928ns logic, 4.591ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 104 / 9
-------------------------------------------------------------------------
Delay:               13.704ns (Levels of Logic = 7)
  Source:            LBar<7> (PAD)
  Destination:       EppDB<7> (PAD)

  Data Path: LBar<7> to EppDB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.869  LBar_7_IBUF (LBar_7_IBUF)
     LUT4:I2->O            1   0.551   0.869  busEppInternal<7>68 (busEppInternal<7>68)
     LUT4:I2->O            1   0.551   0.996  busEppInternal<7>81 (busEppInternal<7>81)
     LUT4:I1->O            1   0.551   1.140  busEppInternal<7>92 (busEppInternal<7>92)
     LUT4:I0->O            1   0.551   0.000  busEppInternal<7>1161 (busEppInternal<7>116)
     MUXF5:I1->O           1   0.360   0.801  busEppInternal<7>116_f5 (busEppInternal<7>)
     IOBUF:I->IO               5.644          EppDB_7_IOBUF (EppDB<7>)
    ----------------------------------------
    Total                     13.704ns (9.029ns logic, 4.675ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.91 secs
 
--> 

Total memory usage is 256008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

