module Part3(KEY, SW, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7);
	input [0:0] KEY;
	input [0:0] SW;
	
	output [0:6]  HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7;
	
	logic[23:0] Q;
	logic[2:0] Out;
	
	Part3FSM FSM1(KEY, SW, Out);
	
	Four_Bit_Register R0(Out, KEY, SW, Q[2:0]);
	HexHELO H0(HEX0, Q[2:0]);
	//Four_Bit_Register R1(Q[3:0], KEY, SW, Q[7:4]);
	HexHELO H1(HEX1, Q[5:3]);
	//Four_Bit_Register R2(Q[7:4], KEY, SW, Q[11:8]);
	HexHELO H2(HEX2, Q[8:6]);
	//Four_Bit_Register R3(Q[11:8], KEY, SW, Q[15:12]);
	HexHELO H3(HEX3, Q[11:9]);
	//Four_Bit_Register R4(Q[15:12], KEY, SW, Q[19:16]);
	HexHELO H4(HEX4, Q[14:12]);
	//Four_Bit_Register R5(Q[19:16], KEY, SW, Q[23:20]);
	HexHELO H5(HEX5, Q[17:15]);
	//Four_Bit_Register R6(Q[23:20], KEY, SW, Q[27:24]);
	HexHELO H6(HEX6, Q[20:18]);
	//Four_Bit_Register R7(Q[27:24], KEY, SW, Q[31:27]);
	HexHELO H7(HEX7, Q[23:21]);
endmodule	