Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan 18 13:22:19 2024
| Host         : DESKTOP-FV1L0RM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_lab2_timing_summary_routed.rpt -pb top_lab2_timing_summary_routed.pb -rpx top_lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lab2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.141        0.000                      0                   22        0.202        0.000                      0                   22        3.000        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       36.141        0.000                      0                   22        0.202        0.000                      0                   22       19.500        0.000                       0                    15  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.141ns  (required time - arrival time)
  Source:                 clock/slowit/XLXI_38/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_40/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.856ns (25.375%)  route 2.517ns (74.625%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.618    -0.894    clock/slowit/XLXI_38/I_Q1/C
    SLICE_X62Y25         FDCE                                         r  clock/slowit/XLXI_38/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  clock/slowit/XLXI_38/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.839     0.402    clock/slowit/XLXI_38/I_Q1_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.526 r  clock/slowit/XLXI_38/I_36_31/O
                         net (fo=1, routed)           0.658     1.184    clock/slowit/XLXI_38/I_36_31_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.308 r  clock/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.677     1.985    clock/slowit/XLXI_39/CE
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.152     2.137 r  clock/slowit/XLXI_39/I_36_67/O
                         net (fo=1, routed)           0.343     2.480    clock/slowit/XLXI_40/I_Q0/CE
    SLICE_X64Y26         FDCE                                         r  clock/slowit/XLXI_40/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    38.509    clock/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y26         FDCE                                         r  clock/slowit/XLXI_40/I_Q0/I_36_35/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.094    38.992    
    SLICE_X64Y26         FDCE (Setup_fdce_C_CE)      -0.371    38.621    clock/slowit/XLXI_40/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.621    
                         arrival time                          -2.480    
  -------------------------------------------------------------------
                         slack                                 36.141    

Slack (MET) :             36.941ns  (required time - arrival time)
  Source:                 clock/slowit/XLXI_38/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_39/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.704ns (25.850%)  route 2.019ns (74.150%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.618    -0.894    clock/slowit/XLXI_38/I_Q1/C
    SLICE_X62Y25         FDCE                                         r  clock/slowit/XLXI_38/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  clock/slowit/XLXI_38/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.839     0.402    clock/slowit/XLXI_38/I_Q1_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.526 r  clock/slowit/XLXI_38/I_36_31/O
                         net (fo=1, routed)           0.658     1.184    clock/slowit/XLXI_38/I_36_31_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.308 r  clock/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.522     1.830    clock/slowit/XLXI_39/I_Q0/CE
    SLICE_X62Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.502    38.507    clock/slowit/XLXI_39/I_Q0/C
    SLICE_X62Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q0/I_36_35/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.094    38.976    
    SLICE_X62Y24         FDCE (Setup_fdce_C_CE)      -0.205    38.771    clock/slowit/XLXI_39/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -1.830    
  -------------------------------------------------------------------
                         slack                                 36.941    

Slack (MET) :             36.941ns  (required time - arrival time)
  Source:                 clock/slowit/XLXI_38/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_39/I_Q1/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.704ns (25.850%)  route 2.019ns (74.150%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.618    -0.894    clock/slowit/XLXI_38/I_Q1/C
    SLICE_X62Y25         FDCE                                         r  clock/slowit/XLXI_38/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  clock/slowit/XLXI_38/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.839     0.402    clock/slowit/XLXI_38/I_Q1_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.526 r  clock/slowit/XLXI_38/I_36_31/O
                         net (fo=1, routed)           0.658     1.184    clock/slowit/XLXI_38/I_36_31_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.308 r  clock/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.522     1.830    clock/slowit/XLXI_39/I_Q1/CE
    SLICE_X63Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q1/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.502    38.507    clock/slowit/XLXI_39/I_Q1/C
    SLICE_X63Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q1/I_36_35/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.094    38.976    
    SLICE_X63Y24         FDCE (Setup_fdce_C_CE)      -0.205    38.771    clock/slowit/XLXI_39/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -1.830    
  -------------------------------------------------------------------
                         slack                                 36.941    

Slack (MET) :             36.941ns  (required time - arrival time)
  Source:                 clock/slowit/XLXI_38/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_39/I_Q2/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.704ns (25.850%)  route 2.019ns (74.150%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.618    -0.894    clock/slowit/XLXI_38/I_Q1/C
    SLICE_X62Y25         FDCE                                         r  clock/slowit/XLXI_38/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  clock/slowit/XLXI_38/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.839     0.402    clock/slowit/XLXI_38/I_Q1_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.526 r  clock/slowit/XLXI_38/I_36_31/O
                         net (fo=1, routed)           0.658     1.184    clock/slowit/XLXI_38/I_36_31_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.308 r  clock/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.522     1.830    clock/slowit/XLXI_39/I_Q2/CE
    SLICE_X63Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q2/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.502    38.507    clock/slowit/XLXI_39/I_Q2/C
    SLICE_X63Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q2/I_36_35/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.094    38.976    
    SLICE_X63Y24         FDCE (Setup_fdce_C_CE)      -0.205    38.771    clock/slowit/XLXI_39/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -1.830    
  -------------------------------------------------------------------
                         slack                                 36.941    

Slack (MET) :             36.941ns  (required time - arrival time)
  Source:                 clock/slowit/XLXI_38/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_39/I_Q3/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.704ns (25.850%)  route 2.019ns (74.150%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.618    -0.894    clock/slowit/XLXI_38/I_Q1/C
    SLICE_X62Y25         FDCE                                         r  clock/slowit/XLXI_38/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  clock/slowit/XLXI_38/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.839     0.402    clock/slowit/XLXI_38/I_Q1_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.526 r  clock/slowit/XLXI_38/I_36_31/O
                         net (fo=1, routed)           0.658     1.184    clock/slowit/XLXI_38/I_36_31_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.308 r  clock/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.522     1.830    clock/slowit/XLXI_39/I_Q3/CE
    SLICE_X62Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q3/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.502    38.507    clock/slowit/XLXI_39/I_Q3/C
    SLICE_X62Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q3/I_36_35/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.094    38.976    
    SLICE_X62Y24         FDCE (Setup_fdce_C_CE)      -0.205    38.771    clock/slowit/XLXI_39/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -1.830    
  -------------------------------------------------------------------
                         slack                                 36.941    

Slack (MET) :             37.669ns  (required time - arrival time)
  Source:                 clock/slowit/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_39/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.704ns (31.044%)  route 1.564ns (68.956%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.618    -0.894    clock/slowit/XLXI_39/I_Q0/C
    SLICE_X62Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  clock/slowit/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.897     0.459    clock/slowit/XLXI_39/I_Q0_n_0
    SLICE_X62Y24         LUT3 (Prop_lut3_I2_O)        0.124     0.583 r  clock/slowit/XLXI_39/I_36_32/O
                         net (fo=1, routed)           0.667     1.250    clock/slowit/XLXI_39/I_Q3/T
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     1.374 r  clock/slowit/XLXI_39/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000     1.374    clock/slowit/XLXI_39/I_Q3/TQ
    SLICE_X62Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.502    38.507    clock/slowit/XLXI_39/I_Q3/C
    SLICE_X62Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q3/I_36_35/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.094    39.012    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.031    39.043    clock/slowit/XLXI_39/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         39.043    
                         arrival time                          -1.374    
  -------------------------------------------------------------------
                         slack                                 37.669    

Slack (MET) :             37.715ns  (required time - arrival time)
  Source:                 clock/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_37/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.704ns (32.005%)  route 1.496ns (67.995%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.624    -0.888    clock/slowit/XLXI_37/I_Q1/C
    SLICE_X62Y28         FDCE                                         r  clock/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  clock/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.839     0.408    clock/slowit/XLXI_37/I_Q1_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.124     0.532 r  clock/slowit/XLXI_37/I_36_32/O
                         net (fo=1, routed)           0.656     1.188    clock/slowit/XLXI_37/I_Q3/T
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124     1.312 r  clock/slowit/XLXI_37/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000     1.312    clock/slowit/XLXI_37/I_Q3/TQ
    SLICE_X63Y28         FDCE                                         r  clock/slowit/XLXI_37/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.507    38.512    clock/slowit/XLXI_37/I_Q3/C
    SLICE_X63Y28         FDCE                                         r  clock/slowit/XLXI_37/I_Q3/I_36_35/C
                         clock pessimism              0.579    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X63Y28         FDCE (Setup_fdce_C_D)        0.031    39.027    clock/slowit/XLXI_37/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         39.027    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                 37.715    

Slack (MET) :             37.732ns  (required time - arrival time)
  Source:                 clock/slowit/XLXI_38/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_38/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.704ns (31.928%)  route 1.501ns (68.072%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.618    -0.894    clock/slowit/XLXI_38/I_Q1/C
    SLICE_X62Y25         FDCE                                         r  clock/slowit/XLXI_38/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  clock/slowit/XLXI_38/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.834     0.396    clock/slowit/XLXI_38/I_Q1_n_0
    SLICE_X62Y25         LUT3 (Prop_lut3_I1_O)        0.124     0.520 r  clock/slowit/XLXI_38/I_36_32/O
                         net (fo=1, routed)           0.667     1.187    clock/slowit/XLXI_38/I_Q3/T
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.311 r  clock/slowit/XLXI_38/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000     1.311    clock/slowit/XLXI_38/I_Q3/TQ
    SLICE_X62Y25         FDCE                                         r  clock/slowit/XLXI_38/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.502    38.507    clock/slowit/XLXI_38/I_Q3/C
    SLICE_X62Y25         FDCE                                         r  clock/slowit/XLXI_38/I_Q3/I_36_35/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.094    39.012    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.031    39.043    clock/slowit/XLXI_38/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         39.043    
                         arrival time                          -1.311    
  -------------------------------------------------------------------
                         slack                                 37.732    

Slack (MET) :             37.758ns  (required time - arrival time)
  Source:                 clock/slowit/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_39/I_Q2/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.704ns (32.643%)  route 1.453ns (67.357%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.618    -0.894    clock/slowit/XLXI_39/I_Q0/C
    SLICE_X62Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  clock/slowit/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.835     0.397    clock/slowit/XLXI_39/I_Q0_n_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     0.521 r  clock/slowit/XLXI_39/I_36_33/O
                         net (fo=1, routed)           0.618     1.139    clock/slowit/XLXI_39/I_Q2/T
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     1.263 r  clock/slowit/XLXI_39/I_Q2/I_36_32/O
                         net (fo=1, routed)           0.000     1.263    clock/slowit/XLXI_39/I_Q2/TQ
    SLICE_X63Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q2/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.502    38.507    clock/slowit/XLXI_39/I_Q2/C
    SLICE_X63Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q2/I_36_35/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.031    39.021    clock/slowit/XLXI_39/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         39.021    
                         arrival time                          -1.263    
  -------------------------------------------------------------------
                         slack                                 37.758    

Slack (MET) :             37.804ns  (required time - arrival time)
  Source:                 clock/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_37/I_Q2/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.704ns (33.349%)  route 1.407ns (66.651%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.624    -0.888    clock/slowit/XLXI_37/I_Q1/C
    SLICE_X62Y28         FDCE                                         r  clock/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  clock/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.834     0.402    clock/slowit/XLXI_37/I_Q1_n_0
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.526 r  clock/slowit/XLXI_37/I_36_33/O
                         net (fo=1, routed)           0.573     1.099    clock/slowit/XLXI_37/I_Q2/T
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.124     1.223 r  clock/slowit/XLXI_37/I_Q2/I_36_32/O
                         net (fo=1, routed)           0.000     1.223    clock/slowit/XLXI_37/I_Q2/TQ
    SLICE_X63Y28         FDCE                                         r  clock/slowit/XLXI_37/I_Q2/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.507    38.512    clock/slowit/XLXI_37/I_Q2/C
    SLICE_X63Y28         FDCE                                         r  clock/slowit/XLXI_37/I_Q2/I_36_35/C
                         clock pessimism              0.579    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X63Y28         FDCE (Setup_fdce_C_D)        0.031    39.027    clock/slowit/XLXI_37/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         39.027    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                 37.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 clock/slowit/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_39/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.821%)  route 0.120ns (39.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.582    -0.599    clock/slowit/XLXI_39/I_Q0/C
    SLICE_X62Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  clock/slowit/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.120    -0.339    clock/slowit/XLXI_39/I_Q1/Q0
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.045    -0.294 r  clock/slowit/XLXI_39/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.294    clock/slowit/XLXI_39/I_Q1/TQ
    SLICE_X63Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.850    -0.840    clock/slowit/XLXI_39/I_Q1/C
    SLICE_X63Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q1/I_36_35/C
                         clock pessimism              0.253    -0.586    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.091    -0.495    clock/slowit/XLXI_39/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 clock/slowit/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_38/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.867%)  route 0.141ns (43.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.582    -0.599    clock/slowit/XLXI_38/I_Q0/C
    SLICE_X63Y25         FDCE                                         r  clock/slowit/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  clock/slowit/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.141    -0.317    clock/slowit/XLXI_38/I_Q1/Q0
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.272 r  clock/slowit/XLXI_38/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.272    clock/slowit/XLXI_38/I_Q1/TQ
    SLICE_X62Y25         FDCE                                         r  clock/slowit/XLXI_38/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.850    -0.840    clock/slowit/XLXI_38/I_Q1/C
    SLICE_X62Y25         FDCE                                         r  clock/slowit/XLXI_38/I_Q1/I_36_35/C
                         clock pessimism              0.253    -0.586    
    SLICE_X62Y25         FDCE (Hold_fdce_C_D)         0.091    -0.495    clock/slowit/XLXI_38/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 clock/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_37/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.585    -0.596    clock/slowit/XLXI_37/I_Q0/C
    SLICE_X63Y28         FDCE                                         r  clock/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  clock/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.141    -0.314    clock/slowit/XLXI_37/I_Q1/Q0
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.045    -0.269 r  clock/slowit/XLXI_37/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.269    clock/slowit/XLXI_37/I_Q1/TQ
    SLICE_X62Y28         FDCE                                         r  clock/slowit/XLXI_37/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.854    -0.836    clock/slowit/XLXI_37/I_Q1/C
    SLICE_X62Y28         FDCE                                         r  clock/slowit/XLXI_37/I_Q1/I_36_35/C
                         clock pessimism              0.252    -0.583    
    SLICE_X62Y28         FDCE (Hold_fdce_C_D)         0.091    -0.492    clock/slowit/XLXI_37/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 clock/slowit/XLXI_37/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_37/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.789%)  route 0.153ns (45.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.585    -0.596    clock/slowit/XLXI_37/I_Q3/C
    SLICE_X63Y28         FDCE                                         r  clock/slowit/XLXI_37/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  clock/slowit/XLXI_37/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.153    -0.302    clock/slowit/XLXI_37/I_Q3/Q
    SLICE_X63Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.257 r  clock/slowit/XLXI_37/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000    -0.257    clock/slowit/XLXI_37/I_Q3/TQ
    SLICE_X63Y28         FDCE                                         r  clock/slowit/XLXI_37/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.854    -0.836    clock/slowit/XLXI_37/I_Q3/C
    SLICE_X63Y28         FDCE                                         r  clock/slowit/XLXI_37/I_Q3/I_36_35/C
                         clock pessimism              0.239    -0.596    
    SLICE_X63Y28         FDCE (Hold_fdce_C_D)         0.092    -0.504    clock/slowit/XLXI_37/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clock/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_40/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.317%)  route 0.198ns (48.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.583    -0.598    clock/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y26         FDCE                                         r  clock/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.434 f  clock/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=10, routed)          0.198    -0.236    clock/slowit/XLXI_40/I_Q0/Q
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045    -0.191 r  clock/slowit/XLXI_40/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.191    clock/slowit/XLXI_40/I_Q0/TQ
    SLICE_X64Y26         FDCE                                         r  clock/slowit/XLXI_40/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.851    -0.839    clock/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y26         FDCE                                         r  clock/slowit/XLXI_40/I_Q0/I_36_35/C
                         clock pessimism              0.240    -0.598    
    SLICE_X64Y26         FDCE (Hold_fdce_C_D)         0.120    -0.478    clock/slowit/XLXI_40/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 clock/slowit/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_38/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.147%)  route 0.200ns (51.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.582    -0.599    clock/slowit/XLXI_38/I_Q0/C
    SLICE_X63Y25         FDCE                                         r  clock/slowit/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  clock/slowit/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.200    -0.258    clock/slowit/XLXI_38/I_Q0/Q
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.213 r  clock/slowit/XLXI_38/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.213    clock/slowit/XLXI_38/I_Q0/TQ
    SLICE_X63Y25         FDCE                                         r  clock/slowit/XLXI_38/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.850    -0.840    clock/slowit/XLXI_38/I_Q0/C
    SLICE_X63Y25         FDCE                                         r  clock/slowit/XLXI_38/I_Q0/I_36_35/C
                         clock pessimism              0.240    -0.599    
    SLICE_X63Y25         FDCE (Hold_fdce_C_D)         0.091    -0.508    clock/slowit/XLXI_38/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 clock/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_37/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.122%)  route 0.201ns (51.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.585    -0.596    clock/slowit/XLXI_37/I_Q0/C
    SLICE_X63Y28         FDCE                                         r  clock/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  clock/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.201    -0.255    clock/slowit/XLXI_37/I_Q0/Q
    SLICE_X63Y28         LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  clock/slowit/XLXI_37/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.210    clock/slowit/XLXI_37/I_Q0/TQ
    SLICE_X63Y28         FDCE                                         r  clock/slowit/XLXI_37/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.854    -0.836    clock/slowit/XLXI_37/I_Q0/C
    SLICE_X63Y28         FDCE                                         r  clock/slowit/XLXI_37/I_Q0/I_36_35/C
                         clock pessimism              0.239    -0.596    
    SLICE_X63Y28         FDCE (Hold_fdce_C_D)         0.091    -0.505    clock/slowit/XLXI_37/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clock/slowit/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_39/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.360%)  route 0.207ns (52.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.582    -0.599    clock/slowit/XLXI_39/I_Q0/C
    SLICE_X62Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  clock/slowit/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.207    -0.252    clock/slowit/XLXI_39/I_Q0/Q
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.207 r  clock/slowit/XLXI_39/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.207    clock/slowit/XLXI_39/I_Q0/TQ
    SLICE_X62Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.850    -0.840    clock/slowit/XLXI_39/I_Q0/C
    SLICE_X62Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q0/I_36_35/C
                         clock pessimism              0.240    -0.599    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.091    -0.508    clock/slowit/XLXI_39/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 clock/slowit/XLXI_38/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_38/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.582    -0.599    clock/slowit/XLXI_38/I_Q3/C
    SLICE_X62Y25         FDCE                                         r  clock/slowit/XLXI_38/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  clock/slowit/XLXI_38/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.236    -0.223    clock/slowit/XLXI_38/I_Q3/Q
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.045    -0.178 r  clock/slowit/XLXI_38/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000    -0.178    clock/slowit/XLXI_38/I_Q3/TQ
    SLICE_X62Y25         FDCE                                         r  clock/slowit/XLXI_38/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.850    -0.840    clock/slowit/XLXI_38/I_Q3/C
    SLICE_X62Y25         FDCE                                         r  clock/slowit/XLXI_38/I_Q3/I_36_35/C
                         clock pessimism              0.240    -0.599    
    SLICE_X62Y25         FDCE (Hold_fdce_C_D)         0.092    -0.507    clock/slowit/XLXI_38/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 clock/slowit/XLXI_39/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock/slowit/XLXI_39/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.582    -0.599    clock/slowit/XLXI_39/I_Q3/C
    SLICE_X62Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  clock/slowit/XLXI_39/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.236    -0.223    clock/slowit/XLXI_39/I_Q3/Q
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.045    -0.178 r  clock/slowit/XLXI_39/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000    -0.178    clock/slowit/XLXI_39/I_Q3/TQ
    SLICE_X62Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.850    -0.840    clock/slowit/XLXI_39/I_Q3/C
    SLICE_X62Y24         FDCE                                         r  clock/slowit/XLXI_39/I_Q3/I_36_35/C
                         clock pessimism              0.240    -0.599    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.092    -0.507    clock/slowit/XLXI_39/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clock/my_clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y28     clock/slowit/XLXI_37/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y28     clock/slowit/XLXI_37/I_Q1/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y28     clock/slowit/XLXI_37/I_Q2/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y28     clock/slowit/XLXI_37/I_Q3/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y25     clock/slowit/XLXI_38/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y25     clock/slowit/XLXI_38/I_Q1/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y25     clock/slowit/XLXI_38/I_Q2/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y25     clock/slowit/XLXI_38/I_Q3/I_36_35/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y25     clock/slowit/XLXI_38/I_Q0/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y25     clock/slowit/XLXI_38/I_Q0/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     clock/slowit/XLXI_38/I_Q1/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     clock/slowit/XLXI_38/I_Q1/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y25     clock/slowit/XLXI_38/I_Q2/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y25     clock/slowit/XLXI_38/I_Q2/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     clock/slowit/XLXI_38/I_Q3/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     clock/slowit/XLXI_38/I_Q3/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24     clock/slowit/XLXI_39/I_Q0/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y24     clock/slowit/XLXI_39/I_Q0/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y28     clock/slowit/XLXI_37/I_Q0/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y28     clock/slowit/XLXI_37/I_Q0/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y28     clock/slowit/XLXI_37/I_Q1/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y28     clock/slowit/XLXI_37/I_Q1/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y28     clock/slowit/XLXI_37/I_Q2/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y28     clock/slowit/XLXI_37/I_Q2/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y28     clock/slowit/XLXI_37/I_Q3/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y28     clock/slowit/XLXI_37/I_Q3/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y25     clock/slowit/XLXI_38/I_Q0/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y25     clock/slowit/XLXI_38/I_Q0/I_36_35/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock/my_clk_inst/mmcm_adv_inst/CLKFBOUT



