Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Thu Jan 29 16:16:03 2015
| Host              : xsjrdevl15 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postsynth_timing_min.rpt
| Design            : RLE_BlobMerging
| Device            : 7vx690t-ffg1927
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 blob5Y_bb_center_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            oWriteBlobData_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.231     0.720    clk_IBUF_BUFG
                                                                      r  blob5Y_bb_center_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  blob5Y_bb_center_reg[0]/Q
                         net (fo=1, unplaced)         0.095     0.918    blob5Y_bb_center_reg[0]_n_0
                                                                      r  oWriteBlobData[10]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.982 r  oWriteBlobData[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    oWriteBlobData[10]_i_1_n_0
                         FDRE                                         r  oWriteBlobData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.243     0.915    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[10]/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    oWriteBlobData_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 blob5Y_bb_center_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            oWriteBlobData_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.231     0.720    clk_IBUF_BUFG
                                                                      r  blob5Y_bb_center_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  blob5Y_bb_center_reg[1]/Q
                         net (fo=1, unplaced)         0.095     0.918    blob5Y_bb_center_reg[1]_n_0
                                                                      r  oWriteBlobData[11]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.982 r  oWriteBlobData[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    oWriteBlobData[11]_i_1_n_0
                         FDRE                                         r  oWriteBlobData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.243     0.915    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[11]/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    oWriteBlobData_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 blob5Y_bb_center_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            oWriteBlobData_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.231     0.720    clk_IBUF_BUFG
                                                                      r  blob5Y_bb_center_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  blob5Y_bb_center_reg[2]/Q
                         net (fo=1, unplaced)         0.095     0.918    blob5Y_bb_center_reg[2]_n_0
                                                                      r  oWriteBlobData[12]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.982 r  oWriteBlobData[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    oWriteBlobData[12]_i_1_n_0
                         FDRE                                         r  oWriteBlobData_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.243     0.915    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[12]/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    oWriteBlobData_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 blob5Y_bb_center_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            oWriteBlobData_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.231     0.720    clk_IBUF_BUFG
                                                                      r  blob5Y_bb_center_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  blob5Y_bb_center_reg[3]/Q
                         net (fo=1, unplaced)         0.095     0.918    blob5Y_bb_center_reg[3]_n_0
                                                                      r  oWriteBlobData[13]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.982 r  oWriteBlobData[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    oWriteBlobData[13]_i_1_n_0
                         FDRE                                         r  oWriteBlobData_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.243     0.915    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[13]/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    oWriteBlobData_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 blob5Y_bb_center_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            oWriteBlobData_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.231     0.720    clk_IBUF_BUFG
                                                                      r  blob5Y_bb_center_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  blob5Y_bb_center_reg[4]/Q
                         net (fo=1, unplaced)         0.095     0.918    blob5Y_bb_center_reg[4]_n_0
                                                                      r  oWriteBlobData[14]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.982 r  oWriteBlobData[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    oWriteBlobData[14]_i_1_n_0
                         FDRE                                         r  oWriteBlobData_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.243     0.915    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[14]/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    oWriteBlobData_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 blob5Y_bb_center_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            oWriteBlobData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.231     0.720    clk_IBUF_BUFG
                                                                      r  blob5Y_bb_center_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  blob5Y_bb_center_reg[5]/Q
                         net (fo=1, unplaced)         0.095     0.918    blob5Y_bb_center_reg[5]_n_0
                                                                      r  oWriteBlobData[15]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.982 r  oWriteBlobData[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    oWriteBlobData[15]_i_1_n_0
                         FDRE                                         r  oWriteBlobData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.243     0.915    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[15]/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    oWriteBlobData_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 blob5Y_bb_center_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            oWriteBlobData_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.231     0.720    clk_IBUF_BUFG
                                                                      r  blob5Y_bb_center_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  blob5Y_bb_center_reg[6]/Q
                         net (fo=1, unplaced)         0.095     0.918    blob5Y_bb_center_reg[6]_n_0
                                                                      r  oWriteBlobData[16]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.982 r  oWriteBlobData[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    oWriteBlobData[16]_i_1_n_0
                         FDRE                                         r  oWriteBlobData_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.243     0.915    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[16]/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    oWriteBlobData_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 blob5Y_bb_center_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            oWriteBlobData_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.231     0.720    clk_IBUF_BUFG
                                                                      r  blob5Y_bb_center_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  blob5Y_bb_center_reg[7]/Q
                         net (fo=1, unplaced)         0.095     0.918    blob5Y_bb_center_reg[7]_n_0
                                                                      r  oWriteBlobData[17]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.982 r  oWriteBlobData[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    oWriteBlobData[17]_i_1_n_0
                         FDRE                                         r  oWriteBlobData_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.243     0.915    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[17]/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    oWriteBlobData_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 blob5Y_bb_center_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            oWriteBlobData_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.231     0.720    clk_IBUF_BUFG
                                                                      r  blob5Y_bb_center_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  blob5Y_bb_center_reg[8]/Q
                         net (fo=1, unplaced)         0.095     0.918    blob5Y_bb_center_reg[8]_n_0
                                                                      r  oWriteBlobData[18]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.982 r  oWriteBlobData[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    oWriteBlobData[18]_i_1_n_0
                         FDRE                                         r  oWriteBlobData_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.243     0.915    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[18]/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    oWriteBlobData_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 blob5Y_bb_center_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            oWriteBlobData_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.462    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.231     0.720    clk_IBUF_BUFG
                                                                      r  blob5Y_bb_center_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.824 r  blob5Y_bb_center_reg[9]/Q
                         net (fo=1, unplaced)         0.095     0.918    blob5Y_bb_center_reg[9]_n_0
                                                                      r  oWriteBlobData[19]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.982 r  oWriteBlobData[19]_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    oWriteBlobData[19]_i_1_n_0
                         FDRE                                         r  oWriteBlobData_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.642    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, unplaced)       0.243     0.915    clk_IBUF_BUFG
                                                                      r  oWriteBlobData_reg[19]/C
                         clock pessimism             -0.183     0.732    
                         FDRE (Hold_fdre_C_D)         0.069     0.801    oWriteBlobData_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.182    




