# Reading D:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do alu_b_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGA_lite/17.0/ECE550D/alu_b {D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:05 on Sep 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA_lite/17.0/ECE550D/alu_b" D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b.v 
# -- Compiling module alu_b
# 
# Top level modules:
# 	alu_b
# End time: 00:37:05 on Sep 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGA_lite/17.0/ECE550D/alu_b {D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:05 on Sep 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA_lite/17.0/ECE550D/alu_b" D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b_tb.v 
# -- Compiling module alu_b_tb
# 
# Top level modules:
# 	alu_b_tb
# End time: 00:37:05 on Sep 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  alu_b_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" alu_b_tb 
# Start time: 00:37:05 on Sep 23,2023
# Loading work.alu_b_tb
# Loading work.alu_b
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# Simulation passed all         464 tests
# ** Note: $stop    : D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b_tb.v(52)
#    Time: 18560 ns  Iteration: 1  Instance: /alu_b_tb
# Break in Module alu_b_tb at D:/intelFPGA_lite/17.0/ECE550D/alu_b/alu_b_tb.v line 52
# End time: 00:37:29 on Sep 23,2023, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
