Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jul 18 16:54:19 2020
| Host         : DESKTOP-DT3LPHO running 64-bit major release  (build 9200)
| Command      : report_methodology -file dtw_2F_32bit_256x256_methodology_drc_routed.rpt -pb dtw_2F_32bit_256x256_methodology_drc_routed.pb -rpx dtw_2F_32bit_256x256_methodology_drc_routed.rpx
| Design       : dtw_2F_32bit_256x256
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 131
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 32         |
| TIMING-18 | Warning  | Missing input or output delay | 99         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -4.035 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -4.505 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -4.544 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -4.569 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -4.592 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -4.758 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -4.762 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -4.762 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -4.838 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -4.854 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -4.858 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -4.865 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -4.901 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -4.905 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -4.960 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -4.970 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -4.971 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -4.971 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -4.978 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -5.010 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -5.024 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -5.038 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -5.090 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -5.095 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -5.142 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -5.167 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -5.175 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -5.182 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -5.244 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -5.250 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -5.268 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -5.279 ns between euclidean_distance_inst/inst1_i_43_psdsp/C (clocked by sys_clk_pin) and dtw_value_comp_inst/dtw_cell_out_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on en relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on template_data[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on template_data[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on template_data[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on template_data[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on template_data[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on template_data[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on template_data[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on template_data[16] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on template_data[17] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on template_data[18] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on template_data[19] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on template_data[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on template_data[20] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on template_data[21] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on template_data[22] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on template_data[23] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on template_data[24] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on template_data[25] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on template_data[26] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on template_data[27] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on template_data[28] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on template_data[29] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on template_data[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on template_data[30] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on template_data[31] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on template_data[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on template_data[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on template_data[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on template_data[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on template_data[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on template_data[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on template_data[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on test_data[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on test_data[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on test_data[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on test_data[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on test_data[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on test_data[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on test_data[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on test_data[16] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on test_data[17] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on test_data[18] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on test_data[19] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on test_data[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on test_data[20] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on test_data[21] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on test_data[22] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on test_data[23] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on test_data[24] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on test_data[25] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on test_data[26] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on test_data[27] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on test_data[28] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on test_data[29] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on test_data[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on test_data[30] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on test_data[31] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on test_data[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on test_data[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on test_data[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on test_data[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on test_data[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on test_data[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on test_data[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on dtw_out[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on dtw_out[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on dtw_out[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on dtw_out[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on dtw_out[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on dtw_out[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on dtw_out[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on dtw_out[16] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on dtw_out[17] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on dtw_out[18] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on dtw_out[19] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on dtw_out[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on dtw_out[20] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on dtw_out[21] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on dtw_out[22] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on dtw_out[23] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on dtw_out[24] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on dtw_out[25] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on dtw_out[26] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on dtw_out[27] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on dtw_out[28] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on dtw_out[29] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on dtw_out[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on dtw_out[30] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on dtw_out[31] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on dtw_out[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on dtw_out[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on dtw_out[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on dtw_out[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on dtw_out[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on dtw_out[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on dtw_out[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An output delay is missing on finish_sign relative to clock(s) sys_clk_pin
Related violations: <none>


