<profile>

<section name = "Vitis HLS Report for 'cnn_lenet'" level="0">
<item name = "Date">Thu Jan 30 14:34:36 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">CNN_lenet5</item>
<item name = "Solution">solution7 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 15.327 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">218617, 218617, 4.372 ms, 4.372 ms, 218618, 218618, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_96">cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop, 25449, 25449, 0.509 ms, 0.509 ms, 25449, 25449, no</column>
<column name="grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_110">cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop, 190467, 190467, 3.809 ms, 3.809 ms, 190467, 190467, no</column>
<column name="grp_cnn_lenet_Pipeline_calculateLayer4_loop_fu_122">cnn_lenet_Pipeline_calculateLayer4_loop, 2691, 2691, 53.820 us, 53.820 us, 2691, 2691, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">5, 19, 23292, 20068, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 438, -</column>
<column name="Register">-, -, 140, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 8, 22, 38, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_bus_s_axi_U">CTRL_bus_s_axi, 0, 0, 106, 168, 0</column>
<column name="grp_SIGMOID_fu_171">SIGMOID, 1, 11, 778, 2001, 0</column>
<column name="grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_96">cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop, 0, 2, 3266, 2327, 0</column>
<column name="grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_110">cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop, 0, 1, 15155, 12014, 0</column>
<column name="grp_cnn_lenet_Pipeline_calculateLayer4_loop_fu_122">cnn_lenet_Pipeline_calculateLayer4_loop, 0, 0, 2702, 1933, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 100, 168, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U38">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 403, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U39">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 320, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 4, 0, 830, 734, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Layer2_Neurons_CPU_address0">14, 3, 10, 30</column>
<column name="Layer2_Neurons_CPU_ce0">14, 3, 1, 3</column>
<column name="Layer2_Neurons_CPU_ce1">9, 2, 1, 2</column>
<column name="Layer2_Neurons_CPU_we0">9, 2, 1, 2</column>
<column name="Layer3_Neurons_CPU_address0">14, 3, 11, 33</column>
<column name="Layer3_Neurons_CPU_ce0">14, 3, 1, 3</column>
<column name="Layer3_Neurons_CPU_ce1">9, 2, 1, 2</column>
<column name="Layer3_Neurons_CPU_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">65, 12, 1, 12</column>
<column name="gmem_ARVALID">9, 2, 1, 2</column>
<column name="gmem_AWADDR">14, 3, 64, 192</column>
<column name="gmem_AWLEN">14, 3, 32, 96</column>
<column name="gmem_AWVALID">14, 3, 1, 3</column>
<column name="gmem_BREADY">14, 3, 1, 3</column>
<column name="gmem_RREADY">9, 2, 1, 2</column>
<column name="gmem_WVALID">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="grp_SIGMOID_fu_171_ap_ce">20, 4, 1, 4</column>
<column name="grp_SIGMOID_fu_171_ap_start">20, 4, 1, 4</column>
<column name="grp_SIGMOID_fu_171_x">20, 4, 32, 128</column>
<column name="grp_fu_176_ce">20, 4, 1, 4</column>
<column name="grp_fu_176_p0">20, 4, 32, 128</column>
<column name="grp_fu_176_p1">20, 4, 32, 128</column>
<column name="grp_fu_180_ce">20, 4, 1, 4</column>
<column name="grp_fu_180_p0">20, 4, 32, 128</column>
<column name="grp_fu_180_p1">20, 4, 32, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Layer1_Neurons_CPU_read_reg_155">64, 0, 64, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_96_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_110_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_cnn_lenet_Pipeline_calculateLayer4_loop_fu_122_ap_start_reg">1, 0, 1, 0</column>
<column name="trunc_ln_reg_160">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_bus_AWVALID">in, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_AWREADY">out, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_AWADDR">in, 5, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_WVALID">in, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_WREADY">out, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_WDATA">in, 32, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_WSTRB">in, 4, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_ARVALID">in, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_ARREADY">out, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_ARADDR">in, 5, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_RVALID">out, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_RREADY">in, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_RDATA">out, 32, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_RRESP">out, 2, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_BVALID">out, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_BREADY">in, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_BRESP">out, 2, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, cnn_lenet, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, cnn_lenet, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, cnn_lenet, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="Layer2_Neurons_CPU_address0">out, 10, ap_memory, Layer2_Neurons_CPU, array</column>
<column name="Layer2_Neurons_CPU_ce0">out, 1, ap_memory, Layer2_Neurons_CPU, array</column>
<column name="Layer2_Neurons_CPU_we0">out, 1, ap_memory, Layer2_Neurons_CPU, array</column>
<column name="Layer2_Neurons_CPU_d0">out, 32, ap_memory, Layer2_Neurons_CPU, array</column>
<column name="Layer2_Neurons_CPU_q0">in, 32, ap_memory, Layer2_Neurons_CPU, array</column>
<column name="Layer2_Neurons_CPU_address1">out, 10, ap_memory, Layer2_Neurons_CPU, array</column>
<column name="Layer2_Neurons_CPU_ce1">out, 1, ap_memory, Layer2_Neurons_CPU, array</column>
<column name="Layer2_Neurons_CPU_q1">in, 32, ap_memory, Layer2_Neurons_CPU, array</column>
<column name="Layer3_Neurons_CPU_address0">out, 11, ap_memory, Layer3_Neurons_CPU, array</column>
<column name="Layer3_Neurons_CPU_ce0">out, 1, ap_memory, Layer3_Neurons_CPU, array</column>
<column name="Layer3_Neurons_CPU_we0">out, 1, ap_memory, Layer3_Neurons_CPU, array</column>
<column name="Layer3_Neurons_CPU_d0">out, 32, ap_memory, Layer3_Neurons_CPU, array</column>
<column name="Layer3_Neurons_CPU_q0">in, 32, ap_memory, Layer3_Neurons_CPU, array</column>
<column name="Layer3_Neurons_CPU_address1">out, 11, ap_memory, Layer3_Neurons_CPU, array</column>
<column name="Layer3_Neurons_CPU_ce1">out, 1, ap_memory, Layer3_Neurons_CPU, array</column>
<column name="Layer3_Neurons_CPU_q1">in, 32, ap_memory, Layer3_Neurons_CPU, array</column>
<column name="Layer1_Weights_CPU_Addr_A">out, 32, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_EN_A">out, 1, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_WEN_A">out, 4, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_Din_A">out, 32, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_Dout_A">in, 32, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_Clk_A">out, 1, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_Rst_A">out, 1, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_Addr_B">out, 32, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_EN_B">out, 1, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_WEN_B">out, 4, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_Din_B">out, 32, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_Dout_B">in, 32, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_Clk_B">out, 1, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_Rst_B">out, 1, bram, Layer1_Weights_CPU, array</column>
<column name="Layer2_Weights_CPU_Addr_A">out, 32, bram, Layer2_Weights_CPU, array</column>
<column name="Layer2_Weights_CPU_EN_A">out, 1, bram, Layer2_Weights_CPU, array</column>
<column name="Layer2_Weights_CPU_WEN_A">out, 4, bram, Layer2_Weights_CPU, array</column>
<column name="Layer2_Weights_CPU_Din_A">out, 32, bram, Layer2_Weights_CPU, array</column>
<column name="Layer2_Weights_CPU_Dout_A">in, 32, bram, Layer2_Weights_CPU, array</column>
<column name="Layer2_Weights_CPU_Clk_A">out, 1, bram, Layer2_Weights_CPU, array</column>
<column name="Layer2_Weights_CPU_Rst_A">out, 1, bram, Layer2_Weights_CPU, array</column>
<column name="Layer2_Weights_CPU_Addr_B">out, 32, bram, Layer2_Weights_CPU, array</column>
<column name="Layer2_Weights_CPU_EN_B">out, 1, bram, Layer2_Weights_CPU, array</column>
<column name="Layer2_Weights_CPU_WEN_B">out, 4, bram, Layer2_Weights_CPU, array</column>
<column name="Layer2_Weights_CPU_Din_B">out, 32, bram, Layer2_Weights_CPU, array</column>
<column name="Layer2_Weights_CPU_Dout_B">in, 32, bram, Layer2_Weights_CPU, array</column>
<column name="Layer2_Weights_CPU_Clk_B">out, 1, bram, Layer2_Weights_CPU, array</column>
<column name="Layer2_Weights_CPU_Rst_B">out, 1, bram, Layer2_Weights_CPU, array</column>
<column name="Layer3_Weights_CPU_Addr_A">out, 32, bram, Layer3_Weights_CPU, array</column>
<column name="Layer3_Weights_CPU_EN_A">out, 1, bram, Layer3_Weights_CPU, array</column>
<column name="Layer3_Weights_CPU_WEN_A">out, 4, bram, Layer3_Weights_CPU, array</column>
<column name="Layer3_Weights_CPU_Din_A">out, 32, bram, Layer3_Weights_CPU, array</column>
<column name="Layer3_Weights_CPU_Dout_A">in, 32, bram, Layer3_Weights_CPU, array</column>
<column name="Layer3_Weights_CPU_Clk_A">out, 1, bram, Layer3_Weights_CPU, array</column>
<column name="Layer3_Weights_CPU_Rst_A">out, 1, bram, Layer3_Weights_CPU, array</column>
<column name="Layer3_Weights_CPU_Addr_B">out, 32, bram, Layer3_Weights_CPU, array</column>
<column name="Layer3_Weights_CPU_EN_B">out, 1, bram, Layer3_Weights_CPU, array</column>
<column name="Layer3_Weights_CPU_WEN_B">out, 4, bram, Layer3_Weights_CPU, array</column>
<column name="Layer3_Weights_CPU_Din_B">out, 32, bram, Layer3_Weights_CPU, array</column>
<column name="Layer3_Weights_CPU_Dout_B">in, 32, bram, Layer3_Weights_CPU, array</column>
<column name="Layer3_Weights_CPU_Clk_B">out, 1, bram, Layer3_Weights_CPU, array</column>
<column name="Layer3_Weights_CPU_Rst_B">out, 1, bram, Layer3_Weights_CPU, array</column>
</table>
</item>
</section>
</profile>
