Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Axi4LiteReg_tb_behav xil_defaultlib.Axi4LiteReg_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'S_AXI_WSTRB' might have multiple concurrent drivers [/home/garry/School/year-25-26/digital-system-deisgn/Digtal-System-P1/Axi4LiteRegs/Axi4LiteRegs.srcs/sources_1/new/Axi4LiteReg_tb.sv:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Axi4LiteManager(C_M_AXI_ADDR_WID...
Compiling module xil_defaultlib.Axi4LiteReg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Axi4LiteReg_tb_behav
