// Seed: 2627844780
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  assign id_4 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1,
    input  wand  id_2,
    input  tri0  id_3
);
  initial
    if (1) begin
      if (id_0 - id_3) id_1 = 1;
      else begin
        @* begin
          id_1 <= 1'b0;
        end
      end
    end
  wire id_5, id_6;
  module_0(
      id_5, id_6, id_6, id_6, id_6
  );
  wire id_7;
  nand (id_1, id_6, id_5, id_3);
endmodule
