VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {hybrid_chaotic_encryption}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {WCCOM}
  {PVT Mode} {min}
  {Tree Type} {balanced}
  {Process} {1.000}
  {Voltage} {2.970}
  {Temperature} {125.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v20.10-p004_1 ((64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64))}
  {DATE} {May 25, 2025}
END_BANNER
PATH 1
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/logistic_core/state_reg_0_} {CP}
  ENDPT {ran_seq_gen/logistic_core/state_reg_0_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/logistic_core/state_reg_0_} {Q} {DFQD1} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.018}
    {+} {Hold} {0.168}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.186}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.016}
    {} {Slack Time} {0.830}
  END_SLK_CLC
  SLK 0.830
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.830} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-0.814} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.520} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.017} {0.000} {0.298} {0.450} {0.326} {-0.504} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/logistic_core/state_reg_0_} {CP} {^} {Q} {^} {} {DFQD1} {0.588} {0.000} {0.214} {} {0.914} {0.084} {} {3} {(405.72, 274.68) (395.64, 275.24)} 
    NET {} {} {} {} {} {ran_seq_gen/logistic_core/state[0]} {} {0.000} {0.000} {0.214} {0.018} {0.914} {0.085} {} {} {} 
    INST {ran_seq_gen/logistic_core/U83} {A1} {^} {ZN} {v} {} {NR2D1} {0.101} {0.000} {0.103} {} {1.016} {0.186} {} {1} {(395.64, 278.60) (396.20, 278.04)} 
    NET {} {} {} {} {} {ran_seq_gen/logistic_core/n76} {} {0.000} {0.000} {0.103} {0.008} {1.016} {0.186} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.522} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.538} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {0.831} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.017} {0.000} {0.299} {0.450} {0.018} {0.848} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/done_reg} {CP}
  ENDPT {ran_seq_gen/done_reg} {D} {DFKCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/done_reg} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.025}
    {+} {Hold} {0.066}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.966}
    {} {Slack Time} {0.874}
  END_SLK_CLC
  SLK 0.874
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.874} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.855} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.552} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.010} {0.000} {0.306} {0.474} {0.332} {-0.542} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/done_reg} {CP} {^} {Q} {v} {} {DFQD1} {0.633} {0.000} {0.132} {} {0.965} {0.091} {} {2} {(429.24, 349.16) (439.32, 348.60)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream_done} {} {0.001} {0.000} {0.132} {0.014} {0.966} {0.092} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.566} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.586} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.889} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.025} {0.899} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/key_out_reg_3_} {CP}
  ENDPT {ran_seq_gen/key_out_reg_3_} {D} {DFKCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key_out_reg_3_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Hold} {0.066}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.092}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.970}
    {} {Slack Time} {0.878}
  END_SLK_CLC
  SLK 0.878
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.878} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.859} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.556} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.334} {-0.545} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key_out_reg_3_} {CP} {^} {Q} {v} {} {DFQD1} {0.636} {0.000} {0.135} {} {0.970} {0.091} {} {2} {(415.24, 355.32) (425.32, 355.88)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream_key_out[3]} {} {0.000} {0.000} {0.135} {0.015} {0.970} {0.092} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.571} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.590} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.893} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.026} {0.904} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/key_out_reg_2_} {CP}
  ENDPT {ran_seq_gen/key_out_reg_2_} {D} {DFKCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key_out_reg_2_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.025}
    {+} {Hold} {0.066}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.091}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.971}
    {} {Slack Time} {0.880}
  END_SLK_CLC
  SLK 0.880
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.880} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.860} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.558} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.306} {0.474} {0.331} {-0.548} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key_out_reg_2_} {CP} {^} {Q} {v} {} {DFQD1} {0.639} {0.000} {0.140} {} {0.971} {0.091} {} {2} {(439.32, 355.32) (429.24, 355.88)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream_key_out[2]} {} {0.000} {0.000} {0.140} {0.016} {0.971} {0.091} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.572} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.591} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.894} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.025} {0.905} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/key_out_reg_7_} {CP}
  ENDPT {ran_seq_gen/key_out_reg_7_} {D} {DFKCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key_out_reg_7_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.030}
    {+} {Hold} {0.065}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.095}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.980}
    {} {Slack Time} {0.885}
  END_SLK_CLC
  SLK 0.885
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.885} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.865} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.563} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.012} {0.000} {0.307} {0.474} {0.334} {-0.551} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key_out_reg_7_} {CP} {^} {Q} {v} {} {DFQD1} {0.646} {0.000} {0.148} {} {0.980} {0.095} {} {2} {(411.88, 339.08) (421.96, 338.52)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream_key_out[7]} {} {0.001} {0.000} {0.148} {0.017} {0.980} {0.095} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.577} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.596} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.899} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.016} {0.000} {0.310} {0.474} {0.030} {0.915} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/key_out_reg_1_} {CP}
  ENDPT {ran_seq_gen/key_out_reg_1_} {D} {DFKCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key_out_reg_1_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Hold} {0.065}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.091}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.977}
    {} {Slack Time} {0.886}
  END_SLK_CLC
  SLK 0.886
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.886} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.867} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.564} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.334} {-0.553} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key_out_reg_1_} {CP} {^} {Q} {v} {} {DFQD1} {0.643} {0.000} {0.144} {} {0.976} {0.090} {} {2} {(415.80, 359.24) (425.88, 358.68)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream_key_out[1]} {} {0.000} {0.000} {0.144} {0.017} {0.977} {0.091} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.578} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.598} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.900} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.026} {0.912} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/key_out_reg_0_} {CP}
  ENDPT {ran_seq_gen/key_out_reg_0_} {D} {DFKCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key_out_reg_0_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Hold} {0.065}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.091}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.977}
    {} {Slack Time} {0.886}
  END_SLK_CLC
  SLK 0.886
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.886} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.867} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.564} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.333} {-0.553} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key_out_reg_0_} {CP} {^} {Q} {v} {} {DFQD1} {0.643} {0.000} {0.145} {} {0.976} {0.090} {} {2} {(419.72, 365.40) (409.64, 365.96)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream_key_out[0]} {} {0.000} {0.000} {0.145} {0.017} {0.977} {0.091} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.578} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.598} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.901} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.026} {0.912} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/key_out_reg_4_} {CP}
  ENDPT {ran_seq_gen/key_out_reg_4_} {D} {DFKCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key_out_reg_4_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Hold} {0.063}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.089}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.989}
    {} {Slack Time} {0.900}
  END_SLK_CLC
  SLK 0.900
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.900} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.880} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.578} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.334} {-0.566} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key_out_reg_4_} {CP} {^} {Q} {v} {} {DFQD1} {0.655} {0.000} {0.161} {} {0.988} {0.088} {} {2} {(402.36, 359.24) (412.44, 358.68)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream_key_out[4]} {} {0.000} {0.000} {0.161} {0.020} {0.989} {0.089} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.592} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.611} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.914} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.026} {0.925} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/tent_core/start_reg} {CP}
  ENDPT {ran_seq_gen/tent_core/start_reg} {D} {DFKCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/flag2_reg} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.014}
    {+} {Hold} {0.059}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.975}
    {} {Slack Time} {0.901}
  END_SLK_CLC
  SLK 0.901
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.901} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-0.885} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.592} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.294} {0.450} {0.318} {-0.584} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/flag2_reg} {CP} {^} {Q} {v} {} {DFQD1} {0.656} {0.000} {0.171} {} {0.974} {0.073} {} {3} {(394.52, 304.92) (404.60, 305.48)} 
    NET {} {} {} {} {} {ran_seq_gen/flag2} {} {0.001} {0.000} {0.171} {0.021} {0.975} {0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.593} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.609} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {0.903} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.013} {0.000} {0.297} {0.450} {0.014} {0.915} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/key_out_reg_6_} {CP}
  ENDPT {ran_seq_gen/key_out_reg_6_} {D} {DFKCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key_out_reg_6_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.029}
    {+} {Hold} {0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.089}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.005}
    {} {Slack Time} {0.916}
  END_SLK_CLC
  SLK 0.916
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.916} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.896} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.594} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.012} {0.000} {0.307} {0.474} {0.334} {-0.582} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key_out_reg_6_} {CP} {^} {Q} {v} {} {DFQD1} {0.670} {0.000} {0.184} {} {1.004} {0.089} {} {2} {(403.48, 335.16) (413.56, 335.72)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream_key_out[6]} {} {0.001} {0.000} {0.184} {0.024} {1.005} {0.089} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.608} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.627} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.930} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.014} {0.000} {0.309} {0.474} {0.029} {0.944} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {data_ctrl/instruction_reg_0_} {CP}
  ENDPT {data_ctrl/instruction_reg_0_} {D} {DFKCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/done_reg} {Q} {DFKCNQD1} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.030}
    {+} {Hold} {0.059}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.089}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.042}
    {} {Slack Time} {0.952}
  END_SLK_CLC
  SLK 0.952
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.952} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.933} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.630} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.306} {0.474} {0.333} {-0.619} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/done_reg} {CP} {^} {Q} {^} {} {DFKCNQD1} {0.550} {0.000} {0.134} {} {0.883} {-0.069} {} {1} {(438.20, 345.24) (448.84, 345.80)} 
    NET {} {} {} {} {} {done} {} {0.000} {0.000} {0.134} {0.009} {0.884} {-0.069} {} {} {} 
    INST {data_ctrl/U8} {A2} {^} {ZN} {v} {} {ND2D1} {0.158} {0.000} {0.200} {} {1.042} {0.089} {} {2} {(449.40, 334.60) (447.72, 336.28)} 
    NET {} {} {} {} {} {data_ctrl/n2} {} {0.000} {0.000} {0.200} {0.014} {1.042} {0.089} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.644} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.664} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.967} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.016} {0.000} {0.310} {0.474} {0.030} {0.983} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/plaintext_out_reg_4_} {CP}
  ENDPT {para_extract/plaintext_out_reg_4_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/plaintext_out_reg_4_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.019}
    {+} {Hold} {0.183}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.202}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.163}
    {} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.961} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.941} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.639} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.004} {0.000} {0.304} {0.474} {0.326} {-0.635} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/plaintext_out_reg_4_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.625} {0.000} {0.119} {} {0.951} {-0.010} {} {2} {(464.52, 355.32) (451.64, 356.44)} 
    NET {} {} {} {} {} {plaintext_in[4]} {} {0.001} {0.000} {0.119} {0.013} {0.951} {-0.009} {} {} {} 
    INST {para_extract/U10} {A1} {v} {Z} {v} {} {AO22D1} {0.211} {0.000} {0.090} {} {1.163} {0.202} {} {1} {(460.04, 359.80) (462.84, 358.68)} 
    NET {} {} {} {} {} {para_extract/n39} {} {0.000} {0.000} {0.090} {0.006} {1.163} {0.202} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.653} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.672} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.975} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.004} {0.000} {0.304} {0.474} {0.019} {0.979} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/keystream/key2_reg_1_} {CP}
  ENDPT {ran_seq_gen/keystream/key2_reg_1_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key2_reg_1_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.032}
    {+} {Hold} {0.173}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.205}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.167}
    {} {Slack Time} {0.962}
  END_SLK_CLC
  SLK 0.962
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.962} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.942} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.640} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.018} {0.000} {0.310} {0.474} {0.340} {-0.622} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key2_reg_1_} {CP} {^} {Q} {v} {} {DFQD1} {0.618} {0.000} {0.108} {} {0.957} {-0.004} {} {2} {(447.16, 298.76) (457.24, 298.20)} 
    NET {} {} {} {} {} {ran_seq_gen/key2[1]} {} {0.000} {0.000} {0.108} {0.011} {0.957} {-0.004} {} {} {} 
    INST {ran_seq_gen/keystream/U5} {A1} {v} {Z} {v} {} {AO22D1} {0.209} {0.000} {0.090} {} {1.167} {0.205} {} {1} {(454.44, 304.36) (451.64, 305.48)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n24} {} {0.000} {0.000} {0.090} {0.007} {1.167} {0.205} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.654} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.673} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.976} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.018} {0.000} {0.310} {0.474} {0.032} {0.994} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/plaintext_out_reg_1_} {CP}
  ENDPT {para_extract/plaintext_out_reg_1_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/plaintext_out_reg_1_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.032}
    {+} {Hold} {0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.216}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.178}
    {} {Slack Time} {0.962}
  END_SLK_CLC
  SLK 0.962
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.962} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.942} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.640} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.018} {0.000} {0.310} {0.474} {0.340} {-0.622} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/plaintext_out_reg_1_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.623} {0.000} {0.115} {} {0.963} {0.001} {} {2} {(476.84, 399.56) (463.96, 398.44)} 
    NET {} {} {} {} {} {plaintext_in[1]} {} {0.000} {0.000} {0.115} {0.012} {0.963} {0.002} {} {} {} 
    INST {para_extract/U4} {A1} {v} {Z} {v} {} {AO22D1} {0.215} {0.000} {0.095} {} {1.178} {0.216} {} {1} {(474.04, 395.08) (471.24, 396.20)} 
    NET {} {} {} {} {} {para_extract/n36} {} {0.000} {0.000} {0.095} {0.007} {1.178} {0.216} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.654} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.673} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.976} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.018} {0.000} {0.310} {0.474} {0.032} {0.994} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/mu_reg_6_} {CP}
  ENDPT {para_extract/mu_reg_6_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/mu_reg_6_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.033}
    {+} {Hold} {0.185}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.218}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.180}
    {} {Slack Time} {0.962}
  END_SLK_CLC
  SLK 0.962
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.962} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.943} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.640} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.341} {-0.621} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/mu_reg_6_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.626} {0.000} {0.122} {} {0.967} {0.005} {} {2} {(451.64, 419.72) (438.76, 418.60)} 
    NET {} {} {} {} {} {mu[6]} {} {0.000} {0.000} {0.122} {0.013} {0.967} {0.005} {} {} {} 
    INST {para_extract/U20} {A1} {v} {Z} {v} {} {AO22D1} {0.213} {0.000} {0.091} {} {1.180} {0.218} {} {1} {(444.36, 425.32) (447.16, 426.44)} 
    NET {} {} {} {} {} {para_extract/n48} {} {0.000} {0.000} {0.091} {0.007} {1.180} {0.218} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.654} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.674} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.976} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.311} {0.474} {0.033} {0.995} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/plaintext_out_reg_7_} {CP}
  ENDPT {para_extract/plaintext_out_reg_7_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/plaintext_out_reg_7_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.028}
    {+} {Hold} {0.185}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.213}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.176}
    {} {Slack Time} {0.963}
  END_SLK_CLC
  SLK 0.963
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.963} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.943} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.641} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.014} {0.000} {0.308} {0.474} {0.336} {-0.626} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/plaintext_out_reg_7_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.627} {0.000} {0.120} {} {0.963} {0.000} {} {2} {(477.96, 365.40) (465.08, 366.52)} 
    NET {} {} {} {} {} {plaintext_in[7]} {} {0.000} {0.000} {0.120} {0.013} {0.963} {0.001} {} {} {} 
    INST {para_extract/U13} {A1} {v} {Z} {v} {} {AO22D1} {0.212} {0.000} {0.090} {} {1.176} {0.213} {} {1} {(472.92, 369.88) (475.72, 368.76)} 
    NET {} {} {} {} {} {para_extract/n42} {} {0.000} {0.000} {0.090} {0.007} {1.176} {0.213} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.655} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.674} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.977} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.014} {0.000} {0.309} {0.474} {0.028} {0.991} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/plaintext_out_reg_2_} {CP}
  ENDPT {para_extract/plaintext_out_reg_2_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/plaintext_out_reg_2_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.031}
    {+} {Hold} {0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.215}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.178}
    {} {Slack Time} {0.963}
  END_SLK_CLC
  SLK 0.963
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.963} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.943} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.641} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.017} {0.000} {0.309} {0.474} {0.339} {-0.624} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/plaintext_out_reg_2_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.623} {0.000} {0.115} {} {0.962} {-0.001} {} {2} {(477.96, 385.56) (465.08, 386.68)} 
    NET {} {} {} {} {} {plaintext_in[2]} {} {0.000} {0.000} {0.115} {0.012} {0.962} {-0.001} {} {} {} 
    INST {para_extract/U8} {A1} {v} {Z} {v} {} {AO22D1} {0.216} {0.000} {0.096} {} {1.177} {0.215} {} {1} {(466.76, 379.96) (469.56, 378.84)} 
    NET {} {} {} {} {} {para_extract/n37} {} {0.000} {0.000} {0.096} {0.008} {1.178} {0.215} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.655} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.674} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.977} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.017} {0.000} {0.310} {0.474} {0.031} {0.994} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/mu_reg_11_} {CP}
  ENDPT {para_extract/mu_reg_11_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/mu_reg_11_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Hold} {0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.210}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.173}
    {} {Slack Time} {0.963}
  END_SLK_CLC
  SLK 0.963
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.963} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.944} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.641} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.333} {-0.630} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/mu_reg_11_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.627} {0.000} {0.123} {} {0.960} {-0.003} {} {2} {(429.24, 379.40) (416.36, 378.28)} 
    NET {} {} {} {} {} {mu[11]} {} {0.000} {0.000} {0.123} {0.013} {0.960} {-0.002} {} {} {} 
    INST {para_extract/U15} {A1} {v} {Z} {v} {} {AO22D1} {0.212} {0.000} {0.090} {} {1.173} {0.210} {} {1} {(423.08, 385.00) (425.88, 386.12)} 
    NET {} {} {} {} {} {para_extract/n43} {} {0.000} {0.000} {0.090} {0.006} {1.173} {0.210} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.655} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.674} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.977} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.026} {0.988} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/mu_reg_3_} {CP}
  ENDPT {para_extract/mu_reg_3_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/mu_reg_3_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.034}
    {+} {Hold} {0.185}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.220}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.183}
    {} {Slack Time} {0.963}
  END_SLK_CLC
  SLK 0.963
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.963} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.944} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.641} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.020} {0.000} {0.310} {0.474} {0.342} {-0.621} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/mu_reg_3_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.628} {0.000} {0.123} {} {0.970} {0.007} {} {2} {(443.24, 449.96) (430.36, 448.84)} 
    NET {} {} {} {} {} {mu[3]} {} {0.000} {0.000} {0.123} {0.013} {0.970} {0.007} {} {} {} 
    INST {para_extract/U23} {A1} {v} {Z} {v} {} {AO22D1} {0.212} {0.000} {0.090} {} {1.183} {0.219} {} {1} {(436.52, 455.56) (439.32, 456.68)} 
    NET {} {} {} {} {} {para_extract/n51} {} {0.000} {0.000} {0.090} {0.006} {1.183} {0.220} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.655} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.675} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.977} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.020} {0.000} {0.311} {0.474} {0.034} {0.997} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/plaintext_out_reg_3_} {CP}
  ENDPT {para_extract/plaintext_out_reg_3_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/plaintext_out_reg_3_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.031}
    {+} {Hold} {0.183}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.214}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.177}
    {} {Slack Time} {0.963}
  END_SLK_CLC
  SLK 0.963
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.963} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.944} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.641} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.017} {0.000} {0.310} {0.474} {0.339} {-0.624} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/plaintext_out_reg_3_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.618} {0.000} {0.108} {} {0.957} {-0.006} {} {2} {(477.40, 389.48) (464.52, 388.36)} 
    NET {} {} {} {} {} {plaintext_in[3]} {} {0.000} {0.000} {0.108} {0.011} {0.957} {-0.006} {} {} {} 
    INST {para_extract/U9} {A1} {v} {Z} {v} {} {AO22D1} {0.220} {0.000} {0.102} {} {1.177} {0.214} {} {1} {(458.92, 385.00) (461.72, 386.12)} 
    NET {} {} {} {} {} {para_extract/n38} {} {0.000} {0.000} {0.102} {0.009} {1.177} {0.214} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.655} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.675} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.977} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.017} {0.000} {0.310} {0.474} {0.031} {0.994} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/mu_reg_5_} {CP}
  ENDPT {para_extract/mu_reg_5_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/mu_reg_5_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.034}
    {+} {Hold} {0.185}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.219}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.185}
    {} {Slack Time} {0.966}
  END_SLK_CLC
  SLK 0.966
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.966} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.946} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.644} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.020} {0.000} {0.310} {0.474} {0.342} {-0.624} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/mu_reg_5_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.628} {0.000} {0.123} {} {0.970} {0.004} {} {2} {(447.72, 435.96) (434.84, 437.08)} 
    NET {} {} {} {} {} {mu[5]} {} {0.000} {0.000} {0.123} {0.013} {0.970} {0.004} {} {} {} 
    INST {para_extract/U21} {A1} {v} {Z} {v} {} {AO22D1} {0.215} {0.000} {0.093} {} {1.185} {0.219} {} {1} {(438.76, 430.36) (441.56, 429.24)} 
    NET {} {} {} {} {} {para_extract/n49} {} {0.000} {0.000} {0.093} {0.007} {1.185} {0.219} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.658} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.677} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.980} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.020} {0.000} {0.311} {0.474} {0.034} {1.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/plaintext_out_reg_5_} {CP}
  ENDPT {para_extract/plaintext_out_reg_5_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/plaintext_out_reg_5_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Hold} {0.183}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.210}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.176}
    {} {Slack Time} {0.966}
  END_SLK_CLC
  SLK 0.966
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.966} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.947} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.644} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.012} {0.000} {0.307} {0.474} {0.334} {-0.632} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/plaintext_out_reg_5_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.626} {0.000} {0.119} {} {0.960} {-0.006} {} {2} {(465.64, 359.24) (478.52, 358.12)} 
    NET {} {} {} {} {} {plaintext_in[5]} {} {0.000} {0.000} {0.119} {0.013} {0.960} {-0.006} {} {} {} 
    INST {para_extract/U11} {A1} {v} {Z} {v} {} {AO22D1} {0.215} {0.000} {0.095} {} {1.176} {0.209} {} {1} {(465.64, 369.88) (468.44, 368.76)} 
    NET {} {} {} {} {} {para_extract/n40} {} {0.000} {0.000} {0.095} {0.007} {1.176} {0.210} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.658} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.678} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.980} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.012} {0.000} {0.308} {0.474} {0.026} {0.992} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/mu_reg_4_} {CP}
  ENDPT {para_extract/mu_reg_4_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/mu_reg_4_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.034}
    {+} {Hold} {0.185}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.219}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.185}
    {} {Slack Time} {0.966}
  END_SLK_CLC
  SLK 0.966
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.966} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.947} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.644} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.020} {0.000} {0.310} {0.474} {0.342} {-0.624} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/mu_reg_4_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.627} {0.000} {0.123} {} {0.969} {0.003} {} {2} {(447.72, 446.04) (434.84, 447.16)} 
    NET {} {} {} {} {} {mu[4]} {} {0.000} {0.000} {0.123} {0.013} {0.970} {0.003} {} {} {} 
    INST {para_extract/U22} {A1} {v} {Z} {v} {} {AO22D1} {0.215} {0.000} {0.093} {} {1.185} {0.219} {} {1} {(438.20, 440.44) (441.00, 439.32)} 
    NET {} {} {} {} {} {para_extract/n50} {} {0.000} {0.000} {0.093} {0.007} {1.185} {0.219} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.658} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.678} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.980} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.020} {0.000} {0.311} {0.474} {0.034} {1.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/mu_reg_10_} {CP}
  ENDPT {para_extract/mu_reg_10_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/mu_reg_10_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Hold} {0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.210}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.183}
    {} {Slack Time} {0.973}
  END_SLK_CLC
  SLK 0.973
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.973} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.954} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.651} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.333} {-0.640} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/mu_reg_10_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.633} {0.000} {0.132} {} {0.967} {-0.006} {} {2} {(429.24, 395.64) (416.36, 396.76)} 
    NET {} {} {} {} {} {mu[10]} {} {0.000} {0.000} {0.132} {0.015} {0.967} {-0.006} {} {} {} 
    INST {para_extract/U16} {A1} {v} {Z} {v} {} {AO22D1} {0.215} {0.000} {0.091} {} {1.183} {0.209} {} {1} {(427.56, 390.04) (424.76, 388.92)} 
    NET {} {} {} {} {} {para_extract/n44} {} {0.000} {0.000} {0.091} {0.007} {1.183} {0.210} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.665} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.685} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.987} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.026} {0.999} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/plaintext_out_reg_6_} {CP}
  ENDPT {para_extract/plaintext_out_reg_6_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/plaintext_out_reg_6_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.030}
    {+} {Hold} {0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.215}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.188}
    {} {Slack Time} {0.973}
  END_SLK_CLC
  SLK 0.973
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.973} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.954} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.651} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.016} {0.000} {0.309} {0.474} {0.338} {-0.635} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/plaintext_out_reg_6_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.633} {0.000} {0.129} {} {0.972} {-0.002} {} {2} {(477.96, 375.48) (465.08, 376.60)} 
    NET {} {} {} {} {} {plaintext_in[6]} {} {0.001} {0.000} {0.129} {0.014} {0.972} {-0.001} {} {} {} 
    INST {para_extract/U12} {A1} {v} {Z} {v} {} {AO22D1} {0.216} {0.000} {0.093} {} {1.188} {0.215} {} {1} {(475.16, 379.96) (477.96, 378.84)} 
    NET {} {} {} {} {} {para_extract/n41} {} {0.000} {0.000} {0.093} {0.007} {1.188} {0.215} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.666} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.685} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.988} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.016} {0.000} {0.310} {0.474} {0.030} {1.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/mu_reg_8_} {CP}
  ENDPT {para_extract/mu_reg_8_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/mu_reg_8_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.033}
    {+} {Hold} {0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.217}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.192}
    {} {Slack Time} {0.975}
  END_SLK_CLC
  SLK 0.975
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.975} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.956} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.653} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.018} {0.000} {0.310} {0.474} {0.340} {-0.635} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/mu_reg_8_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.633} {0.000} {0.130} {} {0.973} {-0.002} {} {2} {(443.24, 399.56) (430.36, 398.44)} 
    NET {} {} {} {} {} {mu[8]} {} {0.000} {0.000} {0.130} {0.014} {0.974} {-0.002} {} {} {} 
    INST {para_extract/U18} {A1} {v} {Z} {v} {} {AO22D1} {0.218} {0.000} {0.095} {} {1.192} {0.217} {} {1} {(432.60, 405.16) (435.40, 406.28)} 
    NET {} {} {} {} {} {para_extract/n46} {} {0.000} {0.000} {0.095} {0.007} {1.192} {0.217} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.668} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.687} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.990} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.018} {0.000} {0.310} {0.474} {0.033} {1.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/mu_reg_9_} {CP}
  ENDPT {para_extract/mu_reg_9_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/mu_reg_9_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Hold} {0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.210}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.185}
    {} {Slack Time} {0.976}
  END_SLK_CLC
  SLK 0.976
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.976} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.956} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.654} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.333} {-0.642} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/mu_reg_9_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.636} {0.000} {0.136} {} {0.969} {-0.007} {} {2} {(428.12, 399.56) (415.24, 398.44)} 
    NET {} {} {} {} {} {mu[9]} {} {0.001} {0.000} {0.136} {0.015} {0.970} {-0.006} {} {} {} 
    INST {para_extract/U17} {A1} {v} {Z} {v} {} {AO22D1} {0.216} {0.000} {0.090} {} {1.185} {0.210} {} {1} {(423.64, 405.16) (426.44, 406.28)} 
    NET {} {} {} {} {} {para_extract/n45} {} {0.000} {0.000} {0.090} {0.007} {1.185} {0.210} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.668} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.687} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.990} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.026} {1.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/key_out_reg_5_} {CP}
  ENDPT {ran_seq_gen/key_out_reg_5_} {CN} {DFKCNQD1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key_out_reg_5_} {Q} {DFQD1} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.024}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.037}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.940}
    {} {Slack Time} {0.977}
  END_SLK_CLC
  SLK 0.977
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.977} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.958} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.655} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.012} {0.000} {0.307} {0.474} {0.334} {-0.643} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key_out_reg_5_} {CP} {^} {Q} {^} {} {DFQD1} {0.606} {0.000} {0.238} {} {0.939} {-0.038} {} {2} {(403.48, 345.24) (413.56, 345.80)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream_key_out[5]} {} {0.001} {0.000} {0.238} {0.021} {0.940} {-0.037} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.669} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.689} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.992} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.306} {0.474} {0.024} {1.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/mu_reg_7_} {CP}
  ENDPT {para_extract/mu_reg_7_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/mu_reg_7_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.033}
    {+} {Hold} {0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.217}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.195}
    {} {Slack Time} {0.978}
  END_SLK_CLC
  SLK 0.978
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.978} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.959} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.656} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.341} {-0.637} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/mu_reg_7_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.633} {0.000} {0.130} {} {0.973} {-0.005} {} {2} {(449.96, 415.80) (437.08, 416.92)} 
    NET {} {} {} {} {} {mu[7]} {} {0.000} {0.000} {0.130} {0.014} {0.974} {-0.004} {} {} {} 
    INST {para_extract/U19} {A1} {v} {Z} {v} {} {AO22D1} {0.221} {0.000} {0.098} {} {1.195} {0.216} {} {1} {(442.68, 410.20) (439.88, 409.08)} 
    NET {} {} {} {} {} {para_extract/n47} {} {0.000} {0.000} {0.098} {0.008} {1.195} {0.217} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.670} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.690} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.992} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.311} {0.474} {0.033} {1.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/keystream/key2_reg_7_} {CP}
  ENDPT {ran_seq_gen/keystream/key2_reg_7_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key2_reg_7_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.033}
    {+} {Hold} {0.173}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.206}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.184}
    {} {Slack Time} {0.979}
  END_SLK_CLC
  SLK 0.979
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.979} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.959} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.657} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.341} {-0.638} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key2_reg_7_} {CP} {^} {Q} {v} {} {DFQD1} {0.628} {0.000} {0.123} {} {0.968} {-0.010} {} {2} {(417.48, 274.68) (427.56, 275.24)} 
    NET {} {} {} {} {} {ran_seq_gen/key2[7]} {} {0.000} {0.000} {0.123} {0.013} {0.969} {-0.010} {} {} {} 
    INST {ran_seq_gen/keystream/U11} {A1} {v} {Z} {v} {} {AO22D1} {0.216} {0.000} {0.094} {} {1.184} {0.205} {} {1} {(420.28, 279.16) (423.08, 278.04)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n30} {} {0.000} {0.000} {0.094} {0.007} {1.184} {0.206} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.671} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.690} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.993} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.033} {1.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/tent_core/done3_reg} {CP}
  ENDPT {ran_seq_gen/tent_core/done3_reg} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/tent_core/start_reg} {Q} {DFKCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.010}
    {+} {Hold} {0.169}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.179}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.159}
    {} {Slack Time} {0.980}
  END_SLK_CLC
  SLK 0.980
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.980} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-0.964} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.671} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.013} {0.000} {0.296} {0.450} {0.322} {-0.658} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/tent_core/start_reg} {CP} {^} {Q} {v} {} {DFKCNQD1} {0.595} {0.000} {0.106} {} {0.917} {-0.063} {} {1} {(399.00, 315.00) (409.64, 315.56)} 
    NET {} {} {} {} {} {ran_seq_gen/tent_core/start} {} {0.000} {0.000} {0.106} {0.010} {0.917} {-0.063} {} {} {} 
    INST {ran_seq_gen/tent_core/U72} {A3} {v} {ZN} {^} {} {ND3D1} {0.153} {0.000} {0.182} {} {1.069} {0.090} {} {1} {(408.52, 304.36) (405.72, 306.04)} 
    NET {} {} {} {} {} {ran_seq_gen/tent_core/n64} {} {0.000} {0.000} {0.182} {0.009} {1.070} {0.090} {} {} {} 
    INST {ran_seq_gen/tent_core/U8} {I} {^} {ZN} {v} {} {INVD1} {0.089} {0.000} {0.091} {} {1.159} {0.179} {} {1} {(407.96, 299.32) (406.84, 297.64)} 
    NET {} {} {} {} {} {ran_seq_gen/tent_core/n39} {} {0.000} {0.000} {0.091} {0.007} {1.159} {0.179} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.672} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.688} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {0.981} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.295} {0.450} {0.010} {0.990} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/plaintext_out_reg_0_} {CP}
  ENDPT {para_extract/plaintext_out_reg_0_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/plaintext_out_reg_0_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.033}
    {+} {Hold} {0.185}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.218}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.200}
    {} {Slack Time} {0.983}
  END_SLK_CLC
  SLK 0.983
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.983} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.963} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.661} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.018} {0.000} {0.310} {0.474} {0.340} {-0.643} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/plaintext_out_reg_0_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.643} {0.000} {0.141} {} {0.983} {0.000} {} {2} {(460.04, 399.56) (447.16, 398.44)} 
    NET {} {} {} {} {} {plaintext_in[0]} {} {0.001} {0.000} {0.141} {0.017} {0.984} {0.001} {} {} {} 
    INST {para_extract/U3} {A1} {v} {Z} {v} {} {AO22D1} {0.217} {0.000} {0.090} {} {1.200} {0.217} {} {1} {(460.04, 395.08) (457.24, 396.20)} 
    NET {} {} {} {} {} {para_extract/n35} {} {0.000} {0.000} {0.090} {0.006} {1.200} {0.218} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.675} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.694} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.997} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.018} {0.000} {0.310} {0.474} {0.033} {1.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/keystream/key2_reg_6_} {CP}
  ENDPT {ran_seq_gen/keystream/key2_reg_6_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key2_reg_6_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.033}
    {+} {Hold} {0.173}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.206}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.191}
    {} {Slack Time} {0.985}
  END_SLK_CLC
  SLK 0.985
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.985} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.965} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.663} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.341} {-0.644} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key2_reg_6_} {CP} {^} {Q} {v} {} {DFQD1} {0.635} {0.000} {0.132} {} {0.976} {-0.009} {} {2} {(416.36, 268.52) (426.44, 267.96)} 
    NET {} {} {} {} {} {ran_seq_gen/key2[6]} {} {0.000} {0.000} {0.132} {0.015} {0.976} {-0.008} {} {} {} 
    INST {ran_seq_gen/keystream/U10} {A1} {v} {Z} {v} {} {AO22D1} {0.215} {0.000} {0.090} {} {1.191} {0.206} {} {1} {(417.48, 264.04) (420.28, 265.16)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n29} {} {0.000} {0.000} {0.090} {0.006} {1.191} {0.206} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.677} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.696} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {0.999} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.033} {1.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/mu_reg_2_} {CP}
  ENDPT {para_extract/mu_reg_2_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/mu_reg_2_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.034}
    {+} {Hold} {0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.218}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.208}
    {} {Slack Time} {0.990}
  END_SLK_CLC
  SLK 0.990
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.990} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.971} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.668} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.020} {0.000} {0.310} {0.474} {0.342} {-0.648} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/mu_reg_2_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.644} {0.000} {0.146} {} {0.986} {-0.004} {} {2} {(463.96, 476.28) (451.08, 477.40)} 
    NET {} {} {} {} {} {mu[2]} {} {0.000} {0.000} {0.146} {0.017} {0.986} {-0.004} {} {} {} 
    INST {para_extract/U24} {A1} {v} {Z} {v} {} {AO22D1} {0.222} {0.000} {0.095} {} {1.208} {0.218} {} {1} {(452.76, 470.68) (455.56, 469.56)} 
    NET {} {} {} {} {} {para_extract/n52} {} {0.000} {0.000} {0.095} {0.007} {1.208} {0.218} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.682} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.702} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.004} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.020} {0.000} {0.311} {0.474} {0.034} {1.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/temp_reg_5_} {CP}
  ENDPT {para_extract/temp_reg_5_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/temp_reg_5_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.033}
    {+} {Hold} {0.173}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.206}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.198}
    {} {Slack Time} {0.992}
  END_SLK_CLC
  SLK 0.992
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.992} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.973} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.670} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.341} {-0.651} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/temp_reg_5_} {CP} {^} {Q} {v} {} {DFQD1} {0.638} {0.000} {0.137} {} {0.980} {-0.013} {} {3} {(465.64, 429.80) (455.56, 429.24)} 
    NET {} {} {} {} {} {para_extract/temp[5]} {} {0.000} {0.000} {0.137} {0.016} {0.980} {-0.012} {} {} {} 
    INST {para_extract/U35} {A1} {v} {Z} {v} {} {AO22D1} {0.218} {0.000} {0.093} {} {1.198} {0.206} {} {1} {(462.28, 435.40) (459.48, 436.52)} 
    NET {} {} {} {} {} {para_extract/n60} {} {0.000} {0.000} {0.093} {0.007} {1.198} {0.206} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.684} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.704} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.006} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.311} {0.474} {0.033} {1.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/keystream/key2_reg_5_} {CP}
  ENDPT {ran_seq_gen/keystream/key2_reg_5_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key2_reg_5_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.033}
    {+} {Hold} {0.173}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.206}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.201}
    {} {Slack Time} {0.995}
  END_SLK_CLC
  SLK 0.995
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.995} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.975} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.672} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.341} {-0.654} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key2_reg_5_} {CP} {^} {Q} {v} {} {DFQD1} {0.642} {0.000} {0.144} {} {0.983} {-0.012} {} {2} {(430.36, 268.52) (440.44, 267.96)} 
    NET {} {} {} {} {} {ran_seq_gen/key2[5]} {} {0.000} {0.000} {0.144} {0.016} {0.983} {-0.011} {} {} {} 
    INST {ran_seq_gen/keystream/U9} {A1} {v} {Z} {v} {} {AO22D1} {0.218} {0.000} {0.091} {} {1.201} {0.206} {} {1} {(435.40, 264.04) (432.60, 265.16)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n28} {} {0.000} {0.000} {0.091} {0.006} {1.201} {0.206} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.687} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.706} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.009} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.033} {1.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/temp_reg_1_} {CP}
  ENDPT {para_extract/temp_reg_1_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/temp_reg_1_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.034}
    {+} {Hold} {0.173}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.207}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.201}
    {} {Slack Time} {0.995}
  END_SLK_CLC
  SLK 0.995
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.995} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.975} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.673} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.341} {-0.654} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/temp_reg_1_} {CP} {^} {Q} {v} {} {DFQD1} {0.641} {0.000} {0.141} {} {0.983} {-0.012} {} {3} {(477.96, 470.12) (467.88, 469.56)} 
    NET {} {} {} {} {} {para_extract/temp[1]} {} {0.000} {0.000} {0.141} {0.016} {0.983} {-0.012} {} {} {} 
    INST {para_extract/U28} {A1} {v} {Z} {v} {} {AO22D1} {0.218} {0.000} {0.092} {} {1.201} {0.206} {} {1} {(474.60, 465.64) (477.40, 466.76)} 
    NET {} {} {} {} {} {para_extract/n56} {} {0.000} {0.000} {0.092} {0.007} {1.201} {0.207} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.687} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.706} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.009} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.311} {0.474} {0.034} {1.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/keystream/key2_reg_0_} {CP}
  ENDPT {ran_seq_gen/keystream/key2_reg_0_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key2_reg_0_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.031}
    {+} {Hold} {0.169}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.201}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.196}
    {} {Slack Time} {0.995}
  END_SLK_CLC
  SLK 0.995
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.995} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.976} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.673} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.017} {0.000} {0.309} {0.474} {0.339} {-0.656} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key2_reg_0_} {CP} {^} {Q} {v} {} {DFQD1} {0.627} {0.000} {0.122} {} {0.966} {-0.029} {} {2} {(448.28, 308.84) (458.36, 308.28)} 
    NET {} {} {} {} {} {ran_seq_gen/key2[0]} {} {0.000} {0.000} {0.122} {0.013} {0.967} {-0.028} {} {} {} 
    INST {ran_seq_gen/keystream/U4} {A1} {v} {Z} {v} {} {AO22D1} {0.229} {0.000} {0.110} {} {1.196} {0.200} {} {1} {(445.48, 304.36) (448.28, 305.48)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n23} {} {0.000} {0.000} {0.110} {0.010} {1.196} {0.201} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.687} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.707} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.009} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.017} {0.000} {0.310} {0.474} {0.031} {1.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/keystream/key_out_reg_3_} {CP}
  ENDPT {ran_seq_gen/keystream/key_out_reg_3_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key_out_reg_3_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Hold} {0.171}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.196}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.194}
    {} {Slack Time} {0.998}
  END_SLK_CLC
  SLK 0.998
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-0.998} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.979} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.676} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.334} {-0.665} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key_out_reg_3_} {CP} {^} {Q} {v} {} {DFQD1} {0.636} {0.000} {0.135} {} {0.970} {-0.028} {} {2} {(415.24, 355.32) (425.32, 355.88)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream_key_out[3]} {} {0.000} {0.000} {0.135} {0.015} {0.970} {-0.028} {} {} {} 
    INST {ran_seq_gen/keystream/U27} {A1} {v} {Z} {v} {} {AO22D1} {0.224} {0.000} {0.100} {} {1.194} {0.196} {} {1} {(423.08, 344.68) (420.28, 345.80)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n42} {} {0.000} {0.000} {0.100} {0.008} {1.194} {0.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.690} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.710} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.012} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.026} {1.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/keystream/key_out_reg_7_} {CP}
  ENDPT {ran_seq_gen/keystream/key_out_reg_7_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key_out_reg_7_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Hold} {0.172}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.198}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.200}
    {} {Slack Time} {1.001}
  END_SLK_CLC
  SLK 1.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.001} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.982} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.679} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.012} {0.000} {0.307} {0.474} {0.334} {-0.667} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key_out_reg_7_} {CP} {^} {Q} {v} {} {DFQD1} {0.646} {0.000} {0.148} {} {0.980} {-0.022} {} {2} {(411.88, 339.08) (421.96, 338.52)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream_key_out[7]} {} {0.000} {0.000} {0.148} {0.017} {0.980} {-0.022} {} {} {} 
    INST {ran_seq_gen/keystream/U31} {A1} {v} {Z} {v} {} {AO22D1} {0.220} {0.000} {0.092} {} {1.200} {0.198} {} {1} {(419.72, 334.60) (416.92, 335.72)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n46} {} {0.000} {0.000} {0.092} {0.007} {1.200} {0.198} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.693} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.713} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.016} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.012} {0.000} {0.307} {0.474} {0.026} {1.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/keystream/flag1_reg} {CP}
  ENDPT {ran_seq_gen/keystream/flag1_reg} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/flag1_reg} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.033}
    {+} {Hold} {0.166}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.199}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.201}
    {} {Slack Time} {1.002}
  END_SLK_CLC
  SLK 1.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.002} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.983} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.680} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.018} {0.000} {0.310} {0.474} {0.340} {-0.662} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/flag1_reg} {CP} {^} {Q} {v} {} {DFQD1} {0.632} {0.000} {0.129} {} {0.973} {-0.029} {} {2} {(426.44, 284.76) (416.36, 285.32)} 
    NET {} {} {} {} {} {ran_seq_gen/flag1} {} {0.000} {0.000} {0.129} {0.013} {0.973} {-0.029} {} {} {} 
    INST {ran_seq_gen/keystream/U48} {A1} {v} {ZN} {^} {} {ND2D1} {0.107} {0.000} {0.118} {} {1.080} {0.078} {} {1} {(419.72, 288.68) (419.16, 287.56)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n14} {} {0.000} {0.000} {0.118} {0.007} {1.080} {0.078} {} {} {} 
    INST {ran_seq_gen/keystream/U47} {B} {^} {ZN} {v} {} {OAI31D1} {0.120} {0.000} {0.128} {} {1.201} {0.199} {} {1} {(419.16, 294.28) (422.52, 295.40)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n35} {} {0.000} {0.000} {0.128} {0.008} {1.201} {0.199} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.694} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.713} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.016} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.018} {0.000} {0.310} {0.474} {0.033} {1.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/mu_reg_1_} {CP}
  ENDPT {para_extract/mu_reg_1_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/mu_reg_1_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.034}
    {+} {Hold} {0.180}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.214}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.217}
    {} {Slack Time} {1.003}
  END_SLK_CLC
  SLK 1.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.003} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.983} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.680} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.020} {0.000} {0.310} {0.474} {0.342} {-0.661} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/mu_reg_1_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.637} {0.000} {0.135} {} {0.978} {-0.024} {} {2} {(448.28, 476.28) (435.40, 477.40)} 
    NET {} {} {} {} {} {mu[1]} {} {0.000} {0.000} {0.135} {0.015} {0.979} {-0.024} {} {} {} 
    INST {para_extract/U25} {A1} {v} {Z} {v} {} {AO22D1} {0.238} {0.000} {0.117} {} {1.216} {0.214} {} {1} {(443.80, 465.64) (446.60, 466.76)} 
    NET {} {} {} {} {} {para_extract/n53} {} {0.000} {0.000} {0.117} {0.011} {1.217} {0.214} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.695} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.714} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.017} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.020} {0.000} {0.311} {0.474} {0.034} {1.036} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/mu_reg_0_} {CP}
  ENDPT {para_extract/mu_reg_0_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/mu_reg_0_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.034}
    {+} {Hold} {0.183}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.217}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.220}
    {} {Slack Time} {1.003}
  END_SLK_CLC
  SLK 1.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.003} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.984} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.681} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.020} {0.000} {0.310} {0.474} {0.342} {-0.661} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/mu_reg_0_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.647} {0.000} {0.150} {} {0.989} {-0.014} {} {2} {(446.04, 470.12) (433.16, 469.00)} 
    NET {} {} {} {} {} {mu[0]} {} {0.000} {0.000} {0.150} {0.018} {0.989} {-0.014} {} {} {} 
    INST {para_extract/U26} {A1} {v} {Z} {v} {} {AO22D1} {0.230} {0.000} {0.104} {} {1.219} {0.216} {} {1} {(434.28, 465.64) (437.08, 466.76)} 
    NET {} {} {} {} {} {para_extract/n54} {} {0.000} {0.000} {0.104} {0.009} {1.220} {0.217} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.695} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.715} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.017} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.020} {0.000} {0.311} {0.474} {0.034} {1.037} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/keystream/key_out_reg_1_} {CP}
  ENDPT {ran_seq_gen/keystream/key_out_reg_1_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key_out_reg_1_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Hold} {0.171}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.196}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.202}
    {} {Slack Time} {1.006}
  END_SLK_CLC
  SLK 1.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.006} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.987} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.684} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.334} {-0.673} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key_out_reg_1_} {CP} {^} {Q} {v} {} {DFQD1} {0.643} {0.000} {0.144} {} {0.976} {-0.030} {} {2} {(415.80, 359.24) (425.88, 358.68)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream_key_out[1]} {} {0.000} {0.000} {0.144} {0.017} {0.977} {-0.029} {} {} {} 
    INST {ran_seq_gen/keystream/U25} {A1} {v} {Z} {v} {} {AO22D1} {0.226} {0.000} {0.100} {} {1.202} {0.196} {} {1} {(420.84, 349.72) (418.04, 348.60)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n40} {} {0.000} {0.000} {0.100} {0.008} {1.202} {0.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.698} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.718} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.020} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.026} {1.032} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/keystream/key_out_reg_2_} {CP}
  ENDPT {ran_seq_gen/keystream/key_out_reg_2_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key_out_reg_2_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.024}
    {+} {Hold} {0.170}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.193}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.200}
    {} {Slack Time} {1.007}
  END_SLK_CLC
  SLK 1.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.007} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.988} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.685} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.306} {0.474} {0.331} {-0.676} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key_out_reg_2_} {CP} {^} {Q} {v} {} {DFQD1} {0.639} {0.000} {0.140} {} {0.971} {-0.036} {} {2} {(439.32, 355.32) (429.24, 355.88)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream_key_out[2]} {} {0.000} {0.000} {0.140} {0.016} {0.971} {-0.036} {} {} {} 
    INST {ran_seq_gen/keystream/U26} {A1} {v} {Z} {v} {} {AO22D1} {0.229} {0.000} {0.105} {} {1.200} {0.193} {} {1} {(429.24, 339.64) (432.04, 338.52)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n41} {} {0.000} {0.000} {0.105} {0.009} {1.200} {0.193} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.699} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.719} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.021} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.306} {0.474} {0.024} {1.031} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/keystream/done_reg} {CP}
  ENDPT {ran_seq_gen/keystream/done_reg} {D} {DFQD1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/done_reg} {Q} {DFQD1} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.024}
    {+} {Hold} {0.099}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.123}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.132}
    {} {Slack Time} {1.009}
  END_SLK_CLC
  SLK 1.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.009} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.990} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.687} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.010} {0.000} {0.306} {0.474} {0.332} {-0.677} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/done_reg} {CP} {^} {Q} {^} {} {DFQD1} {0.570} {0.000} {0.176} {} {0.901} {-0.108} {} {2} {(429.24, 349.16) (439.32, 348.60)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream_done} {} {0.000} {0.000} {0.176} {0.014} {0.902} {-0.107} {} {} {} 
    INST {ran_seq_gen/keystream/U23} {A1} {^} {Z} {^} {} {AO21D1} {0.230} {0.000} {0.122} {} {1.132} {0.123} {} {1} {(432.60, 345.24) (435.40, 345.80)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n38} {} {0.000} {0.000} {0.122} {0.007} {1.132} {0.123} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.701} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.720} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.023} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.010} {0.000} {0.307} {0.474} {0.024} {1.033} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/keystream/key2_reg_4_} {CP}
  ENDPT {ran_seq_gen/keystream/key2_reg_4_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key2_reg_4_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.033}
    {+} {Hold} {0.173}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.206}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.215}
    {} {Slack Time} {1.009}
  END_SLK_CLC
  SLK 1.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.009} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.990} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.687} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.341} {-0.669} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key2_reg_4_} {CP} {^} {Q} {v} {} {DFQD1} {0.653} {0.000} {0.162} {} {0.994} {-0.015} {} {3} {(441.00, 274.68) (451.08, 275.24)} 
    NET {} {} {} {} {} {ran_seq_gen/key2[4]} {} {0.000} {0.000} {0.163} {0.019} {0.994} {-0.015} {} {} {} 
    INST {ran_seq_gen/keystream/U8} {A1} {v} {Z} {v} {} {AO22D1} {0.221} {0.000} {0.090} {} {1.215} {0.206} {} {1} {(447.16, 269.08) (444.36, 267.96)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n27} {} {0.000} {0.000} {0.090} {0.006} {1.215} {0.206} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.701} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.721} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.024} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.033} {1.042} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/keystream/key_out_reg_0_} {CP}
  ENDPT {ran_seq_gen/keystream/key_out_reg_0_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key_out_reg_0_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.025}
    {+} {Hold} {0.169}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.210}
    {} {Slack Time} {1.016}
  END_SLK_CLC
  SLK 1.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.016} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.996} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.693} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.333} {-0.682} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key_out_reg_0_} {CP} {^} {Q} {v} {} {DFQD1} {0.643} {0.000} {0.145} {} {0.976} {-0.039} {} {2} {(419.72, 365.40) (409.64, 365.96)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream_key_out[0]} {} {0.001} {0.000} {0.145} {0.017} {0.977} {-0.039} {} {} {} 
    INST {ran_seq_gen/keystream/U24} {A1} {v} {Z} {v} {} {AO22D1} {0.233} {0.000} {0.108} {} {1.210} {0.194} {} {1} {(407.40, 354.76) (410.20, 355.88)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n39} {} {0.000} {0.000} {0.108} {0.009} {1.210} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.708} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.727} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.030} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.025} {1.041} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/k_reg_3_} {CP}
  ENDPT {para_extract/k_reg_3_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/k_reg_3_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.033}
    {+} {Hold} {0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.217}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.233}
    {} {Slack Time} {1.016}
  END_SLK_CLC
  SLK 1.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.016} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.996} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.694} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.341} {-0.675} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/k_reg_3_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.627} {0.000} {0.124} {} {0.968} {-0.047} {} {2} {(444.92, 258.44) (457.80, 257.32)} 
    NET {} {} {} {} {} {k[3]} {} {0.000} {0.000} {0.124} {0.013} {0.968} {-0.047} {} {} {} 
    INST {para_extract/U46} {B1} {v} {Z} {v} {} {AO22D1} {0.264} {0.000} {0.093} {} {1.233} {0.217} {} {1} {(455.56, 264.04) (451.64, 265.16)} 
    NET {} {} {} {} {} {para_extract/n66} {} {0.000} {0.000} {0.093} {0.007} {1.233} {0.217} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.708} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.727} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.030} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.033} {1.049} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/k_reg_6_} {CP}
  ENDPT {para_extract/k_reg_6_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/k_reg_6_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.018}
    {+} {Hold} {0.182}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.201}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.217}
    {} {Slack Time} {1.016}
  END_SLK_CLC
  SLK 1.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.016} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.000} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.707} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.017} {0.000} {0.298} {0.450} {0.326} {-0.690} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/k_reg_6_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.628} {0.000} {0.128} {} {0.954} {-0.062} {} {2} {(399.56, 268.52) (412.44, 267.40)} 
    NET {} {} {} {} {} {k[6]} {} {0.000} {0.000} {0.128} {0.014} {0.955} {-0.061} {} {} {} 
    INST {para_extract/U49} {B1} {v} {Z} {v} {} {AO22D1} {0.262} {0.000} {0.090} {} {1.217} {0.201} {} {1} {(406.28, 264.04) (402.36, 265.16)} 
    NET {} {} {} {} {} {para_extract/n69} {} {0.000} {0.000} {0.090} {0.006} {1.217} {0.201} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.708} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.724} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.018} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.017} {0.000} {0.299} {0.450} {0.018} {1.035} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/keystream/key2_reg_3_} {CP}
  ENDPT {ran_seq_gen/keystream/key2_reg_3_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key2_reg_3_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.030}
    {+} {Hold} {0.171}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.201}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.218}
    {} {Slack Time} {1.017}
  END_SLK_CLC
  SLK 1.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.017} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-0.997} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.694} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.015} {0.000} {0.309} {0.474} {0.337} {-0.679} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key2_reg_3_} {CP} {^} {Q} {v} {} {DFQD1} {0.652} {0.000} {0.160} {} {0.989} {-0.028} {} {3} {(477.96, 268.52) (467.88, 267.96)} 
    NET {} {} {} {} {} {ran_seq_gen/key2[3]} {} {0.001} {0.000} {0.160} {0.019} {0.990} {-0.027} {} {} {} 
    INST {ran_seq_gen/keystream/U7} {A1} {v} {Z} {v} {} {AO22D1} {0.228} {0.000} {0.098} {} {1.217} {0.201} {} {1} {(460.60, 269.08) (463.40, 267.96)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n26} {} {0.000} {0.000} {0.098} {0.008} {1.218} {0.201} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.709} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.728} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.031} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.015} {0.000} {0.309} {0.474} {0.030} {1.046} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/y0_reg_0_} {CP}
  ENDPT {para_extract/y0_reg_0_} {D} {DFCND1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/y0_reg_0_} {QN} {DFCND1} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.019}
    {+} {Hold} {0.175}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.193}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.215}
    {} {Slack Time} {1.021}
  END_SLK_CLC
  SLK 1.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.021} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.005} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.712} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.017} {0.000} {0.299} {0.450} {0.327} {-0.695} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/y0_reg_0_} {CP} {^} {QN} {^} {} {DFCND1} {0.738} {0.000} {0.102} {} {1.064} {0.043} {} {3} {(377.72, 254.52) (363.72, 255.64)} 
    NET {} {} {} {} {} {para_extract/n100} {} {0.000} {0.000} {0.102} {0.005} {1.064} {0.043} {} {} {} 
    INST {para_extract/U87} {A2} {^} {ZN} {v} {} {OAI21D1} {0.150} {0.000} {0.135} {} {1.214} {0.193} {} {1} {(359.80, 253.96) (358.68, 255.08)} 
    NET {} {} {} {} {} {para_extract/n87} {} {0.000} {0.000} {0.135} {0.009} {1.215} {0.193} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.713} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.729} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.023} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.017} {0.000} {0.299} {0.450} {0.019} {1.040} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/y0_reg_8_} {CP}
  ENDPT {para_extract/y0_reg_8_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/y0_reg_8_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.020}
    {+} {Hold} {0.179}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.199}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.224}
    {} {Slack Time} {1.024}
  END_SLK_CLC
  SLK 1.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.024} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.009} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.715} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.019} {0.000} {0.299} {0.450} {0.328} {-0.697} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/y0_reg_8_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.638} {0.000} {0.140} {} {0.966} {-0.059} {} {3} {(364.28, 244.44) (351.40, 245.56)} 
    NET {} {} {} {} {} {key_in_out[8]} {} {0.000} {0.000} {0.140} {0.016} {0.966} {-0.058} {} {} {} 
    INST {para_extract/U57} {A2} {v} {Z} {v} {} {AO22D1} {0.257} {0.000} {0.108} {} {1.223} {0.199} {} {1} {(358.12, 248.92) (359.80, 247.80)} 
    NET {} {} {} {} {} {para_extract/n83} {} {0.000} {0.000} {0.108} {0.009} {1.224} {0.199} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.717} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.732} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.026} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.019} {0.000} {0.299} {0.450} {0.020} {1.044} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  wc
  CHECK_TYPE {Removal Check}
  REF {para_extract/alpha_reg_7_} {CP}
  ENDPT {para_extract/alpha_reg_7_} {CDN} {DFCND1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Removal} {1.044}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {1.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {2.095}
    {} {Slack Time} {1.025}
  END_SLK_CLC
  SLK 1.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.100} {0.743} {2.000} {0.975} {} {87} {(0.00, 0.00) } 
    NET {} {} {} {} {} {rst_n} {} {0.095} {0.000} {0.446} {0.743} {2.095} {1.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.717} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.733} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.026} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.302} {0.450} {0.026} {1.051} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/k_reg_5_} {CP}
  ENDPT {para_extract/k_reg_5_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/k_reg_5_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.034}
    {+} {Hold} {0.185}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.218}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.243}
    {} {Slack Time} {1.025}
  END_SLK_CLC
  SLK 1.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.025} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-1.006} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.703} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.341} {-0.684} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/k_reg_5_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.636} {0.000} {0.135} {} {0.978} {-0.047} {} {2} {(429.24, 258.44) (442.12, 257.32)} 
    NET {} {} {} {} {} {k[5]} {} {0.000} {0.000} {0.135} {0.015} {0.978} {-0.047} {} {} {} 
    INST {para_extract/U48} {B1} {v} {Z} {v} {} {AO22D1} {0.265} {0.000} {0.091} {} {1.243} {0.218} {} {1} {(424.76, 264.04) (428.68, 265.16)} 
    NET {} {} {} {} {} {para_extract/n68} {} {0.000} {0.000} {0.091} {0.007} {1.243} {0.218} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.717} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.736} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.039} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.034} {1.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  wc
  CHECK_TYPE {Removal Check}
  REF {para_extract/alpha_reg_3_} {CP}
  ENDPT {para_extract/alpha_reg_3_} {CDN} {DFCND1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Removal} {1.044}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {1.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {2.095}
    {} {Slack Time} {1.025}
  END_SLK_CLC
  SLK 1.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.100} {0.743} {2.000} {0.975} {} {87} {(0.00, 0.00) } 
    NET {} {} {} {} {} {rst_n} {} {0.095} {0.000} {0.448} {0.743} {2.095} {1.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.717} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.733} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.027} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.302} {0.450} {0.026} {1.051} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/logistic_core/iter_count_reg_6_} {CP}
  ENDPT {ran_seq_gen/logistic_core/iter_count_reg_6_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/logistic_core/iter_count_reg_6_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.033}
    {+} {Hold} {0.173}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.205}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.231}
    {} {Slack Time} {1.026}
  END_SLK_CLC
  SLK 1.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.026} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-1.006} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.703} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.018} {0.000} {0.310} {0.474} {0.340} {-0.685} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/logistic_core/iter_count_reg_6_} {CP} {^} {Q} {v} {} {DFQD1} {0.663} {0.000} {0.174} {} {1.004} {-0.022} {} {4} {(429.80, 284.76) (439.88, 285.32)} 
    NET {} {} {} {} {} {ran_seq_gen/logistic_core/iter_count[6]} {} {0.000} {0.000} {0.174} {0.022} {1.004} {-0.022} {} {} {} 
    INST {ran_seq_gen/logistic_core/U45} {A1} {v} {Z} {v} {} {AO22D1} {0.227} {0.000} {0.093} {} {1.231} {0.205} {} {1} {(433.16, 289.24) (430.36, 288.12)} 
    NET {} {} {} {} {} {ran_seq_gen/logistic_core/n75} {} {0.000} {0.000} {0.093} {0.007} {1.231} {0.205} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.718} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.737} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.040} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.018} {0.000} {0.310} {0.474} {0.033} {1.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/logistic_core/done2_reg} {CP}
  ENDPT {ran_seq_gen/logistic_core/done2_reg} {D} {DFD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/logistic_core/done2_reg} {QN} {DFD1} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.033}
    {+} {Hold} {0.162}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.222}
    {} {Slack Time} {1.027}
  END_SLK_CLC
  SLK 1.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.027} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-1.008} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.705} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.018} {0.000} {0.310} {0.474} {0.340} {-0.687} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/logistic_core/done2_reg} {CP} {^} {QN} {^} {} {DFD1} {0.735} {0.000} {0.118} {} {1.076} {0.048} {} {3} {(416.92, 288.68) (405.16, 287.56)} 
    NET {} {} {} {} {} {ran_seq_gen/logistic_core/n26} {} {0.000} {0.000} {0.118} {0.007} {1.076} {0.048} {} {} {} 
    INST {ran_seq_gen/logistic_core/U87} {B2} {^} {ZN} {v} {} {OAI32D1} {0.145} {0.000} {0.157} {} {1.221} {0.194} {} {1} {(401.80, 294.84) (398.44, 295.96)} 
    NET {} {} {} {} {} {ran_seq_gen/logistic_core/n54} {} {0.000} {0.000} {0.157} {0.011} {1.222} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.719} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.739} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.042} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.018} {0.000} {0.310} {0.474} {0.033} {1.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/keystream/key_out_reg_4_} {CP}
  ENDPT {ran_seq_gen/keystream/key_out_reg_4_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key_out_reg_4_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Hold} {0.169}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.225}
    {} {Slack Time} {1.030}
  END_SLK_CLC
  SLK 1.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.030} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-1.010} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.707} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.334} {-0.696} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key_out_reg_4_} {CP} {^} {Q} {v} {} {DFQD1} {0.655} {0.000} {0.161} {} {0.988} {-0.041} {} {2} {(402.36, 359.24) (412.44, 358.68)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream_key_out[4]} {} {0.001} {0.000} {0.161} {0.020} {0.989} {-0.041} {} {} {} 
    INST {ran_seq_gen/keystream/U28} {A1} {v} {Z} {v} {} {AO22D1} {0.236} {0.000} {0.107} {} {1.224} {0.195} {} {1} {(407.96, 349.72) (405.16, 348.60)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n43} {} {0.000} {0.000} {0.107} {0.009} {1.225} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.722} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.741} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.044} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.026} {1.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  wc
  CHECK_TYPE {Removal Check}
  REF {para_extract/alpha_reg_1_} {CP}
  ENDPT {para_extract/alpha_reg_1_} {CDN} {DFCND1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Removal} {1.047}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {1.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {2.106}
    {} {Slack Time} {1.032}
  END_SLK_CLC
  SLK 1.032
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.100} {0.743} {2.000} {0.968} {} {87} {(0.00, 0.00) } 
    NET {} {} {} {} {} {rst_n} {} {0.106} {0.000} {0.465} {0.743} {2.106} {1.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.725} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.740} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.034} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.302} {0.450} {0.026} {1.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  wc
  CHECK_TYPE {Removal Check}
  REF {para_extract/alpha_reg_8_} {CP}
  ENDPT {para_extract/alpha_reg_8_} {CDN} {DFCND1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Removal} {1.048}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {1.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {2.106}
    {} {Slack Time} {1.032}
  END_SLK_CLC
  SLK 1.032
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.100} {0.743} {2.000} {0.968} {} {87} {(0.00, 0.00) } 
    NET {} {} {} {} {} {rst_n} {} {0.106} {0.000} {0.467} {0.743} {2.106} {1.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.725} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.740} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.034} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.302} {0.450} {0.026} {1.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/tent50_core/key1_reg_3_} {CP}
  ENDPT {ran_seq_gen/tent50_core/key1_reg_3_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/tent50_core/key1_reg_3_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.025}
    {+} {Hold} {0.159}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.184}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.217}
    {} {Slack Time} {1.033}
  END_SLK_CLC
  SLK 1.033
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.033} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.017} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.724} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.301} {0.450} {0.333} {-0.700} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/tent50_core/key1_reg_3_} {CP} {^} {Q} {v} {} {DFQD1} {0.630} {0.000} {0.129} {} {0.963} {-0.070} {} {2} {(306.04, 274.68) (316.12, 275.24)} 
    NET {} {} {} {} {} {ran_seq_gen/key1[3]} {} {0.000} {0.000} {0.129} {0.014} {0.963} {-0.069} {} {} {} 
    INST {ran_seq_gen/tent50_core/U25} {B1} {v} {ZN} {v} {} {MOAI22D0} {0.253} {0.000} {0.155} {} {1.217} {0.184} {} {1} {(312.20, 269.08) (309.40, 270.20)} 
    NET {} {} {} {} {} {ran_seq_gen/tent50_core/n97} {} {0.000} {0.000} {0.156} {0.006} {1.217} {0.184} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.725} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.741} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.034} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.301} {0.450} {0.025} {1.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  wc
  CHECK_TYPE {Removal Check}
  REF {para_extract/alpha_reg_2_} {CP}
  ENDPT {para_extract/alpha_reg_2_} {CDN} {DFCND1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.025}
    {+} {Removal} {1.047}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {1.072}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {2.106}
    {} {Slack Time} {1.033}
  END_SLK_CLC
  SLK 1.033
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.100} {0.743} {2.000} {0.967} {} {87} {(0.00, 0.00) } 
    NET {} {} {} {} {} {rst_n} {} {0.106} {0.000} {0.465} {0.743} {2.106} {1.072} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.726} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.741} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.035} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.302} {0.450} {0.025} {1.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  wc
  CHECK_TYPE {Removal Check}
  REF {para_extract/alpha_reg_9_} {CP}
  ENDPT {para_extract/alpha_reg_9_} {CDN} {DFCND1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Removal} {1.048}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {1.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {2.108}
    {} {Slack Time} {1.034}
  END_SLK_CLC
  SLK 1.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.100} {0.743} {2.000} {0.966} {} {87} {(0.00, 0.00) } 
    NET {} {} {} {} {} {rst_n} {} {0.108} {0.000} {0.472} {0.743} {2.108} {1.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.726} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.742} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.035} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.302} {0.450} {0.026} {1.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  wc
  CHECK_TYPE {Removal Check}
  REF {para_extract/alpha_reg_5_} {CP}
  ENDPT {para_extract/alpha_reg_5_} {CDN} {DFCNQD1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Removal} {1.045}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {1.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {2.106}
    {} {Slack Time} {1.035}
  END_SLK_CLC
  SLK 1.035
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.100} {0.743} {2.000} {0.965} {} {87} {(0.00, 0.00) } 
    NET {} {} {} {} {} {rst_n} {} {0.106} {0.000} {0.465} {0.743} {2.106} {1.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.727} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.743} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.036} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.302} {0.450} {0.026} {1.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  wc
  CHECK_TYPE {Removal Check}
  REF {para_extract/alpha_reg_4_} {CP}
  ENDPT {para_extract/alpha_reg_4_} {CDN} {DFCNQD1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.025}
    {+} {Removal} {1.045}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {1.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {2.106}
    {} {Slack Time} {1.035}
  END_SLK_CLC
  SLK 1.035
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.100} {0.743} {2.000} {0.965} {} {87} {(0.00, 0.00) } 
    NET {} {} {} {} {} {rst_n} {} {0.106} {0.000} {0.465} {0.743} {2.106} {1.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.727} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.743} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.037} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.302} {0.450} {0.025} {1.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  wc
  CHECK_TYPE {Removal Check}
  REF {para_extract/alpha_reg_6_} {CP}
  ENDPT {para_extract/alpha_reg_6_} {CDN} {DFCNQD1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.025}
    {+} {Removal} {1.045}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {1.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {2.106}
    {} {Slack Time} {1.035}
  END_SLK_CLC
  SLK 1.035
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.100} {0.743} {2.000} {0.965} {} {87} {(0.00, 0.00) } 
    NET {} {} {} {} {} {rst_n} {} {0.106} {0.000} {0.465} {0.743} {2.106} {1.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.727} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.743} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.037} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.302} {0.450} {0.025} {1.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/k_reg_1_} {CP}
  ENDPT {para_extract/k_reg_1_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/k_reg_1_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.030}
    {+} {Hold} {0.183}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.214}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.249}
    {} {Slack Time} {1.035}
  END_SLK_CLC
  SLK 1.035
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.035} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-1.016} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.713} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.016} {0.000} {0.309} {0.474} {0.338} {-0.697} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/k_reg_1_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.639} {0.000} {0.139} {} {0.977} {-0.059} {} {2} {(451.08, 325.08) (463.96, 326.20)} 
    NET {} {} {} {} {} {k[1]} {} {0.001} {0.000} {0.139} {0.016} {0.977} {-0.058} {} {} {} 
    INST {para_extract/U44} {B1} {v} {Z} {v} {} {AO22D1} {0.272} {0.000} {0.098} {} {1.249} {0.214} {} {1} {(457.80, 314.44) (453.88, 315.56)} 
    NET {} {} {} {} {} {para_extract/n64} {} {0.000} {0.000} {0.098} {0.008} {1.249} {0.214} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.728} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.747} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.050} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.016} {0.000} {0.310} {0.474} {0.030} {1.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/alpha_reg_2_} {CP}
  ENDPT {para_extract/alpha_reg_2_} {D} {DFCND1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/alpha_reg_2_} {QN} {DFCND1} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.025}
    {+} {Hold} {0.178}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.241}
    {} {Slack Time} {1.037}
  END_SLK_CLC
  SLK 1.037
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.037} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.021} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.728} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.301} {0.450} {0.333} {-0.704} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/alpha_reg_2_} {CP} {^} {QN} {^} {} {DFCND1} {0.773} {0.000} {0.162} {} {1.106} {0.069} {} {3} {(303.24, 264.60) (317.24, 265.72)} 
    NET {} {} {} {} {} {para_extract/n77} {} {0.000} {0.000} {0.162} {0.012} {1.107} {0.069} {} {} {} 
    INST {para_extract/U78} {A1} {^} {ZN} {v} {} {MOAI22D1} {0.134} {0.000} {0.118} {} {1.241} {0.203} {} {1} {(308.84, 258.44) (308.84, 260.12)} 
    NET {} {} {} {} {} {para_extract/n96} {} {0.000} {0.000} {0.118} {0.007} {1.241} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.729} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.745} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.039} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.302} {0.450} {0.025} {1.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/y0_reg_7_} {CP}
  ENDPT {para_extract/y0_reg_7_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/y0_reg_7_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.020}
    {+} {Hold} {0.178}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.198}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.236}
    {} {Slack Time} {1.038}
  END_SLK_CLC
  SLK 1.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.038} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.022} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.729} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.019} {0.000} {0.299} {0.450} {0.328} {-0.710} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/y0_reg_7_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.644} {0.000} {0.148} {} {0.972} {-0.066} {} {3} {(361.48, 238.28) (348.60, 237.16)} 
    NET {} {} {} {} {} {key_in_out[7]} {} {0.000} {0.000} {0.148} {0.017} {0.972} {-0.066} {} {} {} 
    INST {para_extract/U56} {A2} {v} {Z} {v} {} {AO22D1} {0.264} {0.000} {0.113} {} {1.236} {0.198} {} {1} {(344.12, 248.92) (345.80, 247.80)} 
    NET {} {} {} {} {} {para_extract/n82} {} {0.000} {0.000} {0.113} {0.010} {1.236} {0.198} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.730} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.746} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.039} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.019} {0.000} {0.299} {0.450} {0.020} {1.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/y0_reg_9_} {CP}
  ENDPT {para_extract/y0_reg_9_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/y0_reg_9_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.025}
    {+} {Hold} {0.180}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.205}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.245}
    {} {Slack Time} {1.040}
  END_SLK_CLC
  SLK 1.040
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.040} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.025} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.731} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.301} {0.450} {0.333} {-0.708} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/y0_reg_9_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.652} {0.000} {0.160} {} {0.985} {-0.056} {} {3} {(334.60, 254.52) (347.48, 255.64)} 
    NET {} {} {} {} {} {key_in_out[9]} {} {0.000} {0.000} {0.160} {0.020} {0.985} {-0.055} {} {} {} 
    INST {para_extract/U58} {A2} {v} {Z} {v} {} {AO22D1} {0.260} {0.000} {0.106} {} {1.245} {0.205} {} {1} {(349.72, 259.00) (348.04, 257.88)} 
    NET {} {} {} {} {} {para_extract/n84} {} {0.000} {0.000} {0.106} {0.009} {1.245} {0.205} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.733} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.748} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.042} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.301} {0.450} {0.025} {1.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/tent50_core/key1_reg_2_} {CP}
  ENDPT {ran_seq_gen/tent50_core/key1_reg_2_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/tent50_core/key1_reg_2_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.024}
    {+} {Hold} {0.155}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.179}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.221}
    {} {Slack Time} {1.042}
  END_SLK_CLC
  SLK 1.042
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.042} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.026} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.733} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.023} {0.000} {0.301} {0.450} {0.332} {-0.710} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/tent50_core/key1_reg_2_} {CP} {^} {Q} {v} {} {DFQD1} {0.626} {0.000} {0.123} {} {0.957} {-0.085} {} {2} {(318.92, 278.60) (308.84, 278.04)} 
    NET {} {} {} {} {} {ran_seq_gen/key1[2]} {} {0.000} {0.000} {0.123} {0.013} {0.958} {-0.084} {} {} {} 
    INST {ran_seq_gen/tent50_core/U26} {B1} {v} {ZN} {v} {} {MOAI22D0} {0.263} {0.000} {0.174} {} {1.221} {0.179} {} {1} {(315.00, 269.08) (317.80, 270.20)} 
    NET {} {} {} {} {} {ran_seq_gen/tent50_core/n96} {} {0.000} {0.000} {0.174} {0.008} {1.221} {0.179} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.734} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.750} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.043} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.023} {0.000} {0.301} {0.450} {0.024} {1.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/y0_reg_4_} {CP}
  ENDPT {para_extract/y0_reg_4_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/y0_reg_4_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.020}
    {+} {Hold} {0.182}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.202}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.244}
    {} {Slack Time} {1.042}
  END_SLK_CLC
  SLK 1.042
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.042} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.027} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.733} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.019} {0.000} {0.299} {0.450} {0.328} {-0.714} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/y0_reg_4_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.663} {0.000} {0.175} {} {0.991} {-0.052} {} {3} {(377.16, 238.28) (364.28, 237.16)} 
    NET {} {} {} {} {} {key_in_out[4]} {} {0.001} {0.000} {0.175} {0.022} {0.991} {-0.051} {} {} {} 
    INST {para_extract/U53} {A2} {v} {Z} {v} {} {AO22D1} {0.253} {0.000} {0.093} {} {1.244} {0.202} {} {1} {(371.56, 243.88) (373.24, 245.00)} 
    NET {} {} {} {} {} {para_extract/n79} {} {0.000} {0.000} {0.093} {0.007} {1.244} {0.202} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.734} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.750} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.044} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.019} {0.000} {0.299} {0.450} {0.020} {1.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  wc
  CHECK_TYPE {Removal Check}
  REF {para_extract/alpha_reg_10_} {CP}
  ENDPT {para_extract/alpha_reg_10_} {CDN} {DFCNQD1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Removal} {1.049}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {1.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {2.119}
    {} {Slack Time} {1.044}
  END_SLK_CLC
  SLK 1.044
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.100} {0.743} {2.000} {0.956} {} {87} {(0.00, 0.00) } 
    NET {} {} {} {} {} {rst_n} {} {0.119} {0.000} {0.489} {0.743} {2.119} {1.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.736} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.752} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.045} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.302} {0.450} {0.026} {1.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  wc
  CHECK_TYPE {Removal Check}
  REF {para_extract/y0_reg_6_} {CP}
  ENDPT {para_extract/y0_reg_6_} {CDN} {DFCNQD1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.020}
    {+} {Removal} {1.047}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {1.067}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {2.111}
    {} {Slack Time} {1.044}
  END_SLK_CLC
  SLK 1.044
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.100} {0.743} {2.000} {0.956} {} {87} {(0.00, 0.00) } 
    NET {} {} {} {} {} {rst_n} {} {0.111} {0.000} {0.476} {0.743} {2.111} {1.067} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.736} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.752} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.046} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.019} {0.000} {0.299} {0.450} {0.020} {1.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/alpha_reg_9_} {CP}
  ENDPT {para_extract/alpha_reg_9_} {D} {DFCND1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/alpha_reg_9_} {QN} {DFCND1} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Hold} {0.178}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.250}
    {} {Slack Time} {1.046}
  END_SLK_CLC
  SLK 1.046
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.046} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.030} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.737} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.302} {0.450} {0.334} {-0.712} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/alpha_reg_9_} {CP} {^} {QN} {^} {} {DFCND1} {0.782} {0.000} {0.177} {} {1.116} {0.070} {} {7} {(301.00, 238.28) (315.00, 237.16)} 
    NET {} {} {} {} {} {para_extract/n73} {} {0.001} {0.000} {0.177} {0.013} {1.116} {0.070} {} {} {} 
    INST {para_extract/U71} {A1} {^} {ZN} {v} {} {MOAI22D1} {0.134} {0.000} {0.120} {} {1.250} {0.204} {} {1} {(307.16, 244.44) (307.16, 242.76)} 
    NET {} {} {} {} {} {para_extract/n89} {} {0.000} {0.000} {0.120} {0.007} {1.250} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.738} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.754} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.047} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.302} {0.450} {0.026} {1.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/temp_reg_4_} {CP}
  ENDPT {para_extract/temp_reg_4_} {D} {DFQD1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/temp_reg_4_} {Q} {DFQD1} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.034}
    {+} {Hold} {0.101}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.182}
    {} {Slack Time} {1.046}
  END_SLK_CLC
  SLK 1.046
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.046} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-1.027} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.724} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.020} {0.000} {0.310} {0.474} {0.342} {-0.705} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/temp_reg_4_} {CP} {^} {Q} {^} {} {DFQD1} {0.586} {0.000} {0.204} {} {0.928} {-0.119} {} {3} {(455.00, 439.88) (465.08, 439.32)} 
    NET {} {} {} {} {} {para_extract/temp[4]} {} {0.000} {0.000} {0.204} {0.017} {0.928} {-0.119} {} {} {} 
    INST {para_extract/U67} {A1} {^} {ZN} {v} {} {AOI221D1} {0.151} {0.000} {0.166} {} {1.079} {0.032} {} {1} {(465.64, 445.48) (465.08, 447.16)} 
    NET {} {} {} {} {} {para_extract/n14} {} {0.000} {0.000} {0.166} {0.007} {1.079} {0.032} {} {} {} 
    INST {para_extract/U66} {I} {v} {ZN} {^} {} {INVD1} {0.103} {0.000} {0.112} {} {1.181} {0.135} {} {1} {(460.04, 445.48) (458.92, 447.16)} 
    NET {} {} {} {} {} {para_extract/n105} {} {0.000} {0.000} {0.112} {0.007} {1.182} {0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.739} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.758} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.061} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.020} {0.000} {0.311} {0.474} {0.034} {1.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/temp_reg_6_} {CP}
  ENDPT {para_extract/temp_reg_6_} {D} {DFQD1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/temp_reg_6_} {Q} {DFQD1} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.033}
    {+} {Hold} {0.101}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.181}
    {} {Slack Time} {1.047}
  END_SLK_CLC
  SLK 1.047
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.047} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-1.027} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.725} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.341} {-0.706} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/temp_reg_6_} {CP} {^} {Q} {^} {} {DFQD1} {0.583} {0.000} {0.200} {} {0.924} {-0.122} {} {3} {(456.12, 419.72) (466.20, 419.16)} 
    NET {} {} {} {} {} {para_extract/temp[6]} {} {0.000} {0.000} {0.200} {0.016} {0.924} {-0.122} {} {} {} 
    INST {para_extract/U69} {A1} {^} {ZN} {v} {} {AOI221D1} {0.153} {0.000} {0.170} {} {1.078} {0.031} {} {1} {(465.64, 425.32) (465.08, 427.00)} 
    NET {} {} {} {} {} {para_extract/n15} {} {0.000} {0.000} {0.171} {0.007} {1.078} {0.032} {} {} {} 
    INST {para_extract/U68} {I} {v} {ZN} {^} {} {INVD1} {0.102} {0.000} {0.111} {} {1.181} {0.134} {} {1} {(457.80, 425.32) (458.92, 427.00)} 
    NET {} {} {} {} {} {para_extract/n104} {} {0.000} {0.000} {0.111} {0.006} {1.181} {0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.739} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.758} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.061} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.311} {0.474} {0.033} {1.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/k_reg_2_} {CP}
  ENDPT {para_extract/k_reg_2_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/k_reg_2_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.025}
    {+} {Hold} {0.183}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.208}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.255}
    {} {Slack Time} {1.047}
  END_SLK_CLC
  SLK 1.047
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.047} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-1.028} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.725} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.306} {0.474} {0.333} {-0.714} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/k_reg_2_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.646} {0.000} {0.150} {} {0.979} {-0.068} {} {2} {(434.84, 325.08) (447.72, 326.20)} 
    NET {} {} {} {} {} {k[2]} {} {0.001} {0.000} {0.150} {0.018} {0.979} {-0.068} {} {} {} 
    INST {para_extract/U45} {B1} {v} {Z} {v} {} {AO22D1} {0.275} {0.000} {0.099} {} {1.255} {0.208} {} {1} {(441.00, 314.44) (437.08, 315.56)} 
    NET {} {} {} {} {} {para_extract/n65} {} {0.000} {0.000} {0.099} {0.008} {1.255} {0.208} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.739} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.758} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.061} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.307} {0.474} {0.025} {1.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/tent50_core/start_reg} {CP}
  ENDPT {ran_seq_gen/tent50_core/start_reg} {D} {DFQD1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/tent50_core/start_reg} {Q} {DFQD1} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.020}
    {+} {Hold} {0.089}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.108}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.156}
    {} {Slack Time} {1.048}
  END_SLK_CLC
  SLK 1.048
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.048} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.032} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.738} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.018} {0.000} {0.299} {0.450} {0.327} {-0.720} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/tent50_core/start_reg} {CP} {^} {Q} {^} {} {DFQD1} {0.553} {0.000} {0.151} {} {0.881} {-0.167} {} {2} {(391.16, 238.28) (381.08, 237.72)} 
    NET {} {} {} {} {} {ran_seq_gen/tent50_core/start} {} {0.000} {0.000} {0.151} {0.011} {0.881} {-0.167} {} {} {} 
    INST {ran_seq_gen/tent50_core/U29} {A2} {^} {Z} {^} {} {AO21D0} {0.275} {0.000} {0.192} {} {1.156} {0.108} {} {1} {(383.88, 243.88) (387.80, 245.00)} 
    NET {} {} {} {} {} {ran_seq_gen/tent50_core/n124} {} {0.000} {0.000} {0.192} {0.007} {1.156} {0.108} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.740} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.756} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.049} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.018} {0.000} {0.299} {0.450} {0.020} {1.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/tent50_core/key1_reg_8_} {CP}
  ENDPT {ran_seq_gen/tent50_core/key1_reg_8_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/tent50_core/key1_reg_8_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.024}
    {+} {Hold} {0.158}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.183}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.231}
    {} {Slack Time} {1.049}
  END_SLK_CLC
  SLK 1.049
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.049} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.033} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.740} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.023} {0.000} {0.301} {0.450} {0.332} {-0.717} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/tent50_core/key1_reg_8_} {CP} {^} {Q} {v} {} {DFQD1} {0.641} {0.000} {0.144} {} {0.973} {-0.076} {} {2} {(345.24, 274.68) (355.32, 275.24)} 
    NET {} {} {} {} {} {ran_seq_gen/key1[8]} {} {0.000} {0.000} {0.144} {0.017} {0.973} {-0.075} {} {} {} 
    INST {ran_seq_gen/tent50_core/U131} {B1} {v} {ZN} {v} {} {MOAI22D0} {0.258} {0.000} {0.157} {} {1.231} {0.183} {} {1} {(351.40, 269.08) (348.60, 270.20)} 
    NET {} {} {} {} {} {ran_seq_gen/tent50_core/n102} {} {0.000} {0.000} {0.157} {0.006} {1.231} {0.183} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.741} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.757} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.050} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.023} {0.000} {0.301} {0.450} {0.024} {1.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/logistic_core/x_current_reg_0_} {CP}
  ENDPT {ran_seq_gen/logistic_core/x_current_reg_0_} {D} {DFQD1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/tent50_core/key1_reg_0_} {Q} {DFQD1} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.024}
    {+} {Hold} {0.092}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.116}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.166}
    {} {Slack Time} {1.050}
  END_SLK_CLC
  SLK 1.050
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.050} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.034} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.741} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.020} {0.000} {0.299} {0.450} {0.329} {-0.721} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/tent50_core/key1_reg_0_} {CP} {^} {Q} {^} {} {DFQD1} {0.558} {0.000} {0.156} {} {0.887} {-0.163} {} {2} {(365.40, 284.76) (355.32, 285.32)} 
    NET {} {} {} {} {} {ran_seq_gen/key1[0]} {} {0.000} {0.000} {0.156} {0.012} {0.887} {-0.163} {} {} {} 
    INST {ran_seq_gen/logistic_core/U65} {A1} {^} {ZN} {v} {} {ND2D1} {0.129} {0.000} {0.143} {} {1.016} {-0.034} {} {1} {(350.28, 284.76) (349.72, 285.88)} 
    NET {} {} {} {} {} {ran_seq_gen/logistic_core/n45} {} {0.000} {0.000} {0.143} {0.008} {1.016} {-0.034} {} {} {} 
    INST {ran_seq_gen/logistic_core/U64} {B} {v} {ZN} {^} {} {OAI211D1} {0.150} {0.000} {0.170} {} {1.166} {0.116} {} {1} {(337.96, 284.76) (337.40, 284.76)} 
    NET {} {} {} {} {} {ran_seq_gen/logistic_core/n61} {} {0.000} {0.000} {0.170} {0.007} {1.166} {0.116} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.742} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.758} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.051} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.023} {0.000} {0.301} {0.450} {0.024} {1.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/k_reg_7_} {CP}
  ENDPT {para_extract/k_reg_7_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/k_reg_7_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.018}
    {+} {Hold} {0.177}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.196}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.246}
    {} {Slack Time} {1.051}
  END_SLK_CLC
  SLK 1.051
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.051} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.035} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.742} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.017} {0.000} {0.298} {0.450} {0.326} {-0.725} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/k_reg_7_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.632} {0.000} {0.133} {} {0.958} {-0.093} {} {2} {(402.92, 278.60) (415.80, 277.48)} 
    NET {} {} {} {} {} {k[7]} {} {0.000} {0.000} {0.133} {0.015} {0.958} {-0.092} {} {} {} 
    INST {para_extract/U50} {B1} {v} {Z} {v} {} {AO22D1} {0.287} {0.000} {0.116} {} {1.246} {0.195} {} {1} {(410.76, 284.20) (406.84, 285.32)} 
    NET {} {} {} {} {} {para_extract/n70} {} {0.000} {0.000} {0.116} {0.011} {1.246} {0.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.743} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.759} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.052} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.017} {0.000} {0.299} {0.450} {0.018} {1.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/y0_reg_11_} {CP}
  ENDPT {para_extract/y0_reg_11_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/y0_reg_11_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.019}
    {+} {Hold} {0.182}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.201}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.253}
    {} {Slack Time} {1.052}
  END_SLK_CLC
  SLK 1.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.052} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.036} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.742} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.018} {0.000} {0.299} {0.450} {0.327} {-0.725} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/y0_reg_11_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.670} {0.000} {0.186} {} {0.997} {-0.055} {} {3} {(358.68, 264.60) (371.56, 265.72)} 
    NET {} {} {} {} {} {key_in_out[11]} {} {0.001} {0.000} {0.186} {0.024} {0.997} {-0.054} {} {} {} 
    INST {para_extract/U60} {A2} {v} {Z} {v} {} {AO22D1} {0.255} {0.000} {0.092} {} {1.253} {0.201} {} {1} {(363.72, 259.00) (362.04, 257.88)} 
    NET {} {} {} {} {} {para_extract/n86} {} {0.000} {0.000} {0.092} {0.006} {1.253} {0.201} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.744} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.760} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.053} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.018} {0.000} {0.299} {0.450} {0.019} {1.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/tent50_core/key1_reg_1_} {CP}
  ENDPT {ran_seq_gen/tent50_core/key1_reg_1_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/tent50_core/key1_reg_1_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.023}
    {+} {Hold} {0.156}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.179}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.231}
    {} {Slack Time} {1.053}
  END_SLK_CLC
  SLK 1.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.053} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.037} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.743} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.022} {0.000} {0.300} {0.450} {0.331} {-0.722} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/tent50_core/key1_reg_1_} {CP} {^} {Q} {v} {} {DFQD1} {0.635} {0.000} {0.136} {} {0.966} {-0.086} {} {2} {(345.80, 278.60) (335.72, 278.04)} 
    NET {} {} {} {} {} {ran_seq_gen/key1[1]} {} {0.000} {0.000} {0.136} {0.015} {0.966} {-0.086} {} {} {} 
    INST {ran_seq_gen/tent50_core/U27} {B1} {v} {ZN} {v} {} {MOAI22D0} {0.265} {0.000} {0.171} {} {1.231} {0.179} {} {1} {(334.60, 274.12) (337.40, 273.00)} 
    NET {} {} {} {} {} {ran_seq_gen/tent50_core/n95} {} {0.000} {0.000} {0.171} {0.007} {1.231} {0.179} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.745} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.760} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.054} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.022} {0.000} {0.301} {0.450} {0.023} {1.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/temp_reg_0_} {CP}
  ENDPT {para_extract/temp_reg_0_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/temp_reg_0_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.034}
    {+} {Hold} {0.171}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.205}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.258}
    {} {Slack Time} {1.053}
  END_SLK_CLC
  SLK 1.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.053} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-1.034} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.731} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.342} {-0.711} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/temp_reg_0_} {CP} {^} {Q} {v} {} {DFQD1} {0.675} {0.000} {0.193} {} {1.017} {-0.036} {} {4} {(477.96, 476.28) (467.88, 476.84)} 
    NET {} {} {} {} {} {para_extract/temp[0]} {} {0.001} {0.000} {0.194} {0.025} {1.018} {-0.035} {} {} {} 
    INST {para_extract/U27} {A1} {v} {Z} {v} {} {AO22D1} {0.240} {0.000} {0.103} {} {1.257} {0.204} {} {1} {(463.40, 465.64) (466.20, 466.76)} 
    NET {} {} {} {} {} {para_extract/n55} {} {0.000} {0.000} {0.103} {0.008} {1.258} {0.205} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.745} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.764} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.067} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.311} {0.474} {0.034} {1.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  wc
  CHECK_TYPE {Removal Check}
  REF {para_extract/y0_reg_5_} {CP}
  ENDPT {para_extract/y0_reg_5_} {CDN} {DFCNQD1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Removal} {1.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {1.078}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {2.132}
    {} {Slack Time} {1.053}
  END_SLK_CLC
  SLK 1.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.100} {0.743} {2.000} {0.947} {} {87} {(0.00, 0.00) } 
    NET {} {} {} {} {} {rst_n} {} {0.132} {0.000} {0.507} {0.743} {2.132} {1.078} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.745} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.761} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.055} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.302} {0.450} {0.026} {1.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/tent50_core/key1_reg_6_} {CP}
  ENDPT {ran_seq_gen/tent50_core/key1_reg_6_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/tent50_core/key1_reg_6_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.025}
    {+} {Hold} {0.157}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.182}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.237}
    {} {Slack Time} {1.055}
  END_SLK_CLC
  SLK 1.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.055} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.039} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.746} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.023} {0.000} {0.301} {0.450} {0.332} {-0.722} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/tent50_core/key1_reg_6_} {CP} {^} {Q} {v} {} {DFQD1} {0.640} {0.000} {0.143} {} {0.973} {-0.082} {} {2} {(331.80, 264.60) (341.88, 265.16)} 
    NET {} {} {} {} {} {ran_seq_gen/key1[6]} {} {0.000} {0.000} {0.143} {0.016} {0.973} {-0.082} {} {} {} 
    INST {ran_seq_gen/tent50_core/U133} {B1} {v} {ZN} {v} {} {MOAI22D0} {0.263} {0.000} {0.166} {} {1.236} {0.182} {} {1} {(336.84, 269.08) (334.04, 270.20)} 
    NET {} {} {} {} {} {ran_seq_gen/tent50_core/n100} {} {0.000} {0.000} {0.166} {0.007} {1.237} {0.182} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.747} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.763} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.056} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.023} {0.000} {0.301} {0.450} {0.025} {1.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/keystream/key_out_reg_6_} {CP}
  ENDPT {ran_seq_gen/keystream/key_out_reg_6_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key_out_reg_6_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Hold} {0.168}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.250}
    {} {Slack Time} {1.056}
  END_SLK_CLC
  SLK 1.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.056} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-1.036} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.734} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.012} {0.000} {0.307} {0.474} {0.334} {-0.722} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key_out_reg_6_} {CP} {^} {Q} {v} {} {DFQD1} {0.670} {0.000} {0.184} {} {1.004} {-0.052} {} {2} {(403.48, 335.16) (413.56, 335.72)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream_key_out[6]} {} {0.001} {0.000} {0.184} {0.024} {1.005} {-0.051} {} {} {} 
    INST {ran_seq_gen/keystream/U30} {A1} {v} {Z} {v} {} {AO22D1} {0.245} {0.000} {0.112} {} {1.250} {0.194} {} {1} {(406.28, 324.52) (409.08, 325.64)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n45} {} {0.000} {0.000} {0.112} {0.010} {1.250} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.748} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.767} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.070} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.012} {0.000} {0.308} {0.474} {0.026} {1.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/temp_reg_2_} {CP}
  ENDPT {para_extract/temp_reg_2_} {D} {DFQD1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/temp_reg_2_} {Q} {DFQD1} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.033}
    {+} {Hold} {0.101}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.192}
    {} {Slack Time} {1.057}
  END_SLK_CLC
  SLK 1.057
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.057} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-1.038} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.735} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.310} {0.474} {0.341} {-0.716} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/temp_reg_2_} {CP} {^} {Q} {^} {} {DFQD1} {0.594} {0.000} {0.218} {} {0.935} {-0.122} {} {3} {(477.96, 456.12) (467.88, 456.68)} 
    NET {} {} {} {} {} {para_extract/temp[2]} {} {0.001} {0.000} {0.218} {0.018} {0.935} {-0.122} {} {} {} 
    INST {para_extract/U63} {A1} {^} {ZN} {v} {} {AOI221D1} {0.154} {0.000} {0.169} {} {1.089} {0.032} {} {1} {(472.36, 445.48) (472.92, 447.16)} 
    NET {} {} {} {} {} {para_extract/n11} {} {0.000} {0.000} {0.169} {0.007} {1.090} {0.032} {} {} {} 
    INST {para_extract/U62} {I} {v} {ZN} {^} {} {INVD1} {0.102} {0.000} {0.111} {} {1.192} {0.134} {} {1} {(476.28, 450.52) (475.16, 448.84)} 
    NET {} {} {} {} {} {para_extract/n107} {} {0.000} {0.000} {0.111} {0.006} {1.192} {0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.749} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.769} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.072} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.311} {0.474} {0.033} {1.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/logistic_core/iter_count_reg_1_} {CP}
  ENDPT {ran_seq_gen/logistic_core/iter_count_reg_1_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/logistic_core/iter_count_reg_1_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.029}
    {+} {Hold} {0.172}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.202}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.259}
    {} {Slack Time} {1.058}
  END_SLK_CLC
  SLK 1.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.058} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-1.038} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.736} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.015} {0.000} {0.309} {0.474} {0.337} {-0.721} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/logistic_core/iter_count_reg_1_} {CP} {^} {Q} {v} {} {DFQD1} {0.686} {0.000} {0.216} {} {1.023} {-0.035} {} {3} {(467.88, 318.92) (477.96, 318.36)} 
    NET {} {} {} {} {} {ran_seq_gen/logistic_core/iter_count[1]} {} {0.000} {0.000} {0.216} {0.031} {1.023} {-0.034} {} {} {} 
    INST {ran_seq_gen/logistic_core/U20} {A1} {v} {Z} {v} {} {AO22D1} {0.236} {0.000} {0.093} {} {1.259} {0.201} {} {1} {(475.72, 314.44) (472.92, 315.56)} 
    NET {} {} {} {} {} {ran_seq_gen/logistic_core/n56} {} {0.000} {0.000} {0.093} {0.007} {1.259} {0.202} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.750} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.769} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.072} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.015} {0.000} {0.309} {0.474} {0.029} {1.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/keystream/key2_reg_2_} {CP}
  ENDPT {ran_seq_gen/keystream/key2_reg_2_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key2_reg_2_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.032}
    {+} {Hold} {0.169}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.201}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.261}
    {} {Slack Time} {1.059}
  END_SLK_CLC
  SLK 1.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.059} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-1.040} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.737} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.018} {0.000} {0.310} {0.474} {0.340} {-0.720} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key2_reg_2_} {CP} {^} {Q} {v} {} {DFQD1} {0.674} {0.000} {0.193} {} {1.013} {-0.046} {} {3} {(435.40, 298.76) (445.48, 298.20)} 
    NET {} {} {} {} {} {ran_seq_gen/key2[2]} {} {0.001} {0.000} {0.193} {0.024} {1.014} {-0.045} {} {} {} 
    INST {ran_seq_gen/keystream/U6} {A1} {v} {Z} {v} {} {AO22D1} {0.246} {0.000} {0.111} {} {1.260} {0.201} {} {1} {(442.68, 309.40) (439.88, 308.28)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n25} {} {0.000} {0.000} {0.111} {0.010} {1.261} {0.201} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.752} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.771} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.074} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.018} {0.000} {0.310} {0.474} {0.032} {1.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/alpha_reg_3_} {CP}
  ENDPT {para_extract/alpha_reg_3_} {D} {DFCND1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/alpha_reg_3_} {QN} {DFCND1} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Hold} {0.175}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.201}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.261}
    {} {Slack Time} {1.060}
  END_SLK_CLC
  SLK 1.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.060} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.044} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.750} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.302} {0.450} {0.334} {-0.726} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/alpha_reg_3_} {CP} {^} {QN} {^} {} {DFCND1} {0.776} {0.000} {0.162} {} {1.110} {0.050} {} {5} {(285.88, 238.28) (299.88, 237.16)} 
    NET {} {} {} {} {} {para_extract/n76} {} {0.000} {0.000} {0.162} {0.012} {1.110} {0.051} {} {} {} 
    INST {para_extract/U77} {A1} {^} {ZN} {v} {} {MOAI22D1} {0.150} {0.000} {0.136} {} {1.261} {0.201} {} {1} {(297.08, 254.52) (297.08, 252.84)} 
    NET {} {} {} {} {} {para_extract/n95} {} {0.000} {0.000} {0.136} {0.010} {1.261} {0.201} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.752} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.767} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.061} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.302} {0.450} {0.026} {1.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/y0_reg_10_} {CP}
  ENDPT {para_extract/y0_reg_10_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/y0_reg_10_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.019}
    {+} {Hold} {0.181}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.200}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.259}
    {} {Slack Time} {1.060}
  END_SLK_CLC
  SLK 1.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.060} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.044} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.750} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.018} {0.000} {0.299} {0.450} {0.327} {-0.733} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/y0_reg_10_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.671} {0.000} {0.188} {} {0.997} {-0.062} {} {3} {(386.12, 264.60) (373.24, 265.72)} 
    NET {} {} {} {} {} {key_in_out[10]} {} {0.001} {0.000} {0.189} {0.024} {0.998} {-0.061} {} {} {} 
    INST {para_extract/U59} {A2} {v} {Z} {v} {} {AO22D1} {0.261} {0.000} {0.098} {} {1.259} {0.200} {} {1} {(375.48, 259.00) (377.16, 257.88)} 
    NET {} {} {} {} {} {para_extract/n85} {} {0.000} {0.000} {0.098} {0.007} {1.259} {0.200} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.752} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.768} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.061} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.018} {0.000} {0.299} {0.450} {0.019} {1.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/k_reg_0_} {CP}
  ENDPT {para_extract/k_reg_0_} {D} {DFCNQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/k_reg_0_} {Q} {DFCNQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.029}
    {+} {Hold} {0.183}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.212}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.272}
    {} {Slack Time} {1.060}
  END_SLK_CLC
  SLK 1.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.060} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-1.040} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.738} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.015} {0.000} {0.309} {0.474} {0.337} {-0.723} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/k_reg_0_} {CP} {^} {Q} {v} {} {DFCNQD1} {0.657} {0.000} {0.166} {} {0.994} {-0.065} {} {2} {(458.36, 318.92) (445.48, 317.80)} 
    NET {} {} {} {} {} {k[0]} {} {0.001} {0.000} {0.166} {0.021} {0.995} {-0.065} {} {} {} 
    INST {para_extract/U43} {B1} {v} {Z} {v} {} {AO22D1} {0.277} {0.000} {0.098} {} {1.272} {0.212} {} {1} {(446.60, 314.44) (450.52, 315.56)} 
    NET {} {} {} {} {} {para_extract/n63} {} {0.000} {0.000} {0.098} {0.008} {1.272} {0.212} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.752} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.771} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.074} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.015} {0.000} {0.309} {0.474} {0.029} {1.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/keystream/key_out_reg_5_} {CP}
  ENDPT {ran_seq_gen/keystream/key_out_reg_5_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/keystream/key_out_reg_5_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Hold} {0.165}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.191}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.252}
    {} {Slack Time} {1.060}
  END_SLK_CLC
  SLK 1.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.060} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-1.041} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.738} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.012} {0.000} {0.307} {0.474} {0.334} {-0.726} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/keystream/key_out_reg_5_} {CP} {^} {Q} {v} {} {DFQD1} {0.662} {0.000} {0.169} {} {0.996} {-0.065} {} {2} {(403.48, 345.24) (413.56, 345.80)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream_key_out[5]} {} {0.001} {0.000} {0.169} {0.021} {0.996} {-0.064} {} {} {} 
    INST {ran_seq_gen/keystream/U29} {A1} {v} {Z} {v} {} {AO22D1} {0.255} {0.000} {0.128} {} {1.251} {0.191} {} {1} {(405.72, 339.64) (408.52, 338.52)} 
    NET {} {} {} {} {} {ran_seq_gen/keystream/n44} {} {0.001} {0.000} {0.128} {0.013} {1.252} {0.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.752} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.772} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.075} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.012} {0.000} {0.307} {0.474} {0.026} {1.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {para_extract/temp_reg_3_} {CP}
  ENDPT {para_extract/temp_reg_3_} {D} {DFQD1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {para_extract/temp_reg_3_} {Q} {DFQD1} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.034}
    {+} {Hold} {0.100}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.196}
    {} {Slack Time} {1.062}
  END_SLK_CLC
  SLK 1.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.062} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {0.019} {-1.043} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.301} {} {0.322} {-0.740} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.020} {0.000} {0.310} {0.474} {0.342} {-0.720} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {para_extract/temp_reg_3_} {CP} {^} {Q} {^} {} {DFQD1} {0.591} {0.000} {0.214} {} {0.933} {-0.129} {} {3} {(464.52, 449.96) (454.44, 449.40)} 
    NET {} {} {} {} {} {para_extract/temp[3]} {} {0.001} {0.000} {0.214} {0.018} {0.933} {-0.129} {} {} {} 
    INST {para_extract/U65} {A1} {^} {ZN} {v} {} {AOI221D1} {0.156} {0.000} {0.172} {} {1.089} {0.027} {} {1} {(467.32, 460.60) (466.76, 458.92)} 
    NET {} {} {} {} {} {para_extract/n13} {} {0.000} {0.000} {0.172} {0.007} {1.089} {0.027} {} {} {} 
    INST {para_extract/U64} {I} {v} {ZN} {^} {} {INVD1} {0.107} {0.000} {0.117} {} {1.196} {0.134} {} {1} {(460.60, 460.60) (461.72, 458.92)} 
    NET {} {} {} {} {} {para_extract/n106} {} {0.000} {0.000} {0.117} {0.007} {1.196} {0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.754} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.019} {0.000} {0.043} {0.067} {-0.288} {0.774} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {I} {^} {Z} {^} {} {CKBD16} {0.303} {0.000} {0.302} {} {0.014} {1.076} {} {85} {(454.44, 348.60) (463.96, 351.40)} 
    NET {} {} {} {} {} {CTS_3} {} {0.020} {0.000} {0.311} {0.474} {0.034} {1.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  wc
  CHECK_TYPE {Hold Check}
  REF {ran_seq_gen/logistic_core/keyout_reg_5_} {CP}
  ENDPT {ran_seq_gen/logistic_core/keyout_reg_5_} {D} {DFQD1} {v} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {ran_seq_gen/logistic_core/keyout_reg_5_} {Q} {DFQD1} {v} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.014}
    {+} {Hold} {0.167}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.181}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.244}
    {} {Slack Time} {1.063}
  END_SLK_CLC
  SLK 1.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {0.000} {-1.063} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {0.016} {-1.047} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.293} {0.000} {0.290} {} {0.309} {-0.754} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.013} {0.000} {0.297} {0.450} {0.322} {-0.741} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {ran_seq_gen/logistic_core/keyout_reg_5_} {CP} {^} {Q} {v} {} {DFQD1} {0.645} {0.000} {0.152} {} {0.967} {-0.096} {} {2} {(412.44, 318.92) (402.36, 318.36)} 
    NET {} {} {} {} {} {ran_seq_gen/logistic_key_out[5]} {} {0.001} {0.000} {0.152} {0.018} {0.967} {-0.095} {} {} {} 
    INST {ran_seq_gen/logistic_core/U34} {B1} {v} {Z} {v} {} {AO22D1} {0.276} {0.000} {0.106} {} {1.244} {0.181} {} {1} {(392.84, 319.48) (396.76, 318.36)} 
    NET {} {} {} {} {} {ran_seq_gen/logistic_core/n66} {} {0.000} {0.000} {0.106} {0.008} {1.244} {0.181} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.755} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.771} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.064} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.013} {0.000} {0.297} {0.450} {0.014} {1.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  wc
  CHECK_TYPE {Removal Check}
  REF {para_extract/alpha_reg_0_} {CP}
  ENDPT {para_extract/alpha_reg_0_} {CDN} {DFCNQD1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.026}
    {+} {Removal} {1.056}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {1.081}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {2.145}
    {} {Slack Time} {1.064}
  END_SLK_CLC
  SLK 1.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.100} {0.743} {2.000} {0.936} {} {87} {(0.00, 0.00) } 
    NET {} {} {} {} {} {rst_n} {} {0.145} {0.000} {0.525} {0.743} {2.145} {1.081} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.756} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.772} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.065} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.302} {0.450} {0.026} {1.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  wc
  CHECK_TYPE {Removal Check}
  REF {para_extract/y0_reg_7_} {CP}
  ENDPT {para_extract/y0_reg_7_} {CDN} {DFCNQD1} {^} {leading} {clk} {clk(C)(P)(wc)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(wc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.020}
    {+} {Removal} {1.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {1.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {2.138}
    {} {Slack Time} {1.064}
  END_SLK_CLC
  SLK 1.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.100} {0.743} {2.000} {0.936} {} {87} {(0.00, 0.00) } 
    NET {} {} {} {} {} {rst_n} {} {0.138} {0.000} {0.515} {0.743} {2.138} {1.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.308}
    {=} {Beginpoint Arrival Time} {-0.308}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.004} {0.067} {-0.308} {0.756} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.016} {0.000} {0.043} {0.067} {-0.292} {0.772} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {I} {^} {Z} {^} {} {CKBD16} {0.294} {0.000} {0.290} {} {0.001} {1.066} {} {77} {(381.08, 305.48) (371.56, 302.68)} 
    NET {} {} {} {} {} {CTS_2} {} {0.019} {0.000} {0.299} {0.450} {0.020} {1.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100

