Analysis & Synthesis report for MIPS
Fri Jul 26 09:24:32 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for DataMemory:RAMDataMemory|altsyncram:ram_rtl_0|altsyncram_36k1:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 17. Parameter Settings for User Entity Instance: PC_Register:ProgramCounter
 18. Parameter Settings for User Entity Instance: Adder32bits:Mapping_PC
 19. Parameter Settings for User Entity Instance: ProgramMemory:ROMProgramMemory
 20. Parameter Settings for User Entity Instance: Adder32bits:PC_Puls_4
 21. Parameter Settings for User Entity Instance: Adder32bits:AdderBranchAddress
 22. Parameter Settings for User Entity Instance: Multiplexer2to1:Mux_BranchInstruction
 23. Parameter Settings for User Entity Instance: Multiplexer2to1:Mux_JumpInstruction
 24. Parameter Settings for User Entity Instance: Multiplexer2to1:Mux_JrInstruction
 25. Parameter Settings for User Entity Instance: RegisterFile:Register_File
 26. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_Zero
 27. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_at
 28. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_v0
 29. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_v1
 30. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a0
 31. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a1
 32. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a2
 33. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a3
 34. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t0
 35. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t1
 36. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t2
 37. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t3
 38. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t4
 39. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t5
 40. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t6
 41. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t7
 42. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s0
 43. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s1
 44. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s2
 45. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s3
 46. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s4
 47. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s5
 48. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s6
 49. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s7
 50. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t8
 51. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t9
 52. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_k0
 53. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_k1
 54. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_gp
 55. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_sp
 56. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_fp
 57. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_ra
 58. Parameter Settings for User Entity Instance: RegisterFile:Register_File|MUXRegisterFile:MUXRegister1
 59. Parameter Settings for User Entity Instance: RegisterFile:Register_File|MUXRegisterFile:MUXRegister2
 60. Parameter Settings for User Entity Instance: Equal:Compare_Rd1_Rd2
 61. Parameter Settings for User Entity Instance: Multiplexer2to1:Mux_ControlSignals
 62. Parameter Settings for User Entity Instance: Multiplexer2to1:MuxForInstructionTypeRI
 63. Parameter Settings for User Entity Instance: Multiplexer3to2:Mux_ForwardingUnit_ReadData1
 64. Parameter Settings for User Entity Instance: Multiplexer3to2:Mux_ForwardingUnit_ReadData2
 65. Parameter Settings for User Entity Instance: Multiplexer2to1:MuxForRegDest
 66. Parameter Settings for User Entity Instance: DataMemory:RAMDataMemory
 67. Parameter Settings for User Entity Instance: Multiplexer2to1:MuxForWriteInRa
 68. Parameter Settings for User Entity Instance: Multiplexer2to1:MuxForWriteRegisterData
 69. Parameter Settings for User Entity Instance: Multiplexer2to1:MuxForJal
 70. Parameter Settings for Inferred Entity Instance: DataMemory:RAMDataMemory|altsyncram:ram_rtl_0
 71. altsyncram Parameter Settings by Entity Instance
 72. Port Connectivity Checks: "Multiplexer2to1:MuxForWriteInRa"
 73. Port Connectivity Checks: "Register_MEM_WB:Register_PL_MEM_WB"
 74. Port Connectivity Checks: "ALUControl:ArithmeticLogicUnitControl"
 75. Port Connectivity Checks: "Multiplexer2to1:Mux_ControlSignals"
 76. Port Connectivity Checks: "RegisterFile:Register_File|Register:Register_Zero"
 77. Port Connectivity Checks: "Adder32bits:PC_Puls_4"
 78. Port Connectivity Checks: "Adder32bits:Mapping_PC"
 79. Post-Synthesis Netlist Statistics for Top Partition
 80. Elapsed Time Per Partition
 81. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jul 26 09:24:32 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; MIPS                                        ;
; Top-level Entity Name           ; MIPS_Processor                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 770                                         ;
; Total pins                      ; 74                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 8,192                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; MIPS_Processor     ; MIPS               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; Register_MEM_WB.v                ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/Register_MEM_WB.v                         ;         ;
; Register_IF_ID.v                 ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/Register_IF_ID.v                          ;         ;
; Register_ID_EX.v                 ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/Register_ID_EX.v                          ;         ;
; Register_EX_MEM.v                ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/Register_EX_MEM.v                         ;         ;
; SignExtend.v                     ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/SignExtend.v                              ;         ;
; ShiftLeft2.v                     ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/ShiftLeft2.v                              ;         ;
; RegisterFile.v                   ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/RegisterFile.v                            ;         ;
; Register.v                       ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/Register.v                                ;         ;
; ProgramMemory.v                  ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/ProgramMemory.v                           ;         ;
; PC_Register.v                    ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/PC_Register.v                             ;         ;
; ORGate.v                         ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/ORGate.v                                  ;         ;
; MUXRegisterFile.v                ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/MUXRegisterFile.v                         ;         ;
; Multiplexer2to1.v                ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/Multiplexer2to1.v                         ;         ;
; MIPS_Processor.v                 ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v                          ;         ;
; JumpAddressDecoder.v             ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/JumpAddressDecoder.v                      ;         ;
; DecoderRegisterFile.v            ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/DecoderRegisterFile.v                     ;         ;
; DataMemory.v                     ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/DataMemory.v                              ;         ;
; Control.v                        ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/Control.v                                 ;         ;
; ANDGate.v                        ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/ANDGate.v                                 ;         ;
; ALUControl.v                     ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/ALUControl.v                              ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/ALU.v                                     ;         ;
; Adder32bits.v                    ; yes             ; User Verilog HDL File        ; C:/Users/luisb/MIPS Processor/Mips/Adder32bits.v                             ;         ;
; text.dat                         ; yes             ; Auto-Found Unspecified File  ; C:/Users/luisb/MIPS Processor/Mips/text.dat                                  ;         ;
; hazarddetectionunit.v            ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/luisb/MIPS Processor/Mips/hazarddetectionunit.v                     ;         ;
; equal.v                          ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/luisb/MIPS Processor/Mips/equal.v                                   ;         ;
; multiplexer3to2.v                ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/luisb/MIPS Processor/Mips/multiplexer3to2.v                         ;         ;
; forwardingunit.v                 ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/luisb/MIPS Processor/Mips/forwardingunit.v                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_36k1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/luisb/MIPS Processor/Mips/db/altsyncram_36k1.tdf                    ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 589       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 756       ;
;     -- 7 input functions                    ; 55        ;
;     -- 6 input functions                    ; 230       ;
;     -- 5 input functions                    ; 199       ;
;     -- 4 input functions                    ; 127       ;
;     -- <=3 input functions                  ; 145       ;
;                                             ;           ;
; Dedicated logic registers                   ; 770       ;
;                                             ;           ;
; I/O pins                                    ; 74        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 8192      ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 802       ;
; Total fan-out                               ; 7220      ;
; Average fan-out                             ; 4.23      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                            ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                          ; Entity Name         ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------+---------------------+--------------+
; |MIPS_Processor                                   ; 756 (0)             ; 770 (0)                   ; 8192              ; 0          ; 74   ; 0            ; |MIPS_Processor                                                                              ; MIPS_Processor      ; work         ;
;    |ALU:Arithmetic_Logic_Unit|                    ; 235 (235)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|ALU:Arithmetic_Logic_Unit                                                    ; ALU                 ; work         ;
;    |ALUControl:ArithmeticLogicUnitControl|        ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|ALUControl:ArithmeticLogicUnitControl                                        ; ALUControl          ; work         ;
;    |Adder32bits:PC_Puls_4|                        ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Adder32bits:PC_Puls_4                                                        ; Adder32bits         ; work         ;
;    |Control:ControlUnit|                          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Control:ControlUnit                                                          ; Control             ; work         ;
;    |DataMemory:RAMDataMemory|                     ; 35 (35)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |MIPS_Processor|DataMemory:RAMDataMemory                                                     ; DataMemory          ; work         ;
;       |altsyncram:ram_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |MIPS_Processor|DataMemory:RAMDataMemory|altsyncram:ram_rtl_0                                ; altsyncram          ; work         ;
;          |altsyncram_36k1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |MIPS_Processor|DataMemory:RAMDataMemory|altsyncram:ram_rtl_0|altsyncram_36k1:auto_generated ; altsyncram_36k1     ; work         ;
;    |ForwardingUnit:Forwarding_Unit|               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|ForwardingUnit:Forwarding_Unit                                               ; ForwardingUnit      ; work         ;
;    |HazardDetectionUnit:HazardDetection_Unit|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|HazardDetectionUnit:HazardDetection_Unit                                     ; HazardDetectionUnit ; work         ;
;    |Multiplexer2to1:MuxForInstructionTypeRI|      ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Multiplexer2to1:MuxForInstructionTypeRI                                      ; Multiplexer2to1     ; work         ;
;    |Multiplexer2to1:MuxForJal|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Multiplexer2to1:MuxForJal                                                    ; Multiplexer2to1     ; work         ;
;    |Multiplexer2to1:MuxForRegDest|                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Multiplexer2to1:MuxForRegDest                                                ; Multiplexer2to1     ; work         ;
;    |Multiplexer2to1:MuxForWriteRegisterData|      ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Multiplexer2to1:MuxForWriteRegisterData                                      ; Multiplexer2to1     ; work         ;
;    |Multiplexer2to1:Mux_ControlSignals|           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Multiplexer2to1:Mux_ControlSignals                                           ; Multiplexer2to1     ; work         ;
;    |Multiplexer2to1:Mux_JrInstruction|            ; 52 (52)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Multiplexer2to1:Mux_JrInstruction                                            ; Multiplexer2to1     ; work         ;
;    |Multiplexer3to2:Mux_ForwardingUnit_ReadData1| ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Multiplexer3to2:Mux_ForwardingUnit_ReadData1                                 ; Multiplexer3to2     ; work         ;
;    |Multiplexer3to2:Mux_ForwardingUnit_ReadData2| ; 70 (70)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Multiplexer3to2:Mux_ForwardingUnit_ReadData2                                 ; Multiplexer3to2     ; work         ;
;    |PC_Register:ProgramCounter|                   ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|PC_Register:ProgramCounter                                                   ; PC_Register         ; work         ;
;    |ProgramMemory:ROMProgramMemory|               ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|ProgramMemory:ROMProgramMemory                                               ; ProgramMemory       ; work         ;
;    |RegisterFile:Register_File|                   ; 147 (0)             ; 320 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File                                                   ; RegisterFile        ; work         ;
;       |DecoderRegisterFile:Decoder|               ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|DecoderRegisterFile:Decoder                       ; DecoderRegisterFile ; work         ;
;       |MUXRegisterFile:MUXRegister1|              ; 73 (73)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|MUXRegisterFile:MUXRegister1                      ; MUXRegisterFile     ; work         ;
;       |MUXRegisterFile:MUXRegister2|              ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|MUXRegisterFile:MUXRegister2                      ; MUXRegisterFile     ; work         ;
;       |Register:Register_at|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_at                              ; Register            ; work         ;
;       |Register:Register_fp|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_fp                              ; Register            ; work         ;
;       |Register:Register_gp|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_gp                              ; Register            ; work         ;
;       |Register:Register_ra|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_ra                              ; Register            ; work         ;
;       |Register:Register_s0|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_s0                              ; Register            ; work         ;
;       |Register:Register_s1|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_s1                              ; Register            ; work         ;
;       |Register:Register_sp|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_sp                              ; Register            ; work         ;
;       |Register:Register_t4|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t4                              ; Register            ; work         ;
;       |Register:Register_t5|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t5                              ; Register            ; work         ;
;       |Register:Register_v0|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_v0                              ; Register            ; work         ;
;    |Register_EX_MEM:Register_PL_EX_MEM|           ; 0 (0)               ; 104 (104)                 ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Register_EX_MEM:Register_PL_EX_MEM                                           ; Register_EX_MEM     ; work         ;
;    |Register_ID_EX:Register_PL_ID_EX|             ; 2 (2)               ; 115 (115)                 ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Register_ID_EX:Register_PL_ID_EX                                             ; Register_ID_EX      ; work         ;
;    |Register_IF_ID:Register_PL_IF_ID|             ; 6 (6)               ; 47 (47)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Register_IF_ID:Register_PL_IF_ID                                             ; Register_IF_ID      ; work         ;
;    |Register_MEM_WB:Register_PL_MEM_WB|           ; 0 (0)               ; 103 (103)                 ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Register_MEM_WB:Register_PL_MEM_WB                                           ; Register_MEM_WB     ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; DataMemory:RAMDataMemory|altsyncram:ram_rtl_0|altsyncram_36k1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                         ;
+---------------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                       ; Reason for Removal                                                   ;
+---------------------------------------------------------------------+----------------------------------------------------------------------+
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[0..31] ; Stuck at GND due to stuck port data_in                               ;
; Register_ID_EX:Register_PL_ID_EX|Immediate_out[16..31]              ; Merged with Register_ID_EX:Register_PL_ID_EX|Immediate_out[15]       ;
; Register_ID_EX:Register_PL_ID_EX|RegDestAddress2_out[4]             ; Merged with Register_ID_EX:Register_PL_ID_EX|Immediate_out[15]       ;
; Register_ID_EX:Register_PL_ID_EX|RegDestAddress2_out[3]             ; Merged with Register_ID_EX:Register_PL_ID_EX|Immediate_out[14]       ;
; Register_ID_EX:Register_PL_ID_EX|RegDestAddress2_out[2]             ; Merged with Register_ID_EX:Register_PL_ID_EX|Immediate_out[13]       ;
; Register_ID_EX:Register_PL_ID_EX|RegDestAddress2_out[1]             ; Merged with Register_ID_EX:Register_PL_ID_EX|Immediate_out[12]       ;
; Register_ID_EX:Register_PL_ID_EX|RegDestAddress2_out[0]             ; Merged with Register_ID_EX:Register_PL_ID_EX|Immediate_out[11]       ;
; Register_EX_MEM:Register_PL_EX_MEM|ControlSignals_out[3]            ; Merged with Register_EX_MEM:Register_PL_EX_MEM|ControlSignals_out[1] ;
; Register_ID_EX:Register_PL_ID_EX|ControlSignals_out[7]              ; Merged with Register_ID_EX:Register_PL_ID_EX|ControlSignals_out[5]   ;
; Register_IF_ID:Register_PL_IF_ID|Instruction_out[4,28]              ; Merged with Register_IF_ID:Register_PL_IF_ID|Instruction_out[30]     ;
; Register_ID_EX:Register_PL_ID_EX|ControlSignals_out[3]              ; Stuck at GND due to stuck port data_in                               ;
; Register_IF_ID:Register_PL_IF_ID|Instruction_out[7..9,17,30]        ; Stuck at GND due to stuck port data_in                               ;
; Register_ID_EX:Register_PL_ID_EX|RegDestAddress1_out[1]             ; Stuck at GND due to stuck port data_in                               ;
; Register_ID_EX:Register_PL_ID_EX|Immediate_out[4,7..9]              ; Stuck at GND due to stuck port data_in                               ;
; Register_IF_ID:Register_PL_IF_ID|Instruction_out[6]                 ; Merged with Register_IF_ID:Register_PL_IF_ID|Instruction_out[1]      ;
; Register_IF_ID:Register_PL_IF_ID|Instruction_out[12]                ; Merged with Register_IF_ID:Register_PL_IF_ID|Instruction_out[0]      ;
; Register_IF_ID:Register_PL_IF_ID|Instruction_out[21,23,24]          ; Merged with Register_IF_ID:Register_PL_IF_ID|Instruction_out[25]     ;
; Register_IF_ID:Register_PL_IF_ID|Instruction_out[18]                ; Merged with Register_IF_ID:Register_PL_IF_ID|Instruction_out[19]     ;
; Register_IF_ID:Register_PL_IF_ID|Instruction_out[10,11,13,14]       ; Merged with Register_IF_ID:Register_PL_IF_ID|Instruction_out[15]     ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[0]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[0]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[31]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[31]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[30]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[30]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[29]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[29]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[28]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[28]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[27]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[27]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[26]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[26]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[25]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[25]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[24]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[24]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[23]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[23]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[22]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[22]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[21]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[21]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[20]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[20]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[19]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[19]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[18]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[18]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[17]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[17]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[16]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[16]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[15]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[15]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[14]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[14]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[13]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[13]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[12]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[12]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[11]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[11]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[10]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[10]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[9]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[9]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[8]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[8]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[7]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[7]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[6]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[6]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[5]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[5]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[4]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[4]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[3]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[3]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[2]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[2]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t2|DataOutput[1]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t3|DataOutput[1]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[0]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[0]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[0]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[0]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[0]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[0]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[0]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[0]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[0]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[0]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[0]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[0]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[31]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[31]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[31]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[31]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[31]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[31]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[30]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[30]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[30]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[30]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[30]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[30]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[29]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[29]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[29]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[29]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[29]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[29]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[28]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[28]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[28]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[28]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[28]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[28]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[27]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[27]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[27]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[27]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[27]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[27]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[26]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[26]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[26]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[26]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[26]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[26]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[25]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[25]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[25]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[25]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[25]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[25]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[24]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[24]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[24]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[24]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[24]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[24]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[23]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[23]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[23]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[23]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[23]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[23]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[22]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[22]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[22]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[22]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[22]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[22]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[21]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[21]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[21]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[21]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[21]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[21]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[20]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[20]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[20]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[20]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[20]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[20]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[19]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[19]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[19]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[19]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[19]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[19]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[18]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[18]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[18]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[18]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[18]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[18]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[17]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[17]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[17]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[17]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[17]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[17]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[16]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[16]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[16]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[16]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[16]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[16]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[15]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[15]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[15]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[15]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[15]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[15]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[14]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[14]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[14]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[14]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[14]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[14]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[13]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[13]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[13]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[13]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[13]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[13]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[12]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[12]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[12]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[12]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[12]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[12]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[11]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[11]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[11]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[11]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[11]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[11]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[10]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[10]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[10]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[10]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[10]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[10]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[9]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[9]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[9]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[9]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[9]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[9]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[8]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[8]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[8]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[8]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[8]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[8]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[7]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[7]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[7]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[7]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[7]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[7]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[6]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[6]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[6]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[6]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[6]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[6]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[5]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[5]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[5]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[5]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[5]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[5]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[4]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[4]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[4]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[4]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[4]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[4]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[3]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[3]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[3]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[3]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[3]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[3]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[2]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[2]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[2]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[2]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[2]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[2]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a2|DataOutput[1]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a3|DataOutput[1]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s6|DataOutput[1]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s7|DataOutput[1]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k0|DataOutput[1]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_k1|DataOutput[1]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[31]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[31]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[31]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[31]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[31]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[31]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[30]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[30]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[30]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[30]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[30]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[30]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[29]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[29]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[29]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[29]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[29]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[29]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[28]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[28]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[28]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[28]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[28]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[28]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[27]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[27]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[27]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[27]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[27]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[27]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[26]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[26]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[26]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[26]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[26]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[26]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[25]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[25]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[25]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[25]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[25]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[25]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[24]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[24]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[24]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[24]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[24]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[24]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[23]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[23]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[23]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[23]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[23]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[23]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[22]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[22]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[22]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[22]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[22]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[22]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[21]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[21]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[21]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[21]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[21]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[21]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[20]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[20]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[20]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[20]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[20]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[20]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[19]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[19]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[19]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[19]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[19]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[19]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[18]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[18]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[18]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[18]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[18]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[18]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[17]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[17]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[17]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[17]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[17]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[17]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[16]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[16]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[16]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[16]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[16]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[16]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[15]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[15]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[15]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[15]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[15]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[15]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[14]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[14]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[14]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[14]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[14]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[14]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[13]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[13]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[13]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[13]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[13]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[13]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[12]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[12]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[12]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[12]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[12]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[12]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[11]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[11]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[11]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[11]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[11]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[11]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[10]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[10]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[10]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[10]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[10]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[10]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[9]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[9]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[9]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[9]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[9]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[9]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[8]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[8]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[8]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[8]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[8]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[8]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[7]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[7]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[7]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[7]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[7]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[7]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[6]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[6]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[6]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[6]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[6]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[6]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[5]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[5]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[5]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[5]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[5]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[5]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[4]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[4]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[4]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[4]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[4]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[4]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[3]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[3]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[3]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[3]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[3]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[3]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[2]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[2]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[2]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[2]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[2]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[2]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s4|DataOutput[1]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t8|DataOutput[1]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_a1|DataOutput[1]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t1|DataOutput[1]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s5|DataOutput[1]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t9|DataOutput[1]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[0]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[0]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[31]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[31]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[30]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[30]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[29]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[29]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[28]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[28]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[27]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[27]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[26]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[26]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[25]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[25]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[24]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[24]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[23]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[23]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[22]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[22]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[21]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[21]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[20]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[20]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[19]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[19]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[18]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[18]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[17]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[17]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[16]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[16]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[15]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[15]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[14]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[14]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[13]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[13]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[12]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[12]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[11]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[11]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[10]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[10]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[9]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[9]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[8]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[8]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[7]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[7]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[6]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[6]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[5]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[5]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[4]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[4]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[3]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[3]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[2]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[2]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s2|DataOutput[1]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_s3|DataOutput[1]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[0]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[0]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[31]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[31]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[30]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[30]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[29]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[29]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[28]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[28]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[27]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[27]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[26]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[26]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[25]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[25]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[24]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[24]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[23]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[23]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[22]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[22]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[21]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[21]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[20]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[20]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[19]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[19]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[18]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[18]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[17]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[17]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[16]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[16]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[15]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[15]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[14]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[14]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[13]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[13]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[12]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[12]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[11]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[11]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[10]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[10]      ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[9]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[9]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[8]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[8]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[7]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[7]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[6]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[6]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[5]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[5]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[4]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[4]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[3]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[3]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[2]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[2]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t6|DataOutput[1]       ; Lost fanout                                                          ;
; RegisterFile:Register_File|Register:Register_t7|DataOutput[1]       ; Lost fanout                                                          ;
; Register_ID_EX:Register_PL_ID_EX|Immediate_out[6]                   ; Merged with Register_ID_EX:Register_PL_ID_EX|Immediate_out[1]        ;
; Register_ID_EX:Register_PL_ID_EX|Immediate_out[12]                  ; Merged with Register_ID_EX:Register_PL_ID_EX|Immediate_out[0]        ;
; Register_ID_EX:Register_PL_ID_EX|ControlSignals_out[9]              ; Merged with Register_ID_EX:Register_PL_ID_EX|ControlSignals_out[1]   ;
; Register_ID_EX:Register_PL_ID_EX|RegOperandRS_out[2..4]             ; Merged with Register_ID_EX:Register_PL_ID_EX|RegOperandRS_out[0]     ;
; Register_MEM_WB:Register_PL_MEM_WB|RegDestAddress_out[3]            ; Merged with Register_MEM_WB:Register_PL_MEM_WB|RegDestAddress_out[2] ;
; Register_EX_MEM:Register_PL_EX_MEM|RegDestAddress_out[3]            ; Merged with Register_EX_MEM:Register_PL_EX_MEM|RegDestAddress_out[2] ;
; Register_ID_EX:Register_PL_ID_EX|RegDestAddress1_out[3]             ; Merged with Register_ID_EX:Register_PL_ID_EX|RegDestAddress1_out[2]  ;
; Register_ID_EX:Register_PL_ID_EX|Immediate_out[11,13..15]           ; Merged with Register_ID_EX:Register_PL_ID_EX|Immediate_out[10]       ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[0]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[0]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[31]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[31]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[30]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[30]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[29]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[29]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[28]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[28]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[27]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[27]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[26]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[26]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[25]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[25]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[24]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[24]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[23]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[23]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[22]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[22]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[21]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[21]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[20]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[20]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[19]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[19]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[18]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[18]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[17]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[17]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[16]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[16]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[15]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[15]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[14]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[14]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[13]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[13]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[12]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[12]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[11]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[11]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[10]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[10]      ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[9]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[9]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[8]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[8]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[7]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[7]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[6]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[6]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[5]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[5]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[4]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[4]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[3]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[3]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[2]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[2]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_a0|DataOutput[1]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_t0|DataOutput[1]       ; Stuck at GND due to stuck port clock_enable                          ;
; RegisterFile:Register_File|Register:Register_v1|DataOutput[0..31]   ; Lost fanout                                                          ;
; Total Number of Removed Registers = 763                             ;                                                                      ;
+---------------------------------------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                   ;
+------------------------------------------------------------------+---------------------------+----------------------------------------------------------------+
; Register name                                                    ; Reason for Removal        ; Registers Removed due to This Register                         ;
+------------------------------------------------------------------+---------------------------+----------------------------------------------------------------+
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[0]  ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[0]  ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[31] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[31] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[30] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[30] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[29] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[29] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[28] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[28] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[27] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[27] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[26] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[26] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[25] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[25] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[24] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[24] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[23] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[23] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[22] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[22] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[21] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[21] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[20] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[20] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[19] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[19] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[18] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[18] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[17] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[17] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[16] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[16] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[15] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[15] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[14] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[14] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[13] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[13] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[12] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[12] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[11] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[11] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[10] ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[10] ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[9]  ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[9]  ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[8]  ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[8]  ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[7]  ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[7]  ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[6]  ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[6]  ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[5]  ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[5]  ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[4]  ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[4]  ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[3]  ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[3]  ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[2]  ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[2]  ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[1]  ; Stuck at GND              ; RegisterFile:Register_File|Register:Register_v1|DataOutput[1]  ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; Register_IF_ID:Register_PL_IF_ID|Instruction_out[30]             ; Stuck at GND              ; Register_ID_EX:Register_PL_ID_EX|Immediate_out[4]              ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; Register_IF_ID:Register_PL_IF_ID|Instruction_out[9]              ; Stuck at GND              ; Register_ID_EX:Register_PL_ID_EX|Immediate_out[9]              ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; Register_IF_ID:Register_PL_IF_ID|Instruction_out[8]              ; Stuck at GND              ; Register_ID_EX:Register_PL_ID_EX|Immediate_out[8]              ;
;                                                                  ; due to stuck port data_in ;                                                                ;
; Register_IF_ID:Register_PL_IF_ID|Instruction_out[7]              ; Stuck at GND              ; Register_ID_EX:Register_PL_ID_EX|Immediate_out[7]              ;
;                                                                  ; due to stuck port data_in ;                                                                ;
+------------------------------------------------------------------+---------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 770   ;
; Number of registers using Synchronous Clear  ; 105   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 495   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 633   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; Register_IF_ID:Register_PL_IF_ID|PC_out[22] ; 1       ;
; PC_Register:ProgramCounter|PCValue[22]      ; 1       ;
; Total number of inverted registers = 2      ;         ;
+---------------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                         ;
+-----------------------------------------------+------------------------------------+
; Register Name                                 ; RAM Name                           ;
+-----------------------------------------------+------------------------------------+
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[0]  ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[1]  ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[2]  ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[3]  ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[4]  ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[5]  ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[6]  ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[7]  ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[8]  ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[9]  ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[10] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[11] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[12] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[13] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[14] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[15] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[16] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[17] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[18] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[19] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[20] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[21] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[22] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[23] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[24] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[25] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[26] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[27] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[28] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[29] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[30] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[31] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[32] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[33] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[34] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[35] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[36] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[37] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[38] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[39] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[40] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[41] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[42] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[43] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[44] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[45] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[46] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[47] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
; DataMemory:RAMDataMemory|ram_rtl_0_bypass[48] ; DataMemory:RAMDataMemory|ram_rtl_0 ;
+-----------------------------------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MIPS_Processor|PC_Register:ProgramCounter|PCValue[0]                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|PC_Register:ProgramCounter|PCValue[11]                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|PC_Register:ProgramCounter|PCValue[12]                        ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; Yes        ; |MIPS_Processor|Register_ID_EX:Register_PL_ID_EX|ReadData2_out[25]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|Multiplexer3to2:Mux_ForwardingUnit_ReadData2|MUX_Output[31]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|Multiplexer3to2:Mux_ForwardingUnit_ReadData1|MUX_Output[0]    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MIPS_Processor|RegisterFile:Register_File|MUXRegisterFile:MUXRegister1|Mux23 ;
; 22:1               ; 13 bits   ; 182 LEs       ; 130 LEs              ; 52 LEs                 ; No         ; |MIPS_Processor|ALU:Arithmetic_Logic_Unit|Mux4                                ;
; 19:1               ; 14 bits   ; 168 LEs       ; 140 LEs              ; 28 LEs                 ; No         ; |MIPS_Processor|ALU:Arithmetic_Logic_Unit|Mux28                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:RAMDataMemory|altsyncram:ram_rtl_0|altsyncram_36k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; MEMORY_DEPTH   ; 256   ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC_Register:ProgramCounter ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder32bits:Mapping_PC ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; NBits          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProgramMemory:ROMProgramMemory ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; MEMORY_DEPTH   ; 256   ; Signed Integer                                     ;
; DATA_WIDTH     ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder32bits:PC_Puls_4 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; NBits          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder32bits:AdderBranchAddress ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:Mux_BranchInstruction ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:Mux_JumpInstruction ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:Mux_JrInstruction ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_Zero ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_at ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_v0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_v1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a3 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t3 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t4 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t5 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t6 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t7 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s3 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s4 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s5 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s6 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s7 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t8 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t9 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_k0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_k1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_gp ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_sp ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_fp ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_ra ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|MUXRegisterFile:MUXRegister1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|MUXRegisterFile:MUXRegister2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Equal:Compare_Rd1_Rd2 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:Mux_ControlSignals ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; NBits          ; 11    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:MuxForInstructionTypeRI ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer3to2:Mux_ForwardingUnit_ReadData1 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer3to2:Mux_ForwardingUnit_ReadData2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:MuxForRegDest ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; NBits          ; 5     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:RAMDataMemory ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                               ;
; MEMORY_DEPTH   ; 256   ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:MuxForWriteInRa ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; NBits          ; 5     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:MuxForWriteRegisterData ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:MuxForJal ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; NBits          ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DataMemory:RAMDataMemory|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 32                   ; Untyped                            ;
; WIDTHAD_A                          ; 8                    ; Untyped                            ;
; NUMWORDS_A                         ; 256                  ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 32                   ; Untyped                            ;
; WIDTHAD_B                          ; 8                    ; Untyped                            ;
; NUMWORDS_B                         ; 256                  ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_36k1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; DataMemory:RAMDataMemory|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 32                                            ;
;     -- NUMWORDS_A                         ; 256                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 32                                            ;
;     -- NUMWORDS_B                         ; 256                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Multiplexer2to1:MuxForWriteInRa" ;
+-----------+-------+----------+------------------------------+
; Port      ; Type  ; Severity ; Details                      ;
+-----------+-------+----------+------------------------------+
; MUX_Data1 ; Input ; Info     ; Stuck at VCC                 ;
+-----------+-------+----------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_MEM_WB:Register_PL_MEM_WB"                                                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Instruction_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "ALUControl:ArithmeticLogicUnitControl" ;
+----------------+--------+----------+------------------------------+
; Port           ; Type   ; Severity ; Details                      ;
+----------------+--------+----------+------------------------------+
; Jr_Instruction ; Output ; Info     ; Explicitly unconnected       ;
+----------------+--------+----------+------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Multiplexer2to1:Mux_ControlSignals" ;
+-----------+-------+----------+---------------------------------+
; Port      ; Type  ; Severity ; Details                         ;
+-----------+-------+----------+---------------------------------+
; MUX_Data1 ; Input ; Info     ; Stuck at GND                    ;
+-----------+-------+----------+---------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:Register_File|Register:Register_Zero" ;
+-----------+-------+----------+------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                        ;
+-----------+-------+----------+------------------------------------------------+
; DataInput ; Input ; Info     ; Stuck at GND                                   ;
+-----------+-------+----------+------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Adder32bits:PC_Puls_4" ;
+--------------+-------+----------+-----------------+
; Port         ; Type  ; Severity ; Details         ;
+--------------+-------+----------+-----------------+
; Data1[31..3] ; Input ; Info     ; Stuck at GND    ;
; Data1[1..0]  ; Input ; Info     ; Stuck at GND    ;
; Data1[2]     ; Input ; Info     ; Stuck at VCC    ;
+--------------+-------+----------+-----------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Adder32bits:Mapping_PC" ;
+---------------+-------+----------+-----------------+
; Port          ; Type  ; Severity ; Details         ;
+---------------+-------+----------+-----------------+
; Data1[31..22] ; Input ; Info     ; Stuck at VCC    ;
; Data1[21..0]  ; Input ; Info     ; Stuck at GND    ;
+---------------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 770                         ;
;     CLR               ; 96                          ;
;     ENA               ; 170                         ;
;     ENA CLR           ; 358                         ;
;     ENA CLR SCLR      ; 41                          ;
;     ENA SCLR          ; 64                          ;
;     plain             ; 41                          ;
; arriav_lcell_comb     ; 757                         ;
;     arith             ; 111                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 46                          ;
;         4 data inputs ; 56                          ;
;         5 data inputs ; 8                           ;
;     extend            ; 55                          ;
;         7 data inputs ; 55                          ;
;     normal            ; 591                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 85                          ;
;         4 data inputs ; 71                          ;
;         5 data inputs ; 191                         ;
;         6 data inputs ; 230                         ;
; boundary_port         ; 74                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 9.10                        ;
; Average LUT depth     ; 4.12                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Jul 26 09:23:46 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file register_mem_wb.v
    Info (12023): Found entity 1: Register_MEM_WB File: C:/Users/luisb/MIPS Processor/Mips/Register_MEM_WB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_if_id.v
    Info (12023): Found entity 1: Register_IF_ID File: C:/Users/luisb/MIPS Processor/Mips/Register_IF_ID.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file register_id_ex.v
    Info (12023): Found entity 1: Register_ID_EX File: C:/Users/luisb/MIPS Processor/Mips/Register_ID_EX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_ex_mem.v
    Info (12023): Found entity 1: Register_EX_MEM File: C:/Users/luisb/MIPS Processor/Mips/Register_EX_MEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextend.v
    Info (12023): Found entity 1: SignExtend File: C:/Users/luisb/MIPS Processor/Mips/SignExtend.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file shiftleft2.v
    Info (12023): Found entity 1: ShiftLeft2 File: C:/Users/luisb/MIPS Processor/Mips/ShiftLeft2.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: RegisterFile File: C:/Users/luisb/MIPS Processor/Mips/RegisterFile.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: Register File: C:/Users/luisb/MIPS Processor/Mips/Register.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file ramaddressdecoder.v
    Info (12023): Found entity 1: RamAddressDecoder File: C:/Users/luisb/MIPS Processor/Mips/RamAddressDecoder.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file programmemory.v
    Info (12023): Found entity 1: ProgramMemory File: C:/Users/luisb/MIPS Processor/Mips/ProgramMemory.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file pc_register.v
    Info (12023): Found entity 1: PC_Register File: C:/Users/luisb/MIPS Processor/Mips/PC_Register.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file orgate.v
    Info (12023): Found entity 1: ORGate File: C:/Users/luisb/MIPS Processor/Mips/ORGate.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file muxregisterfile.v
    Info (12023): Found entity 1: MUXRegisterFile File: C:/Users/luisb/MIPS Processor/Mips/MUXRegisterFile.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file multiplexer2to1.v
    Info (12023): Found entity 1: Multiplexer2to1 File: C:/Users/luisb/MIPS Processor/Mips/Multiplexer2to1.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file mips_processor_tb.v
    Info (12023): Found entity 1: MIPS_Processor_TB File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor_TB.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file mips_processor.v
    Info (12023): Found entity 1: MIPS_Processor File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file jumpaddressdecoder.v
    Info (12023): Found entity 1: JumpAddressDecoder File: C:/Users/luisb/MIPS Processor/Mips/JumpAddressDecoder.v Line: 16
Info (12021): Found 0 design units, including 0 entities, in source file definitions.v
Info (12021): Found 1 design units, including 1 entities, in source file decoderregisterfile.v
    Info (12023): Found entity 1: DecoderRegisterFile File: C:/Users/luisb/MIPS Processor/Mips/DecoderRegisterFile.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: DataMemory File: C:/Users/luisb/MIPS Processor/Mips/DataMemory.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: Control File: C:/Users/luisb/MIPS Processor/Mips/Control.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file andgate.v
    Info (12023): Found entity 1: ANDGate File: C:/Users/luisb/MIPS Processor/Mips/ANDGate.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file alucontrol.v
    Info (12023): Found entity 1: ALUControl File: C:/Users/luisb/MIPS Processor/Mips/ALUControl.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/luisb/MIPS Processor/Mips/ALU.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file adder32bits.v
    Info (12023): Found entity 1: Adder32bits File: C:/Users/luisb/MIPS Processor/Mips/Adder32bits.v Line: 13
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Info (12128): Elaborating entity "Control" for hierarchy "Control:ControlUnit" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 155
Info (12128): Elaborating entity "ANDGate" for hierarchy "ANDGate:AndForBeq" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 167
Info (12128): Elaborating entity "ORGate" for hierarchy "ORGate:ORForBranches" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 191
Info (12128): Elaborating entity "PC_Register" for hierarchy "PC_Register:ProgramCounter" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 207
Info (12128): Elaborating entity "Adder32bits" for hierarchy "Adder32bits:Mapping_PC" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 221
Info (12128): Elaborating entity "ProgramMemory" for hierarchy "ProgramMemory:ROMProgramMemory" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 235
Warning (10850): Verilog HDL warning at ProgramMemory.v(37): number of words (15) in memory file does not match the number of elements in the address range [0:255] File: C:/Users/luisb/MIPS Processor/Mips/ProgramMemory.v Line: 37
Warning (10030): Net "rom.data_a" at ProgramMemory.v(33) has no driver or initial value, using a default initial value '0' File: C:/Users/luisb/MIPS Processor/Mips/ProgramMemory.v Line: 33
Warning (10030): Net "rom.waddr_a" at ProgramMemory.v(33) has no driver or initial value, using a default initial value '0' File: C:/Users/luisb/MIPS Processor/Mips/ProgramMemory.v Line: 33
Warning (10030): Net "rom.we_a" at ProgramMemory.v(33) has no driver or initial value, using a default initial value '0' File: C:/Users/luisb/MIPS Processor/Mips/ProgramMemory.v Line: 33
Info (12128): Elaborating entity "Register_IF_ID" for hierarchy "Register_IF_ID:Register_PL_IF_ID" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 266
Info (12128): Elaborating entity "SignExtend" for hierarchy "SignExtend:SignExtendForConstants" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 276
Info (12128): Elaborating entity "ShiftLeft2" for hierarchy "ShiftLeft2:ShiftLeft2_ImmExtend" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 288
Info (12128): Elaborating entity "Multiplexer2to1" for hierarchy "Multiplexer2to1:Mux_BranchInstruction" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 317
Info (12128): Elaborating entity "JumpAddressDecoder" for hierarchy "JumpAddressDecoder:JumpAddressForMux" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 328
Warning (12125): Using design file hazarddetectionunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: HazardDetectionUnit File: C:/Users/luisb/MIPS Processor/Mips/hazarddetectionunit.v Line: 1
Info (12128): Elaborating entity "HazardDetectionUnit" for hierarchy "HazardDetectionUnit:HazardDetection_Unit" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 383
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:Register_File" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 404
Info (12128): Elaborating entity "DecoderRegisterFile" for hierarchy "RegisterFile:Register_File|DecoderRegisterFile:Decoder" File: C:/Users/luisb/MIPS Processor/Mips/RegisterFile.v Line: 45
Info (12128): Elaborating entity "Register" for hierarchy "RegisterFile:Register_File|Register:Register_Zero" File: C:/Users/luisb/MIPS Processor/Mips/RegisterFile.v Line: 61
Info (12128): Elaborating entity "MUXRegisterFile" for hierarchy "RegisterFile:Register_File|MUXRegisterFile:MUXRegister1" File: C:/Users/luisb/MIPS Processor/Mips/RegisterFile.v Line: 483
Warning (12125): Using design file equal.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Equal File: C:/Users/luisb/MIPS Processor/Mips/equal.v Line: 1
Info (12128): Elaborating entity "Equal" for hierarchy "Equal:Compare_Rd1_Rd2" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 422
Warning (10230): Verilog HDL assignment warning at equal.v(15): truncated value with size 32 to match size of target (1) File: C:/Users/luisb/MIPS Processor/Mips/equal.v Line: 15
Info (12128): Elaborating entity "Multiplexer2to1" for hierarchy "Multiplexer2to1:Mux_ControlSignals" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 447
Info (12128): Elaborating entity "Register_ID_EX" for hierarchy "Register_ID_EX:Register_PL_ID_EX" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 495
Warning (12125): Using design file multiplexer3to2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Multiplexer3to2 File: C:/Users/luisb/MIPS Processor/Mips/multiplexer3to2.v Line: 11
Info (12128): Elaborating entity "Multiplexer3to2" for hierarchy "Multiplexer3to2:Mux_ForwardingUnit_ReadData1" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 535
Info (12128): Elaborating entity "ALUControl" for hierarchy "ALUControl:ArithmeticLogicUnitControl" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 568
Warning (10935): Verilog HDL Casex/Casez warning at ALUControl.v(95): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/luisb/MIPS Processor/Mips/ALUControl.v Line: 95
Info (12128): Elaborating entity "Multiplexer2to1" for hierarchy "Multiplexer2to1:MuxForRegDest" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 588
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:Arithmetic_Logic_Unit" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 604
Warning (12125): Using design file forwardingunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ForwardingUnit File: C:/Users/luisb/MIPS Processor/Mips/forwardingunit.v Line: 1
Info (12128): Elaborating entity "ForwardingUnit" for hierarchy "ForwardingUnit:Forwarding_Unit" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 625
Info (12128): Elaborating entity "Register_EX_MEM" for hierarchy "Register_EX_MEM:Register_PL_EX_MEM" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 666
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:RAMDataMemory" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 686
Info (12128): Elaborating entity "Register_MEM_WB" for hierarchy "Register_MEM_WB:Register_PL_MEM_WB" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 726
Info (286030): Timing-Driven Synthesis is running
Warning (276020): Inferred RAM node "DataMemory:RAMDataMemory|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "RegisterFile:Register_File|DecoderRegisterFile:Decoder|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/luisb/MIPS Processor/Mips/DecoderRegisterFile.v Line: 23
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/luisb/MIPS Processor/Mips/db/MIPS.ram0_ProgramMemory_2093c3a2.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DataMemory:RAMDataMemory|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "DataMemory:RAMDataMemory|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "DataMemory:RAMDataMemory|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_36k1.tdf
    Info (12023): Found entity 1: altsyncram_36k1 File: C:/Users/luisb/MIPS Processor/Mips/db/altsyncram_36k1.tdf Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PortOut[0]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[1]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[2]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[3]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[4]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[5]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[6]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[7]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[8]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[9]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[10]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[11]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[12]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[13]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[14]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[15]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[16]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[17]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[18]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[19]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[20]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[21]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[22]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[23]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[24]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[25]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[26]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[27]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[28]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[29]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[30]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
    Warning (13410): Pin "PortOut[31]" is stuck at GND File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 23
Info (17049): 608 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PortIn[0]" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 19
    Warning (15610): No output dependent on input pin "PortIn[1]" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 19
    Warning (15610): No output dependent on input pin "PortIn[2]" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 19
    Warning (15610): No output dependent on input pin "PortIn[3]" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 19
    Warning (15610): No output dependent on input pin "PortIn[4]" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 19
    Warning (15610): No output dependent on input pin "PortIn[5]" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 19
    Warning (15610): No output dependent on input pin "PortIn[6]" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 19
    Warning (15610): No output dependent on input pin "PortIn[7]" File: C:/Users/luisb/MIPS Processor/Mips/MIPS_Processor.v Line: 19
Info (21057): Implemented 1473 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 1367 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Fri Jul 26 09:24:32 2019
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:40


