{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1405441058704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1405441058705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 16 00:17:38 2014 " "Processing started: Wed Jul 16 00:17:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1405441058705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1405441058705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off work -c top " "Command: quartus_drc --read_settings_files=off --write_settings_files=off work -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1405441058706 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1405441059567 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1405441059568 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Altera standard scheme 2 " "(Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 2 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " AUD_BCLK~0 " "Node  \"AUD_BCLK~0\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060596 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " AUD_ADCLRCK~0 " "Node  \"AUD_ADCLRCK~0\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060596 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1405441060596 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 2 " "(High) Rule C105: Clock signal should be a global signal. (Value defined:25). Found 2 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " AUD_BCLK~0 " "Node  \"AUD_BCLK~0\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060597 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " AUD_ADCLRCK~0 " "Node  \"AUD_ADCLRCK~0\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060597 ""}  } {  } 1 308042 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1405441060597 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 68 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 68 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " volume\[1\] " "Node  \"volume\[1\]\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 139 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3232 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " volume\[2\] " "Node  \"volume\[2\]\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 139 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3231 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " volume\[0\] " "Node  \"volume\[0\]\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 139 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3251 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " volume\[3\] " "Node  \"volume\[3\]\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 139 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3230 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|oRData\[4\] " "Node  \"adcRead:drv1\|oRData\[4\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3050 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|dataBuff\[4\] " "Node  \"adcRead:drv1\|dataBuff\[4\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3014 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|dataBuff\[3\] " "Node  \"adcRead:drv1\|dataBuff\[3\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3015 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|dataBuff\[2\] " "Node  \"adcRead:drv1\|dataBuff\[2\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3016 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|dataBuff\[1\] " "Node  \"adcRead:drv1\|dataBuff\[1\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3017 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|dataBuff\[0\] " "Node  \"adcRead:drv1\|dataBuff\[0\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 2982 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|oRData\[5\] " "Node  \"adcRead:drv1\|oRData\[5\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3051 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|dataBuff\[5\] " "Node  \"adcRead:drv1\|dataBuff\[5\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3013 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|oRData\[6\] " "Node  \"adcRead:drv1\|oRData\[6\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3052 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|dataBuff\[6\] " "Node  \"adcRead:drv1\|dataBuff\[6\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3012 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|oRData\[7\] " "Node  \"adcRead:drv1\|oRData\[7\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3053 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|dataBuff\[7\] " "Node  \"adcRead:drv1\|dataBuff\[7\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3011 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|oRData\[8\] " "Node  \"adcRead:drv1\|oRData\[8\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3054 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|dataBuff\[8\] " "Node  \"adcRead:drv1\|dataBuff\[8\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3010 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|oRData\[9\] " "Node  \"adcRead:drv1\|oRData\[9\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3055 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|dataBuff\[9\] " "Node  \"adcRead:drv1\|dataBuff\[9\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3009 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|oRData\[10\] " "Node  \"adcRead:drv1\|oRData\[10\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3056 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|dataBuff\[10\] " "Node  \"adcRead:drv1\|dataBuff\[10\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3008 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|oRData\[11\] " "Node  \"adcRead:drv1\|oRData\[11\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3057 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|dataBuff\[11\] " "Node  \"adcRead:drv1\|dataBuff\[11\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3007 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|oRData\[12\] " "Node  \"adcRead:drv1\|oRData\[12\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3058 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|dataBuff\[12\] " "Node  \"adcRead:drv1\|dataBuff\[12\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3006 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|oRData\[13\] " "Node  \"adcRead:drv1\|oRData\[13\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3059 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|dataBuff\[13\] " "Node  \"adcRead:drv1\|dataBuff\[13\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3005 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|oRData\[14\] " "Node  \"adcRead:drv1\|oRData\[14\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3060 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " adcRead:drv1\|dataBuff\[14\] " "Node  \"adcRead:drv1\|dataBuff\[14\]\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3004 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060604 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1405441060604 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1405441060604 ""}
{ "Warning" "WDRC_RIPPLE_CLOCK" "Rule A104: Design should not contain ripple clock structures 1 " "(Medium) Rule A104: Design should not contain ripple clock structures. Found 1 ripple clock structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " VGA_CLK " "Node  \"VGA_CLK\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 158 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3287 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060615 ""}  } {  } 0 308020 "(Medium) %1!s!. Found %2!d! ripple clock structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1405441060615 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 5 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 5 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " mCLK_50Div\[22\] " "Node  \"mCLK_50Div\[22\]\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 106 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3208 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060619 ""} { "Warning" "WDRC_NODES_WARNING" " wm8731Config:comp0\|mI2C_CTRL_CLK " "Node  \"wm8731Config:comp0\|mI2C_CTRL_CLK\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3151 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060619 ""} { "Warning" "WDRC_NODES_WARNING" " video:video_inst0\|vga_time_generator:vga0\|VGA_HS_o " "Node  \"video:video_inst0\|vga_time_generator:vga0\|VGA_HS_o\"" {  } { { "vga_time_generator.v" "" { Text "/run/ramdisk/Work/vga_time_generator.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 746 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060619 ""} { "Warning" "WDRC_NODES_WARNING" " VGA_CLK " "Node  \"VGA_CLK\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 158 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3287 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060619 ""} { "Warning" "WDRC_NODES_WARNING" " video:video_inst0\|vga_time_generator:vga0\|VGA_VS_o " "Node  \"video:video_inst0\|vga_time_generator:vga0\|VGA_VS_o\"" {  } { { "vga_time_generator.v" "" { Text "/run/ramdisk/Work/vga_time_generator.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 754 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060619 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1405441060619 ""}
{ "Warning" "WDRC_SYNZER_IN_ALL_SIGNAL_BTW_ASYNC_CLK_DOMAIN" "Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain 2 2 " "(Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 2 asynchronous clock domain interface structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " adcRead:drv1\|oRData (Bus) " "Node  \"adcRead:drv1\|oRData (Bus)\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3050 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060620 ""} { "Warning" "WDRC_NODES_WARNING" " adcRead:drv1\|oLData (Bus) " "Node  \"adcRead:drv1\|oLData (Bus)\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 2983 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060620 ""}  } {  } 0 308071 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1405441060620 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 19 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 19 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " volume\[1\] " "Node  \"volume\[1\]\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 139 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3232 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""} { "Info" "IDRC_NODES_INFO" " iCLK_50~clkctrl " "Node  \"iCLK_50~clkctrl\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 14369 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""} { "Info" "IDRC_NODES_INFO" " resetManager:rstMan\|LessThan0~10 " "Node  \"resetManager:rstMan\|LessThan0~10\"" {  } { { "reset.v" "" { Text "/run/ramdisk/Work/reset.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 8159 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""} { "Info" "IDRC_NODES_INFO" " resetManager:rstMan\|cnt\[1\]~34 " "Node  \"resetManager:rstMan\|cnt\[1\]~34\"" {  } { { "reset.v" "" { Text "/run/ramdisk/Work/reset.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 11350 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""} { "Info" "IDRC_NODES_INFO" " iKEY\[3\] " "Node  \"iKEY\[3\]\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""} { "Info" "IDRC_NODES_INFO" " AUD_BCLK~0 " "Node  \"AUD_BCLK~0\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""} { "Info" "IDRC_NODES_INFO" " AUD_ADCLRCK~0 " "Node  \"AUD_ADCLRCK~0\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""} { "Info" "IDRC_NODES_INFO" " dsp_volume:dsp3\|lpm_mult:Mult0\|mult_v6t:auto_generated\|op_3~30 " "Node  \"dsp_volume:dsp3\|lpm_mult:Mult0\|mult_v6t:auto_generated\|op_3~30\"" {  } { { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 8009 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""} { "Info" "IDRC_NODES_INFO" " wm8731Config:comp0\|mI2C_CTRL_CLK~clkctrl " "Node  \"wm8731Config:comp0\|mI2C_CTRL_CLK~clkctrl\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 14365 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""} { "Info" "IDRC_NODES_INFO" " video:video_inst0\|vga_time_generator:vga0\|CounterX\[3\] " "Node  \"video:video_inst0\|vga_time_generator:vga0\|CounterX\[3\]\"" {  } { { "vga_time_generator.v" "" { Text "/run/ramdisk/Work/vga_time_generator.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 723 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""} { "Info" "IDRC_NODES_INFO" " video:video_inst0\|vga_time_generator:vga0\|CounterX\[2\] " "Node  \"video:video_inst0\|vga_time_generator:vga0\|CounterX\[2\]\"" {  } { { "vga_time_generator.v" "" { Text "/run/ramdisk/Work/vga_time_generator.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 724 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""} { "Info" "IDRC_NODES_INFO" " video:video_inst0\|vga_time_generator:vga0\|CounterX\[4\] " "Node  \"video:video_inst0\|vga_time_generator:vga0\|CounterX\[4\]\"" {  } { { "vga_time_generator.v" "" { Text "/run/ramdisk/Work/vga_time_generator.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 722 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""} { "Info" "IDRC_NODES_INFO" " video:video_inst0\|vga_time_generator:vga0\|CounterX\[6\] " "Node  \"video:video_inst0\|vga_time_generator:vga0\|CounterX\[6\]\"" {  } { { "vga_time_generator.v" "" { Text "/run/ramdisk/Work/vga_time_generator.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 720 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""} { "Info" "IDRC_NODES_INFO" " video:video_inst0\|vga_time_generator:vga0\|CounterX\[5\] " "Node  \"video:video_inst0\|vga_time_generator:vga0\|CounterX\[5\]\"" {  } { { "vga_time_generator.v" "" { Text "/run/ramdisk/Work/vga_time_generator.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 721 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""} { "Info" "IDRC_NODES_INFO" " video:video_inst0\|vga_time_generator:vga0\|CounterX\[7\] " "Node  \"video:video_inst0\|vga_time_generator:vga0\|CounterX\[7\]\"" {  } { { "vga_time_generator.v" "" { Text "/run/ramdisk/Work/vga_time_generator.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 719 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""} { "Info" "IDRC_NODES_INFO" " video:video_inst0\|vga_time_generator:vga0\|VGA_VS_o~clkctrl " "Node  \"video:video_inst0\|vga_time_generator:vga0\|VGA_VS_o~clkctrl\"" {  } { { "vga_time_generator.v" "" { Text "/run/ramdisk/Work/vga_time_generator.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 14366 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""} { "Info" "IDRC_NODES_INFO" " iSW\[7\] " "Node  \"iSW\[7\]\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 62 0 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""} { "Info" "IDRC_NODES_INFO" " iSW\[8\] " "Node  \"iSW\[8\]\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 62 0 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""} { "Info" "IDRC_NODES_INFO" " hexDisp\[16\]~44 " "Node  \"hexDisp\[16\]~44\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 228 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 8256 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060621 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1405441060621 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " video:video_inst0\|vga_time_generator:vga0\|VGA_VS_o~clkctrl " "Node  \"video:video_inst0\|vga_time_generator:vga0\|VGA_VS_o~clkctrl\"" {  } { { "vga_time_generator.v" "" { Text "/run/ramdisk/Work/vga_time_generator.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 14366 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " video:video_inst0\|vga_time_generator:vga0\|CounterX\[3\] " "Node  \"video:video_inst0\|vga_time_generator:vga0\|CounterX\[3\]\"" {  } { { "vga_time_generator.v" "" { Text "/run/ramdisk/Work/vga_time_generator.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 723 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " video:video_inst0\|vga_time_generator:vga0\|CounterX\[4\] " "Node  \"video:video_inst0\|vga_time_generator:vga0\|CounterX\[4\]\"" {  } { { "vga_time_generator.v" "" { Text "/run/ramdisk/Work/vga_time_generator.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 722 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " video:video_inst0\|vga_time_generator:vga0\|CounterX\[7\] " "Node  \"video:video_inst0\|vga_time_generator:vga0\|CounterX\[7\]\"" {  } { { "vga_time_generator.v" "" { Text "/run/ramdisk/Work/vga_time_generator.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 719 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " video:video_inst0\|vga_time_generator:vga0\|CounterX\[5\] " "Node  \"video:video_inst0\|vga_time_generator:vga0\|CounterX\[5\]\"" {  } { { "vga_time_generator.v" "" { Text "/run/ramdisk/Work/vga_time_generator.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 721 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " video:video_inst0\|vga_time_generator:vga0\|CounterX\[6\] " "Node  \"video:video_inst0\|vga_time_generator:vga0\|CounterX\[6\]\"" {  } { { "vga_time_generator.v" "" { Text "/run/ramdisk/Work/vga_time_generator.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 720 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " video:video_inst0\|vga_time_generator:vga0\|CounterX\[2\] " "Node  \"video:video_inst0\|vga_time_generator:vga0\|CounterX\[2\]\"" {  } { { "vga_time_generator.v" "" { Text "/run/ramdisk/Work/vga_time_generator.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 724 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " iCLK_50~clkctrl " "Node  \"iCLK_50~clkctrl\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 14369 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " resetManager:rstMan\|LessThan0~10 " "Node  \"resetManager:rstMan\|LessThan0~10\"" {  } { { "reset.v" "" { Text "/run/ramdisk/Work/reset.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 8159 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " AUD_ADCLRCK~0 " "Node  \"AUD_ADCLRCK~0\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " iSW\[7\] " "Node  \"iSW\[7\]\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 62 0 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " wm8731Config:comp0\|mI2C_CTRL_CLK~clkctrl " "Node  \"wm8731Config:comp0\|mI2C_CTRL_CLK~clkctrl\"" {  } { { "wm8731.v" "" { Text "/run/ramdisk/Work/wm8731.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 14365 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " AUD_BCLK~0 " "Node  \"AUD_BCLK~0\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " volume\[1\] " "Node  \"volume\[1\]\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 139 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3232 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " dsp_volume:dsp3\|lpm_mult:Mult0\|mult_v6t:auto_generated\|op_3~30 " "Node  \"dsp_volume:dsp3\|lpm_mult:Mult0\|mult_v6t:auto_generated\|op_3~30\"" {  } { { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 8009 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " iKEY\[3\] " "Node  \"iKEY\[3\]\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " iSW\[8\] " "Node  \"iSW\[8\]\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 62 0 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " resetManager:rstMan\|cnt\[1\]~34 " "Node  \"resetManager:rstMan\|cnt\[1\]~34\"" {  } { { "reset.v" "" { Text "/run/ramdisk/Work/reset.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 11350 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " hexDisp\[16\]~44 " "Node  \"hexDisp\[16\]~44\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 228 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 8256 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " iSW\[9\] " "Node  \"iSW\[9\]\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 62 0 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " lcdWrite:test_inst11\|index\[0\] " "Node  \"lcdWrite:test_inst11\|index\[0\]\"" {  } { { "lcd.sv" "" { Text "/run/ramdisk/Work/lcd.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 589 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " lcdWrite:test_inst11\|index\[2\] " "Node  \"lcdWrite:test_inst11\|index\[2\]\"" {  } { { "lcd.sv" "" { Text "/run/ramdisk/Work/lcd.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 587 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " lcdWrite:test_inst11\|index\[1\] " "Node  \"lcdWrite:test_inst11\|index\[1\]\"" {  } { { "lcd.sv" "" { Text "/run/ramdisk/Work/lcd.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 588 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " video:video_inst0\|vga_time_generator:vga0\|VGA_HS_o~clkctrl " "Node  \"video:video_inst0\|vga_time_generator:vga0\|VGA_HS_o~clkctrl\"" {  } { { "vga_time_generator.v" "" { Text "/run/ramdisk/Work/vga_time_generator.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 14364 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " VGA_CLK~clkctrl " "Node  \"VGA_CLK~clkctrl\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 158 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 14367 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " oLEDR~0 " "Node  \"oLEDR~0\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 7948 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " dsp_peak:dsp1\|oColor\[12\] " "Node  \"dsp_peak:dsp1\|oColor\[12\]\"" {  } { { "dsp.sv" "" { Text "/run/ramdisk/Work/dsp.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 2957 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " fractal_thres\[9\] " "Node  \"fractal_thres\[9\]\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 192 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3240 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " fractal_thres\[8\] " "Node  \"fractal_thres\[8\]\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 192 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3241 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_NODES_INFO" " fractal_thres\[6\] " "Node  \"fractal_thres\[6\]\"" {  } { { "top.sv" "" { Text "/run/ramdisk/Work/top.sv" 192 -1 0 } } { "temporary_test_loc" "" { Generic "/run/ramdisk/Work/" { { 0 { 0 ""} 0 3243 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405441060623 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1405441060623 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1405441060623 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "69 80 " "Design Assistant information: finished post-fitting analysis of current design -- generated 69 information messages and 80 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1405441060625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "802 " "Peak virtual memory: 802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1405441060840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 16 00:17:40 2014 " "Processing ended: Wed Jul 16 00:17:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1405441060840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1405441060840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1405441060840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1405441060840 ""}
