\hypertarget{group__RST__MGR__STATUS}{}\section{Reset Status}
\label{group__RST__MGR__STATUS}\index{Reset Status@{Reset Status}}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group__RST__MGR__STATUS_gaec1a3a92fb6ca1987fb805679ebae4ef}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+e}} \mbox{\hyperlink{group__RST__MGR__STATUS_ga102726c685d2fd0c3cf94ae652977931}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__RST__MGR__STATUS_gaec1a3a92fb6ca1987fb805679ebae4ef}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efaeeb94b09e63ac3c9ef3bc7aadeca68e2}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+P\+O\+R\+V\+O\+L\+T\+R\+ST}} = 0x00000001, 
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa8aae51e8c8943ffd653cc7aea2b63d67}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+N\+P\+O\+R\+P\+I\+N\+R\+ST}} = 0x00000002, 
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa1c00925e9adc1ffd43e13d7c0deab196}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+F\+P\+G\+A\+C\+O\+L\+D\+R\+ST}} = 0x00000004, 
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efae7ddade0e2ebcb485485b8fcf09c52d4}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+C\+O\+N\+F\+I\+G\+I\+O\+C\+O\+L\+D\+R\+ST}} = 0x00000008, 
\newline
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efaa66dfbf1d06347a823d98ccc332313d2}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+W\+C\+O\+L\+D\+R\+ST}} = 0x00000010, 
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa0a305baaaa6cd445f0ef0fe6a1c4b098}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+N\+R\+S\+T\+P\+I\+N\+R\+ST}} = 0x00000100, 
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efaec44537eb4210dddaaeacaf38c2b9faa}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+F\+P\+G\+A\+W\+A\+R\+M\+R\+ST}} = 0x00000200, 
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa4f49cec73a74e0fab1c43419ec89f977}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+W\+W\+A\+R\+M\+R\+ST}} = 0x00000400, 
\newline
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa863385e9678a3a699926f7f91c8d5df1}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+P\+U\+W\+D0\+R\+ST}} = 0x00001000, 
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efaa880c48484ed2617d6f201857cd2b999}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+P\+U\+W\+D1\+R\+ST}} = 0x00002000, 
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa7c7d31cb50bceca0ef9ffbf73eea4c54}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+L4\+W\+D0\+R\+ST}} = 0x00004000, 
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa07fdcb02a4d4445493b1f0f187bf7348}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+L4\+W\+D1\+R\+ST}} = 0x00008000, 
\newline
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa4487874f0ff7189d09031f291895023e}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+F\+P\+G\+A\+D\+B\+G\+R\+ST}} = 0x00040000, 
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa1710cca51f2ef653cedb71b9fe98f3b2}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+C\+D\+B\+G\+R\+E\+Q\+R\+ST}} = 0x00080000, 
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efaa24d9e69a46a11be3ee4fb41568890e4}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+D\+R\+S\+E\+L\+F\+R\+E\+F\+T\+I\+M\+E\+O\+UT}} = 0x01000000, 
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efad858ae7fd4b6816b0f203942ed8c5d83}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+F\+P\+G\+A\+M\+G\+R\+H\+S\+T\+I\+M\+E\+O\+UT}} = 0x02000000, 
\newline
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efaf5e8e954fa009a6c400b437774585856}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+C\+A\+N\+H\+S\+T\+I\+M\+E\+O\+UT}} = 0x04000000, 
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa70810adcc35ca86a0496d7c32af6740a}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+F\+P\+G\+A\+H\+S\+T\+I\+M\+E\+O\+UT}} = 0x08000000, 
\mbox{\hyperlink{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa5dea138047b75d73ae51343a91322c75}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+T\+R\+S\+T\+A\+L\+L\+T\+I\+M\+E\+O\+UT}} = 0x10000000
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__RST__MGR__STATUS_ga325735bfbb9bb88cfac8dd748c381f91}{alt\+\_\+reset\+\_\+event\+\_\+get}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__RST__MGR__STATUS_ga3a92c49f229bae04593073664f56cd35}{alt\+\_\+reset\+\_\+event\+\_\+clear}} (uint32\+\_\+t event\+\_\+mask)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This functional group provides information on various aspects of SoC reset status and timeout events. 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__RST__MGR__STATUS_ga102726c685d2fd0c3cf94ae652977931}\label{group__RST__MGR__STATUS_ga102726c685d2fd0c3cf94ae652977931}} 
\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_t@{ALT\_RESET\_EVENT\_t}}
\index{ALT\_RESET\_EVENT\_t@{ALT\_RESET\_EVENT\_t}!Reset Status@{Reset Status}}
\subsubsection{\texorpdfstring{ALT\_RESET\_EVENT\_t}{ALT\_RESET\_EVENT\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__RST__MGR__STATUS_gaec1a3a92fb6ca1987fb805679ebae4ef}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+e}}  \mbox{\hyperlink{group__RST__MGR__STATUS_ga102726c685d2fd0c3cf94ae652977931}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+t}}}

This type definition enumerates the set of reset causes and timeout events as register mask values. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__RST__MGR__STATUS_gaec1a3a92fb6ca1987fb805679ebae4ef}\label{group__RST__MGR__STATUS_gaec1a3a92fb6ca1987fb805679ebae4ef}} 
\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_e@{ALT\_RESET\_EVENT\_e}}
\index{ALT\_RESET\_EVENT\_e@{ALT\_RESET\_EVENT\_e}!Reset Status@{Reset Status}}
\subsubsection{\texorpdfstring{ALT\_RESET\_EVENT\_e}{ALT\_RESET\_EVENT\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__RST__MGR__STATUS_gaec1a3a92fb6ca1987fb805679ebae4ef}{A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+e}}}

This type definition enumerates the set of reset causes and timeout events as register mask values. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_PORVOLTRST@{ALT\_RESET\_EVENT\_PORVOLTRST}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_PORVOLTRST@{ALT\_RESET\_EVENT\_PORVOLTRST}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efaeeb94b09e63ac3c9ef3bc7aadeca68e2}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efaeeb94b09e63ac3c9ef3bc7aadeca68e2}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+P\+O\+R\+V\+O\+L\+T\+R\+ST&Power-\/\+On Voltage Detector Cold Reset \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_NPORPINRST@{ALT\_RESET\_EVENT\_NPORPINRST}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_NPORPINRST@{ALT\_RESET\_EVENT\_NPORPINRST}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa8aae51e8c8943ffd653cc7aea2b63d67}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa8aae51e8c8943ffd653cc7aea2b63d67}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+N\+P\+O\+R\+P\+I\+N\+R\+ST&n\+P\+OR Pin Cold Reset \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_FPGACOLDRST@{ALT\_RESET\_EVENT\_FPGACOLDRST}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_FPGACOLDRST@{ALT\_RESET\_EVENT\_FPGACOLDRST}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa1c00925e9adc1ffd43e13d7c0deab196}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa1c00925e9adc1ffd43e13d7c0deab196}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+F\+P\+G\+A\+C\+O\+L\+D\+R\+ST&F\+P\+GA Core Cold Reset \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_CONFIGIOCOLDRST@{ALT\_RESET\_EVENT\_CONFIGIOCOLDRST}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_CONFIGIOCOLDRST@{ALT\_RESET\_EVENT\_CONFIGIOCOLDRST}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efae7ddade0e2ebcb485485b8fcf09c52d4}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efae7ddade0e2ebcb485485b8fcf09c52d4}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+C\+O\+N\+F\+I\+G\+I\+O\+C\+O\+L\+D\+R\+ST&C\+O\+N\+F\+I\+G\+\_\+\+IO Cold Reset \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_SWCOLDRST@{ALT\_RESET\_EVENT\_SWCOLDRST}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_SWCOLDRST@{ALT\_RESET\_EVENT\_SWCOLDRST}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efaa66dfbf1d06347a823d98ccc332313d2}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efaa66dfbf1d06347a823d98ccc332313d2}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+W\+C\+O\+L\+D\+R\+ST&Software Cold Reset \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_NRSTPINRST@{ALT\_RESET\_EVENT\_NRSTPINRST}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_NRSTPINRST@{ALT\_RESET\_EVENT\_NRSTPINRST}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa0a305baaaa6cd445f0ef0fe6a1c4b098}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa0a305baaaa6cd445f0ef0fe6a1c4b098}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+N\+R\+S\+T\+P\+I\+N\+R\+ST&n\+R\+ST Pin Warm Reset \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_FPGAWARMRST@{ALT\_RESET\_EVENT\_FPGAWARMRST}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_FPGAWARMRST@{ALT\_RESET\_EVENT\_FPGAWARMRST}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efaec44537eb4210dddaaeacaf38c2b9faa}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efaec44537eb4210dddaaeacaf38c2b9faa}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+F\+P\+G\+A\+W\+A\+R\+M\+R\+ST&F\+P\+GA Core Warm Reset \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_SWWARMRST@{ALT\_RESET\_EVENT\_SWWARMRST}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_SWWARMRST@{ALT\_RESET\_EVENT\_SWWARMRST}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa4f49cec73a74e0fab1c43419ec89f977}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa4f49cec73a74e0fab1c43419ec89f977}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+W\+W\+A\+R\+M\+R\+ST&Software Warm Reset \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_MPUWD0RST@{ALT\_RESET\_EVENT\_MPUWD0RST}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_MPUWD0RST@{ALT\_RESET\_EVENT\_MPUWD0RST}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa863385e9678a3a699926f7f91c8d5df1}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa863385e9678a3a699926f7f91c8d5df1}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+P\+U\+W\+D0\+R\+ST&M\+PU Watchdog 0 Warm Reset \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_MPUWD1RST@{ALT\_RESET\_EVENT\_MPUWD1RST}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_MPUWD1RST@{ALT\_RESET\_EVENT\_MPUWD1RST}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efaa880c48484ed2617d6f201857cd2b999}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efaa880c48484ed2617d6f201857cd2b999}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+P\+U\+W\+D1\+R\+ST&M\+PU Watchdog 1 Warm Reset \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_L4WD0RST@{ALT\_RESET\_EVENT\_L4WD0RST}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_L4WD0RST@{ALT\_RESET\_EVENT\_L4WD0RST}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa7c7d31cb50bceca0ef9ffbf73eea4c54}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa7c7d31cb50bceca0ef9ffbf73eea4c54}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+L4\+W\+D0\+R\+ST&L4 Watchdog 0 Warm Reset \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_L4WD1RST@{ALT\_RESET\_EVENT\_L4WD1RST}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_L4WD1RST@{ALT\_RESET\_EVENT\_L4WD1RST}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa07fdcb02a4d4445493b1f0f187bf7348}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa07fdcb02a4d4445493b1f0f187bf7348}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+L4\+W\+D1\+R\+ST&L4 Watchdog 1 Warm Reset \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_FPGADBGRST@{ALT\_RESET\_EVENT\_FPGADBGRST}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_FPGADBGRST@{ALT\_RESET\_EVENT\_FPGADBGRST}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa4487874f0ff7189d09031f291895023e}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa4487874f0ff7189d09031f291895023e}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+F\+P\+G\+A\+D\+B\+G\+R\+ST&F\+P\+GA Core Debug Reset \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_CDBGREQRST@{ALT\_RESET\_EVENT\_CDBGREQRST}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_CDBGREQRST@{ALT\_RESET\_EVENT\_CDBGREQRST}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa1710cca51f2ef653cedb71b9fe98f3b2}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa1710cca51f2ef653cedb71b9fe98f3b2}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+C\+D\+B\+G\+R\+E\+Q\+R\+ST&D\+AP Debug Reset \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_SDRSELFREFTIMEOUT@{ALT\_RESET\_EVENT\_SDRSELFREFTIMEOUT}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_SDRSELFREFTIMEOUT@{ALT\_RESET\_EVENT\_SDRSELFREFTIMEOUT}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efaa24d9e69a46a11be3ee4fb41568890e4}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efaa24d9e69a46a11be3ee4fb41568890e4}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+D\+R\+S\+E\+L\+F\+R\+E\+F\+T\+I\+M\+E\+O\+UT&S\+D\+R\+AM Self-\/\+Refresh Timeout \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_FPGAMGRHSTIMEOUT@{ALT\_RESET\_EVENT\_FPGAMGRHSTIMEOUT}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_FPGAMGRHSTIMEOUT@{ALT\_RESET\_EVENT\_FPGAMGRHSTIMEOUT}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efad858ae7fd4b6816b0f203942ed8c5d83}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efad858ae7fd4b6816b0f203942ed8c5d83}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+F\+P\+G\+A\+M\+G\+R\+H\+S\+T\+I\+M\+E\+O\+UT&F\+P\+GA manager handshake Timeout \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_SCANHSTIMEOUT@{ALT\_RESET\_EVENT\_SCANHSTIMEOUT}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_SCANHSTIMEOUT@{ALT\_RESET\_EVENT\_SCANHSTIMEOUT}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efaf5e8e954fa009a6c400b437774585856}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efaf5e8e954fa009a6c400b437774585856}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+C\+A\+N\+H\+S\+T\+I\+M\+E\+O\+UT&S\+C\+AN manager handshake Timeout \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_FPGAHSTIMEOUT@{ALT\_RESET\_EVENT\_FPGAHSTIMEOUT}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_FPGAHSTIMEOUT@{ALT\_RESET\_EVENT\_FPGAHSTIMEOUT}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa70810adcc35ca86a0496d7c32af6740a}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa70810adcc35ca86a0496d7c32af6740a}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+F\+P\+G\+A\+H\+S\+T\+I\+M\+E\+O\+UT&F\+P\+GA handshake Timeout \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_RESET\_EVENT\_ETRSTALLTIMEOUT@{ALT\_RESET\_EVENT\_ETRSTALLTIMEOUT}!Reset Status@{Reset Status}}\index{Reset Status@{Reset Status}!ALT\_RESET\_EVENT\_ETRSTALLTIMEOUT@{ALT\_RESET\_EVENT\_ETRSTALLTIMEOUT}}}\mbox{\Hypertarget{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa5dea138047b75d73ae51343a91322c75}\label{group__RST__MGR__STATUS_ggaec1a3a92fb6ca1987fb805679ebae4efa5dea138047b75d73ae51343a91322c75}} 
A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+T\+R\+S\+T\+A\+L\+L\+T\+I\+M\+E\+O\+UT&E\+TR Stall Timeout \\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{group__RST__MGR__STATUS_ga3a92c49f229bae04593073664f56cd35}\label{group__RST__MGR__STATUS_ga3a92c49f229bae04593073664f56cd35}} 
\index{Reset Status@{Reset Status}!alt\_reset\_event\_clear@{alt\_reset\_event\_clear}}
\index{alt\_reset\_event\_clear@{alt\_reset\_event\_clear}!Reset Status@{Reset Status}}
\subsubsection{\texorpdfstring{alt\_reset\_event\_clear()}{alt\_reset\_event\_clear()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+reset\+\_\+event\+\_\+clear (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{event\+\_\+mask }\end{DoxyParamCaption})}

Clears the reset and timeout events that caused the last reset.


\begin{DoxyParams}{Parameters}
{\em event\+\_\+mask} & A mask of the selected reset and timeout events to clear in the Reset Manager {\itshape stat} register. The mask selection can be formed using the A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+t enumeration values.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__RST__MGR__STATUS_ga325735bfbb9bb88cfac8dd748c381f91}\label{group__RST__MGR__STATUS_ga325735bfbb9bb88cfac8dd748c381f91}} 
\index{Reset Status@{Reset Status}!alt\_reset\_event\_get@{alt\_reset\_event\_get}}
\index{alt\_reset\_event\_get@{alt\_reset\_event\_get}!Reset Status@{Reset Status}}
\subsubsection{\texorpdfstring{alt\_reset\_event\_get()}{alt\_reset\_event\_get()}}
{\footnotesize\ttfamily uint32\+\_\+t alt\+\_\+reset\+\_\+event\+\_\+get (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Gets the reset and timeout events that caused the last reset.

The A\+L\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+t enumeration values should be used to selectively examine the returned reset cause(s).

\begin{DoxyReturn}{Returns}
A mask of the reset and/or timeout events that caused the last reset. 
\end{DoxyReturn}
