// Seed: 1691083335
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input tri1 id_2
);
  wire id_4;
  id_6(
      .id_0(id_5)
  );
  reg id_7;
  reg id_8;
  always_latch @(posedge id_0) begin
    id_5 <= 1;
    id_7 <= id_8;
  end
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    input  wor   id_2,
    output tri   id_3,
    input  uwire id_4,
    input  uwire id_5,
    input  wor   id_6,
    input  wor   id_7
);
  wire id_9;
  module_0(
      id_0, id_1, id_1
  );
endmodule
