
// Code your testbench here
// or browse Examples
module tb_TinyMIPS;
    parameter SIZE = 8, DEPTH = 2**SIZE;
    reg clk, rst;
    wire wrEn;
 	wire [7:0] addr_toRAM;
    wire [15:0] data_toRAM, data_fromRAM;

    TinyMIPS uut1 (clk, rst, data_fromRAM, wrEn, addr_toRAM, data_toRAM);
    blram #(SIZE, DEPTH) uut2 (clk, rst, wrEn, addr_toRAM, data_toRAM, data_fromRAM);

    initial begin
		clk = 1;
		forever
			#5 clk = ~clk;
	end

	initial begin
		rst = 1;
		repeat (10) @(posedge clk);
		rst <= #1 0;
		repeat (600) @(posedge clk);
		$finish;
	end
  
  	initial begin

    	$dumpfile("test.vcd");
      $dumpvars(0, tb_test2);
       
      
      //test2
      	uut2.mem[0] = 16'b0111001000000000; // CPi R1 0
        uut2.mem[1] = 16'b0111010000000000; // CPi R2 0
        uut2.mem[2] = 16'b0111011000000101; // CPi R3 5
        uut2.mem[3] = 16'b0100100001001010; // LD R4 R1 10
        uut2.mem[4] = 16'b0000010010100000; // ADD R2 R2 R4
        uut2.mem[5] = 16'b0001001001000001; // ADDi R1 R1 1
        uut2.mem[6] = 16'b1001001011111101; // BLT R1 R3 -3
        uut2.mem[7] = 16'b0101010001001010; // ST R2 R1 10
      uut2.mem[10] = 16'b0000000000000101; // Data 5
      uut2.mem[11] = 16'b0000000000001000; // Data8
      uut2.mem[12] = 16'b0000000000001111; // Data15
      uut2.mem[13] = 16'b0000000000010001; // Data17
      uut2.mem[14] = 16'b0000000000010110; // Data22
        uut2.mem[15] = 16'b0000000000000000; // Result
      
      
      

        // Monitor for debugging
        $monitor("Time: %d, PC: %d, wrEn: %b, addr_toRAM: %h, data_toRAM: %h, data_fromRAM: %h, uut.RF[2]: %d", 
               $time, uut1.PC, wrEn, addr_toRAM, data_toRAM, data_fromRAM, uut.RF[2]);
  	end

    
    end
  	
endmodule
