
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003449                       # Number of seconds simulated
sim_ticks                                  3448966551                       # Number of ticks simulated
final_tick                               574980004227                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 298488                       # Simulator instruction rate (inst/s)
host_op_rate                                   383942                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 239530                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917844                       # Number of bytes of host memory used
host_seconds                                 14398.88                       # Real time elapsed on the host
sim_insts                                  4297888823                       # Number of instructions simulated
sim_ops                                    5528332952                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       473344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       616704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       371712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       323584                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1807744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22400                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       295936                       # Number of bytes written to this memory
system.physmem.bytes_written::total            295936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           48                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3698                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4818                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2904                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2528                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14123                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2312                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2312                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1781403                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    137242270                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1521615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    178808345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1670065                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    107774893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1521615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     93820568                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               524140775                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1781403                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1521615                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1670065                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1521615                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6494699                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          85804253                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               85804253                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          85804253                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1781403                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    137242270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1521615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    178808345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1670065                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    107774893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1521615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     93820568                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              609945028                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8270904                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2860419                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2493913                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189273                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1427447                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1385120                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200371                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5735                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3502019                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15880932                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2860419                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1585491                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3361366                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         879137                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        399248                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1722253                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91128                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7951354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.301834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.287369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4589988     57.73%     57.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          602103      7.57%     65.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293865      3.70%     68.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          220387      2.77%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182056      2.29%     74.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158052      1.99%     76.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54719      0.69%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196565      2.47%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1653619     20.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7951354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.345841                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.920096                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3626668                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       375317                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3247189                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16299                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        685880                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313273                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2853                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17750880                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4467                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        685880                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3778365                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         184804                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43606                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3110438                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       148254                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17190204                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           66                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70838                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        65033                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22764004                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78261776                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78261776                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903403                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7860558                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2085                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1085                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           374293                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2630941                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       596007                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7437                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       143082                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16167900                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2092                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13787474                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18536                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4686304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12688870                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7951354                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.733978                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.859463                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2883059     36.26%     36.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1697610     21.35%     57.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       829228     10.43%     68.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       994901     12.51%     80.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       755245      9.50%     90.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476863      6.00%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       206807      2.60%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60560      0.76%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47081      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7951354                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58378     72.68%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12630     15.72%     88.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9316     11.60%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10815295     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109450      0.79%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2362566     17.14%     96.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       499167      3.62%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13787474                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.666985                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80324                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005826                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35625158                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20856401                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13302326                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13867798                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22495                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       742861                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          101                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156253                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        685880                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         111456                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8496                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16169993                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62423                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2630941                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       596007                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1079                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4384                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           43                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          108                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95180                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112541                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207721                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13483755                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2260352                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       303715                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2745768                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018556                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            485416                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.630264                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13327752                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13302326                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7999742                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19707370                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.608328                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405926                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370186                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4799947                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2033                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187507                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7265474                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.564961                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.287414                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3430050     47.21%     47.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1533100     21.10%     68.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838846     11.55%     79.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305768      4.21%     84.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       260035      3.58%     87.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115124      1.58%     89.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       278802      3.84%     93.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76474      1.05%     94.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       427275      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7265474                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370186                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327829                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888075                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       427275                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23008228                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33026951                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 319550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.827090                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.827090                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.209058                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.209058                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62434204                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17454759                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18315202                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2026                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 8270904                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2909503                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2361220                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198626                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1206821                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1144093                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          309584                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8552                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3047624                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16038503                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2909503                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1453677                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3385689                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1043447                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        596598                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1499228                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90250                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7870142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.511859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.320847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4484453     56.98%     56.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          212573      2.70%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          241469      3.07%     62.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          440951      5.60%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197154      2.51%     70.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          304507      3.87%     74.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          166242      2.11%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140624      1.79%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1682169     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7870142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.351776                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.939148                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3217603                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       551268                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3229601                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33373                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        838292                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       494471                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2831                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19081834                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4522                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        838292                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3393186                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         154873                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       153079                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3083350                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       247357                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18335562                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4993                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132965                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71032                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          721                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25683271                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85412325                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85412325                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15794081                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9889109                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3858                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2324                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           632295                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1708342                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       874041                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13302                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       312603                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17226377                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3848                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13868535                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27144                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5816073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17416020                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          730                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7870142                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762171                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917384                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2782997     35.36%     35.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1653674     21.01%     56.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1147640     14.58%     70.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       787144     10.00%     80.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       648101      8.23%     89.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       353586      4.49%     93.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       349589      4.44%     98.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        79007      1.00%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68404      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7870142                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         100792     77.15%     77.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13955     10.68%     87.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15885     12.16%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11565733     83.40%     83.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       196148      1.41%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1528      0.01%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1382289      9.97%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       722837      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13868535                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.676786                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             130636                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009420                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35764991                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23046446                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13467474                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13999171                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26957                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       666656                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          207                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       221337                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        838292                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          63950                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9192                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17230225                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60235                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1708342                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       874041                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2292                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6478                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118051                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       113286                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       231337                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13606857                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1289298                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       261677                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1985299                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1927188                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            696001                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.645147                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13478114                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13467474                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8816011                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24736598                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.628295                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356395                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9257321                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11369868                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5860278                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3118                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201166                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7031850                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.616910                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.156438                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2810575     39.97%     39.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1898173     26.99%     66.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       778642     11.07%     78.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       388882      5.53%     83.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       398133      5.66%     89.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       157713      2.24%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171535      2.44%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88118      1.25%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       340079      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7031850                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9257321                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11369868                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1694341                       # Number of memory references committed
system.switch_cpus1.commit.loads              1041665                       # Number of loads committed
system.switch_cpus1.commit.membars               1551                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1634767                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10243296                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       231359                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       340079                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23921774                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35299445                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 400762                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9257321                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11369868                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9257321                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.893445                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.893445                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.119264                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.119264                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61171712                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18622578                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17661435                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3112                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8270904                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3021792                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2462229                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       200636                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1227842                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1170621                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          321942                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8832                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3107273                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16499368                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3021792                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1492563                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3456155                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1081887                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        531432                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1524070                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        86048                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7973210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.563663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.368189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4517055     56.65%     56.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          241325      3.03%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          251066      3.15%     62.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          396955      4.98%     67.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          186789      2.34%     70.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          264688      3.32%     73.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          177736      2.23%     75.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          131476      1.65%     77.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1806120     22.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7973210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365352                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.994869                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3273273                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       488754                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3306069                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        27799                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        877311                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       512560                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1056                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19708850                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3931                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        877311                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3438533                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         111348                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       164102                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3166681                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       215231                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18998177                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        124273                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        63895                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26606161                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88553796                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88553796                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16201599                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10404562                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3254                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1662                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           569958                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1770039                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       912451                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9706                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       314040                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17804729                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3276                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14126184                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25386                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6155036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18999038                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7973210                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.771706                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.927926                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2808278     35.22%     35.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1710300     21.45%     56.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1126675     14.13%     70.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       754074      9.46%     80.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       689913      8.65%     88.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       386672      4.85%     93.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       346578      4.35%     98.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        77928      0.98%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        72792      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7973210                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         105891     77.62%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15596     11.43%     89.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14934     10.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11791662     83.47%     83.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       187933      1.33%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1593      0.01%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1399305      9.91%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       745691      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14126184                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.707937                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             136421                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009657                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36387385                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23963158                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13722263                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14262605                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20327                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       710022                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       241576                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        877311                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          71362                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12727                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17808006                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        43199                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1770039                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       912451                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1657                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10231                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       119521                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       233798                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13870649                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1306524                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       255535                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2025815                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1971742                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            719291                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.677041                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13732804                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13722263                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9005459                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25601826                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.659101                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351751                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9440399                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11622563                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6185484                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       202412                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7095899                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.637927                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.170062                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2759847     38.89%     38.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1989081     28.03%     66.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       790202     11.14%     78.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       397023      5.60%     83.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       365474      5.15%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166004      2.34%     91.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       181764      2.56%     93.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        92523      1.30%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       353981      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7095899                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9440399                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11622563                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1730892                       # Number of memory references committed
system.switch_cpus2.commit.loads              1060017                       # Number of loads committed
system.switch_cpus2.commit.membars               1619                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1678029                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10470196                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       239517                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       353981                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24549796                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36494399                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4742                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 297694                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9440399                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11622563                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9440399                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.876118                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.876118                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.141399                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.141399                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62269291                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19031657                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18143743                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3238                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8270904                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2987557                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2434073                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       202763                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1219373                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1163490                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          314810                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8978                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3128821                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16298429                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2987557                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1478300                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3612686                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1040517                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        539812                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1533036                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        82403                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8117217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.483181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.317177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4504531     55.49%     55.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          374597      4.61%     60.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          373961      4.61%     64.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          463076      5.70%     70.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          143912      1.77%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          181821      2.24%     74.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          151363      1.86%     76.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          139807      1.72%     78.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1784149     21.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8117217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.361213                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.970574                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3283014                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       513351                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3452677                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        32591                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        835583                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       505511                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          333                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19424870                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1946                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        835583                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3432160                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          62062                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       279555                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3334024                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       173824                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18752662                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        107050                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        47584                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26337014                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87366453                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87366453                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16344784                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9992184                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3423                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1796                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           482266                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1734906                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       898878                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         7933                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       275183                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17625834                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3430                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14196770                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29687                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5876741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17731564                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8117217                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.748970                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.908164                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2942915     36.26%     36.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1668748     20.56%     56.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1114195     13.73%     70.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       775108      9.55%     80.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       771051      9.50%     89.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       370703      4.57%     94.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       351166      4.33%     98.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        57055      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        66276      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8117217                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          89880     75.43%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15097     12.67%     88.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14182     11.90%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11865460     83.58%     83.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       177628      1.25%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1622      0.01%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1404267      9.89%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       747793      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14196770                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.716471                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             119159                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008393                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36659600                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23506126                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13800774                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14315929                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        17307                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       668156                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       221549                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        835583                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          39822                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4908                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17629264                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        38084                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1734906                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       898878                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1778                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3774                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       122373                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       114727                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       237100                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13952026                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1311845                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       244741                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2034501                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1993182                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            722656                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.686880                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13816845                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13800774                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8956625                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25270315                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.668593                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354433                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9507062                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11719308                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5909971                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3313                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       204209                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7281634                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.609434                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.155966                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2924272     40.16%     40.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1963176     26.96%     67.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       798564     10.97%     78.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       434019      5.96%     84.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       380127      5.22%     89.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       155009      2.13%     91.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       174128      2.39%     93.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       102086      1.40%     95.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       350253      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7281634                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9507062                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11719308                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1744074                       # Number of memory references committed
system.switch_cpus3.commit.loads              1066748                       # Number of loads committed
system.switch_cpus3.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1700508                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10549906                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       242248                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       350253                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24560491                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36094967                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2875                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 153687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9507062                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11719308                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9507062                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.869975                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.869975                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.149459                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.149459                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        62623847                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19181583                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17949068                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3304                       # number of misc regfile writes
system.l2.replacements                          14225                       # number of replacements
system.l2.tagsinuse                       2046.446739                       # Cycle average of tags in use
system.l2.total_refs                            12901                       # Total number of references to valid blocks.
system.l2.sampled_refs                          16270                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.792932                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            28.232331                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.345270                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    480.878146                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      4.927358                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    551.070973                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      4.929690                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    398.212464                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      4.516343                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    339.308582                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             54.134185                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             73.077879                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data             51.673398                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data             50.140119                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013785                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002610                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.234804                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002406                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.269078                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002407                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.194440                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002205                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.165678                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.026433                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.035683                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.025231                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.024482                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999242                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1706                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2066                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         1281                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1094                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6155                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2972                       # number of Writeback hits
system.l2.Writeback_hits::total                  2972                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   158                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1722                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2117                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         1333                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1133                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6313                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1722                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2117                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         1333                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1133                       # number of overall hits
system.l2.overall_hits::total                    6313                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3692                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4814                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2904                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2528                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14113                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  12                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3699                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4819                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2904                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2528                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14125                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3699                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4819                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2904                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2528                       # number of overall misses
system.l2.overall_misses::total                 14125                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2924928                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    223283746                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2388477                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    288707662                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2635758                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    183869236                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2360785                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    154953479                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       861124071                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       451090                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       339379                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        790469                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2924928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    223734836                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2388477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    289047041                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2635758                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    183869236                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2360785                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    154953479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        861914540                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2924928                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    223734836                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2388477                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    289047041                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2635758                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    183869236                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2360785                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    154953479                       # number of overall miss cycles
system.l2.overall_miss_latency::total       861914540                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6880                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4185                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3622                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               20268                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2972                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2972                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               170                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5421                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6936                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4237                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3661                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20438                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5421                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6936                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4237                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3661                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20438                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.683957                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.931818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.699709                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.957447                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.693907                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.697957                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.696319                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.304348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.089286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.070588                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.682346                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.931818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.694781                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.957447                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.685391                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.690522                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.691115                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.682346                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.931818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.694781                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.957447                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.685391                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.690522                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.691115                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        60936                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 60477.721018                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 58255.536585                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59972.509763                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 58572.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 63315.852617                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 57580.121951                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 61294.888845                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61016.372919                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 64441.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 67875.800000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65872.416667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        60936                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 60485.221952                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 58255.536585                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59980.709898                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 58572.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 63315.852617                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 57580.121951                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 61294.888845                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61020.498407                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        60936                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 60485.221952                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 58255.536585                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59980.709898                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 58572.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 63315.852617                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 57580.121951                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 61294.888845                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61020.498407                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2312                       # number of writebacks
system.l2.writebacks::total                      2312                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  2                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3691                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4813                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2904                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2528                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14111                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             12                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14123                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14123                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2653058                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    201965739                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2154476                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    261033198                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2376722                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    167111761                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2130155                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    140394446                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    779819555                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       413045                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       308343                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       721388                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2653058                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    202378784                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2154476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    261341541                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2376722                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    167111761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2130155                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    140394446                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    780540943                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2653058                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    202378784                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2154476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    261341541                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2376722                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    167111761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2130155                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    140394446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    780540943                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.683772                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.699564                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.957447                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.693907                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.697957                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.696221                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.304348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.089286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.070588                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.682162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.931818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.694637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.957447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.685391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.690522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.691017                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.682162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.931818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.694637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.957447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.685391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.690522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.691017                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 55272.041667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 54718.433758                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52548.195122                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54235.029711                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52816.044444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57545.372245                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        51955                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 55535.777690                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55263.238254                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 59006.428571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 61668.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60115.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 55272.041667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 54726.550568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52548.195122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54242.744085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 52816.044444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57545.372245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        51955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 55535.777690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55267.361255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 55272.041667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 54726.550568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52548.195122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54242.744085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 52816.044444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57545.372245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        51955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 55535.777690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55267.361255                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               559.461069                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001754712                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   568                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1763652.661972                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    45.119857                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.341212                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.072307                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.824265                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.896572                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1722191                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1722191                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1722191                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1722191                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1722191                       # number of overall hits
system.cpu0.icache.overall_hits::total        1722191                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           62                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           62                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           62                       # number of overall misses
system.cpu0.icache.overall_misses::total           62                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3759954                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3759954                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3759954                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3759954                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3759954                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3759954                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1722253                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1722253                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1722253                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1722253                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1722253                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1722253                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 60644.419355                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60644.419355                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 60644.419355                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60644.419355                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 60644.419355                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60644.419355                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           50                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           50                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           50                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3074381                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3074381                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3074381                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3074381                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3074381                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3074381                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 61487.620000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61487.620000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 61487.620000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61487.620000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 61487.620000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61487.620000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5421                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250806                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5677                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39325.489871                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.025004                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.974996                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785254                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214746                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056420                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056420                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437588                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1054                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1054                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1013                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1013                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2494008                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2494008                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2494008                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2494008                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19840                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19840                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           68                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19908                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19908                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19908                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19908                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1188342919                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1188342919                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2974954                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2974954                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1191317873                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1191317873                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1191317873                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1191317873                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2076260                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2076260                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1013                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1013                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2513916                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2513916                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2513916                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2513916                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009556                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009556                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007919                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007919                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007919                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007919                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 59896.316482                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59896.316482                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 43749.323529                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43749.323529                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 59841.163000                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 59841.163000                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 59841.163000                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 59841.163000                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          548                       # number of writebacks
system.cpu0.dcache.writebacks::total              548                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14442                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14442                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14487                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14487                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14487                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14487                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5398                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5398                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5421                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5421                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5421                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5421                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    244334893                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    244334893                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       735265                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       735265                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    245070158                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    245070158                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    245070158                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    245070158                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002156                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002156                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002156                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002156                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45263.966840                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45263.966840                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 31968.043478                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31968.043478                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 45207.555433                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45207.555433                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 45207.555433                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45207.555433                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.881555                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088472526                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2109442.879845                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.881555                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062310                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.818720                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1499175                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1499175                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1499175                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1499175                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1499175                       # number of overall hits
system.cpu1.icache.overall_hits::total        1499175                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3342218                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3342218                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3342218                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3342218                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3342218                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3342218                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1499228                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1499228                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1499228                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1499228                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1499228                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1499228                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 63060.716981                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63060.716981                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 63060.716981                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63060.716981                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 63060.716981                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63060.716981                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2733908                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2733908                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2733908                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2733908                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2733908                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2733908                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 62134.272727                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62134.272727                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 62134.272727                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62134.272727                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 62134.272727                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62134.272727                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6935                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177667293                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7191                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24706.896537                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.090601                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.909399                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887073                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112927                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1004411                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1004411                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       649329                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        649329                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2232                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2232                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1556                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1556                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1653740                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1653740                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1653740                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1653740                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14338                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14338                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          173                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          173                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14511                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14511                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14511                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14511                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    804247859                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    804247859                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6825696                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6825696                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    811073555                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    811073555                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    811073555                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    811073555                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1018749                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1018749                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       649502                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       649502                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1556                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1556                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1668251                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1668251                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1668251                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1668251                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014074                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014074                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000266                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000266                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008698                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008698                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008698                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008698                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56092.053215                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56092.053215                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 39454.890173                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39454.890173                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 55893.705120                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55893.705120                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 55893.705120                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55893.705120                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          764                       # number of writebacks
system.cpu1.dcache.writebacks::total              764                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7458                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7458                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          117                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7575                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7575                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7575                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7575                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6880                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6880                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6936                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6936                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6936                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6936                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    317534953                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    317534953                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1548257                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1548257                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    319083210                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    319083210                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    319083210                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    319083210                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006753                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006753                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000086                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004158                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004158                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004158                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004158                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46153.336192                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 46153.336192                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27647.446429                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27647.446429                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 46003.923010                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 46003.923010                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 46003.923010                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 46003.923010                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               504.838578                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086300035                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2134184.744597                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    42.838578                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.068652                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.809036                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1524009                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1524009                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1524009                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1524009                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1524009                       # number of overall hits
system.cpu2.icache.overall_hits::total        1524009                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           61                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           61                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           61                       # number of overall misses
system.cpu2.icache.overall_misses::total           61                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3648477                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3648477                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3648477                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3648477                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3648477                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3648477                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1524070                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1524070                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1524070                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1524070                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1524070                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1524070                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 59811.098361                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 59811.098361                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 59811.098361                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 59811.098361                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 59811.098361                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 59811.098361                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           47                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           47                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2887073                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2887073                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2887073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2887073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2887073                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2887073                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 61427.085106                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61427.085106                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 61427.085106                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61427.085106                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 61427.085106                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61427.085106                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4237                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166146817                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4493                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36979.037837                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.250886                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.749114                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.872074                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.127926                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1021551                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1021551                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       667450                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        667450                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1619                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1619                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1619                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1619                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1689001                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1689001                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1689001                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1689001                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11408                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11408                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          159                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          159                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11567                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11567                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11567                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11567                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    718609111                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    718609111                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4802567                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4802567                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    723411678                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    723411678                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    723411678                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    723411678                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1032959                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1032959                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       667609                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       667609                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1700568                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1700568                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1700568                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1700568                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.011044                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.011044                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000238                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000238                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006802                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006802                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006802                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006802                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 62991.682241                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 62991.682241                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 30204.823899                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 30204.823899                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 62540.994035                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 62540.994035                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 62540.994035                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 62540.994035                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          882                       # number of writebacks
system.cpu2.dcache.writebacks::total              882                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7223                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7223                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          107                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7330                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7330                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7330                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7330                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4185                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4185                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4237                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4237                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4237                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4237                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    201961814                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    201961814                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1043533                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1043533                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    203005347                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    203005347                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    203005347                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    203005347                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004051                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004051                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002492                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002492                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002492                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002492                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48258.497969                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 48258.497969                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 20067.942308                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 20067.942308                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 47912.519943                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 47912.519943                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 47912.519943                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 47912.519943                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.578612                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089494291                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2136263.315686                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.578612                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063427                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.813427                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1532982                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1532982                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1532982                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1532982                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1532982                       # number of overall hits
system.cpu3.icache.overall_hits::total        1532982                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3465630                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3465630                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3465630                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3465630                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3465630                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3465630                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1533036                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1533036                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1533036                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1533036                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1533036                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1533036                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 64178.333333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64178.333333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 64178.333333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64178.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 64178.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64178.333333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2802235                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2802235                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2802235                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2802235                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2802235                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2802235                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 66719.880952                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 66719.880952                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 66719.880952                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 66719.880952                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 66719.880952                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 66719.880952                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3661                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161223258                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3917                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              41159.882053                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   220.749362                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    35.250638                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.862302                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.137698                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1027801                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1027801                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       673783                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        673783                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1725                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1725                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1652                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1701584                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1701584                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1701584                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1701584                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         8098                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         8098                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          126                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          126                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8224                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8224                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8224                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8224                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    487288976                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    487288976                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      4330807                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4330807                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    491619783                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    491619783                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    491619783                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    491619783                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1035899                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1035899                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       673909                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       673909                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1709808                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1709808                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1709808                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1709808                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007817                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007817                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000187                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000187                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004810                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004810                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004810                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004810                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 60173.990615                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 60173.990615                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 34371.484127                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 34371.484127                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 59778.670112                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 59778.670112                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 59778.670112                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 59778.670112                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          778                       # number of writebacks
system.cpu3.dcache.writebacks::total              778                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         4476                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4476                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           87                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         4563                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4563                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         4563                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4563                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3622                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3622                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           39                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3661                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3661                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3661                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3661                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    172722680                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    172722680                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1001927                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1001927                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    173724607                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    173724607                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    173724607                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    173724607                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002141                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002141                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002141                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002141                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 47687.101049                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 47687.101049                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 25690.435897                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25690.435897                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 47452.774379                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 47452.774379                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 47452.774379                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 47452.774379                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
