# Design of MIPS SOC - RTL Code

3rd Year Hardware Design Winter Semester, CQU.

The MIPS SOC RTL code, extended to 52 instrs, able to pass all the independent functional tests.

SRAM-SOC project which is able to pass 64 trace functional test-points and demonstrate on N4ddr: https://github.com/Yizhang-Zhu/Design-of-MIPS-SRAM-SOC

Expriment instruction documents link: https://github.com/cyyself/CO-lab-material-CQU
