Timing Analyzer report for cpu0
Sat Jun 06 16:38:53 2020
Version 5.0 Build 148 04/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Minimum tco
 11. Minimum tpd
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+---------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------+-----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 40.196 ns                        ; reset               ; flag_reg:inst2|flag_z ;            ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.280 ns                        ; reg:inst5|q[5]      ; reg_data[5]           ; clk        ;          ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 22.503 ns                        ; reg_sel[1]          ; reg_data[7]           ;            ;          ; 0            ;
; Worst-case th                ; N/A   ; None          ; -14.870 ns                       ; reset               ; ir:inst20|q[5]        ;            ; clk      ; 0            ;
; Worst-case Minimum tco       ; N/A   ; None          ; 9.875 ns                         ; reg:inst11|q[1]     ; reg_data[1]           ; clk        ;          ; 0            ;
; Worst-case Minimum tpd       ; N/A   ; None          ; 16.639 ns                        ; sel[0]              ; reg_data[7]           ;            ;          ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 23.88 MHz ( period = 41.874 ns ) ; timer:inst|state.s3 ; flag_reg:inst2|flag_z ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                     ;                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------+-----------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1C12Q240C8       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; On                 ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; NONE             ; 0.000 ns      ; 0.000 ns     ; NONE     ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+---------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 23.88 MHz ( period = 41.874 ns )                    ; timer:inst|state.s3 ; flag_reg:inst2|flag_z ; clk        ; clk      ; None                        ; None                      ; 41.613 ns               ;
; N/A                                     ; 24.17 MHz ( period = 41.380 ns )                    ; timer:inst|state.s3 ; reg:inst13|q[4]       ; clk        ; clk      ; None                        ; None                      ; 41.197 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.257 ns )                    ; timer:inst|state.s0 ; flag_reg:inst2|flag_z ; clk        ; clk      ; None                        ; None                      ; 40.918 ns               ;
; N/A                                     ; 24.53 MHz ( period = 40.763 ns )                    ; timer:inst|state.s0 ; reg:inst13|q[4]       ; clk        ; clk      ; None                        ; None                      ; 40.502 ns               ;
; N/A                                     ; 24.57 MHz ( period = 40.693 ns )                    ; timer:inst|state.s3 ; pc:inst19|q[4]        ; clk        ; clk      ; None                        ; None                      ; 40.499 ns               ;
; N/A                                     ; 24.57 MHz ( period = 40.693 ns )                    ; timer:inst|state.s3 ; reg:inst11|q[4]       ; clk        ; clk      ; None                        ; None                      ; 40.499 ns               ;
; N/A                                     ; 24.71 MHz ( period = 40.466 ns )                    ; timer:inst|state.s3 ; reg:inst11|q[3]       ; clk        ; clk      ; None                        ; None                      ; 40.272 ns               ;
; N/A                                     ; 24.81 MHz ( period = 40.299 ns )                    ; timer:inst|state.s3 ; reg:inst13|q[2]       ; clk        ; clk      ; None                        ; None                      ; 40.038 ns               ;
; N/A                                     ; 24.82 MHz ( period = 40.283 ns )                    ; timer:inst|state.s3 ; pc:inst19|q[2]        ; clk        ; clk      ; None                        ; None                      ; 40.089 ns               ;
; N/A                                     ; 24.83 MHz ( period = 40.281 ns )                    ; timer:inst|state.s3 ; reg:inst5|q[2]        ; clk        ; clk      ; None                        ; None                      ; 40.087 ns               ;
; N/A                                     ; 24.89 MHz ( period = 40.184 ns )                    ; ir:inst20|q[6]      ; flag_reg:inst2|flag_z ; clk        ; clk      ; None                        ; None                      ; 39.923 ns               ;
; N/A                                     ; 24.95 MHz ( period = 40.076 ns )                    ; timer:inst|state.s0 ; pc:inst19|q[4]        ; clk        ; clk      ; None                        ; None                      ; 39.804 ns               ;
; N/A                                     ; 24.95 MHz ( period = 40.076 ns )                    ; timer:inst|state.s0 ; reg:inst11|q[4]       ; clk        ; clk      ; None                        ; None                      ; 39.804 ns               ;
; N/A                                     ; 25.00 MHz ( period = 39.994 ns )                    ; timer:inst|state.s3 ; reg:inst5|q[3]        ; clk        ; clk      ; None                        ; None                      ; 39.800 ns               ;
; N/A                                     ; 25.09 MHz ( period = 39.849 ns )                    ; timer:inst|state.s0 ; reg:inst11|q[3]       ; clk        ; clk      ; None                        ; None                      ; 39.577 ns               ;
; N/A                                     ; 25.20 MHz ( period = 39.690 ns )                    ; ir:inst20|q[6]      ; reg:inst13|q[4]       ; clk        ; clk      ; None                        ; None                      ; 39.507 ns               ;
; N/A                                     ; 25.20 MHz ( period = 39.682 ns )                    ; timer:inst|state.s0 ; reg:inst13|q[2]       ; clk        ; clk      ; None                        ; None                      ; 39.343 ns               ;
; N/A                                     ; 25.21 MHz ( period = 39.666 ns )                    ; timer:inst|state.s0 ; pc:inst19|q[2]        ; clk        ; clk      ; None                        ; None                      ; 39.394 ns               ;
; N/A                                     ; 25.21 MHz ( period = 39.664 ns )                    ; timer:inst|state.s0 ; reg:inst5|q[2]        ; clk        ; clk      ; None                        ; None                      ; 39.392 ns               ;
; N/A                                     ; 25.35 MHz ( period = 39.446 ns )                    ; timer:inst|state.s3 ; reg:inst13|q[5]       ; clk        ; clk      ; None                        ; None                      ; 39.263 ns               ;
; N/A                                     ; 25.40 MHz ( period = 39.377 ns )                    ; timer:inst|state.s0 ; reg:inst5|q[3]        ; clk        ; clk      ; None                        ; None                      ; 39.105 ns               ;
; N/A                                     ; 25.47 MHz ( period = 39.256 ns )                    ; timer:inst|state.s1 ; flag_reg:inst2|flag_z ; clk        ; clk      ; None                        ; None                      ; 38.995 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.216 ns )                    ; timer:inst|state.s3 ; reg:inst5|q[5]        ; clk        ; clk      ; None                        ; None                      ; 38.955 ns               ;
; N/A                                     ; 25.51 MHz ( period = 39.203 ns )                    ; timer:inst|state.s3 ; reg:inst13|q[3]       ; clk        ; clk      ; None                        ; None                      ; 39.009 ns               ;
; N/A                                     ; 25.53 MHz ( period = 39.162 ns )                    ; timer:inst|state.s3 ; reg:inst5|q[4]        ; clk        ; clk      ; None                        ; None                      ; 38.901 ns               ;
; N/A                                     ; 25.64 MHz ( period = 39.003 ns )                    ; ir:inst20|q[6]      ; pc:inst19|q[4]        ; clk        ; clk      ; None                        ; None                      ; 38.809 ns               ;
; N/A                                     ; 25.64 MHz ( period = 39.003 ns )                    ; ir:inst20|q[6]      ; reg:inst11|q[4]       ; clk        ; clk      ; None                        ; None                      ; 38.809 ns               ;
; N/A                                     ; 25.68 MHz ( period = 38.944 ns )                    ; timer:inst|state.s3 ; reg:inst11|q[2]       ; clk        ; clk      ; None                        ; None                      ; 38.750 ns               ;
; N/A                                     ; 25.68 MHz ( period = 38.939 ns )                    ; timer:inst|state.s3 ; reg:inst12|q[2]       ; clk        ; clk      ; None                        ; None                      ; 38.745 ns               ;
; N/A                                     ; 25.75 MHz ( period = 38.829 ns )                    ; timer:inst|state.s0 ; reg:inst13|q[5]       ; clk        ; clk      ; None                        ; None                      ; 38.568 ns               ;
; N/A                                     ; 25.76 MHz ( period = 38.813 ns )                    ; timer:inst|state.s5 ; flag_reg:inst2|flag_z ; clk        ; clk      ; None                        ; None                      ; 38.552 ns               ;
; N/A                                     ; 25.79 MHz ( period = 38.776 ns )                    ; ir:inst20|q[6]      ; reg:inst11|q[3]       ; clk        ; clk      ; None                        ; None                      ; 38.582 ns               ;
; N/A                                     ; 25.80 MHz ( period = 38.762 ns )                    ; timer:inst|state.s1 ; reg:inst13|q[4]       ; clk        ; clk      ; None                        ; None                      ; 38.579 ns               ;
; N/A                                     ; 25.80 MHz ( period = 38.753 ns )                    ; timer:inst|state.s3 ; pc:inst19|q[3]        ; clk        ; clk      ; None                        ; None                      ; 38.559 ns               ;
; N/A                                     ; 25.80 MHz ( period = 38.753 ns )                    ; timer:inst|state.s3 ; reg:inst12|q[3]       ; clk        ; clk      ; None                        ; None                      ; 38.559 ns               ;
; N/A                                     ; 25.84 MHz ( period = 38.698 ns )                    ; timer:inst|state.s4 ; flag_reg:inst2|flag_z ; clk        ; clk      ; None                        ; None                      ; 38.437 ns               ;
; N/A                                     ; 25.87 MHz ( period = 38.648 ns )                    ; timer:inst|state.s3 ; reg:inst13|q[6]       ; clk        ; clk      ; None                        ; None                      ; 38.387 ns               ;
; N/A                                     ; 25.88 MHz ( period = 38.637 ns )                    ; timer:inst|state.s3 ; reg:inst5|q[6]        ; clk        ; clk      ; None                        ; None                      ; 38.376 ns               ;
; N/A                                     ; 25.90 MHz ( period = 38.609 ns )                    ; ir:inst20|q[6]      ; reg:inst13|q[2]       ; clk        ; clk      ; None                        ; None                      ; 38.348 ns               ;
; N/A                                     ; 25.91 MHz ( period = 38.599 ns )                    ; timer:inst|state.s0 ; reg:inst5|q[5]        ; clk        ; clk      ; None                        ; None                      ; 38.260 ns               ;
; N/A                                     ; 25.91 MHz ( period = 38.593 ns )                    ; ir:inst20|q[6]      ; pc:inst19|q[2]        ; clk        ; clk      ; None                        ; None                      ; 38.399 ns               ;
; N/A                                     ; 25.91 MHz ( period = 38.591 ns )                    ; ir:inst20|q[6]      ; reg:inst5|q[2]        ; clk        ; clk      ; None                        ; None                      ; 38.397 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.586 ns )                    ; timer:inst|state.s0 ; reg:inst13|q[3]       ; clk        ; clk      ; None                        ; None                      ; 38.314 ns               ;
; N/A                                     ; 25.94 MHz ( period = 38.545 ns )                    ; timer:inst|state.s0 ; reg:inst5|q[4]        ; clk        ; clk      ; None                        ; None                      ; 38.206 ns               ;
; N/A                                     ; 26.04 MHz ( period = 38.409 ns )                    ; ir:inst20|q[7]      ; flag_reg:inst2|flag_z ; clk        ; clk      ; None                        ; None                      ; 38.148 ns               ;
; N/A                                     ; 26.09 MHz ( period = 38.327 ns )                    ; timer:inst|state.s0 ; reg:inst11|q[2]       ; clk        ; clk      ; None                        ; None                      ; 38.055 ns               ;
; N/A                                     ; 26.09 MHz ( period = 38.322 ns )                    ; timer:inst|state.s0 ; reg:inst12|q[2]       ; clk        ; clk      ; None                        ; None                      ; 38.050 ns               ;
; N/A                                     ; 26.10 MHz ( period = 38.319 ns )                    ; timer:inst|state.s5 ; reg:inst13|q[4]       ; clk        ; clk      ; None                        ; None                      ; 38.136 ns               ;
; N/A                                     ; 26.10 MHz ( period = 38.309 ns )                    ; timer:inst|state.s3 ; reg:inst11|q[6]       ; clk        ; clk      ; None                        ; None                      ; 38.048 ns               ;
; N/A                                     ; 26.10 MHz ( period = 38.308 ns )                    ; timer:inst|state.s3 ; pc:inst19|q[6]        ; clk        ; clk      ; None                        ; None                      ; 38.047 ns               ;
; N/A                                     ; 26.11 MHz ( period = 38.304 ns )                    ; ir:inst20|q[6]      ; reg:inst5|q[3]        ; clk        ; clk      ; None                        ; None                      ; 38.110 ns               ;
; N/A                                     ; 26.15 MHz ( period = 38.235 ns )                    ; timer:inst|state.s3 ; pc:inst19|q[5]        ; clk        ; clk      ; None                        ; None                      ; 38.041 ns               ;
; N/A                                     ; 26.16 MHz ( period = 38.230 ns )                    ; timer:inst|state.s3 ; reg:inst12|q[5]       ; clk        ; clk      ; None                        ; None                      ; 38.036 ns               ;
; N/A                                     ; 26.18 MHz ( period = 38.204 ns )                    ; timer:inst|state.s4 ; reg:inst13|q[4]       ; clk        ; clk      ; None                        ; None                      ; 38.021 ns               ;
; N/A                                     ; 26.18 MHz ( period = 38.202 ns )                    ; timer:inst|state.s3 ; ar:inst21|q[2]        ; clk        ; clk      ; None                        ; None                      ; 38.008 ns               ;
; N/A                                     ; 26.22 MHz ( period = 38.136 ns )                    ; timer:inst|state.s0 ; pc:inst19|q[3]        ; clk        ; clk      ; None                        ; None                      ; 37.864 ns               ;
; N/A                                     ; 26.22 MHz ( period = 38.136 ns )                    ; timer:inst|state.s0 ; reg:inst12|q[3]       ; clk        ; clk      ; None                        ; None                      ; 37.864 ns               ;
; N/A                                     ; 26.26 MHz ( period = 38.075 ns )                    ; timer:inst|state.s1 ; pc:inst19|q[4]        ; clk        ; clk      ; None                        ; None                      ; 37.881 ns               ;
; N/A                                     ; 26.26 MHz ( period = 38.075 ns )                    ; timer:inst|state.s1 ; reg:inst11|q[4]       ; clk        ; clk      ; None                        ; None                      ; 37.881 ns               ;
; N/A                                     ; 26.29 MHz ( period = 38.031 ns )                    ; timer:inst|state.s0 ; reg:inst13|q[6]       ; clk        ; clk      ; None                        ; None                      ; 37.692 ns               ;
; N/A                                     ; 26.30 MHz ( period = 38.028 ns )                    ; timer:inst|state.s3 ; ar:inst21|q[3]        ; clk        ; clk      ; None                        ; None                      ; 37.834 ns               ;
; N/A                                     ; 26.30 MHz ( period = 38.025 ns )                    ; ir:inst20|q[4]      ; flag_reg:inst2|flag_z ; clk        ; clk      ; None                        ; None                      ; 37.697 ns               ;
; N/A                                     ; 26.30 MHz ( period = 38.020 ns )                    ; timer:inst|state.s0 ; reg:inst5|q[6]        ; clk        ; clk      ; None                        ; None                      ; 37.681 ns               ;
; N/A                                     ; 26.31 MHz ( period = 38.008 ns )                    ; timer:inst|state.s3 ; reg:inst11|q[1]       ; clk        ; clk      ; None                        ; None                      ; 37.747 ns               ;
; N/A                                     ; 26.31 MHz ( period = 38.008 ns )                    ; timer:inst|state.s3 ; reg:inst5|q[1]        ; clk        ; clk      ; None                        ; None                      ; 37.747 ns               ;
; N/A                                     ; 26.37 MHz ( period = 37.915 ns )                    ; ir:inst20|q[7]      ; reg:inst13|q[4]       ; clk        ; clk      ; None                        ; None                      ; 37.732 ns               ;
; N/A                                     ; 26.42 MHz ( period = 37.848 ns )                    ; timer:inst|state.s1 ; reg:inst11|q[3]       ; clk        ; clk      ; None                        ; None                      ; 37.654 ns               ;
; N/A                                     ; 26.46 MHz ( period = 37.794 ns )                    ; timer:inst|state.s3 ; reg:inst13|q[7]       ; clk        ; clk      ; None                        ; None                      ; 37.600 ns               ;
; N/A                                     ; 26.46 MHz ( period = 37.792 ns )                    ; timer:inst|state.s3 ; reg:inst5|q[7]        ; clk        ; clk      ; None                        ; None                      ; 37.598 ns               ;
; N/A                                     ; 26.49 MHz ( period = 37.756 ns )                    ; ir:inst20|q[6]      ; reg:inst13|q[5]       ; clk        ; clk      ; None                        ; None                      ; 37.573 ns               ;
; N/A                                     ; 26.49 MHz ( period = 37.748 ns )                    ; ir:inst20|q[5]      ; flag_reg:inst2|flag_z ; clk        ; clk      ; None                        ; None                      ; 37.420 ns               ;
; N/A                                     ; 26.53 MHz ( period = 37.692 ns )                    ; timer:inst|state.s0 ; reg:inst11|q[6]       ; clk        ; clk      ; None                        ; None                      ; 37.353 ns               ;
; N/A                                     ; 26.53 MHz ( period = 37.691 ns )                    ; timer:inst|state.s0 ; pc:inst19|q[6]        ; clk        ; clk      ; None                        ; None                      ; 37.352 ns               ;
; N/A                                     ; 26.54 MHz ( period = 37.683 ns )                    ; timer:inst|state.s3 ; reg:inst12|q[7]       ; clk        ; clk      ; None                        ; None                      ; 37.489 ns               ;
; N/A                                     ; 26.54 MHz ( period = 37.681 ns )                    ; timer:inst|state.s1 ; reg:inst13|q[2]       ; clk        ; clk      ; None                        ; None                      ; 37.420 ns               ;
; N/A                                     ; 26.54 MHz ( period = 37.681 ns )                    ; timer:inst|state.s3 ; reg:inst11|q[7]       ; clk        ; clk      ; None                        ; None                      ; 37.487 ns               ;
; N/A                                     ; 26.55 MHz ( period = 37.665 ns )                    ; timer:inst|state.s1 ; pc:inst19|q[2]        ; clk        ; clk      ; None                        ; None                      ; 37.471 ns               ;
; N/A                                     ; 26.55 MHz ( period = 37.663 ns )                    ; timer:inst|state.s1 ; reg:inst5|q[2]        ; clk        ; clk      ; None                        ; None                      ; 37.469 ns               ;
; N/A                                     ; 26.57 MHz ( period = 37.632 ns )                    ; timer:inst|state.s5 ; pc:inst19|q[4]        ; clk        ; clk      ; None                        ; None                      ; 37.438 ns               ;
; N/A                                     ; 26.57 MHz ( period = 37.632 ns )                    ; timer:inst|state.s5 ; reg:inst11|q[4]       ; clk        ; clk      ; None                        ; None                      ; 37.438 ns               ;
; N/A                                     ; 26.58 MHz ( period = 37.618 ns )                    ; timer:inst|state.s0 ; pc:inst19|q[5]        ; clk        ; clk      ; None                        ; None                      ; 37.346 ns               ;
; N/A                                     ; 26.59 MHz ( period = 37.613 ns )                    ; timer:inst|state.s0 ; reg:inst12|q[5]       ; clk        ; clk      ; None                        ; None                      ; 37.341 ns               ;
; N/A                                     ; 26.61 MHz ( period = 37.585 ns )                    ; timer:inst|state.s0 ; ar:inst21|q[2]        ; clk        ; clk      ; None                        ; None                      ; 37.313 ns               ;
; N/A                                     ; 26.63 MHz ( period = 37.557 ns )                    ; timer:inst|state.s3 ; reg:inst12|q[4]       ; clk        ; clk      ; None                        ; None                      ; 37.363 ns               ;
; N/A                                     ; 26.64 MHz ( period = 37.531 ns )                    ; ir:inst20|q[4]      ; reg:inst13|q[4]       ; clk        ; clk      ; None                        ; None                      ; 37.281 ns               ;
; N/A                                     ; 26.65 MHz ( period = 37.526 ns )                    ; ir:inst20|q[6]      ; reg:inst5|q[5]        ; clk        ; clk      ; None                        ; None                      ; 37.265 ns               ;
; N/A                                     ; 26.65 MHz ( period = 37.517 ns )                    ; timer:inst|state.s4 ; pc:inst19|q[4]        ; clk        ; clk      ; None                        ; None                      ; 37.323 ns               ;
; N/A                                     ; 26.65 MHz ( period = 37.517 ns )                    ; timer:inst|state.s4 ; reg:inst11|q[4]       ; clk        ; clk      ; None                        ; None                      ; 37.323 ns               ;
; N/A                                     ; 26.66 MHz ( period = 37.513 ns )                    ; ir:inst20|q[6]      ; reg:inst13|q[3]       ; clk        ; clk      ; None                        ; None                      ; 37.319 ns               ;
; N/A                                     ; 26.69 MHz ( period = 37.472 ns )                    ; ir:inst20|q[6]      ; reg:inst5|q[4]        ; clk        ; clk      ; None                        ; None                      ; 37.211 ns               ;
; N/A                                     ; 26.73 MHz ( period = 37.411 ns )                    ; timer:inst|state.s0 ; ar:inst21|q[3]        ; clk        ; clk      ; None                        ; None                      ; 37.139 ns               ;
; N/A                                     ; 26.73 MHz ( period = 37.405 ns )                    ; timer:inst|state.s5 ; reg:inst11|q[3]       ; clk        ; clk      ; None                        ; None                      ; 37.211 ns               ;
; N/A                                     ; 26.74 MHz ( period = 37.395 ns )                    ; timer:inst|state.s3 ; flag_reg:inst2|flag_v ; clk        ; clk      ; None                        ; None                      ; 37.134 ns               ;
; N/A                                     ; 26.74 MHz ( period = 37.391 ns )                    ; timer:inst|state.s0 ; reg:inst11|q[1]       ; clk        ; clk      ; None                        ; None                      ; 37.052 ns               ;
; N/A                                     ; 26.74 MHz ( period = 37.391 ns )                    ; timer:inst|state.s0 ; reg:inst5|q[1]        ; clk        ; clk      ; None                        ; None                      ; 37.052 ns               ;
; N/A                                     ; 26.76 MHz ( period = 37.376 ns )                    ; timer:inst|state.s1 ; reg:inst5|q[3]        ; clk        ; clk      ; None                        ; None                      ; 37.182 ns               ;
; N/A                                     ; 26.82 MHz ( period = 37.290 ns )                    ; timer:inst|state.s4 ; reg:inst11|q[3]       ; clk        ; clk      ; None                        ; None                      ; 37.096 ns               ;
; N/A                                     ; 26.84 MHz ( period = 37.254 ns )                    ; ir:inst20|q[6]      ; reg:inst11|q[2]       ; clk        ; clk      ; None                        ; None                      ; 37.060 ns               ;
; N/A                                     ; 26.84 MHz ( period = 37.254 ns )                    ; ir:inst20|q[5]      ; reg:inst13|q[4]       ; clk        ; clk      ; None                        ; None                      ; 37.004 ns               ;
; N/A                                     ; 26.85 MHz ( period = 37.249 ns )                    ; ir:inst20|q[6]      ; reg:inst12|q[2]       ; clk        ; clk      ; None                        ; None                      ; 37.055 ns               ;
; N/A                                     ; 26.85 MHz ( period = 37.238 ns )                    ; timer:inst|state.s5 ; reg:inst13|q[2]       ; clk        ; clk      ; None                        ; None                      ; 36.977 ns               ;
; N/A                                     ; 26.86 MHz ( period = 37.230 ns )                    ; timer:inst|state.s3 ; flag_reg:inst2|flag_c ; clk        ; clk      ; None                        ; None                      ; 37.036 ns               ;
; N/A                                     ; 26.86 MHz ( period = 37.228 ns )                    ; ir:inst20|q[7]      ; pc:inst19|q[4]        ; clk        ; clk      ; None                        ; None                      ; 37.034 ns               ;
; N/A                                     ; 26.86 MHz ( period = 37.228 ns )                    ; ir:inst20|q[7]      ; reg:inst11|q[4]       ; clk        ; clk      ; None                        ; None                      ; 37.034 ns               ;
; N/A                                     ; 26.87 MHz ( period = 37.222 ns )                    ; timer:inst|state.s5 ; pc:inst19|q[2]        ; clk        ; clk      ; None                        ; None                      ; 37.028 ns               ;
; N/A                                     ; 26.87 MHz ( period = 37.220 ns )                    ; timer:inst|state.s5 ; reg:inst5|q[2]        ; clk        ; clk      ; None                        ; None                      ; 37.026 ns               ;
; N/A                                     ; 26.90 MHz ( period = 37.177 ns )                    ; timer:inst|state.s0 ; reg:inst13|q[7]       ; clk        ; clk      ; None                        ; None                      ; 36.905 ns               ;
; N/A                                     ; 26.90 MHz ( period = 37.175 ns )                    ; timer:inst|state.s0 ; reg:inst5|q[7]        ; clk        ; clk      ; None                        ; None                      ; 36.903 ns               ;
; N/A                                     ; 26.94 MHz ( period = 37.123 ns )                    ; timer:inst|state.s4 ; reg:inst13|q[2]       ; clk        ; clk      ; None                        ; None                      ; 36.862 ns               ;
; N/A                                     ; 26.95 MHz ( period = 37.107 ns )                    ; timer:inst|state.s4 ; pc:inst19|q[2]        ; clk        ; clk      ; None                        ; None                      ; 36.913 ns               ;
; N/A                                     ; 26.95 MHz ( period = 37.105 ns )                    ; timer:inst|state.s4 ; reg:inst5|q[2]        ; clk        ; clk      ; None                        ; None                      ; 36.911 ns               ;
; N/A                                     ; 26.98 MHz ( period = 37.066 ns )                    ; timer:inst|state.s0 ; reg:inst12|q[7]       ; clk        ; clk      ; None                        ; None                      ; 36.794 ns               ;
; N/A                                     ; 26.98 MHz ( period = 37.064 ns )                    ; timer:inst|state.s0 ; reg:inst11|q[7]       ; clk        ; clk      ; None                        ; None                      ; 36.792 ns               ;
; N/A                                     ; 26.98 MHz ( period = 37.063 ns )                    ; ir:inst20|q[6]      ; pc:inst19|q[3]        ; clk        ; clk      ; None                        ; None                      ; 36.869 ns               ;
; N/A                                     ; 26.98 MHz ( period = 37.063 ns )                    ; ir:inst20|q[6]      ; reg:inst12|q[3]       ; clk        ; clk      ; None                        ; None                      ; 36.869 ns               ;
; N/A                                     ; 27.00 MHz ( period = 37.032 ns )                    ; timer:inst|state.s3 ; pc:inst19|q[7]        ; clk        ; clk      ; None                        ; None                      ; 36.771 ns               ;
; N/A                                     ; 27.03 MHz ( period = 37.001 ns )                    ; ir:inst20|q[7]      ; reg:inst11|q[3]       ; clk        ; clk      ; None                        ; None                      ; 36.807 ns               ;
; N/A                                     ; 27.04 MHz ( period = 36.989 ns )                    ; timer:inst|state.s3 ; reg:inst12|q[6]       ; clk        ; clk      ; None                        ; None                      ; 36.795 ns               ;
; N/A                                     ; 27.06 MHz ( period = 36.958 ns )                    ; ir:inst20|q[6]      ; reg:inst13|q[6]       ; clk        ; clk      ; None                        ; None                      ; 36.697 ns               ;
; N/A                                     ; 27.07 MHz ( period = 36.947 ns )                    ; ir:inst20|q[6]      ; reg:inst5|q[6]        ; clk        ; clk      ; None                        ; None                      ; 36.686 ns               ;
; N/A                                     ; 27.07 MHz ( period = 36.940 ns )                    ; timer:inst|state.s0 ; reg:inst12|q[4]       ; clk        ; clk      ; None                        ; None                      ; 36.668 ns               ;
; N/A                                     ; 27.08 MHz ( period = 36.933 ns )                    ; timer:inst|state.s5 ; reg:inst5|q[3]        ; clk        ; clk      ; None                        ; None                      ; 36.739 ns               ;
; N/A                                     ; 27.14 MHz ( period = 36.844 ns )                    ; ir:inst20|q[4]      ; pc:inst19|q[4]        ; clk        ; clk      ; None                        ; None                      ; 36.583 ns               ;
; N/A                                     ; 27.14 MHz ( period = 36.844 ns )                    ; ir:inst20|q[4]      ; reg:inst11|q[4]       ; clk        ; clk      ; None                        ; None                      ; 36.583 ns               ;
; N/A                                     ; 27.15 MHz ( period = 36.834 ns )                    ; ir:inst20|q[7]      ; reg:inst13|q[2]       ; clk        ; clk      ; None                        ; None                      ; 36.573 ns               ;
; N/A                                     ; 27.15 MHz ( period = 36.828 ns )                    ; timer:inst|state.s1 ; reg:inst13|q[5]       ; clk        ; clk      ; None                        ; None                      ; 36.645 ns               ;
; N/A                                     ; 27.16 MHz ( period = 36.818 ns )                    ; ir:inst20|q[7]      ; pc:inst19|q[2]        ; clk        ; clk      ; None                        ; None                      ; 36.624 ns               ;
; N/A                                     ; 27.16 MHz ( period = 36.818 ns )                    ; timer:inst|state.s4 ; reg:inst5|q[3]        ; clk        ; clk      ; None                        ; None                      ; 36.624 ns               ;
; N/A                                     ; 27.16 MHz ( period = 36.816 ns )                    ; ir:inst20|q[7]      ; reg:inst5|q[2]        ; clk        ; clk      ; None                        ; None                      ; 36.622 ns               ;
; N/A                                     ; 27.19 MHz ( period = 36.781 ns )                    ; timer:inst|state.s3 ; reg:inst11|q[5]       ; clk        ; clk      ; None                        ; None                      ; 36.587 ns               ;
; N/A                                     ; 27.19 MHz ( period = 36.778 ns )                    ; timer:inst|state.s0 ; flag_reg:inst2|flag_v ; clk        ; clk      ; None                        ; None                      ; 36.439 ns               ;
; N/A                                     ; 27.21 MHz ( period = 36.753 ns )                    ; timer:inst|state.s3 ; reg:inst13|q[1]       ; clk        ; clk      ; None                        ; None                      ; 36.559 ns               ;
; N/A                                     ; 27.27 MHz ( period = 36.664 ns )                    ; timer:inst|state.s3 ; pc:inst19|q[1]        ; clk        ; clk      ; None                        ; None                      ; 36.470 ns               ;
; N/A                                     ; 27.28 MHz ( period = 36.658 ns )                    ; timer:inst|state.s3 ; reg:inst12|q[1]       ; clk        ; clk      ; None                        ; None                      ; 36.464 ns               ;
; N/A                                     ; 27.31 MHz ( period = 36.619 ns )                    ; ir:inst20|q[6]      ; reg:inst11|q[6]       ; clk        ; clk      ; None                        ; None                      ; 36.358 ns               ;
; N/A                                     ; 27.31 MHz ( period = 36.618 ns )                    ; ir:inst20|q[6]      ; pc:inst19|q[6]        ; clk        ; clk      ; None                        ; None                      ; 36.357 ns               ;
; N/A                                     ; 27.31 MHz ( period = 36.617 ns )                    ; ir:inst20|q[4]      ; reg:inst11|q[3]       ; clk        ; clk      ; None                        ; None                      ; 36.356 ns               ;
; N/A                                     ; 27.31 MHz ( period = 36.613 ns )                    ; timer:inst|state.s0 ; flag_reg:inst2|flag_c ; clk        ; clk      ; None                        ; None                      ; 36.341 ns               ;
; N/A                                     ; 27.32 MHz ( period = 36.598 ns )                    ; timer:inst|state.s1 ; reg:inst5|q[5]        ; clk        ; clk      ; None                        ; None                      ; 36.337 ns               ;
; N/A                                     ; 27.33 MHz ( period = 36.585 ns )                    ; timer:inst|state.s1 ; reg:inst13|q[3]       ; clk        ; clk      ; None                        ; None                      ; 36.391 ns               ;
; N/A                                     ; 27.35 MHz ( period = 36.567 ns )                    ; ir:inst20|q[5]      ; pc:inst19|q[4]        ; clk        ; clk      ; None                        ; None                      ; 36.306 ns               ;
; N/A                                     ; 27.35 MHz ( period = 36.567 ns )                    ; ir:inst20|q[5]      ; reg:inst11|q[4]       ; clk        ; clk      ; None                        ; None                      ; 36.306 ns               ;
; N/A                                     ; 27.36 MHz ( period = 36.545 ns )                    ; ir:inst20|q[6]      ; pc:inst19|q[5]        ; clk        ; clk      ; None                        ; None                      ; 36.351 ns               ;
; N/A                                     ; 27.36 MHz ( period = 36.544 ns )                    ; timer:inst|state.s1 ; reg:inst5|q[4]        ; clk        ; clk      ; None                        ; None                      ; 36.283 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.540 ns )                    ; ir:inst20|q[6]      ; reg:inst12|q[5]       ; clk        ; clk      ; None                        ; None                      ; 36.346 ns               ;
; N/A                                     ; 27.38 MHz ( period = 36.529 ns )                    ; ir:inst20|q[7]      ; reg:inst5|q[3]        ; clk        ; clk      ; None                        ; None                      ; 36.335 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.512 ns )                    ; ir:inst20|q[6]      ; ar:inst21|q[2]        ; clk        ; clk      ; None                        ; None                      ; 36.318 ns               ;
; N/A                                     ; 27.43 MHz ( period = 36.450 ns )                    ; ir:inst20|q[4]      ; reg:inst13|q[2]       ; clk        ; clk      ; None                        ; None                      ; 36.122 ns               ;
; N/A                                     ; 27.45 MHz ( period = 36.434 ns )                    ; ir:inst20|q[4]      ; pc:inst19|q[2]        ; clk        ; clk      ; None                        ; None                      ; 36.173 ns               ;
; N/A                                     ; 27.45 MHz ( period = 36.432 ns )                    ; ir:inst20|q[4]      ; reg:inst5|q[2]        ; clk        ; clk      ; None                        ; None                      ; 36.171 ns               ;
; N/A                                     ; 27.46 MHz ( period = 36.415 ns )                    ; timer:inst|state.s0 ; pc:inst19|q[7]        ; clk        ; clk      ; None                        ; None                      ; 36.076 ns               ;
; N/A                                     ; 27.48 MHz ( period = 36.385 ns )                    ; timer:inst|state.s5 ; reg:inst13|q[5]       ; clk        ; clk      ; None                        ; None                      ; 36.202 ns               ;
; N/A                                     ; 27.49 MHz ( period = 36.372 ns )                    ; timer:inst|state.s0 ; reg:inst12|q[6]       ; clk        ; clk      ; None                        ; None                      ; 36.100 ns               ;
; N/A                                     ; 27.52 MHz ( period = 36.340 ns )                    ; ir:inst20|q[5]      ; reg:inst11|q[3]       ; clk        ; clk      ; None                        ; None                      ; 36.079 ns               ;
; N/A                                     ; 27.52 MHz ( period = 36.338 ns )                    ; ir:inst20|q[6]      ; ar:inst21|q[3]        ; clk        ; clk      ; None                        ; None                      ; 36.144 ns               ;
; N/A                                     ; 27.53 MHz ( period = 36.326 ns )                    ; timer:inst|state.s1 ; reg:inst11|q[2]       ; clk        ; clk      ; None                        ; None                      ; 36.132 ns               ;
; N/A                                     ; 27.53 MHz ( period = 36.321 ns )                    ; timer:inst|state.s1 ; reg:inst12|q[2]       ; clk        ; clk      ; None                        ; None                      ; 36.127 ns               ;
; N/A                                     ; 27.53 MHz ( period = 36.318 ns )                    ; ir:inst20|q[6]      ; reg:inst11|q[1]       ; clk        ; clk      ; None                        ; None                      ; 36.057 ns               ;
; N/A                                     ; 27.53 MHz ( period = 36.318 ns )                    ; ir:inst20|q[6]      ; reg:inst5|q[1]        ; clk        ; clk      ; None                        ; None                      ; 36.057 ns               ;
; N/A                                     ; 27.57 MHz ( period = 36.270 ns )                    ; timer:inst|state.s4 ; reg:inst13|q[5]       ; clk        ; clk      ; None                        ; None                      ; 36.087 ns               ;
; N/A                                     ; 27.64 MHz ( period = 36.173 ns )                    ; ir:inst20|q[5]      ; reg:inst13|q[2]       ; clk        ; clk      ; None                        ; None                      ; 35.845 ns               ;
; N/A                                     ; 27.65 MHz ( period = 36.164 ns )                    ; timer:inst|state.s0 ; reg:inst11|q[5]       ; clk        ; clk      ; None                        ; None                      ; 35.892 ns               ;
; N/A                                     ; 27.66 MHz ( period = 36.157 ns )                    ; ir:inst20|q[5]      ; pc:inst19|q[2]        ; clk        ; clk      ; None                        ; None                      ; 35.896 ns               ;
; N/A                                     ; 27.66 MHz ( period = 36.155 ns )                    ; ir:inst20|q[5]      ; reg:inst5|q[2]        ; clk        ; clk      ; None                        ; None                      ; 35.894 ns               ;
; N/A                                     ; 27.66 MHz ( period = 36.155 ns )                    ; timer:inst|state.s5 ; reg:inst5|q[5]        ; clk        ; clk      ; None                        ; None                      ; 35.894 ns               ;
; N/A                                     ; 27.67 MHz ( period = 36.145 ns )                    ; ir:inst20|q[4]      ; reg:inst5|q[3]        ; clk        ; clk      ; None                        ; None                      ; 35.884 ns               ;
; N/A                                     ; 27.67 MHz ( period = 36.142 ns )                    ; timer:inst|state.s5 ; reg:inst13|q[3]       ; clk        ; clk      ; None                        ; None                      ; 35.948 ns               ;
; N/A                                     ; 27.67 MHz ( period = 36.136 ns )                    ; timer:inst|state.s0 ; reg:inst13|q[1]       ; clk        ; clk      ; None                        ; None                      ; 35.864 ns               ;
; N/A                                     ; 27.67 MHz ( period = 36.135 ns )                    ; timer:inst|state.s1 ; pc:inst19|q[3]        ; clk        ; clk      ; None                        ; None                      ; 35.941 ns               ;
; N/A                                     ; 27.67 MHz ( period = 36.135 ns )                    ; timer:inst|state.s1 ; reg:inst12|q[3]       ; clk        ; clk      ; None                        ; None                      ; 35.941 ns               ;
; N/A                                     ; 27.70 MHz ( period = 36.104 ns )                    ; ir:inst20|q[6]      ; reg:inst13|q[7]       ; clk        ; clk      ; None                        ; None                      ; 35.910 ns               ;
; N/A                                     ; 27.70 MHz ( period = 36.102 ns )                    ; ir:inst20|q[6]      ; reg:inst5|q[7]        ; clk        ; clk      ; None                        ; None                      ; 35.908 ns               ;
; N/A                                     ; 27.70 MHz ( period = 36.101 ns )                    ; timer:inst|state.s5 ; reg:inst5|q[4]        ; clk        ; clk      ; None                        ; None                      ; 35.840 ns               ;
; N/A                                     ; 27.74 MHz ( period = 36.047 ns )                    ; timer:inst|state.s0 ; pc:inst19|q[1]        ; clk        ; clk      ; None                        ; None                      ; 35.775 ns               ;
; N/A                                     ; 27.75 MHz ( period = 36.041 ns )                    ; timer:inst|state.s0 ; reg:inst12|q[1]       ; clk        ; clk      ; None                        ; None                      ; 35.769 ns               ;
; N/A                                     ; 27.75 MHz ( period = 36.040 ns )                    ; timer:inst|state.s4 ; reg:inst5|q[5]        ; clk        ; clk      ; None                        ; None                      ; 35.779 ns               ;
; N/A                                     ; 27.75 MHz ( period = 36.030 ns )                    ; timer:inst|state.s1 ; reg:inst13|q[6]       ; clk        ; clk      ; None                        ; None                      ; 35.769 ns               ;
; N/A                                     ; 27.76 MHz ( period = 36.027 ns )                    ; timer:inst|state.s4 ; reg:inst13|q[3]       ; clk        ; clk      ; None                        ; None                      ; 35.833 ns               ;
; N/A                                     ; 27.76 MHz ( period = 36.019 ns )                    ; timer:inst|state.s1 ; reg:inst5|q[6]        ; clk        ; clk      ; None                        ; None                      ; 35.758 ns               ;
; N/A                                     ; 27.78 MHz ( period = 35.993 ns )                    ; ir:inst20|q[6]      ; reg:inst12|q[7]       ; clk        ; clk      ; None                        ; None                      ; 35.799 ns               ;
; N/A                                     ; 27.78 MHz ( period = 35.991 ns )                    ; ir:inst20|q[6]      ; reg:inst11|q[7]       ; clk        ; clk      ; None                        ; None                      ; 35.797 ns               ;
; N/A                                     ; 27.79 MHz ( period = 35.986 ns )                    ; timer:inst|state.s4 ; reg:inst5|q[4]        ; clk        ; clk      ; None                        ; None                      ; 35.725 ns               ;
; N/A                                     ; 27.79 MHz ( period = 35.981 ns )                    ; ir:inst20|q[7]      ; reg:inst13|q[5]       ; clk        ; clk      ; None                        ; None                      ; 35.798 ns               ;
; N/A                                     ; 27.87 MHz ( period = 35.883 ns )                    ; timer:inst|state.s5 ; reg:inst11|q[2]       ; clk        ; clk      ; None                        ; None                      ; 35.689 ns               ;
; N/A                                     ; 27.87 MHz ( period = 35.878 ns )                    ; timer:inst|state.s5 ; reg:inst12|q[2]       ; clk        ; clk      ; None                        ; None                      ; 35.684 ns               ;
; N/A                                     ; 27.88 MHz ( period = 35.868 ns )                    ; ir:inst20|q[5]      ; reg:inst5|q[3]        ; clk        ; clk      ; None                        ; None                      ; 35.607 ns               ;
; N/A                                     ; 27.88 MHz ( period = 35.867 ns )                    ; ir:inst20|q[6]      ; reg:inst12|q[4]       ; clk        ; clk      ; None                        ; None                      ; 35.673 ns               ;
; N/A                                     ; 27.93 MHz ( period = 35.798 ns )                    ; timer:inst|state.s3 ; flag_reg:inst2|flag_s ; clk        ; clk      ; None                        ; None                      ; 35.537 ns               ;
; N/A                                     ; 27.96 MHz ( period = 35.768 ns )                    ; timer:inst|state.s4 ; reg:inst11|q[2]       ; clk        ; clk      ; None                        ; None                      ; 35.574 ns               ;
; N/A                                     ; 27.96 MHz ( period = 35.763 ns )                    ; timer:inst|state.s4 ; reg:inst12|q[2]       ; clk        ; clk      ; None                        ; None                      ; 35.569 ns               ;
; N/A                                     ; 27.97 MHz ( period = 35.751 ns )                    ; ir:inst20|q[7]      ; reg:inst5|q[5]        ; clk        ; clk      ; None                        ; None                      ; 35.490 ns               ;
; N/A                                     ; 27.98 MHz ( period = 35.738 ns )                    ; ir:inst20|q[7]      ; reg:inst13|q[3]       ; clk        ; clk      ; None                        ; None                      ; 35.544 ns               ;
; N/A                                     ; 28.01 MHz ( period = 35.705 ns )                    ; ir:inst20|q[6]      ; flag_reg:inst2|flag_v ; clk        ; clk      ; None                        ; None                      ; 35.444 ns               ;
; N/A                                     ; 28.01 MHz ( period = 35.697 ns )                    ; ir:inst20|q[7]      ; reg:inst5|q[4]        ; clk        ; clk      ; None                        ; None                      ; 35.436 ns               ;
; N/A                                     ; 28.02 MHz ( period = 35.692 ns )                    ; timer:inst|state.s5 ; pc:inst19|q[3]        ; clk        ; clk      ; None                        ; None                      ; 35.498 ns               ;
; N/A                                     ; 28.02 MHz ( period = 35.692 ns )                    ; timer:inst|state.s5 ; reg:inst12|q[3]       ; clk        ; clk      ; None                        ; None                      ; 35.498 ns               ;
; N/A                                     ; 28.02 MHz ( period = 35.691 ns )                    ; timer:inst|state.s1 ; reg:inst11|q[6]       ; clk        ; clk      ; None                        ; None                      ; 35.430 ns               ;
; N/A                                     ; 28.02 MHz ( period = 35.690 ns )                    ; timer:inst|state.s1 ; pc:inst19|q[6]        ; clk        ; clk      ; None                        ; None                      ; 35.429 ns               ;
; N/A                                     ; 28.08 MHz ( period = 35.617 ns )                    ; timer:inst|state.s1 ; pc:inst19|q[5]        ; clk        ; clk      ; None                        ; None                      ; 35.423 ns               ;
; N/A                                     ; 28.08 MHz ( period = 35.612 ns )                    ; timer:inst|state.s1 ; reg:inst12|q[5]       ; clk        ; clk      ; None                        ; None                      ; 35.418 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                     ;                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+-------+-----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                    ; To Clock ;
+-------+--------------+------------+-------+-----------------------+----------+
; N/A   ; None         ; 40.196 ns  ; reset ; flag_reg:inst2|flag_z ; clk      ;
; N/A   ; None         ; 39.702 ns  ; reset ; reg:inst13|q[4]       ; clk      ;
; N/A   ; None         ; 39.015 ns  ; reset ; reg:inst11|q[4]       ; clk      ;
; N/A   ; None         ; 39.015 ns  ; reset ; pc:inst19|q[4]        ; clk      ;
; N/A   ; None         ; 38.788 ns  ; reset ; reg:inst11|q[3]       ; clk      ;
; N/A   ; None         ; 38.621 ns  ; reset ; reg:inst13|q[2]       ; clk      ;
; N/A   ; None         ; 38.605 ns  ; reset ; pc:inst19|q[2]        ; clk      ;
; N/A   ; None         ; 38.603 ns  ; reset ; reg:inst5|q[2]        ; clk      ;
; N/A   ; None         ; 38.316 ns  ; reset ; reg:inst5|q[3]        ; clk      ;
; N/A   ; None         ; 37.768 ns  ; reset ; reg:inst13|q[5]       ; clk      ;
; N/A   ; None         ; 37.538 ns  ; reset ; reg:inst5|q[5]        ; clk      ;
; N/A   ; None         ; 37.525 ns  ; reset ; reg:inst13|q[3]       ; clk      ;
; N/A   ; None         ; 37.484 ns  ; reset ; reg:inst5|q[4]        ; clk      ;
; N/A   ; None         ; 37.266 ns  ; reset ; reg:inst11|q[2]       ; clk      ;
; N/A   ; None         ; 37.261 ns  ; reset ; reg:inst12|q[2]       ; clk      ;
; N/A   ; None         ; 37.075 ns  ; reset ; reg:inst12|q[3]       ; clk      ;
; N/A   ; None         ; 37.075 ns  ; reset ; pc:inst19|q[3]        ; clk      ;
; N/A   ; None         ; 36.970 ns  ; reset ; reg:inst13|q[6]       ; clk      ;
; N/A   ; None         ; 36.959 ns  ; reset ; reg:inst5|q[6]        ; clk      ;
; N/A   ; None         ; 36.631 ns  ; reset ; reg:inst11|q[6]       ; clk      ;
; N/A   ; None         ; 36.630 ns  ; reset ; pc:inst19|q[6]        ; clk      ;
; N/A   ; None         ; 36.557 ns  ; reset ; pc:inst19|q[5]        ; clk      ;
; N/A   ; None         ; 36.552 ns  ; reset ; reg:inst12|q[5]       ; clk      ;
; N/A   ; None         ; 36.524 ns  ; reset ; ar:inst21|q[2]        ; clk      ;
; N/A   ; None         ; 36.350 ns  ; reset ; ar:inst21|q[3]        ; clk      ;
; N/A   ; None         ; 36.330 ns  ; reset ; reg:inst5|q[1]        ; clk      ;
; N/A   ; None         ; 36.330 ns  ; reset ; reg:inst11|q[1]       ; clk      ;
; N/A   ; None         ; 36.116 ns  ; reset ; reg:inst13|q[7]       ; clk      ;
; N/A   ; None         ; 36.114 ns  ; reset ; reg:inst5|q[7]        ; clk      ;
; N/A   ; None         ; 36.005 ns  ; reset ; reg:inst12|q[7]       ; clk      ;
; N/A   ; None         ; 36.003 ns  ; reset ; reg:inst11|q[7]       ; clk      ;
; N/A   ; None         ; 35.879 ns  ; reset ; reg:inst12|q[4]       ; clk      ;
; N/A   ; None         ; 35.717 ns  ; reset ; flag_reg:inst2|flag_v ; clk      ;
; N/A   ; None         ; 35.552 ns  ; reset ; flag_reg:inst2|flag_c ; clk      ;
; N/A   ; None         ; 35.354 ns  ; reset ; pc:inst19|q[7]        ; clk      ;
; N/A   ; None         ; 35.311 ns  ; reset ; reg:inst12|q[6]       ; clk      ;
; N/A   ; None         ; 35.103 ns  ; reset ; reg:inst11|q[5]       ; clk      ;
; N/A   ; None         ; 35.075 ns  ; reset ; reg:inst13|q[1]       ; clk      ;
; N/A   ; None         ; 34.986 ns  ; reset ; pc:inst19|q[1]        ; clk      ;
; N/A   ; None         ; 34.980 ns  ; reset ; reg:inst12|q[1]       ; clk      ;
; N/A   ; None         ; 34.120 ns  ; reset ; flag_reg:inst2|flag_s ; clk      ;
; N/A   ; None         ; 33.840 ns  ; reset ; ar:inst21|q[1]        ; clk      ;
; N/A   ; None         ; 33.619 ns  ; reset ; pc:inst19|q[0]        ; clk      ;
; N/A   ; None         ; 32.953 ns  ; reset ; ar:inst21|q[0]        ; clk      ;
; N/A   ; None         ; 32.345 ns  ; reset ; reg:inst5|q[0]        ; clk      ;
; N/A   ; None         ; 32.218 ns  ; reset ; reg:inst13|q[0]       ; clk      ;
; N/A   ; None         ; 31.518 ns  ; reset ; reg:inst11|q[0]       ; clk      ;
; N/A   ; None         ; 31.103 ns  ; reset ; reg:inst12|q[0]       ; clk      ;
; N/A   ; None         ; 27.196 ns  ; reset ; ir:inst20|q[2]        ; clk      ;
; N/A   ; None         ; 25.694 ns  ; reset ; ir:inst20|q[3]        ; clk      ;
; N/A   ; None         ; 25.424 ns  ; reset ; ir:inst20|q[0]        ; clk      ;
; N/A   ; None         ; 24.863 ns  ; reset ; ir:inst20|q[4]        ; clk      ;
; N/A   ; None         ; 24.491 ns  ; reset ; timer:inst|state.s4   ; clk      ;
; N/A   ; None         ; 24.489 ns  ; reset ; timer:inst|state.s3   ; clk      ;
; N/A   ; None         ; 24.266 ns  ; reset ; ir:inst20|q[1]        ; clk      ;
; N/A   ; None         ; 23.566 ns  ; reset ; ir:inst20|q[7]        ; clk      ;
; N/A   ; None         ; 23.545 ns  ; reset ; ir:inst20|q[6]        ; clk      ;
; N/A   ; None         ; 23.060 ns  ; reset ; ir:inst20|q[5]        ; clk      ;
+-------+--------------+------------+-------+-----------------------+----------+


+--------------------------------------------------------------------------------------+
; tco                                                                                  ;
+-------+--------------+------------+-----------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To          ; From Clock ;
+-------+--------------+------------+-----------------------+-------------+------------+
; N/A   ; None         ; 15.280 ns  ; reg:inst5|q[5]        ; reg_data[5] ; clk        ;
; N/A   ; None         ; 15.048 ns  ; reg:inst12|q[5]       ; reg_data[5] ; clk        ;
; N/A   ; None         ; 14.386 ns  ; reg:inst12|q[4]       ; reg_data[4] ; clk        ;
; N/A   ; None         ; 14.278 ns  ; reg:inst13|q[4]       ; reg_data[4] ; clk        ;
; N/A   ; None         ; 14.272 ns  ; reg:inst5|q[7]        ; reg_data[7] ; clk        ;
; N/A   ; None         ; 13.923 ns  ; reg:inst12|q[7]       ; reg_data[7] ; clk        ;
; N/A   ; None         ; 13.881 ns  ; reg:inst5|q[4]        ; reg_data[4] ; clk        ;
; N/A   ; None         ; 13.580 ns  ; reg:inst12|q[6]       ; reg_data[6] ; clk        ;
; N/A   ; None         ; 13.527 ns  ; reg:inst5|q[6]        ; reg_data[6] ; clk        ;
; N/A   ; None         ; 13.210 ns  ; reg:inst13|q[7]       ; reg_data[7] ; clk        ;
; N/A   ; None         ; 13.124 ns  ; reg:inst11|q[5]       ; reg_data[5] ; clk        ;
; N/A   ; None         ; 13.047 ns  ; reg:inst13|q[6]       ; reg_data[6] ; clk        ;
; N/A   ; None         ; 12.905 ns  ; reg:inst11|q[7]       ; reg_data[7] ; clk        ;
; N/A   ; None         ; 12.881 ns  ; reg:inst5|q[2]        ; reg_data[2] ; clk        ;
; N/A   ; None         ; 12.707 ns  ; reg:inst11|q[6]       ; reg_data[6] ; clk        ;
; N/A   ; None         ; 12.611 ns  ; reg:inst11|q[4]       ; reg_data[4] ; clk        ;
; N/A   ; None         ; 12.486 ns  ; reg:inst13|q[5]       ; reg_data[5] ; clk        ;
; N/A   ; None         ; 12.201 ns  ; reg:inst5|q[3]        ; reg_data[3] ; clk        ;
; N/A   ; None         ; 12.192 ns  ; reg:inst5|q[0]        ; reg_data[0] ; clk        ;
; N/A   ; None         ; 12.123 ns  ; reg:inst11|q[2]       ; reg_data[2] ; clk        ;
; N/A   ; None         ; 11.988 ns  ; reg:inst12|q[0]       ; reg_data[0] ; clk        ;
; N/A   ; None         ; 11.931 ns  ; reg:inst13|q[3]       ; reg_data[3] ; clk        ;
; N/A   ; None         ; 11.901 ns  ; reg:inst12|q[3]       ; reg_data[3] ; clk        ;
; N/A   ; None         ; 11.710 ns  ; reg:inst13|q[2]       ; reg_data[2] ; clk        ;
; N/A   ; None         ; 11.704 ns  ; reg:inst13|q[0]       ; reg_data[0] ; clk        ;
; N/A   ; None         ; 11.609 ns  ; reg:inst11|q[0]       ; reg_data[0] ; clk        ;
; N/A   ; None         ; 11.602 ns  ; reg:inst12|q[2]       ; reg_data[2] ; clk        ;
; N/A   ; None         ; 11.062 ns  ; reg:inst12|q[1]       ; reg_data[1] ; clk        ;
; N/A   ; None         ; 10.816 ns  ; reg:inst13|q[1]       ; reg_data[1] ; clk        ;
; N/A   ; None         ; 10.531 ns  ; reg:inst5|q[1]        ; reg_data[1] ; clk        ;
; N/A   ; None         ; 10.470 ns  ; flag_reg:inst2|flag_c ; c           ; clk        ;
; N/A   ; None         ; 10.215 ns  ; flag_reg:inst2|flag_s ; s           ; clk        ;
; N/A   ; None         ; 10.198 ns  ; reg:inst11|q[3]       ; reg_data[3] ; clk        ;
; N/A   ; None         ; 9.922 ns   ; flag_reg:inst2|flag_z ; z           ; clk        ;
; N/A   ; None         ; 9.902 ns   ; flag_reg:inst2|flag_v ; v           ; clk        ;
; N/A   ; None         ; 9.875 ns   ; reg:inst11|q[1]       ; reg_data[1] ; clk        ;
+-------+--------------+------------+-----------------------+-------------+------------+


+------------------------------------------------------------------------+
; tpd                                                                    ;
+-------+-------------------+-----------------+------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To          ;
+-------+-------------------+-----------------+------------+-------------+
; N/A   ; None              ; 22.503 ns       ; reg_sel[1] ; reg_data[7] ;
; N/A   ; None              ; 22.438 ns       ; reg_sel[1] ; reg_data[5] ;
; N/A   ; None              ; 22.228 ns       ; reg_sel[0] ; reg_data[5] ;
; N/A   ; None              ; 21.183 ns       ; reg_sel[0] ; reg_data[6] ;
; N/A   ; None              ; 21.111 ns       ; reg_sel[0] ; reg_data[7] ;
; N/A   ; None              ; 20.642 ns       ; reg_sel[1] ; reg_data[0] ;
; N/A   ; None              ; 20.052 ns       ; reg_sel[0] ; reg_data[4] ;
; N/A   ; None              ; 19.884 ns       ; reg_sel[1] ; reg_data[4] ;
; N/A   ; None              ; 19.633 ns       ; reg_sel[0] ; reg_data[2] ;
; N/A   ; None              ; 19.319 ns       ; reg_sel[1] ; reg_data[2] ;
; N/A   ; None              ; 19.249 ns       ; reg_sel[0] ; reg_data[0] ;
; N/A   ; None              ; 19.102 ns       ; reg_sel[1] ; reg_data[6] ;
; N/A   ; None              ; 18.994 ns       ; reg_sel[0] ; reg_data[3] ;
; N/A   ; None              ; 18.529 ns       ; reg_sel[0] ; reg_data[1] ;
; N/A   ; None              ; 18.372 ns       ; reg_sel[1] ; reg_data[3] ;
; N/A   ; None              ; 17.774 ns       ; reg_sel[1] ; reg_data[1] ;
; N/A   ; None              ; 17.388 ns       ; sel[1]     ; reg_data[6] ;
; N/A   ; None              ; 17.080 ns       ; sel[1]     ; reg_data[1] ;
; N/A   ; None              ; 17.065 ns       ; sel[1]     ; reg_data[0] ;
; N/A   ; None              ; 17.045 ns       ; sel[1]     ; reg_data[7] ;
; N/A   ; None              ; 17.023 ns       ; sel[1]     ; reg_data[4] ;
; N/A   ; None              ; 17.015 ns       ; sel[0]     ; reg_data[1] ;
; N/A   ; None              ; 17.006 ns       ; sel[1]     ; reg_data[3] ;
; N/A   ; None              ; 16.996 ns       ; sel[0]     ; reg_data[0] ;
; N/A   ; None              ; 16.987 ns       ; sel[1]     ; reg_data[2] ;
; N/A   ; None              ; 16.986 ns       ; sel[0]     ; reg_data[6] ;
; N/A   ; None              ; 16.960 ns       ; sel[0]     ; reg_data[4] ;
; N/A   ; None              ; 16.944 ns       ; sel[0]     ; reg_data[3] ;
; N/A   ; None              ; 16.914 ns       ; sel[0]     ; reg_data[2] ;
; N/A   ; None              ; 16.734 ns       ; sel[1]     ; reg_data[5] ;
; N/A   ; None              ; 16.640 ns       ; sel[0]     ; reg_data[5] ;
; N/A   ; None              ; 16.639 ns       ; sel[0]     ; reg_data[7] ;
+-------+-------------------+-----------------+------------+-------------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+------------+-------+-----------------------+----------+
; Minimum Slack ; Required th ; Actual th  ; From  ; To                    ; To Clock ;
+---------------+-------------+------------+-------+-----------------------+----------+
; N/A           ; None        ; -14.870 ns ; reset ; ir:inst20|q[5]        ; clk      ;
; N/A           ; None        ; -15.167 ns ; reset ; ir:inst20|q[6]        ; clk      ;
; N/A           ; None        ; -15.596 ns ; reset ; ir:inst20|q[7]        ; clk      ;
; N/A           ; None        ; -15.715 ns ; reset ; ir:inst20|q[3]        ; clk      ;
; N/A           ; None        ; -15.957 ns ; reset ; timer:inst|state.s4   ; clk      ;
; N/A           ; None        ; -15.958 ns ; reset ; timer:inst|state.s3   ; clk      ;
; N/A           ; None        ; -16.824 ns ; reset ; ir:inst20|q[4]        ; clk      ;
; N/A           ; None        ; -16.865 ns ; reset ; ar:inst21|q[3]        ; clk      ;
; N/A           ; None        ; -16.948 ns ; reset ; ir:inst20|q[0]        ; clk      ;
; N/A           ; None        ; -17.349 ns ; reset ; flag_reg:inst2|flag_v ; clk      ;
; N/A           ; None        ; -17.590 ns ; reset ; reg:inst12|q[3]       ; clk      ;
; N/A           ; None        ; -17.590 ns ; reset ; pc:inst19|q[3]        ; clk      ;
; N/A           ; None        ; -18.020 ns ; reset ; reg:inst12|q[6]       ; clk      ;
; N/A           ; None        ; -18.040 ns ; reset ; reg:inst13|q[3]       ; clk      ;
; N/A           ; None        ; -18.240 ns ; reset ; ir:inst20|q[2]        ; clk      ;
; N/A           ; None        ; -18.373 ns ; reset ; reg:inst11|q[5]       ; clk      ;
; N/A           ; None        ; -18.496 ns ; reset ; ir:inst20|q[1]        ; clk      ;
; N/A           ; None        ; -18.566 ns ; reset ; flag_reg:inst2|flag_s ; clk      ;
; N/A           ; None        ; -18.698 ns ; reset ; reg:inst12|q[0]       ; clk      ;
; N/A           ; None        ; -18.831 ns ; reset ; reg:inst5|q[3]        ; clk      ;
; N/A           ; None        ; -19.066 ns ; reset ; reg:inst11|q[0]       ; clk      ;
; N/A           ; None        ; -19.193 ns ; reset ; reg:inst12|q[4]       ; clk      ;
; N/A           ; None        ; -19.226 ns ; reset ; ar:inst21|q[2]        ; clk      ;
; N/A           ; None        ; -19.303 ns ; reset ; reg:inst11|q[3]       ; clk      ;
; N/A           ; None        ; -19.309 ns ; reset ; pc:inst19|q[6]        ; clk      ;
; N/A           ; None        ; -19.310 ns ; reset ; reg:inst11|q[6]       ; clk      ;
; N/A           ; None        ; -19.638 ns ; reset ; reg:inst5|q[6]        ; clk      ;
; N/A           ; None        ; -19.649 ns ; reset ; reg:inst13|q[6]       ; clk      ;
; N/A           ; None        ; -19.766 ns ; reset ; reg:inst13|q[0]       ; clk      ;
; N/A           ; None        ; -19.783 ns ; reset ; pc:inst19|q[7]        ; clk      ;
; N/A           ; None        ; -19.822 ns ; reset ; reg:inst12|q[5]       ; clk      ;
; N/A           ; None        ; -19.827 ns ; reset ; pc:inst19|q[5]        ; clk      ;
; N/A           ; None        ; -19.893 ns ; reset ; reg:inst5|q[0]        ; clk      ;
; N/A           ; None        ; -19.916 ns ; reset ; reg:inst12|q[2]       ; clk      ;
; N/A           ; None        ; -19.921 ns ; reset ; reg:inst11|q[2]       ; clk      ;
; N/A           ; None        ; -20.142 ns ; reset ; flag_reg:inst2|flag_z ; clk      ;
; N/A           ; None        ; -20.177 ns ; reset ; flag_reg:inst2|flag_c ; clk      ;
; N/A           ; None        ; -20.432 ns ; reset ; reg:inst11|q[7]       ; clk      ;
; N/A           ; None        ; -20.434 ns ; reset ; reg:inst12|q[7]       ; clk      ;
; N/A           ; None        ; -20.451 ns ; reset ; ar:inst21|q[1]        ; clk      ;
; N/A           ; None        ; -20.501 ns ; reset ; ar:inst21|q[0]        ; clk      ;
; N/A           ; None        ; -20.543 ns ; reset ; reg:inst5|q[7]        ; clk      ;
; N/A           ; None        ; -20.545 ns ; reset ; reg:inst13|q[7]       ; clk      ;
; N/A           ; None        ; -20.808 ns ; reset ; reg:inst5|q[5]        ; clk      ;
; N/A           ; None        ; -20.828 ns ; reset ; reg:inst5|q[4]        ; clk      ;
; N/A           ; None        ; -21.038 ns ; reset ; reg:inst13|q[5]       ; clk      ;
; N/A           ; None        ; -21.167 ns ; reset ; pc:inst19|q[0]        ; clk      ;
; N/A           ; None        ; -21.258 ns ; reset ; reg:inst5|q[2]        ; clk      ;
; N/A           ; None        ; -21.260 ns ; reset ; pc:inst19|q[2]        ; clk      ;
; N/A           ; None        ; -21.276 ns ; reset ; reg:inst13|q[2]       ; clk      ;
; N/A           ; None        ; -21.608 ns ; reset ; reg:inst12|q[1]       ; clk      ;
; N/A           ; None        ; -21.614 ns ; reset ; pc:inst19|q[1]        ; clk      ;
; N/A           ; None        ; -21.703 ns ; reset ; reg:inst13|q[1]       ; clk      ;
; N/A           ; None        ; -22.359 ns ; reset ; reg:inst11|q[4]       ; clk      ;
; N/A           ; None        ; -22.359 ns ; reset ; pc:inst19|q[4]        ; clk      ;
; N/A           ; None        ; -22.958 ns ; reset ; reg:inst5|q[1]        ; clk      ;
; N/A           ; None        ; -22.958 ns ; reset ; reg:inst11|q[1]       ; clk      ;
; N/A           ; None        ; -23.046 ns ; reset ; reg:inst13|q[4]       ; clk      ;
+---------------+-------------+------------+-------+-----------------------+----------+


+------------------------------------------------------------------------------------------------------+
; Minimum tco                                                                                          ;
+---------------+------------------+----------------+-----------------------+-------------+------------+
; Minimum Slack ; Required Min tco ; Actual Min tco ; From                  ; To          ; From Clock ;
+---------------+------------------+----------------+-----------------------+-------------+------------+
; N/A           ; None             ; 9.875 ns       ; reg:inst11|q[1]       ; reg_data[1] ; clk        ;
; N/A           ; None             ; 9.902 ns       ; flag_reg:inst2|flag_v ; v           ; clk        ;
; N/A           ; None             ; 9.922 ns       ; flag_reg:inst2|flag_z ; z           ; clk        ;
; N/A           ; None             ; 10.198 ns      ; reg:inst11|q[3]       ; reg_data[3] ; clk        ;
; N/A           ; None             ; 10.215 ns      ; flag_reg:inst2|flag_s ; s           ; clk        ;
; N/A           ; None             ; 10.470 ns      ; flag_reg:inst2|flag_c ; c           ; clk        ;
; N/A           ; None             ; 10.531 ns      ; reg:inst5|q[1]        ; reg_data[1] ; clk        ;
; N/A           ; None             ; 10.816 ns      ; reg:inst13|q[1]       ; reg_data[1] ; clk        ;
; N/A           ; None             ; 11.062 ns      ; reg:inst12|q[1]       ; reg_data[1] ; clk        ;
; N/A           ; None             ; 11.602 ns      ; reg:inst12|q[2]       ; reg_data[2] ; clk        ;
; N/A           ; None             ; 11.609 ns      ; reg:inst11|q[0]       ; reg_data[0] ; clk        ;
; N/A           ; None             ; 11.704 ns      ; reg:inst13|q[0]       ; reg_data[0] ; clk        ;
; N/A           ; None             ; 11.710 ns      ; reg:inst13|q[2]       ; reg_data[2] ; clk        ;
; N/A           ; None             ; 11.901 ns      ; reg:inst12|q[3]       ; reg_data[3] ; clk        ;
; N/A           ; None             ; 11.931 ns      ; reg:inst13|q[3]       ; reg_data[3] ; clk        ;
; N/A           ; None             ; 11.988 ns      ; reg:inst12|q[0]       ; reg_data[0] ; clk        ;
; N/A           ; None             ; 12.123 ns      ; reg:inst11|q[2]       ; reg_data[2] ; clk        ;
; N/A           ; None             ; 12.192 ns      ; reg:inst5|q[0]        ; reg_data[0] ; clk        ;
; N/A           ; None             ; 12.201 ns      ; reg:inst5|q[3]        ; reg_data[3] ; clk        ;
; N/A           ; None             ; 12.486 ns      ; reg:inst13|q[5]       ; reg_data[5] ; clk        ;
; N/A           ; None             ; 12.611 ns      ; reg:inst11|q[4]       ; reg_data[4] ; clk        ;
; N/A           ; None             ; 12.707 ns      ; reg:inst11|q[6]       ; reg_data[6] ; clk        ;
; N/A           ; None             ; 12.881 ns      ; reg:inst5|q[2]        ; reg_data[2] ; clk        ;
; N/A           ; None             ; 12.905 ns      ; reg:inst11|q[7]       ; reg_data[7] ; clk        ;
; N/A           ; None             ; 13.047 ns      ; reg:inst13|q[6]       ; reg_data[6] ; clk        ;
; N/A           ; None             ; 13.124 ns      ; reg:inst11|q[5]       ; reg_data[5] ; clk        ;
; N/A           ; None             ; 13.210 ns      ; reg:inst13|q[7]       ; reg_data[7] ; clk        ;
; N/A           ; None             ; 13.527 ns      ; reg:inst5|q[6]        ; reg_data[6] ; clk        ;
; N/A           ; None             ; 13.580 ns      ; reg:inst12|q[6]       ; reg_data[6] ; clk        ;
; N/A           ; None             ; 13.881 ns      ; reg:inst5|q[4]        ; reg_data[4] ; clk        ;
; N/A           ; None             ; 13.923 ns      ; reg:inst12|q[7]       ; reg_data[7] ; clk        ;
; N/A           ; None             ; 14.272 ns      ; reg:inst5|q[7]        ; reg_data[7] ; clk        ;
; N/A           ; None             ; 14.278 ns      ; reg:inst13|q[4]       ; reg_data[4] ; clk        ;
; N/A           ; None             ; 14.386 ns      ; reg:inst12|q[4]       ; reg_data[4] ; clk        ;
; N/A           ; None             ; 15.048 ns      ; reg:inst12|q[5]       ; reg_data[5] ; clk        ;
; N/A           ; None             ; 15.280 ns      ; reg:inst5|q[5]        ; reg_data[5] ; clk        ;
+---------------+------------------+----------------+-----------------------+-------------+------------+


+--------------------------------------------------------------------------------+
; Minimum tpd                                                                    ;
+---------------+-------------------+-----------------+------------+-------------+
; Minimum Slack ; Required P2P Time ; Actual P2P Time ; From       ; To          ;
+---------------+-------------------+-----------------+------------+-------------+
; N/A           ; None              ; 16.639 ns       ; sel[0]     ; reg_data[7] ;
; N/A           ; None              ; 16.640 ns       ; sel[0]     ; reg_data[5] ;
; N/A           ; None              ; 16.734 ns       ; sel[1]     ; reg_data[5] ;
; N/A           ; None              ; 16.914 ns       ; sel[0]     ; reg_data[2] ;
; N/A           ; None              ; 16.944 ns       ; sel[0]     ; reg_data[3] ;
; N/A           ; None              ; 16.960 ns       ; sel[0]     ; reg_data[4] ;
; N/A           ; None              ; 16.986 ns       ; sel[0]     ; reg_data[6] ;
; N/A           ; None              ; 16.987 ns       ; sel[1]     ; reg_data[2] ;
; N/A           ; None              ; 16.996 ns       ; sel[0]     ; reg_data[0] ;
; N/A           ; None              ; 17.006 ns       ; sel[1]     ; reg_data[3] ;
; N/A           ; None              ; 17.015 ns       ; sel[0]     ; reg_data[1] ;
; N/A           ; None              ; 17.023 ns       ; sel[1]     ; reg_data[4] ;
; N/A           ; None              ; 17.045 ns       ; sel[1]     ; reg_data[7] ;
; N/A           ; None              ; 17.065 ns       ; sel[1]     ; reg_data[0] ;
; N/A           ; None              ; 17.080 ns       ; sel[1]     ; reg_data[1] ;
; N/A           ; None              ; 17.222 ns       ; reg_sel[1] ; reg_data[0] ;
; N/A           ; None              ; 17.388 ns       ; sel[1]     ; reg_data[6] ;
; N/A           ; None              ; 17.774 ns       ; reg_sel[1] ; reg_data[1] ;
; N/A           ; None              ; 17.988 ns       ; reg_sel[0] ; reg_data[1] ;
; N/A           ; None              ; 18.151 ns       ; reg_sel[0] ; reg_data[3] ;
; N/A           ; None              ; 18.296 ns       ; reg_sel[1] ; reg_data[2] ;
; N/A           ; None              ; 18.372 ns       ; reg_sel[1] ; reg_data[3] ;
; N/A           ; None              ; 18.678 ns       ; reg_sel[1] ; reg_data[6] ;
; N/A           ; None              ; 19.158 ns       ; reg_sel[1] ; reg_data[4] ;
; N/A           ; None              ; 19.249 ns       ; reg_sel[0] ; reg_data[0] ;
; N/A           ; None              ; 19.633 ns       ; reg_sel[0] ; reg_data[2] ;
; N/A           ; None              ; 19.980 ns       ; reg_sel[0] ; reg_data[7] ;
; N/A           ; None              ; 20.052 ns       ; reg_sel[0] ; reg_data[4] ;
; N/A           ; None              ; 20.065 ns       ; reg_sel[0] ; reg_data[5] ;
; N/A           ; None              ; 21.183 ns       ; reg_sel[0] ; reg_data[6] ;
; N/A           ; None              ; 22.438 ns       ; reg_sel[1] ; reg_data[5] ;
; N/A           ; None              ; 22.503 ns       ; reg_sel[1] ; reg_data[7] ;
+---------------+-------------------+-----------------+------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Processing started: Sat Jun 06 16:38:53 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu0 -c cpu0 --timing_analysis_only
Warning: Timing Analysis found one or more latches implemented as combinational loops
    Warning: Node "controller:inst8|sst[0]" is a latch
    Warning: Node "controller:inst8|sst[1]" is a latch
    Warning: Node "controller:inst8|alu_func[2]" is a latch
    Warning: Node "controller:inst8|alu_func[1]" is a latch
    Warning: Node "dram1:inst4|data[7]$latch" is a latch
    Warning: Node "controller:inst8|alu_in_sel[1]" is a latch
    Warning: Node "controller:inst8|alu_in_sel[2]" is a latch
    Warning: Node "controller:inst8|alu_func[0]" is a latch
    Warning: Node "controller:inst8|alu_in_sel[0]" is a latch
    Warning: Node "controller:inst8|dest_reg[1]" is a latch
    Warning: Node "controller:inst8|dest_reg[0]" is a latch
    Warning: Node "dram1:inst4|data[1]$latch" is a latch
    Warning: Node "controller:inst8|wr" is a latch
    Warning: Node "dram1:inst4|data[6]$latch" is a latch
    Warning: Node "dram1:inst4|data[0]$latch" is a latch
    Warning: Node "dram1:inst4|data[2]$latch" is a latch
    Warning: Node "controller:inst8|rec[0]" is a latch
    Warning: Node "controller:inst8|rec[1]" is a latch
    Warning: Node "controller:inst8|offset[3]" is a latch
    Warning: Node "dram1:inst4|data[3]$latch" is a latch
    Warning: Node "controller:inst8|offset[0]" is a latch
    Warning: Node "controller:inst8|sour_reg[0]" is a latch
    Warning: Node "controller:inst8|sour_reg[1]" is a latch
    Warning: Node "controller:inst8|sci[0]" is a latch
    Warning: Node "controller:inst8|sci[1]" is a latch
    Warning: Node "dram1:inst4|data[4]$latch" is a latch
    Warning: Node "dram1:inst4|data[5]$latch" is a latch
    Warning: Node "controller:inst8|alu_out_sel[0]" is a latch
    Warning: Node "controller:inst8|alu_out_sel[1]" is a latch
    Warning: Node "dram1:inst4|mem[5][0]" is a latch
    Warning: Node "dram1:inst4|mem[1][0]" is a latch
    Warning: Node "dram1:inst4|mem[9][0]" is a latch
    Warning: Node "dram1:inst4|mem[3][0]" is a latch
    Warning: Node "dram1:inst4|mem[8][0]" is a latch
    Warning: Node "dram1:inst4|mem[0][0]" is a latch
    Warning: Node "dram1:inst4|mem[4][0]" is a latch
    Warning: Node "dram1:inst4|mem[2][0]" is a latch
    Warning: Node "dram1:inst4|mem[6][0]" is a latch
    Warning: Node "dram1:inst4|mem[7][0]" is a latch
    Warning: Node "dram1:inst4|mem[5][7]" is a latch
    Warning: Node "dram1:inst4|mem[1][7]" is a latch
    Warning: Node "dram1:inst4|mem[9][7]" is a latch
    Warning: Node "dram1:inst4|mem[3][7]" is a latch
    Warning: Node "dram1:inst4|mem[8][7]" is a latch
    Warning: Node "dram1:inst4|mem[0][7]" is a latch
    Warning: Node "dram1:inst4|mem[4][7]" is a latch
    Warning: Node "dram1:inst4|mem[2][7]" is a latch
    Warning: Node "dram1:inst4|mem[7][7]" is a latch
    Warning: Node "dram1:inst4|mem[6][7]" is a latch
    Warning: Node "controller:inst8|offset[2]" is a latch
    Warning: Node "controller:inst8|offset[1]" is a latch
    Warning: Node "dram1:inst4|mem[1][1]" is a latch
    Warning: Node "dram1:inst4|mem[5][1]" is a latch
    Warning: Node "dram1:inst4|mem[9][1]" is a latch
    Warning: Node "dram1:inst4|mem[3][1]" is a latch
    Warning: Node "dram1:inst4|mem[0][1]" is a latch
    Warning: Node "dram1:inst4|mem[8][1]" is a latch
    Warning: Node "dram1:inst4|mem[2][1]" is a latch
    Warning: Node "dram1:inst4|mem[4][1]" is a latch
    Warning: Node "dram1:inst4|mem[6][1]" is a latch
    Warning: Node "dram1:inst4|mem[7][1]" is a latch
    Warning: Node "dram1:inst4|mem[1][3]" is a latch
    Warning: Node "dram1:inst4|mem[5][3]" is a latch
    Warning: Node "dram1:inst4|mem[3][3]" is a latch
    Warning: Node "dram1:inst4|mem[9][3]" is a latch
    Warning: Node "dram1:inst4|mem[0][3]" is a latch
    Warning: Node "dram1:inst4|mem[8][3]" is a latch
    Warning: Node "dram1:inst4|mem[4][3]" is a latch
    Warning: Node "dram1:inst4|mem[2][3]" is a latch
    Warning: Node "dram1:inst4|mem[6][3]" is a latch
    Warning: Node "dram1:inst4|mem[7][3]" is a latch
    Warning: Node "dram1:inst4|mem[1][4]" is a latch
    Warning: Node "dram1:inst4|mem[5][4]" is a latch
    Warning: Node "dram1:inst4|mem[3][4]" is a latch
    Warning: Node "dram1:inst4|mem[9][4]" is a latch
    Warning: Node "dram1:inst4|mem[8][4]" is a latch
    Warning: Node "dram1:inst4|mem[0][4]" is a latch
    Warning: Node "dram1:inst4|mem[2][4]" is a latch
    Warning: Node "dram1:inst4|mem[4][4]" is a latch
    Warning: Node "dram1:inst4|mem[6][4]" is a latch
    Warning: Node "dram1:inst4|mem[7][4]" is a latch
    Warning: Node "dram1:inst4|mem[5][5]" is a latch
    Warning: Node "dram1:inst4|mem[1][5]" is a latch
    Warning: Node "dram1:inst4|mem[9][5]" is a latch
    Warning: Node "dram1:inst4|mem[3][5]" is a latch
    Warning: Node "dram1:inst4|mem[8][5]" is a latch
    Warning: Node "dram1:inst4|mem[0][5]" is a latch
    Warning: Node "dram1:inst4|mem[4][5]" is a latch
    Warning: Node "dram1:inst4|mem[2][5]" is a latch
    Warning: Node "dram1:inst4|mem[6][5]" is a latch
    Warning: Node "dram1:inst4|mem[7][5]" is a latch
    Warning: Node "dram1:inst4|mem[5][6]" is a latch
    Warning: Node "dram1:inst4|mem[1][6]" is a latch
    Warning: Node "dram1:inst4|mem[9][6]" is a latch
    Warning: Node "dram1:inst4|mem[3][6]" is a latch
    Warning: Node "dram1:inst4|mem[8][6]" is a latch
    Warning: Node "dram1:inst4|mem[0][6]" is a latch
    Warning: Node "dram1:inst4|mem[4][6]" is a latch
    Warning: Node "dram1:inst4|mem[2][6]" is a latch
    Warning: Node "dram1:inst4|mem[7][6]" is a latch
    Warning: Node "dram1:inst4|mem[6][6]" is a latch
    Warning: Node "dram1:inst4|mem[1][2]" is a latch
    Warning: Node "dram1:inst4|mem[5][2]" is a latch
    Warning: Node "dram1:inst4|mem[9][2]" is a latch
    Warning: Node "dram1:inst4|mem[3][2]" is a latch
    Warning: Node "dram1:inst4|mem[8][2]" is a latch
    Warning: Node "dram1:inst4|mem[0][2]" is a latch
    Warning: Node "dram1:inst4|mem[4][2]" is a latch
    Warning: Node "dram1:inst4|mem[2][2]" is a latch
    Warning: Node "dram1:inst4|mem[6][2]" is a latch
    Warning: Node "dram1:inst4|mem[7][2]" is a latch
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|alu_out_sel[1]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|rec[0]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|rec[1]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|alu_out_sel[0]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|sst[1]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|sst[0]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|sci[1]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|sci[0]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|alu_func[0]"
Info: Found combinational loop of 17 nodes
    Info: Node "dram1:inst4|data[5]$latch"
    Info: Node "dram1:inst4|mem[6][5]"
    Info: Node "dram1:inst4|Mux~463"
    Info: Node "dram1:inst4|mem[9][5]"
    Info: Node "dram1:inst4|Mux~459"
    Info: Node "dram1:inst4|Mux~462"
    Info: Node "dram1:inst4|mem[5][5]"
    Info: Node "dram1:inst4|Mux~458"
    Info: Node "dram1:inst4|mem[1][5]"
    Info: Node "dram1:inst4|mem[3][5]"
    Info: Node "dram1:inst4|mem[4][5]"
    Info: Node "dram1:inst4|Mux~461"
    Info: Node "dram1:inst4|mem[8][5]"
    Info: Node "dram1:inst4|Mux~460"
    Info: Node "dram1:inst4|mem[0][5]"
    Info: Node "dram1:inst4|mem[2][5]"
    Info: Node "dram1:inst4|mem[7][5]"
Info: Found combinational loop of 17 nodes
    Info: Node "dram1:inst4|data[6]$latch"
    Info: Node "dram1:inst4|mem[6][6]"
    Info: Node "dram1:inst4|Mux~469"
    Info: Node "dram1:inst4|mem[9][6]"
    Info: Node "dram1:inst4|Mux~465"
    Info: Node "dram1:inst4|Mux~468"
    Info: Node "dram1:inst4|mem[5][6]"
    Info: Node "dram1:inst4|Mux~464"
    Info: Node "dram1:inst4|mem[1][6]"
    Info: Node "dram1:inst4|mem[3][6]"
    Info: Node "dram1:inst4|mem[4][6]"
    Info: Node "dram1:inst4|Mux~467"
    Info: Node "dram1:inst4|mem[8][6]"
    Info: Node "dram1:inst4|Mux~466"
    Info: Node "dram1:inst4|mem[0][6]"
    Info: Node "dram1:inst4|mem[2][6]"
    Info: Node "dram1:inst4|mem[7][6]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|offset[0]"
Info: Found combinational loop of 17 nodes
    Info: Node "dram1:inst4|data[1]$latch"
    Info: Node "dram1:inst4|mem[6][1]"
    Info: Node "dram1:inst4|Mux~445"
    Info: Node "dram1:inst4|mem[9][1]"
    Info: Node "dram1:inst4|Mux~441"
    Info: Node "dram1:inst4|Mux~444"
    Info: Node "dram1:inst4|mem[5][1]"
    Info: Node "dram1:inst4|Mux~440"
    Info: Node "dram1:inst4|mem[1][1]"
    Info: Node "dram1:inst4|mem[3][1]"
    Info: Node "dram1:inst4|mem[4][1]"
    Info: Node "dram1:inst4|Mux~443"
    Info: Node "dram1:inst4|mem[8][1]"
    Info: Node "dram1:inst4|Mux~442"
    Info: Node "dram1:inst4|mem[0][1]"
    Info: Node "dram1:inst4|mem[2][1]"
    Info: Node "dram1:inst4|mem[7][1]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|offset[1]"
Info: Found combinational loop of 17 nodes
    Info: Node "dram1:inst4|data[2]$latch"
    Info: Node "dram1:inst4|mem[6][2]"
    Info: Node "dram1:inst4|Mux~475"
    Info: Node "dram1:inst4|mem[9][2]"
    Info: Node "dram1:inst4|Mux~471"
    Info: Node "dram1:inst4|Mux~474"
    Info: Node "dram1:inst4|mem[5][2]"
    Info: Node "dram1:inst4|Mux~470"
    Info: Node "dram1:inst4|mem[1][2]"
    Info: Node "dram1:inst4|mem[3][2]"
    Info: Node "dram1:inst4|mem[4][2]"
    Info: Node "dram1:inst4|Mux~473"
    Info: Node "dram1:inst4|mem[8][2]"
    Info: Node "dram1:inst4|Mux~472"
    Info: Node "dram1:inst4|mem[0][2]"
    Info: Node "dram1:inst4|mem[2][2]"
    Info: Node "dram1:inst4|mem[7][2]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|offset[2]"
Info: Found combinational loop of 17 nodes
    Info: Node "dram1:inst4|data[3]$latch"
    Info: Node "dram1:inst4|mem[6][3]"
    Info: Node "dram1:inst4|Mux~451"
    Info: Node "dram1:inst4|mem[9][3]"
    Info: Node "dram1:inst4|Mux~447"
    Info: Node "dram1:inst4|Mux~450"
    Info: Node "dram1:inst4|mem[5][3]"
    Info: Node "dram1:inst4|Mux~446"
    Info: Node "dram1:inst4|mem[1][3]"
    Info: Node "dram1:inst4|mem[3][3]"
    Info: Node "dram1:inst4|mem[4][3]"
    Info: Node "dram1:inst4|Mux~449"
    Info: Node "dram1:inst4|mem[8][3]"
    Info: Node "dram1:inst4|Mux~448"
    Info: Node "dram1:inst4|mem[0][3]"
    Info: Node "dram1:inst4|mem[2][3]"
    Info: Node "dram1:inst4|mem[7][3]"
Info: Found combinational loop of 17 nodes
    Info: Node "dram1:inst4|data[4]$latch"
    Info: Node "dram1:inst4|mem[6][4]"
    Info: Node "dram1:inst4|Mux~457"
    Info: Node "dram1:inst4|mem[9][4]"
    Info: Node "dram1:inst4|Mux~453"
    Info: Node "dram1:inst4|Mux~456"
    Info: Node "dram1:inst4|mem[5][4]"
    Info: Node "dram1:inst4|Mux~452"
    Info: Node "dram1:inst4|mem[1][4]"
    Info: Node "dram1:inst4|mem[3][4]"
    Info: Node "dram1:inst4|mem[4][4]"
    Info: Node "dram1:inst4|Mux~455"
    Info: Node "dram1:inst4|mem[8][4]"
    Info: Node "dram1:inst4|Mux~454"
    Info: Node "dram1:inst4|mem[0][4]"
    Info: Node "dram1:inst4|mem[2][4]"
    Info: Node "dram1:inst4|mem[7][4]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|sour_reg[1]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|sour_reg[0]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|offset[3]"
Info: Found combinational loop of 17 nodes
    Info: Node "dram1:inst4|data[7]$latch"
    Info: Node "dram1:inst4|mem[6][7]"
    Info: Node "dram1:inst4|Mux~439"
    Info: Node "dram1:inst4|mem[9][7]"
    Info: Node "dram1:inst4|Mux~435"
    Info: Node "dram1:inst4|Mux~438"
    Info: Node "dram1:inst4|mem[5][7]"
    Info: Node "dram1:inst4|Mux~434"
    Info: Node "dram1:inst4|mem[1][7]"
    Info: Node "dram1:inst4|mem[3][7]"
    Info: Node "dram1:inst4|mem[4][7]"
    Info: Node "dram1:inst4|Mux~437"
    Info: Node "dram1:inst4|mem[8][7]"
    Info: Node "dram1:inst4|Mux~436"
    Info: Node "dram1:inst4|mem[0][7]"
    Info: Node "dram1:inst4|mem[2][7]"
    Info: Node "dram1:inst4|mem[7][7]"
Info: Found combinational loop of 17 nodes
    Info: Node "dram1:inst4|data[0]$latch"
    Info: Node "dram1:inst4|mem[6][0]"
    Info: Node "dram1:inst4|Mux~433"
    Info: Node "dram1:inst4|mem[9][0]"
    Info: Node "dram1:inst4|Mux~429"
    Info: Node "dram1:inst4|Mux~432"
    Info: Node "dram1:inst4|mem[5][0]"
    Info: Node "dram1:inst4|Mux~428"
    Info: Node "dram1:inst4|mem[1][0]"
    Info: Node "dram1:inst4|mem[3][0]"
    Info: Node "dram1:inst4|mem[4][0]"
    Info: Node "dram1:inst4|Mux~431"
    Info: Node "dram1:inst4|mem[8][0]"
    Info: Node "dram1:inst4|Mux~430"
    Info: Node "dram1:inst4|mem[0][0]"
    Info: Node "dram1:inst4|mem[2][0]"
    Info: Node "dram1:inst4|mem[7][0]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|wr"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|dest_reg[0]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|dest_reg[1]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|alu_in_sel[2]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|alu_in_sel[0]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|alu_in_sel[1]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|alu_func[2]"
Info: Found combinational loop of 1 nodes
    Info: Node "controller:inst8|alu_func[1]"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 23.88 MHz between source register "timer:inst|state.s3" and destination register "flag_reg:inst2|flag_z" (period= 41.874 ns)
    Info: + Longest register to register delay is 41.613 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y12_N2; Fanout = 7; REG Node = 'timer:inst|state.s3'
        Info: 2: + IC(3.074 ns) + CELL(0.442 ns) = 3.516 ns; Loc. = LC_X40_Y12_N4; Fanout = 20; COMB Node = 'timer:inst|output[1]'
        Info: 3: + IC(1.671 ns) + CELL(0.590 ns) = 5.777 ns; Loc. = LC_X36_Y14_N6; Fanout = 2; COMB Node = 'controller:inst8|Mux~4883'
        Info: 4: + IC(0.000 ns) + CELL(1.853 ns) = 7.630 ns; Loc. = LC_X40_Y16_N6; Fanout = 37; COMB LOOP Node = 'controller:inst8|wr'
            Info: Loc. = LC_X40_Y16_N6; Node "controller:inst8|wr"
        Info: 5: + IC(3.011 ns) + CELL(0.114 ns) = 10.755 ns; Loc. = LC_X36_Y13_N8; Fanout = 16; COMB Node = 'dram1:inst4|process0~755'
        Info: 6: + IC(0.000 ns) + CELL(14.233 ns) = 24.988 ns; Loc. = LC_X35_Y13_N2; Fanout = 13; COMB LOOP Node = 'dram1:inst4|data[2]$latch'
            Info: Loc. = LC_X37_Y16_N4; Node "dram1:inst4|Mux~470"
            Info: Loc. = LC_X40_Y15_N6; Node "dram1:inst4|mem[1][2]"
            Info: Loc. = LC_X42_Y16_N4; Node "dram1:inst4|mem[5][2]"
            Info: Loc. = LC_X42_Y15_N1; Node "dram1:inst4|Mux~471"
            Info: Loc. = LC_X42_Y12_N3; Node "dram1:inst4|mem[9][2]"
            Info: Loc. = LC_X40_Y15_N3; Node "dram1:inst4|mem[3][2]"
            Info: Loc. = LC_X42_Y13_N2; Node "dram1:inst4|Mux~472"
            Info: Loc. = LC_X40_Y15_N7; Node "dram1:inst4|mem[8][2]"
            Info: Loc. = LC_X40_Y15_N2; Node "dram1:inst4|mem[0][2]"
            Info: Loc. = LC_X42_Y13_N7; Node "dram1:inst4|Mux~473"
            Info: Loc. = LC_X39_Y16_N3; Node "dram1:inst4|mem[4][2]"
            Info: Loc. = LC_X41_Y15_N4; Node "dram1:inst4|mem[2][2]"
            Info: Loc. = LC_X42_Y15_N2; Node "dram1:inst4|Mux~474"
            Info: Loc. = LC_X36_Y16_N9; Node "dram1:inst4|mem[6][2]"
            Info: Loc. = LC_X42_Y15_N7; Node "dram1:inst4|Mux~475"
            Info: Loc. = LC_X41_Y16_N5; Node "dram1:inst4|mem[7][2]"
            Info: Loc. = LC_X40_Y16_N6; Node "controller:inst8|wr"
            Info: Loc. = LC_X35_Y13_N2; Node "dram1:inst4|data[2]$latch"
        Info: 7: + IC(1.164 ns) + CELL(0.590 ns) = 26.742 ns; Loc. = LC_X38_Y13_N9; Fanout = 13; COMB Node = 'bus_mux:inst10|alu_dr[2]~1139'
        Info: 8: + IC(1.287 ns) + CELL(0.590 ns) = 28.619 ns; Loc. = LC_X38_Y11_N2; Fanout = 1; COMB Node = 'alu:inst14|add~1485'
        Info: 9: + IC(1.994 ns) + CELL(0.590 ns) = 31.203 ns; Loc. = LC_X39_Y13_N4; Fanout = 3; COMB Node = 'alu:inst14|add~1490'
        Info: 10: + IC(1.110 ns) + CELL(0.442 ns) = 32.755 ns; Loc. = LC_X40_Y13_N3; Fanout = 1; COMB Node = 'alu:inst14|add~1424'
        Info: 11: + IC(1.110 ns) + CELL(0.442 ns) = 34.307 ns; Loc. = LC_X38_Y13_N2; Fanout = 1; COMB Node = 'alu:inst14|alu_out[2]~3493'
        Info: 12: + IC(0.431 ns) + CELL(0.590 ns) = 35.328 ns; Loc. = LC_X38_Y13_N8; Fanout = 2; COMB Node = 'alu:inst14|alu_out[2]~3494'
        Info: 13: + IC(1.942 ns) + CELL(0.590 ns) = 37.860 ns; Loc. = LC_X37_Y14_N5; Fanout = 6; COMB Node = 'ar:inst21|q[2]~COMBOUT'
        Info: 14: + IC(0.428 ns) + CELL(0.442 ns) = 38.730 ns; Loc. = LC_X37_Y14_N1; Fanout = 1; COMB Node = 'alu:inst14|reduce_nor~48'
        Info: 15: + IC(0.435 ns) + CELL(0.590 ns) = 39.755 ns; Loc. = LC_X37_Y14_N6; Fanout = 1; COMB Node = 'alu:inst14|reduce_nor~49'
        Info: 16: + IC(1.251 ns) + CELL(0.607 ns) = 41.613 ns; Loc. = LC_X37_Y11_N6; Fanout = 2; REG Node = 'flag_reg:inst2|flag_z'
        Info: Total cell delay = 22.705 ns ( 54.56 % )
        Info: Total interconnect delay = 18.908 ns ( 45.44 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.111 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 62; CLK Node = 'clk'
            Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X37_Y11_N6; Fanout = 2; REG Node = 'flag_reg:inst2|flag_z'
            Info: Total cell delay = 2.180 ns ( 70.07 % )
            Info: Total interconnect delay = 0.931 ns ( 29.93 % )
        Info: - Longest clock path from clock "clk" to source register is 3.111 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 62; CLK Node = 'clk'
            Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X40_Y12_N2; Fanout = 7; REG Node = 'timer:inst|state.s3'
            Info: Total cell delay = 2.180 ns ( 70.07 % )
            Info: Total interconnect delay = 0.931 ns ( 29.93 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "flag_reg:inst2|flag_z" (data pin = "reset", clock pin = "clk") is 40.196 ns
    Info: + Longest pin to register delay is 43.270 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 72; PIN Node = 'reset'
        Info: 2: + IC(10.347 ns) + CELL(0.590 ns) = 12.412 ns; Loc. = LC_X36_Y13_N8; Fanout = 16; COMB Node = 'dram1:inst4|process0~755'
        Info: 3: + IC(0.000 ns) + CELL(14.233 ns) = 26.645 ns; Loc. = LC_X35_Y13_N2; Fanout = 13; COMB LOOP Node = 'dram1:inst4|data[2]$latch'
            Info: Loc. = LC_X37_Y16_N4; Node "dram1:inst4|Mux~470"
            Info: Loc. = LC_X40_Y15_N6; Node "dram1:inst4|mem[1][2]"
            Info: Loc. = LC_X42_Y16_N4; Node "dram1:inst4|mem[5][2]"
            Info: Loc. = LC_X42_Y15_N1; Node "dram1:inst4|Mux~471"
            Info: Loc. = LC_X42_Y12_N3; Node "dram1:inst4|mem[9][2]"
            Info: Loc. = LC_X40_Y15_N3; Node "dram1:inst4|mem[3][2]"
            Info: Loc. = LC_X42_Y13_N2; Node "dram1:inst4|Mux~472"
            Info: Loc. = LC_X40_Y15_N7; Node "dram1:inst4|mem[8][2]"
            Info: Loc. = LC_X40_Y15_N2; Node "dram1:inst4|mem[0][2]"
            Info: Loc. = LC_X42_Y13_N7; Node "dram1:inst4|Mux~473"
            Info: Loc. = LC_X39_Y16_N3; Node "dram1:inst4|mem[4][2]"
            Info: Loc. = LC_X41_Y15_N4; Node "dram1:inst4|mem[2][2]"
            Info: Loc. = LC_X42_Y15_N2; Node "dram1:inst4|Mux~474"
            Info: Loc. = LC_X36_Y16_N9; Node "dram1:inst4|mem[6][2]"
            Info: Loc. = LC_X42_Y15_N7; Node "dram1:inst4|Mux~475"
            Info: Loc. = LC_X41_Y16_N5; Node "dram1:inst4|mem[7][2]"
            Info: Loc. = LC_X40_Y16_N6; Node "controller:inst8|wr"
            Info: Loc. = LC_X35_Y13_N2; Node "dram1:inst4|data[2]$latch"
        Info: 4: + IC(1.164 ns) + CELL(0.590 ns) = 28.399 ns; Loc. = LC_X38_Y13_N9; Fanout = 13; COMB Node = 'bus_mux:inst10|alu_dr[2]~1139'
        Info: 5: + IC(1.287 ns) + CELL(0.590 ns) = 30.276 ns; Loc. = LC_X38_Y11_N2; Fanout = 1; COMB Node = 'alu:inst14|add~1485'
        Info: 6: + IC(1.994 ns) + CELL(0.590 ns) = 32.860 ns; Loc. = LC_X39_Y13_N4; Fanout = 3; COMB Node = 'alu:inst14|add~1490'
        Info: 7: + IC(1.110 ns) + CELL(0.442 ns) = 34.412 ns; Loc. = LC_X40_Y13_N3; Fanout = 1; COMB Node = 'alu:inst14|add~1424'
        Info: 8: + IC(1.110 ns) + CELL(0.442 ns) = 35.964 ns; Loc. = LC_X38_Y13_N2; Fanout = 1; COMB Node = 'alu:inst14|alu_out[2]~3493'
        Info: 9: + IC(0.431 ns) + CELL(0.590 ns) = 36.985 ns; Loc. = LC_X38_Y13_N8; Fanout = 2; COMB Node = 'alu:inst14|alu_out[2]~3494'
        Info: 10: + IC(1.942 ns) + CELL(0.590 ns) = 39.517 ns; Loc. = LC_X37_Y14_N5; Fanout = 6; COMB Node = 'ar:inst21|q[2]~COMBOUT'
        Info: 11: + IC(0.428 ns) + CELL(0.442 ns) = 40.387 ns; Loc. = LC_X37_Y14_N1; Fanout = 1; COMB Node = 'alu:inst14|reduce_nor~48'
        Info: 12: + IC(0.435 ns) + CELL(0.590 ns) = 41.412 ns; Loc. = LC_X37_Y14_N6; Fanout = 1; COMB Node = 'alu:inst14|reduce_nor~49'
        Info: 13: + IC(1.251 ns) + CELL(0.607 ns) = 43.270 ns; Loc. = LC_X37_Y11_N6; Fanout = 2; REG Node = 'flag_reg:inst2|flag_z'
        Info: Total cell delay = 21.771 ns ( 50.31 % )
        Info: Total interconnect delay = 21.499 ns ( 49.69 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.111 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 62; CLK Node = 'clk'
        Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X37_Y11_N6; Fanout = 2; REG Node = 'flag_reg:inst2|flag_z'
        Info: Total cell delay = 2.180 ns ( 70.07 % )
        Info: Total interconnect delay = 0.931 ns ( 29.93 % )
Info: tco from clock "clk" to destination pin "reg_data[5]" through register "reg:inst5|q[5]" is 15.280 ns
    Info: + Longest clock path from clock "clk" to source register is 3.111 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 62; CLK Node = 'clk'
        Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X39_Y12_N3; Fanout = 3; REG Node = 'reg:inst5|q[5]'
        Info: Total cell delay = 2.180 ns ( 70.07 % )
        Info: Total interconnect delay = 0.931 ns ( 29.93 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 11.945 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y12_N3; Fanout = 3; REG Node = 'reg:inst5|q[5]'
        Info: 2: + IC(1.298 ns) + CELL(0.442 ns) = 1.740 ns; Loc. = LC_X40_Y16_N7; Fanout = 1; COMB Node = 'reg_out:inst7|reg_data[5]~194'
        Info: 3: + IC(1.964 ns) + CELL(0.292 ns) = 3.996 ns; Loc. = LC_X40_Y16_N0; Fanout = 1; COMB Node = 'reg_out:inst7|reg_data[5]~195'
        Info: 4: + IC(1.994 ns) + CELL(0.114 ns) = 6.104 ns; Loc. = LC_X36_Y11_N3; Fanout = 1; COMB Node = 'reg_out:inst7|reg_data[5]~196'
        Info: 5: + IC(3.717 ns) + CELL(2.124 ns) = 11.945 ns; Loc. = PIN_163; Fanout = 0; PIN Node = 'reg_data[5]'
        Info: Total cell delay = 2.972 ns ( 24.88 % )
        Info: Total interconnect delay = 8.973 ns ( 75.12 % )
Info: Longest tpd from source pin "reg_sel[1]" to destination pin "reg_data[7]" is 22.503 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_13; Fanout = 12; PIN Node = 'reg_sel[1]'
    Info: 2: + IC(11.365 ns) + CELL(0.442 ns) = 13.276 ns; Loc. = LC_X39_Y14_N5; Fanout = 1; COMB Node = 'reg_out:inst7|reg_data[7]~188'
    Info: 3: + IC(0.405 ns) + CELL(0.442 ns) = 14.123 ns; Loc. = LC_X39_Y14_N4; Fanout = 1; COMB Node = 'reg_out:inst7|reg_data[7]~189'
    Info: 4: + IC(1.636 ns) + CELL(0.590 ns) = 16.349 ns; Loc. = LC_X36_Y11_N8; Fanout = 1; COMB Node = 'reg_out:inst7|reg_data[7]~190'
    Info: 5: + IC(4.030 ns) + CELL(2.124 ns) = 22.503 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'reg_data[7]'
    Info: Total cell delay = 5.067 ns ( 22.52 % )
    Info: Total interconnect delay = 17.436 ns ( 77.48 % )
Info: th for register "ir:inst20|q[5]" (data pin = "reset", clock pin = "clk") is -14.870 ns
    Info: + Longest clock path from clock "clk" to destination register is 3.178 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 62; CLK Node = 'clk'
        Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X40_Y14_N3; Fanout = 19; REG Node = 'ir:inst20|q[5]'
        Info: Total cell delay = 2.180 ns ( 68.60 % )
        Info: Total interconnect delay = 0.998 ns ( 31.40 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 18.063 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 72; PIN Node = 'reset'
        Info: 2: + IC(10.167 ns) + CELL(0.292 ns) = 11.934 ns; Loc. = LC_X41_Y15_N2; Fanout = 16; COMB Node = 'dram1:inst4|process0~767'
        Info: 3: + IC(0.000 ns) + CELL(4.436 ns) = 16.370 ns; Loc. = LC_X42_Y13_N8; Fanout = 13; COMB LOOP Node = 'dram1:inst4|data[5]$latch'
            Info: Loc. = LC_X42_Y13_N4; Node "dram1:inst4|Mux~458"
            Info: Loc. = LC_X42_Y12_N4; Node "dram1:inst4|mem[5][5]"
            Info: Loc. = LC_X42_Y12_N8; Node "dram1:inst4|mem[1][5]"
            Info: Loc. = LC_X42_Y13_N6; Node "dram1:inst4|Mux~459"
            Info: Loc. = LC_X42_Y12_N2; Node "dram1:inst4|mem[9][5]"
            Info: Loc. = LC_X40_Y15_N9; Node "dram1:inst4|mem[3][5]"
            Info: Loc. = LC_X42_Y13_N0; Node "dram1:inst4|Mux~460"
            Info: Loc. = LC_X40_Y15_N1; Node "dram1:inst4|mem[8][5]"
            Info: Loc. = LC_X36_Y13_N6; Node "dram1:inst4|mem[0][5]"
            Info: Loc. = LC_X42_Y13_N1; Node "dram1:inst4|Mux~461"
            Info: Loc. = LC_X42_Y12_N9; Node "dram1:inst4|mem[4][5]"
            Info: Loc. = LC_X42_Y13_N8; Node "dram1:inst4|data[5]$latch"
            Info: Loc. = LC_X41_Y15_N5; Node "dram1:inst4|mem[2][5]"
            Info: Loc. = LC_X42_Y13_N3; Node "dram1:inst4|Mux~462"
            Info: Loc. = LC_X42_Y14_N5; Node "dram1:inst4|mem[6][5]"
            Info: Loc. = LC_X42_Y14_N6; Node "dram1:inst4|mem[7][5]"
            Info: Loc. = LC_X42_Y13_N5; Node "dram1:inst4|Mux~463"
            Info: Loc. = LC_X40_Y16_N6; Node "controller:inst8|wr"
        Info: 4: + IC(1.578 ns) + CELL(0.115 ns) = 18.063 ns; Loc. = LC_X40_Y14_N3; Fanout = 19; REG Node = 'ir:inst20|q[5]'
        Info: Total cell delay = 6.318 ns ( 34.98 % )
        Info: Total interconnect delay = 11.745 ns ( 65.02 % )
Info: Minimum tco from clock "clk" to destination pin "reg_data[1]" through register "reg:inst11|q[1]" is 9.875 ns
    Info: + Shortest clock path from clock "clk" to source register is 3.111 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 62; CLK Node = 'clk'
        Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X37_Y12_N2; Fanout = 3; REG Node = 'reg:inst11|q[1]'
        Info: Total cell delay = 2.180 ns ( 70.07 % )
        Info: Total interconnect delay = 0.931 ns ( 29.93 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Shortest register to pin delay is 6.540 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X37_Y12_N2; Fanout = 3; REG Node = 'reg:inst11|q[1]'
        Info: 2: + IC(0.551 ns) + CELL(0.292 ns) = 0.843 ns; Loc. = LC_X37_Y12_N8; Fanout = 1; COMB Node = 'reg_out:inst7|reg_data[1]~207'
        Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 1.139 ns; Loc. = LC_X37_Y12_N9; Fanout = 1; COMB Node = 'reg_out:inst7|reg_data[1]~208'
        Info: 4: + IC(3.277 ns) + CELL(2.124 ns) = 6.540 ns; Loc. = PIN_159; Fanout = 0; PIN Node = 'reg_data[1]'
        Info: Total cell delay = 2.530 ns ( 38.69 % )
        Info: Total interconnect delay = 4.010 ns ( 61.31 % )
Info: Shortest tpd from source pin "sel[0]" to destination pin "reg_data[7]" is 16.639 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 8; PIN Node = 'sel[0]'
    Info: 2: + IC(8.902 ns) + CELL(0.114 ns) = 10.485 ns; Loc. = LC_X36_Y11_N8; Fanout = 1; COMB Node = 'reg_out:inst7|reg_data[7]~190'
    Info: 3: + IC(4.030 ns) + CELL(2.124 ns) = 16.639 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'reg_data[7]'
    Info: Total cell delay = 3.707 ns ( 22.28 % )
    Info: Total interconnect delay = 12.932 ns ( 77.72 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 113 warnings
    Info: Processing ended: Sat Jun 06 16:38:53 2020
    Info: Elapsed time: 00:00:00


