ARM GAS  /tmp/ccRHpo20.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_hal_cortex.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
  17              		.align	1
  18              		.global	HAL_NVIC_SetPriorityGrouping
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	HAL_NVIC_SetPriorityGrouping:
  25              	.LFB141:
  26              		.file 1 "Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c"
   1:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
   2:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   ******************************************************************************
   3:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @file    stm32h7xx_hal_cortex.c
   4:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @author  MCD Application Team
   5:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following
   7:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *           + Initialization and de-initialization functions
   9:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *           + Peripheral Control functions
  10:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *
  11:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   @verbatim
  12:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   ==============================================================================
  13:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                         ##### How to use this driver #####
  14:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   ==============================================================================
  15:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
  16:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     [..]
  17:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  18:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     ===========================================================
  19:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     [..]
  20:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  21:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     The Cortex-M exceptions are managed by CMSIS functions.
  22:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
  23:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping()
  24:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****         function according to the following table.
  25:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority().
  26:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  27:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     (#) please refer to programming manual for details in how to configure priority.
  28:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
  29:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ preemption is no more possible.
  30:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  31:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
  32:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
ARM GAS  /tmp/ccRHpo20.s 			page 2


  33:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****         (+@) Lowest preemption priority
  34:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****         (+@) Lowest sub priority
  35:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  36:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
  37:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     [..]
  38:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     *** How to configure Systick using CORTEX HAL driver ***
  39:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     ========================================================
  40:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     [..]
  41:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  42:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
  43:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
  44:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****        is a CMSIS function that:
  45:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  46:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value (0x0F).
  47:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  48:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  49:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  50:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  51:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
  52:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  53:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****        HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  54:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The HAL_SYSTICK_CLKSourceConfig() macro is defined
  55:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****        inside the stm32h7xx_hal_cortex.h file.
  56:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
  57:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  58:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  59:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  60:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
  61:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  62:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
  63:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  64:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  65:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  66:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
  67:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   @endverbatim
  68:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   ******************************************************************************
  69:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @attention
  70:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *
  71:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics.
  72:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * All rights reserved.</center></h2>
  73:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *
  74:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  75:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * the "License"; You may not use this file except in compliance with the
  76:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * License. You may obtain a copy of the License at:
  77:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  78:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *
  79:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   ******************************************************************************
  80:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
  81:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
  82:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
  83:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** #include "stm32h7xx_hal.h"
  84:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
  85:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /** @addtogroup STM32H7xx_HAL_Driver
  86:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @{
  87:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
  88:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
  89:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /** @defgroup CORTEX CORTEX
ARM GAS  /tmp/ccRHpo20.s 			page 3


  90:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief CORTEX HAL module driver
  91:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @{
  92:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
  93:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
  94:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
  95:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
  96:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
  97:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
  98:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
  99:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 100:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 101:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 102:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 103:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions CORTEX Exported Functions
 104:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @{
 105:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 106:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 107:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 108:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group1 Initialization and de-initialization functions
 109:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****  *  @brief    Initialization and Configuration functions
 110:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****  *
 111:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** @verbatim
 112:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   ==============================================================================
 113:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****               ##### Initialization and de-initialization functions #####
 114:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   ==============================================================================
 115:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     [..]
 116:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 117:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****       Systick functionalities
 118:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 119:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** @endverbatim
 120:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @{
 121:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 122:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 123:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 124:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 125:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief  Sets the priority grouping field (preemption priority and subpriority)
 126:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         using the required unlock sequence.
 127:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @param  PriorityGroup The priority grouping bits length.
 128:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 129:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 130:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *                                    4 bits for subpriority
 131:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 132:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *                                    3 bits for subpriority
 133:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 134:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *                                    2 bits for subpriority
 135:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 136:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *                                    1 bits for subpriority
 137:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 138:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *                                    0 bits for subpriority
 139:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
 140:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority.
 141:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval None
 142:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 143:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 144:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
  27              		.loc 1 144 0
  28              		.cfi_startproc
ARM GAS  /tmp/ccRHpo20.s 			page 4


  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
  33              	.LBB52:
  34              	.LBB53:
  35              		.file 2 "Libraries/CMSIS/Include/core_cm7.h"
   1:Libraries/CMSIS/Include/core_cm7.h **** /**************************************************************************//**
   2:Libraries/CMSIS/Include/core_cm7.h ****  * @file     core_cm7.h
   3:Libraries/CMSIS/Include/core_cm7.h ****  * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
   4:Libraries/CMSIS/Include/core_cm7.h ****  * @version  V5.0.8
   5:Libraries/CMSIS/Include/core_cm7.h ****  * @date     04. June 2018
   6:Libraries/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
   7:Libraries/CMSIS/Include/core_cm7.h **** /*
   8:Libraries/CMSIS/Include/core_cm7.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Libraries/CMSIS/Include/core_cm7.h ****  *
  10:Libraries/CMSIS/Include/core_cm7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Libraries/CMSIS/Include/core_cm7.h ****  *
  12:Libraries/CMSIS/Include/core_cm7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Libraries/CMSIS/Include/core_cm7.h ****  * not use this file except in compliance with the License.
  14:Libraries/CMSIS/Include/core_cm7.h ****  * You may obtain a copy of the License at
  15:Libraries/CMSIS/Include/core_cm7.h ****  *
  16:Libraries/CMSIS/Include/core_cm7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Libraries/CMSIS/Include/core_cm7.h ****  *
  18:Libraries/CMSIS/Include/core_cm7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Libraries/CMSIS/Include/core_cm7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Libraries/CMSIS/Include/core_cm7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Libraries/CMSIS/Include/core_cm7.h ****  * See the License for the specific language governing permissions and
  22:Libraries/CMSIS/Include/core_cm7.h ****  * limitations under the License.
  23:Libraries/CMSIS/Include/core_cm7.h ****  */
  24:Libraries/CMSIS/Include/core_cm7.h **** 
  25:Libraries/CMSIS/Include/core_cm7.h **** #if   defined ( __ICCARM__ )
  26:Libraries/CMSIS/Include/core_cm7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Libraries/CMSIS/Include/core_cm7.h **** #elif defined (__clang__)
  28:Libraries/CMSIS/Include/core_cm7.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Libraries/CMSIS/Include/core_cm7.h **** #endif
  30:Libraries/CMSIS/Include/core_cm7.h **** 
  31:Libraries/CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_GENERIC
  32:Libraries/CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_GENERIC
  33:Libraries/CMSIS/Include/core_cm7.h **** 
  34:Libraries/CMSIS/Include/core_cm7.h **** #include <stdint.h>
  35:Libraries/CMSIS/Include/core_cm7.h **** 
  36:Libraries/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
  37:Libraries/CMSIS/Include/core_cm7.h ****  extern "C" {
  38:Libraries/CMSIS/Include/core_cm7.h **** #endif
  39:Libraries/CMSIS/Include/core_cm7.h **** 
  40:Libraries/CMSIS/Include/core_cm7.h **** /**
  41:Libraries/CMSIS/Include/core_cm7.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Libraries/CMSIS/Include/core_cm7.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Libraries/CMSIS/Include/core_cm7.h **** 
  44:Libraries/CMSIS/Include/core_cm7.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Libraries/CMSIS/Include/core_cm7.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Libraries/CMSIS/Include/core_cm7.h **** 
  47:Libraries/CMSIS/Include/core_cm7.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Libraries/CMSIS/Include/core_cm7.h ****      Unions are used for effective representation of core registers.
  49:Libraries/CMSIS/Include/core_cm7.h **** 
  50:Libraries/CMSIS/Include/core_cm7.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
ARM GAS  /tmp/ccRHpo20.s 			page 5


  51:Libraries/CMSIS/Include/core_cm7.h ****      Function-like macros are used to allow more efficient code.
  52:Libraries/CMSIS/Include/core_cm7.h ****  */
  53:Libraries/CMSIS/Include/core_cm7.h **** 
  54:Libraries/CMSIS/Include/core_cm7.h **** 
  55:Libraries/CMSIS/Include/core_cm7.h **** /*******************************************************************************
  56:Libraries/CMSIS/Include/core_cm7.h ****  *                 CMSIS definitions
  57:Libraries/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
  58:Libraries/CMSIS/Include/core_cm7.h **** /**
  59:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup Cortex_M7
  60:Libraries/CMSIS/Include/core_cm7.h ****   @{
  61:Libraries/CMSIS/Include/core_cm7.h ****  */
  62:Libraries/CMSIS/Include/core_cm7.h **** 
  63:Libraries/CMSIS/Include/core_cm7.h **** #include "cmsis_version.h"
  64:Libraries/CMSIS/Include/core_cm7.h **** 
  65:Libraries/CMSIS/Include/core_cm7.h **** /* CMSIS CM7 definitions */
  66:Libraries/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:1
  67:Libraries/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0
  68:Libraries/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
  69:Libraries/CMSIS/Include/core_cm7.h ****                                     __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS
  70:Libraries/CMSIS/Include/core_cm7.h **** 
  71:Libraries/CMSIS/Include/core_cm7.h **** #define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
  72:Libraries/CMSIS/Include/core_cm7.h **** 
  73:Libraries/CMSIS/Include/core_cm7.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Libraries/CMSIS/Include/core_cm7.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Libraries/CMSIS/Include/core_cm7.h **** */
  76:Libraries/CMSIS/Include/core_cm7.h **** #if defined ( __CC_ARM )
  77:Libraries/CMSIS/Include/core_cm7.h ****   #if defined __TARGET_FPU_VFP
  78:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
  80:Libraries/CMSIS/Include/core_cm7.h ****     #else
  81:Libraries/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
  83:Libraries/CMSIS/Include/core_cm7.h ****     #endif
  84:Libraries/CMSIS/Include/core_cm7.h ****   #else
  85:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
  86:Libraries/CMSIS/Include/core_cm7.h ****   #endif
  87:Libraries/CMSIS/Include/core_cm7.h **** 
  88:Libraries/CMSIS/Include/core_cm7.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Libraries/CMSIS/Include/core_cm7.h ****   #if defined __ARM_PCS_VFP
  90:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
  92:Libraries/CMSIS/Include/core_cm7.h ****     #else
  93:Libraries/CMSIS/Include/core_cm7.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
  95:Libraries/CMSIS/Include/core_cm7.h ****     #endif
  96:Libraries/CMSIS/Include/core_cm7.h ****   #else
  97:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
  98:Libraries/CMSIS/Include/core_cm7.h ****   #endif
  99:Libraries/CMSIS/Include/core_cm7.h **** 
 100:Libraries/CMSIS/Include/core_cm7.h **** #elif defined ( __GNUC__ )
 101:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 104:Libraries/CMSIS/Include/core_cm7.h ****     #else
 105:Libraries/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 107:Libraries/CMSIS/Include/core_cm7.h ****     #endif
ARM GAS  /tmp/ccRHpo20.s 			page 6


 108:Libraries/CMSIS/Include/core_cm7.h ****   #else
 109:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 110:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 111:Libraries/CMSIS/Include/core_cm7.h **** 
 112:Libraries/CMSIS/Include/core_cm7.h **** #elif defined ( __ICCARM__ )
 113:Libraries/CMSIS/Include/core_cm7.h ****   #if defined __ARMVFP__
 114:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 116:Libraries/CMSIS/Include/core_cm7.h ****     #else
 117:Libraries/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 119:Libraries/CMSIS/Include/core_cm7.h ****     #endif
 120:Libraries/CMSIS/Include/core_cm7.h ****   #else
 121:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 122:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 123:Libraries/CMSIS/Include/core_cm7.h **** 
 124:Libraries/CMSIS/Include/core_cm7.h **** #elif defined ( __TI_ARM__ )
 125:Libraries/CMSIS/Include/core_cm7.h ****   #if defined __TI_VFP_SUPPORT__
 126:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 128:Libraries/CMSIS/Include/core_cm7.h ****     #else
 129:Libraries/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 131:Libraries/CMSIS/Include/core_cm7.h ****     #endif
 132:Libraries/CMSIS/Include/core_cm7.h ****   #else
 133:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 134:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 135:Libraries/CMSIS/Include/core_cm7.h **** 
 136:Libraries/CMSIS/Include/core_cm7.h **** #elif defined ( __TASKING__ )
 137:Libraries/CMSIS/Include/core_cm7.h ****   #if defined __FPU_VFP__
 138:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 140:Libraries/CMSIS/Include/core_cm7.h ****     #else
 141:Libraries/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 143:Libraries/CMSIS/Include/core_cm7.h ****     #endif
 144:Libraries/CMSIS/Include/core_cm7.h ****   #else
 145:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 146:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 147:Libraries/CMSIS/Include/core_cm7.h **** 
 148:Libraries/CMSIS/Include/core_cm7.h **** #elif defined ( __CSMC__ )
 149:Libraries/CMSIS/Include/core_cm7.h ****   #if ( __CSMC__ & 0x400U)
 150:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 152:Libraries/CMSIS/Include/core_cm7.h ****     #else
 153:Libraries/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 155:Libraries/CMSIS/Include/core_cm7.h ****     #endif
 156:Libraries/CMSIS/Include/core_cm7.h ****   #else
 157:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 158:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 159:Libraries/CMSIS/Include/core_cm7.h **** 
 160:Libraries/CMSIS/Include/core_cm7.h **** #endif
 161:Libraries/CMSIS/Include/core_cm7.h **** 
 162:Libraries/CMSIS/Include/core_cm7.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Libraries/CMSIS/Include/core_cm7.h **** 
 164:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 7


 165:Libraries/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 166:Libraries/CMSIS/Include/core_cm7.h **** }
 167:Libraries/CMSIS/Include/core_cm7.h **** #endif
 168:Libraries/CMSIS/Include/core_cm7.h **** 
 169:Libraries/CMSIS/Include/core_cm7.h **** #endif /* __CORE_CM7_H_GENERIC */
 170:Libraries/CMSIS/Include/core_cm7.h **** 
 171:Libraries/CMSIS/Include/core_cm7.h **** #ifndef __CMSIS_GENERIC
 172:Libraries/CMSIS/Include/core_cm7.h **** 
 173:Libraries/CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_DEPENDANT
 174:Libraries/CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_DEPENDANT
 175:Libraries/CMSIS/Include/core_cm7.h **** 
 176:Libraries/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 177:Libraries/CMSIS/Include/core_cm7.h ****  extern "C" {
 178:Libraries/CMSIS/Include/core_cm7.h **** #endif
 179:Libraries/CMSIS/Include/core_cm7.h **** 
 180:Libraries/CMSIS/Include/core_cm7.h **** /* check device defines and use defaults */
 181:Libraries/CMSIS/Include/core_cm7.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __CM7_REV
 183:Libraries/CMSIS/Include/core_cm7.h ****     #define __CM7_REV               0x0000U
 184:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__CM7_REV not defined in device header file; using default!"
 185:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 186:Libraries/CMSIS/Include/core_cm7.h **** 
 187:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __FPU_PRESENT
 188:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_PRESENT             0U
 189:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 191:Libraries/CMSIS/Include/core_cm7.h **** 
 192:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __MPU_PRESENT
 193:Libraries/CMSIS/Include/core_cm7.h ****     #define __MPU_PRESENT             0U
 194:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 196:Libraries/CMSIS/Include/core_cm7.h **** 
 197:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __ICACHE_PRESENT
 198:Libraries/CMSIS/Include/core_cm7.h ****     #define __ICACHE_PRESENT          0U
 199:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 200:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 201:Libraries/CMSIS/Include/core_cm7.h **** 
 202:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __DCACHE_PRESENT
 203:Libraries/CMSIS/Include/core_cm7.h ****     #define __DCACHE_PRESENT          0U
 204:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 205:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 206:Libraries/CMSIS/Include/core_cm7.h **** 
 207:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __DTCM_PRESENT
 208:Libraries/CMSIS/Include/core_cm7.h ****     #define __DTCM_PRESENT            0U
 209:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__DTCM_PRESENT        not defined in device header file; using default!"
 210:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 211:Libraries/CMSIS/Include/core_cm7.h **** 
 212:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __NVIC_PRIO_BITS
 213:Libraries/CMSIS/Include/core_cm7.h ****     #define __NVIC_PRIO_BITS          3U
 214:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 215:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 216:Libraries/CMSIS/Include/core_cm7.h **** 
 217:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __Vendor_SysTickConfig
 218:Libraries/CMSIS/Include/core_cm7.h ****     #define __Vendor_SysTickConfig    0U
 219:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 220:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 221:Libraries/CMSIS/Include/core_cm7.h **** #endif
ARM GAS  /tmp/ccRHpo20.s 			page 8


 222:Libraries/CMSIS/Include/core_cm7.h **** 
 223:Libraries/CMSIS/Include/core_cm7.h **** /* IO definitions (access restrictions to peripheral registers) */
 224:Libraries/CMSIS/Include/core_cm7.h **** /**
 225:Libraries/CMSIS/Include/core_cm7.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 226:Libraries/CMSIS/Include/core_cm7.h **** 
 227:Libraries/CMSIS/Include/core_cm7.h ****     <strong>IO Type Qualifiers</strong> are used
 228:Libraries/CMSIS/Include/core_cm7.h ****     \li to specify the access to peripheral variables.
 229:Libraries/CMSIS/Include/core_cm7.h ****     \li for automatic generation of peripheral register debug information.
 230:Libraries/CMSIS/Include/core_cm7.h **** */
 231:Libraries/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 232:Libraries/CMSIS/Include/core_cm7.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 233:Libraries/CMSIS/Include/core_cm7.h **** #else
 234:Libraries/CMSIS/Include/core_cm7.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 235:Libraries/CMSIS/Include/core_cm7.h **** #endif
 236:Libraries/CMSIS/Include/core_cm7.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 237:Libraries/CMSIS/Include/core_cm7.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 238:Libraries/CMSIS/Include/core_cm7.h **** 
 239:Libraries/CMSIS/Include/core_cm7.h **** /* following defines should be used for structure members */
 240:Libraries/CMSIS/Include/core_cm7.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 241:Libraries/CMSIS/Include/core_cm7.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 242:Libraries/CMSIS/Include/core_cm7.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 243:Libraries/CMSIS/Include/core_cm7.h **** 
 244:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group Cortex_M7 */
 245:Libraries/CMSIS/Include/core_cm7.h **** 
 246:Libraries/CMSIS/Include/core_cm7.h **** 
 247:Libraries/CMSIS/Include/core_cm7.h **** 
 248:Libraries/CMSIS/Include/core_cm7.h **** /*******************************************************************************
 249:Libraries/CMSIS/Include/core_cm7.h ****  *                 Register Abstraction
 250:Libraries/CMSIS/Include/core_cm7.h ****   Core Register contain:
 251:Libraries/CMSIS/Include/core_cm7.h ****   - Core Register
 252:Libraries/CMSIS/Include/core_cm7.h ****   - Core NVIC Register
 253:Libraries/CMSIS/Include/core_cm7.h ****   - Core SCB Register
 254:Libraries/CMSIS/Include/core_cm7.h ****   - Core SysTick Register
 255:Libraries/CMSIS/Include/core_cm7.h ****   - Core Debug Register
 256:Libraries/CMSIS/Include/core_cm7.h ****   - Core MPU Register
 257:Libraries/CMSIS/Include/core_cm7.h ****   - Core FPU Register
 258:Libraries/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
 259:Libraries/CMSIS/Include/core_cm7.h **** /**
 260:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 261:Libraries/CMSIS/Include/core_cm7.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 262:Libraries/CMSIS/Include/core_cm7.h **** */
 263:Libraries/CMSIS/Include/core_cm7.h **** 
 264:Libraries/CMSIS/Include/core_cm7.h **** /**
 265:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 266:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 267:Libraries/CMSIS/Include/core_cm7.h ****   \brief      Core Register type definitions.
 268:Libraries/CMSIS/Include/core_cm7.h ****   @{
 269:Libraries/CMSIS/Include/core_cm7.h ****  */
 270:Libraries/CMSIS/Include/core_cm7.h **** 
 271:Libraries/CMSIS/Include/core_cm7.h **** /**
 272:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 273:Libraries/CMSIS/Include/core_cm7.h ****  */
 274:Libraries/CMSIS/Include/core_cm7.h **** typedef union
 275:Libraries/CMSIS/Include/core_cm7.h **** {
 276:Libraries/CMSIS/Include/core_cm7.h ****   struct
 277:Libraries/CMSIS/Include/core_cm7.h ****   {
 278:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
ARM GAS  /tmp/ccRHpo20.s 			page 9


 279:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 280:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 281:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 282:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 283:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 284:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 285:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 286:Libraries/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 287:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 288:Libraries/CMSIS/Include/core_cm7.h **** } APSR_Type;
 289:Libraries/CMSIS/Include/core_cm7.h **** 
 290:Libraries/CMSIS/Include/core_cm7.h **** /* APSR Register Definitions */
 291:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 292:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 293:Libraries/CMSIS/Include/core_cm7.h **** 
 294:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 295:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 296:Libraries/CMSIS/Include/core_cm7.h **** 
 297:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 298:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 299:Libraries/CMSIS/Include/core_cm7.h **** 
 300:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 301:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 302:Libraries/CMSIS/Include/core_cm7.h **** 
 303:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 304:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 305:Libraries/CMSIS/Include/core_cm7.h **** 
 306:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 307:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 308:Libraries/CMSIS/Include/core_cm7.h **** 
 309:Libraries/CMSIS/Include/core_cm7.h **** 
 310:Libraries/CMSIS/Include/core_cm7.h **** /**
 311:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 312:Libraries/CMSIS/Include/core_cm7.h ****  */
 313:Libraries/CMSIS/Include/core_cm7.h **** typedef union
 314:Libraries/CMSIS/Include/core_cm7.h **** {
 315:Libraries/CMSIS/Include/core_cm7.h ****   struct
 316:Libraries/CMSIS/Include/core_cm7.h ****   {
 317:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 318:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 319:Libraries/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 320:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:Libraries/CMSIS/Include/core_cm7.h **** } IPSR_Type;
 322:Libraries/CMSIS/Include/core_cm7.h **** 
 323:Libraries/CMSIS/Include/core_cm7.h **** /* IPSR Register Definitions */
 324:Libraries/CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 325:Libraries/CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 326:Libraries/CMSIS/Include/core_cm7.h **** 
 327:Libraries/CMSIS/Include/core_cm7.h **** 
 328:Libraries/CMSIS/Include/core_cm7.h **** /**
 329:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 330:Libraries/CMSIS/Include/core_cm7.h ****  */
 331:Libraries/CMSIS/Include/core_cm7.h **** typedef union
 332:Libraries/CMSIS/Include/core_cm7.h **** {
 333:Libraries/CMSIS/Include/core_cm7.h ****   struct
 334:Libraries/CMSIS/Include/core_cm7.h ****   {
 335:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
ARM GAS  /tmp/ccRHpo20.s 			page 10


 336:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 337:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 338:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 339:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 340:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 341:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 342:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 343:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 344:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 345:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 346:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 347:Libraries/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 348:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 349:Libraries/CMSIS/Include/core_cm7.h **** } xPSR_Type;
 350:Libraries/CMSIS/Include/core_cm7.h **** 
 351:Libraries/CMSIS/Include/core_cm7.h **** /* xPSR Register Definitions */
 352:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 353:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 354:Libraries/CMSIS/Include/core_cm7.h **** 
 355:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 356:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 357:Libraries/CMSIS/Include/core_cm7.h **** 
 358:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 359:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 360:Libraries/CMSIS/Include/core_cm7.h **** 
 361:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 362:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 363:Libraries/CMSIS/Include/core_cm7.h **** 
 364:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 365:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 366:Libraries/CMSIS/Include/core_cm7.h **** 
 367:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 368:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 369:Libraries/CMSIS/Include/core_cm7.h **** 
 370:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 371:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 372:Libraries/CMSIS/Include/core_cm7.h **** 
 373:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 374:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 375:Libraries/CMSIS/Include/core_cm7.h **** 
 376:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 377:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 378:Libraries/CMSIS/Include/core_cm7.h **** 
 379:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 380:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 381:Libraries/CMSIS/Include/core_cm7.h **** 
 382:Libraries/CMSIS/Include/core_cm7.h **** 
 383:Libraries/CMSIS/Include/core_cm7.h **** /**
 384:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Control Registers (CONTROL).
 385:Libraries/CMSIS/Include/core_cm7.h ****  */
 386:Libraries/CMSIS/Include/core_cm7.h **** typedef union
 387:Libraries/CMSIS/Include/core_cm7.h **** {
 388:Libraries/CMSIS/Include/core_cm7.h ****   struct
 389:Libraries/CMSIS/Include/core_cm7.h ****   {
 390:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 391:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 392:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
ARM GAS  /tmp/ccRHpo20.s 			page 11


 393:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 394:Libraries/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 395:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 396:Libraries/CMSIS/Include/core_cm7.h **** } CONTROL_Type;
 397:Libraries/CMSIS/Include/core_cm7.h **** 
 398:Libraries/CMSIS/Include/core_cm7.h **** /* CONTROL Register Definitions */
 399:Libraries/CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 400:Libraries/CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 401:Libraries/CMSIS/Include/core_cm7.h **** 
 402:Libraries/CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 403:Libraries/CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 404:Libraries/CMSIS/Include/core_cm7.h **** 
 405:Libraries/CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 406:Libraries/CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 407:Libraries/CMSIS/Include/core_cm7.h **** 
 408:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CORE */
 409:Libraries/CMSIS/Include/core_cm7.h **** 
 410:Libraries/CMSIS/Include/core_cm7.h **** 
 411:Libraries/CMSIS/Include/core_cm7.h **** /**
 412:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 413:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 414:Libraries/CMSIS/Include/core_cm7.h ****   \brief      Type definitions for the NVIC Registers
 415:Libraries/CMSIS/Include/core_cm7.h ****   @{
 416:Libraries/CMSIS/Include/core_cm7.h ****  */
 417:Libraries/CMSIS/Include/core_cm7.h **** 
 418:Libraries/CMSIS/Include/core_cm7.h **** /**
 419:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 420:Libraries/CMSIS/Include/core_cm7.h ****  */
 421:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
 422:Libraries/CMSIS/Include/core_cm7.h **** {
 423:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 424:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[24U];
 425:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 426:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RSERVED1[24U];
 427:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 428:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[24U];
 429:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 430:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[24U];
 431:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 432:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[56U];
 433:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 434:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[644U];
 435:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 436:Libraries/CMSIS/Include/core_cm7.h **** }  NVIC_Type;
 437:Libraries/CMSIS/Include/core_cm7.h **** 
 438:Libraries/CMSIS/Include/core_cm7.h **** /* Software Triggered Interrupt Register Definitions */
 439:Libraries/CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 440:Libraries/CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 441:Libraries/CMSIS/Include/core_cm7.h **** 
 442:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_NVIC */
 443:Libraries/CMSIS/Include/core_cm7.h **** 
 444:Libraries/CMSIS/Include/core_cm7.h **** 
 445:Libraries/CMSIS/Include/core_cm7.h **** /**
 446:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 447:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 448:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control Block Registers
 449:Libraries/CMSIS/Include/core_cm7.h ****   @{
ARM GAS  /tmp/ccRHpo20.s 			page 12


 450:Libraries/CMSIS/Include/core_cm7.h ****  */
 451:Libraries/CMSIS/Include/core_cm7.h **** 
 452:Libraries/CMSIS/Include/core_cm7.h **** /**
 453:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control Block (SCB).
 454:Libraries/CMSIS/Include/core_cm7.h ****  */
 455:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
 456:Libraries/CMSIS/Include/core_cm7.h **** {
 457:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 458:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 459:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 460:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 461:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 462:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 463:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 464:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 465:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 466:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 467:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 468:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 469:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 470:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 471:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 472:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 473:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 474:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 475:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 476:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 477:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 478:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 479:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 480:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 481:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 482:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[93U];
 483:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 484:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[15U];
 485:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 486:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 487:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 488:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[1U];
 489:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 490:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED6[1U];
 491:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 492:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 493:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 494:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 495:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 496:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 497:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 498:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 499:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[6U];
 500:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memo
 501:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Cont
 502:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
 503:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
 504:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
 505:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED8[1U];
 506:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Regis
ARM GAS  /tmp/ccRHpo20.s 			page 13


 507:Libraries/CMSIS/Include/core_cm7.h **** } SCB_Type;
 508:Libraries/CMSIS/Include/core_cm7.h **** 
 509:Libraries/CMSIS/Include/core_cm7.h **** /* SCB CPUID Register Definitions */
 510:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 511:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 512:Libraries/CMSIS/Include/core_cm7.h **** 
 513:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 514:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 515:Libraries/CMSIS/Include/core_cm7.h **** 
 516:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 517:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 518:Libraries/CMSIS/Include/core_cm7.h **** 
 519:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 520:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 521:Libraries/CMSIS/Include/core_cm7.h **** 
 522:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 523:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 524:Libraries/CMSIS/Include/core_cm7.h **** 
 525:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Interrupt Control State Register Definitions */
 526:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 527:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 528:Libraries/CMSIS/Include/core_cm7.h **** 
 529:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 530:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 531:Libraries/CMSIS/Include/core_cm7.h **** 
 532:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 533:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 534:Libraries/CMSIS/Include/core_cm7.h **** 
 535:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 536:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 537:Libraries/CMSIS/Include/core_cm7.h **** 
 538:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 539:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 540:Libraries/CMSIS/Include/core_cm7.h **** 
 541:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 542:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 543:Libraries/CMSIS/Include/core_cm7.h **** 
 544:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 545:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 546:Libraries/CMSIS/Include/core_cm7.h **** 
 547:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 548:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 549:Libraries/CMSIS/Include/core_cm7.h **** 
 550:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 551:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 552:Libraries/CMSIS/Include/core_cm7.h **** 
 553:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 554:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 555:Libraries/CMSIS/Include/core_cm7.h **** 
 556:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Vector Table Offset Register Definitions */
 557:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 558:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 559:Libraries/CMSIS/Include/core_cm7.h **** 
 560:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 561:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 562:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 563:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 14


 564:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 565:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 566:Libraries/CMSIS/Include/core_cm7.h **** 
 567:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 568:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 569:Libraries/CMSIS/Include/core_cm7.h **** 
 570:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 571:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 572:Libraries/CMSIS/Include/core_cm7.h **** 
 573:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 574:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 575:Libraries/CMSIS/Include/core_cm7.h **** 
 576:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 577:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 578:Libraries/CMSIS/Include/core_cm7.h **** 
 579:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 580:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 581:Libraries/CMSIS/Include/core_cm7.h **** 
 582:Libraries/CMSIS/Include/core_cm7.h **** /* SCB System Control Register Definitions */
 583:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 584:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 585:Libraries/CMSIS/Include/core_cm7.h **** 
 586:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 587:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 588:Libraries/CMSIS/Include/core_cm7.h **** 
 589:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 590:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 591:Libraries/CMSIS/Include/core_cm7.h **** 
 592:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Configuration Control Register Definitions */
 593:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Pos                      18U                                           /*!< SCB 
 594:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 595:Libraries/CMSIS/Include/core_cm7.h **** 
 596:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Pos                      17U                                           /*!< SCB 
 597:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 598:Libraries/CMSIS/Include/core_cm7.h **** 
 599:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Pos                      16U                                           /*!< SCB 
 600:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 601:Libraries/CMSIS/Include/core_cm7.h **** 
 602:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 603:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 604:Libraries/CMSIS/Include/core_cm7.h **** 
 605:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 606:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 607:Libraries/CMSIS/Include/core_cm7.h **** 
 608:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 609:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 610:Libraries/CMSIS/Include/core_cm7.h **** 
 611:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 612:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 613:Libraries/CMSIS/Include/core_cm7.h **** 
 614:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 615:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 616:Libraries/CMSIS/Include/core_cm7.h **** 
 617:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 618:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 619:Libraries/CMSIS/Include/core_cm7.h **** 
 620:Libraries/CMSIS/Include/core_cm7.h **** /* SCB System Handler Control and State Register Definitions */
ARM GAS  /tmp/ccRHpo20.s 			page 15


 621:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 622:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 623:Libraries/CMSIS/Include/core_cm7.h **** 
 624:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 625:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 626:Libraries/CMSIS/Include/core_cm7.h **** 
 627:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 628:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 629:Libraries/CMSIS/Include/core_cm7.h **** 
 630:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 631:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 632:Libraries/CMSIS/Include/core_cm7.h **** 
 633:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 634:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 635:Libraries/CMSIS/Include/core_cm7.h **** 
 636:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 637:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 638:Libraries/CMSIS/Include/core_cm7.h **** 
 639:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 640:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 641:Libraries/CMSIS/Include/core_cm7.h **** 
 642:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 643:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 644:Libraries/CMSIS/Include/core_cm7.h **** 
 645:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 646:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 647:Libraries/CMSIS/Include/core_cm7.h **** 
 648:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 649:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 650:Libraries/CMSIS/Include/core_cm7.h **** 
 651:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 652:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 653:Libraries/CMSIS/Include/core_cm7.h **** 
 654:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 655:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 656:Libraries/CMSIS/Include/core_cm7.h **** 
 657:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 658:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 659:Libraries/CMSIS/Include/core_cm7.h **** 
 660:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 661:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 662:Libraries/CMSIS/Include/core_cm7.h **** 
 663:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Configurable Fault Status Register Definitions */
 664:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 665:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 666:Libraries/CMSIS/Include/core_cm7.h **** 
 667:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 668:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 669:Libraries/CMSIS/Include/core_cm7.h **** 
 670:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 671:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 672:Libraries/CMSIS/Include/core_cm7.h **** 
 673:Libraries/CMSIS/Include/core_cm7.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 674:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 675:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 676:Libraries/CMSIS/Include/core_cm7.h **** 
 677:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
ARM GAS  /tmp/ccRHpo20.s 			page 16


 678:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 679:Libraries/CMSIS/Include/core_cm7.h **** 
 680:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 681:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 682:Libraries/CMSIS/Include/core_cm7.h **** 
 683:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 684:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 685:Libraries/CMSIS/Include/core_cm7.h **** 
 686:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 687:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 688:Libraries/CMSIS/Include/core_cm7.h **** 
 689:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 690:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 691:Libraries/CMSIS/Include/core_cm7.h **** 
 692:Libraries/CMSIS/Include/core_cm7.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 693:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 694:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 695:Libraries/CMSIS/Include/core_cm7.h **** 
 696:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 697:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 698:Libraries/CMSIS/Include/core_cm7.h **** 
 699:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 700:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 701:Libraries/CMSIS/Include/core_cm7.h **** 
 702:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 703:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 704:Libraries/CMSIS/Include/core_cm7.h **** 
 705:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 706:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 707:Libraries/CMSIS/Include/core_cm7.h **** 
 708:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 709:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 710:Libraries/CMSIS/Include/core_cm7.h **** 
 711:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 712:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 713:Libraries/CMSIS/Include/core_cm7.h **** 
 714:Libraries/CMSIS/Include/core_cm7.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 715:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 716:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 717:Libraries/CMSIS/Include/core_cm7.h **** 
 718:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 719:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 720:Libraries/CMSIS/Include/core_cm7.h **** 
 721:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 722:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 723:Libraries/CMSIS/Include/core_cm7.h **** 
 724:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 725:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 726:Libraries/CMSIS/Include/core_cm7.h **** 
 727:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 728:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 729:Libraries/CMSIS/Include/core_cm7.h **** 
 730:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 731:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 732:Libraries/CMSIS/Include/core_cm7.h **** 
 733:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Hard Fault Status Register Definitions */
 734:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
ARM GAS  /tmp/ccRHpo20.s 			page 17


 735:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 736:Libraries/CMSIS/Include/core_cm7.h **** 
 737:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 738:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 739:Libraries/CMSIS/Include/core_cm7.h **** 
 740:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 741:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 742:Libraries/CMSIS/Include/core_cm7.h **** 
 743:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Debug Fault Status Register Definitions */
 744:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 745:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 746:Libraries/CMSIS/Include/core_cm7.h **** 
 747:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 748:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 749:Libraries/CMSIS/Include/core_cm7.h **** 
 750:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 751:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 752:Libraries/CMSIS/Include/core_cm7.h **** 
 753:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 754:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 755:Libraries/CMSIS/Include/core_cm7.h **** 
 756:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 757:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 758:Libraries/CMSIS/Include/core_cm7.h **** 
 759:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Cache Level ID Register Definitions */
 760:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 761:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 762:Libraries/CMSIS/Include/core_cm7.h **** 
 763:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 764:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 765:Libraries/CMSIS/Include/core_cm7.h **** 
 766:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Cache Type Register Definitions */
 767:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 768:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 769:Libraries/CMSIS/Include/core_cm7.h **** 
 770:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 771:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 772:Libraries/CMSIS/Include/core_cm7.h **** 
 773:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 774:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 775:Libraries/CMSIS/Include/core_cm7.h **** 
 776:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 777:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 778:Libraries/CMSIS/Include/core_cm7.h **** 
 779:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 780:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 781:Libraries/CMSIS/Include/core_cm7.h **** 
 782:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Cache Size ID Register Definitions */
 783:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 784:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 785:Libraries/CMSIS/Include/core_cm7.h **** 
 786:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 787:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 788:Libraries/CMSIS/Include/core_cm7.h **** 
 789:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 790:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 791:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 18


 792:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 793:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 794:Libraries/CMSIS/Include/core_cm7.h **** 
 795:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 796:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 797:Libraries/CMSIS/Include/core_cm7.h **** 
 798:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 799:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 800:Libraries/CMSIS/Include/core_cm7.h **** 
 801:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 802:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 803:Libraries/CMSIS/Include/core_cm7.h **** 
 804:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Cache Size Selection Register Definitions */
 805:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 806:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 807:Libraries/CMSIS/Include/core_cm7.h **** 
 808:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 809:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 810:Libraries/CMSIS/Include/core_cm7.h **** 
 811:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Software Triggered Interrupt Register Definitions */
 812:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 813:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 814:Libraries/CMSIS/Include/core_cm7.h **** 
 815:Libraries/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 816:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 817:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 818:Libraries/CMSIS/Include/core_cm7.h **** 
 819:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 820:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 821:Libraries/CMSIS/Include/core_cm7.h **** 
 822:Libraries/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 823:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 824:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 825:Libraries/CMSIS/Include/core_cm7.h **** 
 826:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 827:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 828:Libraries/CMSIS/Include/core_cm7.h **** 
 829:Libraries/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 830:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 831:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 832:Libraries/CMSIS/Include/core_cm7.h **** 
 833:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 834:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 835:Libraries/CMSIS/Include/core_cm7.h **** 
 836:Libraries/CMSIS/Include/core_cm7.h **** /* Instruction Tightly-Coupled Memory Control Register Definitions */
 837:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB 
 838:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB 
 839:Libraries/CMSIS/Include/core_cm7.h **** 
 840:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB 
 841:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB 
 842:Libraries/CMSIS/Include/core_cm7.h **** 
 843:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB 
 844:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB 
 845:Libraries/CMSIS/Include/core_cm7.h **** 
 846:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB 
 847:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB 
 848:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 19


 849:Libraries/CMSIS/Include/core_cm7.h **** /* Data Tightly-Coupled Memory Control Register Definitions */
 850:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB 
 851:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB 
 852:Libraries/CMSIS/Include/core_cm7.h **** 
 853:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB 
 854:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB
 855:Libraries/CMSIS/Include/core_cm7.h **** 
 856:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB 
 857:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB 
 858:Libraries/CMSIS/Include/core_cm7.h **** 
 859:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB 
 860:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB 
 861:Libraries/CMSIS/Include/core_cm7.h **** 
 862:Libraries/CMSIS/Include/core_cm7.h **** /* AHBP Control Register Definitions */
 863:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB 
 864:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB 
 865:Libraries/CMSIS/Include/core_cm7.h **** 
 866:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB 
 867:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB 
 868:Libraries/CMSIS/Include/core_cm7.h **** 
 869:Libraries/CMSIS/Include/core_cm7.h **** /* L1 Cache Control Register Definitions */
 870:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB 
 871:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB 
 872:Libraries/CMSIS/Include/core_cm7.h **** 
 873:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB 
 874:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB 
 875:Libraries/CMSIS/Include/core_cm7.h **** 
 876:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB 
 877:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB 
 878:Libraries/CMSIS/Include/core_cm7.h **** 
 879:Libraries/CMSIS/Include/core_cm7.h **** /* AHBS Control Register Definitions */
 880:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB 
 881:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB 
 882:Libraries/CMSIS/Include/core_cm7.h **** 
 883:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB 
 884:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB 
 885:Libraries/CMSIS/Include/core_cm7.h **** 
 886:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB 
 887:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB 
 888:Libraries/CMSIS/Include/core_cm7.h **** 
 889:Libraries/CMSIS/Include/core_cm7.h **** /* Auxiliary Bus Fault Status Register Definitions */
 890:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB 
 891:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB 
 892:Libraries/CMSIS/Include/core_cm7.h **** 
 893:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB 
 894:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB 
 895:Libraries/CMSIS/Include/core_cm7.h **** 
 896:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB 
 897:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB 
 898:Libraries/CMSIS/Include/core_cm7.h **** 
 899:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB 
 900:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB 
 901:Libraries/CMSIS/Include/core_cm7.h **** 
 902:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB 
 903:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB 
 904:Libraries/CMSIS/Include/core_cm7.h **** 
 905:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB 
ARM GAS  /tmp/ccRHpo20.s 			page 20


 906:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB 
 907:Libraries/CMSIS/Include/core_cm7.h **** 
 908:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCB */
 909:Libraries/CMSIS/Include/core_cm7.h **** 
 910:Libraries/CMSIS/Include/core_cm7.h **** 
 911:Libraries/CMSIS/Include/core_cm7.h **** /**
 912:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 913:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 914:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 915:Libraries/CMSIS/Include/core_cm7.h ****   @{
 916:Libraries/CMSIS/Include/core_cm7.h ****  */
 917:Libraries/CMSIS/Include/core_cm7.h **** 
 918:Libraries/CMSIS/Include/core_cm7.h **** /**
 919:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 920:Libraries/CMSIS/Include/core_cm7.h ****  */
 921:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
 922:Libraries/CMSIS/Include/core_cm7.h **** {
 923:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 924:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 925:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 926:Libraries/CMSIS/Include/core_cm7.h **** } SCnSCB_Type;
 927:Libraries/CMSIS/Include/core_cm7.h **** 
 928:Libraries/CMSIS/Include/core_cm7.h **** /* Interrupt Controller Type Register Definitions */
 929:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 930:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 931:Libraries/CMSIS/Include/core_cm7.h **** 
 932:Libraries/CMSIS/Include/core_cm7.h **** /* Auxiliary Control Register Definitions */
 933:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: 
 934:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: 
 935:Libraries/CMSIS/Include/core_cm7.h **** 
 936:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: 
 937:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: 
 938:Libraries/CMSIS/Include/core_cm7.h **** 
 939:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: 
 940:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: 
 941:Libraries/CMSIS/Include/core_cm7.h **** 
 942:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 943:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 944:Libraries/CMSIS/Include/core_cm7.h **** 
 945:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 946:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 947:Libraries/CMSIS/Include/core_cm7.h **** 
 948:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCnotSCB */
 949:Libraries/CMSIS/Include/core_cm7.h **** 
 950:Libraries/CMSIS/Include/core_cm7.h **** 
 951:Libraries/CMSIS/Include/core_cm7.h **** /**
 952:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 953:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 954:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Timer Registers.
 955:Libraries/CMSIS/Include/core_cm7.h ****   @{
 956:Libraries/CMSIS/Include/core_cm7.h ****  */
 957:Libraries/CMSIS/Include/core_cm7.h **** 
 958:Libraries/CMSIS/Include/core_cm7.h **** /**
 959:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Timer (SysTick).
 960:Libraries/CMSIS/Include/core_cm7.h ****  */
 961:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
 962:Libraries/CMSIS/Include/core_cm7.h **** {
ARM GAS  /tmp/ccRHpo20.s 			page 21


 963:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 964:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 965:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 966:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 967:Libraries/CMSIS/Include/core_cm7.h **** } SysTick_Type;
 968:Libraries/CMSIS/Include/core_cm7.h **** 
 969:Libraries/CMSIS/Include/core_cm7.h **** /* SysTick Control / Status Register Definitions */
 970:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 971:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 972:Libraries/CMSIS/Include/core_cm7.h **** 
 973:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 974:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 975:Libraries/CMSIS/Include/core_cm7.h **** 
 976:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 977:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 978:Libraries/CMSIS/Include/core_cm7.h **** 
 979:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 980:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 981:Libraries/CMSIS/Include/core_cm7.h **** 
 982:Libraries/CMSIS/Include/core_cm7.h **** /* SysTick Reload Register Definitions */
 983:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 984:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 985:Libraries/CMSIS/Include/core_cm7.h **** 
 986:Libraries/CMSIS/Include/core_cm7.h **** /* SysTick Current Register Definitions */
 987:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 988:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 989:Libraries/CMSIS/Include/core_cm7.h **** 
 990:Libraries/CMSIS/Include/core_cm7.h **** /* SysTick Calibration Register Definitions */
 991:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 992:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 993:Libraries/CMSIS/Include/core_cm7.h **** 
 994:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 995:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 996:Libraries/CMSIS/Include/core_cm7.h **** 
 997:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 998:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 999:Libraries/CMSIS/Include/core_cm7.h **** 
1000:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SysTick */
1001:Libraries/CMSIS/Include/core_cm7.h **** 
1002:Libraries/CMSIS/Include/core_cm7.h **** 
1003:Libraries/CMSIS/Include/core_cm7.h **** /**
1004:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1005:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1006:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1007:Libraries/CMSIS/Include/core_cm7.h ****   @{
1008:Libraries/CMSIS/Include/core_cm7.h ****  */
1009:Libraries/CMSIS/Include/core_cm7.h **** 
1010:Libraries/CMSIS/Include/core_cm7.h **** /**
1011:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1012:Libraries/CMSIS/Include/core_cm7.h ****  */
1013:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
1014:Libraries/CMSIS/Include/core_cm7.h **** {
1015:Libraries/CMSIS/Include/core_cm7.h ****   __OM  union
1016:Libraries/CMSIS/Include/core_cm7.h ****   {
1017:Libraries/CMSIS/Include/core_cm7.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1018:Libraries/CMSIS/Include/core_cm7.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1019:Libraries/CMSIS/Include/core_cm7.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
ARM GAS  /tmp/ccRHpo20.s 			page 22


1020:Libraries/CMSIS/Include/core_cm7.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1021:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[864U];
1022:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1023:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[15U];
1024:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1025:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[15U];
1026:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1027:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[29U];
1028:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
1029:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
1030:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
1031:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[43U];
1032:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1033:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1034:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[6U];
1035:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1036:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1037:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1038:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1039:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1040:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1041:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1042:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1043:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1044:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1045:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1046:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1047:Libraries/CMSIS/Include/core_cm7.h **** } ITM_Type;
1048:Libraries/CMSIS/Include/core_cm7.h **** 
1049:Libraries/CMSIS/Include/core_cm7.h **** /* ITM Trace Privilege Register Definitions */
1050:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1051:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
1052:Libraries/CMSIS/Include/core_cm7.h **** 
1053:Libraries/CMSIS/Include/core_cm7.h **** /* ITM Trace Control Register Definitions */
1054:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1055:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1056:Libraries/CMSIS/Include/core_cm7.h **** 
1057:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
1058:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
1059:Libraries/CMSIS/Include/core_cm7.h **** 
1060:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1061:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1062:Libraries/CMSIS/Include/core_cm7.h **** 
1063:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
1064:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
1065:Libraries/CMSIS/Include/core_cm7.h **** 
1066:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1067:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1068:Libraries/CMSIS/Include/core_cm7.h **** 
1069:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1070:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1071:Libraries/CMSIS/Include/core_cm7.h **** 
1072:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1073:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1074:Libraries/CMSIS/Include/core_cm7.h **** 
1075:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1076:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
ARM GAS  /tmp/ccRHpo20.s 			page 23


1077:Libraries/CMSIS/Include/core_cm7.h **** 
1078:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1079:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1080:Libraries/CMSIS/Include/core_cm7.h **** 
1081:Libraries/CMSIS/Include/core_cm7.h **** /* ITM Integration Write Register Definitions */
1082:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
1083:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
1084:Libraries/CMSIS/Include/core_cm7.h **** 
1085:Libraries/CMSIS/Include/core_cm7.h **** /* ITM Integration Read Register Definitions */
1086:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
1087:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
1088:Libraries/CMSIS/Include/core_cm7.h **** 
1089:Libraries/CMSIS/Include/core_cm7.h **** /* ITM Integration Mode Control Register Definitions */
1090:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
1091:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
1092:Libraries/CMSIS/Include/core_cm7.h **** 
1093:Libraries/CMSIS/Include/core_cm7.h **** /* ITM Lock Status Register Definitions */
1094:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1095:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1096:Libraries/CMSIS/Include/core_cm7.h **** 
1097:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1098:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1099:Libraries/CMSIS/Include/core_cm7.h **** 
1100:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1101:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1102:Libraries/CMSIS/Include/core_cm7.h **** 
1103:Libraries/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_ITM */
1104:Libraries/CMSIS/Include/core_cm7.h **** 
1105:Libraries/CMSIS/Include/core_cm7.h **** 
1106:Libraries/CMSIS/Include/core_cm7.h **** /**
1107:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1108:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1109:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1110:Libraries/CMSIS/Include/core_cm7.h ****   @{
1111:Libraries/CMSIS/Include/core_cm7.h ****  */
1112:Libraries/CMSIS/Include/core_cm7.h **** 
1113:Libraries/CMSIS/Include/core_cm7.h **** /**
1114:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1115:Libraries/CMSIS/Include/core_cm7.h ****  */
1116:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
1117:Libraries/CMSIS/Include/core_cm7.h **** {
1118:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1119:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1120:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1121:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1122:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1123:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1124:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1125:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1126:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1127:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
1128:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1129:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1130:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1131:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
1132:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1133:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[1U];
ARM GAS  /tmp/ccRHpo20.s 			page 24


1134:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1135:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
1136:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1137:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[1U];
1138:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1139:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
1140:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1141:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[981U];
1142:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
1143:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1144:Libraries/CMSIS/Include/core_cm7.h **** } DWT_Type;
1145:Libraries/CMSIS/Include/core_cm7.h **** 
1146:Libraries/CMSIS/Include/core_cm7.h **** /* DWT Control Register Definitions */
1147:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1148:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1149:Libraries/CMSIS/Include/core_cm7.h **** 
1150:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1151:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1152:Libraries/CMSIS/Include/core_cm7.h **** 
1153:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1154:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1155:Libraries/CMSIS/Include/core_cm7.h **** 
1156:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1157:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1158:Libraries/CMSIS/Include/core_cm7.h **** 
1159:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1160:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1161:Libraries/CMSIS/Include/core_cm7.h **** 
1162:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1163:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1164:Libraries/CMSIS/Include/core_cm7.h **** 
1165:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1166:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1167:Libraries/CMSIS/Include/core_cm7.h **** 
1168:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1169:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1170:Libraries/CMSIS/Include/core_cm7.h **** 
1171:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1172:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1173:Libraries/CMSIS/Include/core_cm7.h **** 
1174:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1175:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1176:Libraries/CMSIS/Include/core_cm7.h **** 
1177:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1178:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1179:Libraries/CMSIS/Include/core_cm7.h **** 
1180:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1181:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1182:Libraries/CMSIS/Include/core_cm7.h **** 
1183:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1184:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1185:Libraries/CMSIS/Include/core_cm7.h **** 
1186:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1187:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1188:Libraries/CMSIS/Include/core_cm7.h **** 
1189:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1190:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
ARM GAS  /tmp/ccRHpo20.s 			page 25


1191:Libraries/CMSIS/Include/core_cm7.h **** 
1192:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1193:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1194:Libraries/CMSIS/Include/core_cm7.h **** 
1195:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1196:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1197:Libraries/CMSIS/Include/core_cm7.h **** 
1198:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1199:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1200:Libraries/CMSIS/Include/core_cm7.h **** 
1201:Libraries/CMSIS/Include/core_cm7.h **** /* DWT CPI Count Register Definitions */
1202:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1203:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1204:Libraries/CMSIS/Include/core_cm7.h **** 
1205:Libraries/CMSIS/Include/core_cm7.h **** /* DWT Exception Overhead Count Register Definitions */
1206:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1207:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1208:Libraries/CMSIS/Include/core_cm7.h **** 
1209:Libraries/CMSIS/Include/core_cm7.h **** /* DWT Sleep Count Register Definitions */
1210:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1211:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1212:Libraries/CMSIS/Include/core_cm7.h **** 
1213:Libraries/CMSIS/Include/core_cm7.h **** /* DWT LSU Count Register Definitions */
1214:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1215:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1216:Libraries/CMSIS/Include/core_cm7.h **** 
1217:Libraries/CMSIS/Include/core_cm7.h **** /* DWT Folded-instruction Count Register Definitions */
1218:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1219:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1220:Libraries/CMSIS/Include/core_cm7.h **** 
1221:Libraries/CMSIS/Include/core_cm7.h **** /* DWT Comparator Mask Register Definitions */
1222:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1223:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1224:Libraries/CMSIS/Include/core_cm7.h **** 
1225:Libraries/CMSIS/Include/core_cm7.h **** /* DWT Comparator Function Register Definitions */
1226:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1227:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1228:Libraries/CMSIS/Include/core_cm7.h **** 
1229:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1230:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1231:Libraries/CMSIS/Include/core_cm7.h **** 
1232:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1233:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1234:Libraries/CMSIS/Include/core_cm7.h **** 
1235:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1236:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1237:Libraries/CMSIS/Include/core_cm7.h **** 
1238:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1239:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1240:Libraries/CMSIS/Include/core_cm7.h **** 
1241:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1242:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1243:Libraries/CMSIS/Include/core_cm7.h **** 
1244:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1245:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1246:Libraries/CMSIS/Include/core_cm7.h **** 
1247:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
ARM GAS  /tmp/ccRHpo20.s 			page 26


1248:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1249:Libraries/CMSIS/Include/core_cm7.h **** 
1250:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1251:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1252:Libraries/CMSIS/Include/core_cm7.h **** 
1253:Libraries/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_DWT */
1254:Libraries/CMSIS/Include/core_cm7.h **** 
1255:Libraries/CMSIS/Include/core_cm7.h **** 
1256:Libraries/CMSIS/Include/core_cm7.h **** /**
1257:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1258:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1259:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1260:Libraries/CMSIS/Include/core_cm7.h ****   @{
1261:Libraries/CMSIS/Include/core_cm7.h ****  */
1262:Libraries/CMSIS/Include/core_cm7.h **** 
1263:Libraries/CMSIS/Include/core_cm7.h **** /**
1264:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1265:Libraries/CMSIS/Include/core_cm7.h ****  */
1266:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
1267:Libraries/CMSIS/Include/core_cm7.h **** {
1268:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1269:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1270:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[2U];
1271:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1272:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[55U];
1273:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1274:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[131U];
1275:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1276:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1277:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1278:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[759U];
1279:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1280:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1281:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1282:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[1U];
1283:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1284:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1285:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1286:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[39U];
1287:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1288:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1289:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[8U];
1290:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1291:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1292:Libraries/CMSIS/Include/core_cm7.h **** } TPI_Type;
1293:Libraries/CMSIS/Include/core_cm7.h **** 
1294:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1295:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1296:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1297:Libraries/CMSIS/Include/core_cm7.h **** 
1298:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Selected Pin Protocol Register Definitions */
1299:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1300:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1301:Libraries/CMSIS/Include/core_cm7.h **** 
1302:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Status Register Definitions */
1303:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1304:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
ARM GAS  /tmp/ccRHpo20.s 			page 27


1305:Libraries/CMSIS/Include/core_cm7.h **** 
1306:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1307:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1308:Libraries/CMSIS/Include/core_cm7.h **** 
1309:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1310:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1311:Libraries/CMSIS/Include/core_cm7.h **** 
1312:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1313:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1314:Libraries/CMSIS/Include/core_cm7.h **** 
1315:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Control Register Definitions */
1316:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1317:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1318:Libraries/CMSIS/Include/core_cm7.h **** 
1319:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1320:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1321:Libraries/CMSIS/Include/core_cm7.h **** 
1322:Libraries/CMSIS/Include/core_cm7.h **** /* TPI TRIGGER Register Definitions */
1323:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1324:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1325:Libraries/CMSIS/Include/core_cm7.h **** 
1326:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1327:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1328:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1329:Libraries/CMSIS/Include/core_cm7.h **** 
1330:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1331:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1332:Libraries/CMSIS/Include/core_cm7.h **** 
1333:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1334:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1335:Libraries/CMSIS/Include/core_cm7.h **** 
1336:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1337:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1338:Libraries/CMSIS/Include/core_cm7.h **** 
1339:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1340:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1341:Libraries/CMSIS/Include/core_cm7.h **** 
1342:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1343:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1344:Libraries/CMSIS/Include/core_cm7.h **** 
1345:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1346:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1347:Libraries/CMSIS/Include/core_cm7.h **** 
1348:Libraries/CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR2 Register Definitions */
1349:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1350:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1351:Libraries/CMSIS/Include/core_cm7.h **** 
1352:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1353:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1354:Libraries/CMSIS/Include/core_cm7.h **** 
1355:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1356:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1357:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1358:Libraries/CMSIS/Include/core_cm7.h **** 
1359:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1360:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1361:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 28


1362:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1363:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1364:Libraries/CMSIS/Include/core_cm7.h **** 
1365:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1366:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1367:Libraries/CMSIS/Include/core_cm7.h **** 
1368:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1369:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1370:Libraries/CMSIS/Include/core_cm7.h **** 
1371:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1372:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1373:Libraries/CMSIS/Include/core_cm7.h **** 
1374:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1375:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1376:Libraries/CMSIS/Include/core_cm7.h **** 
1377:Libraries/CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR0 Register Definitions */
1378:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1379:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1380:Libraries/CMSIS/Include/core_cm7.h **** 
1381:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1382:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1383:Libraries/CMSIS/Include/core_cm7.h **** 
1384:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Integration Mode Control Register Definitions */
1385:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1386:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1387:Libraries/CMSIS/Include/core_cm7.h **** 
1388:Libraries/CMSIS/Include/core_cm7.h **** /* TPI DEVID Register Definitions */
1389:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1390:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1391:Libraries/CMSIS/Include/core_cm7.h **** 
1392:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1393:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1394:Libraries/CMSIS/Include/core_cm7.h **** 
1395:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1396:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1397:Libraries/CMSIS/Include/core_cm7.h **** 
1398:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1399:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1400:Libraries/CMSIS/Include/core_cm7.h **** 
1401:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1402:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1403:Libraries/CMSIS/Include/core_cm7.h **** 
1404:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1405:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1406:Libraries/CMSIS/Include/core_cm7.h **** 
1407:Libraries/CMSIS/Include/core_cm7.h **** /* TPI DEVTYPE Register Definitions */
1408:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1409:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1410:Libraries/CMSIS/Include/core_cm7.h **** 
1411:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1412:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1413:Libraries/CMSIS/Include/core_cm7.h **** 
1414:Libraries/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_TPI */
1415:Libraries/CMSIS/Include/core_cm7.h **** 
1416:Libraries/CMSIS/Include/core_cm7.h **** 
1417:Libraries/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1418:Libraries/CMSIS/Include/core_cm7.h **** /**
ARM GAS  /tmp/ccRHpo20.s 			page 29


1419:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1420:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1421:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1422:Libraries/CMSIS/Include/core_cm7.h ****   @{
1423:Libraries/CMSIS/Include/core_cm7.h ****  */
1424:Libraries/CMSIS/Include/core_cm7.h **** 
1425:Libraries/CMSIS/Include/core_cm7.h **** /**
1426:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1427:Libraries/CMSIS/Include/core_cm7.h ****  */
1428:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
1429:Libraries/CMSIS/Include/core_cm7.h **** {
1430:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1431:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1432:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1433:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1434:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1435:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1436:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1437:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1438:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1439:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1440:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1441:Libraries/CMSIS/Include/core_cm7.h **** } MPU_Type;
1442:Libraries/CMSIS/Include/core_cm7.h **** 
1443:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_RALIASES                  4U
1444:Libraries/CMSIS/Include/core_cm7.h **** 
1445:Libraries/CMSIS/Include/core_cm7.h **** /* MPU Type Register Definitions */
1446:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1447:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1448:Libraries/CMSIS/Include/core_cm7.h **** 
1449:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1450:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1451:Libraries/CMSIS/Include/core_cm7.h **** 
1452:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1453:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1454:Libraries/CMSIS/Include/core_cm7.h **** 
1455:Libraries/CMSIS/Include/core_cm7.h **** /* MPU Control Register Definitions */
1456:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1457:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1458:Libraries/CMSIS/Include/core_cm7.h **** 
1459:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1460:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1461:Libraries/CMSIS/Include/core_cm7.h **** 
1462:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1463:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1464:Libraries/CMSIS/Include/core_cm7.h **** 
1465:Libraries/CMSIS/Include/core_cm7.h **** /* MPU Region Number Register Definitions */
1466:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1467:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1468:Libraries/CMSIS/Include/core_cm7.h **** 
1469:Libraries/CMSIS/Include/core_cm7.h **** /* MPU Region Base Address Register Definitions */
1470:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1471:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1472:Libraries/CMSIS/Include/core_cm7.h **** 
1473:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1474:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1475:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 30


1476:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1477:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1478:Libraries/CMSIS/Include/core_cm7.h **** 
1479:Libraries/CMSIS/Include/core_cm7.h **** /* MPU Region Attribute and Size Register Definitions */
1480:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1481:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1482:Libraries/CMSIS/Include/core_cm7.h **** 
1483:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1484:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1485:Libraries/CMSIS/Include/core_cm7.h **** 
1486:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1487:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1488:Libraries/CMSIS/Include/core_cm7.h **** 
1489:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1490:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1491:Libraries/CMSIS/Include/core_cm7.h **** 
1492:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1493:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1494:Libraries/CMSIS/Include/core_cm7.h **** 
1495:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1496:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1497:Libraries/CMSIS/Include/core_cm7.h **** 
1498:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1499:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1500:Libraries/CMSIS/Include/core_cm7.h **** 
1501:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1502:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1503:Libraries/CMSIS/Include/core_cm7.h **** 
1504:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1505:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1506:Libraries/CMSIS/Include/core_cm7.h **** 
1507:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1508:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1509:Libraries/CMSIS/Include/core_cm7.h **** 
1510:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_MPU */
1511:Libraries/CMSIS/Include/core_cm7.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1512:Libraries/CMSIS/Include/core_cm7.h **** 
1513:Libraries/CMSIS/Include/core_cm7.h **** 
1514:Libraries/CMSIS/Include/core_cm7.h **** /**
1515:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1516:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1517:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1518:Libraries/CMSIS/Include/core_cm7.h ****   @{
1519:Libraries/CMSIS/Include/core_cm7.h ****  */
1520:Libraries/CMSIS/Include/core_cm7.h **** 
1521:Libraries/CMSIS/Include/core_cm7.h **** /**
1522:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1523:Libraries/CMSIS/Include/core_cm7.h ****  */
1524:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
1525:Libraries/CMSIS/Include/core_cm7.h **** {
1526:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1527:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1528:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1529:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1530:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1531:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1532:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
ARM GAS  /tmp/ccRHpo20.s 			page 31


1533:Libraries/CMSIS/Include/core_cm7.h **** } FPU_Type;
1534:Libraries/CMSIS/Include/core_cm7.h **** 
1535:Libraries/CMSIS/Include/core_cm7.h **** /* Floating-Point Context Control Register Definitions */
1536:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1537:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1538:Libraries/CMSIS/Include/core_cm7.h **** 
1539:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1540:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1541:Libraries/CMSIS/Include/core_cm7.h **** 
1542:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1543:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1544:Libraries/CMSIS/Include/core_cm7.h **** 
1545:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1546:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1547:Libraries/CMSIS/Include/core_cm7.h **** 
1548:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1549:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1550:Libraries/CMSIS/Include/core_cm7.h **** 
1551:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1552:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1553:Libraries/CMSIS/Include/core_cm7.h **** 
1554:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1555:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1556:Libraries/CMSIS/Include/core_cm7.h **** 
1557:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1558:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1559:Libraries/CMSIS/Include/core_cm7.h **** 
1560:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1561:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1562:Libraries/CMSIS/Include/core_cm7.h **** 
1563:Libraries/CMSIS/Include/core_cm7.h **** /* Floating-Point Context Address Register Definitions */
1564:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1565:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1566:Libraries/CMSIS/Include/core_cm7.h **** 
1567:Libraries/CMSIS/Include/core_cm7.h **** /* Floating-Point Default Status Control Register Definitions */
1568:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1569:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1570:Libraries/CMSIS/Include/core_cm7.h **** 
1571:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1572:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1573:Libraries/CMSIS/Include/core_cm7.h **** 
1574:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1575:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1576:Libraries/CMSIS/Include/core_cm7.h **** 
1577:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1578:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1579:Libraries/CMSIS/Include/core_cm7.h **** 
1580:Libraries/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 0 Definitions */
1581:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1582:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1583:Libraries/CMSIS/Include/core_cm7.h **** 
1584:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1585:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1586:Libraries/CMSIS/Include/core_cm7.h **** 
1587:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1588:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1589:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 32


1590:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1591:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1592:Libraries/CMSIS/Include/core_cm7.h **** 
1593:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1594:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1595:Libraries/CMSIS/Include/core_cm7.h **** 
1596:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1597:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1598:Libraries/CMSIS/Include/core_cm7.h **** 
1599:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1600:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1601:Libraries/CMSIS/Include/core_cm7.h **** 
1602:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1603:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1604:Libraries/CMSIS/Include/core_cm7.h **** 
1605:Libraries/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 1 Definitions */
1606:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1607:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1608:Libraries/CMSIS/Include/core_cm7.h **** 
1609:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1610:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1611:Libraries/CMSIS/Include/core_cm7.h **** 
1612:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1613:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1614:Libraries/CMSIS/Include/core_cm7.h **** 
1615:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1616:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1617:Libraries/CMSIS/Include/core_cm7.h **** 
1618:Libraries/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 2 Definitions */
1619:Libraries/CMSIS/Include/core_cm7.h **** 
1620:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_FPU */
1621:Libraries/CMSIS/Include/core_cm7.h **** 
1622:Libraries/CMSIS/Include/core_cm7.h **** 
1623:Libraries/CMSIS/Include/core_cm7.h **** /**
1624:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1625:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1626:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Core Debug Registers
1627:Libraries/CMSIS/Include/core_cm7.h ****   @{
1628:Libraries/CMSIS/Include/core_cm7.h ****  */
1629:Libraries/CMSIS/Include/core_cm7.h **** 
1630:Libraries/CMSIS/Include/core_cm7.h **** /**
1631:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1632:Libraries/CMSIS/Include/core_cm7.h ****  */
1633:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
1634:Libraries/CMSIS/Include/core_cm7.h **** {
1635:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1636:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1637:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1638:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1639:Libraries/CMSIS/Include/core_cm7.h **** } CoreDebug_Type;
1640:Libraries/CMSIS/Include/core_cm7.h **** 
1641:Libraries/CMSIS/Include/core_cm7.h **** /* Debug Halting Control and Status Register Definitions */
1642:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1643:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1644:Libraries/CMSIS/Include/core_cm7.h **** 
1645:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1646:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
ARM GAS  /tmp/ccRHpo20.s 			page 33


1647:Libraries/CMSIS/Include/core_cm7.h **** 
1648:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1649:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1650:Libraries/CMSIS/Include/core_cm7.h **** 
1651:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1652:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1653:Libraries/CMSIS/Include/core_cm7.h **** 
1654:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1655:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1656:Libraries/CMSIS/Include/core_cm7.h **** 
1657:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1658:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1659:Libraries/CMSIS/Include/core_cm7.h **** 
1660:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1661:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1662:Libraries/CMSIS/Include/core_cm7.h **** 
1663:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1664:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1665:Libraries/CMSIS/Include/core_cm7.h **** 
1666:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1667:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1668:Libraries/CMSIS/Include/core_cm7.h **** 
1669:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1670:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1671:Libraries/CMSIS/Include/core_cm7.h **** 
1672:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1673:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1674:Libraries/CMSIS/Include/core_cm7.h **** 
1675:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1676:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1677:Libraries/CMSIS/Include/core_cm7.h **** 
1678:Libraries/CMSIS/Include/core_cm7.h **** /* Debug Core Register Selector Register Definitions */
1679:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1680:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1681:Libraries/CMSIS/Include/core_cm7.h **** 
1682:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1683:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1684:Libraries/CMSIS/Include/core_cm7.h **** 
1685:Libraries/CMSIS/Include/core_cm7.h **** /* Debug Exception and Monitor Control Register Definitions */
1686:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1687:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1688:Libraries/CMSIS/Include/core_cm7.h **** 
1689:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1690:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1691:Libraries/CMSIS/Include/core_cm7.h **** 
1692:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1693:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1694:Libraries/CMSIS/Include/core_cm7.h **** 
1695:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1696:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1697:Libraries/CMSIS/Include/core_cm7.h **** 
1698:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1699:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1700:Libraries/CMSIS/Include/core_cm7.h **** 
1701:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1702:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1703:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 34


1704:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1705:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1706:Libraries/CMSIS/Include/core_cm7.h **** 
1707:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1708:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1709:Libraries/CMSIS/Include/core_cm7.h **** 
1710:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1711:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1712:Libraries/CMSIS/Include/core_cm7.h **** 
1713:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1714:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1715:Libraries/CMSIS/Include/core_cm7.h **** 
1716:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1717:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1718:Libraries/CMSIS/Include/core_cm7.h **** 
1719:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1720:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1721:Libraries/CMSIS/Include/core_cm7.h **** 
1722:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1723:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1724:Libraries/CMSIS/Include/core_cm7.h **** 
1725:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CoreDebug */
1726:Libraries/CMSIS/Include/core_cm7.h **** 
1727:Libraries/CMSIS/Include/core_cm7.h **** 
1728:Libraries/CMSIS/Include/core_cm7.h **** /**
1729:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1730:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1731:Libraries/CMSIS/Include/core_cm7.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1732:Libraries/CMSIS/Include/core_cm7.h ****   @{
1733:Libraries/CMSIS/Include/core_cm7.h ****  */
1734:Libraries/CMSIS/Include/core_cm7.h **** 
1735:Libraries/CMSIS/Include/core_cm7.h **** /**
1736:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1737:Libraries/CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1738:Libraries/CMSIS/Include/core_cm7.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1739:Libraries/CMSIS/Include/core_cm7.h ****   \return           Masked and shifted value.
1740:Libraries/CMSIS/Include/core_cm7.h **** */
1741:Libraries/CMSIS/Include/core_cm7.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1742:Libraries/CMSIS/Include/core_cm7.h **** 
1743:Libraries/CMSIS/Include/core_cm7.h **** /**
1744:Libraries/CMSIS/Include/core_cm7.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1745:Libraries/CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1746:Libraries/CMSIS/Include/core_cm7.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1747:Libraries/CMSIS/Include/core_cm7.h ****   \return           Masked and shifted bit field value.
1748:Libraries/CMSIS/Include/core_cm7.h **** */
1749:Libraries/CMSIS/Include/core_cm7.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1750:Libraries/CMSIS/Include/core_cm7.h **** 
1751:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_core_bitfield */
1752:Libraries/CMSIS/Include/core_cm7.h **** 
1753:Libraries/CMSIS/Include/core_cm7.h **** 
1754:Libraries/CMSIS/Include/core_cm7.h **** /**
1755:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1756:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_base     Core Definitions
1757:Libraries/CMSIS/Include/core_cm7.h ****   \brief      Definitions for base addresses, unions, and structures.
1758:Libraries/CMSIS/Include/core_cm7.h ****   @{
1759:Libraries/CMSIS/Include/core_cm7.h ****  */
1760:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 35


1761:Libraries/CMSIS/Include/core_cm7.h **** /* Memory mapping of Core Hardware */
1762:Libraries/CMSIS/Include/core_cm7.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1763:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1764:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1765:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1766:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1767:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1768:Libraries/CMSIS/Include/core_cm7.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1769:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1770:Libraries/CMSIS/Include/core_cm7.h **** 
1771:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1772:Libraries/CMSIS/Include/core_cm7.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1773:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1774:Libraries/CMSIS/Include/core_cm7.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1775:Libraries/CMSIS/Include/core_cm7.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1776:Libraries/CMSIS/Include/core_cm7.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1777:Libraries/CMSIS/Include/core_cm7.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1778:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1779:Libraries/CMSIS/Include/core_cm7.h **** 
1780:Libraries/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1781:Libraries/CMSIS/Include/core_cm7.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1782:Libraries/CMSIS/Include/core_cm7.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1783:Libraries/CMSIS/Include/core_cm7.h **** #endif
1784:Libraries/CMSIS/Include/core_cm7.h **** 
1785:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1786:Libraries/CMSIS/Include/core_cm7.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1787:Libraries/CMSIS/Include/core_cm7.h **** 
1788:Libraries/CMSIS/Include/core_cm7.h **** /*@} */
1789:Libraries/CMSIS/Include/core_cm7.h **** 
1790:Libraries/CMSIS/Include/core_cm7.h **** 
1791:Libraries/CMSIS/Include/core_cm7.h **** 
1792:Libraries/CMSIS/Include/core_cm7.h **** /*******************************************************************************
1793:Libraries/CMSIS/Include/core_cm7.h ****  *                Hardware Abstraction Layer
1794:Libraries/CMSIS/Include/core_cm7.h ****   Core Function Interface contains:
1795:Libraries/CMSIS/Include/core_cm7.h ****   - Core NVIC Functions
1796:Libraries/CMSIS/Include/core_cm7.h ****   - Core SysTick Functions
1797:Libraries/CMSIS/Include/core_cm7.h ****   - Core Debug Functions
1798:Libraries/CMSIS/Include/core_cm7.h ****   - Core Register Access Functions
1799:Libraries/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
1800:Libraries/CMSIS/Include/core_cm7.h **** /**
1801:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1802:Libraries/CMSIS/Include/core_cm7.h **** */
1803:Libraries/CMSIS/Include/core_cm7.h **** 
1804:Libraries/CMSIS/Include/core_cm7.h **** 
1805:Libraries/CMSIS/Include/core_cm7.h **** 
1806:Libraries/CMSIS/Include/core_cm7.h **** /* ##########################   NVIC functions  #################################### */
1807:Libraries/CMSIS/Include/core_cm7.h **** /**
1808:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
1809:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1810:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1811:Libraries/CMSIS/Include/core_cm7.h ****   @{
1812:Libraries/CMSIS/Include/core_cm7.h ****  */
1813:Libraries/CMSIS/Include/core_cm7.h **** 
1814:Libraries/CMSIS/Include/core_cm7.h **** #ifdef CMSIS_NVIC_VIRTUAL
1815:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1816:Libraries/CMSIS/Include/core_cm7.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1817:Libraries/CMSIS/Include/core_cm7.h ****   #endif
ARM GAS  /tmp/ccRHpo20.s 			page 36


1818:Libraries/CMSIS/Include/core_cm7.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1819:Libraries/CMSIS/Include/core_cm7.h **** #else
1820:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1821:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1822:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1823:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1824:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1825:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1826:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1827:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1828:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_GetActive              __NVIC_GetActive
1829:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1830:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1831:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1832:Libraries/CMSIS/Include/core_cm7.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1833:Libraries/CMSIS/Include/core_cm7.h **** 
1834:Libraries/CMSIS/Include/core_cm7.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1835:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1836:Libraries/CMSIS/Include/core_cm7.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1837:Libraries/CMSIS/Include/core_cm7.h ****   #endif
1838:Libraries/CMSIS/Include/core_cm7.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1839:Libraries/CMSIS/Include/core_cm7.h **** #else
1840:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_SetVector              __NVIC_SetVector
1841:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_GetVector              __NVIC_GetVector
1842:Libraries/CMSIS/Include/core_cm7.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1843:Libraries/CMSIS/Include/core_cm7.h **** 
1844:Libraries/CMSIS/Include/core_cm7.h **** #define NVIC_USER_IRQ_OFFSET          16
1845:Libraries/CMSIS/Include/core_cm7.h **** 
1846:Libraries/CMSIS/Include/core_cm7.h **** 
1847:Libraries/CMSIS/Include/core_cm7.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1848:Libraries/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1849:Libraries/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1850:Libraries/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1851:Libraries/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1852:Libraries/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1853:Libraries/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1854:Libraries/CMSIS/Include/core_cm7.h **** 
1855:Libraries/CMSIS/Include/core_cm7.h **** 
1856:Libraries/CMSIS/Include/core_cm7.h **** /**
1857:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Set Priority Grouping
1858:Libraries/CMSIS/Include/core_cm7.h ****   \details Sets the priority grouping field using the required unlock sequence.
1859:Libraries/CMSIS/Include/core_cm7.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1860:Libraries/CMSIS/Include/core_cm7.h ****            Only values from 0..7 are used.
1861:Libraries/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
1862:Libraries/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1863:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      PriorityGroup  Priority grouping field.
1864:Libraries/CMSIS/Include/core_cm7.h ****  */
1865:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1866:Libraries/CMSIS/Include/core_cm7.h **** {
1867:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t reg_value;
1868:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1869:Libraries/CMSIS/Include/core_cm7.h **** 
1870:Libraries/CMSIS/Include/core_cm7.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  36              		.loc 2 1870 0
  37 0000 0649     		ldr	r1, .L2
  38 0002 CB68     		ldr	r3, [r1, #12]
  39              	.LVL1:
ARM GAS  /tmp/ccRHpo20.s 			page 37


1871:Libraries/CMSIS/Include/core_cm7.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  40              		.loc 2 1871 0
  41 0004 23F4E063 		bic	r3, r3, #1792
  42              	.LVL2:
  43 0008 1B04     		lsls	r3, r3, #16
  44 000a 1B0C     		lsrs	r3, r3, #16
  45              	.LVL3:
1872:Libraries/CMSIS/Include/core_cm7.h ****   reg_value  =  (reg_value                                   |
1873:Libraries/CMSIS/Include/core_cm7.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1874:Libraries/CMSIS/Include/core_cm7.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  46              		.loc 2 1874 0
  47 000c 0002     		lsls	r0, r0, #8
  48              	.LVL4:
  49 000e 00F4E060 		and	r0, r0, #1792
1873:Libraries/CMSIS/Include/core_cm7.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  50              		.loc 2 1873 0
  51 0012 0343     		orrs	r3, r3, r0
  52              	.LVL5:
1872:Libraries/CMSIS/Include/core_cm7.h ****   reg_value  =  (reg_value                                   |
  53              		.loc 2 1872 0
  54 0014 024A     		ldr	r2, .L2+4
  55 0016 1A43     		orrs	r2, r2, r3
  56              	.LVL6:
1875:Libraries/CMSIS/Include/core_cm7.h ****   SCB->AIRCR =  reg_value;
  57              		.loc 2 1875 0
  58 0018 CA60     		str	r2, [r1, #12]
  59              	.LVL7:
  60 001a 7047     		bx	lr
  61              	.L3:
  62              		.align	2
  63              	.L2:
  64 001c 00ED00E0 		.word	-536810240
  65 0020 0000FA05 		.word	100270080
  66              	.LBE53:
  67              	.LBE52:
  68              		.cfi_endproc
  69              	.LFE141:
  71              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
  72              		.align	1
  73              		.global	HAL_NVIC_SetPriority
  74              		.syntax unified
  75              		.thumb
  76              		.thumb_func
  77              		.fpu fpv5-d16
  79              	HAL_NVIC_SetPriority:
  80              	.LFB142:
 145:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Check the parameters */
 146:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 147:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 148:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 149:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
 150:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 151:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 152:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 153:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief  Sets the priority of an interrupt.
 154:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 155:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
ARM GAS  /tmp/ccRHpo20.s 			page 38


 156:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 157:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @param  PreemptPriority The preemption priority for the IRQn channel.
 158:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 159:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority
 160:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @param  SubPriority the subpriority level for the IRQ channel.
 161:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 162:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.
 163:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval None
 164:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 165:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 166:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
  81              		.loc 1 166 0
  82              		.cfi_startproc
  83              		@ args = 0, pretend = 0, frame = 0
  84              		@ frame_needed = 0, uses_anonymous_args = 0
  85              		@ link register save eliminated.
  86              	.LVL8:
  87 0000 30B4     		push	{r4, r5}
  88              	.LCFI0:
  89              		.cfi_def_cfa_offset 8
  90              		.cfi_offset 4, -8
  91              		.cfi_offset 5, -4
  92              	.LBB54:
  93              	.LBB55:
1876:Libraries/CMSIS/Include/core_cm7.h **** }
1877:Libraries/CMSIS/Include/core_cm7.h **** 
1878:Libraries/CMSIS/Include/core_cm7.h **** 
1879:Libraries/CMSIS/Include/core_cm7.h **** /**
1880:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Get Priority Grouping
1881:Libraries/CMSIS/Include/core_cm7.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1882:Libraries/CMSIS/Include/core_cm7.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1883:Libraries/CMSIS/Include/core_cm7.h ****  */
1884:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1885:Libraries/CMSIS/Include/core_cm7.h **** {
1886:Libraries/CMSIS/Include/core_cm7.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  94              		.loc 2 1886 0
  95 0002 144B     		ldr	r3, .L10
  96 0004 DB68     		ldr	r3, [r3, #12]
  97 0006 C3F30223 		ubfx	r3, r3, #8, #3
  98              	.LVL9:
  99              	.LBE55:
 100              	.LBE54:
 101              	.LBB56:
 102              	.LBB57:
1887:Libraries/CMSIS/Include/core_cm7.h **** }
1888:Libraries/CMSIS/Include/core_cm7.h **** 
1889:Libraries/CMSIS/Include/core_cm7.h **** 
1890:Libraries/CMSIS/Include/core_cm7.h **** /**
1891:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Enable Interrupt
1892:Libraries/CMSIS/Include/core_cm7.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1893:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1894:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1895:Libraries/CMSIS/Include/core_cm7.h ****  */
1896:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1897:Libraries/CMSIS/Include/core_cm7.h **** {
1898:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1899:Libraries/CMSIS/Include/core_cm7.h ****   {
ARM GAS  /tmp/ccRHpo20.s 			page 39


1900:Libraries/CMSIS/Include/core_cm7.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1901:Libraries/CMSIS/Include/core_cm7.h ****   }
1902:Libraries/CMSIS/Include/core_cm7.h **** }
1903:Libraries/CMSIS/Include/core_cm7.h **** 
1904:Libraries/CMSIS/Include/core_cm7.h **** 
1905:Libraries/CMSIS/Include/core_cm7.h **** /**
1906:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Enable status
1907:Libraries/CMSIS/Include/core_cm7.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1908:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1909:Libraries/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt is not enabled.
1910:Libraries/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt is enabled.
1911:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1912:Libraries/CMSIS/Include/core_cm7.h ****  */
1913:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1914:Libraries/CMSIS/Include/core_cm7.h **** {
1915:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1916:Libraries/CMSIS/Include/core_cm7.h ****   {
1917:Libraries/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1918:Libraries/CMSIS/Include/core_cm7.h ****   }
1919:Libraries/CMSIS/Include/core_cm7.h ****   else
1920:Libraries/CMSIS/Include/core_cm7.h ****   {
1921:Libraries/CMSIS/Include/core_cm7.h ****     return(0U);
1922:Libraries/CMSIS/Include/core_cm7.h ****   }
1923:Libraries/CMSIS/Include/core_cm7.h **** }
1924:Libraries/CMSIS/Include/core_cm7.h **** 
1925:Libraries/CMSIS/Include/core_cm7.h **** 
1926:Libraries/CMSIS/Include/core_cm7.h **** /**
1927:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Disable Interrupt
1928:Libraries/CMSIS/Include/core_cm7.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1929:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1930:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1931:Libraries/CMSIS/Include/core_cm7.h ****  */
1932:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1933:Libraries/CMSIS/Include/core_cm7.h **** {
1934:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1935:Libraries/CMSIS/Include/core_cm7.h ****   {
1936:Libraries/CMSIS/Include/core_cm7.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1937:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
1938:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
1939:Libraries/CMSIS/Include/core_cm7.h ****   }
1940:Libraries/CMSIS/Include/core_cm7.h **** }
1941:Libraries/CMSIS/Include/core_cm7.h **** 
1942:Libraries/CMSIS/Include/core_cm7.h **** 
1943:Libraries/CMSIS/Include/core_cm7.h **** /**
1944:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Get Pending Interrupt
1945:Libraries/CMSIS/Include/core_cm7.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1946:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1947:Libraries/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not pending.
1948:Libraries/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is pending.
1949:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1950:Libraries/CMSIS/Include/core_cm7.h ****  */
1951:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1952:Libraries/CMSIS/Include/core_cm7.h **** {
1953:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1954:Libraries/CMSIS/Include/core_cm7.h ****   {
1955:Libraries/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1956:Libraries/CMSIS/Include/core_cm7.h ****   }
ARM GAS  /tmp/ccRHpo20.s 			page 40


1957:Libraries/CMSIS/Include/core_cm7.h ****   else
1958:Libraries/CMSIS/Include/core_cm7.h ****   {
1959:Libraries/CMSIS/Include/core_cm7.h ****     return(0U);
1960:Libraries/CMSIS/Include/core_cm7.h ****   }
1961:Libraries/CMSIS/Include/core_cm7.h **** }
1962:Libraries/CMSIS/Include/core_cm7.h **** 
1963:Libraries/CMSIS/Include/core_cm7.h **** 
1964:Libraries/CMSIS/Include/core_cm7.h **** /**
1965:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Set Pending Interrupt
1966:Libraries/CMSIS/Include/core_cm7.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1967:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1968:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1969:Libraries/CMSIS/Include/core_cm7.h ****  */
1970:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1971:Libraries/CMSIS/Include/core_cm7.h **** {
1972:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1973:Libraries/CMSIS/Include/core_cm7.h ****   {
1974:Libraries/CMSIS/Include/core_cm7.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1975:Libraries/CMSIS/Include/core_cm7.h ****   }
1976:Libraries/CMSIS/Include/core_cm7.h **** }
1977:Libraries/CMSIS/Include/core_cm7.h **** 
1978:Libraries/CMSIS/Include/core_cm7.h **** 
1979:Libraries/CMSIS/Include/core_cm7.h **** /**
1980:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Clear Pending Interrupt
1981:Libraries/CMSIS/Include/core_cm7.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1982:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1983:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1984:Libraries/CMSIS/Include/core_cm7.h ****  */
1985:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1986:Libraries/CMSIS/Include/core_cm7.h **** {
1987:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1988:Libraries/CMSIS/Include/core_cm7.h ****   {
1989:Libraries/CMSIS/Include/core_cm7.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1990:Libraries/CMSIS/Include/core_cm7.h ****   }
1991:Libraries/CMSIS/Include/core_cm7.h **** }
1992:Libraries/CMSIS/Include/core_cm7.h **** 
1993:Libraries/CMSIS/Include/core_cm7.h **** 
1994:Libraries/CMSIS/Include/core_cm7.h **** /**
1995:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Get Active Interrupt
1996:Libraries/CMSIS/Include/core_cm7.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1997:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1998:Libraries/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not active.
1999:Libraries/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is active.
2000:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
2001:Libraries/CMSIS/Include/core_cm7.h ****  */
2002:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
2003:Libraries/CMSIS/Include/core_cm7.h **** {
2004:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2005:Libraries/CMSIS/Include/core_cm7.h ****   {
2006:Libraries/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2007:Libraries/CMSIS/Include/core_cm7.h ****   }
2008:Libraries/CMSIS/Include/core_cm7.h ****   else
2009:Libraries/CMSIS/Include/core_cm7.h ****   {
2010:Libraries/CMSIS/Include/core_cm7.h ****     return(0U);
2011:Libraries/CMSIS/Include/core_cm7.h ****   }
2012:Libraries/CMSIS/Include/core_cm7.h **** }
2013:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 41


2014:Libraries/CMSIS/Include/core_cm7.h **** 
2015:Libraries/CMSIS/Include/core_cm7.h **** /**
2016:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Set Interrupt Priority
2017:Libraries/CMSIS/Include/core_cm7.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
2018:Libraries/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2019:Libraries/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2020:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Interrupt number.
2021:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]  priority  Priority to set.
2022:Libraries/CMSIS/Include/core_cm7.h ****   \note    The priority cannot be set for every processor exception.
2023:Libraries/CMSIS/Include/core_cm7.h ****  */
2024:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
2025:Libraries/CMSIS/Include/core_cm7.h **** {
2026:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2027:Libraries/CMSIS/Include/core_cm7.h ****   {
2028:Libraries/CMSIS/Include/core_cm7.h ****     NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2029:Libraries/CMSIS/Include/core_cm7.h ****   }
2030:Libraries/CMSIS/Include/core_cm7.h ****   else
2031:Libraries/CMSIS/Include/core_cm7.h ****   {
2032:Libraries/CMSIS/Include/core_cm7.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2033:Libraries/CMSIS/Include/core_cm7.h ****   }
2034:Libraries/CMSIS/Include/core_cm7.h **** }
2035:Libraries/CMSIS/Include/core_cm7.h **** 
2036:Libraries/CMSIS/Include/core_cm7.h **** 
2037:Libraries/CMSIS/Include/core_cm7.h **** /**
2038:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Priority
2039:Libraries/CMSIS/Include/core_cm7.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
2040:Libraries/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2041:Libraries/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2042:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn  Interrupt number.
2043:Libraries/CMSIS/Include/core_cm7.h ****   \return             Interrupt Priority.
2044:Libraries/CMSIS/Include/core_cm7.h ****                       Value is aligned automatically to the implemented priority bits of the microc
2045:Libraries/CMSIS/Include/core_cm7.h ****  */
2046:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
2047:Libraries/CMSIS/Include/core_cm7.h **** {
2048:Libraries/CMSIS/Include/core_cm7.h **** 
2049:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2050:Libraries/CMSIS/Include/core_cm7.h ****   {
2051:Libraries/CMSIS/Include/core_cm7.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
2052:Libraries/CMSIS/Include/core_cm7.h ****   }
2053:Libraries/CMSIS/Include/core_cm7.h ****   else
2054:Libraries/CMSIS/Include/core_cm7.h ****   {
2055:Libraries/CMSIS/Include/core_cm7.h ****     return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
2056:Libraries/CMSIS/Include/core_cm7.h ****   }
2057:Libraries/CMSIS/Include/core_cm7.h **** }
2058:Libraries/CMSIS/Include/core_cm7.h **** 
2059:Libraries/CMSIS/Include/core_cm7.h **** 
2060:Libraries/CMSIS/Include/core_cm7.h **** /**
2061:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Encode Priority
2062:Libraries/CMSIS/Include/core_cm7.h ****   \details Encodes the priority for an interrupt with the given priority group,
2063:Libraries/CMSIS/Include/core_cm7.h ****            preemptive priority value, and subpriority value.
2064:Libraries/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
2065:Libraries/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
2066:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
2067:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
2068:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
2069:Libraries/CMSIS/Include/core_cm7.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
2070:Libraries/CMSIS/Include/core_cm7.h ****  */
ARM GAS  /tmp/ccRHpo20.s 			page 42


2071:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
2072:Libraries/CMSIS/Include/core_cm7.h **** {
2073:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
2074:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
2075:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t SubPriorityBits;
2076:Libraries/CMSIS/Include/core_cm7.h **** 
2077:Libraries/CMSIS/Include/core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 103              		.loc 2 2077 0
 104 000a C3F10704 		rsb	r4, r3, #7
 105 000e 042C     		cmp	r4, #4
 106 0010 28BF     		it	cs
 107 0012 0424     		movcs	r4, #4
 108              	.LVL10:
2078:Libraries/CMSIS/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 109              		.loc 2 2078 0
 110 0014 1D1D     		adds	r5, r3, #4
 111 0016 062D     		cmp	r5, #6
 112 0018 13D9     		bls	.L8
 113 001a 033B     		subs	r3, r3, #3
 114              	.LVL11:
 115              	.L5:
2079:Libraries/CMSIS/Include/core_cm7.h **** 
2080:Libraries/CMSIS/Include/core_cm7.h ****   return (
2081:Libraries/CMSIS/Include/core_cm7.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 116              		.loc 2 2081 0
 117 001c 0125     		movs	r5, #1
 118              	.LVL12:
 119 001e 05FA04F4 		lsl	r4, r5, r4
 120              	.LVL13:
 121 0022 013C     		subs	r4, r4, #1
 122 0024 2140     		ands	r1, r1, r4
 123              	.LVL14:
 124 0026 9940     		lsls	r1, r1, r3
2082:Libraries/CMSIS/Include/core_cm7.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 125              		.loc 2 2082 0
 126 0028 05FA03F3 		lsl	r3, r5, r3
 127              	.LVL15:
 128 002c 013B     		subs	r3, r3, #1
 129 002e 1340     		ands	r3, r3, r2
2081:Libraries/CMSIS/Include/core_cm7.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 130              		.loc 2 2081 0
 131 0030 1943     		orrs	r1, r1, r3
 132              	.LVL16:
 133              	.LBE57:
 134              	.LBE56:
 135              	.LBB59:
 136              	.LBB60:
2026:Libraries/CMSIS/Include/core_cm7.h ****   {
 137              		.loc 2 2026 0
 138 0032 0028     		cmp	r0, #0
 139 0034 07DB     		blt	.L6
2028:Libraries/CMSIS/Include/core_cm7.h ****   }
 140              		.loc 2 2028 0
 141 0036 0901     		lsls	r1, r1, #4
 142 0038 C9B2     		uxtb	r1, r1
 143 003a 074B     		ldr	r3, .L10+4
 144 003c 1954     		strb	r1, [r3, r0]
ARM GAS  /tmp/ccRHpo20.s 			page 43


 145              	.LVL17:
 146              	.L4:
 147              	.LBE60:
 148              	.LBE59:
 167:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   uint32_t prioritygroup;
 168:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 169:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Check the parameters */
 170:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 171:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 172:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 173:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   prioritygroup = NVIC_GetPriorityGrouping();
 174:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 175:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 176:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 149              		.loc 1 176 0
 150 003e 30BC     		pop	{r4, r5}
 151              	.LCFI1:
 152              		.cfi_remember_state
 153              		.cfi_restore 5
 154              		.cfi_restore 4
 155              		.cfi_def_cfa_offset 0
 156 0040 7047     		bx	lr
 157              	.LVL18:
 158              	.L8:
 159              	.LCFI2:
 160              		.cfi_restore_state
 161              	.LBB62:
 162              	.LBB58:
2078:Libraries/CMSIS/Include/core_cm7.h **** 
 163              		.loc 2 2078 0
 164 0042 0023     		movs	r3, #0
 165              	.LVL19:
 166 0044 EAE7     		b	.L5
 167              	.LVL20:
 168              	.L6:
 169              	.LBE58:
 170              	.LBE62:
 171              	.LBB63:
 172              	.LBB61:
2032:Libraries/CMSIS/Include/core_cm7.h ****   }
 173              		.loc 2 2032 0
 174 0046 00F00F00 		and	r0, r0, #15
 175              	.LVL21:
 176 004a 0901     		lsls	r1, r1, #4
 177 004c C9B2     		uxtb	r1, r1
 178 004e 034B     		ldr	r3, .L10+8
 179 0050 1954     		strb	r1, [r3, r0]
 180              	.LVL22:
 181              	.LBE61:
 182              	.LBE63:
 183              		.loc 1 176 0
 184 0052 F4E7     		b	.L4
 185              	.L11:
 186              		.align	2
 187              	.L10:
 188 0054 00ED00E0 		.word	-536810240
 189 0058 00E400E0 		.word	-536812544
ARM GAS  /tmp/ccRHpo20.s 			page 44


 190 005c 14ED00E0 		.word	-536810220
 191              		.cfi_endproc
 192              	.LFE142:
 194              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 195              		.align	1
 196              		.global	HAL_NVIC_EnableIRQ
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 200              		.fpu fpv5-d16
 202              	HAL_NVIC_EnableIRQ:
 203              	.LFB143:
 177:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 178:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 179:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief  Enables a device specific interrupt in the NVIC interrupt controller.
 180:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 181:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         function should be called before.
 182:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 183:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 184:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 185:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval None
 186:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 187:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 188:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
 204              		.loc 1 188 0
 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 0
 207              		@ frame_needed = 0, uses_anonymous_args = 0
 208              		@ link register save eliminated.
 209              	.LVL23:
 210              	.LBB64:
 211              	.LBB65:
1898:Libraries/CMSIS/Include/core_cm7.h ****   {
 212              		.loc 2 1898 0
 213 0000 0028     		cmp	r0, #0
 214              	.LVL24:
 215 0002 08DB     		blt	.L12
1900:Libraries/CMSIS/Include/core_cm7.h ****   }
 216              		.loc 2 1900 0
 217 0004 4209     		lsrs	r2, r0, #5
 218 0006 00F01F00 		and	r0, r0, #31
 219 000a 0123     		movs	r3, #1
 220 000c 03FA00F0 		lsl	r0, r3, r0
 221 0010 014B     		ldr	r3, .L14
 222 0012 43F82200 		str	r0, [r3, r2, lsl #2]
 223              	.LVL25:
 224              	.L12:
 225 0016 7047     		bx	lr
 226              	.L15:
 227              		.align	2
 228              	.L14:
 229 0018 00E100E0 		.word	-536813312
 230              	.LBE65:
 231              	.LBE64:
 232              		.cfi_endproc
 233              	.LFE143:
 235              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
ARM GAS  /tmp/ccRHpo20.s 			page 45


 236              		.align	1
 237              		.global	HAL_NVIC_DisableIRQ
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 241              		.fpu fpv5-d16
 243              	HAL_NVIC_DisableIRQ:
 244              	.LFB144:
 189:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Check the parameters */
 190:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 191:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 192:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Enable interrupt */
 193:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 194:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 195:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 196:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 197:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief  Disables a device specific interrupt in the NVIC interrupt controller.
 198:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 199:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 200:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 201:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval None
 202:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 203:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 204:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
 245              		.loc 1 204 0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249              		@ link register save eliminated.
 250              	.LVL26:
 251              	.LBB66:
 252              	.LBB67:
1934:Libraries/CMSIS/Include/core_cm7.h ****   {
 253              		.loc 2 1934 0
 254 0000 0028     		cmp	r0, #0
 255              	.LVL27:
 256 0002 0DDB     		blt	.L16
1936:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
 257              		.loc 2 1936 0
 258 0004 4309     		lsrs	r3, r0, #5
 259 0006 00F01F00 		and	r0, r0, #31
 260 000a 0122     		movs	r2, #1
 261 000c 02FA00F0 		lsl	r0, r2, r0
 262 0010 2033     		adds	r3, r3, #32
 263 0012 044A     		ldr	r2, .L18
 264 0014 42F82300 		str	r0, [r2, r3, lsl #2]
 265              	.LBB68:
 266              	.LBB69:
 267              		.file 3 "Libraries/CMSIS/Include/cmsis_gcc.h"
   1:Libraries/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Libraries/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Libraries/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Libraries/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Libraries/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Libraries/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Libraries/CMSIS/Include/cmsis_gcc.h **** /*
   8:Libraries/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
ARM GAS  /tmp/ccRHpo20.s 			page 46


   9:Libraries/CMSIS/Include/cmsis_gcc.h ****  *
  10:Libraries/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Libraries/CMSIS/Include/cmsis_gcc.h ****  *
  12:Libraries/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Libraries/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Libraries/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Libraries/CMSIS/Include/cmsis_gcc.h ****  *
  16:Libraries/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Libraries/CMSIS/Include/cmsis_gcc.h ****  *
  18:Libraries/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Libraries/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Libraries/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Libraries/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Libraries/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
  24:Libraries/CMSIS/Include/cmsis_gcc.h **** 
  25:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Libraries/CMSIS/Include/cmsis_gcc.h **** 
  28:Libraries/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Libraries/CMSIS/Include/cmsis_gcc.h **** 
  34:Libraries/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Libraries/CMSIS/Include/cmsis_gcc.h **** 
  39:Libraries/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
ARM GAS  /tmp/ccRHpo20.s 			page 47


  66:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Libraries/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Libraries/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Libraries/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Libraries/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Libraries/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 117:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 118:Libraries/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Libraries/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Libraries/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Libraries/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccRHpo20.s 			page 48


 123:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 124:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 125:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 129:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 131:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 133:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 134:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 135:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 136:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 140:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 142:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 144:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 145:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 146:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 147:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 151:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 153:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 155:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 158:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 159:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 160:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 162:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 166:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 168:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 170:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 173:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 175:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 176:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 177:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
ARM GAS  /tmp/ccRHpo20.s 			page 49


 180:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 181:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 183:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 185:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 186:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 187:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 189:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 193:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 195:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 197:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 199:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 200:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 201:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 205:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 207:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 209:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 212:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 213:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 214:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 215:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 219:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 221:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 223:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 226:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 227:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 228:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 229:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 233:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 235:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Libraries/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 50


 237:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 240:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 241:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 242:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 243:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 247:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 249:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 251:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 254:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 255:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 256:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 258:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 262:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 264:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 266:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 269:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 271:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 272:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 273:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 277:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 279:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 281:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 282:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 283:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 285:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 289:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 291:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 293:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccRHpo20.s 			page 51


 294:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 295:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 296:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 297:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 301:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 303:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 305:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 308:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 309:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 310:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 312:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 316:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 318:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 320:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 323:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 325:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 326:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 327:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 331:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 333:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 335:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 336:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 337:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 339:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 343:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 345:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 347:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 349:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 350:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /tmp/ccRHpo20.s 			page 52


 351:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 352:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 356:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 358:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 360:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 363:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 364:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 365:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 366:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 370:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 372:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 374:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 376:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 377:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 378:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 382:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 384:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 386:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 389:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 390:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 391:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 393:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 397:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 399:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 401:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 404:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 406:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 407:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccRHpo20.s 			page 53


 408:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 412:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 414:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 416:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 417:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 418:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 420:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 424:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 426:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 428:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 430:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 431:Libraries/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 435:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 439:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 441:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 443:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 444:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 445:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 446:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 450:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 452:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 454:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 455:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 456:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 457:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 461:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 463:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Libraries/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 54


 465:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 468:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 469:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 470:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 472:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 476:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 478:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 480:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 483:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 485:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 486:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 487:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 491:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 493:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 495:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 496:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 497:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 499:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 503:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 505:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 507:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 509:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 510:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 511:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Libraries/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 516:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 518:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 520:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 521:Libraries/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 55


 522:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 523:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 527:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 529:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 531:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 534:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 535:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 536:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 538:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 542:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 544:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 546:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 549:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 551:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 552:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 553:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 557:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 559:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 561:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 562:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 563:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 565:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 569:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 571:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 573:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 575:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Libraries/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Libraries/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Libraries/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 56


 579:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 580:Libraries/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 583:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 584:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Libraries/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Libraries/CMSIS/Include/cmsis_gcc.h ****   
 589:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 592:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 594:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Libraries/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Libraries/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Libraries/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 599:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Libraries/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 604:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 605:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 607:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 611:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 614:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 616:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Libraries/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 620:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Libraries/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 625:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 627:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 628:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 629:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Libraries/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Libraries/CMSIS/Include/cmsis_gcc.h ****   
 634:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
ARM GAS  /tmp/ccRHpo20.s 			page 57


 636:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 637:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 639:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Libraries/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Libraries/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 644:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 647:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 648:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 649:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 651:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 655:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 658:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 660:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Libraries/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 664:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 667:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 669:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 670:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 671:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Libraries/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 676:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 679:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 681:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Libraries/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Libraries/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 686:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Libraries/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 691:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 692:Libraries/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 58


 693:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 695:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 699:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 702:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 704:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Libraries/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 708:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Libraries/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 713:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 715:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 716:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 717:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Libraries/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 722:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 725:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 727:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Libraries/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Libraries/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 732:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 735:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 736:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 737:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 739:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 743:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 746:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 748:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
ARM GAS  /tmp/ccRHpo20.s 			page 59


 750:Libraries/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 752:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 755:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 757:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Libraries/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 760:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 761:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 762:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 766:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 768:Libraries/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Libraries/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Libraries/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Libraries/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Libraries/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Libraries/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 776:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 778:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 782:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 785:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 786:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 787:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 788:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 792:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 794:Libraries/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Libraries/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Libraries/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Libraries/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Libraries/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Libraries/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 802:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 805:Libraries/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccRHpo20.s 			page 60


 807:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 808:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 809:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 810:Libraries/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 812:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 813:Libraries/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Libraries/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Libraries/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Libraries/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Libraries/CMSIS/Include/cmsis_gcc.h **** */
 818:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 819:Libraries/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Libraries/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Libraries/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Libraries/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 827:Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 832:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 833:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 836:Libraries/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 838:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 839:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 842:Libraries/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 844:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 845:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 846:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Libraries/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 850:Libraries/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 852:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 853:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 854:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 857:Libraries/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 859:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 860:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 861:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Libraries/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
ARM GAS  /tmp/ccRHpo20.s 			page 61


 864:Libraries/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 866:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 868:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 870:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 871:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 872:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 873:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Libraries/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 877:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 879:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 268              		.loc 3 879 0
 269              		.syntax unified
 270              	@ 879 "Libraries/CMSIS/Include/cmsis_gcc.h" 1
 271 0018 BFF34F8F 		dsb 0xF
 272              	@ 0 "" 2
 273              		.thumb
 274              		.syntax unified
 275              	.LBE69:
 276              	.LBE68:
 277              	.LBB70:
 278              	.LBB71:
 868:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 279              		.loc 3 868 0
 280              		.syntax unified
 281              	@ 868 "Libraries/CMSIS/Include/cmsis_gcc.h" 1
 282 001c BFF36F8F 		isb 0xF
 283              	@ 0 "" 2
 284              	.LVL28:
 285              		.thumb
 286              		.syntax unified
 287              	.L16:
 288 0020 7047     		bx	lr
 289              	.L19:
 290 0022 00BF     		.align	2
 291              	.L18:
 292 0024 00E100E0 		.word	-536813312
 293              	.LBE71:
 294              	.LBE70:
 295              	.LBE67:
 296              	.LBE66:
 297              		.cfi_endproc
 298              	.LFE144:
 300              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 301              		.align	1
 302              		.global	HAL_NVIC_SystemReset
 303              		.syntax unified
 304              		.thumb
 305              		.thumb_func
 306              		.fpu fpv5-d16
 308              	HAL_NVIC_SystemReset:
 309              	.LFB145:
ARM GAS  /tmp/ccRHpo20.s 			page 62


 205:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Check the parameters */
 206:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 207:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 208:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Disable interrupt */
 209:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 210:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 211:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 212:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 213:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief  Initiates a system reset request to reset the MCU.
 214:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval None
 215:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 216:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 217:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
 310              		.loc 1 217 0
 311              		.cfi_startproc
 312              		@ Volatile: function does not return.
 313              		@ args = 0, pretend = 0, frame = 0
 314              		@ frame_needed = 0, uses_anonymous_args = 0
 315              		@ link register save eliminated.
 316              	.LBB78:
 317              	.LBB79:
 318              	.LBB80:
 319              	.LBB81:
 320              		.loc 3 879 0
 321              		.syntax unified
 322              	@ 879 "Libraries/CMSIS/Include/cmsis_gcc.h" 1
 323 0000 BFF34F8F 		dsb 0xF
 324              	@ 0 "" 2
 325              		.thumb
 326              		.syntax unified
 327              	.LBE81:
 328              	.LBE80:
2083:Libraries/CMSIS/Include/core_cm7.h ****          );
2084:Libraries/CMSIS/Include/core_cm7.h **** }
2085:Libraries/CMSIS/Include/core_cm7.h **** 
2086:Libraries/CMSIS/Include/core_cm7.h **** 
2087:Libraries/CMSIS/Include/core_cm7.h **** /**
2088:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Decode Priority
2089:Libraries/CMSIS/Include/core_cm7.h ****   \details Decodes an interrupt priority value with a given priority group to
2090:Libraries/CMSIS/Include/core_cm7.h ****            preemptive priority value and subpriority value.
2091:Libraries/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
2092:Libraries/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
2093:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
2094:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
2095:Libraries/CMSIS/Include/core_cm7.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
2096:Libraries/CMSIS/Include/core_cm7.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
2097:Libraries/CMSIS/Include/core_cm7.h ****  */
2098:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
2099:Libraries/CMSIS/Include/core_cm7.h **** {
2100:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
2101:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
2102:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t SubPriorityBits;
2103:Libraries/CMSIS/Include/core_cm7.h **** 
2104:Libraries/CMSIS/Include/core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
2105:Libraries/CMSIS/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
2106:Libraries/CMSIS/Include/core_cm7.h **** 
2107:Libraries/CMSIS/Include/core_cm7.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
ARM GAS  /tmp/ccRHpo20.s 			page 63


2108:Libraries/CMSIS/Include/core_cm7.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
2109:Libraries/CMSIS/Include/core_cm7.h **** }
2110:Libraries/CMSIS/Include/core_cm7.h **** 
2111:Libraries/CMSIS/Include/core_cm7.h **** 
2112:Libraries/CMSIS/Include/core_cm7.h **** /**
2113:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Set Interrupt Vector
2114:Libraries/CMSIS/Include/core_cm7.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
2115:Libraries/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2116:Libraries/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2117:Libraries/CMSIS/Include/core_cm7.h ****            VTOR must been relocated to SRAM before.
2118:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn      Interrupt number
2119:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]   vector    Address of interrupt handler function
2120:Libraries/CMSIS/Include/core_cm7.h ****  */
2121:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
2122:Libraries/CMSIS/Include/core_cm7.h **** {
2123:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
2124:Libraries/CMSIS/Include/core_cm7.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
2125:Libraries/CMSIS/Include/core_cm7.h **** }
2126:Libraries/CMSIS/Include/core_cm7.h **** 
2127:Libraries/CMSIS/Include/core_cm7.h **** 
2128:Libraries/CMSIS/Include/core_cm7.h **** /**
2129:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Vector
2130:Libraries/CMSIS/Include/core_cm7.h ****   \details Reads an interrupt vector from interrupt vector table.
2131:Libraries/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2132:Libraries/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2133:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn      Interrupt number.
2134:Libraries/CMSIS/Include/core_cm7.h ****   \return                 Address of interrupt handler function
2135:Libraries/CMSIS/Include/core_cm7.h ****  */
2136:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
2137:Libraries/CMSIS/Include/core_cm7.h **** {
2138:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
2139:Libraries/CMSIS/Include/core_cm7.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
2140:Libraries/CMSIS/Include/core_cm7.h **** }
2141:Libraries/CMSIS/Include/core_cm7.h **** 
2142:Libraries/CMSIS/Include/core_cm7.h **** 
2143:Libraries/CMSIS/Include/core_cm7.h **** /**
2144:Libraries/CMSIS/Include/core_cm7.h ****   \brief   System Reset
2145:Libraries/CMSIS/Include/core_cm7.h ****   \details Initiates a system reset request to reset the MCU.
2146:Libraries/CMSIS/Include/core_cm7.h ****  */
2147:Libraries/CMSIS/Include/core_cm7.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
2148:Libraries/CMSIS/Include/core_cm7.h **** {
2149:Libraries/CMSIS/Include/core_cm7.h ****   __DSB();                                                          /* Ensure all outstanding memor
2150:Libraries/CMSIS/Include/core_cm7.h ****                                                                        buffered write are completed
2151:Libraries/CMSIS/Include/core_cm7.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
2152:Libraries/CMSIS/Include/core_cm7.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 329              		.loc 2 2152 0
 330 0004 0549     		ldr	r1, .L22
 331 0006 CA68     		ldr	r2, [r1, #12]
 332 0008 02F4E062 		and	r2, r2, #1792
2151:Libraries/CMSIS/Include/core_cm7.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 333              		.loc 2 2151 0
 334 000c 044B     		ldr	r3, .L22+4
 335 000e 1343     		orrs	r3, r3, r2
 336 0010 CB60     		str	r3, [r1, #12]
 337              	.LBB82:
 338              	.LBB83:
 339              		.loc 3 879 0
ARM GAS  /tmp/ccRHpo20.s 			page 64


 340              		.syntax unified
 341              	@ 879 "Libraries/CMSIS/Include/cmsis_gcc.h" 1
 342 0012 BFF34F8F 		dsb 0xF
 343              	@ 0 "" 2
 344              		.thumb
 345              		.syntax unified
 346              	.L21:
 347              	.LBE83:
 348              	.LBE82:
2153:Libraries/CMSIS/Include/core_cm7.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
2154:Libraries/CMSIS/Include/core_cm7.h ****   __DSB();                                                          /* Ensure completion of memory 
2155:Libraries/CMSIS/Include/core_cm7.h **** 
2156:Libraries/CMSIS/Include/core_cm7.h ****   for(;;)                                                           /* wait until reset */
2157:Libraries/CMSIS/Include/core_cm7.h ****   {
2158:Libraries/CMSIS/Include/core_cm7.h ****     __NOP();
 349              		.loc 2 2158 0
 350              		.syntax unified
 351              	@ 2158 "Libraries/CMSIS/Include/core_cm7.h" 1
 352 0016 00BF     		nop
 353              	@ 0 "" 2
 354              		.thumb
 355              		.syntax unified
 356 0018 FDE7     		b	.L21
 357              	.L23:
 358 001a 00BF     		.align	2
 359              	.L22:
 360 001c 00ED00E0 		.word	-536810240
 361 0020 0400FA05 		.word	100270084
 362              	.LBE79:
 363              	.LBE78:
 364              		.cfi_endproc
 365              	.LFE145:
 367              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 368              		.align	1
 369              		.global	HAL_SYSTICK_Config
 370              		.syntax unified
 371              		.thumb
 372              		.thumb_func
 373              		.fpu fpv5-d16
 375              	HAL_SYSTICK_Config:
 376              	.LFB146:
 218:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* System Reset */
 219:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   NVIC_SystemReset();
 220:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 221:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 222:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 223:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief  Initializes the System Timer and its interrupt, and starts the System Tick Timer.
 224:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 225:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
 226:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval status   - 0  Function succeeded.
 227:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *                  - 1  Function failed.
 228:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 229:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 230:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
 377              		.loc 1 230 0
 378              		.cfi_startproc
 379              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccRHpo20.s 			page 65


 380              		@ frame_needed = 0, uses_anonymous_args = 0
 381              		@ link register save eliminated.
 382              	.LVL29:
 383              	.LBB84:
 384              	.LBB85:
2159:Libraries/CMSIS/Include/core_cm7.h ****   }
2160:Libraries/CMSIS/Include/core_cm7.h **** }
2161:Libraries/CMSIS/Include/core_cm7.h **** 
2162:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_NVICFunctions */
2163:Libraries/CMSIS/Include/core_cm7.h **** 
2164:Libraries/CMSIS/Include/core_cm7.h **** /* ##########################  MPU functions  #################################### */
2165:Libraries/CMSIS/Include/core_cm7.h **** 
2166:Libraries/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
2167:Libraries/CMSIS/Include/core_cm7.h **** 
2168:Libraries/CMSIS/Include/core_cm7.h **** #include "mpu_armv7.h"
2169:Libraries/CMSIS/Include/core_cm7.h **** 
2170:Libraries/CMSIS/Include/core_cm7.h **** #endif
2171:Libraries/CMSIS/Include/core_cm7.h **** 
2172:Libraries/CMSIS/Include/core_cm7.h **** /* ##########################  FPU functions  #################################### */
2173:Libraries/CMSIS/Include/core_cm7.h **** /**
2174:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2175:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
2176:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Function that provides FPU type.
2177:Libraries/CMSIS/Include/core_cm7.h ****   @{
2178:Libraries/CMSIS/Include/core_cm7.h ****  */
2179:Libraries/CMSIS/Include/core_cm7.h **** 
2180:Libraries/CMSIS/Include/core_cm7.h **** /**
2181:Libraries/CMSIS/Include/core_cm7.h ****   \brief   get FPU type
2182:Libraries/CMSIS/Include/core_cm7.h ****   \details returns the FPU type
2183:Libraries/CMSIS/Include/core_cm7.h ****   \returns
2184:Libraries/CMSIS/Include/core_cm7.h ****    - \b  0: No FPU
2185:Libraries/CMSIS/Include/core_cm7.h ****    - \b  1: Single precision FPU
2186:Libraries/CMSIS/Include/core_cm7.h ****    - \b  2: Double + Single precision FPU
2187:Libraries/CMSIS/Include/core_cm7.h ****  */
2188:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
2189:Libraries/CMSIS/Include/core_cm7.h **** {
2190:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t mvfr0;
2191:Libraries/CMSIS/Include/core_cm7.h **** 
2192:Libraries/CMSIS/Include/core_cm7.h ****   mvfr0 = SCB->MVFR0;
2193:Libraries/CMSIS/Include/core_cm7.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
2194:Libraries/CMSIS/Include/core_cm7.h ****   {
2195:Libraries/CMSIS/Include/core_cm7.h ****     return 2U;           /* Double + Single precision FPU */
2196:Libraries/CMSIS/Include/core_cm7.h ****   }
2197:Libraries/CMSIS/Include/core_cm7.h ****   else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
2198:Libraries/CMSIS/Include/core_cm7.h ****   {
2199:Libraries/CMSIS/Include/core_cm7.h ****     return 1U;           /* Single precision FPU */
2200:Libraries/CMSIS/Include/core_cm7.h ****   }
2201:Libraries/CMSIS/Include/core_cm7.h ****   else
2202:Libraries/CMSIS/Include/core_cm7.h ****   {
2203:Libraries/CMSIS/Include/core_cm7.h ****     return 0U;           /* No FPU */
2204:Libraries/CMSIS/Include/core_cm7.h ****   }
2205:Libraries/CMSIS/Include/core_cm7.h **** }
2206:Libraries/CMSIS/Include/core_cm7.h **** 
2207:Libraries/CMSIS/Include/core_cm7.h **** 
2208:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_FpuFunctions */
2209:Libraries/CMSIS/Include/core_cm7.h **** 
2210:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 66


2211:Libraries/CMSIS/Include/core_cm7.h **** 
2212:Libraries/CMSIS/Include/core_cm7.h **** /* ##########################  Cache functions  #################################### */
2213:Libraries/CMSIS/Include/core_cm7.h **** /**
2214:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2215:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_CacheFunctions Cache Functions
2216:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Functions that configure Instruction and Data cache.
2217:Libraries/CMSIS/Include/core_cm7.h ****   @{
2218:Libraries/CMSIS/Include/core_cm7.h ****  */
2219:Libraries/CMSIS/Include/core_cm7.h **** 
2220:Libraries/CMSIS/Include/core_cm7.h **** /* Cache Size ID Register Macros */
2221:Libraries/CMSIS/Include/core_cm7.h **** #define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Po
2222:Libraries/CMSIS/Include/core_cm7.h **** #define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos     
2223:Libraries/CMSIS/Include/core_cm7.h **** 
2224:Libraries/CMSIS/Include/core_cm7.h **** 
2225:Libraries/CMSIS/Include/core_cm7.h **** /**
2226:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Enable I-Cache
2227:Libraries/CMSIS/Include/core_cm7.h ****   \details Turns on I-Cache
2228:Libraries/CMSIS/Include/core_cm7.h ****   */
2229:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_EnableICache (void)
2230:Libraries/CMSIS/Include/core_cm7.h **** {
2231:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2232:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2233:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2234:Libraries/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
2235:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2236:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2237:Libraries/CMSIS/Include/core_cm7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
2238:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2239:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2240:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2241:Libraries/CMSIS/Include/core_cm7.h **** }
2242:Libraries/CMSIS/Include/core_cm7.h **** 
2243:Libraries/CMSIS/Include/core_cm7.h **** 
2244:Libraries/CMSIS/Include/core_cm7.h **** /**
2245:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Disable I-Cache
2246:Libraries/CMSIS/Include/core_cm7.h ****   \details Turns off I-Cache
2247:Libraries/CMSIS/Include/core_cm7.h ****   */
2248:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_DisableICache (void)
2249:Libraries/CMSIS/Include/core_cm7.h **** {
2250:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2251:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2252:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2253:Libraries/CMSIS/Include/core_cm7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
2254:Libraries/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
2255:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2256:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2257:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2258:Libraries/CMSIS/Include/core_cm7.h **** }
2259:Libraries/CMSIS/Include/core_cm7.h **** 
2260:Libraries/CMSIS/Include/core_cm7.h **** 
2261:Libraries/CMSIS/Include/core_cm7.h **** /**
2262:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Invalidate I-Cache
2263:Libraries/CMSIS/Include/core_cm7.h ****   \details Invalidates I-Cache
2264:Libraries/CMSIS/Include/core_cm7.h ****   */
2265:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_InvalidateICache (void)
2266:Libraries/CMSIS/Include/core_cm7.h **** {
2267:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
ARM GAS  /tmp/ccRHpo20.s 			page 67


2268:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2269:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2270:Libraries/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;
2271:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2272:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2273:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2274:Libraries/CMSIS/Include/core_cm7.h **** }
2275:Libraries/CMSIS/Include/core_cm7.h **** 
2276:Libraries/CMSIS/Include/core_cm7.h **** 
2277:Libraries/CMSIS/Include/core_cm7.h **** /**
2278:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Enable D-Cache
2279:Libraries/CMSIS/Include/core_cm7.h ****   \details Turns on D-Cache
2280:Libraries/CMSIS/Include/core_cm7.h ****   */
2281:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_EnableDCache (void)
2282:Libraries/CMSIS/Include/core_cm7.h **** {
2283:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2284:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2285:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2286:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2287:Libraries/CMSIS/Include/core_cm7.h **** 
2288:Libraries/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
2289:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2290:Libraries/CMSIS/Include/core_cm7.h **** 
2291:Libraries/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2292:Libraries/CMSIS/Include/core_cm7.h **** 
2293:Libraries/CMSIS/Include/core_cm7.h ****                                             /* invalidate D-Cache */
2294:Libraries/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2295:Libraries/CMSIS/Include/core_cm7.h ****     do {
2296:Libraries/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2297:Libraries/CMSIS/Include/core_cm7.h ****       do {
2298:Libraries/CMSIS/Include/core_cm7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
2299:Libraries/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
2300:Libraries/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2301:Libraries/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2302:Libraries/CMSIS/Include/core_cm7.h ****         #endif
2303:Libraries/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2304:Libraries/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2305:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2306:Libraries/CMSIS/Include/core_cm7.h **** 
2307:Libraries/CMSIS/Include/core_cm7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
2308:Libraries/CMSIS/Include/core_cm7.h **** 
2309:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2310:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2311:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2312:Libraries/CMSIS/Include/core_cm7.h **** }
2313:Libraries/CMSIS/Include/core_cm7.h **** 
2314:Libraries/CMSIS/Include/core_cm7.h **** 
2315:Libraries/CMSIS/Include/core_cm7.h **** /**
2316:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Disable D-Cache
2317:Libraries/CMSIS/Include/core_cm7.h ****   \details Turns off D-Cache
2318:Libraries/CMSIS/Include/core_cm7.h ****   */
2319:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_DisableDCache (void)
2320:Libraries/CMSIS/Include/core_cm7.h **** {
2321:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2322:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2323:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2324:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ways;
ARM GAS  /tmp/ccRHpo20.s 			page 68


2325:Libraries/CMSIS/Include/core_cm7.h **** 
2326:Libraries/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
2327:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2328:Libraries/CMSIS/Include/core_cm7.h **** 
2329:Libraries/CMSIS/Include/core_cm7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
2330:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2331:Libraries/CMSIS/Include/core_cm7.h **** 
2332:Libraries/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2333:Libraries/CMSIS/Include/core_cm7.h **** 
2334:Libraries/CMSIS/Include/core_cm7.h ****                                             /* clean & invalidate D-Cache */
2335:Libraries/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2336:Libraries/CMSIS/Include/core_cm7.h ****     do {
2337:Libraries/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2338:Libraries/CMSIS/Include/core_cm7.h ****       do {
2339:Libraries/CMSIS/Include/core_cm7.h ****         SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
2340:Libraries/CMSIS/Include/core_cm7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
2341:Libraries/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2342:Libraries/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2343:Libraries/CMSIS/Include/core_cm7.h ****         #endif
2344:Libraries/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2345:Libraries/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2346:Libraries/CMSIS/Include/core_cm7.h **** 
2347:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2348:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2349:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2350:Libraries/CMSIS/Include/core_cm7.h **** }
2351:Libraries/CMSIS/Include/core_cm7.h **** 
2352:Libraries/CMSIS/Include/core_cm7.h **** 
2353:Libraries/CMSIS/Include/core_cm7.h **** /**
2354:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Invalidate D-Cache
2355:Libraries/CMSIS/Include/core_cm7.h ****   \details Invalidates D-Cache
2356:Libraries/CMSIS/Include/core_cm7.h ****   */
2357:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_InvalidateDCache (void)
2358:Libraries/CMSIS/Include/core_cm7.h **** {
2359:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2360:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2361:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2362:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2363:Libraries/CMSIS/Include/core_cm7.h **** 
2364:Libraries/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
2365:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2366:Libraries/CMSIS/Include/core_cm7.h **** 
2367:Libraries/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2368:Libraries/CMSIS/Include/core_cm7.h **** 
2369:Libraries/CMSIS/Include/core_cm7.h ****                                             /* invalidate D-Cache */
2370:Libraries/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2371:Libraries/CMSIS/Include/core_cm7.h ****     do {
2372:Libraries/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2373:Libraries/CMSIS/Include/core_cm7.h ****       do {
2374:Libraries/CMSIS/Include/core_cm7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
2375:Libraries/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
2376:Libraries/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2377:Libraries/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2378:Libraries/CMSIS/Include/core_cm7.h ****         #endif
2379:Libraries/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2380:Libraries/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2381:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 69


2382:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2383:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2384:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2385:Libraries/CMSIS/Include/core_cm7.h **** }
2386:Libraries/CMSIS/Include/core_cm7.h **** 
2387:Libraries/CMSIS/Include/core_cm7.h **** 
2388:Libraries/CMSIS/Include/core_cm7.h **** /**
2389:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Clean D-Cache
2390:Libraries/CMSIS/Include/core_cm7.h ****   \details Cleans D-Cache
2391:Libraries/CMSIS/Include/core_cm7.h ****   */
2392:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_CleanDCache (void)
2393:Libraries/CMSIS/Include/core_cm7.h **** {
2394:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2395:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2396:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2397:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2398:Libraries/CMSIS/Include/core_cm7.h **** 
2399:Libraries/CMSIS/Include/core_cm7.h ****      SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
2400:Libraries/CMSIS/Include/core_cm7.h ****    __DSB();
2401:Libraries/CMSIS/Include/core_cm7.h **** 
2402:Libraries/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2403:Libraries/CMSIS/Include/core_cm7.h **** 
2404:Libraries/CMSIS/Include/core_cm7.h ****                                             /* clean D-Cache */
2405:Libraries/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2406:Libraries/CMSIS/Include/core_cm7.h ****     do {
2407:Libraries/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2408:Libraries/CMSIS/Include/core_cm7.h ****       do {
2409:Libraries/CMSIS/Include/core_cm7.h ****         SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
2410:Libraries/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
2411:Libraries/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2412:Libraries/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2413:Libraries/CMSIS/Include/core_cm7.h ****         #endif
2414:Libraries/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2415:Libraries/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2416:Libraries/CMSIS/Include/core_cm7.h **** 
2417:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2418:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2419:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2420:Libraries/CMSIS/Include/core_cm7.h **** }
2421:Libraries/CMSIS/Include/core_cm7.h **** 
2422:Libraries/CMSIS/Include/core_cm7.h **** 
2423:Libraries/CMSIS/Include/core_cm7.h **** /**
2424:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Clean & Invalidate D-Cache
2425:Libraries/CMSIS/Include/core_cm7.h ****   \details Cleans and Invalidates D-Cache
2426:Libraries/CMSIS/Include/core_cm7.h ****   */
2427:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_CleanInvalidateDCache (void)
2428:Libraries/CMSIS/Include/core_cm7.h **** {
2429:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2430:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2431:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2432:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2433:Libraries/CMSIS/Include/core_cm7.h **** 
2434:Libraries/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
2435:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2436:Libraries/CMSIS/Include/core_cm7.h **** 
2437:Libraries/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2438:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 70


2439:Libraries/CMSIS/Include/core_cm7.h ****                                             /* clean & invalidate D-Cache */
2440:Libraries/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2441:Libraries/CMSIS/Include/core_cm7.h ****     do {
2442:Libraries/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2443:Libraries/CMSIS/Include/core_cm7.h ****       do {
2444:Libraries/CMSIS/Include/core_cm7.h ****         SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
2445:Libraries/CMSIS/Include/core_cm7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
2446:Libraries/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2447:Libraries/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2448:Libraries/CMSIS/Include/core_cm7.h ****         #endif
2449:Libraries/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2450:Libraries/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2451:Libraries/CMSIS/Include/core_cm7.h **** 
2452:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2453:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2454:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2455:Libraries/CMSIS/Include/core_cm7.h **** }
2456:Libraries/CMSIS/Include/core_cm7.h **** 
2457:Libraries/CMSIS/Include/core_cm7.h **** 
2458:Libraries/CMSIS/Include/core_cm7.h **** /**
2459:Libraries/CMSIS/Include/core_cm7.h ****   \brief   D-Cache Invalidate by address
2460:Libraries/CMSIS/Include/core_cm7.h ****   \details Invalidates D-Cache for the given address
2461:Libraries/CMSIS/Include/core_cm7.h ****   \param[in]   addr    address (aligned to 32-byte boundary)
2462:Libraries/CMSIS/Include/core_cm7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
2463:Libraries/CMSIS/Include/core_cm7.h **** */
2464:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
2465:Libraries/CMSIS/Include/core_cm7.h **** {
2466:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2467:Libraries/CMSIS/Include/core_cm7.h ****      int32_t op_size = dsize;
2468:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t op_addr = (uint32_t)addr;
2469:Libraries/CMSIS/Include/core_cm7.h ****      int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (
2470:Libraries/CMSIS/Include/core_cm7.h **** 
2471:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2472:Libraries/CMSIS/Include/core_cm7.h **** 
2473:Libraries/CMSIS/Include/core_cm7.h ****     while (op_size > 0) {
2474:Libraries/CMSIS/Include/core_cm7.h ****       SCB->DCIMVAC = op_addr;
2475:Libraries/CMSIS/Include/core_cm7.h ****       op_addr += (uint32_t)linesize;
2476:Libraries/CMSIS/Include/core_cm7.h ****       op_size -=           linesize;
2477:Libraries/CMSIS/Include/core_cm7.h ****     }
2478:Libraries/CMSIS/Include/core_cm7.h **** 
2479:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2480:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2481:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2482:Libraries/CMSIS/Include/core_cm7.h **** }
2483:Libraries/CMSIS/Include/core_cm7.h **** 
2484:Libraries/CMSIS/Include/core_cm7.h **** 
2485:Libraries/CMSIS/Include/core_cm7.h **** /**
2486:Libraries/CMSIS/Include/core_cm7.h ****   \brief   D-Cache Clean by address
2487:Libraries/CMSIS/Include/core_cm7.h ****   \details Cleans D-Cache for the given address
2488:Libraries/CMSIS/Include/core_cm7.h ****   \param[in]   addr    address (aligned to 32-byte boundary)
2489:Libraries/CMSIS/Include/core_cm7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
2490:Libraries/CMSIS/Include/core_cm7.h **** */
2491:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
2492:Libraries/CMSIS/Include/core_cm7.h **** {
2493:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2494:Libraries/CMSIS/Include/core_cm7.h ****      int32_t op_size = dsize;
2495:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t op_addr = (uint32_t) addr;
ARM GAS  /tmp/ccRHpo20.s 			page 71


2496:Libraries/CMSIS/Include/core_cm7.h ****      int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (
2497:Libraries/CMSIS/Include/core_cm7.h **** 
2498:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2499:Libraries/CMSIS/Include/core_cm7.h **** 
2500:Libraries/CMSIS/Include/core_cm7.h ****     while (op_size > 0) {
2501:Libraries/CMSIS/Include/core_cm7.h ****       SCB->DCCMVAC = op_addr;
2502:Libraries/CMSIS/Include/core_cm7.h ****       op_addr += (uint32_t)linesize;
2503:Libraries/CMSIS/Include/core_cm7.h ****       op_size -=           linesize;
2504:Libraries/CMSIS/Include/core_cm7.h ****     }
2505:Libraries/CMSIS/Include/core_cm7.h **** 
2506:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2507:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2508:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2509:Libraries/CMSIS/Include/core_cm7.h **** }
2510:Libraries/CMSIS/Include/core_cm7.h **** 
2511:Libraries/CMSIS/Include/core_cm7.h **** 
2512:Libraries/CMSIS/Include/core_cm7.h **** /**
2513:Libraries/CMSIS/Include/core_cm7.h ****   \brief   D-Cache Clean and Invalidate by address
2514:Libraries/CMSIS/Include/core_cm7.h ****   \details Cleans and invalidates D_Cache for the given address
2515:Libraries/CMSIS/Include/core_cm7.h ****   \param[in]   addr    address (aligned to 32-byte boundary)
2516:Libraries/CMSIS/Include/core_cm7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
2517:Libraries/CMSIS/Include/core_cm7.h **** */
2518:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
2519:Libraries/CMSIS/Include/core_cm7.h **** {
2520:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2521:Libraries/CMSIS/Include/core_cm7.h ****      int32_t op_size = dsize;
2522:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t op_addr = (uint32_t) addr;
2523:Libraries/CMSIS/Include/core_cm7.h ****      int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (
2524:Libraries/CMSIS/Include/core_cm7.h **** 
2525:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2526:Libraries/CMSIS/Include/core_cm7.h **** 
2527:Libraries/CMSIS/Include/core_cm7.h ****     while (op_size > 0) {
2528:Libraries/CMSIS/Include/core_cm7.h ****       SCB->DCCIMVAC = op_addr;
2529:Libraries/CMSIS/Include/core_cm7.h ****       op_addr += (uint32_t)linesize;
2530:Libraries/CMSIS/Include/core_cm7.h ****       op_size -=           linesize;
2531:Libraries/CMSIS/Include/core_cm7.h ****     }
2532:Libraries/CMSIS/Include/core_cm7.h **** 
2533:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2534:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2535:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2536:Libraries/CMSIS/Include/core_cm7.h **** }
2537:Libraries/CMSIS/Include/core_cm7.h **** 
2538:Libraries/CMSIS/Include/core_cm7.h **** 
2539:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_CacheFunctions */
2540:Libraries/CMSIS/Include/core_cm7.h **** 
2541:Libraries/CMSIS/Include/core_cm7.h **** 
2542:Libraries/CMSIS/Include/core_cm7.h **** 
2543:Libraries/CMSIS/Include/core_cm7.h **** /* ##################################    SysTick function  ########################################
2544:Libraries/CMSIS/Include/core_cm7.h **** /**
2545:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2546:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2547:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Functions that configure the System.
2548:Libraries/CMSIS/Include/core_cm7.h ****   @{
2549:Libraries/CMSIS/Include/core_cm7.h ****  */
2550:Libraries/CMSIS/Include/core_cm7.h **** 
2551:Libraries/CMSIS/Include/core_cm7.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2552:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccRHpo20.s 			page 72


2553:Libraries/CMSIS/Include/core_cm7.h **** /**
2554:Libraries/CMSIS/Include/core_cm7.h ****   \brief   System Tick Configuration
2555:Libraries/CMSIS/Include/core_cm7.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2556:Libraries/CMSIS/Include/core_cm7.h ****            Counter is in free running mode to generate periodic interrupts.
2557:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2558:Libraries/CMSIS/Include/core_cm7.h ****   \return          0  Function succeeded.
2559:Libraries/CMSIS/Include/core_cm7.h ****   \return          1  Function failed.
2560:Libraries/CMSIS/Include/core_cm7.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2561:Libraries/CMSIS/Include/core_cm7.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2562:Libraries/CMSIS/Include/core_cm7.h ****            must contain a vendor-specific implementation of this function.
2563:Libraries/CMSIS/Include/core_cm7.h ****  */
2564:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
2565:Libraries/CMSIS/Include/core_cm7.h **** {
2566:Libraries/CMSIS/Include/core_cm7.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 385              		.loc 2 2566 0
 386 0000 0138     		subs	r0, r0, #1
 387              	.LVL30:
 388 0002 B0F1807F 		cmp	r0, #16777216
 389 0006 0AD2     		bcs	.L26
2567:Libraries/CMSIS/Include/core_cm7.h ****   {
2568:Libraries/CMSIS/Include/core_cm7.h ****     return (1UL);                                                   /* Reload value impossible */
2569:Libraries/CMSIS/Include/core_cm7.h ****   }
2570:Libraries/CMSIS/Include/core_cm7.h **** 
2571:Libraries/CMSIS/Include/core_cm7.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 390              		.loc 2 2571 0
 391 0008 064B     		ldr	r3, .L27
 392 000a 5860     		str	r0, [r3, #4]
 393              	.LVL31:
 394              	.LBB86:
 395              	.LBB87:
2032:Libraries/CMSIS/Include/core_cm7.h ****   }
 396              		.loc 2 2032 0
 397 000c F021     		movs	r1, #240
 398 000e 064A     		ldr	r2, .L27+4
 399 0010 82F82310 		strb	r1, [r2, #35]
 400              	.LVL32:
 401              	.LBE87:
 402              	.LBE86:
2572:Libraries/CMSIS/Include/core_cm7.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
2573:Libraries/CMSIS/Include/core_cm7.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 403              		.loc 2 2573 0
 404 0014 0020     		movs	r0, #0
 405              	.LVL33:
 406 0016 9860     		str	r0, [r3, #8]
2574:Libraries/CMSIS/Include/core_cm7.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 407              		.loc 2 2574 0
 408 0018 0722     		movs	r2, #7
 409 001a 1A60     		str	r2, [r3]
 410 001c 7047     		bx	lr
 411              	.L26:
2568:Libraries/CMSIS/Include/core_cm7.h ****   }
 412              		.loc 2 2568 0
 413 001e 0120     		movs	r0, #1
 414              	.LVL34:
 415              	.LBE85:
 416              	.LBE84:
 231:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****    return SysTick_Config(TicksNumb);
ARM GAS  /tmp/ccRHpo20.s 			page 73


 232:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 417              		.loc 1 232 0
 418 0020 7047     		bx	lr
 419              	.L28:
 420 0022 00BF     		.align	2
 421              	.L27:
 422 0024 10E000E0 		.word	-536813552
 423 0028 00ED00E0 		.word	-536810240
 424              		.cfi_endproc
 425              	.LFE146:
 427              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 428              		.align	1
 429              		.global	HAL_MPU_Disable
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 433              		.fpu fpv5-d16
 435              	HAL_MPU_Disable:
 436              	.LFB147:
 233:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 234:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @}
 235:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 236:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 237:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group2 Peripheral Control functions
 238:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****  *  @brief   Cortex control functions
 239:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****  *
 240:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** @verbatim
 241:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   ==============================================================================
 242:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 243:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   ==============================================================================
 244:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     [..]
 245:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 246:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities.
 247:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 248:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 249:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** @endverbatim
 250:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @{
 251:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 252:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** #if (__MPU_PRESENT == 1)
 253:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 254:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief  Disables the MPU
 255:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval None
 256:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 257:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 258:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
 437              		.loc 1 258 0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		@ link register save eliminated.
 442              	.LBB88:
 443              	.LBB89:
 880:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 881:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 882:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 883:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 884:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
ARM GAS  /tmp/ccRHpo20.s 			page 74


 885:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Libraries/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 888:Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 890:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 444              		.loc 3 890 0
 445              		.syntax unified
 446              	@ 890 "Libraries/CMSIS/Include/cmsis_gcc.h" 1
 447 0000 BFF35F8F 		dmb 0xF
 448              	@ 0 "" 2
 449              		.thumb
 450              		.syntax unified
 451              	.LBE89:
 452              	.LBE88:
 259:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Make sure outstanding transfers are done */
 260:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   __DMB();
 261:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 262:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Disable fault exceptions */
 263:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 453              		.loc 1 263 0
 454 0004 044A     		ldr	r2, .L30
 455 0006 536A     		ldr	r3, [r2, #36]
 456 0008 23F48033 		bic	r3, r3, #65536
 457 000c 5362     		str	r3, [r2, #36]
 264:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 265:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Disable the MPU and clear the control register*/
 266:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   MPU->CTRL = 0;
 458              		.loc 1 266 0
 459 000e 0022     		movs	r2, #0
 460 0010 024B     		ldr	r3, .L30+4
 461 0012 5A60     		str	r2, [r3, #4]
 462 0014 7047     		bx	lr
 463              	.L31:
 464 0016 00BF     		.align	2
 465              	.L30:
 466 0018 00ED00E0 		.word	-536810240
 467 001c 90ED00E0 		.word	-536810096
 468              		.cfi_endproc
 469              	.LFE147:
 471              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 472              		.align	1
 473              		.global	HAL_MPU_Enable
 474              		.syntax unified
 475              		.thumb
 476              		.thumb_func
 477              		.fpu fpv5-d16
 479              	HAL_MPU_Enable:
 480              	.LFB148:
 267:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 268:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 269:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 270:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief  Enables the MPU
 271:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @param  MPU_Control Specifies the control mode of the MPU during hard fault,
 272:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         NMI, FAULTMASK and privileged access to the default memory
 273:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 274:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
ARM GAS  /tmp/ccRHpo20.s 			page 75


 275:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 276:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 277:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 278:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval None
 279:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 280:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 281:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
 481              		.loc 1 281 0
 482              		.cfi_startproc
 483              		@ args = 0, pretend = 0, frame = 0
 484              		@ frame_needed = 0, uses_anonymous_args = 0
 485              		@ link register save eliminated.
 486              	.LVL35:
 282:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Enable the MPU */
 283:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 487              		.loc 1 283 0
 488 0000 40F00100 		orr	r0, r0, #1
 489              	.LVL36:
 490 0004 054B     		ldr	r3, .L33
 491 0006 5860     		str	r0, [r3, #4]
 284:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 285:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Enable fault exceptions */
 286:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 492              		.loc 1 286 0
 493 0008 054A     		ldr	r2, .L33+4
 494 000a 536A     		ldr	r3, [r2, #36]
 495 000c 43F48033 		orr	r3, r3, #65536
 496 0010 5362     		str	r3, [r2, #36]
 497              	.LBB90:
 498              	.LBB91:
 879:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 499              		.loc 3 879 0
 500              		.syntax unified
 501              	@ 879 "Libraries/CMSIS/Include/cmsis_gcc.h" 1
 502 0012 BFF34F8F 		dsb 0xF
 503              	@ 0 "" 2
 504              		.thumb
 505              		.syntax unified
 506              	.LBE91:
 507              	.LBE90:
 508              	.LBB92:
 509              	.LBB93:
 868:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 510              		.loc 3 868 0
 511              		.syntax unified
 512              	@ 868 "Libraries/CMSIS/Include/cmsis_gcc.h" 1
 513 0016 BFF36F8F 		isb 0xF
 514              	@ 0 "" 2
 515              		.thumb
 516              		.syntax unified
 517 001a 7047     		bx	lr
 518              	.L34:
 519              		.align	2
 520              	.L33:
 521 001c 90ED00E0 		.word	-536810096
 522 0020 00ED00E0 		.word	-536810240
 523              	.LBE93:
ARM GAS  /tmp/ccRHpo20.s 			page 76


 524              	.LBE92:
 525              		.cfi_endproc
 526              	.LFE148:
 528              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 529              		.align	1
 530              		.global	HAL_MPU_ConfigRegion
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 534              		.fpu fpv5-d16
 536              	HAL_MPU_ConfigRegion:
 537              	.LFB149:
 287:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 288:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 289:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   __DSB();
 290:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   __ISB();
 291:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 292:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 293:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief  Initializes and configures the Region and the memory to be protected.
 294:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
 295:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *                  the initialization and configuration information.
 296:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval None
 297:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 298:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
 299:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
 538              		.loc 1 299 0
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 0
 541              		@ frame_needed = 0, uses_anonymous_args = 0
 542              		@ link register save eliminated.
 543              	.LVL37:
 300:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Check the parameters */
 301:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 302:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 303:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 304:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Set the Region number */
 305:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   MPU->RNR = MPU_Init->Number;
 544              		.loc 1 305 0
 545 0000 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
 546 0002 134B     		ldr	r3, .L39
 547 0004 9A60     		str	r2, [r3, #8]
 306:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 307:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   if ((MPU_Init->Enable) != 0UL)
 548              		.loc 1 307 0
 549 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 550 0008 23B9     		cbnz	r3, .L38
 308:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   {
 309:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     /* Check the parameters */
 310:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 311:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 312:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 313:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 314:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 315:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 316:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 317:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 318:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
ARM GAS  /tmp/ccRHpo20.s 			page 77


 319:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     MPU->RBAR = MPU_Init->BaseAddress;
 320:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 321:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 322:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 323:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 324:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 325:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 326:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 327:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 328:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 329:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   }
 330:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   else
 331:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   {
 332:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     MPU->RBAR = 0x00;
 551              		.loc 1 332 0
 552 000a 114B     		ldr	r3, .L39
 553 000c 0022     		movs	r2, #0
 554 000e DA60     		str	r2, [r3, #12]
 333:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     MPU->RASR = 0x00;
 555              		.loc 1 333 0
 556 0010 1A61     		str	r2, [r3, #16]
 557 0012 7047     		bx	lr
 558              	.L38:
 319:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 559              		.loc 1 319 0
 560 0014 4368     		ldr	r3, [r0, #4]
 561 0016 0E4A     		ldr	r2, .L39
 562 0018 D360     		str	r3, [r2, #12]
 320:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 563              		.loc 1 320 0
 564 001a 017B     		ldrb	r1, [r0, #12]	@ zero_extendqisi2
 321:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 565              		.loc 1 321 0
 566 001c C37A     		ldrb	r3, [r0, #11]	@ zero_extendqisi2
 567 001e 1B06     		lsls	r3, r3, #24
 320:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 568              		.loc 1 320 0
 569 0020 43EA0173 		orr	r3, r3, r1, lsl #28
 322:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 570              		.loc 1 322 0
 571 0024 817A     		ldrb	r1, [r0, #10]	@ zero_extendqisi2
 321:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 572              		.loc 1 321 0
 573 0026 43EAC143 		orr	r3, r3, r1, lsl #19
 323:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 574              		.loc 1 323 0
 575 002a 417B     		ldrb	r1, [r0, #13]	@ zero_extendqisi2
 322:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 576              		.loc 1 322 0
 577 002c 43EA8143 		orr	r3, r3, r1, lsl #18
 324:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 578              		.loc 1 324 0
 579 0030 817B     		ldrb	r1, [r0, #14]	@ zero_extendqisi2
 323:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 580              		.loc 1 323 0
 581 0032 43EA4143 		orr	r3, r3, r1, lsl #17
 325:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
ARM GAS  /tmp/ccRHpo20.s 			page 78


 582              		.loc 1 325 0
 583 0036 C17B     		ldrb	r1, [r0, #15]	@ zero_extendqisi2
 324:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 584              		.loc 1 324 0
 585 0038 43EA0143 		orr	r3, r3, r1, lsl #16
 326:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 586              		.loc 1 326 0
 587 003c 417A     		ldrb	r1, [r0, #9]	@ zero_extendqisi2
 325:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 588              		.loc 1 325 0
 589 003e 43EA0123 		orr	r3, r3, r1, lsl #8
 327:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 590              		.loc 1 327 0
 591 0042 017A     		ldrb	r1, [r0, #8]	@ zero_extendqisi2
 326:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 592              		.loc 1 326 0
 593 0044 43EA4103 		orr	r3, r3, r1, lsl #1
 328:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   }
 594              		.loc 1 328 0
 595 0048 0178     		ldrb	r1, [r0]	@ zero_extendqisi2
 327:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 596              		.loc 1 327 0
 597 004a 0B43     		orrs	r3, r3, r1
 320:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 598              		.loc 1 320 0
 599 004c 1361     		str	r3, [r2, #16]
 600 004e 7047     		bx	lr
 601              	.L40:
 602              		.align	2
 603              	.L39:
 604 0050 90ED00E0 		.word	-536810096
 605              		.cfi_endproc
 606              	.LFE149:
 608              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 609              		.align	1
 610              		.global	HAL_NVIC_GetPriorityGrouping
 611              		.syntax unified
 612              		.thumb
 613              		.thumb_func
 614              		.fpu fpv5-d16
 616              	HAL_NVIC_GetPriorityGrouping:
 617              	.LFB150:
 334:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   }
 335:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 336:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** #endif /* __MPU_PRESENT */
 337:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 338:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 339:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
 340:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 341:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 342:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 343:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
 618              		.loc 1 343 0
 619              		.cfi_startproc
 620              		@ args = 0, pretend = 0, frame = 0
 621              		@ frame_needed = 0, uses_anonymous_args = 0
 622              		@ link register save eliminated.
ARM GAS  /tmp/ccRHpo20.s 			page 79


 623              	.LBB94:
 624              	.LBB95:
1886:Libraries/CMSIS/Include/core_cm7.h **** }
 625              		.loc 2 1886 0
 626 0000 024B     		ldr	r3, .L42
 627 0002 D868     		ldr	r0, [r3, #12]
 628              	.LBE95:
 629              	.LBE94:
 344:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 345:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 346:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 630              		.loc 1 346 0
 631 0004 C0F30220 		ubfx	r0, r0, #8, #3
 632 0008 7047     		bx	lr
 633              	.L43:
 634 000a 00BF     		.align	2
 635              	.L42:
 636 000c 00ED00E0 		.word	-536810240
 637              		.cfi_endproc
 638              	.LFE150:
 640              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 641              		.align	1
 642              		.global	HAL_NVIC_GetPriority
 643              		.syntax unified
 644              		.thumb
 645              		.thumb_func
 646              		.fpu fpv5-d16
 648              	HAL_NVIC_GetPriority:
 649              	.LFB151:
 347:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 348:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 349:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief  Gets the priority of an interrupt.
 350:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 351:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 352:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 353:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @param   PriorityGroup the priority grouping bits length.
 354:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 355:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 356:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *                                      4 bits for subpriority
 357:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 358:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *                                      3 bits for subpriority
 359:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 360:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *                                      2 bits for subpriority
 361:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 362:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *                                      1 bits for subpriority
 363:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 364:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *                                      0 bits for subpriority
 365:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
 366:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
 367:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval None
 368:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 369:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 370:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
 650              		.loc 1 370 0
 651              		.cfi_startproc
 652              		@ args = 0, pretend = 0, frame = 0
 653              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccRHpo20.s 			page 80


 654              		@ link register save eliminated.
 655              	.LVL38:
 656 0000 70B4     		push	{r4, r5, r6}
 657              	.LCFI3:
 658              		.cfi_def_cfa_offset 12
 659              		.cfi_offset 4, -12
 660              		.cfi_offset 5, -8
 661              		.cfi_offset 6, -4
 662              	.LVL39:
 663              	.LBB96:
 664              	.LBB97:
2049:Libraries/CMSIS/Include/core_cm7.h ****   {
 665              		.loc 2 2049 0
 666 0002 0028     		cmp	r0, #0
 667              	.LVL40:
 668 0004 1BDB     		blt	.L45
2051:Libraries/CMSIS/Include/core_cm7.h ****   }
 669              		.loc 2 2051 0
 670 0006 124C     		ldr	r4, .L50
 671 0008 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 672 000a 0509     		lsrs	r5, r0, #4
 673              	.L46:
 674              	.LVL41:
 675              	.LBE97:
 676              	.LBE96:
 677              	.LBB99:
 678              	.LBB100:
2100:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
 679              		.loc 2 2100 0
 680 000c 01F00701 		and	r1, r1, #7
 681              	.LVL42:
2104:Libraries/CMSIS/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 682              		.loc 2 2104 0
 683 0010 C1F10704 		rsb	r4, r1, #7
 684 0014 042C     		cmp	r4, #4
 685 0016 28BF     		it	cs
 686 0018 0424     		movcs	r4, #4
 687              	.LVL43:
2105:Libraries/CMSIS/Include/core_cm7.h **** 
 688              		.loc 2 2105 0
 689 001a 081D     		adds	r0, r1, #4
 690 001c 0628     		cmp	r0, #6
 691 001e 14D9     		bls	.L48
 692 0020 0339     		subs	r1, r1, #3
 693              	.LVL44:
 694              	.L47:
2107:Libraries/CMSIS/Include/core_cm7.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 695              		.loc 2 2107 0
 696 0022 25FA01F6 		lsr	r6, r5, r1
 697 0026 0120     		movs	r0, #1
 698              	.LVL45:
 699 0028 00FA04F4 		lsl	r4, r0, r4
 700              	.LVL46:
 701 002c 013C     		subs	r4, r4, #1
 702 002e 3440     		ands	r4, r4, r6
 703 0030 1460     		str	r4, [r2]
2108:Libraries/CMSIS/Include/core_cm7.h **** }
ARM GAS  /tmp/ccRHpo20.s 			page 81


 704              		.loc 2 2108 0
 705 0032 8840     		lsls	r0, r0, r1
 706 0034 0138     		subs	r0, r0, #1
 707 0036 2840     		ands	r0, r0, r5
 708 0038 1860     		str	r0, [r3]
 709              	.LVL47:
 710              	.LBE100:
 711              	.LBE99:
 371:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Check the parameters */
 372:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 373:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 374:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 375:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 712              		.loc 1 375 0
 713 003a 70BC     		pop	{r4, r5, r6}
 714              	.LCFI4:
 715              		.cfi_remember_state
 716              		.cfi_restore 6
 717              		.cfi_restore 5
 718              		.cfi_restore 4
 719              		.cfi_def_cfa_offset 0
 720 003c 7047     		bx	lr
 721              	.LVL48:
 722              	.L45:
 723              	.LCFI5:
 724              		.cfi_restore_state
 725              	.LBB102:
 726              	.LBB98:
2055:Libraries/CMSIS/Include/core_cm7.h ****   }
 727              		.loc 2 2055 0
 728 003e 00F00F00 		and	r0, r0, #15
 729 0042 044C     		ldr	r4, .L50+4
 730 0044 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 731 0046 0509     		lsrs	r5, r0, #4
 732 0048 E0E7     		b	.L46
 733              	.LVL49:
 734              	.L48:
 735              	.LBE98:
 736              	.LBE102:
 737              	.LBB103:
 738              	.LBB101:
2105:Libraries/CMSIS/Include/core_cm7.h **** 
 739              		.loc 2 2105 0
 740 004a 0021     		movs	r1, #0
 741              	.LVL50:
 742 004c E9E7     		b	.L47
 743              	.L51:
 744 004e 00BF     		.align	2
 745              	.L50:
 746 0050 00E400E0 		.word	-536812544
 747 0054 14ED00E0 		.word	-536810220
 748              	.LBE101:
 749              	.LBE103:
 750              		.cfi_endproc
 751              	.LFE151:
 753              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 754              		.align	1
ARM GAS  /tmp/ccRHpo20.s 			page 82


 755              		.global	HAL_NVIC_SetPendingIRQ
 756              		.syntax unified
 757              		.thumb
 758              		.thumb_func
 759              		.fpu fpv5-d16
 761              	HAL_NVIC_SetPendingIRQ:
 762              	.LFB152:
 376:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 377:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 378:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief  Sets Pending bit of an external interrupt.
 379:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 380:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 381:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 382:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval None
 383:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 384:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 385:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
 763              		.loc 1 385 0
 764              		.cfi_startproc
 765              		@ args = 0, pretend = 0, frame = 0
 766              		@ frame_needed = 0, uses_anonymous_args = 0
 767              		@ link register save eliminated.
 768              	.LVL51:
 769              	.LBB104:
 770              	.LBB105:
1972:Libraries/CMSIS/Include/core_cm7.h ****   {
 771              		.loc 2 1972 0
 772 0000 0028     		cmp	r0, #0
 773              	.LVL52:
 774 0002 09DB     		blt	.L52
1974:Libraries/CMSIS/Include/core_cm7.h ****   }
 775              		.loc 2 1974 0
 776 0004 4309     		lsrs	r3, r0, #5
 777 0006 00F01F00 		and	r0, r0, #31
 778 000a 0122     		movs	r2, #1
 779 000c 02FA00F0 		lsl	r0, r2, r0
 780 0010 4033     		adds	r3, r3, #64
 781 0012 024A     		ldr	r2, .L54
 782 0014 42F82300 		str	r0, [r2, r3, lsl #2]
 783              	.LVL53:
 784              	.L52:
 785 0018 7047     		bx	lr
 786              	.L55:
 787 001a 00BF     		.align	2
 788              	.L54:
 789 001c 00E100E0 		.word	-536813312
 790              	.LBE105:
 791              	.LBE104:
 792              		.cfi_endproc
 793              	.LFE152:
 795              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 796              		.align	1
 797              		.global	HAL_NVIC_GetPendingIRQ
 798              		.syntax unified
 799              		.thumb
 800              		.thumb_func
 801              		.fpu fpv5-d16
ARM GAS  /tmp/ccRHpo20.s 			page 83


 803              	HAL_NVIC_GetPendingIRQ:
 804              	.LFB153:
 386:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Check the parameters */
 387:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 388:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 389:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Set interrupt pending */
 390:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 391:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 392:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 393:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 394:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief  Gets Pending Interrupt (reads the pending register in the NVIC
 395:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         and returns the pending bit for the specified interrupt).
 396:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 397:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *          This parameter can be an enumerator of IRQn_Type enumeration
 398:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 399:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval status  - 0  Interrupt status is not pending.
 400:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 401:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 402:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 403:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
 805              		.loc 1 403 0
 806              		.cfi_startproc
 807              		@ args = 0, pretend = 0, frame = 0
 808              		@ frame_needed = 0, uses_anonymous_args = 0
 809              		@ link register save eliminated.
 810              	.LVL54:
 811              	.LBB106:
 812              	.LBB107:
1953:Libraries/CMSIS/Include/core_cm7.h ****   {
 813              		.loc 2 1953 0
 814 0000 031E     		subs	r3, r0, #0
 815 0002 0ADB     		blt	.L58
1955:Libraries/CMSIS/Include/core_cm7.h ****   }
 816              		.loc 2 1955 0
 817 0004 5A09     		lsrs	r2, r3, #5
 818 0006 4032     		adds	r2, r2, #64
 819 0008 0549     		ldr	r1, .L59
 820 000a 51F82200 		ldr	r0, [r1, r2, lsl #2]
 821              	.LVL55:
 822 000e 03F01F03 		and	r3, r3, #31
 823 0012 D840     		lsrs	r0, r0, r3
 824 0014 00F00100 		and	r0, r0, #1
 825 0018 7047     		bx	lr
 826              	.LVL56:
 827              	.L58:
1959:Libraries/CMSIS/Include/core_cm7.h ****   }
 828              		.loc 2 1959 0
 829 001a 0020     		movs	r0, #0
 830              	.LVL57:
 831              	.LBE107:
 832              	.LBE106:
 404:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Check the parameters */
 405:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 406:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 407:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 408:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 409:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
ARM GAS  /tmp/ccRHpo20.s 			page 84


 833              		.loc 1 409 0
 834 001c 7047     		bx	lr
 835              	.L60:
 836 001e 00BF     		.align	2
 837              	.L59:
 838 0020 00E100E0 		.word	-536813312
 839              		.cfi_endproc
 840              	.LFE153:
 842              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 843              		.align	1
 844              		.global	HAL_NVIC_ClearPendingIRQ
 845              		.syntax unified
 846              		.thumb
 847              		.thumb_func
 848              		.fpu fpv5-d16
 850              	HAL_NVIC_ClearPendingIRQ:
 851              	.LFB154:
 410:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 411:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 412:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief  Clears the pending bit of an external interrupt.
 413:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 414:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 415:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 416:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval None
 417:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 418:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 419:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
 852              		.loc 1 419 0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 0
 855              		@ frame_needed = 0, uses_anonymous_args = 0
 856              		@ link register save eliminated.
 857              	.LVL58:
 858              	.LBB108:
 859              	.LBB109:
1987:Libraries/CMSIS/Include/core_cm7.h ****   {
 860              		.loc 2 1987 0
 861 0000 0028     		cmp	r0, #0
 862              	.LVL59:
 863 0002 09DB     		blt	.L61
1989:Libraries/CMSIS/Include/core_cm7.h ****   }
 864              		.loc 2 1989 0
 865 0004 4309     		lsrs	r3, r0, #5
 866 0006 00F01F00 		and	r0, r0, #31
 867 000a 0122     		movs	r2, #1
 868 000c 02FA00F0 		lsl	r0, r2, r0
 869 0010 6033     		adds	r3, r3, #96
 870 0012 024A     		ldr	r2, .L63
 871 0014 42F82300 		str	r0, [r2, r3, lsl #2]
 872              	.LVL60:
 873              	.L61:
 874 0018 7047     		bx	lr
 875              	.L64:
 876 001a 00BF     		.align	2
 877              	.L63:
 878 001c 00E100E0 		.word	-536813312
 879              	.LBE109:
ARM GAS  /tmp/ccRHpo20.s 			page 85


 880              	.LBE108:
 881              		.cfi_endproc
 882              	.LFE154:
 884              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 885              		.align	1
 886              		.global	HAL_NVIC_GetActive
 887              		.syntax unified
 888              		.thumb
 889              		.thumb_func
 890              		.fpu fpv5-d16
 892              	HAL_NVIC_GetActive:
 893              	.LFB155:
 420:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Check the parameters */
 421:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 422:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 423:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Clear pending interrupt */
 424:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 425:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 426:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 427:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 428:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief Gets active interrupt ( reads the active register in NVIC and returns the active bit).
 429:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @param IRQn External interrupt number
 430:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 431:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 432:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval status  - 0  Interrupt status is not pending.
 433:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 434:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 435:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 436:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
 894              		.loc 1 436 0
 895              		.cfi_startproc
 896              		@ args = 0, pretend = 0, frame = 0
 897              		@ frame_needed = 0, uses_anonymous_args = 0
 898              		@ link register save eliminated.
 899              	.LVL61:
 900              	.LBB110:
 901              	.LBB111:
2004:Libraries/CMSIS/Include/core_cm7.h ****   {
 902              		.loc 2 2004 0
 903 0000 031E     		subs	r3, r0, #0
 904 0002 0ADB     		blt	.L67
2006:Libraries/CMSIS/Include/core_cm7.h ****   }
 905              		.loc 2 2006 0
 906 0004 5A09     		lsrs	r2, r3, #5
 907 0006 8032     		adds	r2, r2, #128
 908 0008 0549     		ldr	r1, .L68
 909 000a 51F82200 		ldr	r0, [r1, r2, lsl #2]
 910              	.LVL62:
 911 000e 03F01F03 		and	r3, r3, #31
 912 0012 D840     		lsrs	r0, r0, r3
 913 0014 00F00100 		and	r0, r0, #1
 914 0018 7047     		bx	lr
 915              	.LVL63:
 916              	.L67:
2010:Libraries/CMSIS/Include/core_cm7.h ****   }
 917              		.loc 2 2010 0
 918 001a 0020     		movs	r0, #0
ARM GAS  /tmp/ccRHpo20.s 			page 86


 919              	.LVL64:
 920              	.LBE111:
 921              	.LBE110:
 437:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Check the parameters */
 438:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 439:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 440:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 441:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 442:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 922              		.loc 1 442 0
 923 001c 7047     		bx	lr
 924              	.L69:
 925 001e 00BF     		.align	2
 926              	.L68:
 927 0020 00E100E0 		.word	-536813312
 928              		.cfi_endproc
 929              	.LFE155:
 931              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 932              		.align	1
 933              		.global	HAL_SYSTICK_CLKSourceConfig
 934              		.syntax unified
 935              		.thumb
 936              		.thumb_func
 937              		.fpu fpv5-d16
 939              	HAL_SYSTICK_CLKSourceConfig:
 940              	.LFB156:
 443:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 444:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 445:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief  Configures the SysTick clock source.
 446:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @param  CLKSource specifies the SysTick clock source.
 447:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 448:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 449:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 450:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval None
 451:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 452:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 453:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
 941              		.loc 1 453 0
 942              		.cfi_startproc
 943              		@ args = 0, pretend = 0, frame = 0
 944              		@ frame_needed = 0, uses_anonymous_args = 0
 945              		@ link register save eliminated.
 946              	.LVL65:
 454:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* Check the parameters */
 455:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 456:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 947              		.loc 1 456 0
 948 0000 0428     		cmp	r0, #4
 949 0002 05D0     		beq	.L73
 457:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   {
 458:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 459:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   }
 460:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   else
 461:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   {
 462:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 950              		.loc 1 462 0
 951 0004 054A     		ldr	r2, .L74
ARM GAS  /tmp/ccRHpo20.s 			page 87


 952 0006 1368     		ldr	r3, [r2]
 953 0008 23F00403 		bic	r3, r3, #4
 954 000c 1360     		str	r3, [r2]
 955 000e 7047     		bx	lr
 956              	.L73:
 458:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   }
 957              		.loc 1 458 0
 958 0010 024A     		ldr	r2, .L74
 959 0012 1368     		ldr	r3, [r2]
 960 0014 43F00403 		orr	r3, r3, #4
 961 0018 1360     		str	r3, [r2]
 962 001a 7047     		bx	lr
 963              	.L75:
 964              		.align	2
 965              	.L74:
 966 001c 10E000E0 		.word	-536813552
 967              		.cfi_endproc
 968              	.LFE156:
 970              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 971              		.align	1
 972              		.weak	HAL_SYSTICK_Callback
 973              		.syntax unified
 974              		.thumb
 975              		.thumb_func
 976              		.fpu fpv5-d16
 978              	HAL_SYSTICK_Callback:
 979              	.LFB158:
 463:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   }
 464:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 465:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 466:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 467:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief  This function handles SYSTICK interrupt request.
 468:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval None
 469:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 470:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 471:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
 472:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 473:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 474:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 475:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 476:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 477:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval None
 478:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 479:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 480:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
 980              		.loc 1 480 0
 981              		.cfi_startproc
 982              		@ args = 0, pretend = 0, frame = 0
 983              		@ frame_needed = 0, uses_anonymous_args = 0
 984              		@ link register save eliminated.
 985 0000 7047     		bx	lr
 986              		.cfi_endproc
 987              	.LFE158:
 989              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 990              		.align	1
 991              		.global	HAL_SYSTICK_IRQHandler
 992              		.syntax unified
ARM GAS  /tmp/ccRHpo20.s 			page 88


 993              		.thumb
 994              		.thumb_func
 995              		.fpu fpv5-d16
 997              	HAL_SYSTICK_IRQHandler:
 998              	.LFB157:
 471:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 999              		.loc 1 471 0
 1000              		.cfi_startproc
 1001              		@ args = 0, pretend = 0, frame = 0
 1002              		@ frame_needed = 0, uses_anonymous_args = 0
 471:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 1003              		.loc 1 471 0
 1004 0000 08B5     		push	{r3, lr}
 1005              	.LCFI6:
 1006              		.cfi_def_cfa_offset 8
 1007              		.cfi_offset 3, -8
 1008              		.cfi_offset 14, -4
 472:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 1009              		.loc 1 472 0
 1010 0002 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 1011              	.LVL66:
 1012 0006 08BD     		pop	{r3, pc}
 1013              		.cfi_endproc
 1014              	.LFE157:
 1016              		.section	.text.HAL_GetCurrentCPUID,"ax",%progbits
 1017              		.align	1
 1018              		.global	HAL_GetCurrentCPUID
 1019              		.syntax unified
 1020              		.thumb
 1021              		.thumb_func
 1022              		.fpu fpv5-d16
 1024              	HAL_GetCurrentCPUID:
 1025              	.LFB159:
 481:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 482:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 483:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****    */
 484:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 485:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 486:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** #if defined(DUAL_CORE)
 487:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 488:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 489:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @brief  Returns the current CPU ID.
 490:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   * @retval CPU identifier
 491:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   */
 492:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** uint32_t HAL_GetCurrentCPUID(void)
 493:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
 494:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 495:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   {
 496:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     return  CM7_CPUID;
 497:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   }
 498:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   else
 499:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   {
 500:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****     return CM4_CPUID;
 501:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   }
 502:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 503:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 504:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** #else
ARM GAS  /tmp/ccRHpo20.s 			page 89


 505:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** 
 506:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** /**
 507:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** * @brief  Returns the current CPU ID.
 508:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** * @retval CPU identifier
 509:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** */
 510:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** uint32_t HAL_GetCurrentCPUID(void)
 511:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** {
 1026              		.loc 1 511 0
 1027              		.cfi_startproc
 1028              		@ args = 0, pretend = 0, frame = 0
 1029              		@ frame_needed = 0, uses_anonymous_args = 0
 1030              		@ link register save eliminated.
 512:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c ****   return  CM7_CPUID;
 513:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c **** }
 1031              		.loc 1 513 0
 1032 0000 0320     		movs	r0, #3
 1033 0002 7047     		bx	lr
 1034              		.cfi_endproc
 1035              	.LFE159:
 1037              		.text
 1038              	.Letext0:
 1039              		.file 4 "Libraries/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 1040              		.file 5 "/usr/include/newlib/machine/_default_types.h"
 1041              		.file 6 "/usr/include/newlib/sys/_stdint.h"
 1042              		.file 7 "Libraries/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 1043              		.file 8 "/usr/include/newlib/sys/lock.h"
 1044              		.file 9 "/usr/include/newlib/sys/_types.h"
 1045              		.file 10 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 1046              		.file 11 "/usr/include/newlib/sys/reent.h"
 1047              		.file 12 "/usr/include/newlib/math.h"
 1048              		.file 13 "Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1049              		.file 14 "Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 1050              		.file 15 "Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 1051              		.file 16 "Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
ARM GAS  /tmp/ccRHpo20.s 			page 90


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_hal_cortex.c
     /tmp/ccRHpo20.s:17     .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 $t
     /tmp/ccRHpo20.s:24     .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 HAL_NVIC_SetPriorityGrouping
     /tmp/ccRHpo20.s:64     .text.HAL_NVIC_SetPriorityGrouping:000000000000001c $d
     /tmp/ccRHpo20.s:72     .text.HAL_NVIC_SetPriority:0000000000000000 $t
     /tmp/ccRHpo20.s:79     .text.HAL_NVIC_SetPriority:0000000000000000 HAL_NVIC_SetPriority
     /tmp/ccRHpo20.s:188    .text.HAL_NVIC_SetPriority:0000000000000054 $d
     /tmp/ccRHpo20.s:195    .text.HAL_NVIC_EnableIRQ:0000000000000000 $t
     /tmp/ccRHpo20.s:202    .text.HAL_NVIC_EnableIRQ:0000000000000000 HAL_NVIC_EnableIRQ
     /tmp/ccRHpo20.s:229    .text.HAL_NVIC_EnableIRQ:0000000000000018 $d
     /tmp/ccRHpo20.s:236    .text.HAL_NVIC_DisableIRQ:0000000000000000 $t
     /tmp/ccRHpo20.s:243    .text.HAL_NVIC_DisableIRQ:0000000000000000 HAL_NVIC_DisableIRQ
     /tmp/ccRHpo20.s:292    .text.HAL_NVIC_DisableIRQ:0000000000000024 $d
     /tmp/ccRHpo20.s:301    .text.HAL_NVIC_SystemReset:0000000000000000 $t
     /tmp/ccRHpo20.s:308    .text.HAL_NVIC_SystemReset:0000000000000000 HAL_NVIC_SystemReset
     /tmp/ccRHpo20.s:360    .text.HAL_NVIC_SystemReset:000000000000001c $d
     /tmp/ccRHpo20.s:368    .text.HAL_SYSTICK_Config:0000000000000000 $t
     /tmp/ccRHpo20.s:375    .text.HAL_SYSTICK_Config:0000000000000000 HAL_SYSTICK_Config
     /tmp/ccRHpo20.s:422    .text.HAL_SYSTICK_Config:0000000000000024 $d
     /tmp/ccRHpo20.s:428    .text.HAL_MPU_Disable:0000000000000000 $t
     /tmp/ccRHpo20.s:435    .text.HAL_MPU_Disable:0000000000000000 HAL_MPU_Disable
     /tmp/ccRHpo20.s:466    .text.HAL_MPU_Disable:0000000000000018 $d
     /tmp/ccRHpo20.s:472    .text.HAL_MPU_Enable:0000000000000000 $t
     /tmp/ccRHpo20.s:479    .text.HAL_MPU_Enable:0000000000000000 HAL_MPU_Enable
     /tmp/ccRHpo20.s:521    .text.HAL_MPU_Enable:000000000000001c $d
     /tmp/ccRHpo20.s:529    .text.HAL_MPU_ConfigRegion:0000000000000000 $t
     /tmp/ccRHpo20.s:536    .text.HAL_MPU_ConfigRegion:0000000000000000 HAL_MPU_ConfigRegion
     /tmp/ccRHpo20.s:604    .text.HAL_MPU_ConfigRegion:0000000000000050 $d
     /tmp/ccRHpo20.s:609    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 $t
     /tmp/ccRHpo20.s:616    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 HAL_NVIC_GetPriorityGrouping
     /tmp/ccRHpo20.s:636    .text.HAL_NVIC_GetPriorityGrouping:000000000000000c $d
     /tmp/ccRHpo20.s:641    .text.HAL_NVIC_GetPriority:0000000000000000 $t
     /tmp/ccRHpo20.s:648    .text.HAL_NVIC_GetPriority:0000000000000000 HAL_NVIC_GetPriority
     /tmp/ccRHpo20.s:746    .text.HAL_NVIC_GetPriority:0000000000000050 $d
     /tmp/ccRHpo20.s:754    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 $t
     /tmp/ccRHpo20.s:761    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 HAL_NVIC_SetPendingIRQ
     /tmp/ccRHpo20.s:789    .text.HAL_NVIC_SetPendingIRQ:000000000000001c $d
     /tmp/ccRHpo20.s:796    .text.HAL_NVIC_GetPendingIRQ:0000000000000000 $t
     /tmp/ccRHpo20.s:803    .text.HAL_NVIC_GetPendingIRQ:0000000000000000 HAL_NVIC_GetPendingIRQ
     /tmp/ccRHpo20.s:838    .text.HAL_NVIC_GetPendingIRQ:0000000000000020 $d
     /tmp/ccRHpo20.s:843    .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 $t
     /tmp/ccRHpo20.s:850    .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 HAL_NVIC_ClearPendingIRQ
     /tmp/ccRHpo20.s:878    .text.HAL_NVIC_ClearPendingIRQ:000000000000001c $d
     /tmp/ccRHpo20.s:885    .text.HAL_NVIC_GetActive:0000000000000000 $t
     /tmp/ccRHpo20.s:892    .text.HAL_NVIC_GetActive:0000000000000000 HAL_NVIC_GetActive
     /tmp/ccRHpo20.s:927    .text.HAL_NVIC_GetActive:0000000000000020 $d
     /tmp/ccRHpo20.s:932    .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 $t
     /tmp/ccRHpo20.s:939    .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 HAL_SYSTICK_CLKSourceConfig
     /tmp/ccRHpo20.s:966    .text.HAL_SYSTICK_CLKSourceConfig:000000000000001c $d
     /tmp/ccRHpo20.s:971    .text.HAL_SYSTICK_Callback:0000000000000000 $t
     /tmp/ccRHpo20.s:978    .text.HAL_SYSTICK_Callback:0000000000000000 HAL_SYSTICK_Callback
     /tmp/ccRHpo20.s:990    .text.HAL_SYSTICK_IRQHandler:0000000000000000 $t
     /tmp/ccRHpo20.s:997    .text.HAL_SYSTICK_IRQHandler:0000000000000000 HAL_SYSTICK_IRQHandler
     /tmp/ccRHpo20.s:1017   .text.HAL_GetCurrentCPUID:0000000000000000 $t
     /tmp/ccRHpo20.s:1024   .text.HAL_GetCurrentCPUID:0000000000000000 HAL_GetCurrentCPUID
                     .debug_frame:0000000000000010 $d
ARM GAS  /tmp/ccRHpo20.s 			page 91



NO UNDEFINED SYMBOLS
