# My exercises in System Verilog and UVM

The team of my colleagues involved in solving the tasks:

https://github.com/iliyankrastanov
https://github.com/emilijav-97
https://github.com/viki22052

<img src="/Images/0.SV_uvm.jpg" width="75%" height="75%">
