library verilog;
use verilog.vl_types.all;
entity COMPM4_HXILINX_merge_arrays_mcu is
    port(
        GT              : out    vl_logic;
        LT              : out    vl_logic;
        A0              : in     vl_logic;
        A1              : in     vl_logic;
        A2              : in     vl_logic;
        A3              : in     vl_logic;
        B0              : in     vl_logic;
        B1              : in     vl_logic;
        B2              : in     vl_logic;
        B3              : in     vl_logic
    );
end COMPM4_HXILINX_merge_arrays_mcu;
