//=============================================================================
// Description: This is an automated-generated file for register definition.
//              This file is the header file for firmware control code of this
//              specific component. DO NOT MODIFY!!!
// TimeStamp: Mon Oct 1 09:38:50 2018
// Generated from: citra_regs.xml
// 
// Generated with following options : 
// -+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-
// Input file: citra_regs.xml
// Output file: fpgaTopRegsCitra.h
// Header prefix (-a): -none-
// Run validator first (-v)                         : true
// Generate C structures (-s)                       : false
// Declare the C structures as Packed (-p)          : false
// Add bitfields in the C Structures (-b)           : false
// Remove prefix sec_ in section(-e)                : false
// Remove hierarchy in typedef name (-r)            : false
// Remove defines (-d)                              : false
// Use Stdint.h or linux/types.h (-t)               : true
// Add padding arrays in structures (-P)            : false
// Generate Enumeration (-n)                        : false
// Use register description label for structure (-l): false
// Generate half device register structure (-half)  : false
// Bitfield endianness (-E[0|1|2])                  : Little endian
// Numeric representation (-h)                      : Decimal
// -+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-
// 
// GenFw (xml2c) version: 1.2
// Compile TimeStamp: Sep 28 2018 at 00:55:38
//=============================================================================


#ifndef _CITRA_REGS_H_
#define _CITRA_REGS_H_


//These macros can be used when mask and shift need to be done on bits within a register.
//Use MASKSHIFT to extract bits from a register.
#ifndef MASKSHIFT
#define MASKSHIFT(var,label) ((var & (label##_BIT_MASK)) >> (label##_BIT_LSB))
#endif
//Use STUFF_BITS_IN_REG to insert bits to a register.
#ifndef STUFF_BITS_IN_REG
#define STUFF_BITS_IN_REG(theBits, theReg, label)  ( ((theBits <<  (label##_BIT_LSB)) & (label##_BIT_MASK))    | (theReg & (~label##_BIT_MASK)) )
#endif

//=== SECTION NAME: CITRA === PCIe address map for Citra FPGA ===
#define CITRA_ADDRESS 		(0)
#define CITRA_RPT_QTY 		1
#define CITRA_TOT_QTY 		2143
#define CITRA_MAJOR_REV_CONST_DEFAULT 0 		 //None
#define CITRA_MINOR_REV_CONST_DEFAULT 0 		 //None
#define CITRA_SERVICE_REV_CONST_DEFAULT 19 		 //None
#define CITRA_ENG_REV_CONST_DEFAULT 21 		 //None

//=== SECTION NAME: AXI_PCIE_CONFIG === None ===
#define CITRA_AXI_PCIE_CONFIG_ADDRESS 		((0)+0)
#define CITRA_AXI_PCIE_CONFIG_RPT_QTY 		1
#define CITRA_AXI_PCIE_CONFIG_TOT_QTY 		1025
#define CITRA_AXI_PCIE_CONFIG_HEADER_OFFSET 0 		 //None
#define CITRA_AXI_PCIE_CONFIG_HEADER_DEFAULT_VALUE 0 		 //
    #define CITRA_AXI_PCIE_CONFIG_HEADER_VENDOR_ID_BIT_LSB 0 		 //None
    #define CITRA_AXI_PCIE_CONFIG_HEADER_VENDOR_ID_BIT_MSB 15
    #define CITRA_AXI_PCIE_CONFIG_HEADER_VENDOR_ID_BIT_MASK 0xffff
    #define CITRA_AXI_PCIE_CONFIG_HEADER_VENDOR_ID_BIT_DEFAULT 0
    #define CITRA_AXI_PCIE_CONFIG_HEADER_DEVICE_ID_BIT_LSB 16 		 //None
    #define CITRA_AXI_PCIE_CONFIG_HEADER_DEVICE_ID_BIT_MSB 31
    #define CITRA_AXI_PCIE_CONFIG_HEADER_DEVICE_ID_BIT_MASK 0xffff0000
    #define CITRA_AXI_PCIE_CONFIG_HEADER_DEVICE_ID_BIT_DEFAULT 0

//=== SECTION NAME: PCI_Configuration === See Table 2-24 of pg156.pdf ===
#define CITRA_AXI_PCIE_CONFIG_PCI_CONFIGURATION_ADDRESS(PCI_Configuration_INDEX) 		(((0)+0)+4+((PCI_Configuration_INDEX)*(8-4)))
#define CITRA_AXI_PCIE_CONFIG_PCI_CONFIGURATION_RPT_QTY 		1024
#define CITRA_AXI_PCIE_CONFIG_PCI_CONFIGURATION_TOT_QTY 		1024
#define CITRA_AXI_PCIE_CONFIG_PCI_CONFIGURATION_DATA_OFFSET 0 		 //None
#define CITRA_AXI_PCIE_CONFIG_PCI_CONFIGURATION_DATA_DEFAULT_VALUE 0 		 //
    #define CITRA_AXI_PCIE_CONFIG_PCI_CONFIGURATION_DATA_DATA_BIT_LSB 0 		 //None
    #define CITRA_AXI_PCIE_CONFIG_PCI_CONFIGURATION_DATA_DATA_BIT_MSB 31
    #define CITRA_AXI_PCIE_CONFIG_PCI_CONFIGURATION_DATA_DATA_BIT_MASK 0xffffffff
    #define CITRA_AXI_PCIE_CONFIG_PCI_CONFIGURATION_DATA_DATA_BIT_DEFAULT 0

//=== SECTION NAME: COMMON === none ===
#define CITRA_COMMON_ADDRESS 		((0)+65536)
#define CITRA_COMMON_RPT_QTY 		1
#define CITRA_COMMON_TOT_QTY 		68

//=== SECTION NAME: GLOBAL ===  ===
#define CITRA_COMMON_GLOBAL_ADDRESS 		(((0)+65536)+0)
#define CITRA_COMMON_GLOBAL_RPT_QTY 		1
#define CITRA_COMMON_GLOBAL_TOT_QTY 		28
#define CITRA_COMMON_GLOBAL_VERSION_OFFSET 0 		 // 
#define CITRA_COMMON_GLOBAL_VERSION_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_VERSION_ENGR_REV_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_VERSION_ENGR_REV_BIT_MSB 7
    #define CITRA_COMMON_GLOBAL_VERSION_ENGR_REV_BIT_MASK 0xff
    #define CITRA_COMMON_GLOBAL_VERSION_ENGR_REV_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_VERSION_SERVICE_REV_BIT_LSB 8 		 // 
    #define CITRA_COMMON_GLOBAL_VERSION_SERVICE_REV_BIT_MSB 15
    #define CITRA_COMMON_GLOBAL_VERSION_SERVICE_REV_BIT_MASK 0xff00
    #define CITRA_COMMON_GLOBAL_VERSION_SERVICE_REV_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_VERSION_MINOR_REV_BIT_LSB 16 		 // 
    #define CITRA_COMMON_GLOBAL_VERSION_MINOR_REV_BIT_MSB 23
    #define CITRA_COMMON_GLOBAL_VERSION_MINOR_REV_BIT_MASK 0xff0000
    #define CITRA_COMMON_GLOBAL_VERSION_MINOR_REV_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_VERSION_MAJOR_REV_BIT_LSB 24 		 // 
    #define CITRA_COMMON_GLOBAL_VERSION_MAJOR_REV_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_VERSION_MAJOR_REV_BIT_MASK 0xff000000
    #define CITRA_COMMON_GLOBAL_VERSION_MAJOR_REV_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_VARIANT_OFFSET 4 		 // 
#define CITRA_COMMON_GLOBAL_VARIANT_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_VARIANT_SUBVARIANT_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_VARIANT_SUBVARIANT_BIT_MSB 7
    #define CITRA_COMMON_GLOBAL_VARIANT_SUBVARIANT_BIT_MASK 0xff
    #define CITRA_COMMON_GLOBAL_VARIANT_SUBVARIANT_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_VARIANT_VARIANT_BIT_LSB 8 		 // 
    #define CITRA_COMMON_GLOBAL_VARIANT_VARIANT_BIT_MSB 15
    #define CITRA_COMMON_GLOBAL_VARIANT_VARIANT_BIT_MASK 0xff00
    #define CITRA_COMMON_GLOBAL_VARIANT_VARIANT_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_REVISION_OFFSET 8 		 // 
#define CITRA_COMMON_GLOBAL_REVISION_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_REVISION_NUMBER_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_REVISION_NUMBER_BIT_MSB 15
    #define CITRA_COMMON_GLOBAL_REVISION_NUMBER_BIT_MASK 0xffff
    #define CITRA_COMMON_GLOBAL_REVISION_NUMBER_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_REVISION_DIRTY_BIT_LSB 31 		 // 
    #define CITRA_COMMON_GLOBAL_REVISION_DIRTY_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_REVISION_DIRTY_BIT_MASK 0x80000000
    #define CITRA_COMMON_GLOBAL_REVISION_DIRTY_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_DATECODE_OFFSET 12 		 // 
#define CITRA_COMMON_GLOBAL_DATECODE_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_DATECODE_MIN_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_DATECODE_MIN_BIT_MSB 5
    #define CITRA_COMMON_GLOBAL_DATECODE_MIN_BIT_MASK 0x3f
    #define CITRA_COMMON_GLOBAL_DATECODE_MIN_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_DATECODE_HOUR_BIT_LSB 6 		 // 
    #define CITRA_COMMON_GLOBAL_DATECODE_HOUR_BIT_MSB 11
    #define CITRA_COMMON_GLOBAL_DATECODE_HOUR_BIT_MASK 0xfc0
    #define CITRA_COMMON_GLOBAL_DATECODE_HOUR_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_DATECODE_DAY_BIT_LSB 12 		 // 
    #define CITRA_COMMON_GLOBAL_DATECODE_DAY_BIT_MSB 17
    #define CITRA_COMMON_GLOBAL_DATECODE_DAY_BIT_MASK 0x3f000
    #define CITRA_COMMON_GLOBAL_DATECODE_DAY_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_DATECODE_MONTH_BIT_LSB 18 		 // 
    #define CITRA_COMMON_GLOBAL_DATECODE_MONTH_BIT_MSB 23
    #define CITRA_COMMON_GLOBAL_DATECODE_MONTH_BIT_MASK 0xfc0000
    #define CITRA_COMMON_GLOBAL_DATECODE_MONTH_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_DATECODE_YEAR_BIT_LSB 24 		 // 
    #define CITRA_COMMON_GLOBAL_DATECODE_YEAR_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_DATECODE_YEAR_BIT_MASK 0xff000000
    #define CITRA_COMMON_GLOBAL_DATECODE_YEAR_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_SCRATCH_OFFSET 16 		 // 
#define CITRA_COMMON_GLOBAL_SCRATCH_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_SCRATCH_SCRATCH_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_SCRATCH_SCRATCH_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_SCRATCH_SCRATCH_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_SCRATCH_SCRATCH_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_PCIEFREQ_OFFSET 20 		 // 
#define CITRA_COMMON_GLOBAL_PCIEFREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_PCIEFREQ_PCIEFREQ_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_PCIEFREQ_PCIEFREQ_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_PCIEFREQ_PCIEFREQ_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_PCIEFREQ_PCIEFREQ_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_SDI0FREQ_OFFSET 24 		 // 
#define CITRA_COMMON_GLOBAL_SDI0FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_SDI0FREQ_SDI0FREQ_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_SDI0FREQ_SDI0FREQ_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_SDI0FREQ_SDI0FREQ_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_SDI0FREQ_SDI0FREQ_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_SDI1FREQ_OFFSET 28 		 // 
#define CITRA_COMMON_GLOBAL_SDI1FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_SDI1FREQ_SDI1FREQ_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_SDI1FREQ_SDI1FREQ_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_SDI1FREQ_SDI1FREQ_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_SDI1FREQ_SDI1FREQ_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GV_ASI0FREQ_OFFSET 32 		 // 
#define CITRA_COMMON_GLOBAL_GV_ASI0FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GV_ASI0FREQ_GV_ASI0FREQ_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_GV_ASI0FREQ_GV_ASI0FREQ_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GV_ASI0FREQ_GV_ASI0FREQ_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_GV_ASI0FREQ_GV_ASI0FREQ_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GV_ASI1FREQ_OFFSET 36 		 // 
#define CITRA_COMMON_GLOBAL_GV_ASI1FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GV_ASI1FREQ_GV_ASI1FREQ_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_GV_ASI1FREQ_GV_ASI1FREQ_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GV_ASI1FREQ_GV_ASI1FREQ_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_GV_ASI1FREQ_GV_ASI1FREQ_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_CLK50_FREQ_OFFSET 40 		 // 
#define CITRA_COMMON_GLOBAL_CLK50_FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_CLK50_FREQ_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_CLK50_FREQ_REG_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_CLK50_FREQ_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_CLK50_FREQ_REG_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_ID_OFFSET 44 		 // 
#define CITRA_COMMON_GLOBAL_ID_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_ID_REAR_ID_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_ID_REAR_ID_BIT_MSB 3
    #define CITRA_COMMON_GLOBAL_ID_REAR_ID_BIT_MASK 0xf
    #define CITRA_COMMON_GLOBAL_ID_REAR_ID_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_ID_FRAME_ID_BIT_LSB 16 		 // 
    #define CITRA_COMMON_GLOBAL_ID_FRAME_ID_BIT_MSB 17
    #define CITRA_COMMON_GLOBAL_ID_FRAME_ID_BIT_MASK 0x30000
    #define CITRA_COMMON_GLOBAL_ID_FRAME_ID_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_ID_ARM_GPIO_BIT_LSB 20 		 // 
    #define CITRA_COMMON_GLOBAL_ID_ARM_GPIO_BIT_MSB 25
    #define CITRA_COMMON_GLOBAL_ID_ARM_GPIO_BIT_MASK 0x3f00000
    #define CITRA_COMMON_GLOBAL_ID_ARM_GPIO_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_CLK1485_FREQ_OFFSET 48 		 // 
#define CITRA_COMMON_GLOBAL_CLK1485_FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_CLK1485_FREQ_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_CLK1485_FREQ_REG_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_CLK1485_FREQ_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_CLK1485_FREQ_REG_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_URS54_FREQ_OFFSET 52 		 // 
#define CITRA_COMMON_GLOBAL_URS54_FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_URS54_FREQ_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_URS54_FREQ_REG_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_URS54_FREQ_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_URS54_FREQ_REG_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_ATDM_CLK120_FREQ_OFFSET 56 		 // 
#define CITRA_COMMON_GLOBAL_ATDM_CLK120_FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_ATDM_CLK120_FREQ_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_ATDM_CLK120_FREQ_REG_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_ATDM_CLK120_FREQ_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_ATDM_CLK120_FREQ_REG_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_CLKDDR3_FREQ_OFFSET 60 		 // 
#define CITRA_COMMON_GLOBAL_CLKDDR3_FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_CLKDDR3_FREQ_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_CLKDDR3_FREQ_REG_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_CLKDDR3_FREQ_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_CLKDDR3_FREQ_REG_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_OFFSET 64 		 // 
#define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_DEFAULT_VALUE 8704 		 //
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MMCM_RST_SCA_BIT_LSB 1 		 // 
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MMCM_RST_SCA_BIT_MSB 1
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MMCM_RST_SCA_BIT_MASK 0x2
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MMCM_RST_SCA_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_PHY_RST_BIT_LSB 9 		 // 
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_PHY_RST_BIT_MSB 9
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_PHY_RST_BIT_MASK 0x200
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_PHY_RST_BIT_DEFAULT 1
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_SUBSYS_RST_BIT_LSB 13 		 // 
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_SUBSYS_RST_BIT_MSB 13
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_SUBSYS_RST_BIT_MASK 0x2000
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_SUBSYS_RST_BIT_DEFAULT 1
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MMCM_RST_RB_BIT_LSB 16 		 // 
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MMCM_RST_RB_BIT_MSB 16
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MMCM_RST_RB_BIT_MASK 0x10000
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MMCM_RST_RB_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_PHY_RST_RB_BIT_LSB 18 		 // 
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_PHY_RST_RB_BIT_MSB 18
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_PHY_RST_RB_BIT_MASK 0x40000
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_PHY_RST_RB_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_SUBSYS_RST_RB_BIT_LSB 19 		 // 
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_SUBSYS_RST_RB_BIT_MSB 19
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_SUBSYS_RST_RB_BIT_MASK 0x80000
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_SUBSYS_RST_RB_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MAS_TS_ERR0_BIT_LSB 20 		 // 
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MAS_TS_ERR0_BIT_MSB 20
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MAS_TS_ERR0_BIT_MASK 0x100000
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MAS_TS_ERR0_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MAS_TS_ERR1_BIT_LSB 21 		 // 
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MAS_TS_ERR1_BIT_MSB 21
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MAS_TS_ERR1_BIT_MASK 0x200000
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MAS_TS_ERR1_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MAS_TS_ERR2_BIT_LSB 22 		 // 
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MAS_TS_ERR2_BIT_MSB 22
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MAS_TS_ERR2_BIT_MASK 0x400000
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MAS_TS_ERR2_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_IDLY_RDY_BIT_LSB 27 		 // 
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_IDLY_RDY_BIT_MSB 27
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_IDLY_RDY_BIT_MASK 0x8000000
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_IDLY_RDY_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MMCM_RDY_BIT_LSB 28 		 // 
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MMCM_RDY_BIT_MSB 28
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MMCM_RDY_BIT_MASK 0x10000000
    #define CITRA_COMMON_GLOBAL_ATDM_RST_CTL_MMCM_RDY_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_ATDM_RST_D0_OFFSET 68 		 // 
#define CITRA_COMMON_GLOBAL_ATDM_RST_D0_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_ATDM_RST_D0_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_ATDM_RST_D0_REG_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_ATDM_RST_D0_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_ATDM_RST_D0_REG_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_ATDM_RST_D1_OFFSET 72 		 // 
#define CITRA_COMMON_GLOBAL_ATDM_RST_D1_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_ATDM_RST_D1_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_ATDM_RST_D1_REG_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_ATDM_RST_D1_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_ATDM_RST_D1_REG_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_ATDM_CLK_RCVR_OFFSET 76 		 // 
#define CITRA_COMMON_GLOBAL_ATDM_CLK_RCVR_DEFAULT_VALUE 9237 		 //
    #define CITRA_COMMON_GLOBAL_ATDM_CLK_RCVR_MASK_LO_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_ATDM_CLK_RCVR_MASK_LO_BIT_MSB 5
    #define CITRA_COMMON_GLOBAL_ATDM_CLK_RCVR_MASK_LO_BIT_MASK 0x3f
    #define CITRA_COMMON_GLOBAL_ATDM_CLK_RCVR_MASK_LO_BIT_DEFAULT 21
    #define CITRA_COMMON_GLOBAL_ATDM_CLK_RCVR_MASK_HI_BIT_LSB 8 		 // 
    #define CITRA_COMMON_GLOBAL_ATDM_CLK_RCVR_MASK_HI_BIT_MSB 13
    #define CITRA_COMMON_GLOBAL_ATDM_CLK_RCVR_MASK_HI_BIT_MASK 0x3f00
    #define CITRA_COMMON_GLOBAL_ATDM_CLK_RCVR_MASK_HI_BIT_DEFAULT 36
    #define CITRA_COMMON_GLOBAL_ATDM_CLK_RCVR_UI_MEAS_BIT_LSB 16 		 // 
    #define CITRA_COMMON_GLOBAL_ATDM_CLK_RCVR_UI_MEAS_BIT_MSB 24
    #define CITRA_COMMON_GLOBAL_ATDM_CLK_RCVR_UI_MEAS_BIT_MASK 0x1ff0000
    #define CITRA_COMMON_GLOBAL_ATDM_CLK_RCVR_UI_MEAS_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_UART_CTRL_OFFSET 80 		 // 
#define CITRA_COMMON_GLOBAL_UART_CTRL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_UART_CTRL_TX_LOW_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_UART_CTRL_TX_LOW_BIT_MSB 0
    #define CITRA_COMMON_GLOBAL_UART_CTRL_TX_LOW_BIT_MASK 0x1
    #define CITRA_COMMON_GLOBAL_UART_CTRL_TX_LOW_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_CLK100_FREQ_OFFSET 84 		 // 
#define CITRA_COMMON_GLOBAL_CLK100_FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_CLK100_FREQ_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_CLK100_FREQ_REG_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_CLK100_FREQ_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_CLK100_FREQ_REG_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_SW_IRQ_EN_OFFSET 92 		 // 
#define CITRA_COMMON_GLOBAL_SW_IRQ_EN_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_SW_IRQ_EN_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_SW_IRQ_EN_REG_BIT_MSB 13
    #define CITRA_COMMON_GLOBAL_SW_IRQ_EN_REG_BIT_MASK 0x3fff
    #define CITRA_COMMON_GLOBAL_SW_IRQ_EN_REG_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_SW_IRQ_CLR_OFFSET 96 		 // 
#define CITRA_COMMON_GLOBAL_SW_IRQ_CLR_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_SW_IRQ_CLR_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_SW_IRQ_CLR_REG_BIT_MSB 13
    #define CITRA_COMMON_GLOBAL_SW_IRQ_CLR_REG_BIT_MASK 0x3fff
    #define CITRA_COMMON_GLOBAL_SW_IRQ_CLR_REG_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_SW_IRQ_INTERVAL_OFFSET 100 		 // 
#define CITRA_COMMON_GLOBAL_SW_IRQ_INTERVAL_DEFAULT_VALUE 2560000 		 //
    #define CITRA_COMMON_GLOBAL_SW_IRQ_INTERVAL_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_SW_IRQ_INTERVAL_REG_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_SW_IRQ_INTERVAL_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_SW_IRQ_INTERVAL_REG_BIT_DEFAULT 2560000
#define CITRA_COMMON_GLOBAL_LED_CTRL_OFFSET 104 		 // 
#define CITRA_COMMON_GLOBAL_LED_CTRL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_LED_CTRL_LED_EN_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_LED_CTRL_LED_EN_BIT_MSB 0
    #define CITRA_COMMON_GLOBAL_LED_CTRL_LED_EN_BIT_MASK 0x1
    #define CITRA_COMMON_GLOBAL_LED_CTRL_LED_EN_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_SILABS_STAT_OFFSET 108 		 // 
#define CITRA_COMMON_GLOBAL_SILABS_STAT_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_INTR_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_INTR_BIT_MSB 0
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_INTR_BIT_MASK 0x1
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_INTR_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOLA_BIT_LSB 1 		 // 
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOLA_BIT_MSB 1
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOLA_BIT_MASK 0x2
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOLA_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOLB_BIT_LSB 2 		 // 
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOLB_BIT_MSB 2
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOLB_BIT_MASK 0x4
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOLB_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOLC_BIT_LSB 3 		 // 
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOLC_BIT_MSB 3
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOLC_BIT_MASK 0x8
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOLC_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOLD_BIT_LSB 4 		 // 
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOLD_BIT_MSB 4
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOLD_BIT_MASK 0x10
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOLD_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOL_XTAL_BIT_LSB 5 		 // 
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOL_XTAL_BIT_MSB 5
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOL_XTAL_BIT_MASK 0x20
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI1_LOL_XTAL_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI2_INTR_BIT_LSB 8 		 // 
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI2_INTR_BIT_MSB 8
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI2_INTR_BIT_MASK 0x100
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI2_INTR_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI2_LOLA_BIT_LSB 9 		 // 
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI2_LOLA_BIT_MSB 9
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI2_LOLA_BIT_MASK 0x200
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI2_LOLA_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI2_LOLB_BIT_LSB 10 		 // 
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI2_LOLB_BIT_MSB 10
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI2_LOLB_BIT_MASK 0x400
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI2_LOLB_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI2_LOL_XTAL_BIT_LSB 11 		 // 
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI2_LOL_XTAL_BIT_MSB 11
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI2_LOL_XTAL_BIT_MASK 0x800
    #define CITRA_COMMON_GLOBAL_SILABS_STAT_SI2_LOL_XTAL_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_SILABS_CTRL_OFFSET 112 		 // 
#define CITRA_COMMON_GLOBAL_SILABS_CTRL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_SILABS_CTRL_SI2_SRC1_SEL_BIT_LSB 0 		 // 
    #define CITRA_COMMON_GLOBAL_SILABS_CTRL_SI2_SRC1_SEL_BIT_MSB 0
    #define CITRA_COMMON_GLOBAL_SILABS_CTRL_SI2_SRC1_SEL_BIT_MASK 0x1
    #define CITRA_COMMON_GLOBAL_SILABS_CTRL_SI2_SRC1_SEL_BIT_DEFAULT 0

//=== SECTION NAME: TIMING ===  ===
#define CITRA_COMMON_TIMING_ADDRESS 		(((0)+65536)+256)
#define CITRA_COMMON_TIMING_RPT_QTY 		1
#define CITRA_COMMON_TIMING_TOT_QTY 		26
#define CITRA_COMMON_TIMING_CONTROL_OFFSET 0 		 // 
#define CITRA_COMMON_TIMING_CONTROL_DEFAULT_VALUE 275 		 //
    #define CITRA_COMMON_TIMING_CONTROL_FORMAT_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_CONTROL_FORMAT_BIT_MSB 11
    #define CITRA_COMMON_TIMING_CONTROL_FORMAT_BIT_MASK 0xfff
    #define CITRA_COMMON_TIMING_CONTROL_FORMAT_BIT_DEFAULT 275
#define CITRA_COMMON_TIMING_STATUS_OFFSET 4 		 // 
#define CITRA_COMMON_TIMING_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TIMING_STATUS_PRESCENCE_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_STATUS_PRESCENCE_BIT_MSB 0
    #define CITRA_COMMON_TIMING_STATUS_PRESCENCE_BIT_MASK 0x1
    #define CITRA_COMMON_TIMING_STATUS_PRESCENCE_BIT_DEFAULT 0
    #define CITRA_COMMON_TIMING_STATUS_STATUS_REG_BIT_LSB 8 		 // 
    #define CITRA_COMMON_TIMING_STATUS_STATUS_REG_BIT_MSB 10
    #define CITRA_COMMON_TIMING_STATUS_STATUS_REG_BIT_MASK 0x700
    #define CITRA_COMMON_TIMING_STATUS_STATUS_REG_BIT_DEFAULT 0
#define CITRA_COMMON_TIMING_TIME_CODE_TENS_OFFSET 8 		 // 
#define CITRA_COMMON_TIMING_TIME_CODE_TENS_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TIMING_TIME_CODE_TENS_FRM_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_TIME_CODE_TENS_FRM_BIT_MSB 7
    #define CITRA_COMMON_TIMING_TIME_CODE_TENS_FRM_BIT_MASK 0xff
    #define CITRA_COMMON_TIMING_TIME_CODE_TENS_FRM_BIT_DEFAULT 0
    #define CITRA_COMMON_TIMING_TIME_CODE_TENS_SEC_BIT_LSB 8 		 // 
    #define CITRA_COMMON_TIMING_TIME_CODE_TENS_SEC_BIT_MSB 15
    #define CITRA_COMMON_TIMING_TIME_CODE_TENS_SEC_BIT_MASK 0xff00
    #define CITRA_COMMON_TIMING_TIME_CODE_TENS_SEC_BIT_DEFAULT 0
    #define CITRA_COMMON_TIMING_TIME_CODE_TENS_MIN_BIT_LSB 16 		 // 
    #define CITRA_COMMON_TIMING_TIME_CODE_TENS_MIN_BIT_MSB 23
    #define CITRA_COMMON_TIMING_TIME_CODE_TENS_MIN_BIT_MASK 0xff0000
    #define CITRA_COMMON_TIMING_TIME_CODE_TENS_MIN_BIT_DEFAULT 0
    #define CITRA_COMMON_TIMING_TIME_CODE_TENS_HRS_BIT_LSB 24 		 // 
    #define CITRA_COMMON_TIMING_TIME_CODE_TENS_HRS_BIT_MSB 31
    #define CITRA_COMMON_TIMING_TIME_CODE_TENS_HRS_BIT_MASK 0xff000000
    #define CITRA_COMMON_TIMING_TIME_CODE_TENS_HRS_BIT_DEFAULT 0
#define CITRA_COMMON_TIMING_TIME_CODE_UNITS_OFFSET 12 		 // 
#define CITRA_COMMON_TIMING_TIME_CODE_UNITS_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TIMING_TIME_CODE_UNITS_FRM_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_TIME_CODE_UNITS_FRM_BIT_MSB 7
    #define CITRA_COMMON_TIMING_TIME_CODE_UNITS_FRM_BIT_MASK 0xff
    #define CITRA_COMMON_TIMING_TIME_CODE_UNITS_FRM_BIT_DEFAULT 0
    #define CITRA_COMMON_TIMING_TIME_CODE_UNITS_SEC_BIT_LSB 8 		 // 
    #define CITRA_COMMON_TIMING_TIME_CODE_UNITS_SEC_BIT_MSB 15
    #define CITRA_COMMON_TIMING_TIME_CODE_UNITS_SEC_BIT_MASK 0xff00
    #define CITRA_COMMON_TIMING_TIME_CODE_UNITS_SEC_BIT_DEFAULT 0
    #define CITRA_COMMON_TIMING_TIME_CODE_UNITS_MIN_BIT_LSB 16 		 // 
    #define CITRA_COMMON_TIMING_TIME_CODE_UNITS_MIN_BIT_MSB 23
    #define CITRA_COMMON_TIMING_TIME_CODE_UNITS_MIN_BIT_MASK 0xff0000
    #define CITRA_COMMON_TIMING_TIME_CODE_UNITS_MIN_BIT_DEFAULT 0
    #define CITRA_COMMON_TIMING_TIME_CODE_UNITS_HRS_BIT_LSB 24 		 // 
    #define CITRA_COMMON_TIMING_TIME_CODE_UNITS_HRS_BIT_MSB 31
    #define CITRA_COMMON_TIMING_TIME_CODE_UNITS_HRS_BIT_MASK 0xff000000
    #define CITRA_COMMON_TIMING_TIME_CODE_UNITS_HRS_BIT_DEFAULT 0
#define CITRA_COMMON_TIMING_IN_TOF_DLY_SD_PAL_OFFSET 16 		 // 
#define CITRA_COMMON_TIMING_IN_TOF_DLY_SD_PAL_DEFAULT_VALUE 5995 		 //
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_SD_PAL_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_SD_PAL_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_SD_PAL_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_SD_PAL_REG_BIT_DEFAULT 5995
#define CITRA_COMMON_TIMING_IN_TOF_DLY_HDP_PAL_OFFSET 20 		 // 
#define CITRA_COMMON_TIMING_IN_TOF_DLY_HDP_PAL_DEFAULT_VALUE 2646 		 //
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDP_PAL_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDP_PAL_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDP_PAL_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDP_PAL_REG_BIT_DEFAULT 2646
#define CITRA_COMMON_TIMING_IN_TOF_DLY_HDI_PAL_OFFSET 24 		 // 
#define CITRA_COMMON_TIMING_IN_TOF_DLY_HDI_PAL_DEFAULT_VALUE 3168 		 //
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDI_PAL_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDI_PAL_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDI_PAL_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDI_PAL_REG_BIT_DEFAULT 3168
#define CITRA_COMMON_TIMING_IN_TOF_DLY_3G_PAL_OFFSET 28 		 // 
#define CITRA_COMMON_TIMING_IN_TOF_DLY_3G_PAL_DEFAULT_VALUE 2514 		 //
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_3G_PAL_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_3G_PAL_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_3G_PAL_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_3G_PAL_REG_BIT_DEFAULT 2514
#define CITRA_COMMON_TIMING_IN_TOF_DLY_SD_NTSC_OFFSET 32 		 // 
#define CITRA_COMMON_TIMING_IN_TOF_DLY_SD_NTSC_DEFAULT_VALUE 5868 		 //
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_SD_NTSC_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_SD_NTSC_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_SD_NTSC_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_SD_NTSC_REG_BIT_DEFAULT 5868
#define CITRA_COMMON_TIMING_IN_TOF_DLY_HDP_NTSC_OFFSET 36 		 // 
#define CITRA_COMMON_TIMING_IN_TOF_DLY_HDP_NTSC_DEFAULT_VALUE 2937 		 //
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDP_NTSC_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDP_NTSC_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDP_NTSC_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDP_NTSC_REG_BIT_DEFAULT 2937
#define CITRA_COMMON_TIMING_IN_TOF_DLY_HDI_NTSC_OFFSET 40 		 // 
#define CITRA_COMMON_TIMING_IN_TOF_DLY_HDI_NTSC_DEFAULT_VALUE 3578 		 //
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDI_NTSC_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDI_NTSC_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDI_NTSC_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDI_NTSC_REG_BIT_DEFAULT 3578
#define CITRA_COMMON_TIMING_IN_TOF_DLY_3G_NTSC_OFFSET 44 		 // 
#define CITRA_COMMON_TIMING_IN_TOF_DLY_3G_NTSC_DEFAULT_VALUE 2679 		 //
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_3G_NTSC_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_3G_NTSC_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_3G_NTSC_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_3G_NTSC_REG_BIT_DEFAULT 2679
#define CITRA_COMMON_TIMING_IN_TOF_DLY_HDPSF_PAL_OFFSET 48 		 // 
#define CITRA_COMMON_TIMING_IN_TOF_DLY_HDPSF_PAL_DEFAULT_VALUE 3168 		 //
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDPSF_PAL_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDPSF_PAL_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDPSF_PAL_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDPSF_PAL_REG_BIT_DEFAULT 3168
#define CITRA_COMMON_TIMING_IN_TOF_DLY_HDPSF_NTSC_OFFSET 52 		 // 
#define CITRA_COMMON_TIMING_IN_TOF_DLY_HDPSF_NTSC_DEFAULT_VALUE 3212 		 //
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDPSF_NTSC_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDPSF_NTSC_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDPSF_NTSC_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_IN_TOF_DLY_HDPSF_NTSC_REG_BIT_DEFAULT 3212
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_SD_PAL_OFFSET 80 		 // 
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_SD_PAL_DEFAULT_VALUE 16235 		 //
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_SD_PAL_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_SD_PAL_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_SD_PAL_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_SD_PAL_REG_BIT_DEFAULT 16235
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDP_PAL_OFFSET 84 		 // 
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDP_PAL_DEFAULT_VALUE 6912 		 //
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDP_PAL_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDP_PAL_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDP_PAL_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDP_PAL_REG_BIT_DEFAULT 6912
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDI_PAL_OFFSET 88 		 // 
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDI_PAL_DEFAULT_VALUE 8857 		 //
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDI_PAL_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDI_PAL_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDI_PAL_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDI_PAL_REG_BIT_DEFAULT 8857
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_3G_PAL_OFFSET 92 		 // 
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_3G_PAL_DEFAULT_VALUE 5358 		 //
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_3G_PAL_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_3G_PAL_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_3G_PAL_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_3G_PAL_REG_BIT_DEFAULT 5358
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_SD_NTSC_OFFSET 96 		 // 
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_SD_NTSC_DEFAULT_VALUE 16036 		 //
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_SD_NTSC_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_SD_NTSC_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_SD_NTSC_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_SD_NTSC_REG_BIT_DEFAULT 16036
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDP_NTSC_OFFSET 100 		 // 
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDP_NTSC_DEFAULT_VALUE 6496 		 //
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDP_NTSC_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDP_NTSC_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDP_NTSC_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDP_NTSC_REG_BIT_DEFAULT 6496
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDI_NTSC_OFFSET 104 		 // 
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDI_NTSC_DEFAULT_VALUE 8324 		 //
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDI_NTSC_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDI_NTSC_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDI_NTSC_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDI_NTSC_REG_BIT_DEFAULT 8324
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_3G_NTSC_OFFSET 108 		 // 
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_3G_NTSC_DEFAULT_VALUE 5052 		 //
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_3G_NTSC_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_3G_NTSC_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_3G_NTSC_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_3G_NTSC_REG_BIT_DEFAULT 5052
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDPSF_PAL_OFFSET 112 		 // 
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDPSF_PAL_DEFAULT_VALUE 8857 		 //
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDPSF_PAL_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDPSF_PAL_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDPSF_PAL_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDPSF_PAL_REG_BIT_DEFAULT 8857
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDPSF_NTSC_OFFSET 116 		 // 
#define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDPSF_NTSC_DEFAULT_VALUE 9268 		 //
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDPSF_NTSC_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDPSF_NTSC_REG_BIT_MSB 31
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDPSF_NTSC_REG_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TIMING_OUT_TOF_DLY_HDPSF_NTSC_REG_BIT_DEFAULT 9268
#define CITRA_COMMON_TIMING_TOF_ALIGN_OFFSET 144 		 // 
#define CITRA_COMMON_TIMING_TOF_ALIGN_DEFAULT_VALUE 1 		 //
    #define CITRA_COMMON_TIMING_TOF_ALIGN_HVF_GEN_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_TOF_ALIGN_HVF_GEN_BIT_MSB 0
    #define CITRA_COMMON_TIMING_TOF_ALIGN_HVF_GEN_BIT_MASK 0x1
    #define CITRA_COMMON_TIMING_TOF_ALIGN_HVF_GEN_BIT_DEFAULT 1
    #define CITRA_COMMON_TIMING_TOF_ALIGN_CE_GEN_BIT_LSB 1 		 // 
    #define CITRA_COMMON_TIMING_TOF_ALIGN_CE_GEN_BIT_MSB 1
    #define CITRA_COMMON_TIMING_TOF_ALIGN_CE_GEN_BIT_MASK 0x2
    #define CITRA_COMMON_TIMING_TOF_ALIGN_CE_GEN_BIT_DEFAULT 0
#define CITRA_COMMON_TIMING_LOAD_CTRL_OFFSET 148 		 // 
#define CITRA_COMMON_TIMING_LOAD_CTRL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TIMING_LOAD_CTRL_OVERRIDE_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TIMING_LOAD_CTRL_OVERRIDE_BIT_MSB 0
    #define CITRA_COMMON_TIMING_LOAD_CTRL_OVERRIDE_BIT_MASK 0x1
    #define CITRA_COMMON_TIMING_LOAD_CTRL_OVERRIDE_BIT_DEFAULT 0

//=== SECTION NAME: UART === None ===
#define CITRA_COMMON_UART_ADDRESS 		(((0)+65536)+512)
#define CITRA_COMMON_UART_RPT_QTY 		1
#define CITRA_COMMON_UART_TOT_QTY 		4
#define CITRA_COMMON_UART_RX_FIFO_OFFSET 0 		 //Receive data FIFO
#define CITRA_COMMON_UART_RX_FIFO_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_UART_RX_FIFO_RX_DATA_BIT_LSB 0 		 //UART receive data
    #define CITRA_COMMON_UART_RX_FIFO_RX_DATA_BIT_MSB 31
    #define CITRA_COMMON_UART_RX_FIFO_RX_DATA_BIT_MASK 0xffffffff
    #define CITRA_COMMON_UART_RX_FIFO_RX_DATA_BIT_DEFAULT 0
#define CITRA_COMMON_UART_TX_FIFO_OFFSET 4 		 //Transmit data FIFO
#define CITRA_COMMON_UART_TX_FIFO_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_UART_TX_FIFO_TX_DATA_BIT_LSB 0 		 //UART transmit data
    #define CITRA_COMMON_UART_TX_FIFO_TX_DATA_BIT_MSB 31
    #define CITRA_COMMON_UART_TX_FIFO_TX_DATA_BIT_MASK 0xffffffff
    #define CITRA_COMMON_UART_TX_FIFO_TX_DATA_BIT_DEFAULT 0
#define CITRA_COMMON_UART_STAT_REG_OFFSET 8 		 //UART Lite status register
#define CITRA_COMMON_UART_STAT_REG_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_UART_STAT_REG_RX_FIFO_VALID_DATA_BIT_LSB 0 		 //Indicates if the receive FIFO has data.
    #define CITRA_COMMON_UART_STAT_REG_RX_FIFO_VALID_DATA_BIT_MSB 0
    #define CITRA_COMMON_UART_STAT_REG_RX_FIFO_VALID_DATA_BIT_MASK 0x1
    #define CITRA_COMMON_UART_STAT_REG_RX_FIFO_VALID_DATA_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_STAT_REG_RX_FIFO_FULL_BIT_LSB 1 		 //Indicates if the receive FIFO is full.
    #define CITRA_COMMON_UART_STAT_REG_RX_FIFO_FULL_BIT_MSB 1
    #define CITRA_COMMON_UART_STAT_REG_RX_FIFO_FULL_BIT_MASK 0x2
    #define CITRA_COMMON_UART_STAT_REG_RX_FIFO_FULL_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_STAT_REG_TX_FIFO_EMPTY_BIT_LSB 2 		 //Indicates if the transmit FIFO is empty.
    #define CITRA_COMMON_UART_STAT_REG_TX_FIFO_EMPTY_BIT_MSB 2
    #define CITRA_COMMON_UART_STAT_REG_TX_FIFO_EMPTY_BIT_MASK 0x4
    #define CITRA_COMMON_UART_STAT_REG_TX_FIFO_EMPTY_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_STAT_REG_TX_FIFO_FULL_BIT_LSB 3 		 //Indicates if the transmit FIFO is full.
    #define CITRA_COMMON_UART_STAT_REG_TX_FIFO_FULL_BIT_MSB 3
    #define CITRA_COMMON_UART_STAT_REG_TX_FIFO_FULL_BIT_MASK 0x8
    #define CITRA_COMMON_UART_STAT_REG_TX_FIFO_FULL_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_STAT_REG_INTR_ENABLED_BIT_LSB 4 		 //Indicates that interrupts is enabled.
    #define CITRA_COMMON_UART_STAT_REG_INTR_ENABLED_BIT_MSB 4
    #define CITRA_COMMON_UART_STAT_REG_INTR_ENABLED_BIT_MASK 0x10
    #define CITRA_COMMON_UART_STAT_REG_INTR_ENABLED_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_STAT_REG_OVERRUN_ERROR_BIT_LSB 5 		 //Comment follows: 
      //Indicates that a overrun error has occurred after the last time 
      //the status register was read. Overrun is when a new character 
      //has been received but the receive FIFO is full. The received 
      //character is ignored and not written into the receive FIFO. This 
      //bit is cleared when the status register is read. 
    #define CITRA_COMMON_UART_STAT_REG_OVERRUN_ERROR_BIT_MSB 5
    #define CITRA_COMMON_UART_STAT_REG_OVERRUN_ERROR_BIT_MASK 0x20
    #define CITRA_COMMON_UART_STAT_REG_OVERRUN_ERROR_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_STAT_REG_FRAME_ERROR_BIT_LSB 6 		 //Comment follows: 
      //Indicates that a frame error has occurred after the last time the 
      //status register was read. Frame error is defined as detection of 
      //a stop bit with the value 0. The receive character is ignored and 
      //not written to the receive FIFO. 
      //This bit is cleared when the status register is read. 
    #define CITRA_COMMON_UART_STAT_REG_FRAME_ERROR_BIT_MSB 6
    #define CITRA_COMMON_UART_STAT_REG_FRAME_ERROR_BIT_MASK 0x40
    #define CITRA_COMMON_UART_STAT_REG_FRAME_ERROR_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_STAT_REG_PARITY_ERROR_BIT_LSB 7 		 //Comment follows: 
      //Indicates that a parity error has occurred after the last time the 
      //status register was read. If the UART is configured without any 
      //parity handling, this bit is always 0. 
      //The received character is written into the receive FIFO. 
      //This bit is cleared when the status register is read. 
    #define CITRA_COMMON_UART_STAT_REG_PARITY_ERROR_BIT_MSB 7
    #define CITRA_COMMON_UART_STAT_REG_PARITY_ERROR_BIT_MASK 0x80
    #define CITRA_COMMON_UART_STAT_REG_PARITY_ERROR_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_STAT_REG_RESERVED_BIT_LSB 8 		 //Reserved
    #define CITRA_COMMON_UART_STAT_REG_RESERVED_BIT_MSB 31
    #define CITRA_COMMON_UART_STAT_REG_RESERVED_BIT_MASK 0xffffff00
    #define CITRA_COMMON_UART_STAT_REG_RESERVED_BIT_DEFAULT 0
#define CITRA_COMMON_UART_CTRL_REG_OFFSET 12 		 //UART Lite control register
#define CITRA_COMMON_UART_CTRL_REG_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_UART_CTRL_REG_RST_TX_FIFO_BIT_LSB 0 		 //Reset/clear the transmit FIFO
    #define CITRA_COMMON_UART_CTRL_REG_RST_TX_FIFO_BIT_MSB 0
    #define CITRA_COMMON_UART_CTRL_REG_RST_TX_FIFO_BIT_MASK 0x1
    #define CITRA_COMMON_UART_CTRL_REG_RST_TX_FIFO_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_CTRL_REG_RST_RX_FIFO_BIT_LSB 1 		 //Reset/clear the receive FIFO
    #define CITRA_COMMON_UART_CTRL_REG_RST_RX_FIFO_BIT_MSB 1
    #define CITRA_COMMON_UART_CTRL_REG_RST_RX_FIFO_BIT_MASK 0x2
    #define CITRA_COMMON_UART_CTRL_REG_RST_RX_FIFO_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_CTRL_REG_RESERVED1_BIT_LSB 2 		 //Reserved
    #define CITRA_COMMON_UART_CTRL_REG_RESERVED1_BIT_MSB 3
    #define CITRA_COMMON_UART_CTRL_REG_RESERVED1_BIT_MASK 0xc
    #define CITRA_COMMON_UART_CTRL_REG_RESERVED1_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_CTRL_REG_ENABLE_INTR_BIT_LSB 4 		 //Enable interrupt for the AXI UART Lite
    #define CITRA_COMMON_UART_CTRL_REG_ENABLE_INTR_BIT_MSB 4
    #define CITRA_COMMON_UART_CTRL_REG_ENABLE_INTR_BIT_MASK 0x10
    #define CITRA_COMMON_UART_CTRL_REG_ENABLE_INTR_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_CTRL_REG_RESERVED0_BIT_LSB 5 		 //Reserved
    #define CITRA_COMMON_UART_CTRL_REG_RESERVED0_BIT_MSB 31
    #define CITRA_COMMON_UART_CTRL_REG_RESERVED0_BIT_MASK 0xffffffe0
    #define CITRA_COMMON_UART_CTRL_REG_RESERVED0_BIT_DEFAULT 0

//=== SECTION NAME: FAN ===  ===
#define CITRA_COMMON_FAN_ADDRESS 		(((0)+65536)+768)
#define CITRA_COMMON_FAN_RPT_QTY 		1
#define CITRA_COMMON_FAN_TOT_QTY 		2
#define CITRA_COMMON_FAN_STATUS_OFFSET 0 		 // 
#define CITRA_COMMON_FAN_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_FAN_STATUS_PERIOD_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_FAN_STATUS_PERIOD_REG_BIT_MSB 21
    #define CITRA_COMMON_FAN_STATUS_PERIOD_REG_BIT_MASK 0x3fffff
    #define CITRA_COMMON_FAN_STATUS_PERIOD_REG_BIT_DEFAULT 0
    #define CITRA_COMMON_FAN_STATUS_STALL_REG_BIT_LSB 31 		 // 
    #define CITRA_COMMON_FAN_STATUS_STALL_REG_BIT_MSB 31
    #define CITRA_COMMON_FAN_STATUS_STALL_REG_BIT_MASK 0x80000000
    #define CITRA_COMMON_FAN_STATUS_STALL_REG_BIT_DEFAULT 0
#define CITRA_COMMON_FAN_ACTIVE_COUNT_OFFSET 4 		 // 
#define CITRA_COMMON_FAN_ACTIVE_COUNT_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_FAN_ACTIVE_COUNT_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_FAN_ACTIVE_COUNT_REG_BIT_MSB 21
    #define CITRA_COMMON_FAN_ACTIVE_COUNT_REG_BIT_MASK 0x3fffff
    #define CITRA_COMMON_FAN_ACTIVE_COUNT_REG_BIT_DEFAULT 0

//=== SECTION NAME: TONE_GEN ===  ===
#define CITRA_COMMON_TONE_GEN_ADDRESS 		(((0)+65536)+1536)
#define CITRA_COMMON_TONE_GEN_RPT_QTY 		1
#define CITRA_COMMON_TONE_GEN_TOT_QTY 		6
#define CITRA_COMMON_TONE_GEN_TONE_SELECT_OFFSET 0 		 // 
#define CITRA_COMMON_TONE_GEN_TONE_SELECT_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TONE_GEN_TONE_SELECT_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TONE_GEN_TONE_SELECT_REG_BIT_MSB 0
    #define CITRA_COMMON_TONE_GEN_TONE_SELECT_REG_BIT_MASK 0x1
    #define CITRA_COMMON_TONE_GEN_TONE_SELECT_REG_BIT_DEFAULT 0
#define CITRA_COMMON_TONE_GEN_LEVEL_OFFSET 4 		 // 
#define CITRA_COMMON_TONE_GEN_LEVEL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TONE_GEN_LEVEL_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TONE_GEN_LEVEL_REG_BIT_MSB 8
    #define CITRA_COMMON_TONE_GEN_LEVEL_REG_BIT_MASK 0x1ff
    #define CITRA_COMMON_TONE_GEN_LEVEL_REG_BIT_DEFAULT 0
#define CITRA_COMMON_TONE_GEN_FREQ_OFFSET 8 		 // 
#define CITRA_COMMON_TONE_GEN_FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TONE_GEN_FREQ_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TONE_GEN_FREQ_REG_BIT_MSB 15
    #define CITRA_COMMON_TONE_GEN_FREQ_REG_BIT_MASK 0xffff
    #define CITRA_COMMON_TONE_GEN_FREQ_REG_BIT_DEFAULT 0
#define CITRA_COMMON_TONE_GEN_IN_ENABLE_OFFSET 32 		 // 
#define CITRA_COMMON_TONE_GEN_IN_ENABLE_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TONE_GEN_IN_ENABLE_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TONE_GEN_IN_ENABLE_REG_BIT_MSB 8
    #define CITRA_COMMON_TONE_GEN_IN_ENABLE_REG_BIT_MASK 0x1ff
    #define CITRA_COMMON_TONE_GEN_IN_ENABLE_REG_BIT_DEFAULT 0
#define CITRA_COMMON_TONE_GEN_OUT_ENABLE_OFFSET 36 		 // 
#define CITRA_COMMON_TONE_GEN_OUT_ENABLE_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TONE_GEN_OUT_ENABLE_REG_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TONE_GEN_OUT_ENABLE_REG_BIT_MSB 8
    #define CITRA_COMMON_TONE_GEN_OUT_ENABLE_REG_BIT_MASK 0x1ff
    #define CITRA_COMMON_TONE_GEN_OUT_ENABLE_REG_BIT_DEFAULT 0
#define CITRA_COMMON_TONE_GEN_ENG_TEST_OFFSET 40 		 // 
#define CITRA_COMMON_TONE_GEN_ENG_TEST_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TONE_GEN_ENG_TEST_TEST_DATA_SELECT_BIT_LSB 0 		 // 
    #define CITRA_COMMON_TONE_GEN_ENG_TEST_TEST_DATA_SELECT_BIT_MSB 0
    #define CITRA_COMMON_TONE_GEN_ENG_TEST_TEST_DATA_SELECT_BIT_MASK 0x1
    #define CITRA_COMMON_TONE_GEN_ENG_TEST_TEST_DATA_SELECT_BIT_DEFAULT 0

//=== SECTION NAME: MSIX_INTERRUPTS === None ===
#define CITRA_COMMON_MSIX_INTERRUPTS_ADDRESS 		(((0)+65536)+4096)
#define CITRA_COMMON_MSIX_INTERRUPTS_RPT_QTY 		1
#define CITRA_COMMON_MSIX_INTERRUPTS_TOT_QTY 		1
#define CITRA_COMMON_MSIX_INTERRUPTS_TODO_OFFSET 0 		 //None
#define CITRA_COMMON_MSIX_INTERRUPTS_TODO_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_MSIX_INTERRUPTS_TODO_TODO_BIT_LSB 0 		 //None
    #define CITRA_COMMON_MSIX_INTERRUPTS_TODO_TODO_BIT_MSB 15
    #define CITRA_COMMON_MSIX_INTERRUPTS_TODO_TODO_BIT_MASK 0xffff
    #define CITRA_COMMON_MSIX_INTERRUPTS_TODO_TODO_BIT_DEFAULT 0

//=== SECTION NAME: SYS_MONITOR === None ===
#define CITRA_COMMON_SYS_MONITOR_ADDRESS 		(((0)+65536)+8192)
#define CITRA_COMMON_SYS_MONITOR_RPT_QTY 		1
#define CITRA_COMMON_SYS_MONITOR_TOT_QTY 		1
#define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_OFFSET 1024 		 //None
#define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_VALUE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_VALUE_BIT_MSB 15
    #define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_VALUE_BIT_MASK 0xffff
    #define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_VALUE_BIT_DEFAULT 0

//=== SECTION NAME: REAR_IO === None ===
#define CITRA_REAR_IO_ADDRESS 		((0)+131072)
#define CITRA_REAR_IO_RPT_QTY 		1
#define CITRA_REAR_IO_TOT_QTY 		201

//=== SECTION NAME: RP_QUAD === None ===
#define CITRA_REAR_IO_RP_QUAD_ADDRESS(RP_QUAD_INDEX) 		(((0)+131072)+0+((RP_QUAD_INDEX)*(135168-131072)))
#define CITRA_REAR_IO_RP_QUAD_RPT_QTY 		3
#define CITRA_REAR_IO_RP_QUAD_TOT_QTY 		201

//=== SECTION NAME: SDI ===  ===
#define CITRA_REAR_IO_RP_QUAD_SDI_ADDRESS(RP_QUAD_INDEX) 		((((0)+131072)+0+((RP_QUAD_INDEX)*(135168-131072)))+0)
#define CITRA_REAR_IO_RP_QUAD_SDI_RPT_QTY 		1
#define CITRA_REAR_IO_RP_QUAD_SDI_TOT_QTY 		66
#define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_OFFSET 0 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_DEFAULT_VALUE 268503056 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_FORMAT_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_FORMAT_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_FORMAT_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_FORMAT_BIT_DEFAULT 2064
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_DISABLE_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_DISABLE_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_DISABLE_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_DISABLE_BIT_DEFAULT 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_INSERT_VPID_BIT_LSB 17 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_INSERT_VPID_BIT_MSB 17
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_INSERT_VPID_BIT_MASK 0x20000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_INSERT_VPID_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_DISABLE_CRC_BIT_LSB 18 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_DISABLE_CRC_BIT_MSB 18
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_DISABLE_CRC_BIT_MASK 0x40000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_DISABLE_CRC_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_ASI_TX_EN_BIT_LSB 20 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_ASI_TX_EN_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_ASI_TX_EN_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_ASI_TX_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_RESET_BIT_LSB 24 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_RESET_BIT_MSB 24
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_RESET_BIT_MASK 0x1000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_RESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_CPLL_RESET_BIT_LSB 25 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_CPLL_RESET_BIT_MSB 25
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_CPLL_RESET_BIT_MASK 0x2000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_CPLL_RESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_MADI_TX_LB_BIT_LSB 27 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_MADI_TX_LB_BIT_MSB 27
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_MADI_TX_LB_BIT_MASK 0x8000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_MADI_TX_LB_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_MADI_TX_RST_BIT_LSB 28 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_MADI_TX_RST_BIT_MSB 28
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_MADI_TX_RST_BIT_MASK 0x10000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_MADI_TX_RST_BIT_DEFAULT 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_MADI_TX_EN_BIT_LSB 29 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_MADI_TX_EN_BIT_MSB 29
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_MADI_TX_EN_BIT_MASK 0x20000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_MADI_TX_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_GTH_CFG_BIT_LSB 31 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_GTH_CFG_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_GTH_CFG_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_GTH_CFG_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_OFFSET 4 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_TX_QPLL_LOCK_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_TX_QPLL_LOCK_BIT_MSB 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_TX_QPLL_LOCK_BIT_MASK 0x1
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_TX_QPLL_LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_TX_CPLL_LOCK_BIT_LSB 1 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_TX_CPLL_LOCK_BIT_MSB 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_TX_CPLL_LOCK_BIT_MASK 0x2
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_TX_CPLL_LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_GTHTXRESET_BIT_LSB 2 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_GTHTXRESET_BIT_MSB 2
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_GTHTXRESET_BIT_MASK 0x4
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_GTHTXRESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_CFG_DONE_BIT_LSB 3 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_CFG_DONE_BIT_MSB 3
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_CFG_DONE_BIT_MASK 0x8
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_CFG_DONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_RESETDONE_BIT_LSB 4 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_RESETDONE_BIT_MSB 4
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_RESETDONE_BIT_MASK 0x10
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_RESETDONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_MADI_TX_ERROR_BIT_LSB 8 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_MADI_TX_ERROR_BIT_MSB 8
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_MADI_TX_ERROR_BIT_MASK 0x100
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_STATUS_MADI_TX_ERROR_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_TX0_TPG_OFFSET 8 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_TX0_TPG_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_TPG_PAT_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_TPG_PAT_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_TPG_PAT_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_TPG_PAT_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_TPG_EN_BIT_LSB 31 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_TPG_EN_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_TPG_EN_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX0_TPG_EN_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_OFFSET 12 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_DEFAULT_VALUE 134219792 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_FORMAT_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_FORMAT_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_FORMAT_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_FORMAT_BIT_DEFAULT 2064
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_ASI_RX_EN_BIT_LSB 20 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_ASI_RX_EN_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_ASI_RX_EN_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_ASI_RX_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_RESET_BIT_LSB 24 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_RESET_BIT_MSB 24
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_RESET_BIT_MASK 0x1000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_RESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_MADI_RX_RST_BIT_LSB 27 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_MADI_RX_RST_BIT_MSB 27
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_MADI_RX_RST_BIT_MASK 0x8000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_MADI_RX_RST_BIT_DEFAULT 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_MADI_RX_EN_BIT_LSB 28 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_MADI_RX_EN_BIT_MSB 28
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_MADI_RX_EN_BIT_MASK 0x10000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_MADI_RX_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_TPG_OUT_EN_BIT_LSB 29 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_TPG_OUT_EN_BIT_MSB 29
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_TPG_OUT_EN_BIT_MASK 0x20000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_TPG_OUT_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_CLR_CRC_ERROR_BIT_LSB 30 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_CLR_CRC_ERROR_BIT_MSB 30
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_CLR_CRC_ERROR_BIT_MASK 0x40000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_CLR_CRC_ERROR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_GTH_CFG_BIT_LSB 31 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_GTH_CFG_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_GTH_CFG_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_GTH_CFG_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_OFFSET 16 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_FORMAT_DET_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_FORMAT_DET_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_FORMAT_DET_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_FORMAT_DET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_FORMAT_VALID_BIT_LSB 12 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_FORMAT_VALID_BIT_MSB 12
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_FORMAT_VALID_BIT_MASK 0x1000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_FORMAT_VALID_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_SIGNAL_LOSS_BIT_LSB 14 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_SIGNAL_LOSS_BIT_MSB 14
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_SIGNAL_LOSS_BIT_MASK 0x4000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_SIGNAL_LOSS_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_QPLL0LOCK_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_QPLL0LOCK_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_QPLL0LOCK_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_QPLL0LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_GTHRXRESET_BIT_LSB 17 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_GTHRXRESET_BIT_MSB 17
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_GTHRXRESET_BIT_MASK 0x20000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_GTHRXRESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_CFG_DONE_BIT_LSB 18 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_CFG_DONE_BIT_MSB 18
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_CFG_DONE_BIT_MASK 0x40000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_CFG_DONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_RESETDONE_BIT_LSB 19 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_RESETDONE_BIT_MSB 19
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_RESETDONE_BIT_MASK 0x80000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_RESETDONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_CRC_ERROR_BIT_LSB 20 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_CRC_ERROR_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_CRC_ERROR_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_CRC_ERROR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_MADI_PRESENT_BIT_LSB 21 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_MADI_PRESENT_BIT_MSB 21
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_MADI_PRESENT_BIT_MASK 0x200000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_MADI_PRESENT_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_MADI_RX_ERROR_BIT_LSB 22 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_MADI_RX_ERROR_BIT_MSB 22
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_MADI_RX_ERROR_BIT_MASK 0x400000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_MADI_RX_ERROR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_DVB_ASI_PRESENT_BIT_LSB 24 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_DVB_ASI_PRESENT_BIT_MSB 24
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_DVB_ASI_PRESENT_BIT_MASK 0x1000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_DVB_ASI_PRESENT_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_RX0_FLYWHEEL_CTRL_OFFSET 20 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_RX0_FLYWHEEL_CTRL_DEFAULT_VALUE 2064 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_FLYWHEEL_CTRL_FORMAT_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_FLYWHEEL_CTRL_FORMAT_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_FLYWHEEL_CTRL_FORMAT_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_FLYWHEEL_CTRL_FORMAT_BIT_DEFAULT 2064
#define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_OFFSET 24 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_DEFAULT_VALUE 268503056 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_FORMAT_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_FORMAT_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_FORMAT_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_FORMAT_BIT_DEFAULT 2064
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_DISABLE_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_DISABLE_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_DISABLE_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_DISABLE_BIT_DEFAULT 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_INSERT_VPID_BIT_LSB 17 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_INSERT_VPID_BIT_MSB 17
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_INSERT_VPID_BIT_MASK 0x20000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_INSERT_VPID_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_DISABLE_CRC_BIT_LSB 18 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_DISABLE_CRC_BIT_MSB 18
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_DISABLE_CRC_BIT_MASK 0x40000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_DISABLE_CRC_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_ASI_TX_EN_BIT_LSB 20 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_ASI_TX_EN_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_ASI_TX_EN_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_ASI_TX_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_RESET_BIT_LSB 24 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_RESET_BIT_MSB 24
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_RESET_BIT_MASK 0x1000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_RESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_CPLL_RESET_BIT_LSB 25 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_CPLL_RESET_BIT_MSB 25
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_CPLL_RESET_BIT_MASK 0x2000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_CPLL_RESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_MADI_TX_LB_BIT_LSB 27 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_MADI_TX_LB_BIT_MSB 27
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_MADI_TX_LB_BIT_MASK 0x8000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_MADI_TX_LB_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_MADI_TX_RST_BIT_LSB 28 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_MADI_TX_RST_BIT_MSB 28
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_MADI_TX_RST_BIT_MASK 0x10000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_MADI_TX_RST_BIT_DEFAULT 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_MADI_TX_EN_BIT_LSB 29 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_MADI_TX_EN_BIT_MSB 29
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_MADI_TX_EN_BIT_MASK 0x20000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_MADI_TX_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_GTH_CFG_BIT_LSB 31 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_GTH_CFG_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_GTH_CFG_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_GTH_CFG_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_OFFSET 28 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_TX_QPLL_LOCK_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_TX_QPLL_LOCK_BIT_MSB 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_TX_QPLL_LOCK_BIT_MASK 0x1
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_TX_QPLL_LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_TX_CPLL_LOCK_BIT_LSB 1 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_TX_CPLL_LOCK_BIT_MSB 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_TX_CPLL_LOCK_BIT_MASK 0x2
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_TX_CPLL_LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_GTHTXRESET_BIT_LSB 2 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_GTHTXRESET_BIT_MSB 2
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_GTHTXRESET_BIT_MASK 0x4
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_GTHTXRESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_CFG_DONE_BIT_LSB 3 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_CFG_DONE_BIT_MSB 3
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_CFG_DONE_BIT_MASK 0x8
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_CFG_DONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_RESETDONE_BIT_LSB 4 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_RESETDONE_BIT_MSB 4
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_RESETDONE_BIT_MASK 0x10
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_RESETDONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_MADI_TX_ERROR_BIT_LSB 5 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_MADI_TX_ERROR_BIT_MSB 5
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_MADI_TX_ERROR_BIT_MASK 0x20
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_STATUS_MADI_TX_ERROR_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_TX1_TPG_OFFSET 32 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_TX1_TPG_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_TPG_PAT_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_TPG_PAT_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_TPG_PAT_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_TPG_PAT_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_TPG_EN_BIT_LSB 31 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_TPG_EN_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_TPG_EN_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX1_TPG_EN_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_OFFSET 36 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_DEFAULT_VALUE 134219792 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_FORMAT_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_FORMAT_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_FORMAT_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_FORMAT_BIT_DEFAULT 2064
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_ASI_RX_EN_BIT_LSB 20 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_ASI_RX_EN_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_ASI_RX_EN_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_ASI_RX_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_RESET_BIT_LSB 24 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_RESET_BIT_MSB 24
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_RESET_BIT_MASK 0x1000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_RESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_MADI_RX_RST_BIT_LSB 27 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_MADI_RX_RST_BIT_MSB 27
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_MADI_RX_RST_BIT_MASK 0x8000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_MADI_RX_RST_BIT_DEFAULT 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_MADI_RX_EN_BIT_LSB 28 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_MADI_RX_EN_BIT_MSB 28
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_MADI_RX_EN_BIT_MASK 0x10000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_MADI_RX_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_TPG_OUT_EN_BIT_LSB 29 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_TPG_OUT_EN_BIT_MSB 29
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_TPG_OUT_EN_BIT_MASK 0x20000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_TPG_OUT_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_CLR_CRC_ERROR_BIT_LSB 30 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_CLR_CRC_ERROR_BIT_MSB 30
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_CLR_CRC_ERROR_BIT_MASK 0x40000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_CLR_CRC_ERROR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_GTH_CFG_BIT_LSB 31 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_GTH_CFG_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_GTH_CFG_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_GTH_CFG_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_OFFSET 40 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_FORMAT_DET_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_FORMAT_DET_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_FORMAT_DET_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_FORMAT_DET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_FORMAT_VALID_BIT_LSB 12 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_FORMAT_VALID_BIT_MSB 12
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_FORMAT_VALID_BIT_MASK 0x1000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_FORMAT_VALID_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_SIGNAL_LOSS_BIT_LSB 14 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_SIGNAL_LOSS_BIT_MSB 14
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_SIGNAL_LOSS_BIT_MASK 0x4000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_SIGNAL_LOSS_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_QPLL0LOCK_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_QPLL0LOCK_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_QPLL0LOCK_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_QPLL0LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_GTHRXRESET_BIT_LSB 17 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_GTHRXRESET_BIT_MSB 17
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_GTHRXRESET_BIT_MASK 0x20000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_GTHRXRESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_CFG_DONE_BIT_LSB 18 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_CFG_DONE_BIT_MSB 18
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_CFG_DONE_BIT_MASK 0x40000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_CFG_DONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_RESETDONE_BIT_LSB 19 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_RESETDONE_BIT_MSB 19
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_RESETDONE_BIT_MASK 0x80000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_RESETDONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_CRC_ERROR_BIT_LSB 20 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_CRC_ERROR_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_CRC_ERROR_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_CRC_ERROR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_MADI_PRESENT_BIT_LSB 21 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_MADI_PRESENT_BIT_MSB 21
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_MADI_PRESENT_BIT_MASK 0x200000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_MADI_PRESENT_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_MADI_RX_ERROR_BIT_LSB 22 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_MADI_RX_ERROR_BIT_MSB 22
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_MADI_RX_ERROR_BIT_MASK 0x400000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_MADI_RX_ERROR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_DVB_ASI_PRESENT_BIT_LSB 24 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_DVB_ASI_PRESENT_BIT_MSB 24
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_DVB_ASI_PRESENT_BIT_MASK 0x1000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_STATUS_DVB_ASI_PRESENT_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_RX1_FLYWHEEL_CTRL_OFFSET 44 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_RX1_FLYWHEEL_CTRL_DEFAULT_VALUE 2064 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_FLYWHEEL_CTRL_FORMAT_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_FLYWHEEL_CTRL_FORMAT_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_FLYWHEEL_CTRL_FORMAT_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_FLYWHEEL_CTRL_FORMAT_BIT_DEFAULT 2064
#define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_OFFSET 48 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_DEFAULT_VALUE 268503056 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_FORMAT_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_FORMAT_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_FORMAT_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_FORMAT_BIT_DEFAULT 2064
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_DISABLE_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_DISABLE_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_DISABLE_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_DISABLE_BIT_DEFAULT 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_INSERT_VPID_BIT_LSB 17 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_INSERT_VPID_BIT_MSB 17
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_INSERT_VPID_BIT_MASK 0x20000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_INSERT_VPID_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_DISABLE_CRC_BIT_LSB 18 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_DISABLE_CRC_BIT_MSB 18
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_DISABLE_CRC_BIT_MASK 0x40000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_DISABLE_CRC_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_ASI_TX_EN_BIT_LSB 20 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_ASI_TX_EN_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_ASI_TX_EN_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_ASI_TX_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_RESET_BIT_LSB 24 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_RESET_BIT_MSB 24
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_RESET_BIT_MASK 0x1000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_RESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_CPLL_RESET_BIT_LSB 25 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_CPLL_RESET_BIT_MSB 25
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_CPLL_RESET_BIT_MASK 0x2000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_CPLL_RESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_MADI_TX_LB_BIT_LSB 27 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_MADI_TX_LB_BIT_MSB 27
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_MADI_TX_LB_BIT_MASK 0x8000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_MADI_TX_LB_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_MADI_TX_RST_BIT_LSB 28 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_MADI_TX_RST_BIT_MSB 28
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_MADI_TX_RST_BIT_MASK 0x10000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_MADI_TX_RST_BIT_DEFAULT 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_MADI_TX_EN_BIT_LSB 29 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_MADI_TX_EN_BIT_MSB 29
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_MADI_TX_EN_BIT_MASK 0x20000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_MADI_TX_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_GTH_CFG_BIT_LSB 31 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_GTH_CFG_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_GTH_CFG_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_GTH_CFG_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_OFFSET 52 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_TX_QPLL_LOCK_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_TX_QPLL_LOCK_BIT_MSB 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_TX_QPLL_LOCK_BIT_MASK 0x1
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_TX_QPLL_LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_TX_CPLL_LOCK_BIT_LSB 1 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_TX_CPLL_LOCK_BIT_MSB 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_TX_CPLL_LOCK_BIT_MASK 0x2
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_TX_CPLL_LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_GTHTXRESET_BIT_LSB 2 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_GTHTXRESET_BIT_MSB 2
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_GTHTXRESET_BIT_MASK 0x4
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_GTHTXRESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_CFG_DONE_BIT_LSB 3 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_CFG_DONE_BIT_MSB 3
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_CFG_DONE_BIT_MASK 0x8
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_CFG_DONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_RESETDONE_BIT_LSB 4 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_RESETDONE_BIT_MSB 4
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_RESETDONE_BIT_MASK 0x10
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_RESETDONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_MADI_TX_ERROR_BIT_LSB 5 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_MADI_TX_ERROR_BIT_MSB 5
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_MADI_TX_ERROR_BIT_MASK 0x20
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_STATUS_MADI_TX_ERROR_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_TX2_TPG_OFFSET 56 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_TX2_TPG_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_TPG_PAT_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_TPG_PAT_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_TPG_PAT_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_TPG_PAT_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_TPG_EN_BIT_LSB 31 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_TPG_EN_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_TPG_EN_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX2_TPG_EN_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_OFFSET 60 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_DEFAULT_VALUE 134219792 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_FORMAT_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_FORMAT_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_FORMAT_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_FORMAT_BIT_DEFAULT 2064
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_ASI_RX_EN_BIT_LSB 20 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_ASI_RX_EN_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_ASI_RX_EN_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_ASI_RX_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_RESET_BIT_LSB 24 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_RESET_BIT_MSB 24
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_RESET_BIT_MASK 0x1000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_RESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_MADI_RX_RST_BIT_LSB 27 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_MADI_RX_RST_BIT_MSB 27
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_MADI_RX_RST_BIT_MASK 0x8000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_MADI_RX_RST_BIT_DEFAULT 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_MADI_RX_EN_BIT_LSB 28 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_MADI_RX_EN_BIT_MSB 28
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_MADI_RX_EN_BIT_MASK 0x10000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_MADI_RX_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_TPG_OUT_EN_BIT_LSB 29 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_TPG_OUT_EN_BIT_MSB 29
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_TPG_OUT_EN_BIT_MASK 0x20000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_TPG_OUT_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_CLR_CRC_ERROR_BIT_LSB 30 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_CLR_CRC_ERROR_BIT_MSB 30
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_CLR_CRC_ERROR_BIT_MASK 0x40000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_CLR_CRC_ERROR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_GTH_CFG_BIT_LSB 31 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_GTH_CFG_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_GTH_CFG_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_GTH_CFG_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_OFFSET 64 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_FORMAT_DET_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_FORMAT_DET_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_FORMAT_DET_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_FORMAT_DET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_FORMAT_VALID_BIT_LSB 12 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_FORMAT_VALID_BIT_MSB 12
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_FORMAT_VALID_BIT_MASK 0x1000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_FORMAT_VALID_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_SIGNAL_LOSS_BIT_LSB 14 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_SIGNAL_LOSS_BIT_MSB 14
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_SIGNAL_LOSS_BIT_MASK 0x4000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_SIGNAL_LOSS_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_QPLL0LOCK_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_QPLL0LOCK_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_QPLL0LOCK_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_QPLL0LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_GTHRXRESET_BIT_LSB 17 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_GTHRXRESET_BIT_MSB 17
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_GTHRXRESET_BIT_MASK 0x20000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_GTHRXRESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_CFG_DONE_BIT_LSB 18 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_CFG_DONE_BIT_MSB 18
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_CFG_DONE_BIT_MASK 0x40000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_CFG_DONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_RESETDONE_BIT_LSB 19 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_RESETDONE_BIT_MSB 19
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_RESETDONE_BIT_MASK 0x80000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_RESETDONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_CRC_ERROR_BIT_LSB 20 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_CRC_ERROR_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_CRC_ERROR_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_CRC_ERROR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_MADI_PRESENT_BIT_LSB 21 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_MADI_PRESENT_BIT_MSB 21
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_MADI_PRESENT_BIT_MASK 0x200000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_MADI_PRESENT_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_MADI_RX_ERROR_BIT_LSB 22 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_MADI_RX_ERROR_BIT_MSB 22
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_MADI_RX_ERROR_BIT_MASK 0x400000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_MADI_RX_ERROR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_DVB_ASI_PRESENT_BIT_LSB 24 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_DVB_ASI_PRESENT_BIT_MSB 24
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_DVB_ASI_PRESENT_BIT_MASK 0x1000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_STATUS_DVB_ASI_PRESENT_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_RX2_FLYWHEEL_CTRL_OFFSET 68 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_RX2_FLYWHEEL_CTRL_DEFAULT_VALUE 2064 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_FLYWHEEL_CTRL_FORMAT_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_FLYWHEEL_CTRL_FORMAT_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_FLYWHEEL_CTRL_FORMAT_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_FLYWHEEL_CTRL_FORMAT_BIT_DEFAULT 2064
#define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_OFFSET 72 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_DEFAULT_VALUE 268503056 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_FORMAT_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_FORMAT_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_FORMAT_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_FORMAT_BIT_DEFAULT 2064
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_DISABLE_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_DISABLE_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_DISABLE_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_DISABLE_BIT_DEFAULT 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_INSERT_VPID_BIT_LSB 17 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_INSERT_VPID_BIT_MSB 17
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_INSERT_VPID_BIT_MASK 0x20000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_INSERT_VPID_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_DISABLE_CRC_BIT_LSB 18 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_DISABLE_CRC_BIT_MSB 18
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_DISABLE_CRC_BIT_MASK 0x40000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_DISABLE_CRC_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_ASI_TX_EN_BIT_LSB 20 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_ASI_TX_EN_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_ASI_TX_EN_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_ASI_TX_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_RESET_BIT_LSB 24 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_RESET_BIT_MSB 24
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_RESET_BIT_MASK 0x1000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_RESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_CPLL_RESET_BIT_LSB 25 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_CPLL_RESET_BIT_MSB 25
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_CPLL_RESET_BIT_MASK 0x2000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_CPLL_RESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_MADI_TX_LB_BIT_LSB 27 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_MADI_TX_LB_BIT_MSB 27
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_MADI_TX_LB_BIT_MASK 0x8000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_MADI_TX_LB_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_MADI_TX_RST_BIT_LSB 28 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_MADI_TX_RST_BIT_MSB 28
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_MADI_TX_RST_BIT_MASK 0x10000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_MADI_TX_RST_BIT_DEFAULT 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_MADI_TX_EN_BIT_LSB 29 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_MADI_TX_EN_BIT_MSB 29
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_MADI_TX_EN_BIT_MASK 0x20000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_MADI_TX_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_GTH_CFG_BIT_LSB 31 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_GTH_CFG_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_GTH_CFG_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_GTH_CFG_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_OFFSET 76 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_TX_QPLL_LOCK_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_TX_QPLL_LOCK_BIT_MSB 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_TX_QPLL_LOCK_BIT_MASK 0x1
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_TX_QPLL_LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_TX_CPLL_LOCK_BIT_LSB 1 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_TX_CPLL_LOCK_BIT_MSB 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_TX_CPLL_LOCK_BIT_MASK 0x2
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_TX_CPLL_LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_GTHTXRESET_BIT_LSB 2 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_GTHTXRESET_BIT_MSB 2
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_GTHTXRESET_BIT_MASK 0x4
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_GTHTXRESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_CFG_DONE_BIT_LSB 3 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_CFG_DONE_BIT_MSB 3
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_CFG_DONE_BIT_MASK 0x8
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_CFG_DONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_RESETDONE_BIT_LSB 4 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_RESETDONE_BIT_MSB 4
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_RESETDONE_BIT_MASK 0x10
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_RESETDONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_MADI_TX_ERROR_BIT_LSB 5 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_MADI_TX_ERROR_BIT_MSB 5
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_MADI_TX_ERROR_BIT_MASK 0x20
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_STATUS_MADI_TX_ERROR_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_TX3_TPG_OFFSET 80 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_TX3_TPG_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_TPG_PAT_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_TPG_PAT_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_TPG_PAT_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_TPG_PAT_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_TPG_EN_BIT_LSB 31 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_TPG_EN_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_TPG_EN_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_TX3_TPG_EN_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_OFFSET 84 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_DEFAULT_VALUE 134219792 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_FORMAT_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_FORMAT_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_FORMAT_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_FORMAT_BIT_DEFAULT 2064
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_ASI_RX_EN_BIT_LSB 20 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_ASI_RX_EN_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_ASI_RX_EN_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_ASI_RX_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_RESET_BIT_LSB 24 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_RESET_BIT_MSB 24
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_RESET_BIT_MASK 0x1000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_RESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_MADI_RX_RST_BIT_LSB 27 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_MADI_RX_RST_BIT_MSB 27
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_MADI_RX_RST_BIT_MASK 0x8000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_MADI_RX_RST_BIT_DEFAULT 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_MADI_RX_EN_BIT_LSB 28 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_MADI_RX_EN_BIT_MSB 28
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_MADI_RX_EN_BIT_MASK 0x10000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_MADI_RX_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_TPG_OUT_EN_BIT_LSB 29 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_TPG_OUT_EN_BIT_MSB 29
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_TPG_OUT_EN_BIT_MASK 0x20000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_TPG_OUT_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_CLR_CRC_ERROR_BIT_LSB 30 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_CLR_CRC_ERROR_BIT_MSB 30
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_CLR_CRC_ERROR_BIT_MASK 0x40000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_CLR_CRC_ERROR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_GTH_CFG_BIT_LSB 31 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_GTH_CFG_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_GTH_CFG_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_GTH_CFG_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_OFFSET 88 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_FORMAT_DET_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_FORMAT_DET_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_FORMAT_DET_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_FORMAT_DET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_FORMAT_VALID_BIT_LSB 12 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_FORMAT_VALID_BIT_MSB 12
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_FORMAT_VALID_BIT_MASK 0x1000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_FORMAT_VALID_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_SIGNAL_LOSS_BIT_LSB 14 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_SIGNAL_LOSS_BIT_MSB 14
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_SIGNAL_LOSS_BIT_MASK 0x4000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_SIGNAL_LOSS_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_QPLL0LOCK_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_QPLL0LOCK_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_QPLL0LOCK_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_QPLL0LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_GTHRXRESET_BIT_LSB 17 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_GTHRXRESET_BIT_MSB 17
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_GTHRXRESET_BIT_MASK 0x20000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_GTHRXRESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_CFG_DONE_BIT_LSB 18 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_CFG_DONE_BIT_MSB 18
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_CFG_DONE_BIT_MASK 0x40000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_CFG_DONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_RESETDONE_BIT_LSB 19 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_RESETDONE_BIT_MSB 19
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_RESETDONE_BIT_MASK 0x80000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_RESETDONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_CRC_ERROR_BIT_LSB 20 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_CRC_ERROR_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_CRC_ERROR_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_CRC_ERROR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_MADI_PRESENT_BIT_LSB 21 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_MADI_PRESENT_BIT_MSB 21
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_MADI_PRESENT_BIT_MASK 0x200000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_MADI_PRESENT_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_MADI_RX_ERROR_BIT_LSB 22 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_MADI_RX_ERROR_BIT_MSB 22
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_MADI_RX_ERROR_BIT_MASK 0x400000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_MADI_RX_ERROR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_DVB_ASI_PRESENT_BIT_LSB 24 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_DVB_ASI_PRESENT_BIT_MSB 24
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_DVB_ASI_PRESENT_BIT_MASK 0x1000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_STATUS_DVB_ASI_PRESENT_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_RX3_FLYWHEEL_CTRL_OFFSET 92 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_RX3_FLYWHEEL_CTRL_DEFAULT_VALUE 2064 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_FLYWHEEL_CTRL_FORMAT_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_FLYWHEEL_CTRL_FORMAT_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_FLYWHEEL_CTRL_FORMAT_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_FLYWHEEL_CTRL_FORMAT_BIT_DEFAULT 2064
#define CITRA_REAR_IO_RP_QUAD_SDI_CSR_OFFSET 96 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_CSR_DEFAULT_VALUE 240 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_CSR_QPLL0_LOCK_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_CSR_QPLL0_LOCK_BIT_MSB 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_CSR_QPLL0_LOCK_BIT_MASK 0x1
    #define CITRA_REAR_IO_RP_QUAD_SDI_CSR_QPLL0_LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_CSR_QPLL1_LOCK_BIT_LSB 1 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_CSR_QPLL1_LOCK_BIT_MSB 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_CSR_QPLL1_LOCK_BIT_MASK 0x2
    #define CITRA_REAR_IO_RP_QUAD_SDI_CSR_QPLL1_LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_CSR_RST_ALL_BIT_LSB 4 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_CSR_RST_ALL_BIT_MSB 7
    #define CITRA_REAR_IO_RP_QUAD_SDI_CSR_RST_ALL_BIT_MASK 0xf0
    #define CITRA_REAR_IO_RP_QUAD_SDI_CSR_RST_ALL_BIT_DEFAULT 15
    #define CITRA_REAR_IO_RP_QUAD_SDI_CSR_QPLL_RESET_BIT_LSB 31 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_CSR_QPLL_RESET_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_CSR_QPLL_RESET_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_CSR_QPLL_RESET_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_CHECKSUM_OFFSET 100 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_CHECKSUM_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_CHECKSUM_VALUE_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_CHECKSUM_VALUE_BIT_MSB 15
    #define CITRA_REAR_IO_RP_QUAD_SDI_CHECKSUM_VALUE_BIT_MASK 0xffff
    #define CITRA_REAR_IO_RP_QUAD_SDI_CHECKSUM_VALUE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_CHECKSUM_DIFF_COUNT_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_CHECKSUM_DIFF_COUNT_BIT_MSB 27
    #define CITRA_REAR_IO_RP_QUAD_SDI_CHECKSUM_DIFF_COUNT_BIT_MASK 0xfff0000
    #define CITRA_REAR_IO_RP_QUAD_SDI_CHECKSUM_DIFF_COUNT_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_CHECKSUM_CHANNEL_SEL_BIT_LSB 28 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_CHECKSUM_CHANNEL_SEL_BIT_MSB 30
    #define CITRA_REAR_IO_RP_QUAD_SDI_CHECKSUM_CHANNEL_SEL_BIT_MASK 0x70000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_CHECKSUM_CHANNEL_SEL_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_CHECKSUM_ENABLE_BIT_LSB 31 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_CHECKSUM_ENABLE_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_CHECKSUM_ENABLE_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_CHECKSUM_ENABLE_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CRC_ERR_CNT_OFFSET 104 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CRC_ERR_CNT_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CRC_ERR_CNT_REG_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CRC_ERR_CNT_REG_BIT_MSB 15
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CRC_ERR_CNT_REG_BIT_MASK 0xffff
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX0_CRC_ERR_CNT_REG_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CRC_ERR_CNT_OFFSET 108 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CRC_ERR_CNT_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CRC_ERR_CNT_REG_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CRC_ERR_CNT_REG_BIT_MSB 15
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CRC_ERR_CNT_REG_BIT_MASK 0xffff
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX1_CRC_ERR_CNT_REG_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CRC_ERR_CNT_OFFSET 112 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CRC_ERR_CNT_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CRC_ERR_CNT_REG_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CRC_ERR_CNT_REG_BIT_MSB 15
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CRC_ERR_CNT_REG_BIT_MASK 0xffff
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX2_CRC_ERR_CNT_REG_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CRC_ERR_CNT_OFFSET 116 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CRC_ERR_CNT_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CRC_ERR_CNT_REG_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CRC_ERR_CNT_REG_BIT_MSB 15
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CRC_ERR_CNT_REG_BIT_MASK 0xffff
    #define CITRA_REAR_IO_RP_QUAD_SDI_RX3_CRC_ERR_CNT_REG_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_OFFSET 120 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_FORMAT_DET_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_FORMAT_DET_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_FORMAT_DET_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_FORMAT_DET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_FORMAT_VALID_BIT_LSB 12 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_FORMAT_VALID_BIT_MSB 12
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_FORMAT_VALID_BIT_MASK 0x1000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_FORMAT_VALID_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_QPLL0LOCK_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_QPLL0LOCK_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_QPLL0LOCK_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_QPLL0LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_GTHRXRESET_BIT_LSB 17 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_GTHRXRESET_BIT_MSB 17
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_GTHRXRESET_BIT_MASK 0x20000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_GTHRXRESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_CFG_DONE_BIT_LSB 18 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_CFG_DONE_BIT_MSB 18
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_CFG_DONE_BIT_MASK 0x40000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_CFG_DONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_RESETDONE_BIT_LSB 19 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_RESETDONE_BIT_MSB 19
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_RESETDONE_BIT_MASK 0x80000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_RESETDONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_CRC_ERROR_BIT_LSB 20 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_CRC_ERROR_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_CRC_ERROR_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_STATUS_CRC_ERROR_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_OFFSET 124 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_FORMAT_DET_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_FORMAT_DET_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_FORMAT_DET_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_FORMAT_DET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_FORMAT_VALID_BIT_LSB 12 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_FORMAT_VALID_BIT_MSB 12
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_FORMAT_VALID_BIT_MASK 0x1000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_FORMAT_VALID_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_QPLL0LOCK_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_QPLL0LOCK_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_QPLL0LOCK_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_QPLL0LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_GTHRXRESET_BIT_LSB 17 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_GTHRXRESET_BIT_MSB 17
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_GTHRXRESET_BIT_MASK 0x20000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_GTHRXRESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_CFG_DONE_BIT_LSB 18 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_CFG_DONE_BIT_MSB 18
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_CFG_DONE_BIT_MASK 0x40000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_CFG_DONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_RESETDONE_BIT_LSB 19 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_RESETDONE_BIT_MSB 19
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_RESETDONE_BIT_MASK 0x80000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_RESETDONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_CRC_ERROR_BIT_LSB 20 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_CRC_ERROR_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_CRC_ERROR_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_STATUS_CRC_ERROR_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_OFFSET 128 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_FORMAT_DET_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_FORMAT_DET_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_FORMAT_DET_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_FORMAT_DET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_FORMAT_VALID_BIT_LSB 12 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_FORMAT_VALID_BIT_MSB 12
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_FORMAT_VALID_BIT_MASK 0x1000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_FORMAT_VALID_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_QPLL0LOCK_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_QPLL0LOCK_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_QPLL0LOCK_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_QPLL0LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_GTHRXRESET_BIT_LSB 17 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_GTHRXRESET_BIT_MSB 17
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_GTHRXRESET_BIT_MASK 0x20000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_GTHRXRESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_CFG_DONE_BIT_LSB 18 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_CFG_DONE_BIT_MSB 18
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_CFG_DONE_BIT_MASK 0x40000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_CFG_DONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_RESETDONE_BIT_LSB 19 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_RESETDONE_BIT_MSB 19
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_RESETDONE_BIT_MASK 0x80000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_RESETDONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_CRC_ERROR_BIT_LSB 20 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_CRC_ERROR_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_CRC_ERROR_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_STATUS_CRC_ERROR_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_OFFSET 132 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_FORMAT_DET_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_FORMAT_DET_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_FORMAT_DET_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_FORMAT_DET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_FORMAT_VALID_BIT_LSB 12 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_FORMAT_VALID_BIT_MSB 12
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_FORMAT_VALID_BIT_MASK 0x1000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_FORMAT_VALID_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_QPLL0LOCK_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_QPLL0LOCK_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_QPLL0LOCK_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_QPLL0LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_GTHRXRESET_BIT_LSB 17 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_GTHRXRESET_BIT_MSB 17
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_GTHRXRESET_BIT_MASK 0x20000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_GTHRXRESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_CFG_DONE_BIT_LSB 18 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_CFG_DONE_BIT_MSB 18
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_CFG_DONE_BIT_MASK 0x40000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_CFG_DONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_RESETDONE_BIT_LSB 19 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_RESETDONE_BIT_MSB 19
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_RESETDONE_BIT_MASK 0x80000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_RESETDONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_CRC_ERROR_BIT_LSB 20 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_CRC_ERROR_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_CRC_ERROR_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_STATUS_CRC_ERROR_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_CRC_ERR_CNT_OFFSET 136 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_CRC_ERR_CNT_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_CRC_ERR_CNT_REG_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_CRC_ERR_CNT_REG_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_CRC_ERR_CNT_REG_BIT_MASK 0xffffffff
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_CRC_ERR_CNT_REG_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_CRC_ERR_CNT_OFFSET 140 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_CRC_ERR_CNT_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_CRC_ERR_CNT_REG_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_CRC_ERR_CNT_REG_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_CRC_ERR_CNT_REG_BIT_MASK 0xffffffff
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_CRC_ERR_CNT_REG_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_CRC_ERR_CNT_OFFSET 144 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_CRC_ERR_CNT_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_CRC_ERR_CNT_REG_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_CRC_ERR_CNT_REG_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_CRC_ERR_CNT_REG_BIT_MASK 0xffffffff
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_CRC_ERR_CNT_REG_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_CRC_ERR_CNT_OFFSET 148 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_CRC_ERR_CNT_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_CRC_ERR_CNT_REG_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_CRC_ERR_CNT_REG_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_CRC_ERR_CNT_REG_BIT_MASK 0xffffffff
    #define CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_CRC_ERR_CNT_REG_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_0_STATUS_OFFSET 152 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_0_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_0_STATUS_TX_USR_CLK_FREQ_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_0_STATUS_TX_USR_CLK_FREQ_BIT_MSB 27
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_0_STATUS_TX_USR_CLK_FREQ_BIT_MASK 0xfffffff
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_0_STATUS_TX_USR_CLK_FREQ_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_0_STATUS_PICXO_OVF_STATUS_BIT_LSB 28 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_0_STATUS_PICXO_OVF_STATUS_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_0_STATUS_PICXO_OVF_STATUS_BIT_MASK 0xf0000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_0_STATUS_PICXO_OVF_STATUS_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_1_STATUS_OFFSET 156 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_1_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_1_STATUS_TX_USR_CLK_FREQ_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_1_STATUS_TX_USR_CLK_FREQ_BIT_MSB 27
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_1_STATUS_TX_USR_CLK_FREQ_BIT_MASK 0xfffffff
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_1_STATUS_TX_USR_CLK_FREQ_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_1_STATUS_PICXO_OVF_STATUS_BIT_LSB 28 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_1_STATUS_PICXO_OVF_STATUS_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_1_STATUS_PICXO_OVF_STATUS_BIT_MASK 0xf0000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_1_STATUS_PICXO_OVF_STATUS_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_2_STATUS_OFFSET 160 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_2_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_2_STATUS_TX_USR_CLK_FREQ_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_2_STATUS_TX_USR_CLK_FREQ_BIT_MSB 27
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_2_STATUS_TX_USR_CLK_FREQ_BIT_MASK 0xfffffff
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_2_STATUS_TX_USR_CLK_FREQ_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_2_STATUS_PICXO_OVF_STATUS_BIT_LSB 28 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_2_STATUS_PICXO_OVF_STATUS_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_2_STATUS_PICXO_OVF_STATUS_BIT_MASK 0xf0000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_2_STATUS_PICXO_OVF_STATUS_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_3_STATUS_OFFSET 164 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_3_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_3_STATUS_TX_USR_CLK_FREQ_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_3_STATUS_TX_USR_CLK_FREQ_BIT_MSB 27
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_3_STATUS_TX_USR_CLK_FREQ_BIT_MASK 0xfffffff
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_3_STATUS_TX_USR_CLK_FREQ_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_3_STATUS_PICXO_OVF_STATUS_BIT_LSB 28 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_3_STATUS_PICXO_OVF_STATUS_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_3_STATUS_PICXO_OVF_STATUS_BIT_MASK 0xf0000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_PICXO_3_STATUS_PICXO_OVF_STATUS_BIT_DEFAULT 0

//=== SECTION NAME: SDI_INPUT_FLYWHEEL ===  ===
#define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_ADDRESS(RP_QUAD_INDEX, SDI_INPUT_FLYWHEEL_INDEX) 		(((((0)+131072)+0+((RP_QUAD_INDEX)*(135168-131072)))+0)+1024+((SDI_INPUT_FLYWHEEL_INDEX)*(132352-132096)))
#define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_RPT_QTY 		4
#define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_TOT_QTY 		24
#define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_OFFSET 0 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_FLYWHEEL_SEL_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_FLYWHEEL_SEL_BIT_MSB 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_FLYWHEEL_SEL_BIT_MASK 0x1
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_FLYWHEEL_SEL_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_SW_FORCE_BIT_LSB 1 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_SW_FORCE_BIT_MSB 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_SW_FORCE_BIT_MASK 0x2
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_SW_FORCE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_DEGLITCHER_DISABLE_BIT_LSB 2 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_DEGLITCHER_DISABLE_BIT_MSB 2
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_DEGLITCHER_DISABLE_BIT_MASK 0x4
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_DEGLITCHER_DISABLE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_SQUELCH_MODE_EN_BIT_LSB 3 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_SQUELCH_MODE_EN_BIT_MSB 3
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_SQUELCH_MODE_EN_BIT_MASK 0x8
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_SQUELCH_MODE_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_INPUT_SYNC_BIT_LSB 4 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_INPUT_SYNC_BIT_MSB 4
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_INPUT_SYNC_BIT_MASK 0x10
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_INPUT_SYNC_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_BYPASS_EN_BIT_LSB 5 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_BYPASS_EN_BIT_MSB 5
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_BYPASS_EN_BIT_MASK 0x20
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_BYPASS_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_LINE_BLANK_BIT_LSB 8 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_LINE_BLANK_BIT_MSB 8
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_LINE_BLANK_BIT_MASK 0x100
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_LINE_BLANK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_SWL_BLANK_ADV_BIT_LSB 9 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_SWL_BLANK_ADV_BIT_MSB 9
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_SWL_BLANK_ADV_BIT_MASK 0x200
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_SWL_BLANK_ADV_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_PAT_SEL_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_PAT_SEL_BIT_MSB 19
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_PAT_SEL_BIT_MASK 0xf0000
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_CTRL_PAT_SEL_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_STATUS_OFFSET 4 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_STATUS_LOCKED_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_STATUS_LOCKED_BIT_MSB 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_STATUS_LOCKED_BIT_MASK 0x1
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_STATUS_LOCKED_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_STATUS_RX_ASYNC_BIT_LSB 1 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_STATUS_RX_ASYNC_BIT_MSB 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_STATUS_RX_ASYNC_BIT_MASK 0x2
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_STATUS_RX_ASYNC_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_STATUS_AT_PHASE_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_STATUS_AT_PHASE_BIT_MSB 28
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_STATUS_AT_PHASE_BIT_MASK 0x1fff0000
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_STATUS_AT_PHASE_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_TPG_FIXED_COLOR_OFFSET 8 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_TPG_FIXED_COLOR_DEFAULT_VALUE 537395264 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_TPG_FIXED_COLOR_Y_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_TPG_FIXED_COLOR_Y_BIT_MSB 9
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_TPG_FIXED_COLOR_Y_BIT_MASK 0x3ff
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_TPG_FIXED_COLOR_Y_BIT_DEFAULT 64
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_TPG_FIXED_COLOR_CR_BIT_LSB 10 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_TPG_FIXED_COLOR_CR_BIT_MSB 19
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_TPG_FIXED_COLOR_CR_BIT_MASK 0xffc00
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_TPG_FIXED_COLOR_CR_BIT_DEFAULT 512
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_TPG_FIXED_COLOR_CB_BIT_LSB 20 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_TPG_FIXED_COLOR_CB_BIT_MSB 29
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_TPG_FIXED_COLOR_CB_BIT_MASK 0x3ff00000
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_TPG_FIXED_COLOR_CB_BIT_DEFAULT 512
#define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_INPUT_VID_SKEW_OFFSET 12 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_INPUT_VID_SKEW_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_INPUT_VID_SKEW_LINES_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_INPUT_VID_SKEW_LINES_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_INPUT_VID_SKEW_LINES_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_INPUT_VID_SKEW_LINES_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_INPUT_VID_SKEW_PIXELS_BIT_LSB 16 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_INPUT_VID_SKEW_PIXELS_BIT_MSB 28
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_INPUT_VID_SKEW_PIXELS_BIT_MASK 0x1fff0000
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_INPUT_VID_SKEW_PIXELS_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_OFFSET 16 		 // 
#define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_LOSS_SEL_BIT_LSB 0 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_LOSS_SEL_BIT_MSB 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_LOSS_SEL_BIT_MASK 0x1
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_LOSS_SEL_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_RECOVERY_SEL_BIT_LSB 1 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_RECOVERY_SEL_BIT_MSB 1
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_RECOVERY_SEL_BIT_MASK 0x2
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_RECOVERY_SEL_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_LOST_URS_BIT_LSB 29 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_LOST_URS_BIT_MSB 29
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_LOST_URS_BIT_MASK 0x20000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_LOST_URS_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_LATCH_RB_BIT_LSB 30 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_LATCH_RB_BIT_MSB 30
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_LATCH_RB_BIT_MASK 0x40000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_LATCH_RB_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_PRESENCE_RB_BIT_LSB 31 		 // 
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_PRESENCE_RB_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_PRESENCE_RB_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_URS_CSR_PRESENCE_RB_BIT_DEFAULT 0

//=== SECTION NAME: pad === Added to force lane offset ===
#define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_PAD_ADDRESS(RP_QUAD_INDEX, SDI_INPUT_FLYWHEEL_INDEX) 		((((((0)+131072)+0+((RP_QUAD_INDEX)*(135168-131072)))+0)+1024+((SDI_INPUT_FLYWHEEL_INDEX)*(132352-132096)))+252)
#define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_PAD_RPT_QTY 		1
#define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_PAD_TOT_QTY 		1
#define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_PAD_PAD_OFFSET 0 		 //None
#define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_PAD_PAD_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_PAD_PAD_PAD_BIT_LSB 0 		 //None
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_PAD_PAD_PAD_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_PAD_PAD_PAD_BIT_MASK 0xffffffff
    #define CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_PAD_PAD_PAD_BIT_DEFAULT 0

//=== SECTION NAME: pad === Added to force lane offset ===
#define CITRA_REAR_IO_RP_QUAD_PAD_ADDRESS(RP_QUAD_INDEX) 		((((0)+131072)+0+((RP_QUAD_INDEX)*(135168-131072)))+4092)
#define CITRA_REAR_IO_RP_QUAD_PAD_RPT_QTY 		1
#define CITRA_REAR_IO_RP_QUAD_PAD_TOT_QTY 		1
#define CITRA_REAR_IO_RP_QUAD_PAD_PAD_OFFSET 0 		 //None
#define CITRA_REAR_IO_RP_QUAD_PAD_PAD_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUAD_PAD_PAD_PAD_BIT_LSB 0 		 //None
    #define CITRA_REAR_IO_RP_QUAD_PAD_PAD_PAD_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUAD_PAD_PAD_PAD_BIT_MASK 0xffffffff
    #define CITRA_REAR_IO_RP_QUAD_PAD_PAD_PAD_BIT_DEFAULT 0

//=== SECTION NAME: ROUTER_IO === None ===
#define CITRA_ROUTER_IO_ADDRESS 		((0)+196608)
#define CITRA_ROUTER_IO_RPT_QTY 		1
#define CITRA_ROUTER_IO_TOT_QTY 		249

//=== SECTION NAME: GV_ASI ===  ===
#define CITRA_ROUTER_IO_GV_ASI_ADDRESS 		(((0)+196608)+0)
#define CITRA_ROUTER_IO_GV_ASI_RPT_QTY 		1
#define CITRA_ROUTER_IO_GV_ASI_TOT_QTY 		33
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CLK_CTRL_OFFSET 0 		 // 
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CLK_CTRL_DEFAULT_VALUE 7 		 //
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CLK_CTRL_RST_ALL_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CLK_CTRL_RST_ALL_BIT_MSB 2
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CLK_CTRL_RST_ALL_BIT_MASK 0x7
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CLK_CTRL_RST_ALL_BIT_DEFAULT 7
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CLK_STATUS_OFFSET 4 		 // 
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CLK_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CLK_STATUS_QPLL_LOCK_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CLK_STATUS_QPLL_LOCK_BIT_MSB 2
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CLK_STATUS_QPLL_LOCK_BIT_MASK 0x7
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CLK_STATUS_QPLL_LOCK_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_GVASI_STATUS_OFFSET 8 		 // 
#define CITRA_ROUTER_IO_GV_ASI_GVASI_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_STATUS_TX_VALID_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_STATUS_TX_VALID_BIT_MSB 9
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_STATUS_TX_VALID_BIT_MASK 0x3ff
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_STATUS_TX_VALID_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_STATUS_RX_VALID_BIT_LSB 10 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_STATUS_RX_VALID_BIT_MSB 18
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_STATUS_RX_VALID_BIT_MASK 0x7fc00
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_STATUS_RX_VALID_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_STATUS_RX_LOCKED_BIT_LSB 20 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_STATUS_RX_LOCKED_BIT_MSB 28
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_STATUS_RX_LOCKED_BIT_MASK 0x1ff00000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_STATUS_RX_LOCKED_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_OFFSET 12 		 // 
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_TX_FMT_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_TX_FMT_BIT_MSB 11
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_TX_FMT_BIT_MASK 0xfff
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_TX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_RX_FMT_BIT_LSB 12 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_RX_FMT_BIT_MSB 23
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_RX_FMT_BIT_MASK 0xfff000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_RX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_RX_CDR_RST_BIT_LSB 24 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_RX_CDR_RST_BIT_MSB 24
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_RX_CDR_RST_BIT_MASK 0x1000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_RX_CDR_RST_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_RX_RST_BIT_LSB 31 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_RX_RST_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_RX_RST_BIT_MASK 0x80000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_RX_RST_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_OFFSET 16 		 // 
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_TX_FMT_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_TX_FMT_BIT_MSB 11
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_TX_FMT_BIT_MASK 0xfff
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_TX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_RX_FMT_BIT_LSB 12 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_RX_FMT_BIT_MSB 23
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_RX_FMT_BIT_MASK 0xfff000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_RX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_RX_CDR_RST_BIT_LSB 24 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_RX_CDR_RST_BIT_MSB 24
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_RX_CDR_RST_BIT_MASK 0x1000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_RX_CDR_RST_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_RX_RST_BIT_LSB 31 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_RX_RST_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_RX_RST_BIT_MASK 0x80000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_RX_RST_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_OFFSET 20 		 // 
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_TX_FMT_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_TX_FMT_BIT_MSB 11
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_TX_FMT_BIT_MASK 0xfff
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_TX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_RX_FMT_BIT_LSB 12 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_RX_FMT_BIT_MSB 23
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_RX_FMT_BIT_MASK 0xfff000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_RX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_RX_CDR_RST_BIT_LSB 24 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_RX_CDR_RST_BIT_MSB 24
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_RX_CDR_RST_BIT_MASK 0x1000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_RX_CDR_RST_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_RX_RST_BIT_LSB 31 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_RX_RST_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_RX_RST_BIT_MASK 0x80000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_RX_RST_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_OFFSET 24 		 // 
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_TX_FMT_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_TX_FMT_BIT_MSB 11
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_TX_FMT_BIT_MASK 0xfff
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_TX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_RX_FMT_BIT_LSB 12 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_RX_FMT_BIT_MSB 23
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_RX_FMT_BIT_MASK 0xfff000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_RX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_RX_CDR_RST_BIT_LSB 24 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_RX_CDR_RST_BIT_MSB 24
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_RX_CDR_RST_BIT_MASK 0x1000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_RX_CDR_RST_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_RX_RST_BIT_LSB 31 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_RX_RST_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_RX_RST_BIT_MASK 0x80000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_RX_RST_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_OFFSET 28 		 // 
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_TX_FMT_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_TX_FMT_BIT_MSB 11
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_TX_FMT_BIT_MASK 0xfff
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_TX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_RX_FMT_BIT_LSB 12 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_RX_FMT_BIT_MSB 23
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_RX_FMT_BIT_MASK 0xfff000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_RX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_RX_CDR_RST_BIT_LSB 24 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_RX_CDR_RST_BIT_MSB 24
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_RX_CDR_RST_BIT_MASK 0x1000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_RX_CDR_RST_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_RX_RST_BIT_LSB 31 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_RX_RST_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_RX_RST_BIT_MASK 0x80000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_RX_RST_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_OFFSET 32 		 // 
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_TX_FMT_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_TX_FMT_BIT_MSB 11
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_TX_FMT_BIT_MASK 0xfff
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_TX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_RX_FMT_BIT_LSB 12 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_RX_FMT_BIT_MSB 23
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_RX_FMT_BIT_MASK 0xfff000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_RX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_RX_CDR_RST_BIT_LSB 24 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_RX_CDR_RST_BIT_MSB 24
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_RX_CDR_RST_BIT_MASK 0x1000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_RX_CDR_RST_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_RX_RST_BIT_LSB 31 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_RX_RST_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_RX_RST_BIT_MASK 0x80000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_RX_RST_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_OFFSET 36 		 // 
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_TX_FMT_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_TX_FMT_BIT_MSB 11
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_TX_FMT_BIT_MASK 0xfff
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_TX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_RX_FMT_BIT_LSB 12 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_RX_FMT_BIT_MSB 23
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_RX_FMT_BIT_MASK 0xfff000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_RX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_RX_CDR_RST_BIT_LSB 24 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_RX_CDR_RST_BIT_MSB 24
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_RX_CDR_RST_BIT_MASK 0x1000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_RX_CDR_RST_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_RX_RST_BIT_LSB 31 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_RX_RST_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_RX_RST_BIT_MASK 0x80000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_RX_RST_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_OFFSET 40 		 // 
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_TX_FMT_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_TX_FMT_BIT_MSB 11
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_TX_FMT_BIT_MASK 0xfff
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_TX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_RX_FMT_BIT_LSB 12 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_RX_FMT_BIT_MSB 23
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_RX_FMT_BIT_MASK 0xfff000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_RX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_RX_CDR_RST_BIT_LSB 24 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_RX_CDR_RST_BIT_MSB 24
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_RX_CDR_RST_BIT_MASK 0x1000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_RX_CDR_RST_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_RX_RST_BIT_LSB 31 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_RX_RST_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_RX_RST_BIT_MASK 0x80000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_RX_RST_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_OFFSET 44 		 // 
#define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_TX_FMT_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_TX_FMT_BIT_MSB 11
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_TX_FMT_BIT_MASK 0xfff
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_TX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_RX_FMT_BIT_LSB 12 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_RX_FMT_BIT_MSB 23
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_RX_FMT_BIT_MASK 0xfff000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_RX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_RX_CDR_RST_BIT_LSB 24 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_RX_CDR_RST_BIT_MSB 24
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_RX_CDR_RST_BIT_MASK 0x1000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_RX_CDR_RST_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_RX_RST_BIT_LSB 31 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_RX_RST_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_RX_RST_BIT_MASK 0x80000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_RX_RST_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_GVASI_MON_CTRL_OFFSET 48 		 // 
#define CITRA_ROUTER_IO_GV_ASI_GVASI_MON_CTRL_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_MON_CTRL_SEL_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_MON_CTRL_SEL_BIT_MSB 3
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_MON_CTRL_SEL_BIT_MASK 0xf
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_MON_CTRL_SEL_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_MON_CTRL_RST_BIT_LSB 31 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_MON_CTRL_RST_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_MON_CTRL_RST_BIT_MASK 0x80000000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_MON_CTRL_RST_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_OFFSET 52 		 // 
#define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_TX_EN_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_TX_EN_BIT_MSB 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_TX_EN_BIT_MASK 0x1
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_TX_EN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_AGG_EN_BIT_LSB 4 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_AGG_EN_BIT_MSB 4
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_AGG_EN_BIT_MASK 0x10
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_AGG_EN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_DEGG_EN_BIT_LSB 8 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_DEGG_EN_BIT_MSB 8
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_DEGG_EN_BIT_MASK 0x100
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_DEGG_EN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_RX_EN_BIT_LSB 12 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_RX_EN_BIT_MSB 12
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_RX_EN_BIT_MASK 0x1000
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_RX_EN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_RX_MPX_BIT_LSB 16 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_RX_MPX_BIT_MSB 19
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_RX_MPX_BIT_MASK 0xf0000
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_RX_MPX_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_RX_UNLOCK_BIT_LSB 20 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_RX_UNLOCK_BIT_MSB 20
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_RX_UNLOCK_BIT_MASK 0x100000
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_RX_UNLOCK_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_RO_BIT_LSB 24 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_RO_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_RO_BIT_MASK 0xff000000
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_RO_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_OFFSET 56 		 // 
#define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_LINK_RDY_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_LINK_RDY_BIT_MSB 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_LINK_RDY_BIT_MASK 0x1
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_LINK_RDY_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_LINK_UP_BIT_LSB 1 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_LINK_UP_BIT_MSB 1
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_LINK_UP_BIT_MASK 0x2
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_LINK_UP_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_RX_FIFO_EMPTY_BIT_LSB 4 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_RX_FIFO_EMPTY_BIT_MSB 4
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_RX_FIFO_EMPTY_BIT_MASK 0x10
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_RX_FIFO_EMPTY_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_ERR_BIT_LSB 8 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_ERR_BIT_MSB 15
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_ERR_BIT_MASK 0xff00
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_ERR_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_RO_BIT_LSB 16 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_RO_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_RO_BIT_MASK 0xffff0000
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_STAT_RO_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_ATDM_RX_FRMERR_OFFSET 60 		 // 
#define CITRA_ROUTER_IO_GV_ASI_ATDM_RX_FRMERR_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RX_FRMERR_CNT_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RX_FRMERR_CNT_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RX_FRMERR_CNT_BIT_MASK 0xffffffff
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RX_FRMERR_CNT_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_OFFSET 64 		 // 
#define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_DEFAULT_VALUE 65536 		 //
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_CATDM_LOOP_EN_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_CATDM_LOOP_EN_BIT_MSB 8
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_CATDM_LOOP_EN_BIT_MASK 0x1ff
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_CATDM_LOOP_EN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_ATDM_LOOP_EN_BIT_LSB 12 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_ATDM_LOOP_EN_BIT_MSB 12
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_ATDM_LOOP_EN_BIT_MASK 0x1000
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_ATDM_LOOP_EN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_DBG_CNT_EN_BIT_LSB 16 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_DBG_CNT_EN_BIT_MSB 16
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_DBG_CNT_EN_BIT_MASK 0x10000
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_DBG_CNT_EN_BIT_DEFAULT 1
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_DBG_CNT_SCA_CLR_BIT_LSB 17 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_DBG_CNT_SCA_CLR_BIT_MSB 17
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_DBG_CNT_SCA_CLR_BIT_MASK 0x20000
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_DBG_CNT_SCA_CLR_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_TEST_GEN_ERROR_BIT_LSB 18 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_TEST_GEN_ERROR_BIT_MSB 18
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_TEST_GEN_ERROR_BIT_MASK 0x40000
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_TEST_GEN_ERROR_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_EN_TX_GEN_BIT_LSB 19 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_EN_TX_GEN_BIT_MSB 19
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_EN_TX_GEN_BIT_MASK 0x80000
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_EN_TX_GEN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_RO_BIT_LSB 20 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_RO_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_RO_BIT_MASK 0xfff00000
    #define CITRA_ROUTER_IO_GV_ASI_AUD_DBG_RO_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_ATDM_DBG0_OFFSET 68 		 // 
#define CITRA_ROUTER_IO_GV_ASI_ATDM_DBG0_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_DBG0_RO_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_DBG0_RO_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_DBG0_RO_BIT_MASK 0xffffffff
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_DBG0_RO_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_ATDM_DBG1_OFFSET 72 		 // 
#define CITRA_ROUTER_IO_GV_ASI_ATDM_DBG1_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_DBG1_RO_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_DBG1_RO_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_DBG1_RO_BIT_MASK 0xffffffff
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_DBG1_RO_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_DEAGG_CTL_OFFSET 76 		 // 
#define CITRA_ROUTER_IO_GV_ASI_DEAGG_CTL_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_DEAGG_CTL_FIFO_RESYNC_SCA_CLR_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_DEAGG_CTL_FIFO_RESYNC_SCA_CLR_BIT_MSB 8
    #define CITRA_ROUTER_IO_GV_ASI_DEAGG_CTL_FIFO_RESYNC_SCA_CLR_BIT_MASK 0x1ff
    #define CITRA_ROUTER_IO_GV_ASI_DEAGG_CTL_FIFO_RESYNC_SCA_CLR_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_CNT_DBG0_OFFSET 80 		 // 
#define CITRA_ROUTER_IO_GV_ASI_CNT_DBG0_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG0_CNT_SYS_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG0_CNT_SYS_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG0_CNT_SYS_BIT_MASK 0xffffffff
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG0_CNT_SYS_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_CNT_DBG1_OFFSET 84 		 // 
#define CITRA_ROUTER_IO_GV_ASI_CNT_DBG1_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG1_CNT_TX_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG1_CNT_TX_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG1_CNT_TX_BIT_MASK 0xffffffff
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG1_CNT_TX_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_CNT_DBG2_OFFSET 88 		 // 
#define CITRA_ROUTER_IO_GV_ASI_CNT_DBG2_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG2_CNT_RX_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG2_CNT_RX_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG2_CNT_RX_BIT_MASK 0xffffffff
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG2_CNT_RX_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_CNT_DBG3_OFFSET 92 		 // 
#define CITRA_ROUTER_IO_GV_ASI_CNT_DBG3_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG3_DMXFIFO_PE_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG3_DMXFIFO_PE_BIT_MSB 0
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG3_DMXFIFO_PE_BIT_MASK 0x1
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG3_DMXFIFO_PE_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG3_DMXFIFO_PF_BIT_LSB 1 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG3_DMXFIFO_PF_BIT_MSB 1
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG3_DMXFIFO_PF_BIT_MASK 0x2
    #define CITRA_ROUTER_IO_GV_ASI_CNT_DBG3_DMXFIFO_PF_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_CNTRL_OFFSET 112 		 // 
#define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_CNTRL_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_CNTRL_RAMP_CHK_EN_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_CNTRL_RAMP_CHK_EN_BIT_MSB 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_CNTRL_RAMP_CHK_EN_BIT_MASK 0x1
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_CNTRL_RAMP_CHK_EN_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_SLOT_OFFSET 116 		 // 
#define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_SLOT_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_SLOT_RAMP_CHK_CHAN_SLOT_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_SLOT_RAMP_CHK_CHAN_SLOT_BIT_MSB 9
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_SLOT_RAMP_CHK_CHAN_SLOT_BIT_MASK 0x3ff
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_SLOT_RAMP_CHK_CHAN_SLOT_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_STAT_OFFSET 120 		 // 
#define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_STAT_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_STAT_VAL_AUD_PRESENT_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_STAT_VAL_AUD_PRESENT_BIT_MSB 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_STAT_VAL_AUD_PRESENT_BIT_MASK 0x1
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_STAT_VAL_AUD_PRESENT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_STAT_RAMP_DETECTED_BIT_LSB 4 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_STAT_RAMP_DETECTED_BIT_MSB 4
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_STAT_RAMP_DETECTED_BIT_MASK 0x10
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_STAT_RAMP_DETECTED_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_STAT_RAMP_PRESENT_BIT_LSB 8 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_STAT_RAMP_PRESENT_BIT_MSB 8
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_STAT_RAMP_PRESENT_BIT_MASK 0x100
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_STAT_RAMP_PRESENT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_STAT_WAIT_VALID_SAMP_BIT_LSB 12 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_STAT_WAIT_VALID_SAMP_BIT_MSB 12
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_STAT_WAIT_VALID_SAMP_BIT_MASK 0x1000
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_STAT_WAIT_VALID_SAMP_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_ERR_CNT_OFFSET 124 		 // 
#define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_ERR_CNT_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_ERR_CNT_RAMP_CHECK_ERR_CNT_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_ERR_CNT_RAMP_CHECK_ERR_CNT_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_ERR_CNT_RAMP_CHECK_ERR_CNT_BIT_MASK 0xffffffff
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_RAMP_TEST_ERR_CNT_RAMP_CHECK_ERR_CNT_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_CNTRL_OFFSET 128 		 // 
#define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_CNTRL_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_CNTRL_TX_TEST_EN_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_CNTRL_TX_TEST_EN_BIT_MSB 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_CNTRL_TX_TEST_EN_BIT_MASK 0x1
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_CNTRL_TX_TEST_EN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_CNTRL_RX_TEST_EN_BIT_LSB 1 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_CNTRL_RX_TEST_EN_BIT_MSB 1
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_CNTRL_RX_TEST_EN_BIT_MASK 0x2
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_CNTRL_RX_TEST_EN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_CNTRL_CNT_RST_BIT_LSB 2 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_CNTRL_CNT_RST_BIT_MSB 2
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_CNTRL_CNT_RST_BIT_MASK 0x4
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_CNTRL_CNT_RST_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_TX_OFFSET 132 		 // 
#define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_TX_DEFAULT_VALUE 4277009102 		 //
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_TX_DATA_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_TX_DATA_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_TX_DATA_BIT_MASK 0xffffffff
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_TX_DATA_BIT_DEFAULT 4277009102
#define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_RX_OFFSET 136 		 // 
#define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_RX_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_RX_DATA_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_RX_DATA_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_RX_DATA_BIT_MASK 0xffffffff
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_RX_DATA_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_DATA_MISMATCH_OFFSET 140 		 // 
#define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_DATA_MISMATCH_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_DATA_MISMATCH_CNT_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_DATA_MISMATCH_CNT_BIT_MSB 31
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_DATA_MISMATCH_CNT_BIT_MASK 0xffffffff
    #define CITRA_ROUTER_IO_GV_ASI_ATDM_TEST_DATA_MISMATCH_CNT_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET 144 		 // 
#define CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_GTH_RST_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_GTH_RST_BIT_MSB 8
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_GTH_RST_BIT_MASK 0x1ff
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_GTH_RST_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_LOGIC_RST_BIT_LSB 10 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_LOGIC_RST_BIT_MSB 18
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_LOGIC_RST_BIT_MASK 0x7fc00
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_LOGIC_RST_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_RESETDONE_BIT_LSB 20 		 // 
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_RESETDONE_BIT_MSB 29
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_RESETDONE_BIT_MASK 0x3ff00000
    #define CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_RESETDONE_BIT_DEFAULT 0

//=== SECTION NAME: SDI_OUTPUT_FLYWHEEL ===  ===
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_ADDRESS(SDI_OUTPUT_FLYWHEEL_INDEX) 		(((0)+196608)+256+((SDI_OUTPUT_FLYWHEEL_INDEX)*(197120-196864)))
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_RPT_QTY 		9
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_TOT_QTY 		54
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_OFFSET 0 		 // 
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_FLYWHEEL_SEL_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_FLYWHEEL_SEL_BIT_MSB 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_FLYWHEEL_SEL_BIT_MASK 0x1
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_FLYWHEEL_SEL_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_SW_FORCE_BIT_LSB 1 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_SW_FORCE_BIT_MSB 1
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_SW_FORCE_BIT_MASK 0x2
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_SW_FORCE_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_DEGLITCHER_DISABLE_BIT_LSB 2 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_DEGLITCHER_DISABLE_BIT_MSB 2
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_DEGLITCHER_DISABLE_BIT_MASK 0x4
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_DEGLITCHER_DISABLE_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_SQUELCH_MODE_EN_BIT_LSB 3 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_SQUELCH_MODE_EN_BIT_MSB 3
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_SQUELCH_MODE_EN_BIT_MASK 0x8
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_SQUELCH_MODE_EN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_INPUT_SYNC_BIT_LSB 4 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_INPUT_SYNC_BIT_MSB 4
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_INPUT_SYNC_BIT_MASK 0x10
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_INPUT_SYNC_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_BYPASS_EN_BIT_LSB 5 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_BYPASS_EN_BIT_MSB 5
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_BYPASS_EN_BIT_MASK 0x20
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_BYPASS_EN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_LINE_BLANK_BIT_LSB 8 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_LINE_BLANK_BIT_MSB 8
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_LINE_BLANK_BIT_MASK 0x100
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_LINE_BLANK_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_SWL_BLANK_ADV_BIT_LSB 9 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_SWL_BLANK_ADV_BIT_MSB 9
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_SWL_BLANK_ADV_BIT_MASK 0x200
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_SWL_BLANK_ADV_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_PAT_SEL_BIT_LSB 16 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_PAT_SEL_BIT_MSB 19
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_PAT_SEL_BIT_MASK 0xf0000
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_CTRL_PAT_SEL_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_STATUS_OFFSET 4 		 // 
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_STATUS_LOCKED_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_STATUS_LOCKED_BIT_MSB 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_STATUS_LOCKED_BIT_MASK 0x1
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_STATUS_LOCKED_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_STATUS_RX_ASYNC_BIT_LSB 1 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_STATUS_RX_ASYNC_BIT_MSB 1
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_STATUS_RX_ASYNC_BIT_MASK 0x2
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_STATUS_RX_ASYNC_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_STATUS_AT_PHASE_BIT_LSB 16 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_STATUS_AT_PHASE_BIT_MSB 28
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_STATUS_AT_PHASE_BIT_MASK 0x1fff0000
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_STATUS_AT_PHASE_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_TPG_FIXED_COLOR_OFFSET 8 		 // 
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_TPG_FIXED_COLOR_DEFAULT_VALUE 537395264 		 //
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_TPG_FIXED_COLOR_Y_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_TPG_FIXED_COLOR_Y_BIT_MSB 9
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_TPG_FIXED_COLOR_Y_BIT_MASK 0x3ff
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_TPG_FIXED_COLOR_Y_BIT_DEFAULT 64
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_TPG_FIXED_COLOR_CR_BIT_LSB 10 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_TPG_FIXED_COLOR_CR_BIT_MSB 19
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_TPG_FIXED_COLOR_CR_BIT_MASK 0xffc00
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_TPG_FIXED_COLOR_CR_BIT_DEFAULT 512
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_TPG_FIXED_COLOR_CB_BIT_LSB 20 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_TPG_FIXED_COLOR_CB_BIT_MSB 29
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_TPG_FIXED_COLOR_CB_BIT_MASK 0x3ff00000
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_TPG_FIXED_COLOR_CB_BIT_DEFAULT 512
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_INPUT_VID_SKEW_OFFSET 12 		 // 
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_INPUT_VID_SKEW_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_INPUT_VID_SKEW_LINES_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_INPUT_VID_SKEW_LINES_BIT_MSB 11
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_INPUT_VID_SKEW_LINES_BIT_MASK 0xfff
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_INPUT_VID_SKEW_LINES_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_INPUT_VID_SKEW_PIXELS_BIT_LSB 16 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_INPUT_VID_SKEW_PIXELS_BIT_MSB 28
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_INPUT_VID_SKEW_PIXELS_BIT_MASK 0x1fff0000
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_INPUT_VID_SKEW_PIXELS_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_OFFSET 16 		 // 
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_LOSS_SEL_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_LOSS_SEL_BIT_MSB 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_LOSS_SEL_BIT_MASK 0x1
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_LOSS_SEL_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_RECOVERY_SEL_BIT_LSB 1 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_RECOVERY_SEL_BIT_MSB 1
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_RECOVERY_SEL_BIT_MASK 0x2
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_RECOVERY_SEL_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_LOST_URS_BIT_LSB 29 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_LOST_URS_BIT_MSB 29
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_LOST_URS_BIT_MASK 0x20000000
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_LOST_URS_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_LATCH_RB_BIT_LSB 30 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_LATCH_RB_BIT_MSB 30
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_LATCH_RB_BIT_MASK 0x40000000
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_LATCH_RB_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_PRESENCE_RB_BIT_LSB 31 		 // 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_PRESENCE_RB_BIT_MSB 31
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_PRESENCE_RB_BIT_MASK 0x80000000
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_URS_CSR_PRESENCE_RB_BIT_DEFAULT 0

//=== SECTION NAME: pad === Added to force lane offset ===
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_PAD_ADDRESS(SDI_OUTPUT_FLYWHEEL_INDEX) 		((((0)+196608)+256+((SDI_OUTPUT_FLYWHEEL_INDEX)*(197120-196864)))+252)
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_PAD_RPT_QTY 		1
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_PAD_TOT_QTY 		1
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_PAD_PAD_OFFSET 0 		 //None
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_PAD_PAD_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_PAD_PAD_PAD_BIT_LSB 0 		 //None
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_PAD_PAD_PAD_BIT_MSB 31
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_PAD_PAD_PAD_BIT_MASK 0xffffffff
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_PAD_PAD_PAD_BIT_DEFAULT 0

//=== SECTION NAME: SLB_ANALYZER ===  ===
#define CITRA_ROUTER_IO_SLB_ANALYZER_ADDRESS(SLB_ANALYZER_INDEX) 		(((0)+196608)+2560+((SLB_ANALYZER_INDEX)*(199252-199168)))
#define CITRA_ROUTER_IO_SLB_ANALYZER_RPT_QTY 		9
#define CITRA_ROUTER_IO_SLB_ANALYZER_TOT_QTY 		162
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL0_OFFSET 0 		 // 
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL0_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL0_TX_SLB_DEBUG_BIT_LSB 14 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL0_TX_SLB_DEBUG_BIT_MSB 14
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL0_TX_SLB_DEBUG_BIT_MASK 0x4000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL0_TX_SLB_DEBUG_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL0_RX_SLB_BYPASS_BIT_LSB 28 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL0_RX_SLB_BYPASS_BIT_MSB 28
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL0_RX_SLB_BYPASS_BIT_MASK 0x10000000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL0_RX_SLB_BYPASS_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL0_RX_SLB_CLEAR_BIT_LSB 29 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL0_RX_SLB_CLEAR_BIT_MSB 29
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL0_RX_SLB_CLEAR_BIT_MASK 0x20000000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL0_RX_SLB_CLEAR_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL1_OFFSET 4 		 // 
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL1_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL1_TX_SLB_DEBUG_BIT_LSB 14 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL1_TX_SLB_DEBUG_BIT_MSB 14
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL1_TX_SLB_DEBUG_BIT_MASK 0x4000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL1_TX_SLB_DEBUG_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL1_RX_SLB_BYPASS_BIT_LSB 28 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL1_RX_SLB_BYPASS_BIT_MSB 28
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL1_RX_SLB_BYPASS_BIT_MASK 0x10000000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL1_RX_SLB_BYPASS_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL1_RX_SLB_CLEAR_BIT_LSB 29 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL1_RX_SLB_CLEAR_BIT_MSB 29
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL1_RX_SLB_CLEAR_BIT_MASK 0x20000000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL1_RX_SLB_CLEAR_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL2_OFFSET 8 		 // 
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL2_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL2_TX_SLB_DEBUG_BIT_LSB 14 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL2_TX_SLB_DEBUG_BIT_MSB 14
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL2_TX_SLB_DEBUG_BIT_MASK 0x4000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL2_TX_SLB_DEBUG_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL2_RX_SLB_BYPASS_BIT_LSB 28 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL2_RX_SLB_BYPASS_BIT_MSB 28
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL2_RX_SLB_BYPASS_BIT_MASK 0x10000000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL2_RX_SLB_BYPASS_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL2_RX_SLB_CLEAR_BIT_LSB 29 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL2_RX_SLB_CLEAR_BIT_MSB 29
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL2_RX_SLB_CLEAR_BIT_MASK 0x20000000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL2_RX_SLB_CLEAR_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL3_OFFSET 12 		 // 
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL3_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL3_TX_SLB_DEBUG_BIT_LSB 14 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL3_TX_SLB_DEBUG_BIT_MSB 14
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL3_TX_SLB_DEBUG_BIT_MASK 0x4000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL3_TX_SLB_DEBUG_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL3_RX_SLB_BYPASS_BIT_LSB 28 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL3_RX_SLB_BYPASS_BIT_MSB 28
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL3_RX_SLB_BYPASS_BIT_MASK 0x10000000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL3_RX_SLB_BYPASS_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL3_RX_SLB_CLEAR_BIT_LSB 29 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL3_RX_SLB_CLEAR_BIT_MSB 29
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL3_RX_SLB_CLEAR_BIT_MASK 0x20000000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL3_RX_SLB_CLEAR_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL4_OFFSET 16 		 // 
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL4_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL4_TX_SLB_DEBUG_BIT_LSB 14 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL4_TX_SLB_DEBUG_BIT_MSB 14
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL4_TX_SLB_DEBUG_BIT_MASK 0x4000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL4_TX_SLB_DEBUG_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL4_RX_SLB_BYPASS_BIT_LSB 28 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL4_RX_SLB_BYPASS_BIT_MSB 28
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL4_RX_SLB_BYPASS_BIT_MASK 0x10000000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL4_RX_SLB_BYPASS_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL4_RX_SLB_CLEAR_BIT_LSB 29 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL4_RX_SLB_CLEAR_BIT_MSB 29
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL4_RX_SLB_CLEAR_BIT_MASK 0x20000000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL4_RX_SLB_CLEAR_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL5_OFFSET 20 		 // 
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL5_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL5_TX_SLB_DEBUG_BIT_LSB 14 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL5_TX_SLB_DEBUG_BIT_MSB 14
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL5_TX_SLB_DEBUG_BIT_MASK 0x4000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL5_TX_SLB_DEBUG_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL5_RX_SLB_BYPASS_BIT_LSB 28 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL5_RX_SLB_BYPASS_BIT_MSB 28
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL5_RX_SLB_BYPASS_BIT_MASK 0x10000000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL5_RX_SLB_BYPASS_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL5_RX_SLB_CLEAR_BIT_LSB 29 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL5_RX_SLB_CLEAR_BIT_MSB 29
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL5_RX_SLB_CLEAR_BIT_MASK 0x20000000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL5_RX_SLB_CLEAR_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL6_OFFSET 24 		 // 
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL6_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL6_TX_SLB_DEBUG_BIT_LSB 14 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL6_TX_SLB_DEBUG_BIT_MSB 14
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL6_TX_SLB_DEBUG_BIT_MASK 0x4000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL6_TX_SLB_DEBUG_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL6_RX_SLB_BYPASS_BIT_LSB 28 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL6_RX_SLB_BYPASS_BIT_MSB 28
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL6_RX_SLB_BYPASS_BIT_MASK 0x10000000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL6_RX_SLB_BYPASS_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL6_RX_SLB_CLEAR_BIT_LSB 29 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL6_RX_SLB_CLEAR_BIT_MSB 29
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL6_RX_SLB_CLEAR_BIT_MASK 0x20000000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL6_RX_SLB_CLEAR_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL7_OFFSET 28 		 // 
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL7_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL7_TX_SLB_DEBUG_BIT_LSB 14 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL7_TX_SLB_DEBUG_BIT_MSB 14
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL7_TX_SLB_DEBUG_BIT_MASK 0x4000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL7_TX_SLB_DEBUG_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL7_RX_SLB_BYPASS_BIT_LSB 28 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL7_RX_SLB_BYPASS_BIT_MSB 28
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL7_RX_SLB_BYPASS_BIT_MASK 0x10000000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL7_RX_SLB_BYPASS_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL7_RX_SLB_CLEAR_BIT_LSB 29 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL7_RX_SLB_CLEAR_BIT_MSB 29
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL7_RX_SLB_CLEAR_BIT_MASK 0x20000000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL7_RX_SLB_CLEAR_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL8_OFFSET 32 		 // 
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL8_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL8_TX_SLB_DEBUG_BIT_LSB 14 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL8_TX_SLB_DEBUG_BIT_MSB 14
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL8_TX_SLB_DEBUG_BIT_MASK 0x4000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL8_TX_SLB_DEBUG_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL8_RX_SLB_BYPASS_BIT_LSB 28 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL8_RX_SLB_BYPASS_BIT_MSB 28
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL8_RX_SLB_BYPASS_BIT_MASK 0x10000000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL8_RX_SLB_BYPASS_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL8_RX_SLB_CLEAR_BIT_LSB 29 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL8_RX_SLB_CLEAR_BIT_MSB 29
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL8_RX_SLB_CLEAR_BIT_MASK 0x20000000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_CTRL8_RX_SLB_CLEAR_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR0_OFFSET 48 		 // 
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR0_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR0_RX_SLB_LINE_ERR_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR0_RX_SLB_LINE_ERR_BIT_MSB 15
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR0_RX_SLB_LINE_ERR_BIT_MASK 0xffff
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR0_RX_SLB_LINE_ERR_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR0_RX_SLB_PIXEL_ERR_BIT_LSB 16 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR0_RX_SLB_PIXEL_ERR_BIT_MSB 31
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR0_RX_SLB_PIXEL_ERR_BIT_MASK 0xffff0000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR0_RX_SLB_PIXEL_ERR_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR1_OFFSET 52 		 // 
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR1_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR1_RX_SLB_LINE_ERR_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR1_RX_SLB_LINE_ERR_BIT_MSB 15
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR1_RX_SLB_LINE_ERR_BIT_MASK 0xffff
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR1_RX_SLB_LINE_ERR_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR1_RX_SLB_PIXEL_ERR_BIT_LSB 16 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR1_RX_SLB_PIXEL_ERR_BIT_MSB 31
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR1_RX_SLB_PIXEL_ERR_BIT_MASK 0xffff0000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR1_RX_SLB_PIXEL_ERR_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR2_OFFSET 56 		 // 
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR2_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR2_RX_SLB_LINE_ERR_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR2_RX_SLB_LINE_ERR_BIT_MSB 15
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR2_RX_SLB_LINE_ERR_BIT_MASK 0xffff
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR2_RX_SLB_LINE_ERR_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR2_RX_SLB_PIXEL_ERR_BIT_LSB 16 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR2_RX_SLB_PIXEL_ERR_BIT_MSB 31
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR2_RX_SLB_PIXEL_ERR_BIT_MASK 0xffff0000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR2_RX_SLB_PIXEL_ERR_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR3_OFFSET 60 		 // 
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR3_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR3_RX_SLB_LINE_ERR_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR3_RX_SLB_LINE_ERR_BIT_MSB 15
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR3_RX_SLB_LINE_ERR_BIT_MASK 0xffff
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR3_RX_SLB_LINE_ERR_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR3_RX_SLB_PIXEL_ERR_BIT_LSB 16 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR3_RX_SLB_PIXEL_ERR_BIT_MSB 31
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR3_RX_SLB_PIXEL_ERR_BIT_MASK 0xffff0000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR3_RX_SLB_PIXEL_ERR_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR4_OFFSET 64 		 // 
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR4_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR4_RX_SLB_LINE_ERR_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR4_RX_SLB_LINE_ERR_BIT_MSB 15
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR4_RX_SLB_LINE_ERR_BIT_MASK 0xffff
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR4_RX_SLB_LINE_ERR_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR4_RX_SLB_PIXEL_ERR_BIT_LSB 16 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR4_RX_SLB_PIXEL_ERR_BIT_MSB 31
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR4_RX_SLB_PIXEL_ERR_BIT_MASK 0xffff0000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR4_RX_SLB_PIXEL_ERR_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR5_OFFSET 68 		 // 
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR5_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR5_RX_SLB_LINE_ERR_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR5_RX_SLB_LINE_ERR_BIT_MSB 15
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR5_RX_SLB_LINE_ERR_BIT_MASK 0xffff
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR5_RX_SLB_LINE_ERR_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR5_RX_SLB_PIXEL_ERR_BIT_LSB 16 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR5_RX_SLB_PIXEL_ERR_BIT_MSB 31
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR5_RX_SLB_PIXEL_ERR_BIT_MASK 0xffff0000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR5_RX_SLB_PIXEL_ERR_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR6_OFFSET 72 		 // 
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR6_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR6_RX_SLB_LINE_ERR_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR6_RX_SLB_LINE_ERR_BIT_MSB 15
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR6_RX_SLB_LINE_ERR_BIT_MASK 0xffff
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR6_RX_SLB_LINE_ERR_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR6_RX_SLB_PIXEL_ERR_BIT_LSB 16 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR6_RX_SLB_PIXEL_ERR_BIT_MSB 31
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR6_RX_SLB_PIXEL_ERR_BIT_MASK 0xffff0000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR6_RX_SLB_PIXEL_ERR_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR7_OFFSET 76 		 // 
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR7_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR7_RX_SLB_LINE_ERR_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR7_RX_SLB_LINE_ERR_BIT_MSB 15
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR7_RX_SLB_LINE_ERR_BIT_MASK 0xffff
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR7_RX_SLB_LINE_ERR_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR7_RX_SLB_PIXEL_ERR_BIT_LSB 16 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR7_RX_SLB_PIXEL_ERR_BIT_MSB 31
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR7_RX_SLB_PIXEL_ERR_BIT_MASK 0xffff0000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR7_RX_SLB_PIXEL_ERR_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR8_OFFSET 80 		 // 
#define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR8_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR8_RX_SLB_LINE_ERR_BIT_LSB 0 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR8_RX_SLB_LINE_ERR_BIT_MSB 15
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR8_RX_SLB_LINE_ERR_BIT_MASK 0xffff
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR8_RX_SLB_LINE_ERR_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR8_RX_SLB_PIXEL_ERR_BIT_LSB 16 		 // 
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR8_RX_SLB_PIXEL_ERR_BIT_MSB 31
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR8_RX_SLB_PIXEL_ERR_BIT_MASK 0xffff0000
    #define CITRA_ROUTER_IO_SLB_ANALYZER_SLB_ERR8_RX_SLB_PIXEL_ERR_BIT_DEFAULT 0

//=== SECTION NAME: INPUT_PROC === None ===
#define CITRA_INPUT_PROC_ADDRESS 		((0)+262144)
#define CITRA_INPUT_PROC_RPT_QTY 		1
#define CITRA_INPUT_PROC_TOT_QTY 		369

//=== SECTION NAME: INPUT_CHANNEL === None ===
#define CITRA_INPUT_PROC_INPUT_CHANNEL_ADDRESS(INPUT_CHANNEL_INDEX) 		(((0)+262144)+0+((INPUT_CHANNEL_INDEX)*(266496-262400)))
#define CITRA_INPUT_PROC_INPUT_CHANNEL_RPT_QTY 		9
#define CITRA_INPUT_PROC_INPUT_CHANNEL_TOT_QTY 		369

//=== SECTION NAME: AUDIO_DMB ===  ===
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(INPUT_CHANNEL_INDEX) 		((((0)+262144)+0+((INPUT_CHANNEL_INDEX)*(266496-262400)))+256)
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_RPT_QTY 		1
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_TOT_QTY 		7
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_CONTROL_OFFSET 0 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_CONTROL_DEFAULT_VALUE 16 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_CONTROL_ENABLE_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_CONTROL_ENABLE_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_CONTROL_ENABLE_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_CONTROL_ENABLE_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_CONTROL_LIMIT_EN_BIT_LSB 4 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_CONTROL_LIMIT_EN_BIT_MSB 4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_CONTROL_LIMIT_EN_BIT_MASK 0x10
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_CONTROL_LIMIT_EN_BIT_DEFAULT 1
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_STATUS_OFFSET 4 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_STATUS_VID_FMT_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_STATUS_VID_FMT_BIT_MSB 11
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_STATUS_VID_FMT_BIT_MASK 0xfff
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_STATUS_VID_FMT_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_STATUS_CATDM_CHAN_BIT_LSB 16 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_STATUS_CATDM_CHAN_BIT_MSB 23
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_STATUS_CATDM_CHAN_BIT_MASK 0xff0000
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_STATUS_CATDM_CHAN_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_DETECT_OFFSET 8 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_DETECT_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_DETECT_PAIR_DETECT_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_DETECT_PAIR_DETECT_BIT_MSB 15
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_DETECT_PAIR_DETECT_BIT_MASK 0xffff
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_DETECT_PAIR_DETECT_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_PARITY_OFFSET 12 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_PARITY_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_PARITY_PAIR_ERR_PARITY_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_PARITY_PAIR_ERR_PARITY_BIT_MSB 15
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_PARITY_PAIR_ERR_PARITY_BIT_MASK 0xffff
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_PARITY_PAIR_ERR_PARITY_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_CHKSUM_OFFSET 16 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_CHKSUM_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_CHKSUM_GROUP_ERR_CHKSUM_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_CHKSUM_GROUP_ERR_CHKSUM_BIT_MSB 7
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_CHKSUM_GROUP_ERR_CHKSUM_BIT_MASK 0xff
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_CHKSUM_GROUP_ERR_CHKSUM_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_FIFO_OFFSET 20 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_FIFO_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_FIFO_EF_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_FIFO_EF_BIT_MSB 15
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_FIFO_EF_BIT_MASK 0xffff
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_FIFO_EF_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_FIFO_FF_BIT_LSB 16 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_FIFO_FF_BIT_MSB 31
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_FIFO_FF_BIT_MASK 0xffff0000
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_FIFO_FF_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ERR_STAT_OFFSET 24 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ERR_STAT_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ERR_STAT_RESTART_REQ_COW_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ERR_STAT_RESTART_REQ_COW_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ERR_STAT_RESTART_REQ_COW_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ERR_STAT_RESTART_REQ_COW_BIT_DEFAULT 0

//=== SECTION NAME: AUDIO_DETECT ===  ===
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_ADDRESS(INPUT_CHANNEL_INDEX) 		((((0)+262144)+0+((INPUT_CHANNEL_INDEX)*(266496-262400)))+768)
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_RPT_QTY 		1
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_TOT_QTY 		33
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_PRESCENCE_OFFSET 0 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_PRESCENCE_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_PRESCENCE_REG_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_PRESCENCE_REG_BIT_MSB 31
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_PRESCENCE_REG_BIT_MASK 0xffffffff
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_PRESCENCE_REG_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL0_OFFSET 16 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL0_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL0_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL0_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL0_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL0_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL0_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL0_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL0_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL0_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL0_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL0_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL0_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL0_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL0_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL0_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL0_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL0_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL1_OFFSET 20 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL1_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL1_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL1_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL1_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL1_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL1_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL1_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL1_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL1_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL1_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL1_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL1_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL1_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL1_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL1_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL1_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL1_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL2_OFFSET 24 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL2_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL2_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL2_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL2_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL2_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL2_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL2_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL2_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL2_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL2_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL2_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL2_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL2_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL2_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL2_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL2_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL2_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL3_OFFSET 28 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL3_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL3_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL3_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL3_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL3_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL3_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL3_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL3_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL3_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL3_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL3_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL3_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL3_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL3_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL3_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL3_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL3_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL4_OFFSET 32 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL4_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL4_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL4_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL4_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL4_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL4_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL4_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL4_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL4_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL4_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL4_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL4_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL4_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL4_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL4_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL4_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL4_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL5_OFFSET 36 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL5_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL5_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL5_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL5_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL5_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL5_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL5_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL5_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL5_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL5_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL5_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL5_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL5_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL5_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL5_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL5_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL5_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL6_OFFSET 40 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL6_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL6_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL6_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL6_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL6_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL6_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL6_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL6_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL6_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL6_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL6_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL6_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL6_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL6_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL6_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL6_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL6_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL7_OFFSET 44 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL7_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL7_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL7_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL7_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL7_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL7_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL7_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL7_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL7_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL7_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL7_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL7_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL7_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL7_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL7_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL7_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL7_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL8_OFFSET 48 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL8_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL8_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL8_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL8_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL8_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL8_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL8_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL8_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL8_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL8_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL8_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL8_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL8_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL8_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL8_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL8_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL8_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL9_OFFSET 52 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL9_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL9_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL9_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL9_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL9_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL9_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL9_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL9_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL9_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL9_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL9_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL9_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL9_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL9_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL9_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL9_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL9_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL10_OFFSET 56 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL10_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL10_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL10_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL10_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL10_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL10_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL10_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL10_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL10_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL10_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL10_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL10_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL10_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL10_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL10_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL10_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL10_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL11_OFFSET 60 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL11_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL11_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL11_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL11_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL11_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL11_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL11_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL11_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL11_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL11_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL11_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL11_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL11_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL11_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL11_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL11_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL11_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL12_OFFSET 64 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL12_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL12_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL12_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL12_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL12_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL12_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL12_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL12_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL12_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL12_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL12_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL12_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL12_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL12_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL12_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL12_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL12_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL13_OFFSET 68 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL13_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL13_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL13_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL13_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL13_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL13_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL13_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL13_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL13_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL13_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL13_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL13_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL13_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL13_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL13_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL13_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL13_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL14_OFFSET 72 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL14_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL14_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL14_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL14_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL14_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL14_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL14_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL14_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL14_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL14_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL14_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL14_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL14_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL14_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL14_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL14_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL14_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL15_OFFSET 76 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL15_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL15_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL15_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL15_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL15_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL15_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL15_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL15_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL15_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL15_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL15_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL15_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL15_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL15_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL15_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL15_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL15_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL16_OFFSET 80 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL16_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL16_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL16_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL16_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL16_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL16_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL16_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL16_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL16_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL16_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL16_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL16_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL16_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL16_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL16_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL16_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL16_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL17_OFFSET 84 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL17_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL17_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL17_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL17_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL17_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL17_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL17_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL17_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL17_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL17_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL17_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL17_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL17_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL17_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL17_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL17_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL17_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL18_OFFSET 88 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL18_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL18_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL18_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL18_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL18_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL18_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL18_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL18_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL18_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL18_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL18_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL18_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL18_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL18_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL18_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL18_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL18_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL19_OFFSET 92 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL19_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL19_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL19_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL19_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL19_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL19_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL19_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL19_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL19_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL19_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL19_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL19_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL19_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL19_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL19_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL19_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL19_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL20_OFFSET 96 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL20_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL20_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL20_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL20_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL20_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL20_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL20_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL20_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL20_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL20_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL20_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL20_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL20_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL20_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL20_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL20_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL20_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL21_OFFSET 100 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL21_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL21_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL21_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL21_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL21_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL21_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL21_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL21_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL21_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL21_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL21_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL21_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL21_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL21_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL21_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL21_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL21_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL22_OFFSET 104 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL22_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL22_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL22_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL22_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL22_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL22_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL22_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL22_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL22_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL22_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL22_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL22_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL22_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL22_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL22_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL22_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL22_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL23_OFFSET 108 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL23_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL23_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL23_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL23_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL23_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL23_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL23_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL23_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL23_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL23_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL23_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL23_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL23_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL23_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL23_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL23_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL23_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL24_OFFSET 112 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL24_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL24_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL24_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL24_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL24_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL24_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL24_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL24_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL24_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL24_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL24_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL24_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL24_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL24_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL24_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL24_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL24_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL25_OFFSET 116 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL25_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL25_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL25_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL25_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL25_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL25_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL25_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL25_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL25_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL25_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL25_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL25_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL25_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL25_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL25_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL25_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL25_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL26_OFFSET 120 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL26_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL26_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL26_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL26_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL26_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL26_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL26_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL26_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL26_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL26_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL26_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL26_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL26_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL26_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL26_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL26_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL26_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL27_OFFSET 124 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL27_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL27_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL27_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL27_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL27_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL27_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL27_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL27_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL27_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL27_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL27_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL27_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL27_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL27_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL27_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL27_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL27_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL28_OFFSET 128 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL28_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL28_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL28_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL28_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL28_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL28_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL28_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL28_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL28_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL28_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL28_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL28_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL28_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL28_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL28_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL28_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL28_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL29_OFFSET 132 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL29_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL29_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL29_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL29_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL29_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL29_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL29_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL29_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL29_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL29_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL29_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL29_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL29_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL29_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL29_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL29_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL29_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL30_OFFSET 136 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL30_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL30_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL30_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL30_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL30_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL30_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL30_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL30_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL30_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL30_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL30_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL30_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL30_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL30_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL30_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL30_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL30_CS_DATA_TYPE_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL31_OFFSET 140 		 // 
#define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL31_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL31_FRAME_MODE_VALID_BIT_LSB 0 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL31_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL31_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL31_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL31_SUBFRAME_MODE_VALID_BIT_LSB 1 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL31_SUBFRAME_MODE_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL31_SUBFRAME_MODE_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL31_SUBFRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL31_CS_NON_PCM_BIT_LSB 2 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL31_CS_NON_PCM_BIT_MSB 2
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL31_CS_NON_PCM_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL31_CS_NON_PCM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL31_CS_DATA_TYPE_BIT_LSB 8 		 // 
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL31_CS_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL31_CS_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_CHANNEL31_CS_DATA_TYPE_BIT_DEFAULT 0

//=== SECTION NAME: pad === Added to force lane offset ===
#define CITRA_INPUT_PROC_INPUT_CHANNEL_PAD_ADDRESS(INPUT_CHANNEL_INDEX) 		((((0)+262144)+0+((INPUT_CHANNEL_INDEX)*(266496-262400)))+4092)
#define CITRA_INPUT_PROC_INPUT_CHANNEL_PAD_RPT_QTY 		1
#define CITRA_INPUT_PROC_INPUT_CHANNEL_PAD_TOT_QTY 		1
#define CITRA_INPUT_PROC_INPUT_CHANNEL_PAD_PAD_OFFSET 0 		 //None
#define CITRA_INPUT_PROC_INPUT_CHANNEL_PAD_PAD_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_PAD_PAD_PAD_BIT_LSB 0 		 //None
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_PAD_PAD_PAD_BIT_MSB 31
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_PAD_PAD_PAD_BIT_MASK 0xffffffff
    #define CITRA_INPUT_PROC_INPUT_CHANNEL_PAD_PAD_PAD_BIT_DEFAULT 0

//=== SECTION NAME: OUTPUT_PROC === None ===
#define CITRA_OUTPUT_PROC_ADDRESS 		((0)+327680)
#define CITRA_OUTPUT_PROC_RPT_QTY 		1
#define CITRA_OUTPUT_PROC_TOT_QTY 		81

//=== SECTION NAME: OUTPUT_CHANNEL === None ===
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_ADDRESS(OUTPUT_CHANNEL_INDEX) 		(((0)+327680)+0+((OUTPUT_CHANNEL_INDEX)*(331776-327680)))
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_RPT_QTY 		9
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TOT_QTY 		81

//=== SECTION NAME: VIDEO ===  ===
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_ADDRESS(OUTPUT_CHANNEL_INDEX) 		((((0)+327680)+0+((OUTPUT_CHANNEL_INDEX)*(331776-327680)))+0)
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_RPT_QTY 		1
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_TOT_QTY 		1
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_VID_DELAY_OFFSET 0 		 // 
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_VID_DELAY_DEFAULT_VALUE 0 		 //
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_VID_DELAY_REG_BIT_LSB 0 		 // 
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_VID_DELAY_REG_BIT_MSB 15
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_VID_DELAY_REG_BIT_MASK 0xffff
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_VID_DELAY_REG_BIT_DEFAULT 0

//=== SECTION NAME: AUDIO_EMB ===  ===
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(OUTPUT_CHANNEL_INDEX) 		((((0)+327680)+0+((OUTPUT_CHANNEL_INDEX)*(331776-327680)))+256)
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_RPT_QTY 		1
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_TOT_QTY 		6
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_CONTROL_OFFSET 0 		 // 
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_CONTROL_DEFAULT_VALUE 3221291008 		 //
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_CONTROL_ENABLE_BIT_LSB 0 		 // 
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_CONTROL_ENABLE_BIT_MSB 0
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_CONTROL_ENABLE_BIT_MASK 0x1
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_CONTROL_ENABLE_BIT_DEFAULT 0
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_CONTROL_RW_BIT_LSB 16 		 // 
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_CONTROL_RW_BIT_MSB 31
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_CONTROL_RW_BIT_MASK 0xffff0000
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_CONTROL_RW_BIT_DEFAULT 49153
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_STATUS_OFFSET 4 		 // 
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_STATUS_VID_FMT_BIT_LSB 0 		 // 
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_STATUS_VID_FMT_BIT_MSB 11
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_STATUS_VID_FMT_BIT_MASK 0xfff
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_STATUS_VID_FMT_BIT_DEFAULT 0
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_STATUS_CATDM_CHAN_BIT_LSB 16 		 // 
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_STATUS_CATDM_CHAN_BIT_MSB 23
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_STATUS_CATDM_CHAN_BIT_MASK 0xff0000
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_STATUS_CATDM_CHAN_BIT_DEFAULT 0
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_GROUP_ENABLE_OFFSET 8 		 // 
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_GROUP_ENABLE_DEFAULT_VALUE 15 		 //
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_GROUP_ENABLE_ENB_BIT_LSB 0 		 // 
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_GROUP_ENABLE_ENB_BIT_MSB 7
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_GROUP_ENABLE_ENB_BIT_MASK 0xff
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_GROUP_ENABLE_ENB_BIT_DEFAULT 15
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_GROUP_ENABLE_PASS_BIT_LSB 16 		 // 
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_GROUP_ENABLE_PASS_BIT_MSB 23
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_GROUP_ENABLE_PASS_BIT_MASK 0xff0000
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_GROUP_ENABLE_PASS_BIT_DEFAULT 0
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_SD_EXT_ENABLE_OFFSET 12 		 // 
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_SD_EXT_ENABLE_DEFAULT_VALUE 15 		 //
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_SD_EXT_ENABLE__24B_BIT_LSB 0 		 // 
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_SD_EXT_ENABLE__24B_BIT_MSB 3
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_SD_EXT_ENABLE__24B_BIT_MASK 0xf
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_SD_EXT_ENABLE__24B_BIT_DEFAULT 15
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_FIFO_FLAGS_EF_OFFSET 16 		 // 
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_FIFO_FLAGS_EF_DEFAULT_VALUE 0 		 //
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_FIFO_FLAGS_EF_FLAG_BIT_LSB 0 		 // 
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_FIFO_FLAGS_EF_FLAG_BIT_MSB 31
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_FIFO_FLAGS_EF_FLAG_BIT_MASK 0xffffffff
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_FIFO_FLAGS_EF_FLAG_BIT_DEFAULT 0
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_FIFO_FLAGS_FF_OFFSET 20 		 // 
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_FIFO_FLAGS_FF_DEFAULT_VALUE 0 		 //
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_FIFO_FLAGS_FF_FLAG_BIT_LSB 0 		 // 
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_FIFO_FLAGS_FF_FLAG_BIT_MSB 31
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_FIFO_FLAGS_FF_FLAG_BIT_MASK 0xffffffff
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_FIFO_FLAGS_FF_FLAG_BIT_DEFAULT 0

//=== SECTION NAME: TIMING ===  ===
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_ADDRESS(OUTPUT_CHANNEL_INDEX) 		((((0)+327680)+0+((OUTPUT_CHANNEL_INDEX)*(331776-327680)))+768)
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_RPT_QTY 		1
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_TOT_QTY 		1
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_VID_DELAY_OFFSET 0 		 // 
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_VID_DELAY_DEFAULT_VALUE 0 		 //
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_VID_DELAY_LINES_BIT_LSB 0 		 // 
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_VID_DELAY_LINES_BIT_MSB 11
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_VID_DELAY_LINES_BIT_MASK 0xfff
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_VID_DELAY_LINES_BIT_DEFAULT 0
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_VID_DELAY_PIXELS_BIT_LSB 16 		 // 
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_VID_DELAY_PIXELS_BIT_MSB 28
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_VID_DELAY_PIXELS_BIT_MASK 0x1fff0000
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_VID_DELAY_PIXELS_BIT_DEFAULT 0

//=== SECTION NAME: pad === Added to force lane offset ===
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_PAD_ADDRESS(OUTPUT_CHANNEL_INDEX) 		((((0)+327680)+0+((OUTPUT_CHANNEL_INDEX)*(331776-327680)))+4092)
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_PAD_RPT_QTY 		1
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_PAD_TOT_QTY 		1
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_PAD_PAD_OFFSET 0 		 //None
#define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_PAD_PAD_DEFAULT_VALUE 0 		 //
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_PAD_PAD_PAD_BIT_LSB 0 		 //None
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_PAD_PAD_PAD_BIT_MSB 31
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_PAD_PAD_PAD_BIT_MASK 0xffffffff
    #define CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_PAD_PAD_PAD_BIT_DEFAULT 0

//=== SECTION NAME: AUD_DLY ===  ===
#define CITRA_AUD_DLY_ADDRESS 		((0)+393216)
#define CITRA_AUD_DLY_RPT_QTY 		1
#define CITRA_AUD_DLY_TOT_QTY 		150
#define CITRA_AUD_DLY_MEM_CSR_OFFSET 0 		 // 
#define CITRA_AUD_DLY_MEM_CSR_DEFAULT_VALUE 1 		 //
    #define CITRA_AUD_DLY_MEM_CSR_RST_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_MEM_CSR_RST_BIT_MSB 0
    #define CITRA_AUD_DLY_MEM_CSR_RST_BIT_MASK 0x1
    #define CITRA_AUD_DLY_MEM_CSR_RST_BIT_DEFAULT 1
    #define CITRA_AUD_DLY_MEM_CSR_INIT_BIT_LSB 31 		 // 
    #define CITRA_AUD_DLY_MEM_CSR_INIT_BIT_MSB 31
    #define CITRA_AUD_DLY_MEM_CSR_INIT_BIT_MASK 0x80000000
    #define CITRA_AUD_DLY_MEM_CSR_INIT_BIT_DEFAULT 0
#define CITRA_AUD_DLY_BIST_CSR_OFFSET 4 		 // 
#define CITRA_AUD_DLY_BIST_CSR_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_BIST_CSR_START_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_BIST_CSR_START_BIT_MSB 0
    #define CITRA_AUD_DLY_BIST_CSR_START_BIT_MASK 0x1
    #define CITRA_AUD_DLY_BIST_CSR_START_BIT_DEFAULT 0
    #define CITRA_AUD_DLY_BIST_CSR_BUSY_BIT_LSB 1 		 // 
    #define CITRA_AUD_DLY_BIST_CSR_BUSY_BIT_MSB 1
    #define CITRA_AUD_DLY_BIST_CSR_BUSY_BIT_MASK 0x2
    #define CITRA_AUD_DLY_BIST_CSR_BUSY_BIT_DEFAULT 0
    #define CITRA_AUD_DLY_BIST_CSR_ERR_BIT_LSB 2 		 // 
    #define CITRA_AUD_DLY_BIST_CSR_ERR_BIT_MSB 2
    #define CITRA_AUD_DLY_BIST_CSR_ERR_BIT_MASK 0x4
    #define CITRA_AUD_DLY_BIST_CSR_ERR_BIT_DEFAULT 0
    #define CITRA_AUD_DLY_BIST_CSR_SEL_BIT_LSB 4 		 // 
    #define CITRA_AUD_DLY_BIST_CSR_SEL_BIT_MSB 5
    #define CITRA_AUD_DLY_BIST_CSR_SEL_BIT_MASK 0x30
    #define CITRA_AUD_DLY_BIST_CSR_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_BIST_ERR_ADDR_OFFSET 8 		 // 
#define CITRA_AUD_DLY_BIST_ERR_ADDR_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_BIST_ERR_ADDR_ADDR_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_BIST_ERR_ADDR_ADDR_BIT_MSB 27
    #define CITRA_AUD_DLY_BIST_ERR_ADDR_ADDR_BIT_MASK 0xfffffff
    #define CITRA_AUD_DLY_BIST_ERR_ADDR_ADDR_BIT_DEFAULT 0
#define CITRA_AUD_DLY_BIST_ERR_DAT_OFFSET 12 		 // 
#define CITRA_AUD_DLY_BIST_ERR_DAT_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_BIST_ERR_DAT_DATA_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_BIST_ERR_DAT_DATA_BIT_MSB 15
    #define CITRA_AUD_DLY_BIST_ERR_DAT_DATA_BIT_MASK 0xffff
    #define CITRA_AUD_DLY_BIST_ERR_DAT_DATA_BIT_DEFAULT 0
    #define CITRA_AUD_DLY_BIST_ERR_DAT_SEL_BIT_LSB 16 		 // 
    #define CITRA_AUD_DLY_BIST_ERR_DAT_SEL_BIT_MSB 18
    #define CITRA_AUD_DLY_BIST_ERR_DAT_SEL_BIT_MASK 0x70000
    #define CITRA_AUD_DLY_BIST_ERR_DAT_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_EN_OFFSET 16 		 // 
#define CITRA_AUD_DLY_IDLY_EN_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_EN_EN_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_EN_EN_BIT_MSB 8
    #define CITRA_AUD_DLY_IDLY_EN_EN_BIT_MASK 0x1ff
    #define CITRA_AUD_DLY_IDLY_EN_EN_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_EN_OFFSET 20 		 // 
#define CITRA_AUD_DLY_ODLY_EN_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_EN_EN_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_EN_EN_BIT_MSB 8
    #define CITRA_AUD_DLY_ODLY_EN_EN_BIT_MASK 0x1ff
    #define CITRA_AUD_DLY_ODLY_EN_EN_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL0_OFFSET 24 		 // 
#define CITRA_AUD_DLY_IDLY_SEL0_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL0_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL0_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL0_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL0_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL1_OFFSET 28 		 // 
#define CITRA_AUD_DLY_IDLY_SEL1_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL1_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL1_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL1_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL1_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL2_OFFSET 32 		 // 
#define CITRA_AUD_DLY_IDLY_SEL2_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL2_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL2_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL2_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL2_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL3_OFFSET 36 		 // 
#define CITRA_AUD_DLY_IDLY_SEL3_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL3_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL3_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL3_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL3_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL4_OFFSET 40 		 // 
#define CITRA_AUD_DLY_IDLY_SEL4_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL4_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL4_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL4_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL4_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL5_OFFSET 44 		 // 
#define CITRA_AUD_DLY_IDLY_SEL5_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL5_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL5_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL5_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL5_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL6_OFFSET 48 		 // 
#define CITRA_AUD_DLY_IDLY_SEL6_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL6_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL6_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL6_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL6_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL7_OFFSET 52 		 // 
#define CITRA_AUD_DLY_IDLY_SEL7_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL7_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL7_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL7_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL7_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL8_OFFSET 56 		 // 
#define CITRA_AUD_DLY_IDLY_SEL8_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL8_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL8_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL8_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL8_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL9_OFFSET 60 		 // 
#define CITRA_AUD_DLY_IDLY_SEL9_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL9_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL9_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL9_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL9_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL10_OFFSET 64 		 // 
#define CITRA_AUD_DLY_IDLY_SEL10_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL10_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL10_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL10_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL10_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL11_OFFSET 68 		 // 
#define CITRA_AUD_DLY_IDLY_SEL11_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL11_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL11_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL11_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL11_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL12_OFFSET 72 		 // 
#define CITRA_AUD_DLY_IDLY_SEL12_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL12_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL12_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL12_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL12_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL13_OFFSET 76 		 // 
#define CITRA_AUD_DLY_IDLY_SEL13_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL13_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL13_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL13_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL13_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL14_OFFSET 80 		 // 
#define CITRA_AUD_DLY_IDLY_SEL14_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL14_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL14_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL14_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL14_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL15_OFFSET 84 		 // 
#define CITRA_AUD_DLY_IDLY_SEL15_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL15_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL15_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL15_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL15_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL16_OFFSET 88 		 // 
#define CITRA_AUD_DLY_IDLY_SEL16_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL16_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL16_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL16_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL16_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL17_OFFSET 92 		 // 
#define CITRA_AUD_DLY_IDLY_SEL17_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL17_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL17_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL17_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL17_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL18_OFFSET 96 		 // 
#define CITRA_AUD_DLY_IDLY_SEL18_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL18_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL18_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL18_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL18_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL19_OFFSET 100 		 // 
#define CITRA_AUD_DLY_IDLY_SEL19_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL19_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL19_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL19_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL19_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL20_OFFSET 104 		 // 
#define CITRA_AUD_DLY_IDLY_SEL20_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL20_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL20_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL20_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL20_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL21_OFFSET 108 		 // 
#define CITRA_AUD_DLY_IDLY_SEL21_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL21_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL21_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL21_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL21_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL22_OFFSET 112 		 // 
#define CITRA_AUD_DLY_IDLY_SEL22_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL22_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL22_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL22_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL22_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL23_OFFSET 116 		 // 
#define CITRA_AUD_DLY_IDLY_SEL23_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL23_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL23_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL23_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL23_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL24_OFFSET 120 		 // 
#define CITRA_AUD_DLY_IDLY_SEL24_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL24_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL24_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL24_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL24_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL25_OFFSET 124 		 // 
#define CITRA_AUD_DLY_IDLY_SEL25_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL25_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL25_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL25_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL25_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL26_OFFSET 128 		 // 
#define CITRA_AUD_DLY_IDLY_SEL26_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL26_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL26_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL26_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL26_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL27_OFFSET 132 		 // 
#define CITRA_AUD_DLY_IDLY_SEL27_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL27_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL27_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL27_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL27_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL28_OFFSET 136 		 // 
#define CITRA_AUD_DLY_IDLY_SEL28_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL28_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL28_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL28_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL28_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL29_OFFSET 140 		 // 
#define CITRA_AUD_DLY_IDLY_SEL29_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL29_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL29_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL29_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL29_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL30_OFFSET 144 		 // 
#define CITRA_AUD_DLY_IDLY_SEL30_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL30_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL30_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL30_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL30_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL31_OFFSET 148 		 // 
#define CITRA_AUD_DLY_IDLY_SEL31_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL31_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL31_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL31_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL31_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL32_OFFSET 152 		 // 
#define CITRA_AUD_DLY_IDLY_SEL32_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL32_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL32_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL32_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL32_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL33_OFFSET 156 		 // 
#define CITRA_AUD_DLY_IDLY_SEL33_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL33_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL33_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL33_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL33_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL34_OFFSET 160 		 // 
#define CITRA_AUD_DLY_IDLY_SEL34_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL34_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL34_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL34_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL34_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL35_OFFSET 164 		 // 
#define CITRA_AUD_DLY_IDLY_SEL35_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL35_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL35_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL35_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL35_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL36_OFFSET 168 		 // 
#define CITRA_AUD_DLY_IDLY_SEL36_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL36_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL36_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL36_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL36_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL37_OFFSET 172 		 // 
#define CITRA_AUD_DLY_IDLY_SEL37_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL37_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL37_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL37_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL37_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL38_OFFSET 176 		 // 
#define CITRA_AUD_DLY_IDLY_SEL38_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL38_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL38_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL38_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL38_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL39_OFFSET 180 		 // 
#define CITRA_AUD_DLY_IDLY_SEL39_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL39_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL39_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL39_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL39_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL40_OFFSET 184 		 // 
#define CITRA_AUD_DLY_IDLY_SEL40_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL40_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL40_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL40_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL40_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL41_OFFSET 188 		 // 
#define CITRA_AUD_DLY_IDLY_SEL41_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL41_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL41_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL41_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL41_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL42_OFFSET 192 		 // 
#define CITRA_AUD_DLY_IDLY_SEL42_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL42_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL42_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL42_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL42_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL43_OFFSET 196 		 // 
#define CITRA_AUD_DLY_IDLY_SEL43_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL43_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL43_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL43_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL43_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL44_OFFSET 200 		 // 
#define CITRA_AUD_DLY_IDLY_SEL44_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL44_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL44_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL44_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL44_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL45_OFFSET 204 		 // 
#define CITRA_AUD_DLY_IDLY_SEL45_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL45_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL45_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL45_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL45_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL46_OFFSET 208 		 // 
#define CITRA_AUD_DLY_IDLY_SEL46_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL46_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL46_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL46_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL46_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL47_OFFSET 212 		 // 
#define CITRA_AUD_DLY_IDLY_SEL47_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL47_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL47_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL47_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL47_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL48_OFFSET 216 		 // 
#define CITRA_AUD_DLY_IDLY_SEL48_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL48_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL48_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL48_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL48_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL49_OFFSET 220 		 // 
#define CITRA_AUD_DLY_IDLY_SEL49_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL49_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL49_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL49_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL49_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL50_OFFSET 224 		 // 
#define CITRA_AUD_DLY_IDLY_SEL50_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL50_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL50_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL50_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL50_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL51_OFFSET 228 		 // 
#define CITRA_AUD_DLY_IDLY_SEL51_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL51_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL51_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL51_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL51_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL52_OFFSET 232 		 // 
#define CITRA_AUD_DLY_IDLY_SEL52_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL52_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL52_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL52_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL52_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL53_OFFSET 236 		 // 
#define CITRA_AUD_DLY_IDLY_SEL53_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL53_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL53_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL53_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL53_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL54_OFFSET 240 		 // 
#define CITRA_AUD_DLY_IDLY_SEL54_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL54_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL54_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL54_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL54_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL55_OFFSET 244 		 // 
#define CITRA_AUD_DLY_IDLY_SEL55_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL55_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL55_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL55_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL55_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL56_OFFSET 248 		 // 
#define CITRA_AUD_DLY_IDLY_SEL56_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL56_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL56_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL56_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL56_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL57_OFFSET 252 		 // 
#define CITRA_AUD_DLY_IDLY_SEL57_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL57_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL57_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL57_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL57_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL58_OFFSET 256 		 // 
#define CITRA_AUD_DLY_IDLY_SEL58_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL58_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL58_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL58_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL58_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL59_OFFSET 260 		 // 
#define CITRA_AUD_DLY_IDLY_SEL59_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL59_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL59_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL59_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL59_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL60_OFFSET 264 		 // 
#define CITRA_AUD_DLY_IDLY_SEL60_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL60_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL60_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL60_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL60_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL61_OFFSET 268 		 // 
#define CITRA_AUD_DLY_IDLY_SEL61_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL61_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL61_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL61_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL61_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL62_OFFSET 272 		 // 
#define CITRA_AUD_DLY_IDLY_SEL62_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL62_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL62_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL62_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL62_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL63_OFFSET 276 		 // 
#define CITRA_AUD_DLY_IDLY_SEL63_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL63_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL63_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL63_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL63_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL64_OFFSET 280 		 // 
#define CITRA_AUD_DLY_IDLY_SEL64_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL64_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL64_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL64_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL64_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL65_OFFSET 284 		 // 
#define CITRA_AUD_DLY_IDLY_SEL65_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL65_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL65_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL65_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL65_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL66_OFFSET 288 		 // 
#define CITRA_AUD_DLY_IDLY_SEL66_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL66_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL66_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL66_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL66_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL67_OFFSET 292 		 // 
#define CITRA_AUD_DLY_IDLY_SEL67_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL67_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL67_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL67_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL67_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL68_OFFSET 296 		 // 
#define CITRA_AUD_DLY_IDLY_SEL68_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL68_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL68_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL68_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL68_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL69_OFFSET 300 		 // 
#define CITRA_AUD_DLY_IDLY_SEL69_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL69_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL69_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL69_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL69_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL70_OFFSET 304 		 // 
#define CITRA_AUD_DLY_IDLY_SEL70_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL70_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL70_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL70_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL70_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_IDLY_SEL71_OFFSET 308 		 // 
#define CITRA_AUD_DLY_IDLY_SEL71_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_IDLY_SEL71_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_IDLY_SEL71_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_IDLY_SEL71_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_IDLY_SEL71_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL0_OFFSET 312 		 // 
#define CITRA_AUD_DLY_ODLY_SEL0_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL0_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL0_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL0_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL0_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL1_OFFSET 316 		 // 
#define CITRA_AUD_DLY_ODLY_SEL1_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL1_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL1_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL1_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL1_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL2_OFFSET 320 		 // 
#define CITRA_AUD_DLY_ODLY_SEL2_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL2_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL2_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL2_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL2_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL3_OFFSET 324 		 // 
#define CITRA_AUD_DLY_ODLY_SEL3_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL3_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL3_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL3_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL3_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL4_OFFSET 328 		 // 
#define CITRA_AUD_DLY_ODLY_SEL4_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL4_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL4_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL4_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL4_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL5_OFFSET 332 		 // 
#define CITRA_AUD_DLY_ODLY_SEL5_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL5_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL5_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL5_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL5_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL6_OFFSET 336 		 // 
#define CITRA_AUD_DLY_ODLY_SEL6_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL6_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL6_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL6_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL6_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL7_OFFSET 340 		 // 
#define CITRA_AUD_DLY_ODLY_SEL7_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL7_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL7_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL7_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL7_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL8_OFFSET 344 		 // 
#define CITRA_AUD_DLY_ODLY_SEL8_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL8_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL8_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL8_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL8_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL9_OFFSET 348 		 // 
#define CITRA_AUD_DLY_ODLY_SEL9_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL9_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL9_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL9_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL9_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL10_OFFSET 352 		 // 
#define CITRA_AUD_DLY_ODLY_SEL10_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL10_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL10_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL10_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL10_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL11_OFFSET 356 		 // 
#define CITRA_AUD_DLY_ODLY_SEL11_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL11_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL11_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL11_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL11_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL12_OFFSET 360 		 // 
#define CITRA_AUD_DLY_ODLY_SEL12_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL12_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL12_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL12_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL12_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL13_OFFSET 364 		 // 
#define CITRA_AUD_DLY_ODLY_SEL13_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL13_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL13_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL13_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL13_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL14_OFFSET 368 		 // 
#define CITRA_AUD_DLY_ODLY_SEL14_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL14_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL14_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL14_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL14_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL15_OFFSET 372 		 // 
#define CITRA_AUD_DLY_ODLY_SEL15_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL15_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL15_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL15_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL15_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL16_OFFSET 376 		 // 
#define CITRA_AUD_DLY_ODLY_SEL16_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL16_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL16_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL16_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL16_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL17_OFFSET 380 		 // 
#define CITRA_AUD_DLY_ODLY_SEL17_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL17_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL17_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL17_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL17_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL18_OFFSET 384 		 // 
#define CITRA_AUD_DLY_ODLY_SEL18_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL18_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL18_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL18_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL18_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL19_OFFSET 388 		 // 
#define CITRA_AUD_DLY_ODLY_SEL19_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL19_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL19_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL19_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL19_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL20_OFFSET 392 		 // 
#define CITRA_AUD_DLY_ODLY_SEL20_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL20_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL20_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL20_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL20_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL21_OFFSET 396 		 // 
#define CITRA_AUD_DLY_ODLY_SEL21_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL21_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL21_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL21_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL21_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL22_OFFSET 400 		 // 
#define CITRA_AUD_DLY_ODLY_SEL22_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL22_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL22_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL22_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL22_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL23_OFFSET 404 		 // 
#define CITRA_AUD_DLY_ODLY_SEL23_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL23_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL23_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL23_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL23_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL24_OFFSET 408 		 // 
#define CITRA_AUD_DLY_ODLY_SEL24_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL24_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL24_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL24_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL24_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL25_OFFSET 412 		 // 
#define CITRA_AUD_DLY_ODLY_SEL25_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL25_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL25_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL25_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL25_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL26_OFFSET 416 		 // 
#define CITRA_AUD_DLY_ODLY_SEL26_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL26_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL26_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL26_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL26_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL27_OFFSET 420 		 // 
#define CITRA_AUD_DLY_ODLY_SEL27_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL27_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL27_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL27_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL27_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL28_OFFSET 424 		 // 
#define CITRA_AUD_DLY_ODLY_SEL28_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL28_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL28_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL28_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL28_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL29_OFFSET 428 		 // 
#define CITRA_AUD_DLY_ODLY_SEL29_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL29_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL29_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL29_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL29_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL30_OFFSET 432 		 // 
#define CITRA_AUD_DLY_ODLY_SEL30_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL30_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL30_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL30_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL30_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL31_OFFSET 436 		 // 
#define CITRA_AUD_DLY_ODLY_SEL31_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL31_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL31_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL31_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL31_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL32_OFFSET 440 		 // 
#define CITRA_AUD_DLY_ODLY_SEL32_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL32_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL32_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL32_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL32_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL33_OFFSET 444 		 // 
#define CITRA_AUD_DLY_ODLY_SEL33_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL33_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL33_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL33_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL33_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL34_OFFSET 448 		 // 
#define CITRA_AUD_DLY_ODLY_SEL34_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL34_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL34_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL34_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL34_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL35_OFFSET 452 		 // 
#define CITRA_AUD_DLY_ODLY_SEL35_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL35_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL35_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL35_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL35_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL36_OFFSET 456 		 // 
#define CITRA_AUD_DLY_ODLY_SEL36_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL36_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL36_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL36_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL36_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL37_OFFSET 460 		 // 
#define CITRA_AUD_DLY_ODLY_SEL37_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL37_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL37_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL37_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL37_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL38_OFFSET 464 		 // 
#define CITRA_AUD_DLY_ODLY_SEL38_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL38_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL38_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL38_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL38_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL39_OFFSET 468 		 // 
#define CITRA_AUD_DLY_ODLY_SEL39_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL39_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL39_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL39_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL39_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL40_OFFSET 472 		 // 
#define CITRA_AUD_DLY_ODLY_SEL40_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL40_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL40_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL40_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL40_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL41_OFFSET 476 		 // 
#define CITRA_AUD_DLY_ODLY_SEL41_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL41_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL41_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL41_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL41_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL42_OFFSET 480 		 // 
#define CITRA_AUD_DLY_ODLY_SEL42_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL42_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL42_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL42_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL42_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL43_OFFSET 484 		 // 
#define CITRA_AUD_DLY_ODLY_SEL43_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL43_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL43_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL43_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL43_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL44_OFFSET 488 		 // 
#define CITRA_AUD_DLY_ODLY_SEL44_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL44_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL44_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL44_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL44_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL45_OFFSET 492 		 // 
#define CITRA_AUD_DLY_ODLY_SEL45_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL45_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL45_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL45_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL45_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL46_OFFSET 496 		 // 
#define CITRA_AUD_DLY_ODLY_SEL46_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL46_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL46_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL46_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL46_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL47_OFFSET 500 		 // 
#define CITRA_AUD_DLY_ODLY_SEL47_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL47_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL47_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL47_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL47_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL48_OFFSET 504 		 // 
#define CITRA_AUD_DLY_ODLY_SEL48_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL48_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL48_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL48_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL48_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL49_OFFSET 508 		 // 
#define CITRA_AUD_DLY_ODLY_SEL49_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL49_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL49_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL49_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL49_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL50_OFFSET 512 		 // 
#define CITRA_AUD_DLY_ODLY_SEL50_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL50_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL50_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL50_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL50_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL51_OFFSET 516 		 // 
#define CITRA_AUD_DLY_ODLY_SEL51_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL51_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL51_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL51_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL51_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL52_OFFSET 520 		 // 
#define CITRA_AUD_DLY_ODLY_SEL52_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL52_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL52_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL52_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL52_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL53_OFFSET 524 		 // 
#define CITRA_AUD_DLY_ODLY_SEL53_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL53_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL53_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL53_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL53_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL54_OFFSET 528 		 // 
#define CITRA_AUD_DLY_ODLY_SEL54_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL54_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL54_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL54_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL54_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL55_OFFSET 532 		 // 
#define CITRA_AUD_DLY_ODLY_SEL55_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL55_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL55_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL55_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL55_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL56_OFFSET 536 		 // 
#define CITRA_AUD_DLY_ODLY_SEL56_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL56_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL56_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL56_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL56_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL57_OFFSET 540 		 // 
#define CITRA_AUD_DLY_ODLY_SEL57_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL57_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL57_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL57_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL57_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL58_OFFSET 544 		 // 
#define CITRA_AUD_DLY_ODLY_SEL58_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL58_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL58_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL58_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL58_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL59_OFFSET 548 		 // 
#define CITRA_AUD_DLY_ODLY_SEL59_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL59_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL59_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL59_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL59_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL60_OFFSET 552 		 // 
#define CITRA_AUD_DLY_ODLY_SEL60_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL60_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL60_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL60_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL60_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL61_OFFSET 556 		 // 
#define CITRA_AUD_DLY_ODLY_SEL61_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL61_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL61_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL61_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL61_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL62_OFFSET 560 		 // 
#define CITRA_AUD_DLY_ODLY_SEL62_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL62_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL62_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL62_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL62_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL63_OFFSET 564 		 // 
#define CITRA_AUD_DLY_ODLY_SEL63_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL63_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL63_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL63_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL63_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL64_OFFSET 568 		 // 
#define CITRA_AUD_DLY_ODLY_SEL64_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL64_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL64_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL64_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL64_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL65_OFFSET 572 		 // 
#define CITRA_AUD_DLY_ODLY_SEL65_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL65_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL65_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL65_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL65_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL66_OFFSET 576 		 // 
#define CITRA_AUD_DLY_ODLY_SEL66_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL66_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL66_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL66_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL66_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL67_OFFSET 580 		 // 
#define CITRA_AUD_DLY_ODLY_SEL67_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL67_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL67_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL67_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL67_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL68_OFFSET 584 		 // 
#define CITRA_AUD_DLY_ODLY_SEL68_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL68_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL68_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL68_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL68_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL69_OFFSET 588 		 // 
#define CITRA_AUD_DLY_ODLY_SEL69_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL69_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL69_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL69_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL69_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL70_OFFSET 592 		 // 
#define CITRA_AUD_DLY_ODLY_SEL70_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL70_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL70_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL70_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL70_SEL_BIT_DEFAULT 0
#define CITRA_AUD_DLY_ODLY_SEL71_OFFSET 596 		 // 
#define CITRA_AUD_DLY_ODLY_SEL71_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_ODLY_SEL71_SEL_BIT_LSB 0 		 // 
    #define CITRA_AUD_DLY_ODLY_SEL71_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_ODLY_SEL71_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_ODLY_SEL71_SEL_BIT_DEFAULT 0


#endif
