m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Document FPGA/ThayThuy/BaitapVHDL/test_UART
T_opt
!s110 1627028649
VFnVKC^I7McYV:1zoiz@Ho0
04 12 4 work counter_test test 1
=1-ecf4bb08b65c-60fa7ca8-30c-1f20
o-quiet -auto_acc_if_foreign -work work
tCvgOpt 0
n@_opt
OL;O;10.5;63
Ecounter
Z1 w1627006093
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8counter.vhd
Z7 Fcounter.vhd
l0
L8
V46RRU[Y0QV[?@OJLeI?M73
!s100 AYA9XLzi_1A<[:cH]Pmo40
Z8 OL;C;10.5;63
32
Z9 !s110 1627028646
!i10b 1
Z10 !s108 1627028646.000000
Z11 !s90 -reportprogress|300|counter.vhd|
Z12 !s107 counter.vhd|
!i113 0
Z13 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
R5
DEx4 work 7 counter 0 22 46RRU[Y0QV[?@OJLeI?M73
l20
L18
VAWZFY?d7L0jj[f^TSC7==1
!s100 DF7m?aD7e^bDfXUEdRlOD0
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Ecounter_test
Z14 w1627028366
R2
R3
R4
R5
R0
Z15 8counter_test.vhd
Z16 Fcounter_test.vhd
l0
L8
ViazmX2d8g8;:>badV5:Z22
!s100 h=JZHC^d_1<M:>9:aC>D_1
R8
32
Z17 !s110 1627028647
!i10b 1
R10
Z18 !s90 -reportprogress|300|counter_test.vhd|
Z19 !s107 counter_test.vhd|
!i113 0
R13
Atest
R2
R3
R4
R5
DEx4 work 12 counter_test 0 22 iazmX2d8g8;:>badV5:Z22
l41
L11
Vl9HQHb6U_@3jPMKXOU@^j1
!s100 j:FCYo;JM1c0a4ijUaRPU0
R8
32
R17
!i10b 1
R10
R18
R19
!i113 0
R13
Etest_uart
Z20 w1627028639
R3
R2
R4
R5
R0
Z21 8test_UART.vhd
Z22 Ftest_UART.vhd
l0
L6
VCd]PJUmVUJ1JE6^Iejh5F0
!s100 HI]>J;Qe?mCF<c@g?[kzN3
R8
32
R9
!i10b 1
R10
Z23 !s90 -reportprogress|300|test_UART.vhd|
Z24 !s107 test_UART.vhd|
!i113 0
R13
Abehavioral
R3
R2
R4
R5
DEx4 work 9 test_uart 0 22 Cd]PJUmVUJ1JE6^Iejh5F0
l23
L16
V5jBcXA;4UiAMlfEg8Oz]i3
!s100 ED:`Zz4c2PecZ4Dzb]X0V1
R8
32
R9
!i10b 1
R10
R23
R24
!i113 0
R13
