<!-- Language Switcher / è¯­è¨€åˆ‡æ¢ -->
<p align="right">
  <a href="#zh">ä¸­æ–‡</a> | <a href="#en">English</a>
</p>

# Awesome Python Simulator & Electronic Design Tools

> ğŸš€ æ”¶å½•ä¸æ•´ç†ä½¿ç”¨ Python è¿›è¡ŒèŠ¯ç‰‡å»ºæ¨¡ã€ä»¿çœŸã€éªŒè¯ã€æµ‹è¯•ç­‰çš„ä¼˜è´¨å¼€æºå·¥å…·é¡¹ç›®ï¼Œå¸®åŠ©ç ”ç©¶è€…ã€å¼€å‘è€…å’Œå­¦ç”Ÿé«˜æ•ˆå…¥é—¨å’Œé€‰å‹ã€‚

---

**ç‰ˆæœ¬ï¼šv0.1ï¼ˆæŒç»­å®Œå–„ä¸­ï¼‰**

---

## ä¸ºä»€ä¹ˆéœ€è¦æœ¬é¡¹ç›®ï¼Ÿ

å½“å‰ Python åœ¨èŠ¯ç‰‡è®¾è®¡ã€éªŒè¯å’Œä»¿çœŸé¢†åŸŸåº”ç”¨è¶Šæ¥è¶Šå¹¿ï¼Œä½†ç›¸å…³å·¥å…·å’Œèµ„æºåˆ†æ•£ã€ç¼ºä¹ç³»ç»Ÿæ•´ç†ã€‚æœ¬é¡¹ç›®å¸Œæœ›ä¸ºè¯¥é¢†åŸŸçš„å¼€å‘è€…ã€æ•™å­¦è€…ä¸çˆ±å¥½è€…æä¾›ä¸€ç«™å¼å‚è€ƒå’Œäº¤æµå¹³å°ã€‚

---       

## å·¥å…·åˆ†ç±»


### ç¡¬ä»¶å»ºæ¨¡ä¸æè¿°è¯­è¨€ï¼ˆHDL/DSLï¼‰

- [PyMTL](https://github.com/cornell-brg/pymtl)
- [PyRTL](https://github.com/UCSBarchlab/PyRTL)ï¼šé¢å‘æ•™å­¦çš„ Python RTL ç”µè·¯è®¾è®¡ä¸ä»¿çœŸå¹³å°ï¼Œé€‚åˆæ•°å­—é€»è¾‘è¯¾ç¨‹ã€åŸå‹éªŒè¯ã€‚
- [MyHDL](https://github.com/myhdl/myhdl)
- [Migen](https://github.com/m-labs/migen) / [Nmigen](https://github.com/nmigen/nmigen)
panhaiqi
can you show me an hello world python code

GitHub Copilot

- [polyphony](https://pypi.org/project/polyphony/)ï¼šå¯å°† Python ä»£ç ç›´æ¥è½¬æ¢ä¸º HDLï¼Œæ”¯æŒç¡¬ä»¶åˆæˆã€‚
- [hdl21](https://pypi.org/project/hdl21/)ï¼šç”¨äºæ¨¡æ‹Ÿå’Œæ•°å­—ç¡¬ä»¶è®¾è®¡çš„ Python é¢†åŸŸç‰¹å®šè¯­è¨€ã€‚


### HDL è§£æä¸åˆ†æå·¥å…·

- [Pyverilog](https://github.com/PyHDI/Pyverilog)ï¼šç”¨äº Verilog ä»£ç è§£æã€åˆ†æã€è½¬æ¢çš„ Python å·¥å…·ï¼Œé€‚åˆè‡ªåŠ¨åŒ–è®¾è®¡æµç¨‹å’ŒEDAç ”ç©¶ã€‚
- [pyVHDLParser](https://pypi.org/project/pyVHDLParser/)ï¼šVHDL çš„ Python è§£æå™¨ï¼Œå¯ç”¨äºä»£ç åˆ†æã€æŠ½è±¡è¯­æ³•æ ‘ç”Ÿæˆç­‰ã€‚

### æ•°å­—ç”µè·¯/é€»è¾‘é—¨æ¨¡æ‹Ÿå™¨

- [BinPy](https://github.com/BinPy/BinPy)ï¼šç”¨ Python è¿›è¡Œé€»è¾‘é—¨ä¸ç»„åˆç”µè·¯çš„å»ºæ¨¡ä¸ä»¿çœŸï¼Œé€‚åˆæ•™å­¦ã€åŸå‹å®éªŒã€‚
- [DigSim](https://pypi.org/project/digsim-logic-simulator/)ï¼šPython å®ç°çš„æ•°å­—é€»è¾‘ç”µè·¯ä»¿çœŸå™¨ï¼Œæ”¯æŒé—¨ç”µè·¯æ­å»ºä¸æ³¢å½¢åˆ†æã€‚
- [Logisim-evolution](https://github.com/reds-heig/logisim-evolution)ï¼šè™½ä¸º Java å·¥å…·ï¼Œä½†æœ‰ Python è„šæœ¬æ¥å£ï¼Œå¯è¾…åŠ©æ•°å­—ç”µè·¯å®éªŒå’Œè‡ªåŠ¨åŒ–ä»¿çœŸã€‚
- [pyFDA](https://pypi.org/project/pyfda/)ï¼šPython ä¸‹çš„æ•°å­—æ»¤æ³¢å™¨è®¾è®¡ä¸åˆ†æå·¥å…·ã€‚

### EDA å·¥å…·æ¥å£ä¸è‡ªåŠ¨åŒ–

- [Edalize](https://pypi.org/project/edalize/)ï¼šç»Ÿä¸€è°ƒç”¨å’Œç®¡ç†å¤šç§ EDA å·¥å…·ï¼ˆå¦‚ Icarus, Yosys, ModelSim, Verilator, Vivado ç­‰ï¼‰ï¼Œæ”¯æŒé¡¹ç›®æ–‡ä»¶ç”Ÿæˆã€æ‰¹é‡/GUI æ¨¡å¼è¿è¡Œã€‚
- [FuseSoC](https://pypi.org/project/fusesoc/)ï¼šåŸºäº Python çš„ SoC æ„å»ºå’Œé›†æˆå·¥å…·ï¼Œæ”¯æŒå¤šç§åç«¯ä»¿çœŸå™¨å’Œ EDA å·¥å…·ã€‚

### ååŒä»¿çœŸä¸éªŒè¯

- [cocotb](https://github.com/cocotb/cocotb)
- [pyvpi](https://github.com/antiface/pyvpi)
- [Cocotb-test](https://pypi.org/project/cocotb-test/)ï¼šCocotb çš„æµ‹è¯•é©±åŠ¨å’Œè‡ªåŠ¨åŒ–æ‰©å±•å·¥å…·ã€‚


### æ··åˆä¿¡å·/æ¨¡æ‹Ÿç”µè·¯ä»¿çœŸ

- [PySpice](https://pypi.org/project/PySpice/)
- [SKiDL](https://github.com/xesscorp/skidl)
- [PyAMS](https://github.com/d-fathi/PyAMS)ï¼šPython ä¸‹çš„æ··åˆä¿¡å·å»ºæ¨¡å’Œä»¿çœŸæ¡†æ¶ã€‚
- [pyopus](https://github.com/xen0n/pyopus)

### AI EDA
- [ChatEDA](https://github.com/wuhy68/ChatEDAv1)ï¼šå¤§è¯­è¨€æ¨¡å‹ EDA æ™ºèƒ½ä½“
- [SNS](https://github.com/Entropy-xcy/sns)ï¼šåŸºäºæ·±åº¦å­¦ä¹ çš„ç»¼åˆå·¥å…·ï¼Œç”¨äºæ¢ç´¢äººå·¥æ™ºèƒ½é©±åŠ¨çš„ç¡¬ä»¶ç»¼åˆä»»åŠ¡ã€‚
- [Developing synthesis flows without human knowledge](https://github.com/ycunxi/FLowGen-CNNs-DAC18)ï¼šåŸºäºå¼ºåŒ–å­¦ä¹ çš„è‡ªåŠ¨ç»¼åˆæµç¨‹ç”Ÿæˆå·¥å…·
- [AutoDMP: Automated DREAMPlace-based Macro Placement](https://github.com/NVlabs/AutoDMP)
- [DeePEB: A Neural Partial Differential Equation Solver for Post Exposure Baking Simulation in Lithography](https://github.com/Brilight/DeePEB)



### å…¶ä»–ç›¸å…³/è¾…åŠ©å·¥å…·

- [hdlparse](https://github.com/kevinpt/hdlparse)
- [pyvcd](https://github.com/SanDisk-Open-Source/pyvcd)ï¼šä¸€ä¸ªä»¿çœŸæ³¢å½¢/æ•°æ®å¤„ç†è¾…åŠ©å·¥å…·
- [pyDigitalWaveTools](https://pypi.org/project/pyDigitalWaveTools/)ï¼šPython å¤„ç† VCDã€FSDB ç­‰æ•°å­—ä»¿çœŸæ³¢å½¢æ–‡ä»¶çš„å·¥å…·ã€‚
- [pyverilator](https://github.com/csail-csg/pyverilator)ï¼šPython æ¥å£ï¼Œç”¨äºä¸ Verilator äº¤äº’ã€è‡ªåŠ¨åŒ–æµ‹è¯•ã€‚
- [CircuitNet](https://github.com/huanzhang12/CircuitNet)ï¼šå¼€æº EDA æœºå™¨å­¦ä¹ ç ”ç©¶æ•°æ®é›†ï¼Œæ¶µç›–å¸ƒå›¾ã€ç»¼åˆã€æ—¶åºç­‰å¤šç±»ä»»åŠ¡ï¼Œé€‚åˆç®—æ³•è®­ç»ƒä¸è¯„æµ‹ã€‚

---



## èµ„æºä¸æ–‡ç« 

- [PyMTL åœ¨è®¡ç®—æœºä½“ç³»ç»“æ„æ•™å­¦ä¸­çš„åº”ç”¨ - çŸ¥ä¹](https://zhuanlan.zhihu.com/p/286184451)
- [Awesome HDL](https://github.com/drom/awesome-hdl) - ç»¼åˆ HDL èµ„æºï¼ˆå¤šè¯­è¨€ï¼‰
- [è¶…40ä¸ªèŠ¯ç‰‡ç±»å¼€æºé¡¹ç›®æ¨è - ææœ¯ç¤¾åŒº](https://aijishu.com/a/1060000000360021)
AI EDA
- [Awesome Artificial Intelligence for Electronic Design Automation](https://github.com/Thinklab-SJTU/awesome-ai4eda)
- [LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation](https://github.com/Thinklab-SJTU/Awesome-LLM4EDA)
- [thu-nics: Awesome AI for EDA](https://github.com/thu-nics/awesome_ai4eda)
- [ai4eda: Awesome AI for EDA](https://ai4eda.github.io/)

---

## è´¡çŒ®æ–¹å¼

1. æ¬¢è¿é€šè¿‡ Issue æˆ– PR æ¨èæ–°é¡¹ç›®ã€è¡¥å……æ–‡æ¡£ã€ä¿®æ­£é”™è¯¯ï¼
2. æ¨èæ ¼å¼è§ `CONTRIBUTING.md`ï¼Œè¯·æ³¨æ˜å·¥å…·åç§°ã€ç®€ä»‹ã€é¡¹ç›®åœ°å€åŠé€‚ç”¨åœºæ™¯ã€‚
3. æ¬¢è¿æä¾›è‹±æ–‡/ä¸­æ–‡æ–‡æ¡£ã€ç¤ºä¾‹ä»£ç ã€å®é™…æ¡ˆä¾‹ç­‰èµ„æ–™ï¼

---

## è®¸å¯è¯

æœ¬é¡¹ç›®å†…å®¹éµå¾ª [MIT License](./LICENSE)ã€‚

---

## è”ç³»ä¸äº¤æµ

- æé—®ã€å»ºè®®æˆ–åˆä½œå¯é€šè¿‡ Issue æˆ– Discussions åŒºç•™è¨€ã€‚
- æ¬¢è¿å…³æ³¨ã€Starã€Fork æœ¬é¡¹ç›®ï¼ŒåŠ©åŠ› Python+èŠ¯ç‰‡ä»¿çœŸç”Ÿæ€å‘å±•ï¼

---

## é¸£è°¢

æœ¬é¡¹ç›®é€‰é¢˜ç”± Copilot æä¾›ï¼Œæ„Ÿè°¢å…¶æ™ºèƒ½è¾…åŠ©ä¸çµæ„Ÿæ”¯æŒã€‚

---

# <a id="en"></a>Awesome Python Simulator & Electronic Design Tools (English Version)

> ğŸš€ A curated collection of high-quality open-source projects for chip modeling, simulation, verification, and testing using Python, helping researchers, developers, and students get started and choose tools efficiently.

---

**Version: v0.1 (Continuously improving)**

---

## Why this project?

Currently, Python is increasingly used in chip design, verification, and simulation, but related tools and resources are scattered and lack systematic organization. This project aims to provide a one-stop reference and communication platform for developers, educators, and enthusiasts in this field.

---

## Tool Categories

### Hardware Modeling & Description Languages (HDL/DSL)

- [PyMTL](https://github.com/cornell-brg/pymtl)
- [PyRTL](https://github.com/UCSBarchlab/PyRTL): Python RTL circuit design and simulation platform for teaching, suitable for digital logic courses and prototyping.
- [MyHDL](https://github.com/myhdl/myhdl)
- [Migen](https://github.com/m-labs/migen) / [Nmigen](https://github.com/nmigen/nmigen)
- [polyphony](https://pypi.org/project/polyphony/): Convert Python code directly to HDL, supports hardware synthesis.
- [hdl21](https://pypi.org/project/hdl21/): Python DSL for analog and digital hardware design.

### HDL Parsing & Analysis Tools

- [Pyverilog](https://github.com/PyHDI/Pyverilog): Python tool for Verilog code parsing, analysis, and conversion, suitable for automated design flows and EDA research.
- [pyVHDLParser](https://pypi.org/project/pyVHDLParser/): Python parser for VHDL, supports code analysis and AST generation.

### Digital Circuit/Logic Gate Simulators

- [BinPy](https://github.com/BinPy/BinPy): Logic gate and combinational circuit modeling and simulation in Python, suitable for teaching and prototyping.
- [DigSim](https://pypi.org/project/digsim-logic-simulator/): Digital logic circuit simulator in Python, supports gate building and waveform analysis.
- [Logisim-evolution](https://github.com/reds-heig/logisim-evolution): Java tool with Python scripting interface for digital circuit experiments and automated simulation.
- [pyFDA](https://pypi.org/project/pyfda/): Digital filter design and analysis tool in Python.

### EDA Tool Interfaces & Automation

- [Edalize](https://pypi.org/project/edalize/): Unified management of various EDA tools (Icarus, Yosys, ModelSim, Verilator, Vivado, etc.), supports project file generation and batch/GUI mode.
- [FuseSoC](https://pypi.org/project/fusesoc/): Python-based SoC build and integration tool, supports multiple backend simulators and EDA tools.

### Co-simulation & Verification

- [cocotb](https://github.com/cocotb/cocotb)
- [pyvpi](https://github.com/antiface/pyvpi)
- [Cocotb-test](https://pypi.org/project/cocotb-test/): Test-driven and automation extension for Cocotb.

### Mixed-Signal/Analog Circuit Simulation

- [PySpice](https://pypi.org/project/PySpice/)
- [SKiDL](https://github.com/xesscorp/skidl)
- [PyAMS](https://github.com/d-fathi/PyAMS): Mixed-signal modeling and simulation framework in Python.
- [pyopus](https://github.com/xen0n/pyopus)

### AI EDA
- [ChatEDA](https://github.com/wuhy68/ChatEDAv1): LLM-based EDA agent
- [SNS](https://github.com/Entropy-xcy/sns): Deep learning-based synthesis tool for AI-driven hardware synthesis tasks.
- [Developing synthesis flows without human knowledge](https://github.com/ycunxi/FLowGen-CNNs-DAC18): RL-based automatic synthesis flow generation tool
- [AutoDMP: Automated DREAMPlace-based Macro Placement](https://github.com/NVlabs/AutoDMP)
- [DeePEB: A Neural Partial Differential Equation Solver for Post Exposure Baking Simulation in Lithography](https://github.com/Brilight/DeePEB)

### Other Related/Supporting Tools

- [hdlparse](https://github.com/kevinpt/hdlparse)
- [pyvcd](https://github.com/SanDisk-Open-Source/pyvcd): Simulation waveform/data processing tool
- [pyDigitalWaveTools](https://pypi.org/project/pyDigitalWaveTools/): Tools for handling VCD, FSDB, and other digital simulation waveform files in Python.
- [pyverilator](https://github.com/csail-csg/pyverilator): Python interface for interacting with Verilator and automated testing.
- [CircuitNet](https://github.com/huanzhang12/CircuitNet): Open-source EDA ML research dataset covering layout, synthesis, timing, etc., suitable for algorithm training and evaluation.

---

## Resources & Articles

- [PyMTL in Computer Architecture Teaching - Zhihu](https://zhuanlan.zhihu.com/p/286184451)
- [Awesome HDL](https://github.com/drom/awesome-hdl) - Comprehensive HDL resources (multi-language)
- [40+ Open Source Chip Projects Recommendation - Aijishu](https://aijishu.com/a/1060000000360021)
- [Awesome Artificial Intelligence for Electronic Design Automation](https://github.com/Thinklab-SJTU/awesome-ai4eda)
- [LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation](https://github.com/Thinklab-SJTU/Awesome-LLM4EDA)
- [thu-nics: Awesome AI for EDA](https://github.com/thu-nics/awesome_ai4eda)
- [ai4eda: Awesome AI for EDA](https://ai4eda.github.io/)

---

## Contribution

1. You are welcome to recommend new projects, supplement documentation, or correct errors via Issue or PR!
2. See `CONTRIBUTING.md` for the recommended format. Please indicate the tool name, description, project address, and applicable scenarios.
3. Contributions of English/Chinese documentation, sample code, and real-world cases are welcome!

---

## License

Content of this project follows the [MIT License](./LICENSE).

---

## Contact & Communication

- For questions, suggestions, or collaboration, please leave a message via Issue or Discussions.
- Please follow, Star, or Fork this project to support the Python + chip simulation ecosystem!

---

## Acknowledgements

This project was inspired by Copilot, thanks for its intelligent assistance and inspiration.
