###############################################################
#  Generated by:      Cadence Innovus 16.10-p004_1
#  OS:                Linux x86_64(Host ID kriti)
#  Generated on:      Tue Nov 28 12:35:52 2017
#  Design:            PIF2WB
#  Command:           report_timing -early > /home/vlsi2_g05/VLSI2/pif2wb/src/PIF2WB.pos_physical/post_route_opt_early.rpt
###############################################################
Path 1: MET (0.086 ns) Hold Check with Pin reg1_temp_reg[2]/CP->D 
             View: view_NOMINAL
            Group: CLK
       Startpoint: (R) reg1_temp_reg[2]/CP
            Clock: (R) CLK
         Endpoint: (R) reg1_temp_reg[2]/D
            Clock: (R) CLK
 
                           Capture             Launch
       Clock Edge:+          0.000              0.000
      Src Latency:+         -0.004              0.000
      Net Latency:+          0.002 (P)          0.002 (P)
          Arrival:=         -0.002              0.002
 
             Hold:+         -0.024
    Required Time:=         -0.026
     Launch Clock:-          0.002
        Data Path:-          0.058
            Slack:=          0.086

#------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell              Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  reg1_temp_reg[2]/CP  -      CP     R     (arrival)             47  0.006       -    0.002  
  reg1_temp_reg[2]/Q   -      CP->Q  R     HS65_GS_SDFPRQX9       2      -   0.058    0.060  
  reg1_temp_reg[2]/D   -      D      R     HS65_GS_SDFPRQX9       2  0.019   0.000    0.060  
#------------------------------------------------------------------------------------------

