

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_update_i4_l_j3'
================================================================
* Date:           Tue Sep  5 09:33:14 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.222 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      169|      169|  1.690 us|  1.690 us|  169|  169|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_update_i4_l_j3  |      167|      167|        25|          1|          1|   144|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j3 = alloca i32 1"   --->   Operation 28 'alloca' 'j3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i4 = alloca i32 1"   --->   Operation 29 'alloca' 'i4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten30 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten30"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i4"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j3"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc49.i"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten30_load = load i8 %indvar_flatten30" [bert_layer.cpp:92]   --->   Operation 35 'load' 'indvar_flatten30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.55ns)   --->   "%icmp_ln92 = icmp_eq  i8 %indvar_flatten30_load, i8 144" [bert_layer.cpp:92]   --->   Operation 36 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.91ns)   --->   "%add_ln92_1 = add i8 %indvar_flatten30_load, i8 1" [bert_layer.cpp:92]   --->   Operation 37 'add' 'add_ln92_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %for.inc52.i, void %for.inc.i21.preheader.exitStub" [bert_layer.cpp:92]   --->   Operation 38 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j3_load = load i4 %j3" [bert_layer.cpp:93]   --->   Operation 39 'load' 'j3_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i4_load = load i4 %i4" [bert_layer.cpp:92]   --->   Operation 40 'load' 'i4_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln92 = add i4 %i4_load, i4 1" [bert_layer.cpp:92]   --->   Operation 41 'add' 'add_ln92' <Predicate = (!icmp_ln92)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.30ns)   --->   "%icmp_ln93 = icmp_eq  i4 %j3_load, i4 12" [bert_layer.cpp:93]   --->   Operation 42 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln92)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.02ns)   --->   "%select_ln92 = select i1 %icmp_ln93, i4 0, i4 %j3_load" [bert_layer.cpp:92]   --->   Operation 43 'select' 'select_ln92' <Predicate = (!icmp_ln92)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.02ns)   --->   "%select_ln92_1 = select i1 %icmp_ln93, i4 %add_ln92, i4 %i4_load" [bert_layer.cpp:92]   --->   Operation 44 'select' 'select_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i4 %select_ln92_1" [bert_layer.cpp:92]   --->   Operation 45 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_cast15_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln92_1, i32 2, i32 3" [bert_layer.cpp:92]   --->   Operation 46 'partselect' 'p_cast15_mid2_v' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.95ns)   --->   "%switch_ln99 = switch i2 %trunc_ln92, void %arrayidx482.0.0.02.i26.case.3, i2 0, void %arrayidx482.0.0.02.i26.case.0, i2 1, void %arrayidx482.0.0.02.i26.case.1, i2 2, void %arrayidx482.0.0.02.i26.case.2" [bert_layer.cpp:99]   --->   Operation 47 'switch' 'switch_ln99' <Predicate = (!icmp_ln92)> <Delay = 0.95>
ST_1 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln93 = add i4 %select_ln92, i4 1" [bert_layer.cpp:93]   --->   Operation 48 'add' 'add_ln93' <Predicate = (!icmp_ln92)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln93 = store i8 %add_ln92_1, i8 %indvar_flatten30" [bert_layer.cpp:93]   --->   Operation 49 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln93 = store i4 %select_ln92_1, i4 %i4" [bert_layer.cpp:93]   --->   Operation 50 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln93 = store i4 %add_ln93, i4 %j3" [bert_layer.cpp:93]   --->   Operation 51 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc49.i" [bert_layer.cpp:93]   --->   Operation 52 'br' 'br_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.74>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i4 %select_ln92_1" [bert_layer.cpp:92]   --->   Operation 53 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln92" [bert_layer.cpp:92]   --->   Operation 54 'getelementptr' 'inp_sumRow_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:92]   --->   Operation 55 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_cast15_mid2_v, i4 0" [bert_layer.cpp:95]   --->   Operation 56 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast15_mid2_v, i2 0" [bert_layer.cpp:95]   --->   Operation 57 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i4 %tmp_23" [bert_layer.cpp:95]   --->   Operation 58 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln95 = sub i6 %tmp_s, i6 %zext_ln95" [bert_layer.cpp:95]   --->   Operation 59 'sub' 'sub_ln95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i4 %select_ln92" [bert_layer.cpp:95]   --->   Operation 60 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln95 = add i6 %sub_ln95, i6 %zext_ln95_1" [bert_layer.cpp:95]   --->   Operation 61 'add' 'add_ln95' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i6 %add_ln95" [bert_layer.cpp:95]   --->   Operation 62 'zext' 'zext_ln95_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%v100_addr = getelementptr i32 %v100, i64 0, i64 %zext_ln95_2" [bert_layer.cpp:95]   --->   Operation 63 'getelementptr' 'v100_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%v100_1_addr = getelementptr i32 %v100_1, i64 0, i64 %zext_ln95_2" [bert_layer.cpp:95]   --->   Operation 64 'getelementptr' 'v100_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%v100_2_addr = getelementptr i32 %v100_2, i64 0, i64 %zext_ln95_2" [bert_layer.cpp:95]   --->   Operation 65 'getelementptr' 'v100_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%v100_3_addr = getelementptr i32 %v100_3, i64 0, i64 %zext_ln95_2" [bert_layer.cpp:95]   --->   Operation 66 'getelementptr' 'v100_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%v101_V_addr = getelementptr i24 %v101_V, i64 0, i64 %zext_ln95_2" [bert_layer.cpp:99]   --->   Operation 67 'getelementptr' 'v101_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%v101_V_1_addr = getelementptr i24 %v101_V_1, i64 0, i64 %zext_ln95_2" [bert_layer.cpp:99]   --->   Operation 68 'getelementptr' 'v101_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%v101_V_2_addr = getelementptr i24 %v101_V_2, i64 0, i64 %zext_ln95_2" [bert_layer.cpp:99]   --->   Operation 69 'getelementptr' 'v101_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%v101_V_3_addr = getelementptr i24 %v101_V_3, i64 0, i64 %zext_ln95_2" [bert_layer.cpp:99]   --->   Operation 70 'getelementptr' 'v101_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%v100_load = load i6 %v100_addr" [bert_layer.cpp:95]   --->   Operation 71 'load' 'v100_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%v100_1_load = load i6 %v100_1_addr" [bert_layer.cpp:95]   --->   Operation 72 'load' 'v100_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%v100_2_load = load i6 %v100_2_addr" [bert_layer.cpp:95]   --->   Operation 73 'load' 'v100_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%v100_3_load = load i6 %v100_3_addr" [bert_layer.cpp:95]   --->   Operation 74 'load' 'v100_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 75 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:92]   --->   Operation 75 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 76 [1/2] (3.25ns)   --->   "%v100_load = load i6 %v100_addr" [bert_layer.cpp:95]   --->   Operation 76 'load' 'v100_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 77 [1/2] (3.25ns)   --->   "%v100_1_load = load i6 %v100_1_addr" [bert_layer.cpp:95]   --->   Operation 77 'load' 'v100_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 78 [1/2] (3.25ns)   --->   "%v100_2_load = load i6 %v100_2_addr" [bert_layer.cpp:95]   --->   Operation 78 'load' 'v100_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 79 [1/2] (3.25ns)   --->   "%v100_3_load = load i6 %v100_3_addr" [bert_layer.cpp:95]   --->   Operation 79 'load' 'v100_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 80 [1/1] (1.82ns)   --->   "%v62 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v100_load, i32 %v100_1_load, i32 %v100_2_load, i32 %v100_3_load, i2 %trunc_ln92" [bert_layer.cpp:95]   --->   Operation 80 'mux' 'v62' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 81 [16/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [bert_layer.cpp:97]   --->   Operation 81 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 82 [15/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [bert_layer.cpp:97]   --->   Operation 82 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 83 [14/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [bert_layer.cpp:97]   --->   Operation 83 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 84 [13/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [bert_layer.cpp:97]   --->   Operation 84 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 85 [12/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [bert_layer.cpp:97]   --->   Operation 85 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 86 [11/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [bert_layer.cpp:97]   --->   Operation 86 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 87 [10/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [bert_layer.cpp:97]   --->   Operation 87 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 88 [9/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [bert_layer.cpp:97]   --->   Operation 88 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 89 [8/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [bert_layer.cpp:97]   --->   Operation 89 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 90 [7/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [bert_layer.cpp:97]   --->   Operation 90 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 91 [6/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [bert_layer.cpp:97]   --->   Operation 91 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 92 [5/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [bert_layer.cpp:97]   --->   Operation 92 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 93 [4/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [bert_layer.cpp:97]   --->   Operation 93 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 94 [3/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [bert_layer.cpp:97]   --->   Operation 94 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 95 [2/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [bert_layer.cpp:97]   --->   Operation 95 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 96 [1/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [bert_layer.cpp:97]   --->   Operation 96 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.43>
ST_20 : Operation 97 [2/2] (4.43ns)   --->   "%d = fpext i32 %v64"   --->   Operation 97 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.22>
ST_21 : Operation 98 [1/2] (4.43ns)   --->   "%d = fpext i32 %v64"   --->   Operation 98 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 99 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 99 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln590 = trunc i64 %ireg"   --->   Operation 100 'trunc' 'trunc_ln590' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 101 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 102 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 102 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i64 %ireg"   --->   Operation 103 'trunc' 'trunc_ln600' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 104 [1/1] (2.78ns)   --->   "%icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0"   --->   Operation 104 'icmp' 'icmp_ln606' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.51>
ST_22 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 105 'zext' 'zext_ln501' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_22 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_32 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600"   --->   Operation 106 'bitconcatenate' 'p_Result_32' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i53 %p_Result_32"   --->   Operation 107 'zext' 'zext_ln604' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln604"   --->   Operation 108 'sub' 'man_V_1' <Predicate = (!icmp_ln606 & p_Result_s)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 109 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %zext_ln604"   --->   Operation 109 'select' 'man_V_2' <Predicate = (!icmp_ln606)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 110 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 110 'sub' 'F2' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 111 [1/1] (1.99ns)   --->   "%icmp_ln616 = icmp_sgt  i12 %F2, i12 16"   --->   Operation 111 'icmp' 'icmp_ln616' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 112 [1/1] (1.54ns)   --->   "%add_ln616 = add i12 %F2, i12 4080"   --->   Operation 112 'add' 'add_ln616' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 113 [1/1] (1.54ns)   --->   "%sub_ln616 = sub i12 16, i12 %F2"   --->   Operation 113 'sub' 'sub_ln616' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 114 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616"   --->   Operation 114 'select' 'sh_amt' <Predicate = (!icmp_ln606)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 115 [1/1] (1.99ns)   --->   "%icmp_ln617 = icmp_eq  i12 %F2, i12 16"   --->   Operation 115 'icmp' 'icmp_ln617' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln618 = trunc i54 %man_V_2"   --->   Operation 116 'trunc' 'trunc_ln618' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln616)   --->   "%or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617"   --->   Operation 117 'or' 'or_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln616)   --->   "%xor_ln617 = xor i1 %or_ln617, i1 1"   --->   Operation 118 'xor' 'xor_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln616 = and i1 %icmp_ln616, i1 %xor_ln617"   --->   Operation 119 'and' 'and_ln616' <Predicate = (!icmp_ln606)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.19>
ST_23 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln616 = sext i12 %sh_amt"   --->   Operation 120 'sext' 'sext_ln616' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_23 : Operation 121 [1/1] (1.99ns)   --->   "%icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 121 'icmp' 'icmp_ln620' <Predicate = (!icmp_ln606 & and_ln616)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 122 [1/1] (1.99ns)   --->   "%icmp_ln638 = icmp_ult  i12 %sh_amt, i12 24"   --->   Operation 122 'icmp' 'icmp_ln638' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%sext_ln616cast = trunc i32 %sext_ln616"   --->   Operation 123 'trunc' 'sext_ln616cast' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00>
ST_23 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%shl_ln639 = shl i24 %trunc_ln618, i24 %sext_ln616cast"   --->   Operation 124 'shl' 'shl_ln639' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%select_ln638 = select i1 %icmp_ln638, i24 %shl_ln639, i24 0"   --->   Operation 125 'select' 'select_ln638' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%xor_ln606 = xor i1 %icmp_ln606, i1 1"   --->   Operation 126 'xor' 'xor_ln606' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606"   --->   Operation 127 'and' 'and_ln617' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 128 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln617 = select i1 %and_ln617, i24 %trunc_ln618, i24 %select_ln638"   --->   Operation 128 'select' 'select_ln617' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.30>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_update_i4_l_j3_str"   --->   Operation 129 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 130 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 130 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln94 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39" [bert_layer.cpp:94]   --->   Operation 131 'specpipeline' 'specpipeline_ln94' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [bert_layer.cpp:93]   --->   Operation 132 'specloopname' 'specloopname_ln93' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%zext_ln621 = zext i32 %sext_ln616"   --->   Operation 133 'zext' 'zext_ln621' <Predicate = (!icmp_ln606 & icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_24 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%ashr_ln621 = ashr i54 %man_V_2, i54 %zext_ln621"   --->   Operation 134 'ashr' 'ashr_ln621' <Predicate = (!icmp_ln606 & icmp_ln620 & and_ln616)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%trunc_ln621 = trunc i54 %ashr_ln621"   --->   Operation 135 'trunc' 'trunc_ln621' <Predicate = (!icmp_ln606 & icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_24 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%bitcast_ln768 = bitcast i32 %v64"   --->   Operation 136 'bitcast' 'bitcast_ln768' <Predicate = (!icmp_ln606 & !icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_24 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768, i32 31"   --->   Operation 137 'bitselect' 'tmp' <Predicate = (!icmp_ln606 & !icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_24 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%select_ln623 = select i1 %tmp, i24 16777215, i24 0"   --->   Operation 138 'select' 'select_ln623' <Predicate = (!icmp_ln606 & !icmp_ln620 & and_ln616)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%select_ln620 = select i1 %icmp_ln620, i24 %trunc_ln621, i24 %select_ln623"   --->   Operation 139 'select' 'select_ln620' <Predicate = (!icmp_ln606 & and_ln616)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 140 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln616 = select i1 %and_ln616, i24 %select_ln620, i24 %select_ln617"   --->   Operation 140 'select' 'select_ln616' <Predicate = (!icmp_ln606)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 141 [1/1] (0.69ns) (out node of the LUT)   --->   "%v65_V = select i1 %icmp_ln606, i24 0, i24 %select_ln616"   --->   Operation 141 'select' 'v65_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 150 'ret' 'ret_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 2.32>
ST_25 : Operation 142 [1/1] (2.32ns)   --->   "%store_ln99 = store i24 %v65_V, i6 %v101_V_2_addr" [bert_layer.cpp:99]   --->   Operation 142 'store' 'store_ln99' <Predicate = (trunc_ln92 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx482.0.0.02.i26.exit" [bert_layer.cpp:99]   --->   Operation 143 'br' 'br_ln99' <Predicate = (trunc_ln92 == 2)> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (2.32ns)   --->   "%store_ln99 = store i24 %v65_V, i6 %v101_V_1_addr" [bert_layer.cpp:99]   --->   Operation 144 'store' 'store_ln99' <Predicate = (trunc_ln92 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx482.0.0.02.i26.exit" [bert_layer.cpp:99]   --->   Operation 145 'br' 'br_ln99' <Predicate = (trunc_ln92 == 1)> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (2.32ns)   --->   "%store_ln99 = store i24 %v65_V, i6 %v101_V_addr" [bert_layer.cpp:99]   --->   Operation 146 'store' 'store_ln99' <Predicate = (trunc_ln92 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx482.0.0.02.i26.exit" [bert_layer.cpp:99]   --->   Operation 147 'br' 'br_ln99' <Predicate = (trunc_ln92 == 0)> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (2.32ns)   --->   "%store_ln99 = store i24 %v65_V, i6 %v101_V_3_addr" [bert_layer.cpp:99]   --->   Operation 148 'store' 'store_ln99' <Predicate = (trunc_ln92 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx482.0.0.02.i26.exit" [bert_layer.cpp:99]   --->   Operation 149 'br' 'br_ln99' <Predicate = (trunc_ln92 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inp_sumRow]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v100]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v100_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v100_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v100_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v101_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v101_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v101_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v101_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j3                    (alloca           ) [ 01000000000000000000000000]
i4                    (alloca           ) [ 01000000000000000000000000]
indvar_flatten30      (alloca           ) [ 01000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000]
indvar_flatten30_load (load             ) [ 00000000000000000000000000]
icmp_ln92             (icmp             ) [ 01111111111111111111111110]
add_ln92_1            (add              ) [ 00000000000000000000000000]
br_ln92               (br               ) [ 00000000000000000000000000]
j3_load               (load             ) [ 00000000000000000000000000]
i4_load               (load             ) [ 00000000000000000000000000]
add_ln92              (add              ) [ 00000000000000000000000000]
icmp_ln93             (icmp             ) [ 00000000000000000000000000]
select_ln92           (select           ) [ 01100000000000000000000000]
select_ln92_1         (select           ) [ 01100000000000000000000000]
trunc_ln92            (trunc            ) [ 01111111111111111111111111]
p_cast15_mid2_v       (partselect       ) [ 01100000000000000000000000]
switch_ln99           (switch           ) [ 00000000000000000000000000]
add_ln93              (add              ) [ 00000000000000000000000000]
store_ln93            (store            ) [ 00000000000000000000000000]
store_ln93            (store            ) [ 00000000000000000000000000]
store_ln93            (store            ) [ 00000000000000000000000000]
br_ln93               (br               ) [ 00000000000000000000000000]
zext_ln92             (zext             ) [ 00000000000000000000000000]
inp_sumRow_addr       (getelementptr    ) [ 01010000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000000000000000000]
tmp_23                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln95             (zext             ) [ 00000000000000000000000000]
sub_ln95              (sub              ) [ 00000000000000000000000000]
zext_ln95_1           (zext             ) [ 00000000000000000000000000]
add_ln95              (add              ) [ 00000000000000000000000000]
zext_ln95_2           (zext             ) [ 00000000000000000000000000]
v100_addr             (getelementptr    ) [ 01010000000000000000000000]
v100_1_addr           (getelementptr    ) [ 01010000000000000000000000]
v100_2_addr           (getelementptr    ) [ 01010000000000000000000000]
v100_3_addr           (getelementptr    ) [ 01010000000000000000000000]
v101_V_addr           (getelementptr    ) [ 01011111111111111111111111]
v101_V_1_addr         (getelementptr    ) [ 01011111111111111111111111]
v101_V_2_addr         (getelementptr    ) [ 01011111111111111111111111]
v101_V_3_addr         (getelementptr    ) [ 01011111111111111111111111]
inp_sumRow_load       (load             ) [ 01001111111111111111000000]
v100_load             (load             ) [ 00000000000000000000000000]
v100_1_load           (load             ) [ 00000000000000000000000000]
v100_2_load           (load             ) [ 00000000000000000000000000]
v100_3_load           (load             ) [ 00000000000000000000000000]
v62                   (mux              ) [ 01001111111111111111000000]
v64                   (fdiv             ) [ 01000000000000000000111110]
d                     (fpext            ) [ 00000000000000000000000000]
ireg                  (bitcast          ) [ 00000000000000000000000000]
trunc_ln590           (trunc            ) [ 00000000000000000000000000]
p_Result_s            (bitselect        ) [ 01000000000000000000001000]
exp_tmp               (partselect       ) [ 01000000000000000000001000]
trunc_ln600           (trunc            ) [ 01000000000000000000001000]
icmp_ln606            (icmp             ) [ 01000000000000000000001110]
zext_ln501            (zext             ) [ 00000000000000000000000000]
p_Result_32           (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln604            (zext             ) [ 00000000000000000000000000]
man_V_1               (sub              ) [ 00000000000000000000000000]
man_V_2               (select           ) [ 01000000000000000000000110]
F2                    (sub              ) [ 00000000000000000000000000]
icmp_ln616            (icmp             ) [ 00000000000000000000000000]
add_ln616             (add              ) [ 00000000000000000000000000]
sub_ln616             (sub              ) [ 00000000000000000000000000]
sh_amt                (select           ) [ 01000000000000000000000100]
icmp_ln617            (icmp             ) [ 01000000000000000000000100]
trunc_ln618           (trunc            ) [ 01000000000000000000000100]
or_ln617              (or               ) [ 00000000000000000000000000]
xor_ln617             (xor              ) [ 00000000000000000000000000]
and_ln616             (and              ) [ 01000000000000000000000110]
sext_ln616            (sext             ) [ 01000000000000000000000010]
icmp_ln620            (icmp             ) [ 01000000000000000000000010]
icmp_ln638            (icmp             ) [ 00000000000000000000000000]
sext_ln616cast        (trunc            ) [ 00000000000000000000000000]
shl_ln639             (shl              ) [ 00000000000000000000000000]
select_ln638          (select           ) [ 00000000000000000000000000]
xor_ln606             (xor              ) [ 00000000000000000000000000]
and_ln617             (and              ) [ 00000000000000000000000000]
select_ln617          (select           ) [ 01000000000000000000000010]
specloopname_ln0      (specloopname     ) [ 00000000000000000000000000]
empty                 (speclooptripcount) [ 00000000000000000000000000]
specpipeline_ln94     (specpipeline     ) [ 00000000000000000000000000]
specloopname_ln93     (specloopname     ) [ 00000000000000000000000000]
zext_ln621            (zext             ) [ 00000000000000000000000000]
ashr_ln621            (ashr             ) [ 00000000000000000000000000]
trunc_ln621           (trunc            ) [ 00000000000000000000000000]
bitcast_ln768         (bitcast          ) [ 00000000000000000000000000]
tmp                   (bitselect        ) [ 00000000000000000000000000]
select_ln623          (select           ) [ 00000000000000000000000000]
select_ln620          (select           ) [ 00000000000000000000000000]
select_ln616          (select           ) [ 00000000000000000000000000]
v65_V                 (select           ) [ 01000000000000000000000001]
store_ln99            (store            ) [ 00000000000000000000000000]
br_ln99               (br               ) [ 00000000000000000000000000]
store_ln99            (store            ) [ 00000000000000000000000000]
br_ln99               (br               ) [ 00000000000000000000000000]
store_ln99            (store            ) [ 00000000000000000000000000]
br_ln99               (br               ) [ 00000000000000000000000000]
store_ln99            (store            ) [ 00000000000000000000000000]
br_ln99               (br               ) [ 00000000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inp_sumRow">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_sumRow"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v100">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v100"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v100_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v100_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v100_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v100_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v100_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v100_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v101_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v101_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v101_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v101_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v101_V_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v101_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v101_V_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v101_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_update_i4_l_j3_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="j3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j3/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i4_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i4/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten30_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten30/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="inp_sumRow_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_sumRow_addr/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_sumRow_load/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="v100_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="6" slack="0"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v100_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="v100_1_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v100_1_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="v100_2_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v100_2_addr/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="v100_3_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v100_3_addr/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="v101_V_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="24" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="6" slack="0"/>
<pin id="161" dir="1" index="3" bw="6" slack="23"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v101_V_addr/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="v101_V_1_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="24" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="1" index="3" bw="6" slack="23"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v101_V_1_addr/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="v101_V_2_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="24" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="0"/>
<pin id="175" dir="1" index="3" bw="6" slack="23"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v101_V_2_addr/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="v101_V_3_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="24" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="6" slack="23"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v101_V_3_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v100_load/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v100_1_load/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v100_2_load/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v100_3_load/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln99_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="23"/>
<pin id="211" dir="0" index="1" bw="24" slack="1"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/25 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln99_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="23"/>
<pin id="216" dir="0" index="1" bw="24" slack="1"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/25 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln99_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="23"/>
<pin id="221" dir="0" index="1" bw="24" slack="1"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/25 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln99_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="23"/>
<pin id="226" dir="0" index="1" bw="24" slack="1"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/25 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v64/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d/20 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln0_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln0_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="indvar_flatten30_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten30_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln92_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln92_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="j3_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j3_load/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="i4_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i4_load/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln92_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln93_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln92_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln92_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="0" index="2" bw="4" slack="0"/>
<pin id="296" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln92_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_cast15_mid2_v_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="0" index="1" bw="4" slack="0"/>
<pin id="307" dir="0" index="2" bw="3" slack="0"/>
<pin id="308" dir="0" index="3" bw="3" slack="0"/>
<pin id="309" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast15_mid2_v/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln93_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln93_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln93_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln93_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln92_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="1"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_s_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="0" index="1" bw="2" slack="1"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_23_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="2" slack="1"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln95_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sub_ln95_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln95/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln95_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="1"/>
<pin id="365" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln95_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="0"/>
<pin id="369" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln95_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_2/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="v62_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="32" slack="0"/>
<pin id="388" dir="0" index="3" bw="32" slack="0"/>
<pin id="389" dir="0" index="4" bw="32" slack="0"/>
<pin id="390" dir="0" index="5" bw="2" slack="2"/>
<pin id="391" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="v62/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="ireg_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg/21 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln590_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="0"/>
<pin id="403" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln590/21 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_Result_s_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="64" slack="0"/>
<pin id="408" dir="0" index="2" bw="7" slack="0"/>
<pin id="409" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/21 "/>
</bind>
</comp>

<comp id="413" class="1004" name="exp_tmp_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="0"/>
<pin id="415" dir="0" index="1" bw="64" slack="0"/>
<pin id="416" dir="0" index="2" bw="7" slack="0"/>
<pin id="417" dir="0" index="3" bw="7" slack="0"/>
<pin id="418" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp/21 "/>
</bind>
</comp>

<comp id="423" class="1004" name="trunc_ln600_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="0"/>
<pin id="425" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln600/21 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln606_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="63" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln606/21 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln501_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="11" slack="1"/>
<pin id="435" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln501/22 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_Result_32_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="53" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="52" slack="1"/>
<pin id="440" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_32/22 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln604_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="53" slack="0"/>
<pin id="445" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln604/22 "/>
</bind>
</comp>

<comp id="447" class="1004" name="man_V_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="53" slack="0"/>
<pin id="450" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/22 "/>
</bind>
</comp>

<comp id="453" class="1004" name="man_V_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="0" index="1" bw="54" slack="0"/>
<pin id="456" dir="0" index="2" bw="53" slack="0"/>
<pin id="457" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/22 "/>
</bind>
</comp>

<comp id="460" class="1004" name="F2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="12" slack="0"/>
<pin id="462" dir="0" index="1" bw="11" slack="0"/>
<pin id="463" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/22 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln616_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="12" slack="0"/>
<pin id="468" dir="0" index="1" bw="6" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln616/22 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln616_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="12" slack="0"/>
<pin id="474" dir="0" index="1" bw="5" slack="0"/>
<pin id="475" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616/22 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sub_ln616_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="0"/>
<pin id="480" dir="0" index="1" bw="12" slack="0"/>
<pin id="481" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln616/22 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sh_amt_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="12" slack="0"/>
<pin id="487" dir="0" index="2" bw="12" slack="0"/>
<pin id="488" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/22 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln617_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="12" slack="0"/>
<pin id="494" dir="0" index="1" bw="6" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln617/22 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln618_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="54" slack="0"/>
<pin id="500" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln618/22 "/>
</bind>
</comp>

<comp id="502" class="1004" name="or_ln617_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln617/22 "/>
</bind>
</comp>

<comp id="507" class="1004" name="xor_ln617_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln617/22 "/>
</bind>
</comp>

<comp id="513" class="1004" name="and_ln616_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln616/22 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sext_ln616_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln616/23 "/>
</bind>
</comp>

<comp id="522" class="1004" name="icmp_ln620_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="12" slack="1"/>
<pin id="524" dir="0" index="1" bw="7" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln620/23 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln638_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="12" slack="1"/>
<pin id="529" dir="0" index="1" bw="6" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln638/23 "/>
</bind>
</comp>

<comp id="532" class="1004" name="sext_ln616cast_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="12" slack="0"/>
<pin id="534" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln616cast/23 "/>
</bind>
</comp>

<comp id="536" class="1004" name="shl_ln639_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="24" slack="1"/>
<pin id="538" dir="0" index="1" bw="24" slack="0"/>
<pin id="539" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln639/23 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln638_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="24" slack="0"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln638/23 "/>
</bind>
</comp>

<comp id="549" class="1004" name="xor_ln606_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="2"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln606/23 "/>
</bind>
</comp>

<comp id="554" class="1004" name="and_ln617_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln617/23 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln617_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="24" slack="1"/>
<pin id="562" dir="0" index="2" bw="24" slack="0"/>
<pin id="563" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln617/23 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln621_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="12" slack="1"/>
<pin id="568" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln621/24 "/>
</bind>
</comp>

<comp id="569" class="1004" name="ashr_ln621_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="54" slack="2"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln621/24 "/>
</bind>
</comp>

<comp id="574" class="1004" name="trunc_ln621_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="54" slack="0"/>
<pin id="576" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln621/24 "/>
</bind>
</comp>

<comp id="578" class="1004" name="bitcast_ln768_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="5"/>
<pin id="580" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln768/24 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="0" index="2" bw="6" slack="0"/>
<pin id="585" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/24 "/>
</bind>
</comp>

<comp id="589" class="1004" name="select_ln623_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="0" index="2" bw="1" slack="0"/>
<pin id="593" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln623/24 "/>
</bind>
</comp>

<comp id="597" class="1004" name="select_ln620_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="0" index="1" bw="24" slack="0"/>
<pin id="600" dir="0" index="2" bw="24" slack="0"/>
<pin id="601" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln620/24 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln616_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="2"/>
<pin id="606" dir="0" index="1" bw="24" slack="0"/>
<pin id="607" dir="0" index="2" bw="24" slack="1"/>
<pin id="608" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln616/24 "/>
</bind>
</comp>

<comp id="610" class="1004" name="v65_V_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="3"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="0" index="2" bw="24" slack="0"/>
<pin id="614" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v65_V/24 "/>
</bind>
</comp>

<comp id="617" class="1005" name="j3_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="0"/>
<pin id="619" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j3 "/>
</bind>
</comp>

<comp id="624" class="1005" name="i4_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="0"/>
<pin id="626" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i4 "/>
</bind>
</comp>

<comp id="631" class="1005" name="indvar_flatten30_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten30 "/>
</bind>
</comp>

<comp id="638" class="1005" name="icmp_ln92_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="23"/>
<pin id="640" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="642" class="1005" name="select_ln92_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="4" slack="1"/>
<pin id="644" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln92 "/>
</bind>
</comp>

<comp id="647" class="1005" name="select_ln92_1_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="1"/>
<pin id="649" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln92_1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="trunc_ln92_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="2" slack="2"/>
<pin id="654" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln92 "/>
</bind>
</comp>

<comp id="657" class="1005" name="p_cast15_mid2_v_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="2" slack="1"/>
<pin id="659" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_cast15_mid2_v "/>
</bind>
</comp>

<comp id="663" class="1005" name="inp_sumRow_addr_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="1"/>
<pin id="665" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inp_sumRow_addr "/>
</bind>
</comp>

<comp id="668" class="1005" name="v100_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="1"/>
<pin id="670" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v100_addr "/>
</bind>
</comp>

<comp id="673" class="1005" name="v100_1_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="6" slack="1"/>
<pin id="675" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v100_1_addr "/>
</bind>
</comp>

<comp id="678" class="1005" name="v100_2_addr_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="6" slack="1"/>
<pin id="680" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v100_2_addr "/>
</bind>
</comp>

<comp id="683" class="1005" name="v100_3_addr_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="6" slack="1"/>
<pin id="685" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v100_3_addr "/>
</bind>
</comp>

<comp id="688" class="1005" name="v101_V_addr_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="6" slack="23"/>
<pin id="690" dir="1" index="1" bw="6" slack="23"/>
</pin_list>
<bind>
<opset="v101_V_addr "/>
</bind>
</comp>

<comp id="693" class="1005" name="v101_V_1_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="23"/>
<pin id="695" dir="1" index="1" bw="6" slack="23"/>
</pin_list>
<bind>
<opset="v101_V_1_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="v101_V_2_addr_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="6" slack="23"/>
<pin id="700" dir="1" index="1" bw="6" slack="23"/>
</pin_list>
<bind>
<opset="v101_V_2_addr "/>
</bind>
</comp>

<comp id="703" class="1005" name="v101_V_3_addr_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="6" slack="23"/>
<pin id="705" dir="1" index="1" bw="6" slack="23"/>
</pin_list>
<bind>
<opset="v101_V_3_addr "/>
</bind>
</comp>

<comp id="708" class="1005" name="inp_sumRow_load_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inp_sumRow_load "/>
</bind>
</comp>

<comp id="713" class="1005" name="v62_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v62 "/>
</bind>
</comp>

<comp id="718" class="1005" name="v64_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v64 "/>
</bind>
</comp>

<comp id="724" class="1005" name="p_Result_s_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="1"/>
<pin id="726" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="729" class="1005" name="exp_tmp_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="11" slack="1"/>
<pin id="731" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp "/>
</bind>
</comp>

<comp id="734" class="1005" name="trunc_ln600_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="52" slack="1"/>
<pin id="736" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln600 "/>
</bind>
</comp>

<comp id="739" class="1005" name="icmp_ln606_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="1"/>
<pin id="741" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln606 "/>
</bind>
</comp>

<comp id="746" class="1005" name="man_V_2_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="54" slack="2"/>
<pin id="748" dir="1" index="1" bw="54" slack="2"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="751" class="1005" name="sh_amt_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="12" slack="1"/>
<pin id="753" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="758" class="1005" name="icmp_ln617_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln617 "/>
</bind>
</comp>

<comp id="763" class="1005" name="trunc_ln618_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="24" slack="1"/>
<pin id="765" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln618 "/>
</bind>
</comp>

<comp id="769" class="1005" name="and_ln616_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln616 "/>
</bind>
</comp>

<comp id="774" class="1005" name="sext_ln616_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln616 "/>
</bind>
</comp>

<comp id="779" class="1005" name="icmp_ln620_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln620 "/>
</bind>
</comp>

<comp id="784" class="1005" name="select_ln617_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="24" slack="1"/>
<pin id="786" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln617 "/>
</bind>
</comp>

<comp id="789" class="1005" name="v65_V_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="24" slack="1"/>
<pin id="791" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v65_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="44" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="129" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="136" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="143" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="150" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="251" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="266" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="22" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="266" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="278" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="272" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="269" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="32" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="292" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="34" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="318"><net_src comp="284" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="260" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="292" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="314" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="344"><net_src comp="46" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="22" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="48" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="38" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="356"><net_src comp="346" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="339" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="370"><net_src comp="357" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="379"><net_src comp="372" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="381"><net_src comp="372" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="383"><net_src comp="372" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="185" pin="3"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="191" pin="3"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="197" pin="3"/><net_sink comp="384" pin=3"/></net>

<net id="396"><net_src comp="203" pin="3"/><net_sink comp="384" pin=4"/></net>

<net id="400"><net_src comp="233" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="52" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="397" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="419"><net_src comp="56" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="397" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="58" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="60" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="426"><net_src comp="397" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="401" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="62" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="441"><net_src comp="64" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="66" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="68" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="443" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="447" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="443" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="70" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="433" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="72" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="460" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="74" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="72" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="460" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="466" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="472" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="478" pin="2"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="460" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="72" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="453" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="492" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="502" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="66" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="466" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="526"><net_src comp="76" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="78" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="519" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="532" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="527" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="536" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="80" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="553"><net_src comp="66" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="549" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="554" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="541" pin="3"/><net_sink comp="559" pin=2"/></net>

<net id="573"><net_src comp="566" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="577"><net_src comp="569" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="586"><net_src comp="98" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="578" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="100" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="594"><net_src comp="581" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="102" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="80" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="602"><net_src comp="574" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="603"><net_src comp="589" pin="3"/><net_sink comp="597" pin=2"/></net>

<net id="609"><net_src comp="597" pin="3"/><net_sink comp="604" pin=1"/></net>

<net id="615"><net_src comp="80" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="616"><net_src comp="604" pin="3"/><net_sink comp="610" pin=2"/></net>

<net id="620"><net_src comp="104" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="627"><net_src comp="108" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="630"><net_src comp="624" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="634"><net_src comp="112" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="641"><net_src comp="254" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="284" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="650"><net_src comp="292" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="655"><net_src comp="300" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="384" pin=5"/></net>

<net id="660"><net_src comp="304" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="666"><net_src comp="116" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="671"><net_src comp="129" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="676"><net_src comp="136" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="681"><net_src comp="143" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="686"><net_src comp="150" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="691"><net_src comp="157" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="696"><net_src comp="164" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="701"><net_src comp="171" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="706"><net_src comp="178" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="711"><net_src comp="123" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="716"><net_src comp="384" pin="6"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="721"><net_src comp="229" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="727"><net_src comp="405" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="732"><net_src comp="413" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="737"><net_src comp="423" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="742"><net_src comp="427" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="745"><net_src comp="739" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="749"><net_src comp="453" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="754"><net_src comp="484" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="761"><net_src comp="492" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="766"><net_src comp="498" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="772"><net_src comp="513" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="777"><net_src comp="519" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="782"><net_src comp="522" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="787"><net_src comp="559" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="792"><net_src comp="610" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="796"><net_src comp="789" pin="1"/><net_sink comp="224" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v101_V | {25 }
	Port: v101_V_1 | {25 }
	Port: v101_V_2 | {25 }
	Port: v101_V_3 | {25 }
 - Input state : 
	Port: Self_attention_Pipeline_l_update_i4_l_j3 : inp_sumRow | {2 3 }
	Port: Self_attention_Pipeline_l_update_i4_l_j3 : v100 | {2 3 }
	Port: Self_attention_Pipeline_l_update_i4_l_j3 : v100_1 | {2 3 }
	Port: Self_attention_Pipeline_l_update_i4_l_j3 : v100_2 | {2 3 }
	Port: Self_attention_Pipeline_l_update_i4_l_j3 : v100_3 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten30_load : 1
		icmp_ln92 : 2
		add_ln92_1 : 2
		br_ln92 : 3
		j3_load : 1
		i4_load : 1
		add_ln92 : 2
		icmp_ln93 : 2
		select_ln92 : 3
		select_ln92_1 : 3
		trunc_ln92 : 4
		p_cast15_mid2_v : 4
		switch_ln99 : 5
		add_ln93 : 4
		store_ln93 : 3
		store_ln93 : 4
		store_ln93 : 5
	State 2
		inp_sumRow_addr : 1
		inp_sumRow_load : 2
		zext_ln95 : 1
		sub_ln95 : 2
		add_ln95 : 3
		zext_ln95_2 : 4
		v100_addr : 5
		v100_1_addr : 5
		v100_2_addr : 5
		v100_3_addr : 5
		v101_V_addr : 5
		v101_V_1_addr : 5
		v101_V_2_addr : 5
		v101_V_3_addr : 5
		v100_load : 6
		v100_1_load : 6
		v100_2_load : 6
		v100_3_load : 6
	State 3
		v62 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		ireg : 1
		trunc_ln590 : 2
		p_Result_s : 2
		exp_tmp : 2
		trunc_ln600 : 2
		icmp_ln606 : 3
	State 22
		zext_ln604 : 1
		man_V_1 : 2
		man_V_2 : 3
		F2 : 1
		icmp_ln616 : 2
		add_ln616 : 2
		sub_ln616 : 2
		sh_amt : 3
		icmp_ln617 : 2
		trunc_ln618 : 4
		or_ln617 : 3
		xor_ln617 : 3
		and_ln616 : 3
	State 23
		sext_ln616cast : 1
		shl_ln639 : 2
		select_ln638 : 3
		select_ln617 : 4
	State 24
		ashr_ln621 : 1
		trunc_ln621 : 2
		tmp : 1
		select_ln623 : 2
		select_ln620 : 3
		select_ln616 : 4
		v65_V : 5
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   select_ln92_fu_284   |    0    |    4    |
|          |  select_ln92_1_fu_292  |    0    |    4    |
|          |     man_V_2_fu_453     |    0    |    54   |
|          |      sh_amt_fu_484     |    0    |    12   |
|  select  |   select_ln638_fu_541  |    0    |    24   |
|          |   select_ln617_fu_559  |    0    |    24   |
|          |   select_ln623_fu_589  |    0    |    2    |
|          |   select_ln620_fu_597  |    0    |    24   |
|          |   select_ln616_fu_604  |    0    |    24   |
|          |      v65_V_fu_610      |    0    |    24   |
|----------|------------------------|---------|---------|
|   ashr   |    ashr_ln621_fu_569   |    0    |   161   |
|----------|------------------------|---------|---------|
|          |    icmp_ln92_fu_254    |    0    |    11   |
|          |    icmp_ln93_fu_278    |    0    |    9    |
|          |    icmp_ln606_fu_427   |    0    |    28   |
|   icmp   |    icmp_ln616_fu_466   |    0    |    12   |
|          |    icmp_ln617_fu_492   |    0    |    12   |
|          |    icmp_ln620_fu_522   |    0    |    12   |
|          |    icmp_ln638_fu_527   |    0    |    12   |
|----------|------------------------|---------|---------|
|          |     sub_ln95_fu_357    |    0    |    7    |
|    sub   |     man_V_1_fu_447     |    0    |    60   |
|          |        F2_fu_460       |    0    |    12   |
|          |    sub_ln616_fu_478    |    0    |    12   |
|----------|------------------------|---------|---------|
|    shl   |    shl_ln639_fu_536    |    0    |    67   |
|----------|------------------------|---------|---------|
|          |    add_ln92_1_fu_260   |    0    |    15   |
|          |     add_ln92_fu_272    |    0    |    13   |
|    add   |     add_ln93_fu_314    |    0    |    13   |
|          |     add_ln95_fu_366    |    0    |    7    |
|          |    add_ln616_fu_472    |    0    |    12   |
|----------|------------------------|---------|---------|
|    mux   |       v62_fu_384       |    0    |    20   |
|----------|------------------------|---------|---------|
|    xor   |    xor_ln617_fu_507    |    0    |    2    |
|          |    xor_ln606_fu_549    |    0    |    2    |
|----------|------------------------|---------|---------|
|    and   |    and_ln616_fu_513    |    0    |    2    |
|          |    and_ln617_fu_554    |    0    |    2    |
|----------|------------------------|---------|---------|
|    or    |     or_ln617_fu_502    |    0    |    2    |
|----------|------------------------|---------|---------|
|   fdiv   |       grp_fu_229       |    0    |    0    |
|----------|------------------------|---------|---------|
|   fpext  |       grp_fu_233       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    trunc_ln92_fu_300   |    0    |    0    |
|          |   trunc_ln590_fu_401   |    0    |    0    |
|   trunc  |   trunc_ln600_fu_423   |    0    |    0    |
|          |   trunc_ln618_fu_498   |    0    |    0    |
|          |  sext_ln616cast_fu_532 |    0    |    0    |
|          |   trunc_ln621_fu_574   |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect| p_cast15_mid2_v_fu_304 |    0    |    0    |
|          |     exp_tmp_fu_413     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln92_fu_335    |    0    |    0    |
|          |    zext_ln95_fu_353    |    0    |    0    |
|          |   zext_ln95_1_fu_363   |    0    |    0    |
|   zext   |   zext_ln95_2_fu_372   |    0    |    0    |
|          |    zext_ln501_fu_433   |    0    |    0    |
|          |    zext_ln604_fu_443   |    0    |    0    |
|          |    zext_ln621_fu_566   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_s_fu_339      |    0    |    0    |
|bitconcatenate|      tmp_23_fu_346     |    0    |    0    |
|          |   p_Result_32_fu_436   |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|    p_Result_s_fu_405   |    0    |    0    |
|          |       tmp_fu_581       |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |    sext_ln616_fu_519   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   701   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    and_ln616_reg_769   |    1   |
|     exp_tmp_reg_729    |   11   |
|       i4_reg_624       |    4   |
|   icmp_ln606_reg_739   |    1   |
|   icmp_ln617_reg_758   |    1   |
|   icmp_ln620_reg_779   |    1   |
|    icmp_ln92_reg_638   |    1   |
|indvar_flatten30_reg_631|    8   |
| inp_sumRow_addr_reg_663|    4   |
| inp_sumRow_load_reg_708|   32   |
|       j3_reg_617       |    4   |
|     man_V_2_reg_746    |   54   |
|   p_Result_s_reg_724   |    1   |
| p_cast15_mid2_v_reg_657|    2   |
|  select_ln617_reg_784  |   24   |
|  select_ln92_1_reg_647 |    4   |
|   select_ln92_reg_642  |    4   |
|   sext_ln616_reg_774   |   32   |
|     sh_amt_reg_751     |   12   |
|   trunc_ln600_reg_734  |   52   |
|   trunc_ln618_reg_763  |   24   |
|   trunc_ln92_reg_652   |    2   |
|   v100_1_addr_reg_673  |    6   |
|   v100_2_addr_reg_678  |    6   |
|   v100_3_addr_reg_683  |    6   |
|    v100_addr_reg_668   |    6   |
|  v101_V_1_addr_reg_693 |    6   |
|  v101_V_2_addr_reg_698 |    6   |
|  v101_V_3_addr_reg_703 |    6   |
|   v101_V_addr_reg_688  |    6   |
|       v62_reg_713      |   32   |
|       v64_reg_718      |   32   |
|      v65_V_reg_789     |   24   |
+------------------------+--------+
|          Total         |   415  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_123 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_185 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_191 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_197 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_203 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   701  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   45   |
|  Register |    -   |   415  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   415  |   746  |
+-----------+--------+--------+--------+
