#! /Users/yatagaclapotk/Programs/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-17-g30123f894)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x14100caa0 .scope module, "top" "top" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 2 "s";
    .port_info 2 /OUTPUT 1 "Y";
o0x148040490 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x14101e420_0 .net "A", 3 0, o0x148040490;  0 drivers
v0x14101e4e0_0 .net "K", 1 0, L_0x14101f0e0;  1 drivers
v0x14101e580_0 .net "Y", 0 0, L_0x14101f430;  1 drivers
o0x1480404c0 .functor BUFZ 2, c4<zz>; HiZ drive
v0x14101e650_0 .net "s", 1 0, o0x1480404c0;  0 drivers
L_0x14101ea40 .part o0x148040490, 0, 2;
L_0x14101eae0 .part o0x1480404c0, 0, 1;
L_0x14101eee0 .part o0x148040490, 2, 2;
L_0x14101efc0 .part o0x1480404c0, 0, 1;
L_0x14101f0e0 .concat8 [ 1 1 0 0], L_0x14101e8e0, L_0x14101ed80;
L_0x14101f510 .part o0x1480404c0, 1, 1;
S_0x14100b400 .scope module, "m1" "mux2to1" 2 7, 2 13 0, S_0x14100caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "A";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "Y";
v0x14100d160_0 .net "A", 1 0, L_0x14101ea40;  1 drivers
v0x14101d4f0_0 .net "Y", 0 0, L_0x14101e8e0;  1 drivers
v0x14101d590_0 .net *"_ivl_1", 0 0, L_0x14101e720;  1 drivers
v0x14101d650_0 .net *"_ivl_3", 0 0, L_0x14101e7e0;  1 drivers
v0x14101d700_0 .net "s", 0 0, L_0x14101eae0;  1 drivers
L_0x14101e720 .part L_0x14101ea40, 1, 1;
L_0x14101e7e0 .part L_0x14101ea40, 0, 1;
L_0x14101e8e0 .functor MUXZ 1, L_0x14101e7e0, L_0x14101e720, L_0x14101eae0, C4<>;
S_0x14101d810 .scope module, "m2" "mux2to1" 2 8, 2 13 0, S_0x14100caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "A";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "Y";
v0x14101da40_0 .net "A", 1 0, L_0x14101eee0;  1 drivers
v0x14101daf0_0 .net "Y", 0 0, L_0x14101ed80;  1 drivers
v0x14101db90_0 .net *"_ivl_1", 0 0, L_0x14101ebc0;  1 drivers
v0x14101dc50_0 .net *"_ivl_3", 0 0, L_0x14101ec80;  1 drivers
v0x14101dd00_0 .net "s", 0 0, L_0x14101efc0;  1 drivers
L_0x14101ebc0 .part L_0x14101eee0, 1, 1;
L_0x14101ec80 .part L_0x14101eee0, 0, 1;
L_0x14101ed80 .functor MUXZ 1, L_0x14101ec80, L_0x14101ebc0, L_0x14101efc0, C4<>;
S_0x14101de10 .scope module, "m3" "mux2to1" 2 9, 2 13 0, S_0x14100caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "A";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "Y";
v0x14101e050_0 .net "A", 1 0, L_0x14101f0e0;  alias, 1 drivers
v0x14101e100_0 .net "Y", 0 0, L_0x14101f430;  alias, 1 drivers
v0x14101e1a0_0 .net *"_ivl_1", 0 0, L_0x14101f270;  1 drivers
v0x14101e260_0 .net *"_ivl_3", 0 0, L_0x14101f310;  1 drivers
v0x14101e310_0 .net "s", 0 0, L_0x14101f510;  1 drivers
L_0x14101f270 .part L_0x14101f0e0, 1, 1;
L_0x14101f310 .part L_0x14101f0e0, 0, 1;
L_0x14101f430 .functor MUXZ 1, L_0x14101f310, L_0x14101f270, L_0x14101f510, C4<>;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/LAB2/MUX/MUX.v";
