$date
	Sun Apr 21 23:45:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module immunit_tb $end
$var wire 32 ! ImmExt [31:0] $end
$var reg 25 " ImmInput [24:0] $end
$var reg 3 # ImmSrc [2:0] $end
$scope module uut $end
$var wire 25 $ ImmInput [24:0] $end
$var wire 3 % ImmSrc [2:0] $end
$var reg 32 & ImmExt [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 &
b0 %
b11110000000000000 $
b0 #
b11110000000000000 "
b1111 !
$end
#10
b11111111111111111111100000000010 !
b11111111111111111111100000000010 &
b1 #
b1 %
b1000000000000000000000010 "
b1000000000000000000000010 $
#20
b100010 !
b100010 &
b101 #
b101 %
b1000000000000000010 "
b1000000000000000010 $
#30
b1000000000000 !
b1000000000000 &
b10 #
b10 %
b100000 "
b100000 $
#40
b110 #
b110 %
#50
