// Seed: 1736412464
module module_0;
  wire id_1, id_2;
  wire id_3;
endmodule
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri0 module_1,
    output tri0 id_5,
    input tri id_6,
    output supply0 id_7
);
  module_0();
endmodule
module module_2 (
    input supply1 id_0,
    output uwire id_1,
    input uwire id_2,
    input tri0 id_3,
    output uwire id_4,
    input wor id_5,
    input wor id_6,
    input tri1 id_7,
    output supply0 id_8,
    output uwire id_9,
    input wire id_10,
    input tri0 id_11,
    input supply0 id_12,
    input tri1 id_13,
    output tri id_14,
    input supply0 id_15,
    input tri id_16,
    output wor id_17,
    output tri1 id_18
);
  wire id_20;
  wire id_21;
  module_0();
  wire id_22;
  wire id_23;
endmodule
