--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top_GoF.twx top_GoF.ncd -o top_GoF.twr top_GoF.pcf -ucf
ucf_top_GoL.ucf

Design file:              top_GoF.ncd
Physical constraint file: top_GoF.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50MHz_i
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
next_i      |    0.830(R)|    0.514(R)|clk_50MHz_i_IBUF  |   0.000|
preset_i    |    7.164(R)|   -0.454(R)|clk_50MHz_i_IBUF  |   0.000|
switches<0> |    6.977(R)|   -1.729(R)|clk_50MHz_i_IBUF  |   0.000|
switches<1> |    4.970(R)|   -0.321(R)|clk_50MHz_i_IBUF  |   0.000|
switches<2> |    4.548(R)|    0.475(R)|clk_50MHz_i_IBUF  |   0.000|
switches<3> |    4.939(R)|   -0.041(R)|clk_50MHz_i_IBUF  |   0.000|
switches<4> |    2.395(R)|   -0.392(R)|clk_50MHz_i_IBUF  |   0.000|
switches<5> |    1.757(R)|    0.120(R)|clk_50MHz_i_IBUF  |   0.000|
switches<6> |    2.017(R)|   -0.087(R)|clk_50MHz_i_IBUF  |   0.000|
switches<7> |    1.633(R)|    0.221(R)|clk_50MHz_i_IBUF  |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50MHz_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50MHz_i    |    7.100|    0.782|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun May 08 14:24:42 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



