<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1200" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1200{left:674px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_1200{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1200{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1200{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1200{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1200{left:359px;bottom:967px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1200{left:69px;bottom:881px;letter-spacing:0.13px;}
#t8_1200{left:69px;bottom:859px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#t9_1200{left:69px;bottom:842px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#ta_1200{left:69px;bottom:825px;letter-spacing:-0.21px;word-spacing:-0.41px;}
#tb_1200{left:69px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_1200{left:69px;bottom:784px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#td_1200{left:69px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#te_1200{left:69px;bottom:750px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tf_1200{left:69px;bottom:726px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_1200{left:69px;bottom:709px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_1200{left:69px;bottom:684px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_1200{left:69px;bottom:668px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_1200{left:69px;bottom:651px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#tk_1200{left:69px;bottom:634px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tl_1200{left:69px;bottom:609px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tm_1200{left:69px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_1200{left:69px;bottom:568px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#to_1200{left:69px;bottom:544px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tp_1200{left:701px;bottom:551px;}
#tq_1200{left:717px;bottom:544px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tr_1200{left:69px;bottom:527px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_1200{left:69px;bottom:510px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tt_1200{left:69px;bottom:473px;letter-spacing:0.13px;}
#tu_1200{left:69px;bottom:451px;letter-spacing:-0.11px;}
#tv_1200{left:69px;bottom:414px;letter-spacing:0.12px;word-spacing:0.03px;}
#tw_1200{left:69px;bottom:391px;letter-spacing:-0.16px;}
#tx_1200{left:69px;bottom:354px;letter-spacing:0.13px;word-spacing:-0.03px;}
#ty_1200{left:69px;bottom:333px;letter-spacing:-0.16px;}
#tz_1200{left:210px;bottom:333px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t10_1200{left:210px;bottom:312px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t11_1200{left:210px;bottom:290px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t12_1200{left:209px;bottom:273px;letter-spacing:-0.37px;}
#t13_1200{left:69px;bottom:252px;letter-spacing:-0.19px;}
#t14_1200{left:210px;bottom:252px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t15_1200{left:69px;bottom:231px;letter-spacing:-0.16px;}
#t16_1200{left:210px;bottom:231px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t17_1200{left:69px;bottom:209px;letter-spacing:-0.16px;}
#t18_1200{left:210px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t19_1200{left:69px;bottom:172px;letter-spacing:0.14px;word-spacing:-0.08px;}
#t1a_1200{left:69px;bottom:151px;letter-spacing:-0.19px;}
#t1b_1200{left:210px;bottom:151px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1c_1200{left:69px;bottom:130px;letter-spacing:-0.16px;}
#t1d_1200{left:210px;bottom:130px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1e_1200{left:74px;bottom:1065px;letter-spacing:-0.15px;}
#t1f_1200{left:222px;bottom:1065px;letter-spacing:-0.12px;}
#t1g_1200{left:390px;bottom:1065px;letter-spacing:-0.1px;}
#t1h_1200{left:390px;bottom:1050px;letter-spacing:-0.18px;}
#t1i_1200{left:428px;bottom:1065px;letter-spacing:-0.11px;}
#t1j_1200{left:428px;bottom:1050px;letter-spacing:-0.18px;}
#t1k_1200{left:502px;bottom:1065px;letter-spacing:-0.15px;}
#t1l_1200{left:502px;bottom:1050px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1m_1200{left:573px;bottom:1065px;letter-spacing:-0.13px;}
#t1n_1200{left:74px;bottom:1027px;letter-spacing:-0.12px;}
#t1o_1200{left:222px;bottom:1027px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1p_1200{left:390px;bottom:1027px;}
#t1q_1200{left:428px;bottom:1027px;letter-spacing:-0.11px;}
#t1r_1200{left:502px;bottom:1027px;letter-spacing:-0.09px;}
#t1s_1200{left:573px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_1200{left:89px;bottom:946px;letter-spacing:-0.13px;}
#t1u_1200{left:199px;bottom:946px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1v_1200{left:374px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1w_1200{left:550px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1x_1200{left:726px;bottom:946px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1y_1200{left:102px;bottom:921px;}
#t1z_1200{left:190px;bottom:921px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_1200{left:395px;bottom:921px;letter-spacing:-0.12px;}
#t21_1200{left:571px;bottom:921px;letter-spacing:-0.15px;}
#t22_1200{left:747px;bottom:921px;letter-spacing:-0.17px;}

.s1_1200{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1200{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1200{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1200{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1200{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1200{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_1200{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1200{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1200" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1200Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1200" style="-webkit-user-select: none;"><object width="935" height="1210" data="1200/1200.svg" type="image/svg+xml" id="pdf1200" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1200" class="t s1_1200">LMSW—Load Machine Status Word </span>
<span id="t2_1200" class="t s2_1200">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_1200" class="t s1_1200">3-604 </span><span id="t4_1200" class="t s1_1200">Vol. 2A </span>
<span id="t5_1200" class="t s3_1200">LMSW—Load Machine Status Word </span>
<span id="t6_1200" class="t s4_1200">Instruction Operand Encoding </span>
<span id="t7_1200" class="t s4_1200">Description </span>
<span id="t8_1200" class="t s5_1200">Loads the source operand into the machine status word, bits 0 through 15 of register CR0. The source operand can </span>
<span id="t9_1200" class="t s5_1200">be a 16-bit general-purpose register or a memory location. Only the low-order 4 bits of the source operand (which </span>
<span id="ta_1200" class="t s5_1200">contains the PE, MP, EM, and TS flags) are loaded into CR0. The PG, CD, NW, AM, WP, NE, and ET flags of CR0 are </span>
<span id="tb_1200" class="t s5_1200">not affected. The operand-size attribute has no effect on this instruction. </span>
<span id="tc_1200" class="t s5_1200">If the PE flag of the source operand (bit 0) is set to 1, the instruction causes the processor to switch to protected </span>
<span id="td_1200" class="t s5_1200">mode. While in protected mode, the LMSW instruction cannot be used to clear the PE flag and force a switch back </span>
<span id="te_1200" class="t s5_1200">to real-address mode. </span>
<span id="tf_1200" class="t s5_1200">The LMSW instruction is provided for use in operating-system software; it should not be used in application </span>
<span id="tg_1200" class="t s5_1200">programs. In protected or virtual-8086 mode, it can only be executed at CPL 0. </span>
<span id="th_1200" class="t s5_1200">This instruction is provided for compatibility with the Intel 286 processor; programs and procedures intended to </span>
<span id="ti_1200" class="t s5_1200">run on IA-32 and Intel 64 processors beginning with Intel386 processors should use the MOV (control registers) </span>
<span id="tj_1200" class="t s5_1200">instruction to load the whole CR0 register. The MOV CR0 instruction can be used to set and clear the PE flag in CR0, </span>
<span id="tk_1200" class="t s5_1200">allowing a procedure or program to switch between protected and real-address modes. </span>
<span id="tl_1200" class="t s5_1200">This instruction is a serializing instruction. </span>
<span id="tm_1200" class="t s5_1200">This instruction’s operation is the same in non-64-bit modes and 64-bit mode. Note that the operand size is fixed </span>
<span id="tn_1200" class="t s5_1200">at 16 bits. </span>
<span id="to_1200" class="t s5_1200">See “Changes to Instruction Behavior in VMX Non-Root Operation” in Chapter 26 of the Intel </span>
<span id="tp_1200" class="t s6_1200">® </span>
<span id="tq_1200" class="t s5_1200">64 and IA-32 Archi- </span>
<span id="tr_1200" class="t s5_1200">tectures Software Developer’s Manual, Volume 3C, for more information about the behavior of this instruction in </span>
<span id="ts_1200" class="t s5_1200">VMX non-root operation. </span>
<span id="tt_1200" class="t s4_1200">Operation </span>
<span id="tu_1200" class="t s7_1200">CR0[0:3] := SRC[0:3]; </span>
<span id="tv_1200" class="t s4_1200">Flags Affected </span>
<span id="tw_1200" class="t s5_1200">None. </span>
<span id="tx_1200" class="t s4_1200">Protected Mode Exceptions </span>
<span id="ty_1200" class="t s5_1200">#GP(0) </span><span id="tz_1200" class="t s5_1200">If the current privilege level is not 0. </span>
<span id="t10_1200" class="t s5_1200">If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. </span>
<span id="t11_1200" class="t s5_1200">If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment </span>
<span id="t12_1200" class="t s5_1200">selector. </span>
<span id="t13_1200" class="t s5_1200">#SS(0) </span><span id="t14_1200" class="t s5_1200">If a memory operand effective address is outside the SS segment limit. </span>
<span id="t15_1200" class="t s5_1200">#PF(fault-code) </span><span id="t16_1200" class="t s5_1200">If a page fault occurs. </span>
<span id="t17_1200" class="t s5_1200">#UD </span><span id="t18_1200" class="t s5_1200">If the LOCK prefix is used. </span>
<span id="t19_1200" class="t s4_1200">Real-Address Mode Exceptions </span>
<span id="t1a_1200" class="t s5_1200">#GP </span><span id="t1b_1200" class="t s5_1200">If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. </span>
<span id="t1c_1200" class="t s5_1200">#UD </span><span id="t1d_1200" class="t s5_1200">If the LOCK prefix is used. </span>
<span id="t1e_1200" class="t s8_1200">Opcode </span><span id="t1f_1200" class="t s8_1200">Instruction </span><span id="t1g_1200" class="t s8_1200">Op/ </span>
<span id="t1h_1200" class="t s8_1200">En </span>
<span id="t1i_1200" class="t s8_1200">64-Bit </span>
<span id="t1j_1200" class="t s8_1200">Mode </span>
<span id="t1k_1200" class="t s8_1200">Compat/ </span>
<span id="t1l_1200" class="t s8_1200">Leg Mode </span>
<span id="t1m_1200" class="t s8_1200">Description </span>
<span id="t1n_1200" class="t s7_1200">0F 01 /6 </span><span id="t1o_1200" class="t s7_1200">LMSW r/m16 </span><span id="t1p_1200" class="t s7_1200">M </span><span id="t1q_1200" class="t s7_1200">Valid </span><span id="t1r_1200" class="t s7_1200">Valid </span><span id="t1s_1200" class="t s7_1200">Loads r/m16 in machine status word of CR0. </span>
<span id="t1t_1200" class="t s8_1200">Op/En </span><span id="t1u_1200" class="t s8_1200">Operand 1 </span><span id="t1v_1200" class="t s8_1200">Operand 2 </span><span id="t1w_1200" class="t s8_1200">Operand 3 </span><span id="t1x_1200" class="t s8_1200">Operand 4 </span>
<span id="t1y_1200" class="t s7_1200">M </span><span id="t1z_1200" class="t s7_1200">ModRM:r/m (r) </span><span id="t20_1200" class="t s7_1200">N/A </span><span id="t21_1200" class="t s7_1200">N/A </span><span id="t22_1200" class="t s7_1200">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
