Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.1 (lin64) Build 248050 Wed Mar 27 17:11:51 MDT 2013
| Date         : Sun Jun 23 18:38:21 2013
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_utilization -file fpgaTop_utilization_synth.rpt -pb fpgaTop_utilization_synth.pb
| Design       : fpgaTop
| Device       : xc7k325t
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GTX Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Loced | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 14910 |     0 |    203800 |  7.31 |
|   LUT as Logic             | 14463 |     0 |    203800 |  7.09 |
|   LUT as Memory            |   447 |     0 |     64000 |  0.69 |
|     LUT as Distributed RAM |   440 |     0 |           |       |
|     LUT as Shift Register  |     7 |     0 |           |       |
| Slice Registers            | 16151 |     0 |    407600 |  3.96 |
|   Register as Flip Flop    | 16151 |     0 |    407600 |  3.96 |
|   Register as Latch        |     0 |     0 |    407600 |  0.00 |
| F7 Muxes                   |     4 |     0 |    101900 |  0.01 |
| F8 Muxes                   |     0 |     0 |     50950 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis for a more realistic count.


2. Memory
---------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Loced | Available | Util% |
+-----------------+------+-------+-----------+-------+
| RAMB36/FIFO36   |   16 |     0 |       445 |  3.59 |
|   RAMB36E1 only |   16 |       |           |       |
| RAMB18/FIFO18   |    0 |     0 |       890 |  0.00 |
+-----------------+------+-------+-----------+-------+


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Loced | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       840 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GTX Specific
----------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Loced | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   34 |     0 |       500 |  6.80 |
| Bonded IPADs                |    2 |     0 |        50 |  4.00 |
| Bonded OPADs                |    0 |     0 |        32 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |        16 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         4 |  0.00 |
| IBUFGDS                     |    0 |     0 |       480 |  0.00 |
| IDELAYCTRL                  |    1 |     0 |        10 | 10.00 |
| IN_FIFO                     |    0 |     0 |        40 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        40 |  0.00 |
| PHASER_REF                  |    0 |     0 |        10 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        10 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        40 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        40 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    1 |     0 |       500 |  0.20 |
|   IDELAYE2 only             |    1 |     0 |           |       |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    1 |     0 |         8 | 12.50 |
| ILOGIC                      |    0 |     0 |       500 |  0.00 |
| OLOGIC                      |   11 |     0 |       500 |  2.20 |
|   ODDR                      |   11 |       |           |       |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Loced | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    2 |     0 |        32 |  6.25 |
| BUFIO      |    0 |     0 |        40 |  0.00 |
| MMCME2_ADV |    0 |     0 |        10 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        10 |  0.00 |
| BUFMRCE    |    0 |     0 |        20 |  0.00 |
| BUFHCE     |    0 |     0 |       168 |  0.00 |
| BUFR       |    1 |     0 |        40 |  2.50 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Loced | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+-------------+-------+
|   Ref Name  |  Used |
+-------------+-------+
| FDRE        | 15411 |
| LUT6        |  8275 |
| LUT5        |  3520 |
| LUT3        |  1971 |
| LUT4        |  1470 |
| LUT2        |   673 |
| RAMD32      |   660 |
| FDSE        |   448 |
| LUT1        |   341 |
| FDCE        |   276 |
| RAMS32      |   220 |
| CARRY4      |   142 |
| OBUF        |    20 |
| RAMB36E1    |    16 |
| FDPE        |    16 |
| IBUF        |    14 |
| ODDR        |    11 |
| SRL16E      |     7 |
| MUXF7       |     4 |
| BUFG        |     2 |
| IDELAYE2    |     1 |
| IDELAYCTRL  |     1 |
| IBUFDS_GTE2 |     1 |
| IBUFDS      |     1 |
| BUFR        |     1 |
+-------------+-------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


