// Seed: 3167247289
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_10 = id_6;
endmodule
module module_1 (
    output tri id_0,
    input logic id_1,
    input tri1 id_2,
    output logic id_3
    , id_9,
    input wor id_4,
    input tri id_5,
    input supply1 id_6,
    output wand id_7
);
  wire id_10;
  always @* begin : LABEL_0
    id_3 <= ~id_4;
  end
  assign id_0 = 1 && 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_10,
      id_9,
      id_10,
      id_9
  );
endmodule
