# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 16:10:33 on Dec 29,2024
# vlog -reportprogress 300 -vlog01compat -work presynth D:/GDUT_EDA_Libero_verilog code/three_always/hdl/_3always.v 
# -- Compiling module _3always
# 
# Top level modules:
# 	_3always
# End time: 16:10:33 on Dec 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 16:10:33 on Dec 29,2024
# vlog -reportprogress 300 "+incdir+D:/GDUT_EDA_Libero_verilog code/three_always/stimulus" -vlog01compat -work presynth D:/GDUT_EDA_Libero_verilog code/three_always/stimulus/test3.v 
# -- Compiling module test3
# 
# Top level modules:
# 	test3
# End time: 16:10:33 on Dec 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L presynth -t 1ps presynth.test3 
# Start time: 16:10:34 on Dec 29,2024
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading presynth.test3
# Loading presynth._3always
# ** Note: $finish    : D:/GDUT_EDA_Libero_verilog code/three_always/stimulus/test3.v(13)
#    Time: 300 ns  Iteration: 0  Instance: /test3
# 1
# Break in Module test3 at D:/GDUT_EDA_Libero_verilog code/three_always/stimulus/test3.v line 13
# End time: 16:12:13 on Dec 29,2024, Elapsed time: 0:01:39
# Errors: 0, Warnings: 0
