// Seed: 2535846803
module module_0 (
    output wand id_0,
    output wor id_1,
    input wire id_2,
    output wand id_3,
    output tri0 id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri id_7,
    output wire id_8,
    input wor id_9,
    input tri id_10,
    output tri0 module_0,
    input wire id_12,
    input wand id_13,
    input wor id_14,
    output wor id_15,
    output supply0 id_16,
    input supply1 id_17,
    output wire id_18,
    input supply1 id_19
);
  wire id_21;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri1 id_5,
    input tri0 id_6,
    output wire id_7,
    output supply1 id_8,
    inout tri0 id_9,
    input supply0 id_10,
    output supply1 id_11,
    output wor id_12
);
  assign id_12 = 1;
  module_0(
      id_11,
      id_11,
      id_1,
      id_7,
      id_11,
      id_9,
      id_9,
      id_10,
      id_11,
      id_5,
      id_1,
      id_9,
      id_6,
      id_5,
      id_5,
      id_12,
      id_7,
      id_9,
      id_7,
      id_2
  );
endmodule
