0.6
2018.2
Jul 26 2018
19:36:16
C:/Users/Dara Ros/Documents/EECE6017C-Embedded Sys/Lab/lab2-20181001T171250Z-001/lab2/lab2.sim/sim_1/synth/func/xsim/main_tb_func_synth.v,1538837807,verilog,,C:/Users/Dara Ros/Documents/EECE6017C-Embedded Sys/Lab/lab2-20181001T171250Z-001/lab2/lab2.srcs/sim_1/imports/new/main_tb.v,,glbl;main,,,,,,,,
C:/Users/Dara Ros/Documents/EECE6017C-Embedded Sys/Lab/lab2-20181001T171250Z-001/lab2/lab2.srcs/sim_1/imports/new/main_tb.v,1538582485,verilog,,,,main_tb,,,,,,,,
