{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616867167282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616867167283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 27 14:46:07 2021 " "Processing started: Sat Mar 27 14:46:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616867167283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616867167283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft -c fft " "Command: quartus_map --read_settings_files=on --write_settings_files=off fft -c fft" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616867167284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616867168035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616867168035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_tst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_tst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wave_ROM64 " "Found entity 1: Wave_ROM64" {  } { { "sin_tst_rom.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/sin_tst_rom.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616867181974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616867181974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usfft64_2b_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file usfft64_2b_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 USFFT64_2B_tb " "Found entity 1: USFFT64_2B_tb" {  } { { "USFFT64_2B_tb.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B_tb.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616867181976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616867181976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usfft64_2b.v 1 1 " "Found 1 design units, including 1 entities, in source file usfft64_2b.v" { { "Info" "ISGN_ENTITY_NAME" "1 USFFT64_2B " "Found entity 1: USFFT64_2B" {  } { { "USFFT64_2B.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616867181979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616867181979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrom64.v 1 1 " "Found 1 design units, including 1 entities, in source file wrom64.v" { { "Info" "ISGN_ENTITY_NAME" "1 WROM64 " "Found entity 1: WROM64" {  } { { "WROM64.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/WROM64.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616867181981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616867181981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotator64_v.v 1 1 " "Found 1 design units, including 1 entities, in source file rotator64_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROTATOR64 " "Found entity 1: ROTATOR64" {  } { { "rotator64_v.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/rotator64_v.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616867181984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616867181984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram64.v 1 1 " "Found 1 design units, including 1 entities, in source file ram64.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM64 " "Found entity 1: RAM64" {  } { { "ram64.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/ram64.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616867181986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616867181986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DI di ram2x64c_1.v(89) " "Verilog HDL Declaration information at ram2x64c_1.v(89): object \"DI\" differs only in case from object \"di\" in the same scope" {  } { { "ram2x64c_1.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/ram2x64c_1.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616867181991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DOI doi ram2x64c_1.v(73) " "Verilog HDL Declaration information at ram2x64c_1.v(73): object \"DOI\" differs only in case from object \"doi\" in the same scope" {  } { { "ram2x64c_1.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/ram2x64c_1.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616867181992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2x64c_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2x64c_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2x64C_1 " "Found entity 1: RAM2x64C_1" {  } { { "ram2x64c_1.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/ram2x64c_1.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616867181993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616867181993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpu707.v 1 1 " "Found 1 design units, including 1 entities, in source file mpu707.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPU707 " "Found entity 1: MPU707" {  } { { "mpu707.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/mpu707.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616867181995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616867181995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft8.v 1 1 " "Found 1 design units, including 1 entities, in source file fft8.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT8 " "Found entity 1: FFT8" {  } { { "fft8.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/fft8.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616867181997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616867181997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnorm.v 1 1 " "Found 1 design units, including 1 entities, in source file cnorm.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNORM " "Found entity 1: CNORM" {  } { { "cnorm.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/cnorm.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616867181999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616867181999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufram64c1.v 1 1 " "Found 1 design units, including 1 entities, in source file bufram64c1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFRAM64C1 " "Found entity 1: BUFRAM64C1" {  } { { "bufram64c1.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/bufram64c1.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616867182002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616867182002 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "em fft8.v(257) " "Verilog HDL Implicit Net warning at fft8.v(257): created implicit net for \"em\"" {  } { { "fft8.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/fft8.v" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867182003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "USFFT64_2B " "Elaborating entity \"USFFT64_2B\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616867182197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 USFFT64_2B.v(223) " "Verilog HDL assignment warning at USFFT64_2B.v(223): truncated value with size 32 to match size of target (6)" {  } { { "USFFT64_2B.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182207 "|USFFT64_2B"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFRAM64C1 BUFRAM64C1:U_BUF1 " "Elaborating entity \"BUFRAM64C1\" for hierarchy \"BUFRAM64C1:U_BUF1\"" {  } { { "USFFT64_2B.v" "U_BUF1" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867182211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 bufram64c1.v(104) " "Verilog HDL assignment warning at bufram64c1.v(104): truncated value with size 32 to match size of target (7)" {  } { { "bufram64c1.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/bufram64c1.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182212 "|USFFT64_2B|BUFRAM64C1:U_BUF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bufram64c1.v(106) " "Verilog HDL assignment warning at bufram64c1.v(106): truncated value with size 32 to match size of target (8)" {  } { { "bufram64c1.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/bufram64c1.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182212 "|USFFT64_2B|BUFRAM64C1:U_BUF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2x64C_1 BUFRAM64C1:U_BUF1\|RAM2x64C_1:URAM " "Elaborating entity \"RAM2x64C_1\" for hierarchy \"BUFRAM64C1:U_BUF1\|RAM2x64C_1:URAM\"" {  } { { "bufram64c1.v" "URAM" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/bufram64c1.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867182213 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "odd2 ram2x64c_1.v(92) " "Verilog HDL or VHDL warning at ram2x64c_1.v(92): object \"odd2\" assigned a value but never read" {  } { { "ram2x64c_1.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/ram2x64c_1.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616867182215 "|USFFT64_2B|BUFRAM64C1:U_BUF1|RAM2x64C_1:URAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT8 FFT8:U_FFT1 " "Elaborating entity \"FFT8\" for hierarchy \"FFT8:U_FFT1\"" {  } { { "USFFT64_2B.v" "U_FFT1" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867182217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fft8.v(148) " "Verilog HDL assignment warning at fft8.v(148): truncated value with size 32 to match size of target (3)" {  } { { "fft8.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/fft8.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182225 "|USFFT64_2B|FFT8:U_FFT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft8.v(150) " "Verilog HDL assignment warning at fft8.v(150): truncated value with size 32 to match size of target (4)" {  } { { "fft8.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/fft8.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182225 "|USFFT64_2B|FFT8:U_FFT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 fft8.v(271) " "Verilog HDL assignment warning at fft8.v(271): truncated value with size 32 to match size of target (18)" {  } { { "fft8.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/fft8.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182225 "|USFFT64_2B|FFT8:U_FFT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 fft8.v(275) " "Verilog HDL assignment warning at fft8.v(275): truncated value with size 32 to match size of target (18)" {  } { { "fft8.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/fft8.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182225 "|USFFT64_2B|FFT8:U_FFT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 fft8.v(279) " "Verilog HDL assignment warning at fft8.v(279): truncated value with size 32 to match size of target (18)" {  } { { "fft8.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/fft8.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182226 "|USFFT64_2B|FFT8:U_FFT1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPU707 FFT8:U_FFT1\|MPU707:UMR " "Elaborating entity \"MPU707\" for hierarchy \"FFT8:U_FFT1\|MPU707:UMR\"" {  } { { "fft8.v" "UMR" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/fft8.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867182226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 18 mpu707.v(82) " "Verilog HDL assignment warning at mpu707.v(82): truncated value with size 23 to match size of target (18)" {  } { { "mpu707.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/mpu707.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182227 "|USFFT64_2B|FFT8:U_FFT1|MPU707:UMR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNORM CNORM:U_NORM1 " "Elaborating entity \"CNORM\" for hierarchy \"CNORM:U_NORM1\"" {  } { { "USFFT64_2B.v" "U_NORM1" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867182229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 18 cnorm.v(120) " "Verilog HDL assignment warning at cnorm.v(120): truncated value with size 19 to match size of target (18)" {  } { { "cnorm.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/cnorm.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182231 "|USFFT64_2B|CNORM:U_NORM1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 18 cnorm.v(121) " "Verilog HDL assignment warning at cnorm.v(121): truncated value with size 19 to match size of target (18)" {  } { { "cnorm.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/cnorm.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182231 "|USFFT64_2B|CNORM:U_NORM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROTATOR64 ROTATOR64:U_MPU " "Elaborating entity \"ROTATOR64\" for hierarchy \"ROTATOR64:U_MPU\"" {  } { { "USFFT64_2B.v" "U_MPU" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867182231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rotator64_v.v(95) " "Verilog HDL assignment warning at rotator64_v.v(95): truncated value with size 32 to match size of target (6)" {  } { { "rotator64_v.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/rotator64_v.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182233 "|USFFT64_2B|ROTATOR64:U_MPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WROM64 ROTATOR64:U_MPU\|WROM64:UROM " "Elaborating entity \"WROM64\" for hierarchy \"ROTATOR64:U_MPU\|WROM64:UROM\"" {  } { { "rotator64_v.v" "UROM" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/rotator64_v.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867182234 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb WROM64.v(178) " "Verilog HDL or VHDL warning at WROM64.v(178): object \"wb\" assigned a value but never read" {  } { { "WROM64.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/WROM64.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616867182235 "|USFFT64_2B|ROTATOR64:U_MPU|WROM64:UROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFRAM64C1 BUFRAM64C1:U_BUF2 " "Elaborating entity \"BUFRAM64C1\" for hierarchy \"BUFRAM64C1:U_BUF2\"" {  } { { "USFFT64_2B.v" "U_BUF2" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867182237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 bufram64c1.v(104) " "Verilog HDL assignment warning at bufram64c1.v(104): truncated value with size 32 to match size of target (7)" {  } { { "bufram64c1.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/bufram64c1.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182238 "|USFFT64_2B|BUFRAM64C1:U_BUF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bufram64c1.v(106) " "Verilog HDL assignment warning at bufram64c1.v(106): truncated value with size 32 to match size of target (8)" {  } { { "bufram64c1.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/bufram64c1.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182238 "|USFFT64_2B|BUFRAM64C1:U_BUF2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2x64C_1 BUFRAM64C1:U_BUF2\|RAM2x64C_1:URAM " "Elaborating entity \"RAM2x64C_1\" for hierarchy \"BUFRAM64C1:U_BUF2\|RAM2x64C_1:URAM\"" {  } { { "bufram64c1.v" "URAM" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/bufram64c1.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867182239 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "odd2 ram2x64c_1.v(92) " "Verilog HDL or VHDL warning at ram2x64c_1.v(92): object \"odd2\" assigned a value but never read" {  } { { "ram2x64c_1.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/ram2x64c_1.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616867182240 "|USFFT64_2B|BUFRAM64C1:U_BUF2|RAM2x64C_1:URAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT8 FFT8:U_FFT2 " "Elaborating entity \"FFT8\" for hierarchy \"FFT8:U_FFT2\"" {  } { { "USFFT64_2B.v" "U_FFT2" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867182240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fft8.v(148) " "Verilog HDL assignment warning at fft8.v(148): truncated value with size 32 to match size of target (3)" {  } { { "fft8.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/fft8.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182251 "|USFFT64_2B|FFT8:U_FFT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft8.v(150) " "Verilog HDL assignment warning at fft8.v(150): truncated value with size 32 to match size of target (4)" {  } { { "fft8.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/fft8.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182251 "|USFFT64_2B|FFT8:U_FFT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 fft8.v(271) " "Verilog HDL assignment warning at fft8.v(271): truncated value with size 32 to match size of target (20)" {  } { { "fft8.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/fft8.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182252 "|USFFT64_2B|FFT8:U_FFT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 fft8.v(275) " "Verilog HDL assignment warning at fft8.v(275): truncated value with size 32 to match size of target (20)" {  } { { "fft8.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/fft8.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182252 "|USFFT64_2B|FFT8:U_FFT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 fft8.v(279) " "Verilog HDL assignment warning at fft8.v(279): truncated value with size 32 to match size of target (20)" {  } { { "fft8.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/fft8.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182252 "|USFFT64_2B|FFT8:U_FFT2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPU707 FFT8:U_FFT2\|MPU707:UMR " "Elaborating entity \"MPU707\" for hierarchy \"FFT8:U_FFT2\|MPU707:UMR\"" {  } { { "fft8.v" "UMR" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/fft8.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867182252 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 mpu707.v(82) " "Verilog HDL assignment warning at mpu707.v(82): truncated value with size 25 to match size of target (20)" {  } { { "mpu707.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/mpu707.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182255 "|USFFT64_2B|FFT8:U_FFT2|MPU707:UMR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNORM CNORM:U_NORM2 " "Elaborating entity \"CNORM\" for hierarchy \"CNORM:U_NORM2\"" {  } { { "USFFT64_2B.v" "U_NORM2" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867182257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 20 cnorm.v(120) " "Verilog HDL assignment warning at cnorm.v(120): truncated value with size 21 to match size of target (20)" {  } { { "cnorm.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/cnorm.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182258 "|USFFT64_2B|CNORM:U_NORM2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 20 cnorm.v(121) " "Verilog HDL assignment warning at cnorm.v(121): truncated value with size 21 to match size of target (20)" {  } { { "cnorm.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/cnorm.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182258 "|USFFT64_2B|CNORM:U_NORM2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFRAM64C1 BUFRAM64C1:Ubuf3 " "Elaborating entity \"BUFRAM64C1\" for hierarchy \"BUFRAM64C1:Ubuf3\"" {  } { { "USFFT64_2B.v" "Ubuf3" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867182259 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 bufram64c1.v(104) " "Verilog HDL assignment warning at bufram64c1.v(104): truncated value with size 32 to match size of target (7)" {  } { { "bufram64c1.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/bufram64c1.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182261 "|USFFT64_2B|BUFRAM64C1:Ubuf3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bufram64c1.v(106) " "Verilog HDL assignment warning at bufram64c1.v(106): truncated value with size 32 to match size of target (8)" {  } { { "bufram64c1.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/bufram64c1.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616867182261 "|USFFT64_2B|BUFRAM64C1:Ubuf3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2x64C_1 BUFRAM64C1:Ubuf3\|RAM2x64C_1:URAM " "Elaborating entity \"RAM2x64C_1\" for hierarchy \"BUFRAM64C1:Ubuf3\|RAM2x64C_1:URAM\"" {  } { { "bufram64c1.v" "URAM" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/bufram64c1.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867182261 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "odd2 ram2x64c_1.v(92) " "Verilog HDL or VHDL warning at ram2x64c_1.v(92): object \"odd2\" assigned a value but never read" {  } { { "ram2x64c_1.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/ram2x64c_1.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616867182263 "|USFFT64_2B|BUFRAM64C1:Ubuf3|RAM2x64C_1:URAM"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616867183675 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "BUFRAM64C1:Ubuf3\|RAM2x64C_1:URAM\|ram_rtl_0 " "Inferred RAM node \"BUFRAM64C1:Ubuf3\|RAM2x64C_1:URAM\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1616867183737 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BUFRAM64C1:Ubuf3\|RAM2x64C_1:URAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BUFRAM64C1:Ubuf3\|RAM2x64C_1:URAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BUFRAM64C1:U_BUF2\|RAM2x64C_1:URAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BUFRAM64C1:U_BUF2\|RAM2x64C_1:URAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BUFRAM64C1:U_BUF1\|RAM2x64C_1:URAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BUFRAM64C1:U_BUF1\|RAM2x64C_1:URAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616867184817 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616867184817 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1616867184817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUFRAM64C1:Ubuf3\|RAM2x64C_1:URAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"BUFRAM64C1:Ubuf3\|RAM2x64C_1:URAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867185047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUFRAM64C1:Ubuf3\|RAM2x64C_1:URAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"BUFRAM64C1:Ubuf3\|RAM2x64C_1:URAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185048 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616867185048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_56k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_56k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_56k1 " "Found entity 1: altsyncram_56k1" {  } { { "db/altsyncram_56k1.tdf" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/db/altsyncram_56k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616867185138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616867185138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUFRAM64C1:U_BUF2\|RAM2x64C_1:URAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"BUFRAM64C1:U_BUF2\|RAM2x64C_1:URAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867185163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUFRAM64C1:U_BUF2\|RAM2x64C_1:URAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"BUFRAM64C1:U_BUF2\|RAM2x64C_1:URAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185163 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616867185163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3q1 " "Found entity 1: altsyncram_i3q1" {  } { { "db/altsyncram_i3q1.tdf" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/db/altsyncram_i3q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616867185227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616867185227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUFRAM64C1:U_BUF1\|RAM2x64C_1:URAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"BUFRAM64C1:U_BUF1\|RAM2x64C_1:URAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867185238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUFRAM64C1:U_BUF1\|RAM2x64C_1:URAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"BUFRAM64C1:U_BUF1\|RAM2x64C_1:URAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616867185238 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616867185238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3q1 " "Found entity 1: altsyncram_a3q1" {  } { { "db/altsyncram_a3q1.tdf" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/db/altsyncram_a3q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616867185295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616867185295 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1616867185623 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DOR\[18\] GND " "Pin \"DOR\[18\]\" is stuck at GND" {  } { { "USFFT64_2B.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616867186849 "|USFFT64_2B|DOR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOI\[18\] GND " "Pin \"DOI\[18\]\" is stuck at GND" {  } { { "USFFT64_2B.v" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616867186849 "|USFFT64_2B|DOI[18]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616867186849 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/output_files/fft.map.smsg " "Generated suppressed messages file C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/output_files/fft.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616867188161 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616867188639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616867188639 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3332 " "Implemented 3332 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616867189247 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616867189247 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3137 " "Implemented 3137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616867189247 ""} { "Info" "ICUT_CUT_TM_RAMS" "104 " "Implemented 104 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1616867189247 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1616867189247 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616867189247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616867189330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 27 14:46:29 2021 " "Processing ended: Sat Mar 27 14:46:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616867189330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616867189330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616867189330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616867189330 ""}
