Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec  8 10:25:16 2024
| Host         : DESKTOP-ThD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SCPU_TOP_timing_summary_routed.rpt -pb SCPU_TOP_timing_summary_routed.pb -rpx SCPU_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : SCPU_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: rstn (HIGH)

 There are 1111 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][9]_P/Q (HIGH)

 There are 1111 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 1111 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2294 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.341        0.000                      0                   51        0.095        0.000                      0                   51       49.500        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        94.341        0.000                      0                   51        0.095        0.000                      0                   51       49.500        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       94.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.341ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.381ns (24.418%)  route 4.275ns (75.582%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.613     5.215    u_seg7x16/CLK
    SLICE_X60Y108        FDCE                                         r  u_seg7x16/i_data_store_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y108        FDCE (Prop_fdce_C_Q)         0.478     5.693 r  u_seg7x16/i_data_store_reg[46]/Q
                         net (fo=1, routed)           1.146     6.839    u_seg7x16/data5[6]
    SLICE_X60Y104        LUT6 (Prop_lut6_I3_O)        0.295     7.134 r  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.805     7.939    u_seg7x16/o_seg_r[6]_i_6_n_0
    SLICE_X59Y103        LUT4 (Prop_lut4_I3_O)        0.124     8.063 r  u_seg7x16/o_seg_r[6]_i_2/O
                         net (fo=3, routed)           1.450     9.514    u_seg7x16/sel0[6]
    SLICE_X57Y106        LUT5 (Prop_lut5_I2_O)        0.152     9.666 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.873    10.539    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X56Y105        LUT4 (Prop_lut4_I1_O)        0.332    10.871 r  u_seg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000    10.871    u_seg7x16/o_seg_r[2]_i_1_n_0
    SLICE_X56Y105        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.489   104.911    u_seg7x16/CLK
    SLICE_X56Y105        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X56Y105        FDPE (Setup_fdpe_C_D)        0.077   105.212    u_seg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.212    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                 94.341    

Slack (MET) :             94.349ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 1.381ns (24.457%)  route 4.266ns (75.543%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.613     5.215    u_seg7x16/CLK
    SLICE_X60Y108        FDCE                                         r  u_seg7x16/i_data_store_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y108        FDCE (Prop_fdce_C_Q)         0.478     5.693 r  u_seg7x16/i_data_store_reg[46]/Q
                         net (fo=1, routed)           1.146     6.839    u_seg7x16/data5[6]
    SLICE_X60Y104        LUT6 (Prop_lut6_I3_O)        0.295     7.134 r  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.805     7.939    u_seg7x16/o_seg_r[6]_i_6_n_0
    SLICE_X59Y103        LUT4 (Prop_lut4_I3_O)        0.124     8.063 r  u_seg7x16/o_seg_r[6]_i_2/O
                         net (fo=3, routed)           1.450     9.514    u_seg7x16/sel0[6]
    SLICE_X57Y106        LUT5 (Prop_lut5_I2_O)        0.152     9.666 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.864    10.530    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X56Y107        LUT4 (Prop_lut4_I1_O)        0.332    10.862 r  u_seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000    10.862    u_seg7x16/o_seg_r[1]_i_1_n_0
    SLICE_X56Y107        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.488   104.910    u_seg7x16/CLK
    SLICE_X56Y107        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X56Y107        FDPE (Setup_fdpe_C_D)        0.077   105.211    u_seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.211    
                         arrival time                         -10.862    
  -------------------------------------------------------------------
                         slack                                 94.349    

Slack (MET) :             94.363ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 1.381ns (24.500%)  route 4.256ns (75.500%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.613     5.215    u_seg7x16/CLK
    SLICE_X60Y108        FDCE                                         r  u_seg7x16/i_data_store_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y108        FDCE (Prop_fdce_C_Q)         0.478     5.693 r  u_seg7x16/i_data_store_reg[46]/Q
                         net (fo=1, routed)           1.146     6.839    u_seg7x16/data5[6]
    SLICE_X60Y104        LUT6 (Prop_lut6_I3_O)        0.295     7.134 r  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.805     7.939    u_seg7x16/o_seg_r[6]_i_6_n_0
    SLICE_X59Y103        LUT4 (Prop_lut4_I3_O)        0.124     8.063 r  u_seg7x16/o_seg_r[6]_i_2/O
                         net (fo=3, routed)           1.450     9.514    u_seg7x16/sel0[6]
    SLICE_X57Y106        LUT5 (Prop_lut5_I2_O)        0.152     9.666 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.854    10.520    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X56Y107        LUT4 (Prop_lut4_I1_O)        0.332    10.852 r  u_seg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000    10.852    u_seg7x16/o_seg_r[3]_i_1_n_0
    SLICE_X56Y107        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.488   104.910    u_seg7x16/CLK
    SLICE_X56Y107        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X56Y107        FDPE (Setup_fdpe_C_D)        0.081   105.215    u_seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.215    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                 94.363    

Slack (MET) :             94.466ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.381ns (25.189%)  route 4.102ns (74.811%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.613     5.215    u_seg7x16/CLK
    SLICE_X60Y108        FDCE                                         r  u_seg7x16/i_data_store_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y108        FDCE (Prop_fdce_C_Q)         0.478     5.693 r  u_seg7x16/i_data_store_reg[46]/Q
                         net (fo=1, routed)           1.146     6.839    u_seg7x16/data5[6]
    SLICE_X60Y104        LUT6 (Prop_lut6_I3_O)        0.295     7.134 r  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.805     7.939    u_seg7x16/o_seg_r[6]_i_6_n_0
    SLICE_X59Y103        LUT4 (Prop_lut4_I3_O)        0.124     8.063 r  u_seg7x16/o_seg_r[6]_i_2/O
                         net (fo=3, routed)           1.450     9.514    u_seg7x16/sel0[6]
    SLICE_X57Y106        LUT5 (Prop_lut5_I2_O)        0.152     9.666 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.700    10.366    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X57Y106        LUT4 (Prop_lut4_I1_O)        0.332    10.698 r  u_seg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000    10.698    u_seg7x16/o_seg_r[5]_i_1_n_0
    SLICE_X57Y106        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.489   104.911    u_seg7x16/CLK
    SLICE_X57Y106        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X57Y106        FDPE (Setup_fdpe_C_D)        0.029   105.164    u_seg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.164    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                 94.466    

Slack (MET) :             94.737ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.381ns (26.246%)  route 3.881ns (73.754%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.613     5.215    u_seg7x16/CLK
    SLICE_X60Y108        FDCE                                         r  u_seg7x16/i_data_store_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y108        FDCE (Prop_fdce_C_Q)         0.478     5.693 r  u_seg7x16/i_data_store_reg[46]/Q
                         net (fo=1, routed)           1.146     6.839    u_seg7x16/data5[6]
    SLICE_X60Y104        LUT6 (Prop_lut6_I3_O)        0.295     7.134 r  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.805     7.939    u_seg7x16/o_seg_r[6]_i_6_n_0
    SLICE_X59Y103        LUT4 (Prop_lut4_I3_O)        0.124     8.063 r  u_seg7x16/o_seg_r[6]_i_2/O
                         net (fo=3, routed)           1.450     9.514    u_seg7x16/sel0[6]
    SLICE_X57Y106        LUT5 (Prop_lut5_I2_O)        0.152     9.666 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.479    10.145    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X56Y105        LUT4 (Prop_lut4_I2_O)        0.332    10.477 r  u_seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000    10.477    u_seg7x16/o_seg_r[0]_i_1_n_0
    SLICE_X56Y105        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.489   104.911    u_seg7x16/CLK
    SLICE_X56Y105        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X56Y105        FDPE (Setup_fdpe_C_D)        0.079   105.214    u_seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.214    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                 94.737    

Slack (MET) :             94.741ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.381ns (26.266%)  route 3.877ns (73.734%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.613     5.215    u_seg7x16/CLK
    SLICE_X60Y108        FDCE                                         r  u_seg7x16/i_data_store_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y108        FDCE (Prop_fdce_C_Q)         0.478     5.693 r  u_seg7x16/i_data_store_reg[46]/Q
                         net (fo=1, routed)           1.146     6.839    u_seg7x16/data5[6]
    SLICE_X60Y104        LUT6 (Prop_lut6_I3_O)        0.295     7.134 r  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.805     7.939    u_seg7x16/o_seg_r[6]_i_6_n_0
    SLICE_X59Y103        LUT4 (Prop_lut4_I3_O)        0.124     8.063 r  u_seg7x16/o_seg_r[6]_i_2/O
                         net (fo=3, routed)           1.450     9.514    u_seg7x16/sel0[6]
    SLICE_X57Y106        LUT5 (Prop_lut5_I2_O)        0.152     9.666 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.475    10.141    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X56Y105        LUT4 (Prop_lut4_I1_O)        0.332    10.473 r  u_seg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000    10.473    u_seg7x16/o_seg_r[6]_i_1_n_0
    SLICE_X56Y105        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.489   104.911    u_seg7x16/CLK
    SLICE_X56Y105        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X56Y105        FDPE (Setup_fdpe_C_D)        0.079   105.214    u_seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.214    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                 94.741    

Slack (MET) :             94.852ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 1.145ns (22.237%)  route 4.004ns (77.763%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.613     5.215    u_seg7x16/CLK
    SLICE_X60Y108        FDCE                                         r  u_seg7x16/i_data_store_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y108        FDCE (Prop_fdce_C_Q)         0.478     5.693 r  u_seg7x16/i_data_store_reg[46]/Q
                         net (fo=1, routed)           1.146     6.839    u_seg7x16/data5[6]
    SLICE_X60Y104        LUT6 (Prop_lut6_I3_O)        0.295     7.134 r  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.805     7.939    u_seg7x16/o_seg_r[6]_i_6_n_0
    SLICE_X59Y103        LUT4 (Prop_lut4_I3_O)        0.124     8.063 r  u_seg7x16/o_seg_r[6]_i_2/O
                         net (fo=3, routed)           1.101     9.164    u_seg7x16/sel0[6]
    SLICE_X57Y106        LUT5 (Prop_lut5_I1_O)        0.124     9.288 r  u_seg7x16/o_seg_r[4]_i_3/O
                         net (fo=1, routed)           0.952    10.240    u_seg7x16/o_seg_r[4]_i_3_n_0
    SLICE_X56Y105        LUT4 (Prop_lut4_I2_O)        0.124    10.364 r  u_seg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000    10.364    u_seg7x16/o_seg_r[4]_i_1_n_0
    SLICE_X56Y105        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.489   104.911    u_seg7x16/CLK
    SLICE_X56Y105        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X56Y105        FDPE (Setup_fdpe_C_D)        0.081   105.216    u_seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.216    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                 94.852    

Slack (MET) :             96.509ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 1.229ns (36.540%)  route 2.134ns (63.460%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.613     5.215    u_seg7x16/CLK
    SLICE_X61Y107        FDCE                                         r  u_seg7x16/i_data_store_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.419     5.634 r  u_seg7x16/i_data_store_reg[7]/Q
                         net (fo=2, routed)           0.830     6.465    u_seg7x16/i_data_store_reg_n_0_[7]
    SLICE_X61Y106        LUT6 (Prop_lut6_I5_O)        0.299     6.764 r  u_seg7x16/o_seg_r[7]_i_3/O
                         net (fo=1, routed)           0.000     6.764    u_seg7x16/o_seg_r[7]_i_3_n_0
    SLICE_X61Y106        MUXF7 (Prop_muxf7_I0_O)      0.212     6.976 r  u_seg7x16/o_seg_r_reg[7]_i_2/O
                         net (fo=2, routed)           0.736     7.711    u_seg7x16/seg_data_r__63[7]
    SLICE_X57Y106        LUT2 (Prop_lut2_I0_O)        0.299     8.010 r  u_seg7x16/o_seg_r[7]_i_1/O
                         net (fo=1, routed)           0.568     8.579    u_seg7x16/o_seg_r[7]_i_1_n_0
    SLICE_X57Y106        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.489   104.911    u_seg7x16/CLK
    SLICE_X57Y106        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
                         clock pessimism              0.259   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X57Y106        FDPE (Setup_fdpe_C_D)       -0.047   105.088    u_seg7x16/o_seg_r_reg[7]
  -------------------------------------------------------------------
                         required time                        105.088    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                 96.509    

Slack (MET) :             97.375ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 2.034ns (80.869%)  route 0.481ns (19.131%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.171    clkdiv_reg_n_0_[1]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.845 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    clkdiv_reg[0]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    clkdiv_reg[4]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    clkdiv_reg[8]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.416    clkdiv_reg[20]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.750 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.750    clkdiv_reg[24]_i_1_n_6
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.496   104.918    clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.180   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X51Y100        FDCE (Setup_fdce_C_D)        0.062   105.125    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.125    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 97.375    

Slack (MET) :             97.396ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 2.013ns (80.708%)  route 0.481ns (19.292%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.171    clkdiv_reg_n_0_[1]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.845 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    clkdiv_reg[0]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    clkdiv_reg[4]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    clkdiv_reg[8]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.416    clkdiv_reg[20]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.729 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.729    clkdiv_reg[24]_i_1_n_4
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.496   104.918    clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[27]/C
                         clock pessimism              0.180   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X51Y100        FDCE (Setup_fdce_C_D)        0.062   105.125    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.125    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                 97.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[23]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_0_[23]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[20]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.949 r  clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    clkdiv_reg[24]_i_1_n_7
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[24]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.565     1.484    u_seg7x16/CLK
    SLICE_X55Y99         FDCE                                         r  u_seg7x16/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  u_seg7x16/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.734    u_seg7x16/cnt_reg_n_0_[3]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  u_seg7x16/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    u_seg7x16/cnt_reg[0]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.948 r  u_seg7x16/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    u_seg7x16/cnt_reg[4]_i_1_n_7
    SLICE_X55Y100        FDCE                                         r  u_seg7x16/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.828     1.994    u_seg7x16/CLK
    SLICE_X55Y100        FDCE                                         r  u_seg7x16/cnt_reg[4]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    u_seg7x16/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[23]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_0_[23]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[20]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.960 r  clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    clkdiv_reg[24]_i_1_n_5
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[26]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.565     1.484    u_seg7x16/CLK
    SLICE_X55Y99         FDCE                                         r  u_seg7x16/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  u_seg7x16/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.734    u_seg7x16/cnt_reg_n_0_[3]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  u_seg7x16/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    u_seg7x16/cnt_reg[0]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.959 r  u_seg7x16/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    u_seg7x16/cnt_reg[4]_i_1_n_5
    SLICE_X55Y100        FDCE                                         r  u_seg7x16/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.828     1.994    u_seg7x16/CLK
    SLICE_X55Y100        FDCE                                         r  u_seg7x16/cnt_reg[6]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    u_seg7x16/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[23]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_0_[23]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[20]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.985 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.985    clkdiv_reg[24]_i_1_n_6
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[23]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_0_[23]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[20]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.985 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.985    clkdiv_reg[24]_i_1_n_4
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  clkdiv_reg[27]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.565     1.484    u_seg7x16/CLK
    SLICE_X55Y99         FDCE                                         r  u_seg7x16/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  u_seg7x16/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.734    u_seg7x16/cnt_reg_n_0_[3]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  u_seg7x16/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    u_seg7x16/cnt_reg[0]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.984 r  u_seg7x16/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.984    u_seg7x16/cnt_reg[4]_i_1_n_6
    SLICE_X55Y100        FDCE                                         r  u_seg7x16/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.828     1.994    u_seg7x16/CLK
    SLICE_X55Y100        FDCE                                         r  u_seg7x16/cnt_reg[5]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    u_seg7x16/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.565     1.484    u_seg7x16/CLK
    SLICE_X55Y99         FDCE                                         r  u_seg7x16/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  u_seg7x16/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.734    u_seg7x16/cnt_reg_n_0_[3]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  u_seg7x16/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    u_seg7x16/cnt_reg[0]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.984 r  u_seg7x16/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    u_seg7x16/cnt_reg[4]_i_1_n_4
    SLICE_X55Y100        FDCE                                         r  u_seg7x16/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.828     1.994    u_seg7x16/CLK
    SLICE_X55Y100        FDCE                                         r  u_seg7x16/cnt_reg[7]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    u_seg7x16/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.565     1.484    u_seg7x16/CLK
    SLICE_X55Y99         FDCE                                         r  u_seg7x16/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  u_seg7x16/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.734    u_seg7x16/cnt_reg_n_0_[3]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  u_seg7x16/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    u_seg7x16/cnt_reg[0]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  u_seg7x16/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    u_seg7x16/cnt_reg[4]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  u_seg7x16/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    u_seg7x16/cnt_reg[8]_i_1_n_7
    SLICE_X55Y101        FDCE                                         r  u_seg7x16/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.828     1.994    u_seg7x16/CLK
    SLICE_X55Y101        FDCE                                         r  u_seg7x16/cnt_reg[8]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y101        FDCE (Hold_fdce_C_D)         0.105     1.853    u_seg7x16/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.565     1.484    u_seg7x16/CLK
    SLICE_X55Y99         FDCE                                         r  u_seg7x16/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  u_seg7x16/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.734    u_seg7x16/cnt_reg_n_0_[3]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  u_seg7x16/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    u_seg7x16/cnt_reg[0]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  u_seg7x16/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    u_seg7x16/cnt_reg[4]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  u_seg7x16/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.998    u_seg7x16/cnt_reg[8]_i_1_n_5
    SLICE_X55Y101        FDCE                                         r  u_seg7x16/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.828     1.994    u_seg7x16/CLK
    SLICE_X55Y101        FDCE                                         r  u_seg7x16/cnt_reg[10]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y101        FDCE (Hold_fdce_C_D)         0.105     1.853    u_seg7x16/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X60Y106   u_seg7x16/i_data_store_reg[27]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X59Y106   u_seg7x16/i_data_store_reg[28]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X61Y106   u_seg7x16/i_data_store_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X60Y104   u_seg7x16/i_data_store_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X58Y107   u_seg7x16/i_data_store_reg[30]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X60Y107   u_seg7x16/i_data_store_reg[31]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X59Y106   u_seg7x16/i_data_store_reg[32]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X59Y107   u_seg7x16/i_data_store_reg[33]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X59Y105   u_seg7x16/i_data_store_reg[34]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X56Y107   u_seg7x16/o_seg_r_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X56Y107   u_seg7x16/o_seg_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X60Y106   u_seg7x16/i_data_store_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X59Y106   u_seg7x16/i_data_store_reg[28]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y106   u_seg7x16/i_data_store_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X60Y104   u_seg7x16/i_data_store_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X59Y106   u_seg7x16/i_data_store_reg[32]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X59Y105   u_seg7x16/i_data_store_reg[34]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X59Y106   u_seg7x16/i_data_store_reg[35]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y104   u_seg7x16/i_data_store_reg[36]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X56Y107   u_seg7x16/o_seg_r_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X56Y107   u_seg7x16/o_seg_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X60Y106   u_seg7x16/i_data_store_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X59Y106   u_seg7x16/i_data_store_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y106   u_seg7x16/i_data_store_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X60Y104   u_seg7x16/i_data_store_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X58Y107   u_seg7x16/i_data_store_reg[30]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X58Y107   u_seg7x16/i_data_store_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X60Y107   u_seg7x16/i_data_store_reg[31]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X60Y107   u_seg7x16/i_data_store_reg[31]/C



