

================================================================
== Synthesis Summary Report of 'pulse_detector'
================================================================
+ General Information: 
    * Date:           Thu Nov  7 16:13:42 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        pulse_detector-vitishls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |      Modules     | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |         |          |     |
    |      & Loops     | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT   | URAM|
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |+ pulse_detector  |     -|  3.76|        0|   0.000|         -|        1|     -|        no|     -|   -|  3 (~0%)|  26 (~0%)|    -|
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| out_r | ap_none | out       | 1        |
| pulse | ap_none | in        | 1        |
| reset | ap_none | in        | 1        |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+--------+
| Interface | Type         | Ports  |
+-----------+--------------+--------+
| ap_clk    | clock        | ap_clk |
| ap_rst    | reset        | ap_rst |
| ap_ctrl   | ap_ctrl_none |        |
+-----------+--------------+--------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| pulse    | in        | bool     |
| reset    | in        | bool     |
| out_r    | out       | bool&    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| pulse    | pulse        | port    |
| reset    | reset        | port    |
| out_r    | out_r        | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+-----------------------------------------------------+
| Type      | Options                  | Location                                            |
+-----------+--------------------------+-----------------------------------------------------+
| interface | ap_ctrl_none port=return | src/pulse_detector.cpp:29 in pulse_detector, return |
| interface | ap_none port=pulse       | src/pulse_detector.cpp:30 in pulse_detector, pulse  |
| interface | ap_none port=reset       | src/pulse_detector.cpp:31 in pulse_detector, reset  |
| interface | ap_none port=out_r       | src/pulse_detector.cpp:32 in pulse_detector, out_r  |
+-----------+--------------------------+-----------------------------------------------------+


