cocci_test_suite() {
	struct platform_driver cocci_id/* drivers/gpu/drm/zte/zx_vou.c 914 */;
	const struct of_device_id cocci_id/* drivers/gpu/drm/zte/zx_vou.c 908 */[];
	const struct component_ops cocci_id/* drivers/gpu/drm/zte/zx_vou.c 892 */;
	struct resource *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 767 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 765 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 764 */;
	struct device *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 762 */;
	irqreturn_t cocci_id/* drivers/gpu/drm/zte/zx_vou.c 682 */;
	void *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 682 */;
	int cocci_id/* drivers/gpu/drm/zte/zx_vou.c 682 */;
	struct drm_plane *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 674 */;
	struct zx_crtc_bits {
		u32 polarity_mask;
		u32 polarity_shift;
		u32 int_frame_mask;
		u32 tc_enable;
		u32 sec_vactive_shift;
		u32 sec_vactive_mask;
		u32 interlace_select;
		u32 pi_enable;
		u32 div_vga_shift;
		u32 div_pic_shift;
		u32 div_tvenc_shift;
		u32 div_hdmi_pnx_shift;
		u32 div_hdmi_shift;
		u32 div_inf_shift;
		u32 div_layer_shift;
	} cocci_id/* drivers/gpu/drm/zte/zx_vou.c 66 */;
	const struct vou_layer_bits *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 635 */;
	struct drm_plane_state *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 630 */;
	const struct zx_crtc_regs cocci_id/* drivers/gpu/drm/zte/zx_vou.c 57 */;
	struct zx_plane *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 535 */;
	enum vou_chn_type cocci_id/* drivers/gpu/drm/zte/zx_vou.c 532 */;
	const struct drm_crtc_funcs cocci_id/* drivers/gpu/drm/zte/zx_vou.c 520 */;
	const struct drm_crtc_helper_funcs cocci_id/* drivers/gpu/drm/zte/zx_vou.c 493 */;
	struct drm_pending_vblank_event *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 478 */;
	const struct zx_crtc_bits *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 461 */;
	struct drm_crtc_state *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 458 */;
	struct zx_crtc_regs {
		u32 fir_active;
		u32 fir_htiming;
		u32 fir_vtiming;
		u32 sec_vtiming;
		u32 timing_shift;
		u32 timing_pi_shift;
	} cocci_id/* drivers/gpu/drm/zte/zx_vou.c 39 */;
	struct videomode cocci_id/* drivers/gpu/drm/zte/zx_vou.c 361 */;
	const struct zx_crtc_regs *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 359 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 355 */;
	void cocci_id/* drivers/gpu/drm/zte/zx_vou.c 347 */;
	enum vou_chn_type{VOU_CHN_MAIN, VOU_CHN_AUX,} cocci_id/* drivers/gpu/drm/zte/zx_vou.c 34 */;
	struct vou_div_config *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 290 */;
	struct vou_inf *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 280 */;
	enum vou_inf_id cocci_id/* drivers/gpu/drm/zte/zx_vou.c 277 */;
	u32 cocci_id/* drivers/gpu/drm/zte/zx_vou.c 240 */;
	bool cocci_id/* drivers/gpu/drm/zte/zx_vou.c 239 */;
	void __iomem *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 237 */;
	enum vou_inf_hdmi_audio cocci_id/* drivers/gpu/drm/zte/zx_vou.c 224 */;
	struct zx_crtc *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 218 */;
	struct zx_vou_hw *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 216 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/zte/zx_vou.c 216 */;
	struct vou_inf cocci_id/* drivers/gpu/drm/zte/zx_vou.c 198 */[];
	struct vou_inf {
		enum vou_inf_id id;
		enum vou_inf_data_sel data_sel;
		u32 clocks_en_bits;
		u32 clocks_sel_bits;
	} cocci_id/* drivers/gpu/drm/zte/zx_vou.c 191 */;
	enum vou_inf_data_sel{VOU_YUV444=0, VOU_RGB_101010=1, VOU_RGB_888=2, VOU_RGB_666=3,} cocci_id/* drivers/gpu/drm/zte/zx_vou.c 184 */;
	struct zx_vou_hw {
		struct device *dev;
		void __iomem *osd;
		void __iomem *timing;
		void __iomem *vouctl;
		void __iomem *otfppu;
		void __iomem *dtrc;
		struct clk *axi_clk;
		struct clk *ppu_clk;
		struct clk *main_clk;
		struct clk *aux_clk;
		struct zx_crtc *main_crtc;
		struct zx_crtc *aux_crtc;
	} cocci_id/* drivers/gpu/drm/zte/zx_vou.c 169 */;
	const struct vou_layer_bits cocci_id/* drivers/gpu/drm/zte/zx_vou.c 153 */[VL_NUM];
	const struct vou_layer_bits cocci_id/* drivers/gpu/drm/zte/zx_vou.c 141 */[GL_NUM];
	struct vou_layer_bits {
		u32 enable;
		u32 chnsel;
		u32 clksel;
	} cocci_id/* drivers/gpu/drm/zte/zx_vou.c 135 */;
	struct zx_crtc cocci_id/* drivers/gpu/drm/zte/zx_vou.c 133 */;
	struct zx_crtc {
		struct drm_crtc crtc;
		struct drm_plane *primary;
		struct zx_vou_hw *vou;
		void __iomem *chnreg;
		void __iomem *chncsc;
		void __iomem *dither;
		const struct zx_crtc_regs *regs;
		const struct zx_crtc_bits *bits;
		enum vou_chn_type chn_type;
		struct clk *pixclk;
	} cocci_id/* drivers/gpu/drm/zte/zx_vou.c 120 */;
	const struct zx_crtc_bits cocci_id/* drivers/gpu/drm/zte/zx_vou.c 102 */;
}
