LeonardoSpectrum Level 3 - 2012b.6 (Release Production Release, compiled Aug  8 2012 at 15:10:47)
Copyright 1990-2010 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2010 Compuware Corporation

--
-- Welcome to LeonardoSpectrum Level 3
-- Run By Student@USER1-PC
-- Run Started On Tue Jun 07 16:04:20 Malay Peninsula Standard Time 2016
--
Info, Working Directory is now 'C:/Users/Student/Desktop/Integrated-Circuit-Design/Pulse Width Modulation/Synthesis'
Info, History file moved to new working directory
Info, Log file moved to new working directory
-- Reading file 'C:/Users/Student/Desktop/Integrated-Circuit-Design/Pulse Width Modulation/PWM.v'...
"C:/Users/Student/Desktop/Integrated-Circuit-Design/Pulse Width Modulation/PWM.v", line 2: Error, syntax error near: input <-
Error(s) found in Verilog source.
-- Reading file 'C:/Users/Student/Desktop/Integrated-Circuit-Design/Pulse Width Modulation/PWM.v'...
-- Loading module 'PWM'
-- Compiling root module 'PWM'
-- Boundary optimization.
-- Start pre-optimization for design .work.PWM.INTERFACE
-- Start pre-optimization for design .work.PWM.INTERFACE
-- Reading file 'C:/Users/Student/Desktop/Integrated-Circuit-Design/Pulse Width Modulation/PWM.v'...
-- Loading module 'PWM'
Warning, replacing PWM in HDL library work.
-- Compiling root module 'PWM'
-- Info, replacing PWM(INTERFACE)
-- Boundary optimization.
-- Start pre-optimization for design .work.PWM.INTERFACE
-- Start pre-optimization for design .work.PWM.INTERFACE
-- Reading file 'C:/Users/Student/Desktop/Integrated-Circuit-Design/Pulse Width Modulation/PWM.v'...
-- Loading module 'PWM'
Warning, replacing PWM in HDL library work.
-- Compiling root module 'PWM'
-- Info, replacing PWM(INTERFACE)
-- Boundary optimization.
-- Start pre-optimization for design .work.PWM.INTERFACE
-- Start pre-optimization for design .work.PWM.INTERFACE
-- Reading file 'C:/Users/Student/Desktop/Integrated-Circuit-Design/Pulse Width Modulation/PWM.v'...
-- Loading module 'PWM'
Warning, replacing PWM in HDL library work.
-- Compiling root module 'PWM'
-- Info, replacing PWM(INTERFACE)
-- Boundary optimization.
-- Start pre-optimization for design .work.PWM.INTERFACE
-- Start pre-optimization for design .work.PWM.INTERFACE
-- Reading file 'C:/Users/Student/Desktop/Integrated-Circuit-Design/Pulse Width Modulation/PWM.v'...
-- Loading module 'PWM'
Warning, replacing PWM in HDL library work.
-- Compiling root module 'PWM'
-- Info, replacing PWM(INTERFACE)
-- Boundary optimization.
-- Start pre-optimization for design .work.PWM.INTERFACE
-- Start pre-optimization for design .work.PWM.INTERFACE
-- Reading file 'C:/Users/Student/Desktop/Integrated-Circuit-Design/Pulse Width Modulation/PWM.v'...
-- Loading module 'PWM'
Warning, replacing PWM in HDL library work.
-- Compiling root module 'PWM'
-- Info, replacing PWM(INTERFACE)
-- Boundary optimization.
-- Start pre-optimization for design .work.PWM.INTERFACE
-- Start pre-optimization for design .work.PWM.INTERFACE
-- Reading file 'C:/Users/Student/Desktop/Integrated-Circuit-Design/Pulse Width Modulation/PWM.v'...
-- Loading module 'PWM'
Warning, replacing PWM in HDL library work.
-- Compiling root module 'PWM'
-- Info, replacing PWM(INTERFACE)
-- Boundary optimization.
-- Start pre-optimization for design .work.PWM.INTERFACE
-- Start pre-optimization for design .work.PWM.INTERFACE
-- Reading file 'C:/Users/Student/Desktop/Integrated-Circuit-Design/Pulse Width Modulation/PWM.v'...
-- Loading module 'PWM'
Warning, replacing PWM in HDL library work.
-- Compiling root module 'PWM'
-- Info, replacing PWM(INTERFACE)
-- Boundary optimization.
-- Start pre-optimization for design .work.PWM.INTERFACE
-- Start pre-optimization for design .work.PWM.INTERFACE
-- Reading file 'C:/Users/Student/Desktop/Integrated-Circuit-Design/Pulse Width Modulation/PWM.v'...
-- Loading module 'PWM'
Warning, replacing PWM in HDL library work.
-- Compiling root module 'PWM'
-- Info, replacing PWM(INTERFACE)
-- Boundary optimization.
-- Start pre-optimization for design .work.PWM.INTERFACE
-- Start pre-optimization for design .work.PWM.INTERFACE
Info: optimize: library 'gdk_typ' has not yet been loaded, it will now be loaded
Reading library file `C:\MGC\LeoSpec\LS2012b_6\\lib\gdk_typ.syn`...
Library version = 1.0 GDK Release : July 18, 2012
Delays assume: Process=typical Temp= 27.0 C  Voltage=1.80 V  
Info: setting encoding to auto
NO wire table is found
-- Optimizing netlist .work.PWM.INTERFACE
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Cap DRC violation can not be fixed on net .work.PWM.INTERFACE.nx288
 constraint: 0.200 actual: 0.500 (net cap 0.000) driving cell: inv01
Transition time DRC violation can not be fixed on net .work.PWM.INTERFACE.nx288
 constraint: 1.000 actual: 3.379 driving cell: inv01
Cap DRC violation can not be fixed on net .work.PWM.INTERFACE.nx290
 constraint: 0.200 actual: 0.500 (net cap 0.000) driving cell: inv01
Transition time DRC violation can not be fixed on net .work.PWM.INTERFACE.nx290
 constraint: 1.000 actual: 3.379 driving cell: inv01
Cap DRC violation can not be fixed on net .work.PWM.INTERFACE.nx294
 constraint: 0.200 actual: 0.500 (net cap 0.000) driving cell: inv01
Transition time DRC violation can not be fixed on net .work.PWM.INTERFACE.nx294
 constraint: 1.000 actual: 3.379 driving cell: inv01
Cap DRC violation can not be fixed on net .work.PWM.INTERFACE.nx298
 constraint: 0.200 actual: 0.500 (net cap 0.000) driving cell: inv01
Transition time DRC violation can not be fixed on net .work.PWM.INTERFACE.nx298
 constraint: 1.000 actual: 3.379 driving cell: inv01
Cap DRC violation can not be fixed on net .work.PWM.INTERFACE.nx302
 constraint: 0.200 actual: 0.500 (net cap 0.000) driving cell: inv01
Transition time DRC violation can not be fixed on net .work.PWM.INTERFACE.nx302
 constraint: 1.000 actual: 3.379 driving cell: inv01
-- Start timing optimization for design .work.PWM.INTERFACE
No critical paths to optimize at this level

*******************************************************

Cell: PWM    View: INTERFACE    Library: work

*******************************************************


 Cell     Library  References     Total Area

aoi21     gdk_typ     2 x      1      2 gates
dffr      gdk_typ     6 x      5     32 gates
inv01     gdk_typ    12 x      1      9 gates
nand02    gdk_typ     3 x      1      3 gates
nand03    gdk_typ     3 x      1      4 gates
nand04    gdk_typ     1 x      1      1 gates
nor02     gdk_typ     6 x      1      6 gates
nor03     gdk_typ     3 x      1      4 gates
oai21     gdk_typ     1 x      1      1 gates
oai22     gdk_typ     1 x      1      1 gates
xnor2     gdk_typ     1 x      2      2 gates

 Number of ports :                       9
 Number of nets :                       43
 Number of instances :                  39
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                      66
 Number of accumulated instances :      39
NO wire table is found



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	clock                : 500.1 MHz


                        Critical Path Report


Critical path #1, (path slack =  0.3):

NAME                                 GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------
clock information not specified
delay thru clock network                               0.00 (ideal)


reg_counter(4)/QB                    dffr        0.00  0.26 dn             0.04
ix301/Y                              inv01       1.74  2.00 up             0.50
counter(4)/                                      0.00  2.00 up             0.00
data arrival time                                      2.00

data required time                                     2.30
--------------------------------------------------------------------------------
data required time                                     2.30
data arrival time                                      2.00
                                                    ----------
slack                                                 0.30
--------------------------------------------------------------------------------


Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format Verilog PWM_0_netlist.v
-- Writing file PWM_0_netlist.v
