#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001c07887be20 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000001c0788f3990_0 .net "PC", 31 0, v000001c0788b31a0_0;  1 drivers
v000001c0788f4890_0 .var "clk", 0 0;
v000001c0788f49d0_0 .net "clkout", 0 0, L_000001c0788bed40;  1 drivers
v000001c0788f3a30_0 .net "cycles_consumed", 31 0, v000001c0788f3530_0;  1 drivers
v000001c0788f3f30_0 .var "rst", 0 0;
S_000001c078890df0 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000001c07887be20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001c078890f80 .param/l "RType" 0 4 2, C4<000000>;
P_000001c078890fb8 .param/l "add" 0 4 5, C4<100000>;
P_000001c078890ff0 .param/l "addi" 0 4 8, C4<001000>;
P_000001c078891028 .param/l "addu" 0 4 5, C4<100001>;
P_000001c078891060 .param/l "and_" 0 4 5, C4<100100>;
P_000001c078891098 .param/l "andi" 0 4 8, C4<001100>;
P_000001c0788910d0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c078891108 .param/l "bne" 0 4 10, C4<000101>;
P_000001c078891140 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c078891178 .param/l "j" 0 4 12, C4<000010>;
P_000001c0788911b0 .param/l "jal" 0 4 12, C4<000011>;
P_000001c0788911e8 .param/l "jr" 0 4 6, C4<001000>;
P_000001c078891220 .param/l "lw" 0 4 8, C4<100011>;
P_000001c078891258 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c078891290 .param/l "or_" 0 4 5, C4<100101>;
P_000001c0788912c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001c078891300 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c078891338 .param/l "sll" 0 4 6, C4<000000>;
P_000001c078891370 .param/l "slt" 0 4 5, C4<101010>;
P_000001c0788913a8 .param/l "slti" 0 4 8, C4<101010>;
P_000001c0788913e0 .param/l "srl" 0 4 6, C4<000010>;
P_000001c078891418 .param/l "sub" 0 4 5, C4<100010>;
P_000001c078891450 .param/l "subu" 0 4 5, C4<100011>;
P_000001c078891488 .param/l "sw" 0 4 8, C4<101011>;
P_000001c0788914c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c0788914f8 .param/l "xori" 0 4 8, C4<001110>;
L_000001c0788be100 .functor NOT 1, v000001c0788f3f30_0, C4<0>, C4<0>, C4<0>;
L_000001c0788beb10 .functor NOT 1, v000001c0788f3f30_0, C4<0>, C4<0>, C4<0>;
L_000001c0788bebf0 .functor NOT 1, v000001c0788f3f30_0, C4<0>, C4<0>, C4<0>;
L_000001c0788beb80 .functor NOT 1, v000001c0788f3f30_0, C4<0>, C4<0>, C4<0>;
L_000001c0788bde60 .functor NOT 1, v000001c0788f3f30_0, C4<0>, C4<0>, C4<0>;
L_000001c0788be6b0 .functor NOT 1, v000001c0788f3f30_0, C4<0>, C4<0>, C4<0>;
L_000001c0788bec60 .functor NOT 1, v000001c0788f3f30_0, C4<0>, C4<0>, C4<0>;
L_000001c0788be560 .functor NOT 1, v000001c0788f3f30_0, C4<0>, C4<0>, C4<0>;
L_000001c0788bed40 .functor OR 1, v000001c0788f4890_0, v000001c0788846c0_0, C4<0>, C4<0>;
L_000001c0788bdfb0 .functor OR 1, L_000001c078941560, L_000001c078942820, C4<0>, C4<0>;
L_000001c0788be720 .functor AND 1, L_000001c0789416a0, L_000001c078942640, C4<1>, C4<1>;
L_000001c0788be1e0 .functor NOT 1, v000001c0788f3f30_0, C4<0>, C4<0>, C4<0>;
L_000001c0788be8e0 .functor OR 1, L_000001c078942280, L_000001c0789425a0, C4<0>, C4<0>;
L_000001c0788bded0 .functor OR 1, L_000001c0788be8e0, L_000001c0789426e0, C4<0>, C4<0>;
L_000001c0788becd0 .functor OR 1, L_000001c078942460, L_000001c078952f40, C4<0>, C4<0>;
L_000001c0788be5d0 .functor AND 1, L_000001c0789423c0, L_000001c0788becd0, C4<1>, C4<1>;
L_000001c0788be410 .functor OR 1, L_000001c078954ac0, L_000001c0789545c0, C4<0>, C4<0>;
L_000001c0788be020 .functor AND 1, L_000001c078954200, L_000001c0788be410, C4<1>, C4<1>;
L_000001c0788be640 .functor NOT 1, L_000001c0788bed40, C4<0>, C4<0>, C4<0>;
v000001c0788b22a0_0 .net "ALUOp", 3 0, v000001c0788839a0_0;  1 drivers
v000001c0788b32e0_0 .net "ALUResult", 31 0, v000001c0788b2840_0;  1 drivers
v000001c0788b2520_0 .net "ALUSrc", 0 0, v000001c0788830e0_0;  1 drivers
v000001c0788bd3a0_0 .net "ALUin2", 31 0, L_000001c078953620;  1 drivers
v000001c0788bc540_0 .net "MemReadEn", 0 0, v000001c078883900_0;  1 drivers
v000001c0788bc4a0_0 .net "MemWriteEn", 0 0, v000001c078883400_0;  1 drivers
v000001c0788bbbe0_0 .net "MemtoReg", 0 0, v000001c078883ea0_0;  1 drivers
v000001c0788bc5e0_0 .net "PC", 31 0, v000001c0788b31a0_0;  alias, 1 drivers
v000001c0788bbe60_0 .net "PCPlus1", 31 0, L_000001c078940f20;  1 drivers
v000001c0788bbf00_0 .net "PCsrc", 0 0, v000001c0788b3240_0;  1 drivers
v000001c0788bb820_0 .net "RegDst", 0 0, v000001c0788841c0_0;  1 drivers
v000001c0788bb960_0 .net "RegWriteEn", 0 0, v000001c078884260_0;  1 drivers
v000001c0788bc680_0 .net "WriteRegister", 4 0, L_000001c078941b00;  1 drivers
v000001c0788bb8c0_0 .net *"_ivl_0", 0 0, L_000001c0788be100;  1 drivers
L_000001c0788f4c80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c0788bbfa0_0 .net/2u *"_ivl_10", 4 0, L_000001c0788f4c80;  1 drivers
L_000001c0788f5070 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0788bd440_0 .net *"_ivl_101", 15 0, L_000001c0788f5070;  1 drivers
v000001c0788bc2c0_0 .net *"_ivl_102", 31 0, L_000001c078941ce0;  1 drivers
L_000001c0788f50b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0788bba00_0 .net *"_ivl_105", 25 0, L_000001c0788f50b8;  1 drivers
L_000001c0788f5100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0788bd300_0 .net/2u *"_ivl_106", 31 0, L_000001c0788f5100;  1 drivers
v000001c0788bd4e0_0 .net *"_ivl_108", 0 0, L_000001c0789416a0;  1 drivers
L_000001c0788f5148 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001c0788bd120_0 .net/2u *"_ivl_110", 5 0, L_000001c0788f5148;  1 drivers
v000001c0788bc040_0 .net *"_ivl_112", 0 0, L_000001c078942640;  1 drivers
v000001c0788bb640_0 .net *"_ivl_115", 0 0, L_000001c0788be720;  1 drivers
v000001c0788bb6e0_0 .net *"_ivl_116", 47 0, L_000001c0789411a0;  1 drivers
L_000001c0788f5190 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0788bc180_0 .net *"_ivl_119", 15 0, L_000001c0788f5190;  1 drivers
L_000001c0788f4cc8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c0788bcae0_0 .net/2u *"_ivl_12", 5 0, L_000001c0788f4cc8;  1 drivers
v000001c0788bd260_0 .net *"_ivl_120", 47 0, L_000001c078941c40;  1 drivers
L_000001c0788f51d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0788bb780_0 .net *"_ivl_123", 15 0, L_000001c0788f51d8;  1 drivers
v000001c0788bbd20_0 .net *"_ivl_125", 0 0, L_000001c078941240;  1 drivers
v000001c0788bca40_0 .net *"_ivl_126", 31 0, L_000001c078942960;  1 drivers
v000001c0788bbaa0_0 .net *"_ivl_128", 47 0, L_000001c078942000;  1 drivers
v000001c0788bc0e0_0 .net *"_ivl_130", 47 0, L_000001c078942a00;  1 drivers
v000001c0788bbb40_0 .net *"_ivl_132", 47 0, L_000001c078941740;  1 drivers
v000001c0788bbc80_0 .net *"_ivl_134", 47 0, L_000001c078942780;  1 drivers
v000001c0788bbdc0_0 .net *"_ivl_14", 0 0, L_000001c0788f4b10;  1 drivers
v000001c0788bcea0_0 .net *"_ivl_140", 0 0, L_000001c0788be1e0;  1 drivers
L_000001c0788f5268 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0788bc720_0 .net/2u *"_ivl_142", 31 0, L_000001c0788f5268;  1 drivers
L_000001c0788f5340 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001c0788bcf40_0 .net/2u *"_ivl_146", 5 0, L_000001c0788f5340;  1 drivers
v000001c0788bcb80_0 .net *"_ivl_148", 0 0, L_000001c078942280;  1 drivers
L_000001c0788f5388 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001c0788bc220_0 .net/2u *"_ivl_150", 5 0, L_000001c0788f5388;  1 drivers
v000001c0788bc360_0 .net *"_ivl_152", 0 0, L_000001c0789425a0;  1 drivers
v000001c0788bc400_0 .net *"_ivl_155", 0 0, L_000001c0788be8e0;  1 drivers
L_000001c0788f53d0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001c0788bc7c0_0 .net/2u *"_ivl_156", 5 0, L_000001c0788f53d0;  1 drivers
v000001c0788bc860_0 .net *"_ivl_158", 0 0, L_000001c0789426e0;  1 drivers
L_000001c0788f4d10 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001c0788bce00_0 .net/2u *"_ivl_16", 4 0, L_000001c0788f4d10;  1 drivers
v000001c0788bc900_0 .net *"_ivl_161", 0 0, L_000001c0788bded0;  1 drivers
L_000001c0788f5418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0788bcfe0_0 .net/2u *"_ivl_162", 15 0, L_000001c0788f5418;  1 drivers
v000001c0788bd080_0 .net *"_ivl_164", 31 0, L_000001c0789428c0;  1 drivers
v000001c0788bc9a0_0 .net *"_ivl_167", 0 0, L_000001c078942aa0;  1 drivers
v000001c0788bcc20_0 .net *"_ivl_168", 15 0, L_000001c078942b40;  1 drivers
v000001c0788bd1c0_0 .net *"_ivl_170", 31 0, L_000001c078941420;  1 drivers
v000001c0788bccc0_0 .net *"_ivl_174", 31 0, L_000001c078942320;  1 drivers
L_000001c0788f5460 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0788bcd60_0 .net *"_ivl_177", 25 0, L_000001c0788f5460;  1 drivers
L_000001c0788f54a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0788f1de0_0 .net/2u *"_ivl_178", 31 0, L_000001c0788f54a8;  1 drivers
v000001c0788f1a20_0 .net *"_ivl_180", 0 0, L_000001c0789423c0;  1 drivers
L_000001c0788f54f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c0788f0d00_0 .net/2u *"_ivl_182", 5 0, L_000001c0788f54f0;  1 drivers
v000001c0788f2600_0 .net *"_ivl_184", 0 0, L_000001c078942460;  1 drivers
L_000001c0788f5538 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c0788f26a0_0 .net/2u *"_ivl_186", 5 0, L_000001c0788f5538;  1 drivers
v000001c0788f1ac0_0 .net *"_ivl_188", 0 0, L_000001c078952f40;  1 drivers
v000001c0788f1d40_0 .net *"_ivl_19", 4 0, L_000001c0788f2c70;  1 drivers
v000001c0788f1480_0 .net *"_ivl_191", 0 0, L_000001c0788becd0;  1 drivers
v000001c0788f1b60_0 .net *"_ivl_193", 0 0, L_000001c0788be5d0;  1 drivers
L_000001c0788f5580 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c0788f2740_0 .net/2u *"_ivl_194", 5 0, L_000001c0788f5580;  1 drivers
v000001c0788f2a60_0 .net *"_ivl_196", 0 0, L_000001c078954700;  1 drivers
L_000001c0788f55c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c0788f1c00_0 .net/2u *"_ivl_198", 31 0, L_000001c0788f55c8;  1 drivers
L_000001c0788f4c38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c0788f15c0_0 .net/2u *"_ivl_2", 5 0, L_000001c0788f4c38;  1 drivers
v000001c0788f0e40_0 .net *"_ivl_20", 4 0, L_000001c0788f2d10;  1 drivers
v000001c0788f1ca0_0 .net *"_ivl_200", 31 0, L_000001c0789538a0;  1 drivers
v000001c0788f27e0_0 .net *"_ivl_204", 31 0, L_000001c078952e00;  1 drivers
L_000001c0788f5610 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0788f29c0_0 .net *"_ivl_207", 25 0, L_000001c0788f5610;  1 drivers
L_000001c0788f5658 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0788f10c0_0 .net/2u *"_ivl_208", 31 0, L_000001c0788f5658;  1 drivers
v000001c0788f2b00_0 .net *"_ivl_210", 0 0, L_000001c078954200;  1 drivers
L_000001c0788f56a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c0788f2560_0 .net/2u *"_ivl_212", 5 0, L_000001c0788f56a0;  1 drivers
v000001c0788f1020_0 .net *"_ivl_214", 0 0, L_000001c078954ac0;  1 drivers
L_000001c0788f56e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c0788f1160_0 .net/2u *"_ivl_216", 5 0, L_000001c0788f56e8;  1 drivers
v000001c0788f2240_0 .net *"_ivl_218", 0 0, L_000001c0789545c0;  1 drivers
v000001c0788f2880_0 .net *"_ivl_221", 0 0, L_000001c0788be410;  1 drivers
v000001c0788f1e80_0 .net *"_ivl_223", 0 0, L_000001c0788be020;  1 drivers
L_000001c0788f5730 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c0788f1f20_0 .net/2u *"_ivl_224", 5 0, L_000001c0788f5730;  1 drivers
v000001c0788f18e0_0 .net *"_ivl_226", 0 0, L_000001c078953940;  1 drivers
v000001c0788f21a0_0 .net *"_ivl_228", 31 0, L_000001c0789539e0;  1 drivers
v000001c0788f17a0_0 .net *"_ivl_24", 0 0, L_000001c0788bebf0;  1 drivers
L_000001c0788f4d58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c0788f0ee0_0 .net/2u *"_ivl_26", 4 0, L_000001c0788f4d58;  1 drivers
v000001c0788f0f80_0 .net *"_ivl_29", 4 0, L_000001c0788f3030;  1 drivers
v000001c0788f12a0_0 .net *"_ivl_32", 0 0, L_000001c0788beb80;  1 drivers
L_000001c0788f4da0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c0788f2920_0 .net/2u *"_ivl_34", 4 0, L_000001c0788f4da0;  1 drivers
v000001c0788f0c60_0 .net *"_ivl_37", 4 0, L_000001c0788f33f0;  1 drivers
v000001c0788f1660_0 .net *"_ivl_40", 0 0, L_000001c0788bde60;  1 drivers
L_000001c0788f4de8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0788f1fc0_0 .net/2u *"_ivl_42", 15 0, L_000001c0788f4de8;  1 drivers
v000001c0788f1700_0 .net *"_ivl_45", 15 0, L_000001c078940fc0;  1 drivers
v000001c0788f1200_0 .net *"_ivl_48", 0 0, L_000001c0788be6b0;  1 drivers
v000001c0788f0da0_0 .net *"_ivl_5", 5 0, L_000001c0788f3fd0;  1 drivers
L_000001c0788f4e30 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0788f2060_0 .net/2u *"_ivl_50", 36 0, L_000001c0788f4e30;  1 drivers
L_000001c0788f4e78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0788f1340_0 .net/2u *"_ivl_52", 31 0, L_000001c0788f4e78;  1 drivers
v000001c0788f13e0_0 .net *"_ivl_55", 4 0, L_000001c078940d40;  1 drivers
v000001c0788f2100_0 .net *"_ivl_56", 36 0, L_000001c078942140;  1 drivers
v000001c0788f1520_0 .net *"_ivl_58", 36 0, L_000001c078941100;  1 drivers
v000001c0788f1840_0 .net *"_ivl_62", 0 0, L_000001c0788bec60;  1 drivers
L_000001c0788f4ec0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c0788f22e0_0 .net/2u *"_ivl_64", 5 0, L_000001c0788f4ec0;  1 drivers
v000001c0788f1980_0 .net *"_ivl_67", 5 0, L_000001c078940e80;  1 drivers
v000001c0788f2380_0 .net *"_ivl_70", 0 0, L_000001c0788be560;  1 drivers
L_000001c0788f4f08 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0788f2420_0 .net/2u *"_ivl_72", 57 0, L_000001c0788f4f08;  1 drivers
L_000001c0788f4f50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0788f24c0_0 .net/2u *"_ivl_74", 31 0, L_000001c0788f4f50;  1 drivers
v000001c0788f3710_0 .net *"_ivl_77", 25 0, L_000001c078941920;  1 drivers
v000001c0788f3ad0_0 .net *"_ivl_78", 57 0, L_000001c078941380;  1 drivers
v000001c0788f3210_0 .net *"_ivl_8", 0 0, L_000001c0788beb10;  1 drivers
v000001c0788f41b0_0 .net *"_ivl_80", 57 0, L_000001c0789414c0;  1 drivers
L_000001c0788f4f98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c0788f4570_0 .net/2u *"_ivl_84", 31 0, L_000001c0788f4f98;  1 drivers
L_000001c0788f4fe0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c0788f3d50_0 .net/2u *"_ivl_88", 5 0, L_000001c0788f4fe0;  1 drivers
v000001c0788f3490_0 .net *"_ivl_90", 0 0, L_000001c078941560;  1 drivers
L_000001c0788f5028 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c0788f3b70_0 .net/2u *"_ivl_92", 5 0, L_000001c0788f5028;  1 drivers
v000001c0788f30d0_0 .net *"_ivl_94", 0 0, L_000001c078942820;  1 drivers
v000001c0788f4a70_0 .net *"_ivl_97", 0 0, L_000001c0788bdfb0;  1 drivers
v000001c0788f3c10_0 .net *"_ivl_98", 47 0, L_000001c078941600;  1 drivers
v000001c0788f35d0_0 .net "adderResult", 31 0, L_000001c0789412e0;  1 drivers
v000001c0788f2e50_0 .net "address", 31 0, L_000001c0789421e0;  1 drivers
v000001c0788f3cb0_0 .net "clk", 0 0, L_000001c0788bed40;  alias, 1 drivers
v000001c0788f3530_0 .var "cycles_consumed", 31 0;
v000001c0788f4250_0 .net "extImm", 31 0, L_000001c078940ca0;  1 drivers
v000001c0788f3df0_0 .net "funct", 5 0, L_000001c078941060;  1 drivers
v000001c0788f4610_0 .net "hlt", 0 0, v000001c0788846c0_0;  1 drivers
v000001c0788f44d0_0 .net "imm", 15 0, L_000001c078940de0;  1 drivers
v000001c0788f42f0_0 .net "immediate", 31 0, L_000001c078953bc0;  1 drivers
v000001c0788f3170_0 .net "input_clk", 0 0, v000001c0788f4890_0;  1 drivers
v000001c0788f4390_0 .net "instruction", 31 0, L_000001c078941e20;  1 drivers
v000001c0788f47f0_0 .net "memoryReadData", 31 0, v000001c0788b23e0_0;  1 drivers
v000001c0788f3850_0 .net "nextPC", 31 0, L_000001c078941d80;  1 drivers
v000001c0788f46b0_0 .net "opcode", 5 0, L_000001c0788f4110;  1 drivers
v000001c0788f4430_0 .net "rd", 4 0, L_000001c0788f3350;  1 drivers
v000001c0788f37b0_0 .net "readData1", 31 0, L_000001c0788be800;  1 drivers
v000001c0788f2ef0_0 .net "readData1_w", 31 0, L_000001c078953800;  1 drivers
v000001c0788f2f90_0 .net "readData2", 31 0, L_000001c0788be870;  1 drivers
v000001c0788f32b0_0 .net "rs", 4 0, L_000001c0788f2db0;  1 drivers
v000001c0788f4930_0 .net "rst", 0 0, v000001c0788f3f30_0;  1 drivers
v000001c0788f38f0_0 .net "rt", 4 0, L_000001c0789417e0;  1 drivers
v000001c0788f3670_0 .net "shamt", 31 0, L_000001c078941880;  1 drivers
v000001c0788f4070_0 .net "wire_instruction", 31 0, L_000001c0788be170;  1 drivers
v000001c0788f4750_0 .net "writeData", 31 0, L_000001c078953da0;  1 drivers
v000001c0788f3e90_0 .net "zero", 0 0, L_000001c078953120;  1 drivers
L_000001c0788f3fd0 .part L_000001c078941e20, 26, 6;
L_000001c0788f4110 .functor MUXZ 6, L_000001c0788f3fd0, L_000001c0788f4c38, L_000001c0788be100, C4<>;
L_000001c0788f4b10 .cmp/eq 6, L_000001c0788f4110, L_000001c0788f4cc8;
L_000001c0788f2c70 .part L_000001c078941e20, 11, 5;
L_000001c0788f2d10 .functor MUXZ 5, L_000001c0788f2c70, L_000001c0788f4d10, L_000001c0788f4b10, C4<>;
L_000001c0788f3350 .functor MUXZ 5, L_000001c0788f2d10, L_000001c0788f4c80, L_000001c0788beb10, C4<>;
L_000001c0788f3030 .part L_000001c078941e20, 21, 5;
L_000001c0788f2db0 .functor MUXZ 5, L_000001c0788f3030, L_000001c0788f4d58, L_000001c0788bebf0, C4<>;
L_000001c0788f33f0 .part L_000001c078941e20, 16, 5;
L_000001c0789417e0 .functor MUXZ 5, L_000001c0788f33f0, L_000001c0788f4da0, L_000001c0788beb80, C4<>;
L_000001c078940fc0 .part L_000001c078941e20, 0, 16;
L_000001c078940de0 .functor MUXZ 16, L_000001c078940fc0, L_000001c0788f4de8, L_000001c0788bde60, C4<>;
L_000001c078940d40 .part L_000001c078941e20, 6, 5;
L_000001c078942140 .concat [ 5 32 0 0], L_000001c078940d40, L_000001c0788f4e78;
L_000001c078941100 .functor MUXZ 37, L_000001c078942140, L_000001c0788f4e30, L_000001c0788be6b0, C4<>;
L_000001c078941880 .part L_000001c078941100, 0, 32;
L_000001c078940e80 .part L_000001c078941e20, 0, 6;
L_000001c078941060 .functor MUXZ 6, L_000001c078940e80, L_000001c0788f4ec0, L_000001c0788bec60, C4<>;
L_000001c078941920 .part L_000001c078941e20, 0, 26;
L_000001c078941380 .concat [ 26 32 0 0], L_000001c078941920, L_000001c0788f4f50;
L_000001c0789414c0 .functor MUXZ 58, L_000001c078941380, L_000001c0788f4f08, L_000001c0788be560, C4<>;
L_000001c0789421e0 .part L_000001c0789414c0, 0, 32;
L_000001c078940f20 .arith/sum 32, v000001c0788b31a0_0, L_000001c0788f4f98;
L_000001c078941560 .cmp/eq 6, L_000001c0788f4110, L_000001c0788f4fe0;
L_000001c078942820 .cmp/eq 6, L_000001c0788f4110, L_000001c0788f5028;
L_000001c078941600 .concat [ 32 16 0 0], L_000001c0789421e0, L_000001c0788f5070;
L_000001c078941ce0 .concat [ 6 26 0 0], L_000001c0788f4110, L_000001c0788f50b8;
L_000001c0789416a0 .cmp/eq 32, L_000001c078941ce0, L_000001c0788f5100;
L_000001c078942640 .cmp/eq 6, L_000001c078941060, L_000001c0788f5148;
L_000001c0789411a0 .concat [ 32 16 0 0], L_000001c0788be800, L_000001c0788f5190;
L_000001c078941c40 .concat [ 32 16 0 0], v000001c0788b31a0_0, L_000001c0788f51d8;
L_000001c078941240 .part L_000001c078940de0, 15, 1;
LS_000001c078942960_0_0 .concat [ 1 1 1 1], L_000001c078941240, L_000001c078941240, L_000001c078941240, L_000001c078941240;
LS_000001c078942960_0_4 .concat [ 1 1 1 1], L_000001c078941240, L_000001c078941240, L_000001c078941240, L_000001c078941240;
LS_000001c078942960_0_8 .concat [ 1 1 1 1], L_000001c078941240, L_000001c078941240, L_000001c078941240, L_000001c078941240;
LS_000001c078942960_0_12 .concat [ 1 1 1 1], L_000001c078941240, L_000001c078941240, L_000001c078941240, L_000001c078941240;
LS_000001c078942960_0_16 .concat [ 1 1 1 1], L_000001c078941240, L_000001c078941240, L_000001c078941240, L_000001c078941240;
LS_000001c078942960_0_20 .concat [ 1 1 1 1], L_000001c078941240, L_000001c078941240, L_000001c078941240, L_000001c078941240;
LS_000001c078942960_0_24 .concat [ 1 1 1 1], L_000001c078941240, L_000001c078941240, L_000001c078941240, L_000001c078941240;
LS_000001c078942960_0_28 .concat [ 1 1 1 1], L_000001c078941240, L_000001c078941240, L_000001c078941240, L_000001c078941240;
LS_000001c078942960_1_0 .concat [ 4 4 4 4], LS_000001c078942960_0_0, LS_000001c078942960_0_4, LS_000001c078942960_0_8, LS_000001c078942960_0_12;
LS_000001c078942960_1_4 .concat [ 4 4 4 4], LS_000001c078942960_0_16, LS_000001c078942960_0_20, LS_000001c078942960_0_24, LS_000001c078942960_0_28;
L_000001c078942960 .concat [ 16 16 0 0], LS_000001c078942960_1_0, LS_000001c078942960_1_4;
L_000001c078942000 .concat [ 16 32 0 0], L_000001c078940de0, L_000001c078942960;
L_000001c078942a00 .arith/sum 48, L_000001c078941c40, L_000001c078942000;
L_000001c078941740 .functor MUXZ 48, L_000001c078942a00, L_000001c0789411a0, L_000001c0788be720, C4<>;
L_000001c078942780 .functor MUXZ 48, L_000001c078941740, L_000001c078941600, L_000001c0788bdfb0, C4<>;
L_000001c0789412e0 .part L_000001c078942780, 0, 32;
L_000001c078941d80 .functor MUXZ 32, L_000001c078940f20, L_000001c0789412e0, v000001c0788b3240_0, C4<>;
L_000001c078941e20 .functor MUXZ 32, L_000001c0788be170, L_000001c0788f5268, L_000001c0788be1e0, C4<>;
L_000001c078942280 .cmp/eq 6, L_000001c0788f4110, L_000001c0788f5340;
L_000001c0789425a0 .cmp/eq 6, L_000001c0788f4110, L_000001c0788f5388;
L_000001c0789426e0 .cmp/eq 6, L_000001c0788f4110, L_000001c0788f53d0;
L_000001c0789428c0 .concat [ 16 16 0 0], L_000001c078940de0, L_000001c0788f5418;
L_000001c078942aa0 .part L_000001c078940de0, 15, 1;
LS_000001c078942b40_0_0 .concat [ 1 1 1 1], L_000001c078942aa0, L_000001c078942aa0, L_000001c078942aa0, L_000001c078942aa0;
LS_000001c078942b40_0_4 .concat [ 1 1 1 1], L_000001c078942aa0, L_000001c078942aa0, L_000001c078942aa0, L_000001c078942aa0;
LS_000001c078942b40_0_8 .concat [ 1 1 1 1], L_000001c078942aa0, L_000001c078942aa0, L_000001c078942aa0, L_000001c078942aa0;
LS_000001c078942b40_0_12 .concat [ 1 1 1 1], L_000001c078942aa0, L_000001c078942aa0, L_000001c078942aa0, L_000001c078942aa0;
L_000001c078942b40 .concat [ 4 4 4 4], LS_000001c078942b40_0_0, LS_000001c078942b40_0_4, LS_000001c078942b40_0_8, LS_000001c078942b40_0_12;
L_000001c078941420 .concat [ 16 16 0 0], L_000001c078940de0, L_000001c078942b40;
L_000001c078940ca0 .functor MUXZ 32, L_000001c078941420, L_000001c0789428c0, L_000001c0788bded0, C4<>;
L_000001c078942320 .concat [ 6 26 0 0], L_000001c0788f4110, L_000001c0788f5460;
L_000001c0789423c0 .cmp/eq 32, L_000001c078942320, L_000001c0788f54a8;
L_000001c078942460 .cmp/eq 6, L_000001c078941060, L_000001c0788f54f0;
L_000001c078952f40 .cmp/eq 6, L_000001c078941060, L_000001c0788f5538;
L_000001c078954700 .cmp/eq 6, L_000001c0788f4110, L_000001c0788f5580;
L_000001c0789538a0 .functor MUXZ 32, L_000001c078940ca0, L_000001c0788f55c8, L_000001c078954700, C4<>;
L_000001c078953bc0 .functor MUXZ 32, L_000001c0789538a0, L_000001c078941880, L_000001c0788be5d0, C4<>;
L_000001c078952e00 .concat [ 6 26 0 0], L_000001c0788f4110, L_000001c0788f5610;
L_000001c078954200 .cmp/eq 32, L_000001c078952e00, L_000001c0788f5658;
L_000001c078954ac0 .cmp/eq 6, L_000001c078941060, L_000001c0788f56a0;
L_000001c0789545c0 .cmp/eq 6, L_000001c078941060, L_000001c0788f56e8;
L_000001c078953940 .cmp/eq 6, L_000001c0788f4110, L_000001c0788f5730;
L_000001c0789539e0 .functor MUXZ 32, L_000001c0788be800, v000001c0788b31a0_0, L_000001c078953940, C4<>;
L_000001c078953800 .functor MUXZ 32, L_000001c0789539e0, L_000001c0788be870, L_000001c0788be020, C4<>;
S_000001c07887c140 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001c078890df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c078878850 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c0788bdf40 .functor NOT 1, v000001c0788830e0_0, C4<0>, C4<0>, C4<0>;
v000001c078884440_0 .net *"_ivl_0", 0 0, L_000001c0788bdf40;  1 drivers
v000001c078884300_0 .net "in1", 31 0, L_000001c0788be870;  alias, 1 drivers
v000001c0788844e0_0 .net "in2", 31 0, L_000001c078953bc0;  alias, 1 drivers
v000001c0788832c0_0 .net "out", 31 0, L_000001c078953620;  alias, 1 drivers
v000001c078884580_0 .net "s", 0 0, v000001c0788830e0_0;  alias, 1 drivers
L_000001c078953620 .functor MUXZ 32, L_000001c078953bc0, L_000001c0788be870, L_000001c0788bdf40, C4<>;
S_000001c07887c2d0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001c078890df0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001c0788f0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001c0788f00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001c0788f0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001c0788f0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001c0788f0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001c0788f01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001c0788f01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c0788f0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001c0788f0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c0788f0288 .param/l "j" 0 4 12, C4<000010>;
P_000001c0788f02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001c0788f02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001c0788f0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001c0788f0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c0788f03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001c0788f03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001c0788f0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c0788f0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001c0788f0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001c0788f04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001c0788f04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001c0788f0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001c0788f0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001c0788f0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001c0788f05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c0788f0608 .param/l "xori" 0 4 8, C4<001110>;
v000001c0788839a0_0 .var "ALUOp", 3 0;
v000001c0788830e0_0 .var "ALUSrc", 0 0;
v000001c078883900_0 .var "MemReadEn", 0 0;
v000001c078883400_0 .var "MemWriteEn", 0 0;
v000001c078883ea0_0 .var "MemtoReg", 0 0;
v000001c0788841c0_0 .var "RegDst", 0 0;
v000001c078884260_0 .var "RegWriteEn", 0 0;
v000001c078884620_0 .net "funct", 5 0, L_000001c078941060;  alias, 1 drivers
v000001c0788846c0_0 .var "hlt", 0 0;
v000001c078884760_0 .net "opcode", 5 0, L_000001c0788f4110;  alias, 1 drivers
v000001c0788848a0_0 .net "rst", 0 0, v000001c0788f3f30_0;  alias, 1 drivers
E_000001c0788785d0 .event anyedge, v000001c0788848a0_0, v000001c078884760_0, v000001c078884620_0;
S_000001c078823290 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001c078890df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001c078878b90 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001c0788be170 .functor BUFZ 32, L_000001c0789419c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c078884940_0 .net "Data_Out", 31 0, L_000001c0788be170;  alias, 1 drivers
v000001c078882dc0 .array "InstMem", 2047 0, 31 0;
v000001c0788849e0_0 .net *"_ivl_0", 31 0, L_000001c0789419c0;  1 drivers
v000001c078882b40_0 .net *"_ivl_3", 10 0, L_000001c0789420a0;  1 drivers
v000001c078882be0_0 .net *"_ivl_4", 12 0, L_000001c078941a60;  1 drivers
L_000001c0788f5220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c078882e60_0 .net *"_ivl_7", 1 0, L_000001c0788f5220;  1 drivers
v000001c078882f00_0 .net "addr", 31 0, v000001c0788b31a0_0;  alias, 1 drivers
v000001c078883680_0 .var/i "i", 31 0;
L_000001c0789419c0 .array/port v000001c078882dc0, L_000001c078941a60;
L_000001c0789420a0 .part v000001c0788b31a0_0, 0, 11;
L_000001c078941a60 .concat [ 11 2 0 0], L_000001c0789420a0, L_000001c0788f5220;
S_000001c078823420 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001c078890df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001c0788be800 .functor BUFZ 32, L_000001c078941ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c0788be870 .functor BUFZ 32, L_000001c078942500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c078883220_0 .net *"_ivl_0", 31 0, L_000001c078941ec0;  1 drivers
v000001c078883360_0 .net *"_ivl_10", 6 0, L_000001c078941f60;  1 drivers
L_000001c0788f52f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c0788650c0_0 .net *"_ivl_13", 1 0, L_000001c0788f52f8;  1 drivers
v000001c078865840_0 .net *"_ivl_2", 6 0, L_000001c078941ba0;  1 drivers
L_000001c0788f52b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c0788b2ca0_0 .net *"_ivl_5", 1 0, L_000001c0788f52b0;  1 drivers
v000001c0788b2980_0 .net *"_ivl_8", 31 0, L_000001c078942500;  1 drivers
v000001c0788b25c0_0 .net "clk", 0 0, L_000001c0788bed40;  alias, 1 drivers
v000001c0788b2f20_0 .var/i "i", 31 0;
v000001c0788b2b60_0 .net "readData1", 31 0, L_000001c0788be800;  alias, 1 drivers
v000001c0788b3380_0 .net "readData2", 31 0, L_000001c0788be870;  alias, 1 drivers
v000001c0788b1d00_0 .net "readRegister1", 4 0, L_000001c0788f2db0;  alias, 1 drivers
v000001c0788b2fc0_0 .net "readRegister2", 4 0, L_000001c0789417e0;  alias, 1 drivers
v000001c0788b1e40 .array "registers", 31 0, 31 0;
v000001c0788b3060_0 .net "rst", 0 0, v000001c0788f3f30_0;  alias, 1 drivers
v000001c0788b2a20_0 .net "we", 0 0, v000001c078884260_0;  alias, 1 drivers
v000001c0788b1ee0_0 .net "writeData", 31 0, L_000001c078953da0;  alias, 1 drivers
v000001c0788b2ac0_0 .net "writeRegister", 4 0, L_000001c078941b00;  alias, 1 drivers
E_000001c078878d90/0 .event negedge, v000001c0788848a0_0;
E_000001c078878d90/1 .event posedge, v000001c0788b25c0_0;
E_000001c078878d90 .event/or E_000001c078878d90/0, E_000001c078878d90/1;
L_000001c078941ec0 .array/port v000001c0788b1e40, L_000001c078941ba0;
L_000001c078941ba0 .concat [ 5 2 0 0], L_000001c0788f2db0, L_000001c0788f52b0;
L_000001c078942500 .array/port v000001c0788b1e40, L_000001c078941f60;
L_000001c078941f60 .concat [ 5 2 0 0], L_000001c0789417e0, L_000001c0788f52f8;
S_000001c0787d29c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001c078823420;
 .timescale 0 0;
v000001c078883180_0 .var/i "i", 31 0;
S_000001c0787d2b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001c078890df0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001c078878710 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001c0788be4f0 .functor NOT 1, v000001c0788841c0_0, C4<0>, C4<0>, C4<0>;
v000001c0788b1c60_0 .net *"_ivl_0", 0 0, L_000001c0788be4f0;  1 drivers
v000001c0788b2200_0 .net "in1", 4 0, L_000001c0789417e0;  alias, 1 drivers
v000001c0788b3420_0 .net "in2", 4 0, L_000001c0788f3350;  alias, 1 drivers
v000001c0788b1760_0 .net "out", 4 0, L_000001c078941b00;  alias, 1 drivers
v000001c0788b34c0_0 .net "s", 0 0, v000001c0788841c0_0;  alias, 1 drivers
L_000001c078941b00 .functor MUXZ 5, L_000001c0788f3350, L_000001c0789417e0, L_000001c0788be4f0, C4<>;
S_000001c078821810 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001c078890df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c078878e90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c0788beaa0 .functor NOT 1, v000001c078883ea0_0, C4<0>, C4<0>, C4<0>;
v000001c0788b2480_0 .net *"_ivl_0", 0 0, L_000001c0788beaa0;  1 drivers
v000001c0788b2660_0 .net "in1", 31 0, v000001c0788b2840_0;  alias, 1 drivers
v000001c0788b2700_0 .net "in2", 31 0, v000001c0788b23e0_0;  alias, 1 drivers
v000001c0788b1800_0 .net "out", 31 0, L_000001c078953da0;  alias, 1 drivers
v000001c0788b1940_0 .net "s", 0 0, v000001c078883ea0_0;  alias, 1 drivers
L_000001c078953da0 .functor MUXZ 32, v000001c0788b23e0_0, v000001c0788b2840_0, L_000001c0788beaa0, C4<>;
S_000001c0788219a0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001c078890df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001c07880b9a0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001c07880b9d8 .param/l "AND" 0 9 12, C4<0010>;
P_000001c07880ba10 .param/l "NOR" 0 9 12, C4<0101>;
P_000001c07880ba48 .param/l "OR" 0 9 12, C4<0011>;
P_000001c07880ba80 .param/l "SGT" 0 9 12, C4<0111>;
P_000001c07880bab8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001c07880baf0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001c07880bb28 .param/l "SRL" 0 9 12, C4<1001>;
P_000001c07880bb60 .param/l "SUB" 0 9 12, C4<0001>;
P_000001c07880bb98 .param/l "XOR" 0 9 12, C4<0100>;
P_000001c07880bbd0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001c07880bc08 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001c0788f5778 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0788b2340_0 .net/2u *"_ivl_0", 31 0, L_000001c0788f5778;  1 drivers
v000001c0788b18a0_0 .net "opSel", 3 0, v000001c0788839a0_0;  alias, 1 drivers
v000001c0788b27a0_0 .net "operand1", 31 0, L_000001c078953800;  alias, 1 drivers
v000001c0788b2c00_0 .net "operand2", 31 0, L_000001c078953620;  alias, 1 drivers
v000001c0788b2840_0 .var "result", 31 0;
v000001c0788b1620_0 .net "zero", 0 0, L_000001c078953120;  alias, 1 drivers
E_000001c078878110 .event anyedge, v000001c0788839a0_0, v000001c0788b27a0_0, v000001c0788832c0_0;
L_000001c078953120 .cmp/eq 32, v000001c0788b2840_0, L_000001c0788f5778;
S_000001c07880bc50 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001c078890df0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001c0788f0650 .param/l "RType" 0 4 2, C4<000000>;
P_000001c0788f0688 .param/l "add" 0 4 5, C4<100000>;
P_000001c0788f06c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001c0788f06f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001c0788f0730 .param/l "and_" 0 4 5, C4<100100>;
P_000001c0788f0768 .param/l "andi" 0 4 8, C4<001100>;
P_000001c0788f07a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c0788f07d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001c0788f0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c0788f0848 .param/l "j" 0 4 12, C4<000010>;
P_000001c0788f0880 .param/l "jal" 0 4 12, C4<000011>;
P_000001c0788f08b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001c0788f08f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001c0788f0928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c0788f0960 .param/l "or_" 0 4 5, C4<100101>;
P_000001c0788f0998 .param/l "ori" 0 4 8, C4<001101>;
P_000001c0788f09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c0788f0a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001c0788f0a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001c0788f0a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001c0788f0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001c0788f0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001c0788f0b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001c0788f0b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001c0788f0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c0788f0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001c0788b3240_0 .var "PCsrc", 0 0;
v000001c0788b16c0_0 .net "funct", 5 0, L_000001c078941060;  alias, 1 drivers
v000001c0788b2d40_0 .net "opcode", 5 0, L_000001c0788f4110;  alias, 1 drivers
v000001c0788b19e0_0 .net "operand1", 31 0, L_000001c0788be800;  alias, 1 drivers
v000001c0788b28e0_0 .net "operand2", 31 0, L_000001c078953620;  alias, 1 drivers
v000001c0788b1f80_0 .net "rst", 0 0, v000001c0788f3f30_0;  alias, 1 drivers
E_000001c078878a10/0 .event anyedge, v000001c0788848a0_0, v000001c078884760_0, v000001c0788b2b60_0, v000001c0788832c0_0;
E_000001c078878a10/1 .event anyedge, v000001c078884620_0;
E_000001c078878a10 .event/or E_000001c078878a10/0, E_000001c078878a10/1;
S_000001c078853dd0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001c078890df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001c0788b2020 .array "DataMem", 2047 0, 31 0;
v000001c0788b2de0_0 .net "address", 31 0, v000001c0788b2840_0;  alias, 1 drivers
v000001c0788b1da0_0 .net "clock", 0 0, L_000001c0788be640;  1 drivers
v000001c0788b20c0_0 .net "data", 31 0, L_000001c0788be870;  alias, 1 drivers
v000001c0788b1a80_0 .var/i "i", 31 0;
v000001c0788b23e0_0 .var "q", 31 0;
v000001c0788b3100_0 .net "rden", 0 0, v000001c078883900_0;  alias, 1 drivers
v000001c0788b2e80_0 .net "wren", 0 0, v000001c078883400_0;  alias, 1 drivers
E_000001c078878310 .event posedge, v000001c0788b1da0_0;
S_000001c078853f60 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001c078890df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001c078878790 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001c0788b1b20_0 .net "PCin", 31 0, L_000001c078941d80;  alias, 1 drivers
v000001c0788b31a0_0 .var "PCout", 31 0;
v000001c0788b1bc0_0 .net "clk", 0 0, L_000001c0788bed40;  alias, 1 drivers
v000001c0788b2160_0 .net "rst", 0 0, v000001c0788f3f30_0;  alias, 1 drivers
    .scope S_000001c07880bc50;
T_0 ;
    %wait E_000001c078878a10;
    %load/vec4 v000001c0788b1f80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0788b3240_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c0788b2d40_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001c0788b19e0_0;
    %load/vec4 v000001c0788b28e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001c0788b2d40_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001c0788b19e0_0;
    %load/vec4 v000001c0788b28e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001c0788b2d40_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001c0788b2d40_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001c0788b2d40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001c0788b16c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001c0788b3240_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c078853f60;
T_1 ;
    %wait E_000001c078878d90;
    %load/vec4 v000001c0788b2160_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c0788b31a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c0788b1b20_0;
    %assign/vec4 v000001c0788b31a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c078823290;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c078883680_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001c078883680_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c078883680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %load/vec4 v000001c078883680_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c078883680_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c078882dc0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001c07887c2d0;
T_3 ;
    %wait E_000001c0788785d0;
    %load/vec4 v000001c0788848a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001c0788846c0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c0788830e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c078884260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c078883400_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c078883ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c078883900_0, 0;
    %assign/vec4 v000001c0788841c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001c0788846c0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001c0788839a0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001c0788830e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c078884260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c078883400_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c078883ea0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c078883900_0, 0, 1;
    %store/vec4 v000001c0788841c0_0, 0, 1;
    %load/vec4 v000001c078884760_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0788846c0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0788841c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c078884260_0, 0;
    %load/vec4 v000001c078884620_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0788830e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0788830e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c078884260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0788841c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0788830e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c078884260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0788841c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0788830e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c078884260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0788830e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c078884260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0788830e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c078884260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0788830e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c078884260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0788830e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c078883900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c078884260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0788830e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c078883ea0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c078883400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0788830e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c0788839a0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c078823420;
T_4 ;
    %wait E_000001c078878d90;
    %fork t_1, S_000001c0787d29c0;
    %jmp t_0;
    .scope S_000001c0787d29c0;
t_1 ;
    %load/vec4 v000001c0788b3060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c078883180_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001c078883180_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c078883180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c0788b1e40, 0, 4;
    %load/vec4 v000001c078883180_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c078883180_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c0788b2a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001c0788b1ee0_0;
    %load/vec4 v000001c0788b2ac0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c0788b1e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c0788b1e40, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001c078823420;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c078823420;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c0788b2f20_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001c0788b2f20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001c0788b2f20_0;
    %ix/getv/s 4, v000001c0788b2f20_0;
    %load/vec4a v000001c0788b1e40, 4;
    %ix/getv/s 4, v000001c0788b2f20_0;
    %load/vec4a v000001c0788b1e40, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001c0788b2f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c0788b2f20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001c0788219a0;
T_6 ;
    %wait E_000001c078878110;
    %load/vec4 v000001c0788b18a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c0788b2840_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001c0788b27a0_0;
    %load/vec4 v000001c0788b2c00_0;
    %add;
    %assign/vec4 v000001c0788b2840_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001c0788b27a0_0;
    %load/vec4 v000001c0788b2c00_0;
    %sub;
    %assign/vec4 v000001c0788b2840_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001c0788b27a0_0;
    %load/vec4 v000001c0788b2c00_0;
    %and;
    %assign/vec4 v000001c0788b2840_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001c0788b27a0_0;
    %load/vec4 v000001c0788b2c00_0;
    %or;
    %assign/vec4 v000001c0788b2840_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001c0788b27a0_0;
    %load/vec4 v000001c0788b2c00_0;
    %xor;
    %assign/vec4 v000001c0788b2840_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001c0788b27a0_0;
    %load/vec4 v000001c0788b2c00_0;
    %or;
    %inv;
    %assign/vec4 v000001c0788b2840_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001c0788b27a0_0;
    %load/vec4 v000001c0788b2c00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001c0788b2840_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001c0788b2c00_0;
    %load/vec4 v000001c0788b27a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001c0788b2840_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001c0788b27a0_0;
    %ix/getv 4, v000001c0788b2c00_0;
    %shiftl 4;
    %assign/vec4 v000001c0788b2840_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001c0788b27a0_0;
    %ix/getv 4, v000001c0788b2c00_0;
    %shiftr 4;
    %assign/vec4 v000001c0788b2840_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c078853dd0;
T_7 ;
    %wait E_000001c078878310;
    %load/vec4 v000001c0788b3100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c0788b2de0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001c0788b2020, 4;
    %assign/vec4 v000001c0788b23e0_0, 0;
T_7.0 ;
    %load/vec4 v000001c0788b2e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001c0788b20c0_0;
    %ix/getv 3, v000001c0788b2de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c0788b2020, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c078853dd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c0788b1a80_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001c0788b1a80_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c0788b1a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c0788b2020, 0, 4;
    %load/vec4 v000001c0788b1a80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c0788b1a80_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c0788b2020, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001c078853dd0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c0788b1a80_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001c0788b1a80_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001c0788b1a80_0;
    %load/vec4a v000001c0788b2020, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001c0788b1a80_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001c0788b1a80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c0788b1a80_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001c078890df0;
T_10 ;
    %wait E_000001c078878d90;
    %load/vec4 v000001c0788f4930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c0788f3530_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c0788f3530_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c0788f3530_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c07887be20;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0788f4890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0788f3f30_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001c07887be20;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001c0788f4890_0;
    %inv;
    %assign/vec4 v000001c0788f4890_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c07887be20;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0788f3f30_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0788f3f30_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000001c0788f3a30_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
