$date
	Tue Aug 19 12:11:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_seq_detect_mealy $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " din $end
$var wire 1 # rst $end
$var reg 2 $ current_state [1:0] $end
$var reg 2 % next_state [1:0] $end
$var reg 1 & y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
b0 %
bx $
1#
0"
0!
$end
#5
0&
b0 $
1!
#10
0!
0#
#15
1!
#20
b1 %
0!
1"
#25
b10 %
b1 $
1!
#30
0!
#35
b10 $
1!
#40
b11 %
0!
0"
#45
b0 %
b11 $
1!
#50
1&
b10 %
0!
1"
#55
0&
b10 $
1!
#60
0!
#65
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
b11 %
0!
0"
#105
b0 %
b11 $
1!
#110
1&
b10 %
0!
1"
#115
0&
b10 $
1!
#120
0!
#125
1!
#130
0!
#135
1!
#140
b11 %
0!
0"
#145
b0 %
b11 $
1!
#150
1&
b10 %
0!
1"
#155
0&
b10 $
1!
#160
0!
#165
1!
#170
b11 %
0!
0"
#175
b0 %
b11 $
1!
#180
1&
b10 %
0!
1"
#185
0&
b10 $
1!
#190
0!
#195
1!
#200
0!
#205
1!
#210
b11 %
0!
0"
#215
b0 %
b11 $
1!
#220
1&
b10 %
0!
1"
#225
0&
b10 $
1!
#230
0!
#235
1!
#240
0!
