[%General]
%3Csource%3E=C:/Users/alans/Documents/GitHub/eg2000/src/T80/T80_Reg.vhd
%3Cfilename%3E=C:/Users/alans/Documents/GitHub/eg2000/newrtl/t80_reg.v
%3Cclass%3E=100
%3Cbasename%3E=T80_Reg
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk, cen, weh, wel, addra, addrb, addrc, dih, dil, doah, doal, dobh, dobl, doch, docl, dor, dirset, dir
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
addra\category=117
addra\port=1
addra\alias=AddrA
addra\type\Subtype\mark1=ieee::std_logic_vector
addra\type\Subtype\mark2=ieee::std_logic_vector
addra\type\Subtype\constraint\0\Range\dir=false
addra\type\Subtype\constraint\0\Range\left\Constant\value=2
addra\type\Subtype\constraint\0\Range\left\Constant\units=
addra\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
addra\type\Subtype\constraint\0\Range\right\Constant\value=0
addra\type\Subtype\constraint\0\Range\right\Constant\units=
addra\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
addrb\category=117
addrb\port=1
addrb\alias=AddrB
addrb\type\Subtype\mark1=ieee::std_logic_vector
addrb\type\Subtype\mark2=ieee::std_logic_vector
addrb\type\Subtype\constraint\0\Range\dir=false
addrb\type\Subtype\constraint\0\Range\left\Constant\value=2
addrb\type\Subtype\constraint\0\Range\left\Constant\units=
addrb\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
addrb\type\Subtype\constraint\0\Range\right\Constant\value=0
addrb\type\Subtype\constraint\0\Range\right\Constant\units=
addrb\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
addrc\category=117
addrc\port=1
addrc\alias=AddrC
addrc\type\Subtype\mark1=ieee::std_logic_vector
addrc\type\Subtype\mark2=ieee::std_logic_vector
addrc\type\Subtype\constraint\0\Range\dir=false
addrc\type\Subtype\constraint\0\Range\left\Constant\value=2
addrc\type\Subtype\constraint\0\Range\left\Constant\units=
addrc\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
addrc\type\Subtype\constraint\0\Range\right\Constant\value=0
addrc\type\Subtype\constraint\0\Range\right\Constant\units=
addrc\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
cen\category=117
cen\port=1
cen\alias=CEN
cen\type\Subtype\mark1=ieee::std_logic
cen\type\Subtype\mark2=ieee::std_logic
clk\category=117
clk\port=1
clk\alias=Clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
dih\category=117
dih\port=1
dih\alias=DIH
dih\type\Subtype\mark1=ieee::std_logic_vector
dih\type\Subtype\mark2=ieee::std_logic_vector
dih\type\Subtype\constraint\0\Range\dir=false
dih\type\Subtype\constraint\0\Range\left\Constant\value=7
dih\type\Subtype\constraint\0\Range\left\Constant\units=
dih\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dih\type\Subtype\constraint\0\Range\right\Constant\value=0
dih\type\Subtype\constraint\0\Range\right\Constant\units=
dih\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dil\category=117
dil\port=1
dil\alias=DIL
dil\type\Subtype\mark1=ieee::std_logic_vector
dil\type\Subtype\mark2=ieee::std_logic_vector
dil\type\Subtype\constraint\0\Range\dir=false
dil\type\Subtype\constraint\0\Range\left\Constant\value=7
dil\type\Subtype\constraint\0\Range\left\Constant\units=
dil\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dil\type\Subtype\constraint\0\Range\right\Constant\value=0
dil\type\Subtype\constraint\0\Range\right\Constant\units=
dil\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dir\category=117
dir\port=1
dir\alias=DIR
dir\type\Subtype\mark1=ieee::std_logic_vector
dir\type\Subtype\mark2=ieee::std_logic_vector
dir\type\Subtype\constraint\0\Range\dir=false
dir\type\Subtype\constraint\0\Range\left\Constant\value=127
dir\type\Subtype\constraint\0\Range\left\Constant\units=
dir\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dir\type\Subtype\constraint\0\Range\right\Constant\value=0
dir\type\Subtype\constraint\0\Range\right\Constant\units=
dir\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dirset\category=117
dirset\port=1
dirset\alias=DIRSet
dirset\type\Subtype\mark1=ieee::std_logic
dirset\type\Subtype\mark2=ieee::std_logic
doah\category=117
doah\port=2
doah\alias=DOAH
doah\type\Subtype\mark1=ieee::std_logic_vector
doah\type\Subtype\mark2=ieee::std_logic_vector
doah\type\Subtype\constraint\0\Range\dir=false
doah\type\Subtype\constraint\0\Range\left\Constant\value=7
doah\type\Subtype\constraint\0\Range\left\Constant\units=
doah\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
doah\type\Subtype\constraint\0\Range\right\Constant\value=0
doah\type\Subtype\constraint\0\Range\right\Constant\units=
doah\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
doal\category=117
doal\port=2
doal\alias=DOAL
doal\type\Subtype\mark1=ieee::std_logic_vector
doal\type\Subtype\mark2=ieee::std_logic_vector
doal\type\Subtype\constraint\0\Range\dir=false
doal\type\Subtype\constraint\0\Range\left\Constant\value=7
doal\type\Subtype\constraint\0\Range\left\Constant\units=
doal\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
doal\type\Subtype\constraint\0\Range\right\Constant\value=0
doal\type\Subtype\constraint\0\Range\right\Constant\units=
doal\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dobh\category=117
dobh\port=2
dobh\alias=DOBH
dobh\type\Subtype\mark1=ieee::std_logic_vector
dobh\type\Subtype\mark2=ieee::std_logic_vector
dobh\type\Subtype\constraint\0\Range\dir=false
dobh\type\Subtype\constraint\0\Range\left\Constant\value=7
dobh\type\Subtype\constraint\0\Range\left\Constant\units=
dobh\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dobh\type\Subtype\constraint\0\Range\right\Constant\value=0
dobh\type\Subtype\constraint\0\Range\right\Constant\units=
dobh\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dobl\category=117
dobl\port=2
dobl\alias=DOBL
dobl\type\Subtype\mark1=ieee::std_logic_vector
dobl\type\Subtype\mark2=ieee::std_logic_vector
dobl\type\Subtype\constraint\0\Range\dir=false
dobl\type\Subtype\constraint\0\Range\left\Constant\value=7
dobl\type\Subtype\constraint\0\Range\left\Constant\units=
dobl\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dobl\type\Subtype\constraint\0\Range\right\Constant\value=0
dobl\type\Subtype\constraint\0\Range\right\Constant\units=
dobl\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
doch\category=117
doch\port=2
doch\alias=DOCH
doch\type\Subtype\mark1=ieee::std_logic_vector
doch\type\Subtype\mark2=ieee::std_logic_vector
doch\type\Subtype\constraint\0\Range\dir=false
doch\type\Subtype\constraint\0\Range\left\Constant\value=7
doch\type\Subtype\constraint\0\Range\left\Constant\units=
doch\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
doch\type\Subtype\constraint\0\Range\right\Constant\value=0
doch\type\Subtype\constraint\0\Range\right\Constant\units=
doch\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
docl\category=117
docl\port=2
docl\alias=DOCL
docl\type\Subtype\mark1=ieee::std_logic_vector
docl\type\Subtype\mark2=ieee::std_logic_vector
docl\type\Subtype\constraint\0\Range\dir=false
docl\type\Subtype\constraint\0\Range\left\Constant\value=7
docl\type\Subtype\constraint\0\Range\left\Constant\units=
docl\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
docl\type\Subtype\constraint\0\Range\right\Constant\value=0
docl\type\Subtype\constraint\0\Range\right\Constant\units=
docl\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dor\category=117
dor\port=2
dor\alias=DOR
dor\type\Subtype\mark1=ieee::std_logic_vector
dor\type\Subtype\mark2=ieee::std_logic_vector
dor\type\Subtype\constraint\0\Range\dir=false
dor\type\Subtype\constraint\0\Range\left\Constant\value=127
dor\type\Subtype\constraint\0\Range\left\Constant\units=
dor\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dor\type\Subtype\constraint\0\Range\right\Constant\value=0
dor\type\Subtype\constraint\0\Range\right\Constant\units=
dor\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
register_image\category=119
register_image\port=0
register_image\alias=Register_Image
register_image\type\Type\entry=t80_reg::register_image
register_image\type\Type\tclass=301
register_image\type\Type\name=
register_image\type\Type\subtype\Subtype\mark1=ieee::std_logic_vector
register_image\type\Type\subtype\Subtype\mark2=ieee::std_logic_vector
register_image\type\Type\subtype\Subtype\constraint\0\Range\dir=false
register_image\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\value=7
register_image\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\units=
register_image\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\typeClass=304
register_image\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\value=0
register_image\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\units=
register_image\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\typeClass=304
register_image\type\Type\values=natural
regsh\category=117
regsh\port=0
regsh\alias=RegsH
regsh\type\Subtype\mark1=t80_reg::register_image
regsh\type\Subtype\mark2=t80_reg::register_image
regsh\type\Subtype\constraint\0\Range\dir=true
regsh\type\Subtype\constraint\0\Range\left\Constant\value=0
regsh\type\Subtype\constraint\0\Range\left\Constant\units=
regsh\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
regsh\type\Subtype\constraint\0\Range\right\Constant\value=7
regsh\type\Subtype\constraint\0\Range\right\Constant\units=
regsh\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
regsl\category=117
regsl\port=0
regsl\alias=RegsL
regsl\type\Subtype\mark1=t80_reg::register_image
regsl\type\Subtype\mark2=t80_reg::register_image
regsl\type\Subtype\constraint\0\Range\dir=true
regsl\type\Subtype\constraint\0\Range\left\Constant\value=0
regsl\type\Subtype\constraint\0\Range\left\Constant\units=
regsl\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
regsl\type\Subtype\constraint\0\Range\right\Constant\value=7
regsl\type\Subtype\constraint\0\Range\right\Constant\units=
regsl\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rtl\category=101
rtl\port=0
rtl\alias=rtl
t80_reg\category=100
t80_reg\port=0
t80_reg\alias=T80_Reg
weh\category=117
weh\port=1
weh\alias=WEH
weh\type\Subtype\mark1=ieee::std_logic
weh\type\Subtype\mark2=ieee::std_logic
wel\category=117
wel\port=1
wel\alias=WEL
wel\type\Subtype\mark1=ieee::std_logic
wel\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
