
Prova_BMS_FREERTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010b84  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006fc  08010e28  08010e28  00011e28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011524  08011524  00012524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801152c  0801152c  0001252c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08011530  08011530  00012530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  08011534  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004edc  240001dc  08011710  000131dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240050b8  08011710  000140b8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000131dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00026ad3  00000000  00000000  0001320a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004b35  00000000  00000000  00039cdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ce8  00000000  00000000  0003e818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001654  00000000  00000000  00040500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000072fb  00000000  00000000  00041b54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00027348  00000000  00000000  00048e4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00177481  00000000  00000000  00070197  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001e7618  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008ca4  00000000  00000000  001e765c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000070  00000000  00000000  001f0300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001dc 	.word	0x240001dc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08010e0c 	.word	0x08010e0c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e0 	.word	0x240001e0
 80002dc:	08010e0c 	.word	0x08010e0c

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr
	...

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_drsub>:
 80003b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	e002      	b.n	80003bc <__adddf3>
 80003b6:	bf00      	nop

080003b8 <__aeabi_dsub>:
 80003b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003bc <__adddf3>:
 80003bc:	b530      	push	{r4, r5, lr}
 80003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003c6:	ea94 0f05 	teq	r4, r5
 80003ca:	bf08      	it	eq
 80003cc:	ea90 0f02 	teqeq	r0, r2
 80003d0:	bf1f      	itttt	ne
 80003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e2:	f000 80e2 	beq.w	80005aa <__adddf3+0x1ee>
 80003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ee:	bfb8      	it	lt
 80003f0:	426d      	neglt	r5, r5
 80003f2:	dd0c      	ble.n	800040e <__adddf3+0x52>
 80003f4:	442c      	add	r4, r5
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	ea82 0000 	eor.w	r0, r2, r0
 8000402:	ea83 0101 	eor.w	r1, r3, r1
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	2d36      	cmp	r5, #54	@ 0x36
 8000410:	bf88      	it	hi
 8000412:	bd30      	pophi	{r4, r5, pc}
 8000414:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800041c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000424:	d002      	beq.n	800042c <__adddf3+0x70>
 8000426:	4240      	negs	r0, r0
 8000428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800042c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x84>
 800043a:	4252      	negs	r2, r2
 800043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000440:	ea94 0f05 	teq	r4, r5
 8000444:	f000 80a7 	beq.w	8000596 <__adddf3+0x1da>
 8000448:	f1a4 0401 	sub.w	r4, r4, #1
 800044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000450:	db0d      	blt.n	800046e <__adddf3+0xb2>
 8000452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000456:	fa22 f205 	lsr.w	r2, r2, r5
 800045a:	1880      	adds	r0, r0, r2
 800045c:	f141 0100 	adc.w	r1, r1, #0
 8000460:	fa03 f20e 	lsl.w	r2, r3, lr
 8000464:	1880      	adds	r0, r0, r2
 8000466:	fa43 f305 	asr.w	r3, r3, r5
 800046a:	4159      	adcs	r1, r3
 800046c:	e00e      	b.n	800048c <__adddf3+0xd0>
 800046e:	f1a5 0520 	sub.w	r5, r5, #32
 8000472:	f10e 0e20 	add.w	lr, lr, #32
 8000476:	2a01      	cmp	r2, #1
 8000478:	fa03 fc0e 	lsl.w	ip, r3, lr
 800047c:	bf28      	it	cs
 800047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000482:	fa43 f305 	asr.w	r3, r3, r5
 8000486:	18c0      	adds	r0, r0, r3
 8000488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800048c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000490:	d507      	bpl.n	80004a2 <__adddf3+0xe6>
 8000492:	f04f 0e00 	mov.w	lr, #0
 8000496:	f1dc 0c00 	rsbs	ip, ip, #0
 800049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800049e:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004a6:	d31b      	bcc.n	80004e0 <__adddf3+0x124>
 80004a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004ac:	d30c      	bcc.n	80004c8 <__adddf3+0x10c>
 80004ae:	0849      	lsrs	r1, r1, #1
 80004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004b8:	f104 0401 	add.w	r4, r4, #1
 80004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004c4:	f080 809a 	bcs.w	80005fc <__adddf3+0x240>
 80004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004cc:	bf08      	it	eq
 80004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d2:	f150 0000 	adcs.w	r0, r0, #0
 80004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004da:	ea41 0105 	orr.w	r1, r1, r5
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e4:	4140      	adcs	r0, r0
 80004e6:	eb41 0101 	adc.w	r1, r1, r1
 80004ea:	3c01      	subs	r4, #1
 80004ec:	bf28      	it	cs
 80004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004f2:	d2e9      	bcs.n	80004c8 <__adddf3+0x10c>
 80004f4:	f091 0f00 	teq	r1, #0
 80004f8:	bf04      	itt	eq
 80004fa:	4601      	moveq	r1, r0
 80004fc:	2000      	moveq	r0, #0
 80004fe:	fab1 f381 	clz	r3, r1
 8000502:	bf08      	it	eq
 8000504:	3320      	addeq	r3, #32
 8000506:	f1a3 030b 	sub.w	r3, r3, #11
 800050a:	f1b3 0220 	subs.w	r2, r3, #32
 800050e:	da0c      	bge.n	800052a <__adddf3+0x16e>
 8000510:	320c      	adds	r2, #12
 8000512:	dd08      	ble.n	8000526 <__adddf3+0x16a>
 8000514:	f102 0c14 	add.w	ip, r2, #20
 8000518:	f1c2 020c 	rsb	r2, r2, #12
 800051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000520:	fa21 f102 	lsr.w	r1, r1, r2
 8000524:	e00c      	b.n	8000540 <__adddf3+0x184>
 8000526:	f102 0214 	add.w	r2, r2, #20
 800052a:	bfd8      	it	le
 800052c:	f1c2 0c20 	rsble	ip, r2, #32
 8000530:	fa01 f102 	lsl.w	r1, r1, r2
 8000534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000538:	bfdc      	itt	le
 800053a:	ea41 010c 	orrle.w	r1, r1, ip
 800053e:	4090      	lslle	r0, r2
 8000540:	1ae4      	subs	r4, r4, r3
 8000542:	bfa2      	ittt	ge
 8000544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000548:	4329      	orrge	r1, r5
 800054a:	bd30      	popge	{r4, r5, pc}
 800054c:	ea6f 0404 	mvn.w	r4, r4
 8000550:	3c1f      	subs	r4, #31
 8000552:	da1c      	bge.n	800058e <__adddf3+0x1d2>
 8000554:	340c      	adds	r4, #12
 8000556:	dc0e      	bgt.n	8000576 <__adddf3+0x1ba>
 8000558:	f104 0414 	add.w	r4, r4, #20
 800055c:	f1c4 0220 	rsb	r2, r4, #32
 8000560:	fa20 f004 	lsr.w	r0, r0, r4
 8000564:	fa01 f302 	lsl.w	r3, r1, r2
 8000568:	ea40 0003 	orr.w	r0, r0, r3
 800056c:	fa21 f304 	lsr.w	r3, r1, r4
 8000570:	ea45 0103 	orr.w	r1, r5, r3
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f1c4 040c 	rsb	r4, r4, #12
 800057a:	f1c4 0220 	rsb	r2, r4, #32
 800057e:	fa20 f002 	lsr.w	r0, r0, r2
 8000582:	fa01 f304 	lsl.w	r3, r1, r4
 8000586:	ea40 0003 	orr.w	r0, r0, r3
 800058a:	4629      	mov	r1, r5
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	fa21 f004 	lsr.w	r0, r1, r4
 8000592:	4629      	mov	r1, r5
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	f094 0f00 	teq	r4, #0
 800059a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800059e:	bf06      	itte	eq
 80005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005a4:	3401      	addeq	r4, #1
 80005a6:	3d01      	subne	r5, #1
 80005a8:	e74e      	b.n	8000448 <__adddf3+0x8c>
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf18      	it	ne
 80005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b4:	d029      	beq.n	800060a <__adddf3+0x24e>
 80005b6:	ea94 0f05 	teq	r4, r5
 80005ba:	bf08      	it	eq
 80005bc:	ea90 0f02 	teqeq	r0, r2
 80005c0:	d005      	beq.n	80005ce <__adddf3+0x212>
 80005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005c6:	bf04      	itt	eq
 80005c8:	4619      	moveq	r1, r3
 80005ca:	4610      	moveq	r0, r2
 80005cc:	bd30      	pop	{r4, r5, pc}
 80005ce:	ea91 0f03 	teq	r1, r3
 80005d2:	bf1e      	ittt	ne
 80005d4:	2100      	movne	r1, #0
 80005d6:	2000      	movne	r0, #0
 80005d8:	bd30      	popne	{r4, r5, pc}
 80005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005de:	d105      	bne.n	80005ec <__adddf3+0x230>
 80005e0:	0040      	lsls	r0, r0, #1
 80005e2:	4149      	adcs	r1, r1
 80005e4:	bf28      	it	cs
 80005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ea:	bd30      	pop	{r4, r5, pc}
 80005ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005f0:	bf3c      	itt	cc
 80005f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005f6:	bd30      	popcc	{r4, r5, pc}
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000600:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000604:	f04f 0000 	mov.w	r0, #0
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800060e:	bf1a      	itte	ne
 8000610:	4619      	movne	r1, r3
 8000612:	4610      	movne	r0, r2
 8000614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000618:	bf1c      	itt	ne
 800061a:	460b      	movne	r3, r1
 800061c:	4602      	movne	r2, r0
 800061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000622:	bf06      	itte	eq
 8000624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000628:	ea91 0f03 	teqeq	r1, r3
 800062c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	bf00      	nop

08000634 <__aeabi_ui2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f04f 0500 	mov.w	r5, #0
 800064c:	f04f 0100 	mov.w	r1, #0
 8000650:	e750      	b.n	80004f4 <__adddf3+0x138>
 8000652:	bf00      	nop

08000654 <__aeabi_i2d>:
 8000654:	f090 0f00 	teq	r0, #0
 8000658:	bf04      	itt	eq
 800065a:	2100      	moveq	r1, #0
 800065c:	4770      	bxeq	lr
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000664:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000668:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800066c:	bf48      	it	mi
 800066e:	4240      	negmi	r0, r0
 8000670:	f04f 0100 	mov.w	r1, #0
 8000674:	e73e      	b.n	80004f4 <__adddf3+0x138>
 8000676:	bf00      	nop

08000678 <__aeabi_f2d>:
 8000678:	0042      	lsls	r2, r0, #1
 800067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000686:	bf1f      	itttt	ne
 8000688:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800068c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000690:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000694:	4770      	bxne	lr
 8000696:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800069a:	bf08      	it	eq
 800069c:	4770      	bxeq	lr
 800069e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006a2:	bf04      	itt	eq
 80006a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	e71c      	b.n	80004f4 <__adddf3+0x138>
 80006ba:	bf00      	nop

080006bc <__aeabi_ul2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f04f 0500 	mov.w	r5, #0
 80006ca:	e00a      	b.n	80006e2 <__aeabi_l2d+0x16>

080006cc <__aeabi_l2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006da:	d502      	bpl.n	80006e2 <__aeabi_l2d+0x16>
 80006dc:	4240      	negs	r0, r0
 80006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ee:	f43f aed8 	beq.w	80004a2 <__adddf3+0xe6>
 80006f2:	f04f 0203 	mov.w	r2, #3
 80006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fa:	bf18      	it	ne
 80006fc:	3203      	addne	r2, #3
 80006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000702:	bf18      	it	ne
 8000704:	3203      	addne	r2, #3
 8000706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070a:	f1c2 0320 	rsb	r3, r2, #32
 800070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000712:	fa20 f002 	lsr.w	r0, r0, r2
 8000716:	fa01 fe03 	lsl.w	lr, r1, r3
 800071a:	ea40 000e 	orr.w	r0, r0, lr
 800071e:	fa21 f102 	lsr.w	r1, r1, r2
 8000722:	4414      	add	r4, r2
 8000724:	e6bd      	b.n	80004a2 <__adddf3+0xe6>
 8000726:	bf00      	nop

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9c0 	b.w	8000ac0 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	468e      	mov	lr, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	4688      	mov	r8, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d962      	bls.n	80008a4 <__udivmoddi4+0xdc>
 80007de:	fab2 f682 	clz	r6, r2
 80007e2:	b14e      	cbz	r6, 80007f8 <__udivmoddi4+0x30>
 80007e4:	f1c6 0320 	rsb	r3, r6, #32
 80007e8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	40b7      	lsls	r7, r6
 80007f2:	ea43 0808 	orr.w	r8, r3, r8
 80007f6:	40b4      	lsls	r4, r6
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	fa1f fc87 	uxth.w	ip, r7
 8000800:	fbb8 f1fe 	udiv	r1, r8, lr
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	fb0e 8811 	mls	r8, lr, r1, r8
 800080a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080e:	fb01 f20c 	mul.w	r2, r1, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d909      	bls.n	800082a <__udivmoddi4+0x62>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f101 30ff 	add.w	r0, r1, #4294967295
 800081c:	f080 80ea 	bcs.w	80009f4 <__udivmoddi4+0x22c>
 8000820:	429a      	cmp	r2, r3
 8000822:	f240 80e7 	bls.w	80009f4 <__udivmoddi4+0x22c>
 8000826:	3902      	subs	r1, #2
 8000828:	443b      	add	r3, r7
 800082a:	1a9a      	subs	r2, r3, r2
 800082c:	b2a3      	uxth	r3, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb00 fc0c 	mul.w	ip, r0, ip
 800083e:	459c      	cmp	ip, r3
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x8e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f100 32ff 	add.w	r2, r0, #4294967295
 8000848:	f080 80d6 	bcs.w	80009f8 <__udivmoddi4+0x230>
 800084c:	459c      	cmp	ip, r3
 800084e:	f240 80d3 	bls.w	80009f8 <__udivmoddi4+0x230>
 8000852:	443b      	add	r3, r7
 8000854:	3802      	subs	r0, #2
 8000856:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085a:	eba3 030c 	sub.w	r3, r3, ip
 800085e:	2100      	movs	r1, #0
 8000860:	b11d      	cbz	r5, 800086a <__udivmoddi4+0xa2>
 8000862:	40f3      	lsrs	r3, r6
 8000864:	2200      	movs	r2, #0
 8000866:	e9c5 3200 	strd	r3, r2, [r5]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d905      	bls.n	800087e <__udivmoddi4+0xb6>
 8000872:	b10d      	cbz	r5, 8000878 <__udivmoddi4+0xb0>
 8000874:	e9c5 0100 	strd	r0, r1, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	4608      	mov	r0, r1
 800087c:	e7f5      	b.n	800086a <__udivmoddi4+0xa2>
 800087e:	fab3 f183 	clz	r1, r3
 8000882:	2900      	cmp	r1, #0
 8000884:	d146      	bne.n	8000914 <__udivmoddi4+0x14c>
 8000886:	4573      	cmp	r3, lr
 8000888:	d302      	bcc.n	8000890 <__udivmoddi4+0xc8>
 800088a:	4282      	cmp	r2, r0
 800088c:	f200 8105 	bhi.w	8000a9a <__udivmoddi4+0x2d2>
 8000890:	1a84      	subs	r4, r0, r2
 8000892:	eb6e 0203 	sbc.w	r2, lr, r3
 8000896:	2001      	movs	r0, #1
 8000898:	4690      	mov	r8, r2
 800089a:	2d00      	cmp	r5, #0
 800089c:	d0e5      	beq.n	800086a <__udivmoddi4+0xa2>
 800089e:	e9c5 4800 	strd	r4, r8, [r5]
 80008a2:	e7e2      	b.n	800086a <__udivmoddi4+0xa2>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	f000 8090 	beq.w	80009ca <__udivmoddi4+0x202>
 80008aa:	fab2 f682 	clz	r6, r2
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	f040 80a4 	bne.w	80009fc <__udivmoddi4+0x234>
 80008b4:	1a8a      	subs	r2, r1, r2
 80008b6:	0c03      	lsrs	r3, r0, #16
 80008b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008bc:	b280      	uxth	r0, r0
 80008be:	b2bc      	uxth	r4, r7
 80008c0:	2101      	movs	r1, #1
 80008c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb04 f20c 	mul.w	r2, r4, ip
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x11e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008dc:	d202      	bcs.n	80008e4 <__udivmoddi4+0x11c>
 80008de:	429a      	cmp	r2, r3
 80008e0:	f200 80e0 	bhi.w	8000aa4 <__udivmoddi4+0x2dc>
 80008e4:	46c4      	mov	ip, r8
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80008f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f4:	fb02 f404 	mul.w	r4, r2, r4
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d907      	bls.n	800090c <__udivmoddi4+0x144>
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x142>
 8000904:	429c      	cmp	r4, r3
 8000906:	f200 80ca 	bhi.w	8000a9e <__udivmoddi4+0x2d6>
 800090a:	4602      	mov	r2, r0
 800090c:	1b1b      	subs	r3, r3, r4
 800090e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000912:	e7a5      	b.n	8000860 <__udivmoddi4+0x98>
 8000914:	f1c1 0620 	rsb	r6, r1, #32
 8000918:	408b      	lsls	r3, r1
 800091a:	fa22 f706 	lsr.w	r7, r2, r6
 800091e:	431f      	orrs	r7, r3
 8000920:	fa0e f401 	lsl.w	r4, lr, r1
 8000924:	fa20 f306 	lsr.w	r3, r0, r6
 8000928:	fa2e fe06 	lsr.w	lr, lr, r6
 800092c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000930:	4323      	orrs	r3, r4
 8000932:	fa00 f801 	lsl.w	r8, r0, r1
 8000936:	fa1f fc87 	uxth.w	ip, r7
 800093a:	fbbe f0f9 	udiv	r0, lr, r9
 800093e:	0c1c      	lsrs	r4, r3, #16
 8000940:	fb09 ee10 	mls	lr, r9, r0, lr
 8000944:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000948:	fb00 fe0c 	mul.w	lr, r0, ip
 800094c:	45a6      	cmp	lr, r4
 800094e:	fa02 f201 	lsl.w	r2, r2, r1
 8000952:	d909      	bls.n	8000968 <__udivmoddi4+0x1a0>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f100 3aff 	add.w	sl, r0, #4294967295
 800095a:	f080 809c 	bcs.w	8000a96 <__udivmoddi4+0x2ce>
 800095e:	45a6      	cmp	lr, r4
 8000960:	f240 8099 	bls.w	8000a96 <__udivmoddi4+0x2ce>
 8000964:	3802      	subs	r0, #2
 8000966:	443c      	add	r4, r7
 8000968:	eba4 040e 	sub.w	r4, r4, lr
 800096c:	fa1f fe83 	uxth.w	lr, r3
 8000970:	fbb4 f3f9 	udiv	r3, r4, r9
 8000974:	fb09 4413 	mls	r4, r9, r3, r4
 8000978:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800097c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000980:	45a4      	cmp	ip, r4
 8000982:	d908      	bls.n	8000996 <__udivmoddi4+0x1ce>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f103 3eff 	add.w	lr, r3, #4294967295
 800098a:	f080 8082 	bcs.w	8000a92 <__udivmoddi4+0x2ca>
 800098e:	45a4      	cmp	ip, r4
 8000990:	d97f      	bls.n	8000a92 <__udivmoddi4+0x2ca>
 8000992:	3b02      	subs	r3, #2
 8000994:	443c      	add	r4, r7
 8000996:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800099a:	eba4 040c 	sub.w	r4, r4, ip
 800099e:	fba0 ec02 	umull	lr, ip, r0, r2
 80009a2:	4564      	cmp	r4, ip
 80009a4:	4673      	mov	r3, lr
 80009a6:	46e1      	mov	r9, ip
 80009a8:	d362      	bcc.n	8000a70 <__udivmoddi4+0x2a8>
 80009aa:	d05f      	beq.n	8000a6c <__udivmoddi4+0x2a4>
 80009ac:	b15d      	cbz	r5, 80009c6 <__udivmoddi4+0x1fe>
 80009ae:	ebb8 0203 	subs.w	r2, r8, r3
 80009b2:	eb64 0409 	sbc.w	r4, r4, r9
 80009b6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ba:	fa22 f301 	lsr.w	r3, r2, r1
 80009be:	431e      	orrs	r6, r3
 80009c0:	40cc      	lsrs	r4, r1
 80009c2:	e9c5 6400 	strd	r6, r4, [r5]
 80009c6:	2100      	movs	r1, #0
 80009c8:	e74f      	b.n	800086a <__udivmoddi4+0xa2>
 80009ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ce:	0c01      	lsrs	r1, r0, #16
 80009d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009d4:	b280      	uxth	r0, r0
 80009d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009da:	463b      	mov	r3, r7
 80009dc:	4638      	mov	r0, r7
 80009de:	463c      	mov	r4, r7
 80009e0:	46b8      	mov	r8, r7
 80009e2:	46be      	mov	lr, r7
 80009e4:	2620      	movs	r6, #32
 80009e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ea:	eba2 0208 	sub.w	r2, r2, r8
 80009ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009f2:	e766      	b.n	80008c2 <__udivmoddi4+0xfa>
 80009f4:	4601      	mov	r1, r0
 80009f6:	e718      	b.n	800082a <__udivmoddi4+0x62>
 80009f8:	4610      	mov	r0, r2
 80009fa:	e72c      	b.n	8000856 <__udivmoddi4+0x8e>
 80009fc:	f1c6 0220 	rsb	r2, r6, #32
 8000a00:	fa2e f302 	lsr.w	r3, lr, r2
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	40b1      	lsls	r1, r6
 8000a08:	fa20 f202 	lsr.w	r2, r0, r2
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	430a      	orrs	r2, r1
 8000a12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a16:	b2bc      	uxth	r4, r7
 8000a18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a1c:	0c11      	lsrs	r1, r2, #16
 8000a1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a22:	fb08 f904 	mul.w	r9, r8, r4
 8000a26:	40b0      	lsls	r0, r6
 8000a28:	4589      	cmp	r9, r1
 8000a2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2e:	b280      	uxth	r0, r0
 8000a30:	d93e      	bls.n	8000ab0 <__udivmoddi4+0x2e8>
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a38:	d201      	bcs.n	8000a3e <__udivmoddi4+0x276>
 8000a3a:	4589      	cmp	r9, r1
 8000a3c:	d81f      	bhi.n	8000a7e <__udivmoddi4+0x2b6>
 8000a3e:	eba1 0109 	sub.w	r1, r1, r9
 8000a42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a46:	fb09 f804 	mul.w	r8, r9, r4
 8000a4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a4e:	b292      	uxth	r2, r2
 8000a50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a54:	4542      	cmp	r2, r8
 8000a56:	d229      	bcs.n	8000aac <__udivmoddi4+0x2e4>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5e:	d2c4      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a60:	4542      	cmp	r2, r8
 8000a62:	d2c2      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a64:	f1a9 0102 	sub.w	r1, r9, #2
 8000a68:	443a      	add	r2, r7
 8000a6a:	e7be      	b.n	80009ea <__udivmoddi4+0x222>
 8000a6c:	45f0      	cmp	r8, lr
 8000a6e:	d29d      	bcs.n	80009ac <__udivmoddi4+0x1e4>
 8000a70:	ebbe 0302 	subs.w	r3, lr, r2
 8000a74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a78:	3801      	subs	r0, #1
 8000a7a:	46e1      	mov	r9, ip
 8000a7c:	e796      	b.n	80009ac <__udivmoddi4+0x1e4>
 8000a7e:	eba7 0909 	sub.w	r9, r7, r9
 8000a82:	4449      	add	r1, r9
 8000a84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8c:	fb09 f804 	mul.w	r8, r9, r4
 8000a90:	e7db      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a92:	4673      	mov	r3, lr
 8000a94:	e77f      	b.n	8000996 <__udivmoddi4+0x1ce>
 8000a96:	4650      	mov	r0, sl
 8000a98:	e766      	b.n	8000968 <__udivmoddi4+0x1a0>
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e6fd      	b.n	800089a <__udivmoddi4+0xd2>
 8000a9e:	443b      	add	r3, r7
 8000aa0:	3a02      	subs	r2, #2
 8000aa2:	e733      	b.n	800090c <__udivmoddi4+0x144>
 8000aa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa8:	443b      	add	r3, r7
 8000aaa:	e71c      	b.n	80008e6 <__udivmoddi4+0x11e>
 8000aac:	4649      	mov	r1, r9
 8000aae:	e79c      	b.n	80009ea <__udivmoddi4+0x222>
 8000ab0:	eba1 0109 	sub.w	r1, r1, r9
 8000ab4:	46c4      	mov	ip, r8
 8000ab6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aba:	fb09 f804 	mul.w	r8, r9, r4
 8000abe:	e7c4      	b.n	8000a4a <__udivmoddi4+0x282>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <debugprint>:
			xSemaphoreTake(UARTSemHandle, osWaitForever);
		   }
}


void debugprint(const char *msg){
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_IT(&huart3, (uint8_t*)msg, strlen(msg));
 8000acc:	6878      	ldr	r0, [r7, #4]
 8000ace:	f7ff fc67 	bl	80003a0 <strlen>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	b29b      	uxth	r3, r3
 8000ad6:	461a      	mov	r2, r3
 8000ad8:	6879      	ldr	r1, [r7, #4]
 8000ada:	4807      	ldr	r0, [pc, #28]	@ (8000af8 <debugprint+0x34>)
 8000adc:	f006 fae8 	bl	80070b0 <HAL_UART_Transmit_IT>
	xSemaphoreTake(UARTSemHandle, portMAX_DELAY);
 8000ae0:	4b06      	ldr	r3, [pc, #24]	@ (8000afc <debugprint+0x38>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f009 fe79 	bl	800a7e0 <xQueueSemaphoreTake>
}
 8000aee:	bf00      	nop
 8000af0:	3708      	adds	r7, #8
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	24000460 	.word	0x24000460
 8000afc:	24000204 	.word	0x24000204

08000b00 <MainTask>:
  }
}
*/

void MainTask(void *argument)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b092      	sub	sp, #72	@ 0x48
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
		QueueSetMemberHandle_t xHandle;

		uint8_t incremento;
		char carattere;
		char stringa[50]={0};
 8000b08:	f107 030c 	add.w	r3, r7, #12
 8000b0c:	2232      	movs	r2, #50	@ 0x32
 8000b0e:	2100      	movs	r1, #0
 8000b10:	4618      	mov	r0, r3
 8000b12:	f00c fe06 	bl	800d722 <memset>
		uint8_t i=0;
 8000b16:	2300      	movs	r3, #0
 8000b18:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  for (;;)
  {
	  xHandle = xQueueSelectFromSet( Settomain, pdMS_TO_TICKS(1) );
 8000b1c:	4b2e      	ldr	r3, [pc, #184]	@ (8000bd8 <MainTask+0xd8>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	2101      	movs	r1, #1
 8000b22:	4618      	mov	r0, r3
 8000b24:	f00a f8e8 	bl	800acf8 <xQueueSelectFromSet>
 8000b28:	6438      	str	r0, [r7, #64]	@ 0x40
	  if( xHandle == ( QueueSetMemberHandle_t ) Queuemisuretomain )
 8000b2a:	4b2c      	ldr	r3, [pc, #176]	@ (8000bdc <MainTask+0xdc>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000b30:	429a      	cmp	r2, r3
 8000b32:	d114      	bne.n	8000b5e <MainTask+0x5e>
	       {
	          xQueueReceive( Queuemisuretomain,(void *)&incremento, 0 );
 8000b34:	4b29      	ldr	r3, [pc, #164]	@ (8000bdc <MainTask+0xdc>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	f107 013f 	add.w	r1, r7, #63	@ 0x3f
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f009 fdac 	bl	800a69c <xQueueReceive>

	          if ((incremento%2)==1){
 8000b44:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000b48:	f003 0301 	and.w	r3, r3, #1
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d002      	beq.n	8000b58 <MainTask+0x58>
	        	  ledredon();
 8000b52:	f000 facd 	bl	80010f0 <ledredon>
 8000b56:	e7e1      	b.n	8000b1c <MainTask+0x1c>
	          }
	          else  ledredoff();
 8000b58:	f000 fab2 	bl	80010c0 <ledredoff>
 8000b5c:	e7de      	b.n	8000b1c <MainTask+0x1c>

	       }
	       else if( xHandle == ( QueueSetMemberHandle_t ) Queueuarttomain )
 8000b5e:	4b20      	ldr	r3, [pc, #128]	@ (8000be0 <MainTask+0xe0>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000b64:	429a      	cmp	r2, r3
 8000b66:	d1d9      	bne.n	8000b1c <MainTask+0x1c>
	       {

	    	   xQueueReceive(Queueuarttomain,(void *) &carattere, 0 );
 8000b68:	4b1d      	ldr	r3, [pc, #116]	@ (8000be0 <MainTask+0xe0>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	f107 013e 	add.w	r1, r7, #62	@ 0x3e
 8000b70:	2200      	movs	r2, #0
 8000b72:	4618      	mov	r0, r3
 8000b74:	f009 fd92 	bl	800a69c <xQueueReceive>

	    	   	    if(carattere != '\n' && carattere != '\r')
 8000b78:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8000b7c:	2b0a      	cmp	r3, #10
 8000b7e:	d011      	beq.n	8000ba4 <MainTask+0xa4>
 8000b80:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8000b84:	2b0d      	cmp	r3, #13
 8000b86:	d00d      	beq.n	8000ba4 <MainTask+0xa4>
	    	   	    {
	    	   	    	stringa[i] = carattere;
 8000b88:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b8c:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8000b90:	3348      	adds	r3, #72	@ 0x48
 8000b92:	443b      	add	r3, r7
 8000b94:	f803 2c3c 	strb.w	r2, [r3, #-60]
	    	   	    	i++;
 8000b98:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000ba2:	e017      	b.n	8000bd4 <MainTask+0xd4>
	    	   	    }
	    	   	    else
	    	   	    {
	    	   			// Aggiungi il carattere nullo per terminare la stringa
	    	   			stringa[i] = '\0';
 8000ba4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ba8:	3348      	adds	r3, #72	@ 0x48
 8000baa:	443b      	add	r3, r7
 8000bac:	2200      	movs	r2, #0
 8000bae:	f803 2c3c 	strb.w	r2, [r3, #-60]
	    	   		 // Confronta la stringa ricevuta con "ciao"
	    	   	    	 if(strcmp(stringa, "ciao") == 0) {
 8000bb2:	f107 030c 	add.w	r3, r7, #12
 8000bb6:	490b      	ldr	r1, [pc, #44]	@ (8000be4 <MainTask+0xe4>)
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f7ff fb91 	bl	80002e0 <strcmp>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d102      	bne.n	8000bca <MainTask+0xca>
	    	   	    		ledyellowon(); // Accendi il LED
 8000bc4:	f000 faa0 	bl	8001108 <ledyellowon>
 8000bc8:	e001      	b.n	8000bce <MainTask+0xce>
	    	   	    	} else {
	    	   				ledyellowoff();
 8000bca:	f000 fa85 	bl	80010d8 <ledyellowoff>
	    	   			 }

	    	   		 // Resetta l'indice per la prossima stringa
	    	   	    	i = 0;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	  xHandle = xQueueSelectFromSet( Settomain, pdMS_TO_TICKS(1) );
 8000bd4:	e7a2      	b.n	8000b1c <MainTask+0x1c>
 8000bd6:	bf00      	nop
 8000bd8:	2400021c 	.word	0x2400021c
 8000bdc:	24000208 	.word	0x24000208
 8000be0:	24000210 	.word	0x24000210
 8000be4:	08010e28 	.word	0x08010e28

08000be8 <TaskCalcoloSOC>:
  }
}
*/

void TaskCalcoloSOC(void *argument)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
	static uint8_t dato=0;
	BaseType_t xreturn;

  for (;;)
  {
	  if (xQueueReceive(QueuemisuretoSOC, &incremento, portMAX_DELAY) == pdPASS)
 8000bf0:	4b18      	ldr	r3, [pc, #96]	@ (8000c54 <TaskCalcoloSOC+0x6c>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f107 010b 	add.w	r1, r7, #11
 8000bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f009 fd4d 	bl	800a69c <xQueueReceive>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b01      	cmp	r3, #1
 8000c06:	d1f3      	bne.n	8000bf0 <TaskCalcoloSOC+0x8>
	          {
	              dato += incremento;
 8000c08:	4b13      	ldr	r3, [pc, #76]	@ (8000c58 <TaskCalcoloSOC+0x70>)
 8000c0a:	781a      	ldrb	r2, [r3, #0]
 8000c0c:	7afb      	ldrb	r3, [r7, #11]
 8000c0e:	4413      	add	r3, r2
 8000c10:	b2da      	uxtb	r2, r3
 8000c12:	4b11      	ldr	r3, [pc, #68]	@ (8000c58 <TaskCalcoloSOC+0x70>)
 8000c14:	701a      	strb	r2, [r3, #0]
	              i++;
 8000c16:	4b11      	ldr	r3, [pc, #68]	@ (8000c5c <TaskCalcoloSOC+0x74>)
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	b2da      	uxtb	r2, r3
 8000c1e:	4b0f      	ldr	r3, [pc, #60]	@ (8000c5c <TaskCalcoloSOC+0x74>)
 8000c20:	701a      	strb	r2, [r3, #0]

	              if (i >= 8)
 8000c22:	4b0e      	ldr	r3, [pc, #56]	@ (8000c5c <TaskCalcoloSOC+0x74>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	2b07      	cmp	r3, #7
 8000c28:	d9e2      	bls.n	8000bf0 <TaskCalcoloSOC+0x8>
	              {
	                  xreturn = xQueueSend(QueueSOCtocom, &dato, 0);
 8000c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c60 <TaskCalcoloSOC+0x78>)
 8000c2c:	6818      	ldr	r0, [r3, #0]
 8000c2e:	2300      	movs	r3, #0
 8000c30:	2200      	movs	r2, #0
 8000c32:	4909      	ldr	r1, [pc, #36]	@ (8000c58 <TaskCalcoloSOC+0x70>)
 8000c34:	f009 fbf8 	bl	800a428 <xQueueGenericSend>
 8000c38:	60f8      	str	r0, [r7, #12]
	                  if (xreturn != pdTRUE)
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d002      	beq.n	8000c46 <TaskCalcoloSOC+0x5e>
	                  {
	                      debugprint("non scrive nella coda da SOC a com\r\n");
 8000c40:	4808      	ldr	r0, [pc, #32]	@ (8000c64 <TaskCalcoloSOC+0x7c>)
 8000c42:	f7ff ff3f 	bl	8000ac4 <debugprint>
	                  }
	                  dato = 0;
 8000c46:	4b04      	ldr	r3, [pc, #16]	@ (8000c58 <TaskCalcoloSOC+0x70>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	701a      	strb	r2, [r3, #0]
	                  i = 0;
 8000c4c:	4b03      	ldr	r3, [pc, #12]	@ (8000c5c <TaskCalcoloSOC+0x74>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	701a      	strb	r2, [r3, #0]
	  if (xQueueReceive(QueuemisuretoSOC, &incremento, portMAX_DELAY) == pdPASS)
 8000c52:	e7cd      	b.n	8000bf0 <TaskCalcoloSOC+0x8>
 8000c54:	24000218 	.word	0x24000218
 8000c58:	240001f8 	.word	0x240001f8
 8000c5c:	240001f9 	.word	0x240001f9
 8000c60:	24000214 	.word	0x24000214
 8000c64:	08010e30 	.word	0x08010e30

08000c68 <TaskComunicazione>:

  }
}
*/
void TaskComunicazione(void *argument)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b090      	sub	sp, #64	@ 0x40
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
	uint8_t sommabuffer;
	QueueSetMemberHandle_t xHandle;
	char uart_buf[50];
  for (;;)
  {
	  xHandle = xQueueSelectFromSet( Settocom, pdMS_TO_TICKS(1) );
 8000c70:	4b1e      	ldr	r3, [pc, #120]	@ (8000cec <TaskComunicazione+0x84>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	2101      	movs	r1, #1
 8000c76:	4618      	mov	r0, r3
 8000c78:	f00a f83e 	bl	800acf8 <xQueueSelectFromSet>
 8000c7c:	63f8      	str	r0, [r7, #60]	@ 0x3c

	  if( xHandle == ( QueueSetMemberHandle_t ) Queuemisuretocom )
 8000c7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf0 <TaskComunicazione+0x88>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d115      	bne.n	8000cb4 <TaskComunicazione+0x4c>
	       {
	          xQueueReceive( Queuemisuretocom, &incremento, 0 );
 8000c88:	4b19      	ldr	r3, [pc, #100]	@ (8000cf0 <TaskComunicazione+0x88>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f107 013b 	add.w	r1, r7, #59	@ 0x3b
 8000c90:	2200      	movs	r2, #0
 8000c92:	4618      	mov	r0, r3
 8000c94:	f009 fd02 	bl	800a69c <xQueueReceive>
	          snprintf(uart_buf, sizeof(uart_buf), "incremento = %d \r\n",incremento);
 8000c98:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000c9c:	f107 0008 	add.w	r0, r7, #8
 8000ca0:	4a14      	ldr	r2, [pc, #80]	@ (8000cf4 <TaskComunicazione+0x8c>)
 8000ca2:	2132      	movs	r1, #50	@ 0x32
 8000ca4:	f00c fca2 	bl	800d5ec <sniprintf>
	          debugprint(uart_buf);
 8000ca8:	f107 0308 	add.w	r3, r7, #8
 8000cac:	4618      	mov	r0, r3
 8000cae:	f7ff ff09 	bl	8000ac4 <debugprint>
 8000cb2:	e7dd      	b.n	8000c70 <TaskComunicazione+0x8>
	       }
	       else if( xHandle == ( QueueSetMemberHandle_t ) QueueSOCtocom )
 8000cb4:	4b10      	ldr	r3, [pc, #64]	@ (8000cf8 <TaskComunicazione+0x90>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000cba:	429a      	cmp	r2, r3
 8000cbc:	d1d8      	bne.n	8000c70 <TaskComunicazione+0x8>
	       {
	          xQueueReceive(QueueSOCtocom, &sommabuffer, 0 );
 8000cbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf8 <TaskComunicazione+0x90>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f107 013a 	add.w	r1, r7, #58	@ 0x3a
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f009 fce7 	bl	800a69c <xQueueReceive>
	          snprintf(uart_buf, sizeof(uart_buf), "la somma del buffer Ã¨ = %d \r\n",sommabuffer);
 8000cce:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000cd2:	f107 0008 	add.w	r0, r7, #8
 8000cd6:	4a09      	ldr	r2, [pc, #36]	@ (8000cfc <TaskComunicazione+0x94>)
 8000cd8:	2132      	movs	r1, #50	@ 0x32
 8000cda:	f00c fc87 	bl	800d5ec <sniprintf>
	          debugprint(uart_buf);
 8000cde:	f107 0308 	add.w	r3, r7, #8
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f7ff feee 	bl	8000ac4 <debugprint>
	  xHandle = xQueueSelectFromSet( Settocom, pdMS_TO_TICKS(1) );
 8000ce8:	e7c2      	b.n	8000c70 <TaskComunicazione+0x8>
 8000cea:	bf00      	nop
 8000cec:	24000220 	.word	0x24000220
 8000cf0:	2400020c 	.word	0x2400020c
 8000cf4:	08010e58 	.word	0x08010e58
 8000cf8:	24000214 	.word	0x24000214
 8000cfc:	08010e6c 	.word	0x08010e6c

08000d00 <TaskMisure>:
  }
}*/


void TaskMisure(void *argument)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b086      	sub	sp, #24
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
	TickType_t xLastExecutionTime = xTaskGetTickCount();
 8000d08:	f00a fb2e 	bl	800b368 <xTaskGetTickCount>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	613b      	str	r3, [r7, #16]
	uint8_t numero=0;
 8000d10:	2300      	movs	r3, #0
 8000d12:	73fb      	strb	r3, [r7, #15]
	BaseType_t xreturn;

	for (;;){
		if(numero==16){
 8000d14:	7bfb      	ldrb	r3, [r7, #15]
 8000d16:	2b10      	cmp	r3, #16
 8000d18:	d101      	bne.n	8000d1e <TaskMisure+0x1e>
			numero=0;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	73fb      	strb	r3, [r7, #15]
		}
		numero=numero+1;
 8000d1e:	7bfb      	ldrb	r3, [r7, #15]
 8000d20:	3301      	adds	r3, #1
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	73fb      	strb	r3, [r7, #15]

		xreturn = xQueueSend( Queuemisuretomain, &numero, 0 );
 8000d26:	4b1a      	ldr	r3, [pc, #104]	@ (8000d90 <TaskMisure+0x90>)
 8000d28:	6818      	ldr	r0, [r3, #0]
 8000d2a:	f107 010f 	add.w	r1, r7, #15
 8000d2e:	2300      	movs	r3, #0
 8000d30:	2200      	movs	r2, #0
 8000d32:	f009 fb79 	bl	800a428 <xQueueGenericSend>
 8000d36:	6178      	str	r0, [r7, #20]
		if (xreturn!=pdTRUE){
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	2b01      	cmp	r3, #1
 8000d3c:	d002      	beq.n	8000d44 <TaskMisure+0x44>
			debugprint("non scrive nella coda da misure a main");
 8000d3e:	4815      	ldr	r0, [pc, #84]	@ (8000d94 <TaskMisure+0x94>)
 8000d40:	f7ff fec0 	bl	8000ac4 <debugprint>
		}
		xreturn = xQueueSend( Queuemisuretocom, &numero,0 );
 8000d44:	4b14      	ldr	r3, [pc, #80]	@ (8000d98 <TaskMisure+0x98>)
 8000d46:	6818      	ldr	r0, [r3, #0]
 8000d48:	f107 010f 	add.w	r1, r7, #15
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	2200      	movs	r2, #0
 8000d50:	f009 fb6a 	bl	800a428 <xQueueGenericSend>
 8000d54:	6178      	str	r0, [r7, #20]
		if (xreturn!=pdTRUE){
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	2b01      	cmp	r3, #1
 8000d5a:	d002      	beq.n	8000d62 <TaskMisure+0x62>
			debugprint("non scrive nella coda da misure a com\n\r");
 8000d5c:	480f      	ldr	r0, [pc, #60]	@ (8000d9c <TaskMisure+0x9c>)
 8000d5e:	f7ff feb1 	bl	8000ac4 <debugprint>
		}
		xreturn = xQueueSend( QueuemisuretoSOC, &numero,0 );
 8000d62:	4b0f      	ldr	r3, [pc, #60]	@ (8000da0 <TaskMisure+0xa0>)
 8000d64:	6818      	ldr	r0, [r3, #0]
 8000d66:	f107 010f 	add.w	r1, r7, #15
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	f009 fb5b 	bl	800a428 <xQueueGenericSend>
 8000d72:	6178      	str	r0, [r7, #20]
				if (xreturn!=pdTRUE){
 8000d74:	697b      	ldr	r3, [r7, #20]
 8000d76:	2b01      	cmp	r3, #1
 8000d78:	d002      	beq.n	8000d80 <TaskMisure+0x80>
					debugprint("non scrive nella coda da misure a SOC\n\r");
 8000d7a:	480a      	ldr	r0, [pc, #40]	@ (8000da4 <TaskMisure+0xa4>)
 8000d7c:	f7ff fea2 	bl	8000ac4 <debugprint>
				}

		vTaskDelayUntil(&xLastExecutionTime, pdMS_TO_TICKS(1000));
 8000d80:	f107 0310 	add.w	r3, r7, #16
 8000d84:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f00a f97d 	bl	800b088 <vTaskDelayUntil>
		if(numero==16){
 8000d8e:	e7c1      	b.n	8000d14 <TaskMisure+0x14>
 8000d90:	24000208 	.word	0x24000208
 8000d94:	08010e8c 	.word	0x08010e8c
 8000d98:	2400020c 	.word	0x2400020c
 8000d9c:	08010eb4 	.word	0x08010eb4
 8000da0:	24000218 	.word	0x24000218
 8000da4:	08010edc 	.word	0x08010edc

08000da8 <StartTasks>:
static uint8_t uartbuffer;
extern UART_HandleTypeDef huart3;
BaseType_t xreturn;

void StartTasks(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af02      	add	r7, sp, #8
	xreturn=xTaskCreate(MainTask, "MainTask",128, NULL, 25, NULL);
 8000dae:	2300      	movs	r3, #0
 8000db0:	9301      	str	r3, [sp, #4]
 8000db2:	2319      	movs	r3, #25
 8000db4:	9300      	str	r3, [sp, #0]
 8000db6:	2300      	movs	r3, #0
 8000db8:	2280      	movs	r2, #128	@ 0x80
 8000dba:	497b      	ldr	r1, [pc, #492]	@ (8000fa8 <StartTasks+0x200>)
 8000dbc:	487b      	ldr	r0, [pc, #492]	@ (8000fac <StartTasks+0x204>)
 8000dbe:	f00a f818 	bl	800adf2 <xTaskCreate>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	4a7a      	ldr	r2, [pc, #488]	@ (8000fb0 <StartTasks+0x208>)
 8000dc6:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8000dc8:	4b79      	ldr	r3, [pc, #484]	@ (8000fb0 <StartTasks+0x208>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	d002      	beq.n	8000dd6 <StartTasks+0x2e>
		debugprint("Task1 non creato correttamente\r\n");
 8000dd0:	4878      	ldr	r0, [pc, #480]	@ (8000fb4 <StartTasks+0x20c>)
 8000dd2:	f7ff fe77 	bl	8000ac4 <debugprint>
	}
	xreturn=xTaskCreate(TaskMisure, "TaskMisure",1024 , NULL, 26, NULL);
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	9301      	str	r3, [sp, #4]
 8000dda:	231a      	movs	r3, #26
 8000ddc:	9300      	str	r3, [sp, #0]
 8000dde:	2300      	movs	r3, #0
 8000de0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000de4:	4974      	ldr	r1, [pc, #464]	@ (8000fb8 <StartTasks+0x210>)
 8000de6:	4875      	ldr	r0, [pc, #468]	@ (8000fbc <StartTasks+0x214>)
 8000de8:	f00a f803 	bl	800adf2 <xTaskCreate>
 8000dec:	4603      	mov	r3, r0
 8000dee:	4a70      	ldr	r2, [pc, #448]	@ (8000fb0 <StartTasks+0x208>)
 8000df0:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8000df2:	4b6f      	ldr	r3, [pc, #444]	@ (8000fb0 <StartTasks+0x208>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d002      	beq.n	8000e00 <StartTasks+0x58>
		debugprint("Task2 non creato correttamente\r\n");
 8000dfa:	4871      	ldr	r0, [pc, #452]	@ (8000fc0 <StartTasks+0x218>)
 8000dfc:	f7ff fe62 	bl	8000ac4 <debugprint>
	}
	xreturn=xTaskCreate(TaskComunicazione, "TaskComunicazione",512, NULL, 24, NULL);
 8000e00:	2300      	movs	r3, #0
 8000e02:	9301      	str	r3, [sp, #4]
 8000e04:	2318      	movs	r3, #24
 8000e06:	9300      	str	r3, [sp, #0]
 8000e08:	2300      	movs	r3, #0
 8000e0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e0e:	496d      	ldr	r1, [pc, #436]	@ (8000fc4 <StartTasks+0x21c>)
 8000e10:	486d      	ldr	r0, [pc, #436]	@ (8000fc8 <StartTasks+0x220>)
 8000e12:	f009 ffee 	bl	800adf2 <xTaskCreate>
 8000e16:	4603      	mov	r3, r0
 8000e18:	4a65      	ldr	r2, [pc, #404]	@ (8000fb0 <StartTasks+0x208>)
 8000e1a:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8000e1c:	4b64      	ldr	r3, [pc, #400]	@ (8000fb0 <StartTasks+0x208>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d002      	beq.n	8000e2a <StartTasks+0x82>
		debugprint("Task3 non creato correttamente\r\n");
 8000e24:	4869      	ldr	r0, [pc, #420]	@ (8000fcc <StartTasks+0x224>)
 8000e26:	f7ff fe4d 	bl	8000ac4 <debugprint>
	}
	xreturn = xTaskCreate(TaskCalcoloSOC, "TaskCalcoloSOC",512, NULL, 23, NULL);
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	9301      	str	r3, [sp, #4]
 8000e2e:	2317      	movs	r3, #23
 8000e30:	9300      	str	r3, [sp, #0]
 8000e32:	2300      	movs	r3, #0
 8000e34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e38:	4965      	ldr	r1, [pc, #404]	@ (8000fd0 <StartTasks+0x228>)
 8000e3a:	4866      	ldr	r0, [pc, #408]	@ (8000fd4 <StartTasks+0x22c>)
 8000e3c:	f009 ffd9 	bl	800adf2 <xTaskCreate>
 8000e40:	4603      	mov	r3, r0
 8000e42:	4a5b      	ldr	r2, [pc, #364]	@ (8000fb0 <StartTasks+0x208>)
 8000e44:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8000e46:	4b5a      	ldr	r3, [pc, #360]	@ (8000fb0 <StartTasks+0x208>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d002      	beq.n	8000e54 <StartTasks+0xac>
		debugprint("Task4 non creato correttamente\r\n");
 8000e4e:	4862      	ldr	r0, [pc, #392]	@ (8000fd8 <StartTasks+0x230>)
 8000e50:	f7ff fe38 	bl	8000ac4 <debugprint>
	}

	//Creo i semafori per le interrupt
	SPITXSemHandle = xSemaphoreCreateBinary();
 8000e54:	2203      	movs	r2, #3
 8000e56:	2100      	movs	r1, #0
 8000e58:	2001      	movs	r0, #1
 8000e5a:	f009 fa92 	bl	800a382 <xQueueGenericCreate>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	4a5e      	ldr	r2, [pc, #376]	@ (8000fdc <StartTasks+0x234>)
 8000e62:	6013      	str	r3, [r2, #0]
	SPIRXSemHandle = xSemaphoreCreateBinary();
 8000e64:	2203      	movs	r2, #3
 8000e66:	2100      	movs	r1, #0
 8000e68:	2001      	movs	r0, #1
 8000e6a:	f009 fa8a 	bl	800a382 <xQueueGenericCreate>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	4a5b      	ldr	r2, [pc, #364]	@ (8000fe0 <StartTasks+0x238>)
 8000e72:	6013      	str	r3, [r2, #0]
	UARTSemHandle = xSemaphoreCreateBinary();
 8000e74:	2203      	movs	r2, #3
 8000e76:	2100      	movs	r1, #0
 8000e78:	2001      	movs	r0, #1
 8000e7a:	f009 fa82 	bl	800a382 <xQueueGenericCreate>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	4a58      	ldr	r2, [pc, #352]	@ (8000fe4 <StartTasks+0x23c>)
 8000e82:	6013      	str	r3, [r2, #0]

	BuffertoSOC = xStreamBufferCreate(24*sizeof(Batteria),8*sizeof(Batteria));
*/

	//creati per provare il progetto
	Queuemisuretomain = xQueueCreate(8,sizeof(uint8_t));
 8000e84:	2200      	movs	r2, #0
 8000e86:	2101      	movs	r1, #1
 8000e88:	2008      	movs	r0, #8
 8000e8a:	f009 fa7a 	bl	800a382 <xQueueGenericCreate>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	4a55      	ldr	r2, [pc, #340]	@ (8000fe8 <StartTasks+0x240>)
 8000e92:	6013      	str	r3, [r2, #0]
	Queuemisuretocom = xQueueCreate(8,sizeof(uint8_t));
 8000e94:	2200      	movs	r2, #0
 8000e96:	2101      	movs	r1, #1
 8000e98:	2008      	movs	r0, #8
 8000e9a:	f009 fa72 	bl	800a382 <xQueueGenericCreate>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	4a52      	ldr	r2, [pc, #328]	@ (8000fec <StartTasks+0x244>)
 8000ea2:	6013      	str	r3, [r2, #0]
	Queueuarttomain = xQueueCreate(2,sizeof(uint8_t));
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	2101      	movs	r1, #1
 8000ea8:	2002      	movs	r0, #2
 8000eaa:	f009 fa6a 	bl	800a382 <xQueueGenericCreate>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	4a4f      	ldr	r2, [pc, #316]	@ (8000ff0 <StartTasks+0x248>)
 8000eb2:	6013      	str	r3, [r2, #0]
	QueueSOCtocom = xQueueCreate(8,sizeof(uint8_t));
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	2101      	movs	r1, #1
 8000eb8:	2008      	movs	r0, #8
 8000eba:	f009 fa62 	bl	800a382 <xQueueGenericCreate>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	4a4c      	ldr	r2, [pc, #304]	@ (8000ff4 <StartTasks+0x24c>)
 8000ec2:	6013      	str	r3, [r2, #0]

	QueuemisuretoSOC = xQueueCreate(8,sizeof(uint8_t));
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	2101      	movs	r1, #1
 8000ec8:	2008      	movs	r0, #8
 8000eca:	f009 fa5a 	bl	800a382 <xQueueGenericCreate>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	4a49      	ldr	r2, [pc, #292]	@ (8000ff8 <StartTasks+0x250>)
 8000ed2:	6013      	str	r3, [r2, #0]
//	BuffertoSOC = xStreamBufferCreate(24*sizeof(uint8_t),sizeof(uint8_t));

    Settocom = xQueueCreateSet( 8 + 8 );
 8000ed4:	2010      	movs	r0, #16
 8000ed6:	f009 fedf 	bl	800ac98 <xQueueCreateSet>
 8000eda:	4603      	mov	r3, r0
 8000edc:	4a47      	ldr	r2, [pc, #284]	@ (8000ffc <StartTasks+0x254>)
 8000ede:	6013      	str	r3, [r2, #0]
	if (Settocom == NULL) {
 8000ee0:	4b46      	ldr	r3, [pc, #280]	@ (8000ffc <StartTasks+0x254>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d102      	bne.n	8000eee <StartTasks+0x146>
		debugprint("Errore creazione Settocom\n");
 8000ee8:	4845      	ldr	r0, [pc, #276]	@ (8001000 <StartTasks+0x258>)
 8000eea:	f7ff fdeb 	bl	8000ac4 <debugprint>
	}
    Settomain = xQueueCreateSet( 8 + 2 );
 8000eee:	200a      	movs	r0, #10
 8000ef0:	f009 fed2 	bl	800ac98 <xQueueCreateSet>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	4a43      	ldr	r2, [pc, #268]	@ (8001004 <StartTasks+0x25c>)
 8000ef8:	6013      	str	r3, [r2, #0]
	if (Settomain == NULL) {
 8000efa:	4b42      	ldr	r3, [pc, #264]	@ (8001004 <StartTasks+0x25c>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d102      	bne.n	8000f08 <StartTasks+0x160>
		debugprint("Errore creazione Settomain\n");
 8000f02:	4841      	ldr	r0, [pc, #260]	@ (8001008 <StartTasks+0x260>)
 8000f04:	f7ff fdde 	bl	8000ac4 <debugprint>
	}

	xreturn = xQueueAddToSet( Queuemisuretocom, Settocom );
 8000f08:	4b38      	ldr	r3, [pc, #224]	@ (8000fec <StartTasks+0x244>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a3b      	ldr	r2, [pc, #236]	@ (8000ffc <StartTasks+0x254>)
 8000f0e:	6812      	ldr	r2, [r2, #0]
 8000f10:	4611      	mov	r1, r2
 8000f12:	4618      	mov	r0, r3
 8000f14:	f009 fecf 	bl	800acb6 <xQueueAddToSet>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	4a25      	ldr	r2, [pc, #148]	@ (8000fb0 <StartTasks+0x208>)
 8000f1c:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8000f1e:	4b24      	ldr	r3, [pc, #144]	@ (8000fb0 <StartTasks+0x208>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d002      	beq.n	8000f2c <StartTasks+0x184>
		debugprint("la coda non Ã¨ inserita nel settocom");
 8000f26:	4839      	ldr	r0, [pc, #228]	@ (800100c <StartTasks+0x264>)
 8000f28:	f7ff fdcc 	bl	8000ac4 <debugprint>
	}
	xreturn = xQueueAddToSet( QueueSOCtocom, Settocom );
 8000f2c:	4b31      	ldr	r3, [pc, #196]	@ (8000ff4 <StartTasks+0x24c>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a32      	ldr	r2, [pc, #200]	@ (8000ffc <StartTasks+0x254>)
 8000f32:	6812      	ldr	r2, [r2, #0]
 8000f34:	4611      	mov	r1, r2
 8000f36:	4618      	mov	r0, r3
 8000f38:	f009 febd 	bl	800acb6 <xQueueAddToSet>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	4a1c      	ldr	r2, [pc, #112]	@ (8000fb0 <StartTasks+0x208>)
 8000f40:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8000f42:	4b1b      	ldr	r3, [pc, #108]	@ (8000fb0 <StartTasks+0x208>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	2b01      	cmp	r3, #1
 8000f48:	d002      	beq.n	8000f50 <StartTasks+0x1a8>
		debugprint("la coda non Ã¨ inserita nel settocom");
 8000f4a:	4830      	ldr	r0, [pc, #192]	@ (800100c <StartTasks+0x264>)
 8000f4c:	f7ff fdba 	bl	8000ac4 <debugprint>
	}

	xreturn = xQueueAddToSet( Queuemisuretomain, Settomain );
 8000f50:	4b25      	ldr	r3, [pc, #148]	@ (8000fe8 <StartTasks+0x240>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a2b      	ldr	r2, [pc, #172]	@ (8001004 <StartTasks+0x25c>)
 8000f56:	6812      	ldr	r2, [r2, #0]
 8000f58:	4611      	mov	r1, r2
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f009 feab 	bl	800acb6 <xQueueAddToSet>
 8000f60:	4603      	mov	r3, r0
 8000f62:	4a13      	ldr	r2, [pc, #76]	@ (8000fb0 <StartTasks+0x208>)
 8000f64:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8000f66:	4b12      	ldr	r3, [pc, #72]	@ (8000fb0 <StartTasks+0x208>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d002      	beq.n	8000f74 <StartTasks+0x1cc>
		debugprint("la coda non Ã¨ inserita nel settomain");
 8000f6e:	4828      	ldr	r0, [pc, #160]	@ (8001010 <StartTasks+0x268>)
 8000f70:	f7ff fda8 	bl	8000ac4 <debugprint>
	}
	xreturn = xQueueAddToSet( Queueuarttomain, Settomain );
 8000f74:	4b1e      	ldr	r3, [pc, #120]	@ (8000ff0 <StartTasks+0x248>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a22      	ldr	r2, [pc, #136]	@ (8001004 <StartTasks+0x25c>)
 8000f7a:	6812      	ldr	r2, [r2, #0]
 8000f7c:	4611      	mov	r1, r2
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f009 fe99 	bl	800acb6 <xQueueAddToSet>
 8000f84:	4603      	mov	r3, r0
 8000f86:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb0 <StartTasks+0x208>)
 8000f88:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8000f8a:	4b09      	ldr	r3, [pc, #36]	@ (8000fb0 <StartTasks+0x208>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d002      	beq.n	8000f98 <StartTasks+0x1f0>
		debugprint("la coda non Ã¨ inserita nel settomain");
 8000f92:	481f      	ldr	r0, [pc, #124]	@ (8001010 <StartTasks+0x268>)
 8000f94:	f7ff fd96 	bl	8000ac4 <debugprint>
	}

	HAL_UART_Receive_IT(&huart3, &uartbuffer, 1);
 8000f98:	2201      	movs	r2, #1
 8000f9a:	491e      	ldr	r1, [pc, #120]	@ (8001014 <StartTasks+0x26c>)
 8000f9c:	481e      	ldr	r0, [pc, #120]	@ (8001018 <StartTasks+0x270>)
 8000f9e:	f006 f91b 	bl	80071d8 <HAL_UART_Receive_IT>
}
 8000fa2:	bf00      	nop
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	08010f04 	.word	0x08010f04
 8000fac:	08000b01 	.word	0x08000b01
 8000fb0:	24000228 	.word	0x24000228
 8000fb4:	08010f10 	.word	0x08010f10
 8000fb8:	08010f34 	.word	0x08010f34
 8000fbc:	08000d01 	.word	0x08000d01
 8000fc0:	08010f40 	.word	0x08010f40
 8000fc4:	08010f64 	.word	0x08010f64
 8000fc8:	08000c69 	.word	0x08000c69
 8000fcc:	08010f78 	.word	0x08010f78
 8000fd0:	08010f9c 	.word	0x08010f9c
 8000fd4:	08000be9 	.word	0x08000be9
 8000fd8:	08010fac 	.word	0x08010fac
 8000fdc:	240001fc 	.word	0x240001fc
 8000fe0:	24000200 	.word	0x24000200
 8000fe4:	24000204 	.word	0x24000204
 8000fe8:	24000208 	.word	0x24000208
 8000fec:	2400020c 	.word	0x2400020c
 8000ff0:	24000210 	.word	0x24000210
 8000ff4:	24000214 	.word	0x24000214
 8000ff8:	24000218 	.word	0x24000218
 8000ffc:	24000220 	.word	0x24000220
 8001000:	08010fd0 	.word	0x08010fd0
 8001004:	2400021c 	.word	0x2400021c
 8001008:	08010fec 	.word	0x08010fec
 800100c:	08011008 	.word	0x08011008
 8001010:	08011030 	.word	0x08011030
 8001014:	24000224 	.word	0x24000224
 8001018:	24000460 	.word	0x24000460

0800101c <SPITXCompleteCallback>:

void SPITXCompleteCallback(SPI_HandleTypeDef *spi)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(SPITXSemHandle);
 8001024:	4b05      	ldr	r3, [pc, #20]	@ (800103c <SPITXCompleteCallback+0x20>)
 8001026:	6818      	ldr	r0, [r3, #0]
 8001028:	2300      	movs	r3, #0
 800102a:	2200      	movs	r2, #0
 800102c:	2100      	movs	r1, #0
 800102e:	f009 f9fb 	bl	800a428 <xQueueGenericSend>
}
 8001032:	bf00      	nop
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	240001fc 	.word	0x240001fc

08001040 <SPIRXCompleteCallback>:
void SPIRXCompleteCallback(SPI_HandleTypeDef *spi)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(SPIRXSemHandle);
 8001048:	4b05      	ldr	r3, [pc, #20]	@ (8001060 <SPIRXCompleteCallback+0x20>)
 800104a:	6818      	ldr	r0, [r3, #0]
 800104c:	2300      	movs	r3, #0
 800104e:	2200      	movs	r2, #0
 8001050:	2100      	movs	r1, #0
 8001052:	f009 f9e9 	bl	800a428 <xQueueGenericSend>
}
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	24000200 	.word	0x24000200

08001064 <UARTCompleteCallback>:
void UARTCompleteCallback(UART_HandleTypeDef *huart)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(UARTSemHandle);
 800106c:	4b05      	ldr	r3, [pc, #20]	@ (8001084 <UARTCompleteCallback+0x20>)
 800106e:	6818      	ldr	r0, [r3, #0]
 8001070:	2300      	movs	r3, #0
 8001072:	2200      	movs	r2, #0
 8001074:	2100      	movs	r1, #0
 8001076:	f009 f9d7 	bl	800a428 <xQueueGenericSend>
}
 800107a:	bf00      	nop
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	24000204 	.word	0x24000204

08001088 <UARTRXCompleteCallback>:

void UARTRXCompleteCallback(UART_HandleTypeDef *huart)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
	xQueueSendToBackFromISR(Queueuarttomain,uartbuffer,1 );
 8001090:	4b08      	ldr	r3, [pc, #32]	@ (80010b4 <UARTRXCompleteCallback+0x2c>)
 8001092:	6818      	ldr	r0, [r3, #0]
 8001094:	4b08      	ldr	r3, [pc, #32]	@ (80010b8 <UARTRXCompleteCallback+0x30>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	4619      	mov	r1, r3
 800109a:	2300      	movs	r3, #0
 800109c:	2201      	movs	r2, #1
 800109e:	f009 fa89 	bl	800a5b4 <xQueueGenericSendFromISR>
	HAL_UART_Receive_IT(&huart3,&uartbuffer,1);
 80010a2:	2201      	movs	r2, #1
 80010a4:	4904      	ldr	r1, [pc, #16]	@ (80010b8 <UARTRXCompleteCallback+0x30>)
 80010a6:	4805      	ldr	r0, [pc, #20]	@ (80010bc <UARTRXCompleteCallback+0x34>)
 80010a8:	f006 f896 	bl	80071d8 <HAL_UART_Receive_IT>
}
 80010ac:	bf00      	nop
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	24000210 	.word	0x24000210
 80010b8:	24000224 	.word	0x24000224
 80010bc:	24000460 	.word	0x24000460

080010c0 <ledredoff>:
        .eta_discharge = 1.000f
};


//Macro per accendere o spegnere i led sulla board
void ledredoff(void){
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80010c4:	2200      	movs	r2, #0
 80010c6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010ca:	4802      	ldr	r0, [pc, #8]	@ (80010d4 <ledredoff+0x14>)
 80010cc:	f002 f84a 	bl	8003164 <HAL_GPIO_WritePin>
};
 80010d0:	bf00      	nop
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	58020400 	.word	0x58020400

080010d8 <ledyellowoff>:

void ledyellowoff(void){
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 80010dc:	2200      	movs	r2, #0
 80010de:	2102      	movs	r1, #2
 80010e0:	4802      	ldr	r0, [pc, #8]	@ (80010ec <ledyellowoff+0x14>)
 80010e2:	f002 f83f 	bl	8003164 <HAL_GPIO_WritePin>
};
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	58021000 	.word	0x58021000

080010f0 <ledredon>:
void ledgreenoff(void){
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
};


void ledredon(void){
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 80010f4:	2201      	movs	r2, #1
 80010f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010fa:	4802      	ldr	r0, [pc, #8]	@ (8001104 <ledredon+0x14>)
 80010fc:	f002 f832 	bl	8003164 <HAL_GPIO_WritePin>
};
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}
 8001104:	58020400 	.word	0x58020400

08001108 <ledyellowon>:

void ledyellowon(void){
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);
 800110c:	2201      	movs	r2, #1
 800110e:	2102      	movs	r1, #2
 8001110:	4802      	ldr	r0, [pc, #8]	@ (800111c <ledyellowon+0x14>)
 8001112:	f002 f827 	bl	8003164 <HAL_GPIO_WritePin>
};
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	58021000 	.word	0x58021000

08001120 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001124:	f000 fb10 	bl	8001748 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001128:	f000 ff48 	bl	8001fbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800112c:	f000 f84e 	bl	80011cc <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001130:	f000 f8c6 	bl	80012c0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001134:	f000 fa3c 	bl	80015b0 <MX_GPIO_Init>
  MX_SPI3_Init();
 8001138:	f000 f8f6 	bl	8001328 <MX_SPI3_Init>
  MX_SPI5_Init();
 800113c:	f000 f94a 	bl	80013d4 <MX_SPI5_Init>
  MX_USART2_UART_Init();
 8001140:	f000 f99e 	bl	8001480 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001144:	f000 f9e8 	bl	8001518 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_SPI_RegisterCallback(&hspi3, HAL_SPI_TX_COMPLETE_CB_ID, SPITXCompleteCallback);
 8001148:	4a15      	ldr	r2, [pc, #84]	@ (80011a0 <main+0x80>)
 800114a:	2100      	movs	r1, #0
 800114c:	4815      	ldr	r0, [pc, #84]	@ (80011a4 <main+0x84>)
 800114e:	f005 f817 	bl	8006180 <HAL_SPI_RegisterCallback>
  HAL_SPI_RegisterCallback(&hspi3, HAL_SPI_RX_COMPLETE_CB_ID, SPIRXCompleteCallback);
 8001152:	4a15      	ldr	r2, [pc, #84]	@ (80011a8 <main+0x88>)
 8001154:	2101      	movs	r1, #1
 8001156:	4813      	ldr	r0, [pc, #76]	@ (80011a4 <main+0x84>)
 8001158:	f005 f812 	bl	8006180 <HAL_SPI_RegisterCallback>
  HAL_UART_RegisterCallback(&huart3, HAL_UART_TX_COMPLETE_CB_ID, UARTCompleteCallback);
 800115c:	4a13      	ldr	r2, [pc, #76]	@ (80011ac <main+0x8c>)
 800115e:	2101      	movs	r1, #1
 8001160:	4813      	ldr	r0, [pc, #76]	@ (80011b0 <main+0x90>)
 8001162:	f005 feeb 	bl	8006f3c <HAL_UART_RegisterCallback>
  HAL_UART_RegisterCallback(&huart3, HAL_UART_RX_COMPLETE_CB_ID, UARTRXCompleteCallback);
 8001166:	4a13      	ldr	r2, [pc, #76]	@ (80011b4 <main+0x94>)
 8001168:	2103      	movs	r1, #3
 800116a:	4811      	ldr	r0, [pc, #68]	@ (80011b0 <main+0x90>)
 800116c:	f005 fee6 	bl	8006f3c <HAL_UART_RegisterCallback>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001170:	f008 fe3c 	bl	8009dec <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (16, sizeof(uint16_t), &myQueue01_attributes);
 8001174:	4a10      	ldr	r2, [pc, #64]	@ (80011b8 <main+0x98>)
 8001176:	2102      	movs	r1, #2
 8001178:	2010      	movs	r0, #16
 800117a:	f008 ff2e 	bl	8009fda <osMessageQueueNew>
 800117e:	4603      	mov	r3, r0
 8001180:	4a0e      	ldr	r2, [pc, #56]	@ (80011bc <main+0x9c>)
 8001182:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001184:	4a0e      	ldr	r2, [pc, #56]	@ (80011c0 <main+0xa0>)
 8001186:	2100      	movs	r1, #0
 8001188:	480e      	ldr	r0, [pc, #56]	@ (80011c4 <main+0xa4>)
 800118a:	f008 fe79 	bl	8009e80 <osThreadNew>
 800118e:	4603      	mov	r3, r0
 8001190:	4a0d      	ldr	r2, [pc, #52]	@ (80011c8 <main+0xa8>)
 8001192:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  StartTasks();
 8001194:	f7ff fe08 	bl	8000da8 <StartTasks>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001198:	f008 fe4c 	bl	8009e34 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800119c:	bf00      	nop
 800119e:	e7fd      	b.n	800119c <main+0x7c>
 80011a0:	0800101d 	.word	0x0800101d
 80011a4:	2400022c 	.word	0x2400022c
 80011a8:	08001041 	.word	0x08001041
 80011ac:	08001065 	.word	0x08001065
 80011b0:	24000460 	.word	0x24000460
 80011b4:	08001089 	.word	0x08001089
 80011b8:	080110ac 	.word	0x080110ac
 80011bc:	24000530 	.word	0x24000530
 80011c0:	08011088 	.word	0x08011088
 80011c4:	08001739 	.word	0x08001739
 80011c8:	2400052c 	.word	0x2400052c

080011cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b09c      	sub	sp, #112	@ 0x70
 80011d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011d6:	224c      	movs	r2, #76	@ 0x4c
 80011d8:	2100      	movs	r1, #0
 80011da:	4618      	mov	r0, r3
 80011dc:	f00c faa1 	bl	800d722 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011e0:	1d3b      	adds	r3, r7, #4
 80011e2:	2220      	movs	r2, #32
 80011e4:	2100      	movs	r1, #0
 80011e6:	4618      	mov	r0, r3
 80011e8:	f00c fa9b 	bl	800d722 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80011ec:	2002      	movs	r0, #2
 80011ee:	f001 ffd3 	bl	8003198 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011f2:	2300      	movs	r3, #0
 80011f4:	603b      	str	r3, [r7, #0]
 80011f6:	4b30      	ldr	r3, [pc, #192]	@ (80012b8 <SystemClock_Config+0xec>)
 80011f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011fa:	4a2f      	ldr	r2, [pc, #188]	@ (80012b8 <SystemClock_Config+0xec>)
 80011fc:	f023 0301 	bic.w	r3, r3, #1
 8001200:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001202:	4b2d      	ldr	r3, [pc, #180]	@ (80012b8 <SystemClock_Config+0xec>)
 8001204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001206:	f003 0301 	and.w	r3, r3, #1
 800120a:	603b      	str	r3, [r7, #0]
 800120c:	4b2b      	ldr	r3, [pc, #172]	@ (80012bc <SystemClock_Config+0xf0>)
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	4a2a      	ldr	r2, [pc, #168]	@ (80012bc <SystemClock_Config+0xf0>)
 8001212:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001216:	6193      	str	r3, [r2, #24]
 8001218:	4b28      	ldr	r3, [pc, #160]	@ (80012bc <SystemClock_Config+0xf0>)
 800121a:	699b      	ldr	r3, [r3, #24]
 800121c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001220:	603b      	str	r3, [r7, #0]
 8001222:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001224:	bf00      	nop
 8001226:	4b25      	ldr	r3, [pc, #148]	@ (80012bc <SystemClock_Config+0xf0>)
 8001228:	699b      	ldr	r3, [r3, #24]
 800122a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800122e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001232:	d1f8      	bne.n	8001226 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001234:	2301      	movs	r3, #1
 8001236:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001238:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800123c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800123e:	2302      	movs	r3, #2
 8001240:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001242:	2302      	movs	r3, #2
 8001244:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001246:	2301      	movs	r3, #1
 8001248:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 800124a:	2364      	movs	r3, #100	@ 0x64
 800124c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800124e:	2302      	movs	r3, #2
 8001250:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001252:	2304      	movs	r3, #4
 8001254:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001256:	2302      	movs	r3, #2
 8001258:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800125a:	230c      	movs	r3, #12
 800125c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800125e:	2300      	movs	r3, #0
 8001260:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001262:	2300      	movs	r3, #0
 8001264:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001266:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800126a:	4618      	mov	r0, r3
 800126c:	f001 ffce 	bl	800320c <HAL_RCC_OscConfig>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001276:	f000 faa5 	bl	80017c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800127a:	233f      	movs	r3, #63	@ 0x3f
 800127c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800127e:	2303      	movs	r3, #3
 8001280:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001282:	2300      	movs	r3, #0
 8001284:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001286:	2308      	movs	r3, #8
 8001288:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800128a:	2340      	movs	r3, #64	@ 0x40
 800128c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800128e:	2340      	movs	r3, #64	@ 0x40
 8001290:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001292:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001296:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001298:	2340      	movs	r3, #64	@ 0x40
 800129a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800129c:	1d3b      	adds	r3, r7, #4
 800129e:	2102      	movs	r1, #2
 80012a0:	4618      	mov	r0, r3
 80012a2:	f002 fc0d 	bl	8003ac0 <HAL_RCC_ClockConfig>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80012ac:	f000 fa8a 	bl	80017c4 <Error_Handler>
  }
}
 80012b0:	bf00      	nop
 80012b2:	3770      	adds	r7, #112	@ 0x70
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	58000400 	.word	0x58000400
 80012bc:	58024800 	.word	0x58024800

080012c0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b0b0      	sub	sp, #192	@ 0xc0
 80012c4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012c6:	463b      	mov	r3, r7
 80012c8:	22c0      	movs	r2, #192	@ 0xc0
 80012ca:	2100      	movs	r1, #0
 80012cc:	4618      	mov	r0, r3
 80012ce:	f00c fa28 	bl	800d722 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3|RCC_PERIPHCLK_SPI5;
 80012d2:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 80012d6:	f04f 0300 	mov.w	r3, #0
 80012da:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 80012de:	2301      	movs	r3, #1
 80012e0:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 18;
 80012e2:	2312      	movs	r3, #18
 80012e4:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 15;
 80012e6:	230f      	movs	r3, #15
 80012e8:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 15;
 80012ea:	230f      	movs	r3, #15
 80012ec:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 80012ee:	2302      	movs	r3, #2
 80012f0:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80012f2:	23c0      	movs	r3, #192	@ 0xc0
 80012f4:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80012f6:	2320      	movs	r3, #32
 80012f8:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 6144;
 80012fa:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80012fe:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8001300:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001304:	663b      	str	r3, [r7, #96]	@ 0x60
  PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PLL2;
 8001306:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800130a:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800130c:	463b      	mov	r3, r7
 800130e:	4618      	mov	r0, r3
 8001310:	f002 ffa4 	bl	800425c <HAL_RCCEx_PeriphCLKConfig>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <PeriphCommonClock_Config+0x5e>
  {
    Error_Handler();
 800131a:	f000 fa53 	bl	80017c4 <Error_Handler>
  }
}
 800131e:	bf00      	nop
 8001320:	37c0      	adds	r7, #192	@ 0xc0
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800132c:	4b27      	ldr	r3, [pc, #156]	@ (80013cc <MX_SPI3_Init+0xa4>)
 800132e:	4a28      	ldr	r2, [pc, #160]	@ (80013d0 <MX_SPI3_Init+0xa8>)
 8001330:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001332:	4b26      	ldr	r3, [pc, #152]	@ (80013cc <MX_SPI3_Init+0xa4>)
 8001334:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001338:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800133a:	4b24      	ldr	r3, [pc, #144]	@ (80013cc <MX_SPI3_Init+0xa4>)
 800133c:	2200      	movs	r2, #0
 800133e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001340:	4b22      	ldr	r3, [pc, #136]	@ (80013cc <MX_SPI3_Init+0xa4>)
 8001342:	2207      	movs	r2, #7
 8001344:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001346:	4b21      	ldr	r3, [pc, #132]	@ (80013cc <MX_SPI3_Init+0xa4>)
 8001348:	2200      	movs	r2, #0
 800134a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800134c:	4b1f      	ldr	r3, [pc, #124]	@ (80013cc <MX_SPI3_Init+0xa4>)
 800134e:	2200      	movs	r2, #0
 8001350:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001352:	4b1e      	ldr	r3, [pc, #120]	@ (80013cc <MX_SPI3_Init+0xa4>)
 8001354:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001358:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800135a:	4b1c      	ldr	r3, [pc, #112]	@ (80013cc <MX_SPI3_Init+0xa4>)
 800135c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001360:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001362:	4b1a      	ldr	r3, [pc, #104]	@ (80013cc <MX_SPI3_Init+0xa4>)
 8001364:	2200      	movs	r2, #0
 8001366:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001368:	4b18      	ldr	r3, [pc, #96]	@ (80013cc <MX_SPI3_Init+0xa4>)
 800136a:	2200      	movs	r2, #0
 800136c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800136e:	4b17      	ldr	r3, [pc, #92]	@ (80013cc <MX_SPI3_Init+0xa4>)
 8001370:	2200      	movs	r2, #0
 8001372:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8001374:	4b15      	ldr	r3, [pc, #84]	@ (80013cc <MX_SPI3_Init+0xa4>)
 8001376:	2200      	movs	r2, #0
 8001378:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800137a:	4b14      	ldr	r3, [pc, #80]	@ (80013cc <MX_SPI3_Init+0xa4>)
 800137c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001380:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001382:	4b12      	ldr	r3, [pc, #72]	@ (80013cc <MX_SPI3_Init+0xa4>)
 8001384:	2200      	movs	r2, #0
 8001386:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001388:	4b10      	ldr	r3, [pc, #64]	@ (80013cc <MX_SPI3_Init+0xa4>)
 800138a:	2200      	movs	r2, #0
 800138c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800138e:	4b0f      	ldr	r3, [pc, #60]	@ (80013cc <MX_SPI3_Init+0xa4>)
 8001390:	2200      	movs	r2, #0
 8001392:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001394:	4b0d      	ldr	r3, [pc, #52]	@ (80013cc <MX_SPI3_Init+0xa4>)
 8001396:	2200      	movs	r2, #0
 8001398:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800139a:	4b0c      	ldr	r3, [pc, #48]	@ (80013cc <MX_SPI3_Init+0xa4>)
 800139c:	2200      	movs	r2, #0
 800139e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80013a0:	4b0a      	ldr	r3, [pc, #40]	@ (80013cc <MX_SPI3_Init+0xa4>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80013a6:	4b09      	ldr	r3, [pc, #36]	@ (80013cc <MX_SPI3_Init+0xa4>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80013ac:	4b07      	ldr	r3, [pc, #28]	@ (80013cc <MX_SPI3_Init+0xa4>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80013b2:	4b06      	ldr	r3, [pc, #24]	@ (80013cc <MX_SPI3_Init+0xa4>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80013b8:	4804      	ldr	r0, [pc, #16]	@ (80013cc <MX_SPI3_Init+0xa4>)
 80013ba:	f004 fd7b 	bl	8005eb4 <HAL_SPI_Init>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 80013c4:	f000 f9fe 	bl	80017c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80013c8:	bf00      	nop
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	2400022c 	.word	0x2400022c
 80013d0:	40003c00 	.word	0x40003c00

080013d4 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80013d8:	4b27      	ldr	r3, [pc, #156]	@ (8001478 <MX_SPI5_Init+0xa4>)
 80013da:	4a28      	ldr	r2, [pc, #160]	@ (800147c <MX_SPI5_Init+0xa8>)
 80013dc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80013de:	4b26      	ldr	r3, [pc, #152]	@ (8001478 <MX_SPI5_Init+0xa4>)
 80013e0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80013e4:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80013e6:	4b24      	ldr	r3, [pc, #144]	@ (8001478 <MX_SPI5_Init+0xa4>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80013ec:	4b22      	ldr	r3, [pc, #136]	@ (8001478 <MX_SPI5_Init+0xa4>)
 80013ee:	2207      	movs	r2, #7
 80013f0:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013f2:	4b21      	ldr	r3, [pc, #132]	@ (8001478 <MX_SPI5_Init+0xa4>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001478 <MX_SPI5_Init+0xa4>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80013fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001478 <MX_SPI5_Init+0xa4>)
 8001400:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001404:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001406:	4b1c      	ldr	r3, [pc, #112]	@ (8001478 <MX_SPI5_Init+0xa4>)
 8001408:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800140c:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800140e:	4b1a      	ldr	r3, [pc, #104]	@ (8001478 <MX_SPI5_Init+0xa4>)
 8001410:	2200      	movs	r2, #0
 8001412:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001414:	4b18      	ldr	r3, [pc, #96]	@ (8001478 <MX_SPI5_Init+0xa4>)
 8001416:	2200      	movs	r2, #0
 8001418:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800141a:	4b17      	ldr	r3, [pc, #92]	@ (8001478 <MX_SPI5_Init+0xa4>)
 800141c:	2200      	movs	r2, #0
 800141e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8001420:	4b15      	ldr	r3, [pc, #84]	@ (8001478 <MX_SPI5_Init+0xa4>)
 8001422:	2200      	movs	r2, #0
 8001424:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001426:	4b14      	ldr	r3, [pc, #80]	@ (8001478 <MX_SPI5_Init+0xa4>)
 8001428:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800142c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800142e:	4b12      	ldr	r3, [pc, #72]	@ (8001478 <MX_SPI5_Init+0xa4>)
 8001430:	2200      	movs	r2, #0
 8001432:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001434:	4b10      	ldr	r3, [pc, #64]	@ (8001478 <MX_SPI5_Init+0xa4>)
 8001436:	2200      	movs	r2, #0
 8001438:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800143a:	4b0f      	ldr	r3, [pc, #60]	@ (8001478 <MX_SPI5_Init+0xa4>)
 800143c:	2200      	movs	r2, #0
 800143e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001440:	4b0d      	ldr	r3, [pc, #52]	@ (8001478 <MX_SPI5_Init+0xa4>)
 8001442:	2200      	movs	r2, #0
 8001444:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001446:	4b0c      	ldr	r3, [pc, #48]	@ (8001478 <MX_SPI5_Init+0xa4>)
 8001448:	2200      	movs	r2, #0
 800144a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800144c:	4b0a      	ldr	r3, [pc, #40]	@ (8001478 <MX_SPI5_Init+0xa4>)
 800144e:	2200      	movs	r2, #0
 8001450:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001452:	4b09      	ldr	r3, [pc, #36]	@ (8001478 <MX_SPI5_Init+0xa4>)
 8001454:	2200      	movs	r2, #0
 8001456:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001458:	4b07      	ldr	r3, [pc, #28]	@ (8001478 <MX_SPI5_Init+0xa4>)
 800145a:	2200      	movs	r2, #0
 800145c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800145e:	4b06      	ldr	r3, [pc, #24]	@ (8001478 <MX_SPI5_Init+0xa4>)
 8001460:	2200      	movs	r2, #0
 8001462:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001464:	4804      	ldr	r0, [pc, #16]	@ (8001478 <MX_SPI5_Init+0xa4>)
 8001466:	f004 fd25 	bl	8005eb4 <HAL_SPI_Init>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_SPI5_Init+0xa0>
  {
    Error_Handler();
 8001470:	f000 f9a8 	bl	80017c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001474:	bf00      	nop
 8001476:	bd80      	pop	{r7, pc}
 8001478:	240002e0 	.word	0x240002e0
 800147c:	40015000 	.word	0x40015000

08001480 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001484:	4b22      	ldr	r3, [pc, #136]	@ (8001510 <MX_USART2_UART_Init+0x90>)
 8001486:	4a23      	ldr	r2, [pc, #140]	@ (8001514 <MX_USART2_UART_Init+0x94>)
 8001488:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800148a:	4b21      	ldr	r3, [pc, #132]	@ (8001510 <MX_USART2_UART_Init+0x90>)
 800148c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001490:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001492:	4b1f      	ldr	r3, [pc, #124]	@ (8001510 <MX_USART2_UART_Init+0x90>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001498:	4b1d      	ldr	r3, [pc, #116]	@ (8001510 <MX_USART2_UART_Init+0x90>)
 800149a:	2200      	movs	r2, #0
 800149c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800149e:	4b1c      	ldr	r3, [pc, #112]	@ (8001510 <MX_USART2_UART_Init+0x90>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001510 <MX_USART2_UART_Init+0x90>)
 80014a6:	220c      	movs	r2, #12
 80014a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014aa:	4b19      	ldr	r3, [pc, #100]	@ (8001510 <MX_USART2_UART_Init+0x90>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014b0:	4b17      	ldr	r3, [pc, #92]	@ (8001510 <MX_USART2_UART_Init+0x90>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014b6:	4b16      	ldr	r3, [pc, #88]	@ (8001510 <MX_USART2_UART_Init+0x90>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80014bc:	4b14      	ldr	r3, [pc, #80]	@ (8001510 <MX_USART2_UART_Init+0x90>)
 80014be:	2200      	movs	r2, #0
 80014c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014c2:	4b13      	ldr	r3, [pc, #76]	@ (8001510 <MX_USART2_UART_Init+0x90>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014c8:	4811      	ldr	r0, [pc, #68]	@ (8001510 <MX_USART2_UART_Init+0x90>)
 80014ca:	f005 fcd7 	bl	8006e7c <HAL_UART_Init>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80014d4:	f000 f976 	bl	80017c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014d8:	2100      	movs	r1, #0
 80014da:	480d      	ldr	r0, [pc, #52]	@ (8001510 <MX_USART2_UART_Init+0x90>)
 80014dc:	f008 fb77 	bl	8009bce <HAL_UARTEx_SetTxFifoThreshold>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80014e6:	f000 f96d 	bl	80017c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014ea:	2100      	movs	r1, #0
 80014ec:	4808      	ldr	r0, [pc, #32]	@ (8001510 <MX_USART2_UART_Init+0x90>)
 80014ee:	f008 fbac 	bl	8009c4a <HAL_UARTEx_SetRxFifoThreshold>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80014f8:	f000 f964 	bl	80017c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80014fc:	4804      	ldr	r0, [pc, #16]	@ (8001510 <MX_USART2_UART_Init+0x90>)
 80014fe:	f008 fb2d 	bl	8009b5c <HAL_UARTEx_DisableFifoMode>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001508:	f000 f95c 	bl	80017c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800150c:	bf00      	nop
 800150e:	bd80      	pop	{r7, pc}
 8001510:	24000394 	.word	0x24000394
 8001514:	40004400 	.word	0x40004400

08001518 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800151c:	4b22      	ldr	r3, [pc, #136]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 800151e:	4a23      	ldr	r2, [pc, #140]	@ (80015ac <MX_USART3_UART_Init+0x94>)
 8001520:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001522:	4b21      	ldr	r3, [pc, #132]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001524:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001528:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800152a:	4b1f      	ldr	r3, [pc, #124]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 800152c:	2200      	movs	r2, #0
 800152e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001530:	4b1d      	ldr	r3, [pc, #116]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001532:	2200      	movs	r2, #0
 8001534:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001536:	4b1c      	ldr	r3, [pc, #112]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001538:	2200      	movs	r2, #0
 800153a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800153c:	4b1a      	ldr	r3, [pc, #104]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 800153e:	220c      	movs	r2, #12
 8001540:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001542:	4b19      	ldr	r3, [pc, #100]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001544:	2200      	movs	r2, #0
 8001546:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001548:	4b17      	ldr	r3, [pc, #92]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 800154a:	2200      	movs	r2, #0
 800154c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800154e:	4b16      	ldr	r3, [pc, #88]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001550:	2200      	movs	r2, #0
 8001552:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001554:	4b14      	ldr	r3, [pc, #80]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001556:	2200      	movs	r2, #0
 8001558:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800155a:	4b13      	ldr	r3, [pc, #76]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 800155c:	2200      	movs	r2, #0
 800155e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001560:	4811      	ldr	r0, [pc, #68]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001562:	f005 fc8b 	bl	8006e7c <HAL_UART_Init>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800156c:	f000 f92a 	bl	80017c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001570:	2100      	movs	r1, #0
 8001572:	480d      	ldr	r0, [pc, #52]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001574:	f008 fb2b 	bl	8009bce <HAL_UARTEx_SetTxFifoThreshold>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800157e:	f000 f921 	bl	80017c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001582:	2100      	movs	r1, #0
 8001584:	4808      	ldr	r0, [pc, #32]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001586:	f008 fb60 	bl	8009c4a <HAL_UARTEx_SetRxFifoThreshold>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001590:	f000 f918 	bl	80017c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001594:	4804      	ldr	r0, [pc, #16]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001596:	f008 fae1 	bl	8009b5c <HAL_UARTEx_DisableFifoMode>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80015a0:	f000 f910 	bl	80017c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015a4:	bf00      	nop
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	24000460 	.word	0x24000460
 80015ac:	40004800 	.word	0x40004800

080015b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b08c      	sub	sp, #48	@ 0x30
 80015b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b6:	f107 031c 	add.w	r3, r7, #28
 80015ba:	2200      	movs	r2, #0
 80015bc:	601a      	str	r2, [r3, #0]
 80015be:	605a      	str	r2, [r3, #4]
 80015c0:	609a      	str	r2, [r3, #8]
 80015c2:	60da      	str	r2, [r3, #12]
 80015c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80015c6:	4b58      	ldr	r3, [pc, #352]	@ (8001728 <MX_GPIO_Init+0x178>)
 80015c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015cc:	4a56      	ldr	r2, [pc, #344]	@ (8001728 <MX_GPIO_Init+0x178>)
 80015ce:	f043 0320 	orr.w	r3, r3, #32
 80015d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015d6:	4b54      	ldr	r3, [pc, #336]	@ (8001728 <MX_GPIO_Init+0x178>)
 80015d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015dc:	f003 0320 	and.w	r3, r3, #32
 80015e0:	61bb      	str	r3, [r7, #24]
 80015e2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015e4:	4b50      	ldr	r3, [pc, #320]	@ (8001728 <MX_GPIO_Init+0x178>)
 80015e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015ea:	4a4f      	ldr	r2, [pc, #316]	@ (8001728 <MX_GPIO_Init+0x178>)
 80015ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015f4:	4b4c      	ldr	r3, [pc, #304]	@ (8001728 <MX_GPIO_Init+0x178>)
 80015f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015fe:	617b      	str	r3, [r7, #20]
 8001600:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001602:	4b49      	ldr	r3, [pc, #292]	@ (8001728 <MX_GPIO_Init+0x178>)
 8001604:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001608:	4a47      	ldr	r2, [pc, #284]	@ (8001728 <MX_GPIO_Init+0x178>)
 800160a:	f043 0301 	orr.w	r3, r3, #1
 800160e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001612:	4b45      	ldr	r3, [pc, #276]	@ (8001728 <MX_GPIO_Init+0x178>)
 8001614:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001618:	f003 0301 	and.w	r3, r3, #1
 800161c:	613b      	str	r3, [r7, #16]
 800161e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001620:	4b41      	ldr	r3, [pc, #260]	@ (8001728 <MX_GPIO_Init+0x178>)
 8001622:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001626:	4a40      	ldr	r2, [pc, #256]	@ (8001728 <MX_GPIO_Init+0x178>)
 8001628:	f043 0302 	orr.w	r3, r3, #2
 800162c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001630:	4b3d      	ldr	r3, [pc, #244]	@ (8001728 <MX_GPIO_Init+0x178>)
 8001632:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	60fb      	str	r3, [r7, #12]
 800163c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800163e:	4b3a      	ldr	r3, [pc, #232]	@ (8001728 <MX_GPIO_Init+0x178>)
 8001640:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001644:	4a38      	ldr	r2, [pc, #224]	@ (8001728 <MX_GPIO_Init+0x178>)
 8001646:	f043 0308 	orr.w	r3, r3, #8
 800164a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800164e:	4b36      	ldr	r3, [pc, #216]	@ (8001728 <MX_GPIO_Init+0x178>)
 8001650:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001654:	f003 0308 	and.w	r3, r3, #8
 8001658:	60bb      	str	r3, [r7, #8]
 800165a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800165c:	4b32      	ldr	r3, [pc, #200]	@ (8001728 <MX_GPIO_Init+0x178>)
 800165e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001662:	4a31      	ldr	r2, [pc, #196]	@ (8001728 <MX_GPIO_Init+0x178>)
 8001664:	f043 0304 	orr.w	r3, r3, #4
 8001668:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800166c:	4b2e      	ldr	r3, [pc, #184]	@ (8001728 <MX_GPIO_Init+0x178>)
 800166e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001672:	f003 0304 	and.w	r3, r3, #4
 8001676:	607b      	str	r3, [r7, #4]
 8001678:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800167a:	4b2b      	ldr	r3, [pc, #172]	@ (8001728 <MX_GPIO_Init+0x178>)
 800167c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001680:	4a29      	ldr	r2, [pc, #164]	@ (8001728 <MX_GPIO_Init+0x178>)
 8001682:	f043 0310 	orr.w	r3, r3, #16
 8001686:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800168a:	4b27      	ldr	r3, [pc, #156]	@ (8001728 <MX_GPIO_Init+0x178>)
 800168c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001690:	f003 0310 	and.w	r3, r3, #16
 8001694:	603b      	str	r3, [r7, #0]
 8001696:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14, GPIO_PIN_RESET);
 8001698:	2200      	movs	r2, #0
 800169a:	f244 0101 	movw	r1, #16385	@ 0x4001
 800169e:	4823      	ldr	r0, [pc, #140]	@ (800172c <MX_GPIO_Init+0x17c>)
 80016a0:	f001 fd60 	bl	8003164 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80016a4:	2201      	movs	r2, #1
 80016a6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80016aa:	4821      	ldr	r0, [pc, #132]	@ (8001730 <MX_GPIO_Init+0x180>)
 80016ac:	f001 fd5a 	bl	8003164 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 80016b0:	2201      	movs	r2, #1
 80016b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016b6:	481d      	ldr	r0, [pc, #116]	@ (800172c <MX_GPIO_Init+0x17c>)
 80016b8:	f001 fd54 	bl	8003164 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 80016bc:	2200      	movs	r2, #0
 80016be:	2102      	movs	r1, #2
 80016c0:	481c      	ldr	r0, [pc, #112]	@ (8001734 <MX_GPIO_Init+0x184>)
 80016c2:	f001 fd4f 	bl	8003164 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB14 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_8;
 80016c6:	f244 1301 	movw	r3, #16641	@ 0x4101
 80016ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016cc:	2301      	movs	r3, #1
 80016ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d0:	2300      	movs	r3, #0
 80016d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d4:	2300      	movs	r3, #0
 80016d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d8:	f107 031c 	add.w	r3, r7, #28
 80016dc:	4619      	mov	r1, r3
 80016de:	4813      	ldr	r0, [pc, #76]	@ (800172c <MX_GPIO_Init+0x17c>)
 80016e0:	f001 fb90 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80016e4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80016e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ea:	2301      	movs	r3, #1
 80016ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ee:	2300      	movs	r3, #0
 80016f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f2:	2300      	movs	r3, #0
 80016f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016f6:	f107 031c 	add.w	r3, r7, #28
 80016fa:	4619      	mov	r1, r3
 80016fc:	480c      	ldr	r0, [pc, #48]	@ (8001730 <MX_GPIO_Init+0x180>)
 80016fe:	f001 fb81 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001702:	2302      	movs	r3, #2
 8001704:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001706:	2301      	movs	r3, #1
 8001708:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	2300      	movs	r3, #0
 800170c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800170e:	2300      	movs	r3, #0
 8001710:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001712:	f107 031c 	add.w	r3, r7, #28
 8001716:	4619      	mov	r1, r3
 8001718:	4806      	ldr	r0, [pc, #24]	@ (8001734 <MX_GPIO_Init+0x184>)
 800171a:	f001 fb73 	bl	8002e04 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800171e:	bf00      	nop
 8001720:	3730      	adds	r7, #48	@ 0x30
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	58024400 	.word	0x58024400
 800172c:	58020400 	.word	0x58020400
 8001730:	58020c00 	.word	0x58020c00
 8001734:	58021000 	.word	0x58021000

08001738 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001740:	2001      	movs	r0, #1
 8001742:	f008 fc2f 	bl	8009fa4 <osDelay>
 8001746:	e7fb      	b.n	8001740 <StartDefaultTask+0x8>

08001748 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800174e:	463b      	mov	r3, r7
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800175a:	f000 fd77 	bl	800224c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800175e:	2301      	movs	r3, #1
 8001760:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001762:	2300      	movs	r3, #0
 8001764:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001766:	2300      	movs	r3, #0
 8001768:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800176a:	231f      	movs	r3, #31
 800176c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800176e:	2387      	movs	r3, #135	@ 0x87
 8001770:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001772:	2300      	movs	r3, #0
 8001774:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001776:	2300      	movs	r3, #0
 8001778:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800177a:	2301      	movs	r3, #1
 800177c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800177e:	2301      	movs	r3, #1
 8001780:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001782:	2300      	movs	r3, #0
 8001784:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001786:	2300      	movs	r3, #0
 8001788:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800178a:	463b      	mov	r3, r7
 800178c:	4618      	mov	r0, r3
 800178e:	f000 fd95 	bl	80022bc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001792:	2004      	movs	r0, #4
 8001794:	f000 fd72 	bl	800227c <HAL_MPU_Enable>

}
 8001798:	bf00      	nop
 800179a:	3710      	adds	r7, #16
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}

080017a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a04      	ldr	r2, [pc, #16]	@ (80017c0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d101      	bne.n	80017b6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80017b2:	f000 fc3f 	bl	8002034 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80017b6:	bf00      	nop
 80017b8:	3708      	adds	r7, #8
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	40010000 	.word	0x40010000

080017c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017c8:	b672      	cpsid	i
}
 80017ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017cc:	bf00      	nop
 80017ce:	e7fd      	b.n	80017cc <Error_Handler+0x8>

080017d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001808 <HAL_MspInit+0x38>)
 80017d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001808 <HAL_MspInit+0x38>)
 80017de:	f043 0302 	orr.w	r3, r3, #2
 80017e2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80017e6:	4b08      	ldr	r3, [pc, #32]	@ (8001808 <HAL_MspInit+0x38>)
 80017e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017ec:	f003 0302 	and.w	r3, r3, #2
 80017f0:	607b      	str	r3, [r7, #4]
 80017f2:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017f4:	2200      	movs	r2, #0
 80017f6:	210f      	movs	r1, #15
 80017f8:	f06f 0001 	mvn.w	r0, #1
 80017fc:	f000 fcfe 	bl	80021fc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001800:	bf00      	nop
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	58024400 	.word	0x58024400

0800180c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b08c      	sub	sp, #48	@ 0x30
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001814:	f107 031c 	add.w	r3, r7, #28
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	605a      	str	r2, [r3, #4]
 800181e:	609a      	str	r2, [r3, #8]
 8001820:	60da      	str	r2, [r3, #12]
 8001822:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a4c      	ldr	r2, [pc, #304]	@ (800195c <HAL_SPI_MspInit+0x150>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d156      	bne.n	80018dc <HAL_SPI_MspInit+0xd0>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800182e:	4b4c      	ldr	r3, [pc, #304]	@ (8001960 <HAL_SPI_MspInit+0x154>)
 8001830:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001834:	4a4a      	ldr	r2, [pc, #296]	@ (8001960 <HAL_SPI_MspInit+0x154>)
 8001836:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800183a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800183e:	4b48      	ldr	r3, [pc, #288]	@ (8001960 <HAL_SPI_MspInit+0x154>)
 8001840:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001844:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001848:	61bb      	str	r3, [r7, #24]
 800184a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800184c:	4b44      	ldr	r3, [pc, #272]	@ (8001960 <HAL_SPI_MspInit+0x154>)
 800184e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001852:	4a43      	ldr	r2, [pc, #268]	@ (8001960 <HAL_SPI_MspInit+0x154>)
 8001854:	f043 0302 	orr.w	r3, r3, #2
 8001858:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800185c:	4b40      	ldr	r3, [pc, #256]	@ (8001960 <HAL_SPI_MspInit+0x154>)
 800185e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001862:	f003 0302 	and.w	r3, r3, #2
 8001866:	617b      	str	r3, [r7, #20]
 8001868:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800186a:	4b3d      	ldr	r3, [pc, #244]	@ (8001960 <HAL_SPI_MspInit+0x154>)
 800186c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001870:	4a3b      	ldr	r2, [pc, #236]	@ (8001960 <HAL_SPI_MspInit+0x154>)
 8001872:	f043 0304 	orr.w	r3, r3, #4
 8001876:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800187a:	4b39      	ldr	r3, [pc, #228]	@ (8001960 <HAL_SPI_MspInit+0x154>)
 800187c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001880:	f003 0304 	and.w	r3, r3, #4
 8001884:	613b      	str	r3, [r7, #16]
 8001886:	693b      	ldr	r3, [r7, #16]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001888:	2304      	movs	r3, #4
 800188a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188c:	2302      	movs	r3, #2
 800188e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001890:	2300      	movs	r3, #0
 8001892:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001894:	2300      	movs	r3, #0
 8001896:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001898:	2307      	movs	r3, #7
 800189a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800189c:	f107 031c 	add.w	r3, r7, #28
 80018a0:	4619      	mov	r1, r3
 80018a2:	4830      	ldr	r0, [pc, #192]	@ (8001964 <HAL_SPI_MspInit+0x158>)
 80018a4:	f001 faae 	bl	8002e04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80018a8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80018ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ae:	2302      	movs	r3, #2
 80018b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b6:	2300      	movs	r3, #0
 80018b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80018ba:	2306      	movs	r3, #6
 80018bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018be:	f107 031c 	add.w	r3, r7, #28
 80018c2:	4619      	mov	r1, r3
 80018c4:	4828      	ldr	r0, [pc, #160]	@ (8001968 <HAL_SPI_MspInit+0x15c>)
 80018c6:	f001 fa9d 	bl	8002e04 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 80018ca:	2200      	movs	r2, #0
 80018cc:	2105      	movs	r1, #5
 80018ce:	2033      	movs	r0, #51	@ 0x33
 80018d0:	f000 fc94 	bl	80021fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80018d4:	2033      	movs	r0, #51	@ 0x33
 80018d6:	f000 fcab 	bl	8002230 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 80018da:	e03b      	b.n	8001954 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI5)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a22      	ldr	r2, [pc, #136]	@ (800196c <HAL_SPI_MspInit+0x160>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d136      	bne.n	8001954 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 80018e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001960 <HAL_SPI_MspInit+0x154>)
 80018e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80018ec:	4a1c      	ldr	r2, [pc, #112]	@ (8001960 <HAL_SPI_MspInit+0x154>)
 80018ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80018f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80018f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001960 <HAL_SPI_MspInit+0x154>)
 80018f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80018fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001900:	60fb      	str	r3, [r7, #12]
 8001902:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001904:	4b16      	ldr	r3, [pc, #88]	@ (8001960 <HAL_SPI_MspInit+0x154>)
 8001906:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800190a:	4a15      	ldr	r2, [pc, #84]	@ (8001960 <HAL_SPI_MspInit+0x154>)
 800190c:	f043 0320 	orr.w	r3, r3, #32
 8001910:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001914:	4b12      	ldr	r3, [pc, #72]	@ (8001960 <HAL_SPI_MspInit+0x154>)
 8001916:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800191a:	f003 0320 	and.w	r3, r3, #32
 800191e:	60bb      	str	r3, [r7, #8]
 8001920:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001922:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001926:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001928:	2302      	movs	r3, #2
 800192a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001930:	2300      	movs	r3, #0
 8001932:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001934:	2305      	movs	r3, #5
 8001936:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001938:	f107 031c 	add.w	r3, r7, #28
 800193c:	4619      	mov	r1, r3
 800193e:	480c      	ldr	r0, [pc, #48]	@ (8001970 <HAL_SPI_MspInit+0x164>)
 8001940:	f001 fa60 	bl	8002e04 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI5_IRQn, 5, 0);
 8001944:	2200      	movs	r2, #0
 8001946:	2105      	movs	r1, #5
 8001948:	2055      	movs	r0, #85	@ 0x55
 800194a:	f000 fc57 	bl	80021fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI5_IRQn);
 800194e:	2055      	movs	r0, #85	@ 0x55
 8001950:	f000 fc6e 	bl	8002230 <HAL_NVIC_EnableIRQ>
}
 8001954:	bf00      	nop
 8001956:	3730      	adds	r7, #48	@ 0x30
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40003c00 	.word	0x40003c00
 8001960:	58024400 	.word	0x58024400
 8001964:	58020400 	.word	0x58020400
 8001968:	58020800 	.word	0x58020800
 800196c:	40015000 	.word	0x40015000
 8001970:	58021400 	.word	0x58021400

08001974 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b0bc      	sub	sp, #240	@ 0xf0
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800197c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]
 8001984:	605a      	str	r2, [r3, #4]
 8001986:	609a      	str	r2, [r3, #8]
 8001988:	60da      	str	r2, [r3, #12]
 800198a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800198c:	f107 0318 	add.w	r3, r7, #24
 8001990:	22c0      	movs	r2, #192	@ 0xc0
 8001992:	2100      	movs	r1, #0
 8001994:	4618      	mov	r0, r3
 8001996:	f00b fec4 	bl	800d722 <memset>
  if(huart->Instance==USART2)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a55      	ldr	r2, [pc, #340]	@ (8001af4 <HAL_UART_MspInit+0x180>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d14e      	bne.n	8001a42 <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80019a4:	f04f 0202 	mov.w	r2, #2
 80019a8:	f04f 0300 	mov.w	r3, #0
 80019ac:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80019b0:	2300      	movs	r3, #0
 80019b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019b6:	f107 0318 	add.w	r3, r7, #24
 80019ba:	4618      	mov	r0, r3
 80019bc:	f002 fc4e 	bl	800425c <HAL_RCCEx_PeriphCLKConfig>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80019c6:	f7ff fefd 	bl	80017c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019ca:	4b4b      	ldr	r3, [pc, #300]	@ (8001af8 <HAL_UART_MspInit+0x184>)
 80019cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80019d0:	4a49      	ldr	r2, [pc, #292]	@ (8001af8 <HAL_UART_MspInit+0x184>)
 80019d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019d6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80019da:	4b47      	ldr	r3, [pc, #284]	@ (8001af8 <HAL_UART_MspInit+0x184>)
 80019dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80019e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019e4:	617b      	str	r3, [r7, #20]
 80019e6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e8:	4b43      	ldr	r3, [pc, #268]	@ (8001af8 <HAL_UART_MspInit+0x184>)
 80019ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019ee:	4a42      	ldr	r2, [pc, #264]	@ (8001af8 <HAL_UART_MspInit+0x184>)
 80019f0:	f043 0301 	orr.w	r3, r3, #1
 80019f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019f8:	4b3f      	ldr	r3, [pc, #252]	@ (8001af8 <HAL_UART_MspInit+0x184>)
 80019fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	613b      	str	r3, [r7, #16]
 8001a04:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a06:	230c      	movs	r3, #12
 8001a08:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a1e:	2307      	movs	r3, #7
 8001a20:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a24:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4834      	ldr	r0, [pc, #208]	@ (8001afc <HAL_UART_MspInit+0x188>)
 8001a2c:	f001 f9ea 	bl	8002e04 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001a30:	2200      	movs	r2, #0
 8001a32:	2105      	movs	r1, #5
 8001a34:	2026      	movs	r0, #38	@ 0x26
 8001a36:	f000 fbe1 	bl	80021fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a3a:	2026      	movs	r0, #38	@ 0x26
 8001a3c:	f000 fbf8 	bl	8002230 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001a40:	e053      	b.n	8001aea <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a2e      	ldr	r2, [pc, #184]	@ (8001b00 <HAL_UART_MspInit+0x18c>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d14e      	bne.n	8001aea <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001a4c:	f04f 0202 	mov.w	r2, #2
 8001a50:	f04f 0300 	mov.w	r3, #0
 8001a54:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a5e:	f107 0318 	add.w	r3, r7, #24
 8001a62:	4618      	mov	r0, r3
 8001a64:	f002 fbfa 	bl	800425c <HAL_RCCEx_PeriphCLKConfig>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <HAL_UART_MspInit+0xfe>
      Error_Handler();
 8001a6e:	f7ff fea9 	bl	80017c4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a72:	4b21      	ldr	r3, [pc, #132]	@ (8001af8 <HAL_UART_MspInit+0x184>)
 8001a74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a78:	4a1f      	ldr	r2, [pc, #124]	@ (8001af8 <HAL_UART_MspInit+0x184>)
 8001a7a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a7e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001a82:	4b1d      	ldr	r3, [pc, #116]	@ (8001af8 <HAL_UART_MspInit+0x184>)
 8001a84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a88:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a8c:	60fb      	str	r3, [r7, #12]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a90:	4b19      	ldr	r3, [pc, #100]	@ (8001af8 <HAL_UART_MspInit+0x184>)
 8001a92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a96:	4a18      	ldr	r2, [pc, #96]	@ (8001af8 <HAL_UART_MspInit+0x184>)
 8001a98:	f043 0302 	orr.w	r3, r3, #2
 8001a9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001aa0:	4b15      	ldr	r3, [pc, #84]	@ (8001af8 <HAL_UART_MspInit+0x184>)
 8001aa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001aa6:	f003 0302 	and.w	r3, r3, #2
 8001aaa:	60bb      	str	r3, [r7, #8]
 8001aac:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001aae:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ab2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ac8:	2307      	movs	r3, #7
 8001aca:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ace:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	480b      	ldr	r0, [pc, #44]	@ (8001b04 <HAL_UART_MspInit+0x190>)
 8001ad6:	f001 f995 	bl	8002e04 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001ada:	2200      	movs	r2, #0
 8001adc:	2105      	movs	r1, #5
 8001ade:	2027      	movs	r0, #39	@ 0x27
 8001ae0:	f000 fb8c 	bl	80021fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001ae4:	2027      	movs	r0, #39	@ 0x27
 8001ae6:	f000 fba3 	bl	8002230 <HAL_NVIC_EnableIRQ>
}
 8001aea:	bf00      	nop
 8001aec:	37f0      	adds	r7, #240	@ 0xf0
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40004400 	.word	0x40004400
 8001af8:	58024400 	.word	0x58024400
 8001afc:	58020000 	.word	0x58020000
 8001b00:	40004800 	.word	0x40004800
 8001b04:	58020400 	.word	0x58020400

08001b08 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08e      	sub	sp, #56	@ 0x38
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2b0f      	cmp	r3, #15
 8001b14:	d844      	bhi.n	8001ba0 <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8001b16:	2200      	movs	r2, #0
 8001b18:	6879      	ldr	r1, [r7, #4]
 8001b1a:	2019      	movs	r0, #25
 8001b1c:	f000 fb6e 	bl	80021fc <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001b20:	2019      	movs	r0, #25
 8001b22:	f000 fb85 	bl	8002230 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001b26:	4a24      	ldr	r2, [pc, #144]	@ (8001bb8 <HAL_InitTick+0xb0>)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001b2c:	4b23      	ldr	r3, [pc, #140]	@ (8001bbc <HAL_InitTick+0xb4>)
 8001b2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b32:	4a22      	ldr	r2, [pc, #136]	@ (8001bbc <HAL_InitTick+0xb4>)
 8001b34:	f043 0301 	orr.w	r3, r3, #1
 8001b38:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001b3c:	4b1f      	ldr	r3, [pc, #124]	@ (8001bbc <HAL_InitTick+0xb4>)
 8001b3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	60bb      	str	r3, [r7, #8]
 8001b48:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b4a:	f107 020c 	add.w	r2, r7, #12
 8001b4e:	f107 0310 	add.w	r3, r7, #16
 8001b52:	4611      	mov	r1, r2
 8001b54:	4618      	mov	r0, r3
 8001b56:	f002 fb3f 	bl	80041d8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001b5a:	f002 fb27 	bl	80041ac <HAL_RCC_GetPCLK2Freq>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	005b      	lsls	r3, r3, #1
 8001b62:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b66:	4a16      	ldr	r2, [pc, #88]	@ (8001bc0 <HAL_InitTick+0xb8>)
 8001b68:	fba2 2303 	umull	r2, r3, r2, r3
 8001b6c:	0c9b      	lsrs	r3, r3, #18
 8001b6e:	3b01      	subs	r3, #1
 8001b70:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001b72:	4b14      	ldr	r3, [pc, #80]	@ (8001bc4 <HAL_InitTick+0xbc>)
 8001b74:	4a14      	ldr	r2, [pc, #80]	@ (8001bc8 <HAL_InitTick+0xc0>)
 8001b76:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001b78:	4b12      	ldr	r3, [pc, #72]	@ (8001bc4 <HAL_InitTick+0xbc>)
 8001b7a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b7e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001b80:	4a10      	ldr	r2, [pc, #64]	@ (8001bc4 <HAL_InitTick+0xbc>)
 8001b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b84:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001b86:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc4 <HAL_InitTick+0xbc>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b8c:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc4 <HAL_InitTick+0xbc>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001b92:	480c      	ldr	r0, [pc, #48]	@ (8001bc4 <HAL_InitTick+0xbc>)
 8001b94:	f004 feab 	bl	80068ee <HAL_TIM_Base_Init>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d107      	bne.n	8001bae <HAL_InitTick+0xa6>
 8001b9e:	e001      	b.n	8001ba4 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e005      	b.n	8001bb0 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001ba4:	4807      	ldr	r0, [pc, #28]	@ (8001bc4 <HAL_InitTick+0xbc>)
 8001ba6:	f004 ff03 	bl	80069b0 <HAL_TIM_Base_Start_IT>
 8001baa:	4603      	mov	r3, r0
 8001bac:	e000      	b.n	8001bb0 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3738      	adds	r7, #56	@ 0x38
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	24000008 	.word	0x24000008
 8001bbc:	58024400 	.word	0x58024400
 8001bc0:	431bde83 	.word	0x431bde83
 8001bc4:	24000534 	.word	0x24000534
 8001bc8:	40010000 	.word	0x40010000

08001bcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bd0:	bf00      	nop
 8001bd2:	e7fd      	b.n	8001bd0 <NMI_Handler+0x4>

08001bd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bd8:	bf00      	nop
 8001bda:	e7fd      	b.n	8001bd8 <HardFault_Handler+0x4>

08001bdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001be0:	bf00      	nop
 8001be2:	e7fd      	b.n	8001be0 <MemManage_Handler+0x4>

08001be4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001be8:	bf00      	nop
 8001bea:	e7fd      	b.n	8001be8 <BusFault_Handler+0x4>

08001bec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bf0:	bf00      	nop
 8001bf2:	e7fd      	b.n	8001bf0 <UsageFault_Handler+0x4>

08001bf4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
	...

08001c04 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c08:	4802      	ldr	r0, [pc, #8]	@ (8001c14 <TIM1_UP_IRQHandler+0x10>)
 8001c0a:	f004 ff49 	bl	8006aa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001c0e:	bf00      	nop
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	24000534 	.word	0x24000534

08001c18 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c1c:	4802      	ldr	r0, [pc, #8]	@ (8001c28 <USART2_IRQHandler+0x10>)
 8001c1e:	f005 fb27 	bl	8007270 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	24000394 	.word	0x24000394

08001c2c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001c30:	4802      	ldr	r0, [pc, #8]	@ (8001c3c <USART3_IRQHandler+0x10>)
 8001c32:	f005 fb1d 	bl	8007270 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	24000460 	.word	0x24000460

08001c40 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8001c44:	4802      	ldr	r0, [pc, #8]	@ (8001c50 <SPI3_IRQHandler+0x10>)
 8001c46:	f004 fb47 	bl	80062d8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	2400022c 	.word	0x2400022c

08001c54 <SPI5_IRQHandler>:

/**
  * @brief This function handles SPI5 global interrupt.
  */
void SPI5_IRQHandler(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI5_IRQn 0 */

  /* USER CODE END SPI5_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi5);
 8001c58:	4802      	ldr	r0, [pc, #8]	@ (8001c64 <SPI5_IRQHandler+0x10>)
 8001c5a:	f004 fb3d 	bl	80062d8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI5_IRQn 1 */

  /* USER CODE END SPI5_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	240002e0 	.word	0x240002e0

08001c68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  return 1;
 8001c6c:	2301      	movs	r3, #1
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr

08001c78 <_kill>:

int _kill(int pid, int sig)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c82:	f00b fdff 	bl	800d884 <__errno>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2216      	movs	r2, #22
 8001c8a:	601a      	str	r2, [r3, #0]
  return -1;
 8001c8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3708      	adds	r7, #8
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <_exit>:

void _exit (int status)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ca0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f7ff ffe7 	bl	8001c78 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001caa:	bf00      	nop
 8001cac:	e7fd      	b.n	8001caa <_exit+0x12>

08001cae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b086      	sub	sp, #24
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	60f8      	str	r0, [r7, #12]
 8001cb6:	60b9      	str	r1, [r7, #8]
 8001cb8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cba:	2300      	movs	r3, #0
 8001cbc:	617b      	str	r3, [r7, #20]
 8001cbe:	e00a      	b.n	8001cd6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cc0:	f3af 8000 	nop.w
 8001cc4:	4601      	mov	r1, r0
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	1c5a      	adds	r2, r3, #1
 8001cca:	60ba      	str	r2, [r7, #8]
 8001ccc:	b2ca      	uxtb	r2, r1
 8001cce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	617b      	str	r3, [r7, #20]
 8001cd6:	697a      	ldr	r2, [r7, #20]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	dbf0      	blt.n	8001cc0 <_read+0x12>
  }

  return len;
 8001cde:	687b      	ldr	r3, [r7, #4]
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3718      	adds	r7, #24
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	60b9      	str	r1, [r7, #8]
 8001cf2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	e009      	b.n	8001d0e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	1c5a      	adds	r2, r3, #1
 8001cfe:	60ba      	str	r2, [r7, #8]
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	617b      	str	r3, [r7, #20]
 8001d0e:	697a      	ldr	r2, [r7, #20]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	dbf1      	blt.n	8001cfa <_write+0x12>
  }
  return len;
 8001d16:	687b      	ldr	r3, [r7, #4]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3718      	adds	r7, #24
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <_close>:

int _close(int file)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	370c      	adds	r7, #12
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d48:	605a      	str	r2, [r3, #4]
  return 0;
 8001d4a:	2300      	movs	r3, #0
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <_isatty>:

int _isatty(int file)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d60:	2301      	movs	r3, #1
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	b085      	sub	sp, #20
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	60f8      	str	r0, [r7, #12]
 8001d76:	60b9      	str	r1, [r7, #8]
 8001d78:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d7a:	2300      	movs	r3, #0
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3714      	adds	r7, #20
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b086      	sub	sp, #24
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d90:	4a14      	ldr	r2, [pc, #80]	@ (8001de4 <_sbrk+0x5c>)
 8001d92:	4b15      	ldr	r3, [pc, #84]	@ (8001de8 <_sbrk+0x60>)
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d9c:	4b13      	ldr	r3, [pc, #76]	@ (8001dec <_sbrk+0x64>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d102      	bne.n	8001daa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001da4:	4b11      	ldr	r3, [pc, #68]	@ (8001dec <_sbrk+0x64>)
 8001da6:	4a12      	ldr	r2, [pc, #72]	@ (8001df0 <_sbrk+0x68>)
 8001da8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001daa:	4b10      	ldr	r3, [pc, #64]	@ (8001dec <_sbrk+0x64>)
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4413      	add	r3, r2
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d207      	bcs.n	8001dc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001db8:	f00b fd64 	bl	800d884 <__errno>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	220c      	movs	r2, #12
 8001dc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc6:	e009      	b.n	8001ddc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dc8:	4b08      	ldr	r3, [pc, #32]	@ (8001dec <_sbrk+0x64>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dce:	4b07      	ldr	r3, [pc, #28]	@ (8001dec <_sbrk+0x64>)
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	4a05      	ldr	r2, [pc, #20]	@ (8001dec <_sbrk+0x64>)
 8001dd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dda:	68fb      	ldr	r3, [r7, #12]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	24080000 	.word	0x24080000
 8001de8:	00000400 	.word	0x00000400
 8001dec:	24000580 	.word	0x24000580
 8001df0:	240050b8 	.word	0x240050b8

08001df4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001df8:	4b43      	ldr	r3, [pc, #268]	@ (8001f08 <SystemInit+0x114>)
 8001dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dfe:	4a42      	ldr	r2, [pc, #264]	@ (8001f08 <SystemInit+0x114>)
 8001e00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001e08:	4b40      	ldr	r3, [pc, #256]	@ (8001f0c <SystemInit+0x118>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 030f 	and.w	r3, r3, #15
 8001e10:	2b06      	cmp	r3, #6
 8001e12:	d807      	bhi.n	8001e24 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001e14:	4b3d      	ldr	r3, [pc, #244]	@ (8001f0c <SystemInit+0x118>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f023 030f 	bic.w	r3, r3, #15
 8001e1c:	4a3b      	ldr	r2, [pc, #236]	@ (8001f0c <SystemInit+0x118>)
 8001e1e:	f043 0307 	orr.w	r3, r3, #7
 8001e22:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001e24:	4b3a      	ldr	r3, [pc, #232]	@ (8001f10 <SystemInit+0x11c>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a39      	ldr	r2, [pc, #228]	@ (8001f10 <SystemInit+0x11c>)
 8001e2a:	f043 0301 	orr.w	r3, r3, #1
 8001e2e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001e30:	4b37      	ldr	r3, [pc, #220]	@ (8001f10 <SystemInit+0x11c>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001e36:	4b36      	ldr	r3, [pc, #216]	@ (8001f10 <SystemInit+0x11c>)
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	4935      	ldr	r1, [pc, #212]	@ (8001f10 <SystemInit+0x11c>)
 8001e3c:	4b35      	ldr	r3, [pc, #212]	@ (8001f14 <SystemInit+0x120>)
 8001e3e:	4013      	ands	r3, r2
 8001e40:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001e42:	4b32      	ldr	r3, [pc, #200]	@ (8001f0c <SystemInit+0x118>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 0308 	and.w	r3, r3, #8
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d007      	beq.n	8001e5e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001e4e:	4b2f      	ldr	r3, [pc, #188]	@ (8001f0c <SystemInit+0x118>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f023 030f 	bic.w	r3, r3, #15
 8001e56:	4a2d      	ldr	r2, [pc, #180]	@ (8001f0c <SystemInit+0x118>)
 8001e58:	f043 0307 	orr.w	r3, r3, #7
 8001e5c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001e5e:	4b2c      	ldr	r3, [pc, #176]	@ (8001f10 <SystemInit+0x11c>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001e64:	4b2a      	ldr	r3, [pc, #168]	@ (8001f10 <SystemInit+0x11c>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001e6a:	4b29      	ldr	r3, [pc, #164]	@ (8001f10 <SystemInit+0x11c>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001e70:	4b27      	ldr	r3, [pc, #156]	@ (8001f10 <SystemInit+0x11c>)
 8001e72:	4a29      	ldr	r2, [pc, #164]	@ (8001f18 <SystemInit+0x124>)
 8001e74:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001e76:	4b26      	ldr	r3, [pc, #152]	@ (8001f10 <SystemInit+0x11c>)
 8001e78:	4a28      	ldr	r2, [pc, #160]	@ (8001f1c <SystemInit+0x128>)
 8001e7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001e7c:	4b24      	ldr	r3, [pc, #144]	@ (8001f10 <SystemInit+0x11c>)
 8001e7e:	4a28      	ldr	r2, [pc, #160]	@ (8001f20 <SystemInit+0x12c>)
 8001e80:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001e82:	4b23      	ldr	r3, [pc, #140]	@ (8001f10 <SystemInit+0x11c>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001e88:	4b21      	ldr	r3, [pc, #132]	@ (8001f10 <SystemInit+0x11c>)
 8001e8a:	4a25      	ldr	r2, [pc, #148]	@ (8001f20 <SystemInit+0x12c>)
 8001e8c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001e8e:	4b20      	ldr	r3, [pc, #128]	@ (8001f10 <SystemInit+0x11c>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001e94:	4b1e      	ldr	r3, [pc, #120]	@ (8001f10 <SystemInit+0x11c>)
 8001e96:	4a22      	ldr	r2, [pc, #136]	@ (8001f20 <SystemInit+0x12c>)
 8001e98:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001e9a:	4b1d      	ldr	r3, [pc, #116]	@ (8001f10 <SystemInit+0x11c>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001ea0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f10 <SystemInit+0x11c>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a1a      	ldr	r2, [pc, #104]	@ (8001f10 <SystemInit+0x11c>)
 8001ea6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001eaa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001eac:	4b18      	ldr	r3, [pc, #96]	@ (8001f10 <SystemInit+0x11c>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001eb2:	4b1c      	ldr	r3, [pc, #112]	@ (8001f24 <SystemInit+0x130>)
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	4b1c      	ldr	r3, [pc, #112]	@ (8001f28 <SystemInit+0x134>)
 8001eb8:	4013      	ands	r3, r2
 8001eba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001ebe:	d202      	bcs.n	8001ec6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001ec0:	4b1a      	ldr	r3, [pc, #104]	@ (8001f2c <SystemInit+0x138>)
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001ec6:	4b12      	ldr	r3, [pc, #72]	@ (8001f10 <SystemInit+0x11c>)
 8001ec8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001ecc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d113      	bne.n	8001efc <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001ed4:	4b0e      	ldr	r3, [pc, #56]	@ (8001f10 <SystemInit+0x11c>)
 8001ed6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001eda:	4a0d      	ldr	r2, [pc, #52]	@ (8001f10 <SystemInit+0x11c>)
 8001edc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ee0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001ee4:	4b12      	ldr	r3, [pc, #72]	@ (8001f30 <SystemInit+0x13c>)
 8001ee6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001eea:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001eec:	4b08      	ldr	r3, [pc, #32]	@ (8001f10 <SystemInit+0x11c>)
 8001eee:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001ef2:	4a07      	ldr	r2, [pc, #28]	@ (8001f10 <SystemInit+0x11c>)
 8001ef4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001ef8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001efc:	bf00      	nop
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	e000ed00 	.word	0xe000ed00
 8001f0c:	52002000 	.word	0x52002000
 8001f10:	58024400 	.word	0x58024400
 8001f14:	eaf6ed7f 	.word	0xeaf6ed7f
 8001f18:	02020200 	.word	0x02020200
 8001f1c:	01ff0000 	.word	0x01ff0000
 8001f20:	01010280 	.word	0x01010280
 8001f24:	5c001000 	.word	0x5c001000
 8001f28:	ffff0000 	.word	0xffff0000
 8001f2c:	51008108 	.word	0x51008108
 8001f30:	52004000 	.word	0x52004000

08001f34 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001f38:	4b09      	ldr	r3, [pc, #36]	@ (8001f60 <ExitRun0Mode+0x2c>)
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	4a08      	ldr	r2, [pc, #32]	@ (8001f60 <ExitRun0Mode+0x2c>)
 8001f3e:	f043 0302 	orr.w	r3, r3, #2
 8001f42:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001f44:	bf00      	nop
 8001f46:	4b06      	ldr	r3, [pc, #24]	@ (8001f60 <ExitRun0Mode+0x2c>)
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d0f9      	beq.n	8001f46 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001f52:	bf00      	nop
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	58024800 	.word	0x58024800

08001f64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001f64:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001fa0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001f68:	f7ff ffe4 	bl	8001f34 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001f6c:	f7ff ff42 	bl	8001df4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f70:	480c      	ldr	r0, [pc, #48]	@ (8001fa4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f72:	490d      	ldr	r1, [pc, #52]	@ (8001fa8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f74:	4a0d      	ldr	r2, [pc, #52]	@ (8001fac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f78:	e002      	b.n	8001f80 <LoopCopyDataInit>

08001f7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f7e:	3304      	adds	r3, #4

08001f80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f84:	d3f9      	bcc.n	8001f7a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f86:	4a0a      	ldr	r2, [pc, #40]	@ (8001fb0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f88:	4c0a      	ldr	r4, [pc, #40]	@ (8001fb4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f8c:	e001      	b.n	8001f92 <LoopFillZerobss>

08001f8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f90:	3204      	adds	r2, #4

08001f92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f94:	d3fb      	bcc.n	8001f8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f96:	f00b fc7b 	bl	800d890 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f9a:	f7ff f8c1 	bl	8001120 <main>
  bx  lr
 8001f9e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001fa0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001fa4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001fa8:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 8001fac:	08011534 	.word	0x08011534
  ldr r2, =_sbss
 8001fb0:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 8001fb4:	240050b8 	.word	0x240050b8

08001fb8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fb8:	e7fe      	b.n	8001fb8 <ADC3_IRQHandler>
	...

08001fbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fc2:	2003      	movs	r0, #3
 8001fc4:	f000 f90f 	bl	80021e6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001fc8:	f001 ff30 	bl	8003e2c <HAL_RCC_GetSysClockFreq>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	4b15      	ldr	r3, [pc, #84]	@ (8002024 <HAL_Init+0x68>)
 8001fd0:	699b      	ldr	r3, [r3, #24]
 8001fd2:	0a1b      	lsrs	r3, r3, #8
 8001fd4:	f003 030f 	and.w	r3, r3, #15
 8001fd8:	4913      	ldr	r1, [pc, #76]	@ (8002028 <HAL_Init+0x6c>)
 8001fda:	5ccb      	ldrb	r3, [r1, r3]
 8001fdc:	f003 031f 	and.w	r3, r3, #31
 8001fe0:	fa22 f303 	lsr.w	r3, r2, r3
 8001fe4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001fe6:	4b0f      	ldr	r3, [pc, #60]	@ (8002024 <HAL_Init+0x68>)
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	f003 030f 	and.w	r3, r3, #15
 8001fee:	4a0e      	ldr	r2, [pc, #56]	@ (8002028 <HAL_Init+0x6c>)
 8001ff0:	5cd3      	ldrb	r3, [r2, r3]
 8001ff2:	f003 031f 	and.w	r3, r3, #31
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	fa22 f303 	lsr.w	r3, r2, r3
 8001ffc:	4a0b      	ldr	r2, [pc, #44]	@ (800202c <HAL_Init+0x70>)
 8001ffe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002000:	4a0b      	ldr	r2, [pc, #44]	@ (8002030 <HAL_Init+0x74>)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002006:	200f      	movs	r0, #15
 8002008:	f7ff fd7e 	bl	8001b08 <HAL_InitTick>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e002      	b.n	800201c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002016:	f7ff fbdb 	bl	80017d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800201a:	2300      	movs	r3, #0
}
 800201c:	4618      	mov	r0, r3
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	58024400 	.word	0x58024400
 8002028:	080110c4 	.word	0x080110c4
 800202c:	24000004 	.word	0x24000004
 8002030:	24000000 	.word	0x24000000

08002034 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002038:	4b06      	ldr	r3, [pc, #24]	@ (8002054 <HAL_IncTick+0x20>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	461a      	mov	r2, r3
 800203e:	4b06      	ldr	r3, [pc, #24]	@ (8002058 <HAL_IncTick+0x24>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4413      	add	r3, r2
 8002044:	4a04      	ldr	r2, [pc, #16]	@ (8002058 <HAL_IncTick+0x24>)
 8002046:	6013      	str	r3, [r2, #0]
}
 8002048:	bf00      	nop
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	2400000c 	.word	0x2400000c
 8002058:	24000584 	.word	0x24000584

0800205c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  return uwTick;
 8002060:	4b03      	ldr	r3, [pc, #12]	@ (8002070 <HAL_GetTick+0x14>)
 8002062:	681b      	ldr	r3, [r3, #0]
}
 8002064:	4618      	mov	r0, r3
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	24000584 	.word	0x24000584

08002074 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002078:	4b03      	ldr	r3, [pc, #12]	@ (8002088 <HAL_GetREVID+0x14>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	0c1b      	lsrs	r3, r3, #16
}
 800207e:	4618      	mov	r0, r3
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr
 8002088:	5c001000 	.word	0x5c001000

0800208c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800208c:	b480      	push	{r7}
 800208e:	b085      	sub	sp, #20
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f003 0307 	and.w	r3, r3, #7
 800209a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800209c:	4b0b      	ldr	r3, [pc, #44]	@ (80020cc <__NVIC_SetPriorityGrouping+0x40>)
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020a2:	68ba      	ldr	r2, [r7, #8]
 80020a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020a8:	4013      	ands	r3, r2
 80020aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80020b4:	4b06      	ldr	r3, [pc, #24]	@ (80020d0 <__NVIC_SetPriorityGrouping+0x44>)
 80020b6:	4313      	orrs	r3, r2
 80020b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ba:	4a04      	ldr	r2, [pc, #16]	@ (80020cc <__NVIC_SetPriorityGrouping+0x40>)
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	60d3      	str	r3, [r2, #12]
}
 80020c0:	bf00      	nop
 80020c2:	3714      	adds	r7, #20
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr
 80020cc:	e000ed00 	.word	0xe000ed00
 80020d0:	05fa0000 	.word	0x05fa0000

080020d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020d8:	4b04      	ldr	r3, [pc, #16]	@ (80020ec <__NVIC_GetPriorityGrouping+0x18>)
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	0a1b      	lsrs	r3, r3, #8
 80020de:	f003 0307 	and.w	r3, r3, #7
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr
 80020ec:	e000ed00 	.word	0xe000ed00

080020f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	4603      	mov	r3, r0
 80020f8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80020fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	db0b      	blt.n	800211a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002102:	88fb      	ldrh	r3, [r7, #6]
 8002104:	f003 021f 	and.w	r2, r3, #31
 8002108:	4907      	ldr	r1, [pc, #28]	@ (8002128 <__NVIC_EnableIRQ+0x38>)
 800210a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800210e:	095b      	lsrs	r3, r3, #5
 8002110:	2001      	movs	r0, #1
 8002112:	fa00 f202 	lsl.w	r2, r0, r2
 8002116:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800211a:	bf00      	nop
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	e000e100 	.word	0xe000e100

0800212c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	4603      	mov	r3, r0
 8002134:	6039      	str	r1, [r7, #0]
 8002136:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002138:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800213c:	2b00      	cmp	r3, #0
 800213e:	db0a      	blt.n	8002156 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	b2da      	uxtb	r2, r3
 8002144:	490c      	ldr	r1, [pc, #48]	@ (8002178 <__NVIC_SetPriority+0x4c>)
 8002146:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800214a:	0112      	lsls	r2, r2, #4
 800214c:	b2d2      	uxtb	r2, r2
 800214e:	440b      	add	r3, r1
 8002150:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002154:	e00a      	b.n	800216c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	b2da      	uxtb	r2, r3
 800215a:	4908      	ldr	r1, [pc, #32]	@ (800217c <__NVIC_SetPriority+0x50>)
 800215c:	88fb      	ldrh	r3, [r7, #6]
 800215e:	f003 030f 	and.w	r3, r3, #15
 8002162:	3b04      	subs	r3, #4
 8002164:	0112      	lsls	r2, r2, #4
 8002166:	b2d2      	uxtb	r2, r2
 8002168:	440b      	add	r3, r1
 800216a:	761a      	strb	r2, [r3, #24]
}
 800216c:	bf00      	nop
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr
 8002178:	e000e100 	.word	0xe000e100
 800217c:	e000ed00 	.word	0xe000ed00

08002180 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002180:	b480      	push	{r7}
 8002182:	b089      	sub	sp, #36	@ 0x24
 8002184:	af00      	add	r7, sp, #0
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	60b9      	str	r1, [r7, #8]
 800218a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f003 0307 	and.w	r3, r3, #7
 8002192:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	f1c3 0307 	rsb	r3, r3, #7
 800219a:	2b04      	cmp	r3, #4
 800219c:	bf28      	it	cs
 800219e:	2304      	movcs	r3, #4
 80021a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	3304      	adds	r3, #4
 80021a6:	2b06      	cmp	r3, #6
 80021a8:	d902      	bls.n	80021b0 <NVIC_EncodePriority+0x30>
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	3b03      	subs	r3, #3
 80021ae:	e000      	b.n	80021b2 <NVIC_EncodePriority+0x32>
 80021b0:	2300      	movs	r3, #0
 80021b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021b4:	f04f 32ff 	mov.w	r2, #4294967295
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	43da      	mvns	r2, r3
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	401a      	ands	r2, r3
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021c8:	f04f 31ff 	mov.w	r1, #4294967295
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	fa01 f303 	lsl.w	r3, r1, r3
 80021d2:	43d9      	mvns	r1, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021d8:	4313      	orrs	r3, r2
         );
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3724      	adds	r7, #36	@ 0x24
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr

080021e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b082      	sub	sp, #8
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f7ff ff4c 	bl	800208c <__NVIC_SetPriorityGrouping>
}
 80021f4:	bf00      	nop
 80021f6:	3708      	adds	r7, #8
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	4603      	mov	r3, r0
 8002204:	60b9      	str	r1, [r7, #8]
 8002206:	607a      	str	r2, [r7, #4]
 8002208:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800220a:	f7ff ff63 	bl	80020d4 <__NVIC_GetPriorityGrouping>
 800220e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	68b9      	ldr	r1, [r7, #8]
 8002214:	6978      	ldr	r0, [r7, #20]
 8002216:	f7ff ffb3 	bl	8002180 <NVIC_EncodePriority>
 800221a:	4602      	mov	r2, r0
 800221c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002220:	4611      	mov	r1, r2
 8002222:	4618      	mov	r0, r3
 8002224:	f7ff ff82 	bl	800212c <__NVIC_SetPriority>
}
 8002228:	bf00      	nop
 800222a:	3718      	adds	r7, #24
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}

08002230 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	4603      	mov	r3, r0
 8002238:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800223a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800223e:	4618      	mov	r0, r3
 8002240:	f7ff ff56 	bl	80020f0 <__NVIC_EnableIRQ>
}
 8002244:	bf00      	nop
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}

0800224c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002250:	f3bf 8f5f 	dmb	sy
}
 8002254:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002256:	4b07      	ldr	r3, [pc, #28]	@ (8002274 <HAL_MPU_Disable+0x28>)
 8002258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800225a:	4a06      	ldr	r2, [pc, #24]	@ (8002274 <HAL_MPU_Disable+0x28>)
 800225c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002260:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002262:	4b05      	ldr	r3, [pc, #20]	@ (8002278 <HAL_MPU_Disable+0x2c>)
 8002264:	2200      	movs	r2, #0
 8002266:	605a      	str	r2, [r3, #4]
}
 8002268:	bf00      	nop
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	e000ed00 	.word	0xe000ed00
 8002278:	e000ed90 	.word	0xe000ed90

0800227c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002284:	4a0b      	ldr	r2, [pc, #44]	@ (80022b4 <HAL_MPU_Enable+0x38>)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f043 0301 	orr.w	r3, r3, #1
 800228c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800228e:	4b0a      	ldr	r3, [pc, #40]	@ (80022b8 <HAL_MPU_Enable+0x3c>)
 8002290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002292:	4a09      	ldr	r2, [pc, #36]	@ (80022b8 <HAL_MPU_Enable+0x3c>)
 8002294:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002298:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800229a:	f3bf 8f4f 	dsb	sy
}
 800229e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80022a0:	f3bf 8f6f 	isb	sy
}
 80022a4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80022a6:	bf00      	nop
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	e000ed90 	.word	0xe000ed90
 80022b8:	e000ed00 	.word	0xe000ed00

080022bc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	785a      	ldrb	r2, [r3, #1]
 80022c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002338 <HAL_MPU_ConfigRegion+0x7c>)
 80022ca:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80022cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002338 <HAL_MPU_ConfigRegion+0x7c>)
 80022ce:	691b      	ldr	r3, [r3, #16]
 80022d0:	4a19      	ldr	r2, [pc, #100]	@ (8002338 <HAL_MPU_ConfigRegion+0x7c>)
 80022d2:	f023 0301 	bic.w	r3, r3, #1
 80022d6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80022d8:	4a17      	ldr	r2, [pc, #92]	@ (8002338 <HAL_MPU_ConfigRegion+0x7c>)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	7b1b      	ldrb	r3, [r3, #12]
 80022e4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	7adb      	ldrb	r3, [r3, #11]
 80022ea:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80022ec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	7a9b      	ldrb	r3, [r3, #10]
 80022f2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80022f4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	7b5b      	ldrb	r3, [r3, #13]
 80022fa:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80022fc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	7b9b      	ldrb	r3, [r3, #14]
 8002302:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002304:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	7bdb      	ldrb	r3, [r3, #15]
 800230a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800230c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	7a5b      	ldrb	r3, [r3, #9]
 8002312:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002314:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	7a1b      	ldrb	r3, [r3, #8]
 800231a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800231c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	7812      	ldrb	r2, [r2, #0]
 8002322:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002324:	4a04      	ldr	r2, [pc, #16]	@ (8002338 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002326:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002328:	6113      	str	r3, [r2, #16]
}
 800232a:	bf00      	nop
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	e000ed90 	.word	0xe000ed90

0800233c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b086      	sub	sp, #24
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002344:	f7ff fe8a 	bl	800205c <HAL_GetTick>
 8002348:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d101      	bne.n	8002354 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e2dc      	b.n	800290e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800235a:	b2db      	uxtb	r3, r3
 800235c:	2b02      	cmp	r3, #2
 800235e:	d008      	beq.n	8002372 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2280      	movs	r2, #128	@ 0x80
 8002364:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e2cd      	b.n	800290e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a76      	ldr	r2, [pc, #472]	@ (8002550 <HAL_DMA_Abort+0x214>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d04a      	beq.n	8002412 <HAL_DMA_Abort+0xd6>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a74      	ldr	r2, [pc, #464]	@ (8002554 <HAL_DMA_Abort+0x218>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d045      	beq.n	8002412 <HAL_DMA_Abort+0xd6>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a73      	ldr	r2, [pc, #460]	@ (8002558 <HAL_DMA_Abort+0x21c>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d040      	beq.n	8002412 <HAL_DMA_Abort+0xd6>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a71      	ldr	r2, [pc, #452]	@ (800255c <HAL_DMA_Abort+0x220>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d03b      	beq.n	8002412 <HAL_DMA_Abort+0xd6>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a70      	ldr	r2, [pc, #448]	@ (8002560 <HAL_DMA_Abort+0x224>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d036      	beq.n	8002412 <HAL_DMA_Abort+0xd6>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a6e      	ldr	r2, [pc, #440]	@ (8002564 <HAL_DMA_Abort+0x228>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d031      	beq.n	8002412 <HAL_DMA_Abort+0xd6>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a6d      	ldr	r2, [pc, #436]	@ (8002568 <HAL_DMA_Abort+0x22c>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d02c      	beq.n	8002412 <HAL_DMA_Abort+0xd6>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a6b      	ldr	r2, [pc, #428]	@ (800256c <HAL_DMA_Abort+0x230>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d027      	beq.n	8002412 <HAL_DMA_Abort+0xd6>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a6a      	ldr	r2, [pc, #424]	@ (8002570 <HAL_DMA_Abort+0x234>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d022      	beq.n	8002412 <HAL_DMA_Abort+0xd6>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a68      	ldr	r2, [pc, #416]	@ (8002574 <HAL_DMA_Abort+0x238>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d01d      	beq.n	8002412 <HAL_DMA_Abort+0xd6>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a67      	ldr	r2, [pc, #412]	@ (8002578 <HAL_DMA_Abort+0x23c>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d018      	beq.n	8002412 <HAL_DMA_Abort+0xd6>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a65      	ldr	r2, [pc, #404]	@ (800257c <HAL_DMA_Abort+0x240>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d013      	beq.n	8002412 <HAL_DMA_Abort+0xd6>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a64      	ldr	r2, [pc, #400]	@ (8002580 <HAL_DMA_Abort+0x244>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d00e      	beq.n	8002412 <HAL_DMA_Abort+0xd6>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a62      	ldr	r2, [pc, #392]	@ (8002584 <HAL_DMA_Abort+0x248>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d009      	beq.n	8002412 <HAL_DMA_Abort+0xd6>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a61      	ldr	r2, [pc, #388]	@ (8002588 <HAL_DMA_Abort+0x24c>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d004      	beq.n	8002412 <HAL_DMA_Abort+0xd6>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a5f      	ldr	r2, [pc, #380]	@ (800258c <HAL_DMA_Abort+0x250>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d101      	bne.n	8002416 <HAL_DMA_Abort+0xda>
 8002412:	2301      	movs	r3, #1
 8002414:	e000      	b.n	8002418 <HAL_DMA_Abort+0xdc>
 8002416:	2300      	movs	r3, #0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d013      	beq.n	8002444 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f022 021e 	bic.w	r2, r2, #30
 800242a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	695a      	ldr	r2, [r3, #20]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800243a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	617b      	str	r3, [r7, #20]
 8002442:	e00a      	b.n	800245a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f022 020e 	bic.w	r2, r2, #14
 8002452:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a3c      	ldr	r2, [pc, #240]	@ (8002550 <HAL_DMA_Abort+0x214>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d072      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a3a      	ldr	r2, [pc, #232]	@ (8002554 <HAL_DMA_Abort+0x218>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d06d      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a39      	ldr	r2, [pc, #228]	@ (8002558 <HAL_DMA_Abort+0x21c>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d068      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a37      	ldr	r2, [pc, #220]	@ (800255c <HAL_DMA_Abort+0x220>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d063      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a36      	ldr	r2, [pc, #216]	@ (8002560 <HAL_DMA_Abort+0x224>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d05e      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a34      	ldr	r2, [pc, #208]	@ (8002564 <HAL_DMA_Abort+0x228>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d059      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a33      	ldr	r2, [pc, #204]	@ (8002568 <HAL_DMA_Abort+0x22c>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d054      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a31      	ldr	r2, [pc, #196]	@ (800256c <HAL_DMA_Abort+0x230>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d04f      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a30      	ldr	r2, [pc, #192]	@ (8002570 <HAL_DMA_Abort+0x234>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d04a      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a2e      	ldr	r2, [pc, #184]	@ (8002574 <HAL_DMA_Abort+0x238>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d045      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a2d      	ldr	r2, [pc, #180]	@ (8002578 <HAL_DMA_Abort+0x23c>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d040      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a2b      	ldr	r2, [pc, #172]	@ (800257c <HAL_DMA_Abort+0x240>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d03b      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a2a      	ldr	r2, [pc, #168]	@ (8002580 <HAL_DMA_Abort+0x244>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d036      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a28      	ldr	r2, [pc, #160]	@ (8002584 <HAL_DMA_Abort+0x248>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d031      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a27      	ldr	r2, [pc, #156]	@ (8002588 <HAL_DMA_Abort+0x24c>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d02c      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a25      	ldr	r2, [pc, #148]	@ (800258c <HAL_DMA_Abort+0x250>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d027      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a24      	ldr	r2, [pc, #144]	@ (8002590 <HAL_DMA_Abort+0x254>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d022      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a22      	ldr	r2, [pc, #136]	@ (8002594 <HAL_DMA_Abort+0x258>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d01d      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a21      	ldr	r2, [pc, #132]	@ (8002598 <HAL_DMA_Abort+0x25c>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d018      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a1f      	ldr	r2, [pc, #124]	@ (800259c <HAL_DMA_Abort+0x260>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d013      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a1e      	ldr	r2, [pc, #120]	@ (80025a0 <HAL_DMA_Abort+0x264>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d00e      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a1c      	ldr	r2, [pc, #112]	@ (80025a4 <HAL_DMA_Abort+0x268>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d009      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a1b      	ldr	r2, [pc, #108]	@ (80025a8 <HAL_DMA_Abort+0x26c>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d004      	beq.n	800254a <HAL_DMA_Abort+0x20e>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a19      	ldr	r2, [pc, #100]	@ (80025ac <HAL_DMA_Abort+0x270>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d132      	bne.n	80025b0 <HAL_DMA_Abort+0x274>
 800254a:	2301      	movs	r3, #1
 800254c:	e031      	b.n	80025b2 <HAL_DMA_Abort+0x276>
 800254e:	bf00      	nop
 8002550:	40020010 	.word	0x40020010
 8002554:	40020028 	.word	0x40020028
 8002558:	40020040 	.word	0x40020040
 800255c:	40020058 	.word	0x40020058
 8002560:	40020070 	.word	0x40020070
 8002564:	40020088 	.word	0x40020088
 8002568:	400200a0 	.word	0x400200a0
 800256c:	400200b8 	.word	0x400200b8
 8002570:	40020410 	.word	0x40020410
 8002574:	40020428 	.word	0x40020428
 8002578:	40020440 	.word	0x40020440
 800257c:	40020458 	.word	0x40020458
 8002580:	40020470 	.word	0x40020470
 8002584:	40020488 	.word	0x40020488
 8002588:	400204a0 	.word	0x400204a0
 800258c:	400204b8 	.word	0x400204b8
 8002590:	58025408 	.word	0x58025408
 8002594:	5802541c 	.word	0x5802541c
 8002598:	58025430 	.word	0x58025430
 800259c:	58025444 	.word	0x58025444
 80025a0:	58025458 	.word	0x58025458
 80025a4:	5802546c 	.word	0x5802546c
 80025a8:	58025480 	.word	0x58025480
 80025ac:	58025494 	.word	0x58025494
 80025b0:	2300      	movs	r3, #0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d007      	beq.n	80025c6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80025c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a6d      	ldr	r2, [pc, #436]	@ (8002780 <HAL_DMA_Abort+0x444>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d04a      	beq.n	8002666 <HAL_DMA_Abort+0x32a>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a6b      	ldr	r2, [pc, #428]	@ (8002784 <HAL_DMA_Abort+0x448>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d045      	beq.n	8002666 <HAL_DMA_Abort+0x32a>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a6a      	ldr	r2, [pc, #424]	@ (8002788 <HAL_DMA_Abort+0x44c>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d040      	beq.n	8002666 <HAL_DMA_Abort+0x32a>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a68      	ldr	r2, [pc, #416]	@ (800278c <HAL_DMA_Abort+0x450>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d03b      	beq.n	8002666 <HAL_DMA_Abort+0x32a>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a67      	ldr	r2, [pc, #412]	@ (8002790 <HAL_DMA_Abort+0x454>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d036      	beq.n	8002666 <HAL_DMA_Abort+0x32a>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a65      	ldr	r2, [pc, #404]	@ (8002794 <HAL_DMA_Abort+0x458>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d031      	beq.n	8002666 <HAL_DMA_Abort+0x32a>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a64      	ldr	r2, [pc, #400]	@ (8002798 <HAL_DMA_Abort+0x45c>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d02c      	beq.n	8002666 <HAL_DMA_Abort+0x32a>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a62      	ldr	r2, [pc, #392]	@ (800279c <HAL_DMA_Abort+0x460>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d027      	beq.n	8002666 <HAL_DMA_Abort+0x32a>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a61      	ldr	r2, [pc, #388]	@ (80027a0 <HAL_DMA_Abort+0x464>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d022      	beq.n	8002666 <HAL_DMA_Abort+0x32a>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a5f      	ldr	r2, [pc, #380]	@ (80027a4 <HAL_DMA_Abort+0x468>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d01d      	beq.n	8002666 <HAL_DMA_Abort+0x32a>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a5e      	ldr	r2, [pc, #376]	@ (80027a8 <HAL_DMA_Abort+0x46c>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d018      	beq.n	8002666 <HAL_DMA_Abort+0x32a>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a5c      	ldr	r2, [pc, #368]	@ (80027ac <HAL_DMA_Abort+0x470>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d013      	beq.n	8002666 <HAL_DMA_Abort+0x32a>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a5b      	ldr	r2, [pc, #364]	@ (80027b0 <HAL_DMA_Abort+0x474>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d00e      	beq.n	8002666 <HAL_DMA_Abort+0x32a>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a59      	ldr	r2, [pc, #356]	@ (80027b4 <HAL_DMA_Abort+0x478>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d009      	beq.n	8002666 <HAL_DMA_Abort+0x32a>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a58      	ldr	r2, [pc, #352]	@ (80027b8 <HAL_DMA_Abort+0x47c>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d004      	beq.n	8002666 <HAL_DMA_Abort+0x32a>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a56      	ldr	r2, [pc, #344]	@ (80027bc <HAL_DMA_Abort+0x480>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d108      	bne.n	8002678 <HAL_DMA_Abort+0x33c>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f022 0201 	bic.w	r2, r2, #1
 8002674:	601a      	str	r2, [r3, #0]
 8002676:	e007      	b.n	8002688 <HAL_DMA_Abort+0x34c>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f022 0201 	bic.w	r2, r2, #1
 8002686:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002688:	e013      	b.n	80026b2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800268a:	f7ff fce7 	bl	800205c <HAL_GetTick>
 800268e:	4602      	mov	r2, r0
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	2b05      	cmp	r3, #5
 8002696:	d90c      	bls.n	80026b2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2220      	movs	r2, #32
 800269c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2203      	movs	r2, #3
 80026a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e12d      	b.n	800290e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 0301 	and.w	r3, r3, #1
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d1e5      	bne.n	800268a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a2f      	ldr	r2, [pc, #188]	@ (8002780 <HAL_DMA_Abort+0x444>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d04a      	beq.n	800275e <HAL_DMA_Abort+0x422>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a2d      	ldr	r2, [pc, #180]	@ (8002784 <HAL_DMA_Abort+0x448>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d045      	beq.n	800275e <HAL_DMA_Abort+0x422>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a2c      	ldr	r2, [pc, #176]	@ (8002788 <HAL_DMA_Abort+0x44c>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d040      	beq.n	800275e <HAL_DMA_Abort+0x422>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a2a      	ldr	r2, [pc, #168]	@ (800278c <HAL_DMA_Abort+0x450>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d03b      	beq.n	800275e <HAL_DMA_Abort+0x422>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a29      	ldr	r2, [pc, #164]	@ (8002790 <HAL_DMA_Abort+0x454>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d036      	beq.n	800275e <HAL_DMA_Abort+0x422>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a27      	ldr	r2, [pc, #156]	@ (8002794 <HAL_DMA_Abort+0x458>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d031      	beq.n	800275e <HAL_DMA_Abort+0x422>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a26      	ldr	r2, [pc, #152]	@ (8002798 <HAL_DMA_Abort+0x45c>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d02c      	beq.n	800275e <HAL_DMA_Abort+0x422>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a24      	ldr	r2, [pc, #144]	@ (800279c <HAL_DMA_Abort+0x460>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d027      	beq.n	800275e <HAL_DMA_Abort+0x422>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a23      	ldr	r2, [pc, #140]	@ (80027a0 <HAL_DMA_Abort+0x464>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d022      	beq.n	800275e <HAL_DMA_Abort+0x422>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a21      	ldr	r2, [pc, #132]	@ (80027a4 <HAL_DMA_Abort+0x468>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d01d      	beq.n	800275e <HAL_DMA_Abort+0x422>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a20      	ldr	r2, [pc, #128]	@ (80027a8 <HAL_DMA_Abort+0x46c>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d018      	beq.n	800275e <HAL_DMA_Abort+0x422>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a1e      	ldr	r2, [pc, #120]	@ (80027ac <HAL_DMA_Abort+0x470>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d013      	beq.n	800275e <HAL_DMA_Abort+0x422>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a1d      	ldr	r2, [pc, #116]	@ (80027b0 <HAL_DMA_Abort+0x474>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d00e      	beq.n	800275e <HAL_DMA_Abort+0x422>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a1b      	ldr	r2, [pc, #108]	@ (80027b4 <HAL_DMA_Abort+0x478>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d009      	beq.n	800275e <HAL_DMA_Abort+0x422>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a1a      	ldr	r2, [pc, #104]	@ (80027b8 <HAL_DMA_Abort+0x47c>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d004      	beq.n	800275e <HAL_DMA_Abort+0x422>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a18      	ldr	r2, [pc, #96]	@ (80027bc <HAL_DMA_Abort+0x480>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d101      	bne.n	8002762 <HAL_DMA_Abort+0x426>
 800275e:	2301      	movs	r3, #1
 8002760:	e000      	b.n	8002764 <HAL_DMA_Abort+0x428>
 8002762:	2300      	movs	r3, #0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d02b      	beq.n	80027c0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800276c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002772:	f003 031f 	and.w	r3, r3, #31
 8002776:	223f      	movs	r2, #63	@ 0x3f
 8002778:	409a      	lsls	r2, r3
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	609a      	str	r2, [r3, #8]
 800277e:	e02a      	b.n	80027d6 <HAL_DMA_Abort+0x49a>
 8002780:	40020010 	.word	0x40020010
 8002784:	40020028 	.word	0x40020028
 8002788:	40020040 	.word	0x40020040
 800278c:	40020058 	.word	0x40020058
 8002790:	40020070 	.word	0x40020070
 8002794:	40020088 	.word	0x40020088
 8002798:	400200a0 	.word	0x400200a0
 800279c:	400200b8 	.word	0x400200b8
 80027a0:	40020410 	.word	0x40020410
 80027a4:	40020428 	.word	0x40020428
 80027a8:	40020440 	.word	0x40020440
 80027ac:	40020458 	.word	0x40020458
 80027b0:	40020470 	.word	0x40020470
 80027b4:	40020488 	.word	0x40020488
 80027b8:	400204a0 	.word	0x400204a0
 80027bc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027c4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ca:	f003 031f 	and.w	r3, r3, #31
 80027ce:	2201      	movs	r2, #1
 80027d0:	409a      	lsls	r2, r3
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a4f      	ldr	r2, [pc, #316]	@ (8002918 <HAL_DMA_Abort+0x5dc>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d072      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a4d      	ldr	r2, [pc, #308]	@ (800291c <HAL_DMA_Abort+0x5e0>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d06d      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a4c      	ldr	r2, [pc, #304]	@ (8002920 <HAL_DMA_Abort+0x5e4>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d068      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a4a      	ldr	r2, [pc, #296]	@ (8002924 <HAL_DMA_Abort+0x5e8>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d063      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a49      	ldr	r2, [pc, #292]	@ (8002928 <HAL_DMA_Abort+0x5ec>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d05e      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a47      	ldr	r2, [pc, #284]	@ (800292c <HAL_DMA_Abort+0x5f0>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d059      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a46      	ldr	r2, [pc, #280]	@ (8002930 <HAL_DMA_Abort+0x5f4>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d054      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a44      	ldr	r2, [pc, #272]	@ (8002934 <HAL_DMA_Abort+0x5f8>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d04f      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a43      	ldr	r2, [pc, #268]	@ (8002938 <HAL_DMA_Abort+0x5fc>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d04a      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a41      	ldr	r2, [pc, #260]	@ (800293c <HAL_DMA_Abort+0x600>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d045      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a40      	ldr	r2, [pc, #256]	@ (8002940 <HAL_DMA_Abort+0x604>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d040      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a3e      	ldr	r2, [pc, #248]	@ (8002944 <HAL_DMA_Abort+0x608>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d03b      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a3d      	ldr	r2, [pc, #244]	@ (8002948 <HAL_DMA_Abort+0x60c>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d036      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a3b      	ldr	r2, [pc, #236]	@ (800294c <HAL_DMA_Abort+0x610>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d031      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a3a      	ldr	r2, [pc, #232]	@ (8002950 <HAL_DMA_Abort+0x614>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d02c      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a38      	ldr	r2, [pc, #224]	@ (8002954 <HAL_DMA_Abort+0x618>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d027      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a37      	ldr	r2, [pc, #220]	@ (8002958 <HAL_DMA_Abort+0x61c>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d022      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a35      	ldr	r2, [pc, #212]	@ (800295c <HAL_DMA_Abort+0x620>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d01d      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a34      	ldr	r2, [pc, #208]	@ (8002960 <HAL_DMA_Abort+0x624>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d018      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a32      	ldr	r2, [pc, #200]	@ (8002964 <HAL_DMA_Abort+0x628>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d013      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a31      	ldr	r2, [pc, #196]	@ (8002968 <HAL_DMA_Abort+0x62c>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d00e      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a2f      	ldr	r2, [pc, #188]	@ (800296c <HAL_DMA_Abort+0x630>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d009      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a2e      	ldr	r2, [pc, #184]	@ (8002970 <HAL_DMA_Abort+0x634>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d004      	beq.n	80028c6 <HAL_DMA_Abort+0x58a>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a2c      	ldr	r2, [pc, #176]	@ (8002974 <HAL_DMA_Abort+0x638>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d101      	bne.n	80028ca <HAL_DMA_Abort+0x58e>
 80028c6:	2301      	movs	r3, #1
 80028c8:	e000      	b.n	80028cc <HAL_DMA_Abort+0x590>
 80028ca:	2300      	movs	r3, #0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d015      	beq.n	80028fc <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80028d8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d00c      	beq.n	80028fc <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80028ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80028f0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80028fa:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	3718      	adds	r7, #24
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40020010 	.word	0x40020010
 800291c:	40020028 	.word	0x40020028
 8002920:	40020040 	.word	0x40020040
 8002924:	40020058 	.word	0x40020058
 8002928:	40020070 	.word	0x40020070
 800292c:	40020088 	.word	0x40020088
 8002930:	400200a0 	.word	0x400200a0
 8002934:	400200b8 	.word	0x400200b8
 8002938:	40020410 	.word	0x40020410
 800293c:	40020428 	.word	0x40020428
 8002940:	40020440 	.word	0x40020440
 8002944:	40020458 	.word	0x40020458
 8002948:	40020470 	.word	0x40020470
 800294c:	40020488 	.word	0x40020488
 8002950:	400204a0 	.word	0x400204a0
 8002954:	400204b8 	.word	0x400204b8
 8002958:	58025408 	.word	0x58025408
 800295c:	5802541c 	.word	0x5802541c
 8002960:	58025430 	.word	0x58025430
 8002964:	58025444 	.word	0x58025444
 8002968:	58025458 	.word	0x58025458
 800296c:	5802546c 	.word	0x5802546c
 8002970:	58025480 	.word	0x58025480
 8002974:	58025494 	.word	0x58025494

08002978 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d101      	bne.n	800298a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	e237      	b.n	8002dfa <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002990:	b2db      	uxtb	r3, r3
 8002992:	2b02      	cmp	r3, #2
 8002994:	d004      	beq.n	80029a0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2280      	movs	r2, #128	@ 0x80
 800299a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e22c      	b.n	8002dfa <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a5c      	ldr	r2, [pc, #368]	@ (8002b18 <HAL_DMA_Abort_IT+0x1a0>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d04a      	beq.n	8002a40 <HAL_DMA_Abort_IT+0xc8>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a5b      	ldr	r2, [pc, #364]	@ (8002b1c <HAL_DMA_Abort_IT+0x1a4>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d045      	beq.n	8002a40 <HAL_DMA_Abort_IT+0xc8>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a59      	ldr	r2, [pc, #356]	@ (8002b20 <HAL_DMA_Abort_IT+0x1a8>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d040      	beq.n	8002a40 <HAL_DMA_Abort_IT+0xc8>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a58      	ldr	r2, [pc, #352]	@ (8002b24 <HAL_DMA_Abort_IT+0x1ac>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d03b      	beq.n	8002a40 <HAL_DMA_Abort_IT+0xc8>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a56      	ldr	r2, [pc, #344]	@ (8002b28 <HAL_DMA_Abort_IT+0x1b0>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d036      	beq.n	8002a40 <HAL_DMA_Abort_IT+0xc8>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a55      	ldr	r2, [pc, #340]	@ (8002b2c <HAL_DMA_Abort_IT+0x1b4>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d031      	beq.n	8002a40 <HAL_DMA_Abort_IT+0xc8>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a53      	ldr	r2, [pc, #332]	@ (8002b30 <HAL_DMA_Abort_IT+0x1b8>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d02c      	beq.n	8002a40 <HAL_DMA_Abort_IT+0xc8>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a52      	ldr	r2, [pc, #328]	@ (8002b34 <HAL_DMA_Abort_IT+0x1bc>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d027      	beq.n	8002a40 <HAL_DMA_Abort_IT+0xc8>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a50      	ldr	r2, [pc, #320]	@ (8002b38 <HAL_DMA_Abort_IT+0x1c0>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d022      	beq.n	8002a40 <HAL_DMA_Abort_IT+0xc8>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a4f      	ldr	r2, [pc, #316]	@ (8002b3c <HAL_DMA_Abort_IT+0x1c4>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d01d      	beq.n	8002a40 <HAL_DMA_Abort_IT+0xc8>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a4d      	ldr	r2, [pc, #308]	@ (8002b40 <HAL_DMA_Abort_IT+0x1c8>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d018      	beq.n	8002a40 <HAL_DMA_Abort_IT+0xc8>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a4c      	ldr	r2, [pc, #304]	@ (8002b44 <HAL_DMA_Abort_IT+0x1cc>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d013      	beq.n	8002a40 <HAL_DMA_Abort_IT+0xc8>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a4a      	ldr	r2, [pc, #296]	@ (8002b48 <HAL_DMA_Abort_IT+0x1d0>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d00e      	beq.n	8002a40 <HAL_DMA_Abort_IT+0xc8>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a49      	ldr	r2, [pc, #292]	@ (8002b4c <HAL_DMA_Abort_IT+0x1d4>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d009      	beq.n	8002a40 <HAL_DMA_Abort_IT+0xc8>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a47      	ldr	r2, [pc, #284]	@ (8002b50 <HAL_DMA_Abort_IT+0x1d8>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d004      	beq.n	8002a40 <HAL_DMA_Abort_IT+0xc8>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a46      	ldr	r2, [pc, #280]	@ (8002b54 <HAL_DMA_Abort_IT+0x1dc>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d101      	bne.n	8002a44 <HAL_DMA_Abort_IT+0xcc>
 8002a40:	2301      	movs	r3, #1
 8002a42:	e000      	b.n	8002a46 <HAL_DMA_Abort_IT+0xce>
 8002a44:	2300      	movs	r3, #0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	f000 8086 	beq.w	8002b58 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2204      	movs	r2, #4
 8002a50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a2f      	ldr	r2, [pc, #188]	@ (8002b18 <HAL_DMA_Abort_IT+0x1a0>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d04a      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x17c>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a2e      	ldr	r2, [pc, #184]	@ (8002b1c <HAL_DMA_Abort_IT+0x1a4>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d045      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x17c>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a2c      	ldr	r2, [pc, #176]	@ (8002b20 <HAL_DMA_Abort_IT+0x1a8>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d040      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x17c>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a2b      	ldr	r2, [pc, #172]	@ (8002b24 <HAL_DMA_Abort_IT+0x1ac>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d03b      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x17c>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a29      	ldr	r2, [pc, #164]	@ (8002b28 <HAL_DMA_Abort_IT+0x1b0>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d036      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x17c>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a28      	ldr	r2, [pc, #160]	@ (8002b2c <HAL_DMA_Abort_IT+0x1b4>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d031      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x17c>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a26      	ldr	r2, [pc, #152]	@ (8002b30 <HAL_DMA_Abort_IT+0x1b8>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d02c      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x17c>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a25      	ldr	r2, [pc, #148]	@ (8002b34 <HAL_DMA_Abort_IT+0x1bc>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d027      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x17c>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a23      	ldr	r2, [pc, #140]	@ (8002b38 <HAL_DMA_Abort_IT+0x1c0>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d022      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x17c>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a22      	ldr	r2, [pc, #136]	@ (8002b3c <HAL_DMA_Abort_IT+0x1c4>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d01d      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x17c>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a20      	ldr	r2, [pc, #128]	@ (8002b40 <HAL_DMA_Abort_IT+0x1c8>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d018      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x17c>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a1f      	ldr	r2, [pc, #124]	@ (8002b44 <HAL_DMA_Abort_IT+0x1cc>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d013      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x17c>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a1d      	ldr	r2, [pc, #116]	@ (8002b48 <HAL_DMA_Abort_IT+0x1d0>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d00e      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x17c>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a1c      	ldr	r2, [pc, #112]	@ (8002b4c <HAL_DMA_Abort_IT+0x1d4>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d009      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x17c>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a1a      	ldr	r2, [pc, #104]	@ (8002b50 <HAL_DMA_Abort_IT+0x1d8>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d004      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x17c>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a19      	ldr	r2, [pc, #100]	@ (8002b54 <HAL_DMA_Abort_IT+0x1dc>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d108      	bne.n	8002b06 <HAL_DMA_Abort_IT+0x18e>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f022 0201 	bic.w	r2, r2, #1
 8002b02:	601a      	str	r2, [r3, #0]
 8002b04:	e178      	b.n	8002df8 <HAL_DMA_Abort_IT+0x480>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f022 0201 	bic.w	r2, r2, #1
 8002b14:	601a      	str	r2, [r3, #0]
 8002b16:	e16f      	b.n	8002df8 <HAL_DMA_Abort_IT+0x480>
 8002b18:	40020010 	.word	0x40020010
 8002b1c:	40020028 	.word	0x40020028
 8002b20:	40020040 	.word	0x40020040
 8002b24:	40020058 	.word	0x40020058
 8002b28:	40020070 	.word	0x40020070
 8002b2c:	40020088 	.word	0x40020088
 8002b30:	400200a0 	.word	0x400200a0
 8002b34:	400200b8 	.word	0x400200b8
 8002b38:	40020410 	.word	0x40020410
 8002b3c:	40020428 	.word	0x40020428
 8002b40:	40020440 	.word	0x40020440
 8002b44:	40020458 	.word	0x40020458
 8002b48:	40020470 	.word	0x40020470
 8002b4c:	40020488 	.word	0x40020488
 8002b50:	400204a0 	.word	0x400204a0
 8002b54:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f022 020e 	bic.w	r2, r2, #14
 8002b66:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a6c      	ldr	r2, [pc, #432]	@ (8002d20 <HAL_DMA_Abort_IT+0x3a8>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d04a      	beq.n	8002c08 <HAL_DMA_Abort_IT+0x290>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a6b      	ldr	r2, [pc, #428]	@ (8002d24 <HAL_DMA_Abort_IT+0x3ac>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d045      	beq.n	8002c08 <HAL_DMA_Abort_IT+0x290>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a69      	ldr	r2, [pc, #420]	@ (8002d28 <HAL_DMA_Abort_IT+0x3b0>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d040      	beq.n	8002c08 <HAL_DMA_Abort_IT+0x290>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a68      	ldr	r2, [pc, #416]	@ (8002d2c <HAL_DMA_Abort_IT+0x3b4>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d03b      	beq.n	8002c08 <HAL_DMA_Abort_IT+0x290>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a66      	ldr	r2, [pc, #408]	@ (8002d30 <HAL_DMA_Abort_IT+0x3b8>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d036      	beq.n	8002c08 <HAL_DMA_Abort_IT+0x290>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a65      	ldr	r2, [pc, #404]	@ (8002d34 <HAL_DMA_Abort_IT+0x3bc>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d031      	beq.n	8002c08 <HAL_DMA_Abort_IT+0x290>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a63      	ldr	r2, [pc, #396]	@ (8002d38 <HAL_DMA_Abort_IT+0x3c0>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d02c      	beq.n	8002c08 <HAL_DMA_Abort_IT+0x290>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a62      	ldr	r2, [pc, #392]	@ (8002d3c <HAL_DMA_Abort_IT+0x3c4>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d027      	beq.n	8002c08 <HAL_DMA_Abort_IT+0x290>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a60      	ldr	r2, [pc, #384]	@ (8002d40 <HAL_DMA_Abort_IT+0x3c8>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d022      	beq.n	8002c08 <HAL_DMA_Abort_IT+0x290>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a5f      	ldr	r2, [pc, #380]	@ (8002d44 <HAL_DMA_Abort_IT+0x3cc>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d01d      	beq.n	8002c08 <HAL_DMA_Abort_IT+0x290>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a5d      	ldr	r2, [pc, #372]	@ (8002d48 <HAL_DMA_Abort_IT+0x3d0>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d018      	beq.n	8002c08 <HAL_DMA_Abort_IT+0x290>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a5c      	ldr	r2, [pc, #368]	@ (8002d4c <HAL_DMA_Abort_IT+0x3d4>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d013      	beq.n	8002c08 <HAL_DMA_Abort_IT+0x290>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a5a      	ldr	r2, [pc, #360]	@ (8002d50 <HAL_DMA_Abort_IT+0x3d8>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d00e      	beq.n	8002c08 <HAL_DMA_Abort_IT+0x290>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a59      	ldr	r2, [pc, #356]	@ (8002d54 <HAL_DMA_Abort_IT+0x3dc>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d009      	beq.n	8002c08 <HAL_DMA_Abort_IT+0x290>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a57      	ldr	r2, [pc, #348]	@ (8002d58 <HAL_DMA_Abort_IT+0x3e0>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d004      	beq.n	8002c08 <HAL_DMA_Abort_IT+0x290>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a56      	ldr	r2, [pc, #344]	@ (8002d5c <HAL_DMA_Abort_IT+0x3e4>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d108      	bne.n	8002c1a <HAL_DMA_Abort_IT+0x2a2>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f022 0201 	bic.w	r2, r2, #1
 8002c16:	601a      	str	r2, [r3, #0]
 8002c18:	e007      	b.n	8002c2a <HAL_DMA_Abort_IT+0x2b2>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f022 0201 	bic.w	r2, r2, #1
 8002c28:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a3c      	ldr	r2, [pc, #240]	@ (8002d20 <HAL_DMA_Abort_IT+0x3a8>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d072      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a3a      	ldr	r2, [pc, #232]	@ (8002d24 <HAL_DMA_Abort_IT+0x3ac>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d06d      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a39      	ldr	r2, [pc, #228]	@ (8002d28 <HAL_DMA_Abort_IT+0x3b0>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d068      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a37      	ldr	r2, [pc, #220]	@ (8002d2c <HAL_DMA_Abort_IT+0x3b4>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d063      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a36      	ldr	r2, [pc, #216]	@ (8002d30 <HAL_DMA_Abort_IT+0x3b8>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d05e      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a34      	ldr	r2, [pc, #208]	@ (8002d34 <HAL_DMA_Abort_IT+0x3bc>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d059      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a33      	ldr	r2, [pc, #204]	@ (8002d38 <HAL_DMA_Abort_IT+0x3c0>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d054      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a31      	ldr	r2, [pc, #196]	@ (8002d3c <HAL_DMA_Abort_IT+0x3c4>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d04f      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a30      	ldr	r2, [pc, #192]	@ (8002d40 <HAL_DMA_Abort_IT+0x3c8>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d04a      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a2e      	ldr	r2, [pc, #184]	@ (8002d44 <HAL_DMA_Abort_IT+0x3cc>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d045      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a2d      	ldr	r2, [pc, #180]	@ (8002d48 <HAL_DMA_Abort_IT+0x3d0>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d040      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a2b      	ldr	r2, [pc, #172]	@ (8002d4c <HAL_DMA_Abort_IT+0x3d4>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d03b      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a2a      	ldr	r2, [pc, #168]	@ (8002d50 <HAL_DMA_Abort_IT+0x3d8>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d036      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a28      	ldr	r2, [pc, #160]	@ (8002d54 <HAL_DMA_Abort_IT+0x3dc>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d031      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a27      	ldr	r2, [pc, #156]	@ (8002d58 <HAL_DMA_Abort_IT+0x3e0>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d02c      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a25      	ldr	r2, [pc, #148]	@ (8002d5c <HAL_DMA_Abort_IT+0x3e4>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d027      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a24      	ldr	r2, [pc, #144]	@ (8002d60 <HAL_DMA_Abort_IT+0x3e8>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d022      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a22      	ldr	r2, [pc, #136]	@ (8002d64 <HAL_DMA_Abort_IT+0x3ec>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d01d      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a21      	ldr	r2, [pc, #132]	@ (8002d68 <HAL_DMA_Abort_IT+0x3f0>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d018      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a1f      	ldr	r2, [pc, #124]	@ (8002d6c <HAL_DMA_Abort_IT+0x3f4>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d013      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a1e      	ldr	r2, [pc, #120]	@ (8002d70 <HAL_DMA_Abort_IT+0x3f8>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d00e      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a1c      	ldr	r2, [pc, #112]	@ (8002d74 <HAL_DMA_Abort_IT+0x3fc>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d009      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a1b      	ldr	r2, [pc, #108]	@ (8002d78 <HAL_DMA_Abort_IT+0x400>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d004      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x3a2>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a19      	ldr	r2, [pc, #100]	@ (8002d7c <HAL_DMA_Abort_IT+0x404>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d132      	bne.n	8002d80 <HAL_DMA_Abort_IT+0x408>
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e031      	b.n	8002d82 <HAL_DMA_Abort_IT+0x40a>
 8002d1e:	bf00      	nop
 8002d20:	40020010 	.word	0x40020010
 8002d24:	40020028 	.word	0x40020028
 8002d28:	40020040 	.word	0x40020040
 8002d2c:	40020058 	.word	0x40020058
 8002d30:	40020070 	.word	0x40020070
 8002d34:	40020088 	.word	0x40020088
 8002d38:	400200a0 	.word	0x400200a0
 8002d3c:	400200b8 	.word	0x400200b8
 8002d40:	40020410 	.word	0x40020410
 8002d44:	40020428 	.word	0x40020428
 8002d48:	40020440 	.word	0x40020440
 8002d4c:	40020458 	.word	0x40020458
 8002d50:	40020470 	.word	0x40020470
 8002d54:	40020488 	.word	0x40020488
 8002d58:	400204a0 	.word	0x400204a0
 8002d5c:	400204b8 	.word	0x400204b8
 8002d60:	58025408 	.word	0x58025408
 8002d64:	5802541c 	.word	0x5802541c
 8002d68:	58025430 	.word	0x58025430
 8002d6c:	58025444 	.word	0x58025444
 8002d70:	58025458 	.word	0x58025458
 8002d74:	5802546c 	.word	0x5802546c
 8002d78:	58025480 	.word	0x58025480
 8002d7c:	58025494 	.word	0x58025494
 8002d80:	2300      	movs	r3, #0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d028      	beq.n	8002dd8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d94:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d9a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002da0:	f003 031f 	and.w	r3, r3, #31
 8002da4:	2201      	movs	r2, #1
 8002da6:	409a      	lsls	r2, r3
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002db4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d00c      	beq.n	8002dd8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002dc8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002dcc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002dd6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2200      	movs	r2, #0
 8002de4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d003      	beq.n	8002df8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002df8:	2300      	movs	r3, #0
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3710      	adds	r7, #16
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop

08002e04 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b089      	sub	sp, #36	@ 0x24
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002e12:	4b89      	ldr	r3, [pc, #548]	@ (8003038 <HAL_GPIO_Init+0x234>)
 8002e14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002e16:	e194      	b.n	8003142 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	2101      	movs	r1, #1
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	fa01 f303 	lsl.w	r3, r1, r3
 8002e24:	4013      	ands	r3, r2
 8002e26:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	f000 8186 	beq.w	800313c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f003 0303 	and.w	r3, r3, #3
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d005      	beq.n	8002e48 <HAL_GPIO_Init+0x44>
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f003 0303 	and.w	r3, r3, #3
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d130      	bne.n	8002eaa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	2203      	movs	r2, #3
 8002e54:	fa02 f303 	lsl.w	r3, r2, r3
 8002e58:	43db      	mvns	r3, r3
 8002e5a:	69ba      	ldr	r2, [r7, #24]
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	68da      	ldr	r2, [r3, #12]
 8002e64:	69fb      	ldr	r3, [r7, #28]
 8002e66:	005b      	lsls	r3, r3, #1
 8002e68:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6c:	69ba      	ldr	r2, [r7, #24]
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e7e:	2201      	movs	r2, #1
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	fa02 f303 	lsl.w	r3, r2, r3
 8002e86:	43db      	mvns	r3, r3
 8002e88:	69ba      	ldr	r2, [r7, #24]
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	091b      	lsrs	r3, r3, #4
 8002e94:	f003 0201 	and.w	r2, r3, #1
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9e:	69ba      	ldr	r2, [r7, #24]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	69ba      	ldr	r2, [r7, #24]
 8002ea8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	f003 0303 	and.w	r3, r3, #3
 8002eb2:	2b03      	cmp	r3, #3
 8002eb4:	d017      	beq.n	8002ee6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	2203      	movs	r2, #3
 8002ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec6:	43db      	mvns	r3, r3
 8002ec8:	69ba      	ldr	r2, [r7, #24]
 8002eca:	4013      	ands	r3, r2
 8002ecc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	689a      	ldr	r2, [r3, #8]
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	005b      	lsls	r3, r3, #1
 8002ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	69ba      	ldr	r2, [r7, #24]
 8002ee4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	f003 0303 	and.w	r3, r3, #3
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d123      	bne.n	8002f3a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	08da      	lsrs	r2, r3, #3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	3208      	adds	r2, #8
 8002efa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002efe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	f003 0307 	and.w	r3, r3, #7
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	220f      	movs	r2, #15
 8002f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0e:	43db      	mvns	r3, r3
 8002f10:	69ba      	ldr	r2, [r7, #24]
 8002f12:	4013      	ands	r3, r2
 8002f14:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	691a      	ldr	r2, [r3, #16]
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	f003 0307 	and.w	r3, r3, #7
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	fa02 f303 	lsl.w	r3, r2, r3
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	08da      	lsrs	r2, r3, #3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	3208      	adds	r2, #8
 8002f34:	69b9      	ldr	r1, [r7, #24]
 8002f36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	005b      	lsls	r3, r3, #1
 8002f44:	2203      	movs	r2, #3
 8002f46:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4a:	43db      	mvns	r3, r3
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	4013      	ands	r3, r2
 8002f50:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	f003 0203 	and.w	r2, r3, #3
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f62:	69ba      	ldr	r2, [r7, #24]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	69ba      	ldr	r2, [r7, #24]
 8002f6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	f000 80e0 	beq.w	800313c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f7c:	4b2f      	ldr	r3, [pc, #188]	@ (800303c <HAL_GPIO_Init+0x238>)
 8002f7e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002f82:	4a2e      	ldr	r2, [pc, #184]	@ (800303c <HAL_GPIO_Init+0x238>)
 8002f84:	f043 0302 	orr.w	r3, r3, #2
 8002f88:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002f8c:	4b2b      	ldr	r3, [pc, #172]	@ (800303c <HAL_GPIO_Init+0x238>)
 8002f8e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002f92:	f003 0302 	and.w	r3, r3, #2
 8002f96:	60fb      	str	r3, [r7, #12]
 8002f98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f9a:	4a29      	ldr	r2, [pc, #164]	@ (8003040 <HAL_GPIO_Init+0x23c>)
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	089b      	lsrs	r3, r3, #2
 8002fa0:	3302      	adds	r3, #2
 8002fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	f003 0303 	and.w	r3, r3, #3
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	220f      	movs	r2, #15
 8002fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb6:	43db      	mvns	r3, r3
 8002fb8:	69ba      	ldr	r2, [r7, #24]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a20      	ldr	r2, [pc, #128]	@ (8003044 <HAL_GPIO_Init+0x240>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d052      	beq.n	800306c <HAL_GPIO_Init+0x268>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a1f      	ldr	r2, [pc, #124]	@ (8003048 <HAL_GPIO_Init+0x244>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d031      	beq.n	8003032 <HAL_GPIO_Init+0x22e>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a1e      	ldr	r2, [pc, #120]	@ (800304c <HAL_GPIO_Init+0x248>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d02b      	beq.n	800302e <HAL_GPIO_Init+0x22a>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a1d      	ldr	r2, [pc, #116]	@ (8003050 <HAL_GPIO_Init+0x24c>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d025      	beq.n	800302a <HAL_GPIO_Init+0x226>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a1c      	ldr	r2, [pc, #112]	@ (8003054 <HAL_GPIO_Init+0x250>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d01f      	beq.n	8003026 <HAL_GPIO_Init+0x222>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4a1b      	ldr	r2, [pc, #108]	@ (8003058 <HAL_GPIO_Init+0x254>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d019      	beq.n	8003022 <HAL_GPIO_Init+0x21e>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4a1a      	ldr	r2, [pc, #104]	@ (800305c <HAL_GPIO_Init+0x258>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d013      	beq.n	800301e <HAL_GPIO_Init+0x21a>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4a19      	ldr	r2, [pc, #100]	@ (8003060 <HAL_GPIO_Init+0x25c>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d00d      	beq.n	800301a <HAL_GPIO_Init+0x216>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a18      	ldr	r2, [pc, #96]	@ (8003064 <HAL_GPIO_Init+0x260>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d007      	beq.n	8003016 <HAL_GPIO_Init+0x212>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a17      	ldr	r2, [pc, #92]	@ (8003068 <HAL_GPIO_Init+0x264>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d101      	bne.n	8003012 <HAL_GPIO_Init+0x20e>
 800300e:	2309      	movs	r3, #9
 8003010:	e02d      	b.n	800306e <HAL_GPIO_Init+0x26a>
 8003012:	230a      	movs	r3, #10
 8003014:	e02b      	b.n	800306e <HAL_GPIO_Init+0x26a>
 8003016:	2308      	movs	r3, #8
 8003018:	e029      	b.n	800306e <HAL_GPIO_Init+0x26a>
 800301a:	2307      	movs	r3, #7
 800301c:	e027      	b.n	800306e <HAL_GPIO_Init+0x26a>
 800301e:	2306      	movs	r3, #6
 8003020:	e025      	b.n	800306e <HAL_GPIO_Init+0x26a>
 8003022:	2305      	movs	r3, #5
 8003024:	e023      	b.n	800306e <HAL_GPIO_Init+0x26a>
 8003026:	2304      	movs	r3, #4
 8003028:	e021      	b.n	800306e <HAL_GPIO_Init+0x26a>
 800302a:	2303      	movs	r3, #3
 800302c:	e01f      	b.n	800306e <HAL_GPIO_Init+0x26a>
 800302e:	2302      	movs	r3, #2
 8003030:	e01d      	b.n	800306e <HAL_GPIO_Init+0x26a>
 8003032:	2301      	movs	r3, #1
 8003034:	e01b      	b.n	800306e <HAL_GPIO_Init+0x26a>
 8003036:	bf00      	nop
 8003038:	58000080 	.word	0x58000080
 800303c:	58024400 	.word	0x58024400
 8003040:	58000400 	.word	0x58000400
 8003044:	58020000 	.word	0x58020000
 8003048:	58020400 	.word	0x58020400
 800304c:	58020800 	.word	0x58020800
 8003050:	58020c00 	.word	0x58020c00
 8003054:	58021000 	.word	0x58021000
 8003058:	58021400 	.word	0x58021400
 800305c:	58021800 	.word	0x58021800
 8003060:	58021c00 	.word	0x58021c00
 8003064:	58022000 	.word	0x58022000
 8003068:	58022400 	.word	0x58022400
 800306c:	2300      	movs	r3, #0
 800306e:	69fa      	ldr	r2, [r7, #28]
 8003070:	f002 0203 	and.w	r2, r2, #3
 8003074:	0092      	lsls	r2, r2, #2
 8003076:	4093      	lsls	r3, r2
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	4313      	orrs	r3, r2
 800307c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800307e:	4938      	ldr	r1, [pc, #224]	@ (8003160 <HAL_GPIO_Init+0x35c>)
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	089b      	lsrs	r3, r3, #2
 8003084:	3302      	adds	r3, #2
 8003086:	69ba      	ldr	r2, [r7, #24]
 8003088:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800308c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	43db      	mvns	r3, r3
 8003098:	69ba      	ldr	r2, [r7, #24]
 800309a:	4013      	ands	r3, r2
 800309c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d003      	beq.n	80030b2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80030aa:	69ba      	ldr	r2, [r7, #24]
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80030b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80030ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	43db      	mvns	r3, r3
 80030c6:	69ba      	ldr	r2, [r7, #24]
 80030c8:	4013      	ands	r3, r2
 80030ca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d003      	beq.n	80030e0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	4313      	orrs	r3, r2
 80030de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80030e0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030e4:	69bb      	ldr	r3, [r7, #24]
 80030e6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	43db      	mvns	r3, r3
 80030f2:	69ba      	ldr	r2, [r7, #24]
 80030f4:	4013      	ands	r3, r2
 80030f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d003      	beq.n	800310c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003104:	69ba      	ldr	r2, [r7, #24]
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	4313      	orrs	r3, r2
 800310a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	43db      	mvns	r3, r3
 800311c:	69ba      	ldr	r2, [r7, #24]
 800311e:	4013      	ands	r3, r2
 8003120:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800312a:	2b00      	cmp	r3, #0
 800312c:	d003      	beq.n	8003136 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	4313      	orrs	r3, r2
 8003134:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	3301      	adds	r3, #1
 8003140:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	fa22 f303 	lsr.w	r3, r2, r3
 800314c:	2b00      	cmp	r3, #0
 800314e:	f47f ae63 	bne.w	8002e18 <HAL_GPIO_Init+0x14>
  }
}
 8003152:	bf00      	nop
 8003154:	bf00      	nop
 8003156:	3724      	adds	r7, #36	@ 0x24
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr
 8003160:	58000400 	.word	0x58000400

08003164 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	460b      	mov	r3, r1
 800316e:	807b      	strh	r3, [r7, #2]
 8003170:	4613      	mov	r3, r2
 8003172:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003174:	787b      	ldrb	r3, [r7, #1]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d003      	beq.n	8003182 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800317a:	887a      	ldrh	r2, [r7, #2]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003180:	e003      	b.n	800318a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003182:	887b      	ldrh	r3, [r7, #2]
 8003184:	041a      	lsls	r2, r3, #16
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	619a      	str	r2, [r3, #24]
}
 800318a:	bf00      	nop
 800318c:	370c      	adds	r7, #12
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
	...

08003198 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b084      	sub	sp, #16
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80031a0:	4b19      	ldr	r3, [pc, #100]	@ (8003208 <HAL_PWREx_ConfigSupply+0x70>)
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	f003 0304 	and.w	r3, r3, #4
 80031a8:	2b04      	cmp	r3, #4
 80031aa:	d00a      	beq.n	80031c2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80031ac:	4b16      	ldr	r3, [pc, #88]	@ (8003208 <HAL_PWREx_ConfigSupply+0x70>)
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	f003 0307 	and.w	r3, r3, #7
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d001      	beq.n	80031be <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e01f      	b.n	80031fe <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80031be:	2300      	movs	r3, #0
 80031c0:	e01d      	b.n	80031fe <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80031c2:	4b11      	ldr	r3, [pc, #68]	@ (8003208 <HAL_PWREx_ConfigSupply+0x70>)
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	f023 0207 	bic.w	r2, r3, #7
 80031ca:	490f      	ldr	r1, [pc, #60]	@ (8003208 <HAL_PWREx_ConfigSupply+0x70>)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80031d2:	f7fe ff43 	bl	800205c <HAL_GetTick>
 80031d6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80031d8:	e009      	b.n	80031ee <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80031da:	f7fe ff3f 	bl	800205c <HAL_GetTick>
 80031de:	4602      	mov	r2, r0
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80031e8:	d901      	bls.n	80031ee <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e007      	b.n	80031fe <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80031ee:	4b06      	ldr	r3, [pc, #24]	@ (8003208 <HAL_PWREx_ConfigSupply+0x70>)
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031fa:	d1ee      	bne.n	80031da <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3710      	adds	r7, #16
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	58024800 	.word	0x58024800

0800320c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b08c      	sub	sp, #48	@ 0x30
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d102      	bne.n	8003220 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	f000 bc48 	b.w	8003ab0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0301 	and.w	r3, r3, #1
 8003228:	2b00      	cmp	r3, #0
 800322a:	f000 8088 	beq.w	800333e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800322e:	4b99      	ldr	r3, [pc, #612]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 8003230:	691b      	ldr	r3, [r3, #16]
 8003232:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003236:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003238:	4b96      	ldr	r3, [pc, #600]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 800323a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800323c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800323e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003240:	2b10      	cmp	r3, #16
 8003242:	d007      	beq.n	8003254 <HAL_RCC_OscConfig+0x48>
 8003244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003246:	2b18      	cmp	r3, #24
 8003248:	d111      	bne.n	800326e <HAL_RCC_OscConfig+0x62>
 800324a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800324c:	f003 0303 	and.w	r3, r3, #3
 8003250:	2b02      	cmp	r3, #2
 8003252:	d10c      	bne.n	800326e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003254:	4b8f      	ldr	r3, [pc, #572]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800325c:	2b00      	cmp	r3, #0
 800325e:	d06d      	beq.n	800333c <HAL_RCC_OscConfig+0x130>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d169      	bne.n	800333c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	f000 bc21 	b.w	8003ab0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003276:	d106      	bne.n	8003286 <HAL_RCC_OscConfig+0x7a>
 8003278:	4b86      	ldr	r3, [pc, #536]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a85      	ldr	r2, [pc, #532]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 800327e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003282:	6013      	str	r3, [r2, #0]
 8003284:	e02e      	b.n	80032e4 <HAL_RCC_OscConfig+0xd8>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d10c      	bne.n	80032a8 <HAL_RCC_OscConfig+0x9c>
 800328e:	4b81      	ldr	r3, [pc, #516]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a80      	ldr	r2, [pc, #512]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 8003294:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003298:	6013      	str	r3, [r2, #0]
 800329a:	4b7e      	ldr	r3, [pc, #504]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a7d      	ldr	r2, [pc, #500]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 80032a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032a4:	6013      	str	r3, [r2, #0]
 80032a6:	e01d      	b.n	80032e4 <HAL_RCC_OscConfig+0xd8>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032b0:	d10c      	bne.n	80032cc <HAL_RCC_OscConfig+0xc0>
 80032b2:	4b78      	ldr	r3, [pc, #480]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a77      	ldr	r2, [pc, #476]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 80032b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032bc:	6013      	str	r3, [r2, #0]
 80032be:	4b75      	ldr	r3, [pc, #468]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a74      	ldr	r2, [pc, #464]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 80032c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032c8:	6013      	str	r3, [r2, #0]
 80032ca:	e00b      	b.n	80032e4 <HAL_RCC_OscConfig+0xd8>
 80032cc:	4b71      	ldr	r3, [pc, #452]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a70      	ldr	r2, [pc, #448]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 80032d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032d6:	6013      	str	r3, [r2, #0]
 80032d8:	4b6e      	ldr	r3, [pc, #440]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a6d      	ldr	r2, [pc, #436]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 80032de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d013      	beq.n	8003314 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ec:	f7fe feb6 	bl	800205c <HAL_GetTick>
 80032f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80032f2:	e008      	b.n	8003306 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032f4:	f7fe feb2 	bl	800205c <HAL_GetTick>
 80032f8:	4602      	mov	r2, r0
 80032fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	2b64      	cmp	r3, #100	@ 0x64
 8003300:	d901      	bls.n	8003306 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e3d4      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003306:	4b63      	ldr	r3, [pc, #396]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800330e:	2b00      	cmp	r3, #0
 8003310:	d0f0      	beq.n	80032f4 <HAL_RCC_OscConfig+0xe8>
 8003312:	e014      	b.n	800333e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003314:	f7fe fea2 	bl	800205c <HAL_GetTick>
 8003318:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800331a:	e008      	b.n	800332e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800331c:	f7fe fe9e 	bl	800205c <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	2b64      	cmp	r3, #100	@ 0x64
 8003328:	d901      	bls.n	800332e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e3c0      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800332e:	4b59      	ldr	r3, [pc, #356]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d1f0      	bne.n	800331c <HAL_RCC_OscConfig+0x110>
 800333a:	e000      	b.n	800333e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800333c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0302 	and.w	r3, r3, #2
 8003346:	2b00      	cmp	r3, #0
 8003348:	f000 80ca 	beq.w	80034e0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800334c:	4b51      	ldr	r3, [pc, #324]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 800334e:	691b      	ldr	r3, [r3, #16]
 8003350:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003354:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003356:	4b4f      	ldr	r3, [pc, #316]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 8003358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800335a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800335c:	6a3b      	ldr	r3, [r7, #32]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d007      	beq.n	8003372 <HAL_RCC_OscConfig+0x166>
 8003362:	6a3b      	ldr	r3, [r7, #32]
 8003364:	2b18      	cmp	r3, #24
 8003366:	d156      	bne.n	8003416 <HAL_RCC_OscConfig+0x20a>
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	f003 0303 	and.w	r3, r3, #3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d151      	bne.n	8003416 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003372:	4b48      	ldr	r3, [pc, #288]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0304 	and.w	r3, r3, #4
 800337a:	2b00      	cmp	r3, #0
 800337c:	d005      	beq.n	800338a <HAL_RCC_OscConfig+0x17e>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d101      	bne.n	800338a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e392      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800338a:	4b42      	ldr	r3, [pc, #264]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f023 0219 	bic.w	r2, r3, #25
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	493f      	ldr	r1, [pc, #252]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 8003398:	4313      	orrs	r3, r2
 800339a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800339c:	f7fe fe5e 	bl	800205c <HAL_GetTick>
 80033a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80033a2:	e008      	b.n	80033b6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033a4:	f7fe fe5a 	bl	800205c <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e37c      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80033b6:	4b37      	ldr	r3, [pc, #220]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0304 	and.w	r3, r3, #4
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0f0      	beq.n	80033a4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033c2:	f7fe fe57 	bl	8002074 <HAL_GetREVID>
 80033c6:	4603      	mov	r3, r0
 80033c8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d817      	bhi.n	8003400 <HAL_RCC_OscConfig+0x1f4>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	691b      	ldr	r3, [r3, #16]
 80033d4:	2b40      	cmp	r3, #64	@ 0x40
 80033d6:	d108      	bne.n	80033ea <HAL_RCC_OscConfig+0x1de>
 80033d8:	4b2e      	ldr	r3, [pc, #184]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80033e0:	4a2c      	ldr	r2, [pc, #176]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 80033e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033e6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033e8:	e07a      	b.n	80034e0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033ea:	4b2a      	ldr	r3, [pc, #168]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	031b      	lsls	r3, r3, #12
 80033f8:	4926      	ldr	r1, [pc, #152]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 80033fa:	4313      	orrs	r3, r2
 80033fc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033fe:	e06f      	b.n	80034e0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003400:	4b24      	ldr	r3, [pc, #144]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	691b      	ldr	r3, [r3, #16]
 800340c:	061b      	lsls	r3, r3, #24
 800340e:	4921      	ldr	r1, [pc, #132]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 8003410:	4313      	orrs	r3, r2
 8003412:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003414:	e064      	b.n	80034e0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	68db      	ldr	r3, [r3, #12]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d047      	beq.n	80034ae <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800341e:	4b1d      	ldr	r3, [pc, #116]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f023 0219 	bic.w	r2, r3, #25
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	491a      	ldr	r1, [pc, #104]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 800342c:	4313      	orrs	r3, r2
 800342e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003430:	f7fe fe14 	bl	800205c <HAL_GetTick>
 8003434:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003436:	e008      	b.n	800344a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003438:	f7fe fe10 	bl	800205c <HAL_GetTick>
 800343c:	4602      	mov	r2, r0
 800343e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003440:	1ad3      	subs	r3, r2, r3
 8003442:	2b02      	cmp	r3, #2
 8003444:	d901      	bls.n	800344a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003446:	2303      	movs	r3, #3
 8003448:	e332      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800344a:	4b12      	ldr	r3, [pc, #72]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0304 	and.w	r3, r3, #4
 8003452:	2b00      	cmp	r3, #0
 8003454:	d0f0      	beq.n	8003438 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003456:	f7fe fe0d 	bl	8002074 <HAL_GetREVID>
 800345a:	4603      	mov	r3, r0
 800345c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003460:	4293      	cmp	r3, r2
 8003462:	d819      	bhi.n	8003498 <HAL_RCC_OscConfig+0x28c>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	691b      	ldr	r3, [r3, #16]
 8003468:	2b40      	cmp	r3, #64	@ 0x40
 800346a:	d108      	bne.n	800347e <HAL_RCC_OscConfig+0x272>
 800346c:	4b09      	ldr	r3, [pc, #36]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003474:	4a07      	ldr	r2, [pc, #28]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 8003476:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800347a:	6053      	str	r3, [r2, #4]
 800347c:	e030      	b.n	80034e0 <HAL_RCC_OscConfig+0x2d4>
 800347e:	4b05      	ldr	r3, [pc, #20]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	031b      	lsls	r3, r3, #12
 800348c:	4901      	ldr	r1, [pc, #4]	@ (8003494 <HAL_RCC_OscConfig+0x288>)
 800348e:	4313      	orrs	r3, r2
 8003490:	604b      	str	r3, [r1, #4]
 8003492:	e025      	b.n	80034e0 <HAL_RCC_OscConfig+0x2d4>
 8003494:	58024400 	.word	0x58024400
 8003498:	4b9a      	ldr	r3, [pc, #616]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	691b      	ldr	r3, [r3, #16]
 80034a4:	061b      	lsls	r3, r3, #24
 80034a6:	4997      	ldr	r1, [pc, #604]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 80034a8:	4313      	orrs	r3, r2
 80034aa:	604b      	str	r3, [r1, #4]
 80034ac:	e018      	b.n	80034e0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034ae:	4b95      	ldr	r3, [pc, #596]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a94      	ldr	r2, [pc, #592]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 80034b4:	f023 0301 	bic.w	r3, r3, #1
 80034b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ba:	f7fe fdcf 	bl	800205c <HAL_GetTick>
 80034be:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80034c0:	e008      	b.n	80034d4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034c2:	f7fe fdcb 	bl	800205c <HAL_GetTick>
 80034c6:	4602      	mov	r2, r0
 80034c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ca:	1ad3      	subs	r3, r2, r3
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d901      	bls.n	80034d4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80034d0:	2303      	movs	r3, #3
 80034d2:	e2ed      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80034d4:	4b8b      	ldr	r3, [pc, #556]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0304 	and.w	r3, r3, #4
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d1f0      	bne.n	80034c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0310 	and.w	r3, r3, #16
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	f000 80a9 	beq.w	8003640 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034ee:	4b85      	ldr	r3, [pc, #532]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 80034f0:	691b      	ldr	r3, [r3, #16]
 80034f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80034f6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80034f8:	4b82      	ldr	r3, [pc, #520]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 80034fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034fc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80034fe:	69bb      	ldr	r3, [r7, #24]
 8003500:	2b08      	cmp	r3, #8
 8003502:	d007      	beq.n	8003514 <HAL_RCC_OscConfig+0x308>
 8003504:	69bb      	ldr	r3, [r7, #24]
 8003506:	2b18      	cmp	r3, #24
 8003508:	d13a      	bne.n	8003580 <HAL_RCC_OscConfig+0x374>
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	f003 0303 	and.w	r3, r3, #3
 8003510:	2b01      	cmp	r3, #1
 8003512:	d135      	bne.n	8003580 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003514:	4b7b      	ldr	r3, [pc, #492]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800351c:	2b00      	cmp	r3, #0
 800351e:	d005      	beq.n	800352c <HAL_RCC_OscConfig+0x320>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	69db      	ldr	r3, [r3, #28]
 8003524:	2b80      	cmp	r3, #128	@ 0x80
 8003526:	d001      	beq.n	800352c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e2c1      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800352c:	f7fe fda2 	bl	8002074 <HAL_GetREVID>
 8003530:	4603      	mov	r3, r0
 8003532:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003536:	4293      	cmp	r3, r2
 8003538:	d817      	bhi.n	800356a <HAL_RCC_OscConfig+0x35e>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a1b      	ldr	r3, [r3, #32]
 800353e:	2b20      	cmp	r3, #32
 8003540:	d108      	bne.n	8003554 <HAL_RCC_OscConfig+0x348>
 8003542:	4b70      	ldr	r3, [pc, #448]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800354a:	4a6e      	ldr	r2, [pc, #440]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 800354c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003550:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003552:	e075      	b.n	8003640 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003554:	4b6b      	ldr	r3, [pc, #428]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6a1b      	ldr	r3, [r3, #32]
 8003560:	069b      	lsls	r3, r3, #26
 8003562:	4968      	ldr	r1, [pc, #416]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 8003564:	4313      	orrs	r3, r2
 8003566:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003568:	e06a      	b.n	8003640 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800356a:	4b66      	ldr	r3, [pc, #408]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 800356c:	68db      	ldr	r3, [r3, #12]
 800356e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	061b      	lsls	r3, r3, #24
 8003578:	4962      	ldr	r1, [pc, #392]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 800357a:	4313      	orrs	r3, r2
 800357c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800357e:	e05f      	b.n	8003640 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	69db      	ldr	r3, [r3, #28]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d042      	beq.n	800360e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003588:	4b5e      	ldr	r3, [pc, #376]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a5d      	ldr	r2, [pc, #372]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 800358e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003592:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003594:	f7fe fd62 	bl	800205c <HAL_GetTick>
 8003598:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800359a:	e008      	b.n	80035ae <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800359c:	f7fe fd5e 	bl	800205c <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d901      	bls.n	80035ae <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e280      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80035ae:	4b55      	ldr	r3, [pc, #340]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d0f0      	beq.n	800359c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80035ba:	f7fe fd5b 	bl	8002074 <HAL_GetREVID>
 80035be:	4603      	mov	r3, r0
 80035c0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d817      	bhi.n	80035f8 <HAL_RCC_OscConfig+0x3ec>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a1b      	ldr	r3, [r3, #32]
 80035cc:	2b20      	cmp	r3, #32
 80035ce:	d108      	bne.n	80035e2 <HAL_RCC_OscConfig+0x3d6>
 80035d0:	4b4c      	ldr	r3, [pc, #304]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80035d8:	4a4a      	ldr	r2, [pc, #296]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 80035da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80035de:	6053      	str	r3, [r2, #4]
 80035e0:	e02e      	b.n	8003640 <HAL_RCC_OscConfig+0x434>
 80035e2:	4b48      	ldr	r3, [pc, #288]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a1b      	ldr	r3, [r3, #32]
 80035ee:	069b      	lsls	r3, r3, #26
 80035f0:	4944      	ldr	r1, [pc, #272]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 80035f2:	4313      	orrs	r3, r2
 80035f4:	604b      	str	r3, [r1, #4]
 80035f6:	e023      	b.n	8003640 <HAL_RCC_OscConfig+0x434>
 80035f8:	4b42      	ldr	r3, [pc, #264]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a1b      	ldr	r3, [r3, #32]
 8003604:	061b      	lsls	r3, r3, #24
 8003606:	493f      	ldr	r1, [pc, #252]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 8003608:	4313      	orrs	r3, r2
 800360a:	60cb      	str	r3, [r1, #12]
 800360c:	e018      	b.n	8003640 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800360e:	4b3d      	ldr	r3, [pc, #244]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a3c      	ldr	r2, [pc, #240]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 8003614:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003618:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800361a:	f7fe fd1f 	bl	800205c <HAL_GetTick>
 800361e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003620:	e008      	b.n	8003634 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003622:	f7fe fd1b 	bl	800205c <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	2b02      	cmp	r3, #2
 800362e:	d901      	bls.n	8003634 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003630:	2303      	movs	r3, #3
 8003632:	e23d      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003634:	4b33      	ldr	r3, [pc, #204]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800363c:	2b00      	cmp	r3, #0
 800363e:	d1f0      	bne.n	8003622 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0308 	and.w	r3, r3, #8
 8003648:	2b00      	cmp	r3, #0
 800364a:	d036      	beq.n	80036ba <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	695b      	ldr	r3, [r3, #20]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d019      	beq.n	8003688 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003654:	4b2b      	ldr	r3, [pc, #172]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 8003656:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003658:	4a2a      	ldr	r2, [pc, #168]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 800365a:	f043 0301 	orr.w	r3, r3, #1
 800365e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003660:	f7fe fcfc 	bl	800205c <HAL_GetTick>
 8003664:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003666:	e008      	b.n	800367a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003668:	f7fe fcf8 	bl	800205c <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	2b02      	cmp	r3, #2
 8003674:	d901      	bls.n	800367a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e21a      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800367a:	4b22      	ldr	r3, [pc, #136]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 800367c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800367e:	f003 0302 	and.w	r3, r3, #2
 8003682:	2b00      	cmp	r3, #0
 8003684:	d0f0      	beq.n	8003668 <HAL_RCC_OscConfig+0x45c>
 8003686:	e018      	b.n	80036ba <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003688:	4b1e      	ldr	r3, [pc, #120]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 800368a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800368c:	4a1d      	ldr	r2, [pc, #116]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 800368e:	f023 0301 	bic.w	r3, r3, #1
 8003692:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003694:	f7fe fce2 	bl	800205c <HAL_GetTick>
 8003698:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800369a:	e008      	b.n	80036ae <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800369c:	f7fe fcde 	bl	800205c <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d901      	bls.n	80036ae <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e200      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80036ae:	4b15      	ldr	r3, [pc, #84]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 80036b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036b2:	f003 0302 	and.w	r3, r3, #2
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d1f0      	bne.n	800369c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0320 	and.w	r3, r3, #32
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d039      	beq.n	800373a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	699b      	ldr	r3, [r3, #24]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d01c      	beq.n	8003708 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80036ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a0c      	ldr	r2, [pc, #48]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 80036d4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80036d8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80036da:	f7fe fcbf 	bl	800205c <HAL_GetTick>
 80036de:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80036e0:	e008      	b.n	80036f4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036e2:	f7fe fcbb 	bl	800205c <HAL_GetTick>
 80036e6:	4602      	mov	r2, r0
 80036e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ea:	1ad3      	subs	r3, r2, r3
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d901      	bls.n	80036f4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80036f0:	2303      	movs	r3, #3
 80036f2:	e1dd      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80036f4:	4b03      	ldr	r3, [pc, #12]	@ (8003704 <HAL_RCC_OscConfig+0x4f8>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d0f0      	beq.n	80036e2 <HAL_RCC_OscConfig+0x4d6>
 8003700:	e01b      	b.n	800373a <HAL_RCC_OscConfig+0x52e>
 8003702:	bf00      	nop
 8003704:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003708:	4b9b      	ldr	r3, [pc, #620]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a9a      	ldr	r2, [pc, #616]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 800370e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003712:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003714:	f7fe fca2 	bl	800205c <HAL_GetTick>
 8003718:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800371a:	e008      	b.n	800372e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800371c:	f7fe fc9e 	bl	800205c <HAL_GetTick>
 8003720:	4602      	mov	r2, r0
 8003722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003724:	1ad3      	subs	r3, r2, r3
 8003726:	2b02      	cmp	r3, #2
 8003728:	d901      	bls.n	800372e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800372a:	2303      	movs	r3, #3
 800372c:	e1c0      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800372e:	4b92      	ldr	r3, [pc, #584]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d1f0      	bne.n	800371c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0304 	and.w	r3, r3, #4
 8003742:	2b00      	cmp	r3, #0
 8003744:	f000 8081 	beq.w	800384a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003748:	4b8c      	ldr	r3, [pc, #560]	@ (800397c <HAL_RCC_OscConfig+0x770>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a8b      	ldr	r2, [pc, #556]	@ (800397c <HAL_RCC_OscConfig+0x770>)
 800374e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003752:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003754:	f7fe fc82 	bl	800205c <HAL_GetTick>
 8003758:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800375a:	e008      	b.n	800376e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800375c:	f7fe fc7e 	bl	800205c <HAL_GetTick>
 8003760:	4602      	mov	r2, r0
 8003762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	2b64      	cmp	r3, #100	@ 0x64
 8003768:	d901      	bls.n	800376e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	e1a0      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800376e:	4b83      	ldr	r3, [pc, #524]	@ (800397c <HAL_RCC_OscConfig+0x770>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003776:	2b00      	cmp	r3, #0
 8003778:	d0f0      	beq.n	800375c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	2b01      	cmp	r3, #1
 8003780:	d106      	bne.n	8003790 <HAL_RCC_OscConfig+0x584>
 8003782:	4b7d      	ldr	r3, [pc, #500]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 8003784:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003786:	4a7c      	ldr	r2, [pc, #496]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 8003788:	f043 0301 	orr.w	r3, r3, #1
 800378c:	6713      	str	r3, [r2, #112]	@ 0x70
 800378e:	e02d      	b.n	80037ec <HAL_RCC_OscConfig+0x5e0>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d10c      	bne.n	80037b2 <HAL_RCC_OscConfig+0x5a6>
 8003798:	4b77      	ldr	r3, [pc, #476]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 800379a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800379c:	4a76      	ldr	r2, [pc, #472]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 800379e:	f023 0301 	bic.w	r3, r3, #1
 80037a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80037a4:	4b74      	ldr	r3, [pc, #464]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 80037a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037a8:	4a73      	ldr	r2, [pc, #460]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 80037aa:	f023 0304 	bic.w	r3, r3, #4
 80037ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80037b0:	e01c      	b.n	80037ec <HAL_RCC_OscConfig+0x5e0>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	2b05      	cmp	r3, #5
 80037b8:	d10c      	bne.n	80037d4 <HAL_RCC_OscConfig+0x5c8>
 80037ba:	4b6f      	ldr	r3, [pc, #444]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 80037bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037be:	4a6e      	ldr	r2, [pc, #440]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 80037c0:	f043 0304 	orr.w	r3, r3, #4
 80037c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80037c6:	4b6c      	ldr	r3, [pc, #432]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 80037c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ca:	4a6b      	ldr	r2, [pc, #428]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 80037cc:	f043 0301 	orr.w	r3, r3, #1
 80037d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80037d2:	e00b      	b.n	80037ec <HAL_RCC_OscConfig+0x5e0>
 80037d4:	4b68      	ldr	r3, [pc, #416]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 80037d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037d8:	4a67      	ldr	r2, [pc, #412]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 80037da:	f023 0301 	bic.w	r3, r3, #1
 80037de:	6713      	str	r3, [r2, #112]	@ 0x70
 80037e0:	4b65      	ldr	r3, [pc, #404]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 80037e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037e4:	4a64      	ldr	r2, [pc, #400]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 80037e6:	f023 0304 	bic.w	r3, r3, #4
 80037ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d015      	beq.n	8003820 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037f4:	f7fe fc32 	bl	800205c <HAL_GetTick>
 80037f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80037fa:	e00a      	b.n	8003812 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037fc:	f7fe fc2e 	bl	800205c <HAL_GetTick>
 8003800:	4602      	mov	r2, r0
 8003802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	f241 3288 	movw	r2, #5000	@ 0x1388
 800380a:	4293      	cmp	r3, r2
 800380c:	d901      	bls.n	8003812 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e14e      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003812:	4b59      	ldr	r3, [pc, #356]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 8003814:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	2b00      	cmp	r3, #0
 800381c:	d0ee      	beq.n	80037fc <HAL_RCC_OscConfig+0x5f0>
 800381e:	e014      	b.n	800384a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003820:	f7fe fc1c 	bl	800205c <HAL_GetTick>
 8003824:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003826:	e00a      	b.n	800383e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003828:	f7fe fc18 	bl	800205c <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003836:	4293      	cmp	r3, r2
 8003838:	d901      	bls.n	800383e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e138      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800383e:	4b4e      	ldr	r3, [pc, #312]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 8003840:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003842:	f003 0302 	and.w	r3, r3, #2
 8003846:	2b00      	cmp	r3, #0
 8003848:	d1ee      	bne.n	8003828 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800384e:	2b00      	cmp	r3, #0
 8003850:	f000 812d 	beq.w	8003aae <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003854:	4b48      	ldr	r3, [pc, #288]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 8003856:	691b      	ldr	r3, [r3, #16]
 8003858:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800385c:	2b18      	cmp	r3, #24
 800385e:	f000 80bd 	beq.w	80039dc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003866:	2b02      	cmp	r3, #2
 8003868:	f040 809e 	bne.w	80039a8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800386c:	4b42      	ldr	r3, [pc, #264]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a41      	ldr	r2, [pc, #260]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 8003872:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003876:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003878:	f7fe fbf0 	bl	800205c <HAL_GetTick>
 800387c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800387e:	e008      	b.n	8003892 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003880:	f7fe fbec 	bl	800205c <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b02      	cmp	r3, #2
 800388c:	d901      	bls.n	8003892 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e10e      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003892:	4b39      	ldr	r3, [pc, #228]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d1f0      	bne.n	8003880 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800389e:	4b36      	ldr	r3, [pc, #216]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 80038a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038a2:	4b37      	ldr	r3, [pc, #220]	@ (8003980 <HAL_RCC_OscConfig+0x774>)
 80038a4:	4013      	ands	r3, r2
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80038ae:	0112      	lsls	r2, r2, #4
 80038b0:	430a      	orrs	r2, r1
 80038b2:	4931      	ldr	r1, [pc, #196]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	628b      	str	r3, [r1, #40]	@ 0x28
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038bc:	3b01      	subs	r3, #1
 80038be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038c6:	3b01      	subs	r3, #1
 80038c8:	025b      	lsls	r3, r3, #9
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	431a      	orrs	r2, r3
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038d2:	3b01      	subs	r3, #1
 80038d4:	041b      	lsls	r3, r3, #16
 80038d6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80038da:	431a      	orrs	r2, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038e0:	3b01      	subs	r3, #1
 80038e2:	061b      	lsls	r3, r3, #24
 80038e4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80038e8:	4923      	ldr	r1, [pc, #140]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80038ee:	4b22      	ldr	r3, [pc, #136]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 80038f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f2:	4a21      	ldr	r2, [pc, #132]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 80038f4:	f023 0301 	bic.w	r3, r3, #1
 80038f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80038fa:	4b1f      	ldr	r3, [pc, #124]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 80038fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80038fe:	4b21      	ldr	r3, [pc, #132]	@ (8003984 <HAL_RCC_OscConfig+0x778>)
 8003900:	4013      	ands	r3, r2
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003906:	00d2      	lsls	r2, r2, #3
 8003908:	491b      	ldr	r1, [pc, #108]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 800390a:	4313      	orrs	r3, r2
 800390c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800390e:	4b1a      	ldr	r3, [pc, #104]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 8003910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003912:	f023 020c 	bic.w	r2, r3, #12
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800391a:	4917      	ldr	r1, [pc, #92]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 800391c:	4313      	orrs	r3, r2
 800391e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003920:	4b15      	ldr	r3, [pc, #84]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 8003922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003924:	f023 0202 	bic.w	r2, r3, #2
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800392c:	4912      	ldr	r1, [pc, #72]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 800392e:	4313      	orrs	r3, r2
 8003930:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003932:	4b11      	ldr	r3, [pc, #68]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 8003934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003936:	4a10      	ldr	r2, [pc, #64]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 8003938:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800393c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800393e:	4b0e      	ldr	r3, [pc, #56]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 8003940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003942:	4a0d      	ldr	r2, [pc, #52]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 8003944:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003948:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800394a:	4b0b      	ldr	r3, [pc, #44]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 800394c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800394e:	4a0a      	ldr	r2, [pc, #40]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 8003950:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003954:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003956:	4b08      	ldr	r3, [pc, #32]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 8003958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800395a:	4a07      	ldr	r2, [pc, #28]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 800395c:	f043 0301 	orr.w	r3, r3, #1
 8003960:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003962:	4b05      	ldr	r3, [pc, #20]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a04      	ldr	r2, [pc, #16]	@ (8003978 <HAL_RCC_OscConfig+0x76c>)
 8003968:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800396c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800396e:	f7fe fb75 	bl	800205c <HAL_GetTick>
 8003972:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003974:	e011      	b.n	800399a <HAL_RCC_OscConfig+0x78e>
 8003976:	bf00      	nop
 8003978:	58024400 	.word	0x58024400
 800397c:	58024800 	.word	0x58024800
 8003980:	fffffc0c 	.word	0xfffffc0c
 8003984:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003988:	f7fe fb68 	bl	800205c <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e08a      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800399a:	4b47      	ldr	r3, [pc, #284]	@ (8003ab8 <HAL_RCC_OscConfig+0x8ac>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d0f0      	beq.n	8003988 <HAL_RCC_OscConfig+0x77c>
 80039a6:	e082      	b.n	8003aae <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039a8:	4b43      	ldr	r3, [pc, #268]	@ (8003ab8 <HAL_RCC_OscConfig+0x8ac>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a42      	ldr	r2, [pc, #264]	@ (8003ab8 <HAL_RCC_OscConfig+0x8ac>)
 80039ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b4:	f7fe fb52 	bl	800205c <HAL_GetTick>
 80039b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80039ba:	e008      	b.n	80039ce <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039bc:	f7fe fb4e 	bl	800205c <HAL_GetTick>
 80039c0:	4602      	mov	r2, r0
 80039c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	2b02      	cmp	r3, #2
 80039c8:	d901      	bls.n	80039ce <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	e070      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80039ce:	4b3a      	ldr	r3, [pc, #232]	@ (8003ab8 <HAL_RCC_OscConfig+0x8ac>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d1f0      	bne.n	80039bc <HAL_RCC_OscConfig+0x7b0>
 80039da:	e068      	b.n	8003aae <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80039dc:	4b36      	ldr	r3, [pc, #216]	@ (8003ab8 <HAL_RCC_OscConfig+0x8ac>)
 80039de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80039e2:	4b35      	ldr	r3, [pc, #212]	@ (8003ab8 <HAL_RCC_OscConfig+0x8ac>)
 80039e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d031      	beq.n	8003a54 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	f003 0203 	and.w	r2, r3, #3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d12a      	bne.n	8003a54 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	091b      	lsrs	r3, r3, #4
 8003a02:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a0a:	429a      	cmp	r2, r3
 8003a0c:	d122      	bne.n	8003a54 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a18:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	d11a      	bne.n	8003a54 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	0a5b      	lsrs	r3, r3, #9
 8003a22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a2a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d111      	bne.n	8003a54 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	0c1b      	lsrs	r3, r3, #16
 8003a34:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a3c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d108      	bne.n	8003a54 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	0e1b      	lsrs	r3, r3, #24
 8003a46:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a4e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d001      	beq.n	8003a58 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e02b      	b.n	8003ab0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003a58:	4b17      	ldr	r3, [pc, #92]	@ (8003ab8 <HAL_RCC_OscConfig+0x8ac>)
 8003a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a5c:	08db      	lsrs	r3, r3, #3
 8003a5e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003a62:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a68:	693a      	ldr	r2, [r7, #16]
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d01f      	beq.n	8003aae <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003a6e:	4b12      	ldr	r3, [pc, #72]	@ (8003ab8 <HAL_RCC_OscConfig+0x8ac>)
 8003a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a72:	4a11      	ldr	r2, [pc, #68]	@ (8003ab8 <HAL_RCC_OscConfig+0x8ac>)
 8003a74:	f023 0301 	bic.w	r3, r3, #1
 8003a78:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a7a:	f7fe faef 	bl	800205c <HAL_GetTick>
 8003a7e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003a80:	bf00      	nop
 8003a82:	f7fe faeb 	bl	800205c <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d0f9      	beq.n	8003a82 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8003ab8 <HAL_RCC_OscConfig+0x8ac>)
 8003a90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a92:	4b0a      	ldr	r3, [pc, #40]	@ (8003abc <HAL_RCC_OscConfig+0x8b0>)
 8003a94:	4013      	ands	r3, r2
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003a9a:	00d2      	lsls	r2, r2, #3
 8003a9c:	4906      	ldr	r1, [pc, #24]	@ (8003ab8 <HAL_RCC_OscConfig+0x8ac>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003aa2:	4b05      	ldr	r3, [pc, #20]	@ (8003ab8 <HAL_RCC_OscConfig+0x8ac>)
 8003aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa6:	4a04      	ldr	r2, [pc, #16]	@ (8003ab8 <HAL_RCC_OscConfig+0x8ac>)
 8003aa8:	f043 0301 	orr.w	r3, r3, #1
 8003aac:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003aae:	2300      	movs	r3, #0
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3730      	adds	r7, #48	@ 0x30
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	58024400 	.word	0x58024400
 8003abc:	ffff0007 	.word	0xffff0007

08003ac0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d101      	bne.n	8003ad4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e19c      	b.n	8003e0e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ad4:	4b8a      	ldr	r3, [pc, #552]	@ (8003d00 <HAL_RCC_ClockConfig+0x240>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 030f 	and.w	r3, r3, #15
 8003adc:	683a      	ldr	r2, [r7, #0]
 8003ade:	429a      	cmp	r2, r3
 8003ae0:	d910      	bls.n	8003b04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ae2:	4b87      	ldr	r3, [pc, #540]	@ (8003d00 <HAL_RCC_ClockConfig+0x240>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f023 020f 	bic.w	r2, r3, #15
 8003aea:	4985      	ldr	r1, [pc, #532]	@ (8003d00 <HAL_RCC_ClockConfig+0x240>)
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003af2:	4b83      	ldr	r3, [pc, #524]	@ (8003d00 <HAL_RCC_ClockConfig+0x240>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 030f 	and.w	r3, r3, #15
 8003afa:	683a      	ldr	r2, [r7, #0]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d001      	beq.n	8003b04 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e184      	b.n	8003e0e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0304 	and.w	r3, r3, #4
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d010      	beq.n	8003b32 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	691a      	ldr	r2, [r3, #16]
 8003b14:	4b7b      	ldr	r3, [pc, #492]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003b16:	699b      	ldr	r3, [r3, #24]
 8003b18:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d908      	bls.n	8003b32 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003b20:	4b78      	ldr	r3, [pc, #480]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003b22:	699b      	ldr	r3, [r3, #24]
 8003b24:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	4975      	ldr	r1, [pc, #468]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0308 	and.w	r3, r3, #8
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d010      	beq.n	8003b60 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	695a      	ldr	r2, [r3, #20]
 8003b42:	4b70      	ldr	r3, [pc, #448]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003b44:	69db      	ldr	r3, [r3, #28]
 8003b46:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b4a:	429a      	cmp	r2, r3
 8003b4c:	d908      	bls.n	8003b60 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003b4e:	4b6d      	ldr	r3, [pc, #436]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003b50:	69db      	ldr	r3, [r3, #28]
 8003b52:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	496a      	ldr	r1, [pc, #424]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0310 	and.w	r3, r3, #16
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d010      	beq.n	8003b8e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	699a      	ldr	r2, [r3, #24]
 8003b70:	4b64      	ldr	r3, [pc, #400]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003b72:	69db      	ldr	r3, [r3, #28]
 8003b74:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d908      	bls.n	8003b8e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003b7c:	4b61      	ldr	r3, [pc, #388]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003b7e:	69db      	ldr	r3, [r3, #28]
 8003b80:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	699b      	ldr	r3, [r3, #24]
 8003b88:	495e      	ldr	r1, [pc, #376]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0320 	and.w	r3, r3, #32
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d010      	beq.n	8003bbc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	69da      	ldr	r2, [r3, #28]
 8003b9e:	4b59      	ldr	r3, [pc, #356]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003ba0:	6a1b      	ldr	r3, [r3, #32]
 8003ba2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d908      	bls.n	8003bbc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003baa:	4b56      	ldr	r3, [pc, #344]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003bac:	6a1b      	ldr	r3, [r3, #32]
 8003bae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	69db      	ldr	r3, [r3, #28]
 8003bb6:	4953      	ldr	r1, [pc, #332]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0302 	and.w	r3, r3, #2
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d010      	beq.n	8003bea <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	68da      	ldr	r2, [r3, #12]
 8003bcc:	4b4d      	ldr	r3, [pc, #308]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003bce:	699b      	ldr	r3, [r3, #24]
 8003bd0:	f003 030f 	and.w	r3, r3, #15
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d908      	bls.n	8003bea <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bd8:	4b4a      	ldr	r3, [pc, #296]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	f023 020f 	bic.w	r2, r3, #15
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	4947      	ldr	r1, [pc, #284]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0301 	and.w	r3, r3, #1
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d055      	beq.n	8003ca2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003bf6:	4b43      	ldr	r3, [pc, #268]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003bf8:	699b      	ldr	r3, [r3, #24]
 8003bfa:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	4940      	ldr	r1, [pc, #256]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003c04:	4313      	orrs	r3, r2
 8003c06:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	2b02      	cmp	r3, #2
 8003c0e:	d107      	bne.n	8003c20 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003c10:	4b3c      	ldr	r3, [pc, #240]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d121      	bne.n	8003c60 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e0f6      	b.n	8003e0e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	2b03      	cmp	r3, #3
 8003c26:	d107      	bne.n	8003c38 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003c28:	4b36      	ldr	r3, [pc, #216]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d115      	bne.n	8003c60 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	e0ea      	b.n	8003e0e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d107      	bne.n	8003c50 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003c40:	4b30      	ldr	r3, [pc, #192]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d109      	bne.n	8003c60 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e0de      	b.n	8003e0e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c50:	4b2c      	ldr	r3, [pc, #176]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0304 	and.w	r3, r3, #4
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d101      	bne.n	8003c60 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e0d6      	b.n	8003e0e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003c60:	4b28      	ldr	r3, [pc, #160]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003c62:	691b      	ldr	r3, [r3, #16]
 8003c64:	f023 0207 	bic.w	r2, r3, #7
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	4925      	ldr	r1, [pc, #148]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c72:	f7fe f9f3 	bl	800205c <HAL_GetTick>
 8003c76:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c78:	e00a      	b.n	8003c90 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c7a:	f7fe f9ef 	bl	800205c <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d901      	bls.n	8003c90 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	e0be      	b.n	8003e0e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c90:	4b1c      	ldr	r3, [pc, #112]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003c92:	691b      	ldr	r3, [r3, #16]
 8003c94:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	00db      	lsls	r3, r3, #3
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d1eb      	bne.n	8003c7a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0302 	and.w	r3, r3, #2
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d010      	beq.n	8003cd0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	68da      	ldr	r2, [r3, #12]
 8003cb2:	4b14      	ldr	r3, [pc, #80]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003cb4:	699b      	ldr	r3, [r3, #24]
 8003cb6:	f003 030f 	and.w	r3, r3, #15
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d208      	bcs.n	8003cd0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cbe:	4b11      	ldr	r3, [pc, #68]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003cc0:	699b      	ldr	r3, [r3, #24]
 8003cc2:	f023 020f 	bic.w	r2, r3, #15
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	490e      	ldr	r1, [pc, #56]	@ (8003d04 <HAL_RCC_ClockConfig+0x244>)
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8003d00 <HAL_RCC_ClockConfig+0x240>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 030f 	and.w	r3, r3, #15
 8003cd8:	683a      	ldr	r2, [r7, #0]
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d214      	bcs.n	8003d08 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cde:	4b08      	ldr	r3, [pc, #32]	@ (8003d00 <HAL_RCC_ClockConfig+0x240>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f023 020f 	bic.w	r2, r3, #15
 8003ce6:	4906      	ldr	r1, [pc, #24]	@ (8003d00 <HAL_RCC_ClockConfig+0x240>)
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cee:	4b04      	ldr	r3, [pc, #16]	@ (8003d00 <HAL_RCC_ClockConfig+0x240>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 030f 	and.w	r3, r3, #15
 8003cf6:	683a      	ldr	r2, [r7, #0]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d005      	beq.n	8003d08 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e086      	b.n	8003e0e <HAL_RCC_ClockConfig+0x34e>
 8003d00:	52002000 	.word	0x52002000
 8003d04:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0304 	and.w	r3, r3, #4
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d010      	beq.n	8003d36 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	691a      	ldr	r2, [r3, #16]
 8003d18:	4b3f      	ldr	r3, [pc, #252]	@ (8003e18 <HAL_RCC_ClockConfig+0x358>)
 8003d1a:	699b      	ldr	r3, [r3, #24]
 8003d1c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d208      	bcs.n	8003d36 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003d24:	4b3c      	ldr	r3, [pc, #240]	@ (8003e18 <HAL_RCC_ClockConfig+0x358>)
 8003d26:	699b      	ldr	r3, [r3, #24]
 8003d28:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	691b      	ldr	r3, [r3, #16]
 8003d30:	4939      	ldr	r1, [pc, #228]	@ (8003e18 <HAL_RCC_ClockConfig+0x358>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0308 	and.w	r3, r3, #8
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d010      	beq.n	8003d64 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	695a      	ldr	r2, [r3, #20]
 8003d46:	4b34      	ldr	r3, [pc, #208]	@ (8003e18 <HAL_RCC_ClockConfig+0x358>)
 8003d48:	69db      	ldr	r3, [r3, #28]
 8003d4a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d208      	bcs.n	8003d64 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003d52:	4b31      	ldr	r3, [pc, #196]	@ (8003e18 <HAL_RCC_ClockConfig+0x358>)
 8003d54:	69db      	ldr	r3, [r3, #28]
 8003d56:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	695b      	ldr	r3, [r3, #20]
 8003d5e:	492e      	ldr	r1, [pc, #184]	@ (8003e18 <HAL_RCC_ClockConfig+0x358>)
 8003d60:	4313      	orrs	r3, r2
 8003d62:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0310 	and.w	r3, r3, #16
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d010      	beq.n	8003d92 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	699a      	ldr	r2, [r3, #24]
 8003d74:	4b28      	ldr	r3, [pc, #160]	@ (8003e18 <HAL_RCC_ClockConfig+0x358>)
 8003d76:	69db      	ldr	r3, [r3, #28]
 8003d78:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d208      	bcs.n	8003d92 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003d80:	4b25      	ldr	r3, [pc, #148]	@ (8003e18 <HAL_RCC_ClockConfig+0x358>)
 8003d82:	69db      	ldr	r3, [r3, #28]
 8003d84:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	4922      	ldr	r1, [pc, #136]	@ (8003e18 <HAL_RCC_ClockConfig+0x358>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0320 	and.w	r3, r3, #32
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d010      	beq.n	8003dc0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	69da      	ldr	r2, [r3, #28]
 8003da2:	4b1d      	ldr	r3, [pc, #116]	@ (8003e18 <HAL_RCC_ClockConfig+0x358>)
 8003da4:	6a1b      	ldr	r3, [r3, #32]
 8003da6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d208      	bcs.n	8003dc0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003dae:	4b1a      	ldr	r3, [pc, #104]	@ (8003e18 <HAL_RCC_ClockConfig+0x358>)
 8003db0:	6a1b      	ldr	r3, [r3, #32]
 8003db2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	69db      	ldr	r3, [r3, #28]
 8003dba:	4917      	ldr	r1, [pc, #92]	@ (8003e18 <HAL_RCC_ClockConfig+0x358>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003dc0:	f000 f834 	bl	8003e2c <HAL_RCC_GetSysClockFreq>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	4b14      	ldr	r3, [pc, #80]	@ (8003e18 <HAL_RCC_ClockConfig+0x358>)
 8003dc8:	699b      	ldr	r3, [r3, #24]
 8003dca:	0a1b      	lsrs	r3, r3, #8
 8003dcc:	f003 030f 	and.w	r3, r3, #15
 8003dd0:	4912      	ldr	r1, [pc, #72]	@ (8003e1c <HAL_RCC_ClockConfig+0x35c>)
 8003dd2:	5ccb      	ldrb	r3, [r1, r3]
 8003dd4:	f003 031f 	and.w	r3, r3, #31
 8003dd8:	fa22 f303 	lsr.w	r3, r2, r3
 8003ddc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003dde:	4b0e      	ldr	r3, [pc, #56]	@ (8003e18 <HAL_RCC_ClockConfig+0x358>)
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	f003 030f 	and.w	r3, r3, #15
 8003de6:	4a0d      	ldr	r2, [pc, #52]	@ (8003e1c <HAL_RCC_ClockConfig+0x35c>)
 8003de8:	5cd3      	ldrb	r3, [r2, r3]
 8003dea:	f003 031f 	and.w	r3, r3, #31
 8003dee:	693a      	ldr	r2, [r7, #16]
 8003df0:	fa22 f303 	lsr.w	r3, r2, r3
 8003df4:	4a0a      	ldr	r2, [pc, #40]	@ (8003e20 <HAL_RCC_ClockConfig+0x360>)
 8003df6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003df8:	4a0a      	ldr	r2, [pc, #40]	@ (8003e24 <HAL_RCC_ClockConfig+0x364>)
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8003e28 <HAL_RCC_ClockConfig+0x368>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4618      	mov	r0, r3
 8003e04:	f7fd fe80 	bl	8001b08 <HAL_InitTick>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3718      	adds	r7, #24
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	58024400 	.word	0x58024400
 8003e1c:	080110c4 	.word	0x080110c4
 8003e20:	24000004 	.word	0x24000004
 8003e24:	24000000 	.word	0x24000000
 8003e28:	24000008 	.word	0x24000008

08003e2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b089      	sub	sp, #36	@ 0x24
 8003e30:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e32:	4bb3      	ldr	r3, [pc, #716]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e3a:	2b18      	cmp	r3, #24
 8003e3c:	f200 8155 	bhi.w	80040ea <HAL_RCC_GetSysClockFreq+0x2be>
 8003e40:	a201      	add	r2, pc, #4	@ (adr r2, 8003e48 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e46:	bf00      	nop
 8003e48:	08003ead 	.word	0x08003ead
 8003e4c:	080040eb 	.word	0x080040eb
 8003e50:	080040eb 	.word	0x080040eb
 8003e54:	080040eb 	.word	0x080040eb
 8003e58:	080040eb 	.word	0x080040eb
 8003e5c:	080040eb 	.word	0x080040eb
 8003e60:	080040eb 	.word	0x080040eb
 8003e64:	080040eb 	.word	0x080040eb
 8003e68:	08003ed3 	.word	0x08003ed3
 8003e6c:	080040eb 	.word	0x080040eb
 8003e70:	080040eb 	.word	0x080040eb
 8003e74:	080040eb 	.word	0x080040eb
 8003e78:	080040eb 	.word	0x080040eb
 8003e7c:	080040eb 	.word	0x080040eb
 8003e80:	080040eb 	.word	0x080040eb
 8003e84:	080040eb 	.word	0x080040eb
 8003e88:	08003ed9 	.word	0x08003ed9
 8003e8c:	080040eb 	.word	0x080040eb
 8003e90:	080040eb 	.word	0x080040eb
 8003e94:	080040eb 	.word	0x080040eb
 8003e98:	080040eb 	.word	0x080040eb
 8003e9c:	080040eb 	.word	0x080040eb
 8003ea0:	080040eb 	.word	0x080040eb
 8003ea4:	080040eb 	.word	0x080040eb
 8003ea8:	08003edf 	.word	0x08003edf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003eac:	4b94      	ldr	r3, [pc, #592]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0320 	and.w	r3, r3, #32
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d009      	beq.n	8003ecc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003eb8:	4b91      	ldr	r3, [pc, #580]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	08db      	lsrs	r3, r3, #3
 8003ebe:	f003 0303 	and.w	r3, r3, #3
 8003ec2:	4a90      	ldr	r2, [pc, #576]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003ec4:	fa22 f303 	lsr.w	r3, r2, r3
 8003ec8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003eca:	e111      	b.n	80040f0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003ecc:	4b8d      	ldr	r3, [pc, #564]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003ece:	61bb      	str	r3, [r7, #24]
      break;
 8003ed0:	e10e      	b.n	80040f0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003ed2:	4b8d      	ldr	r3, [pc, #564]	@ (8004108 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003ed4:	61bb      	str	r3, [r7, #24]
      break;
 8003ed6:	e10b      	b.n	80040f0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003ed8:	4b8c      	ldr	r3, [pc, #560]	@ (800410c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003eda:	61bb      	str	r3, [r7, #24]
      break;
 8003edc:	e108      	b.n	80040f0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003ede:	4b88      	ldr	r3, [pc, #544]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee2:	f003 0303 	and.w	r3, r3, #3
 8003ee6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003ee8:	4b85      	ldr	r3, [pc, #532]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eec:	091b      	lsrs	r3, r3, #4
 8003eee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ef2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003ef4:	4b82      	ldr	r3, [pc, #520]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef8:	f003 0301 	and.w	r3, r3, #1
 8003efc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003efe:	4b80      	ldr	r3, [pc, #512]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f02:	08db      	lsrs	r3, r3, #3
 8003f04:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003f08:	68fa      	ldr	r2, [r7, #12]
 8003f0a:	fb02 f303 	mul.w	r3, r2, r3
 8003f0e:	ee07 3a90 	vmov	s15, r3
 8003f12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f16:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	f000 80e1 	beq.w	80040e4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	f000 8083 	beq.w	8004030 <HAL_RCC_GetSysClockFreq+0x204>
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	f200 80a1 	bhi.w	8004074 <HAL_RCC_GetSysClockFreq+0x248>
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d003      	beq.n	8003f40 <HAL_RCC_GetSysClockFreq+0x114>
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d056      	beq.n	8003fec <HAL_RCC_GetSysClockFreq+0x1c0>
 8003f3e:	e099      	b.n	8004074 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f40:	4b6f      	ldr	r3, [pc, #444]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 0320 	and.w	r3, r3, #32
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d02d      	beq.n	8003fa8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003f4c:	4b6c      	ldr	r3, [pc, #432]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	08db      	lsrs	r3, r3, #3
 8003f52:	f003 0303 	and.w	r3, r3, #3
 8003f56:	4a6b      	ldr	r2, [pc, #428]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003f58:	fa22 f303 	lsr.w	r3, r2, r3
 8003f5c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	ee07 3a90 	vmov	s15, r3
 8003f64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	ee07 3a90 	vmov	s15, r3
 8003f6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f76:	4b62      	ldr	r3, [pc, #392]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f7e:	ee07 3a90 	vmov	s15, r3
 8003f82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f86:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f8a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004110 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fa2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003fa6:	e087      	b.n	80040b8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	ee07 3a90 	vmov	s15, r3
 8003fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fb2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004114 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003fb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fba:	4b51      	ldr	r3, [pc, #324]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fc2:	ee07 3a90 	vmov	s15, r3
 8003fc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fca:	ed97 6a02 	vldr	s12, [r7, #8]
 8003fce:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004110 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003fd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fe6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003fea:	e065      	b.n	80040b8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	ee07 3a90 	vmov	s15, r3
 8003ff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ff6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004118 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003ffa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ffe:	4b40      	ldr	r3, [pc, #256]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004006:	ee07 3a90 	vmov	s15, r3
 800400a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800400e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004012:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004110 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004016:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800401a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800401e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004022:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800402a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800402e:	e043      	b.n	80040b8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	ee07 3a90 	vmov	s15, r3
 8004036:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800403a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800411c <HAL_RCC_GetSysClockFreq+0x2f0>
 800403e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004042:	4b2f      	ldr	r3, [pc, #188]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004046:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800404a:	ee07 3a90 	vmov	s15, r3
 800404e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004052:	ed97 6a02 	vldr	s12, [r7, #8]
 8004056:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004110 <HAL_RCC_GetSysClockFreq+0x2e4>
 800405a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800405e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004062:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004066:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800406a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800406e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004072:	e021      	b.n	80040b8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	ee07 3a90 	vmov	s15, r3
 800407a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800407e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004118 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004082:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004086:	4b1e      	ldr	r3, [pc, #120]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800408a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800408e:	ee07 3a90 	vmov	s15, r3
 8004092:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004096:	ed97 6a02 	vldr	s12, [r7, #8]
 800409a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004110 <HAL_RCC_GetSysClockFreq+0x2e4>
 800409e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80040b6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80040b8:	4b11      	ldr	r3, [pc, #68]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040bc:	0a5b      	lsrs	r3, r3, #9
 80040be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040c2:	3301      	adds	r3, #1
 80040c4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	ee07 3a90 	vmov	s15, r3
 80040cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80040d0:	edd7 6a07 	vldr	s13, [r7, #28]
 80040d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040dc:	ee17 3a90 	vmov	r3, s15
 80040e0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80040e2:	e005      	b.n	80040f0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80040e4:	2300      	movs	r3, #0
 80040e6:	61bb      	str	r3, [r7, #24]
      break;
 80040e8:	e002      	b.n	80040f0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80040ea:	4b07      	ldr	r3, [pc, #28]	@ (8004108 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80040ec:	61bb      	str	r3, [r7, #24]
      break;
 80040ee:	bf00      	nop
  }

  return sysclockfreq;
 80040f0:	69bb      	ldr	r3, [r7, #24]
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3724      	adds	r7, #36	@ 0x24
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	58024400 	.word	0x58024400
 8004104:	03d09000 	.word	0x03d09000
 8004108:	003d0900 	.word	0x003d0900
 800410c:	007a1200 	.word	0x007a1200
 8004110:	46000000 	.word	0x46000000
 8004114:	4c742400 	.word	0x4c742400
 8004118:	4a742400 	.word	0x4a742400
 800411c:	4af42400 	.word	0x4af42400

08004120 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b082      	sub	sp, #8
 8004124:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004126:	f7ff fe81 	bl	8003e2c <HAL_RCC_GetSysClockFreq>
 800412a:	4602      	mov	r2, r0
 800412c:	4b10      	ldr	r3, [pc, #64]	@ (8004170 <HAL_RCC_GetHCLKFreq+0x50>)
 800412e:	699b      	ldr	r3, [r3, #24]
 8004130:	0a1b      	lsrs	r3, r3, #8
 8004132:	f003 030f 	and.w	r3, r3, #15
 8004136:	490f      	ldr	r1, [pc, #60]	@ (8004174 <HAL_RCC_GetHCLKFreq+0x54>)
 8004138:	5ccb      	ldrb	r3, [r1, r3]
 800413a:	f003 031f 	and.w	r3, r3, #31
 800413e:	fa22 f303 	lsr.w	r3, r2, r3
 8004142:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004144:	4b0a      	ldr	r3, [pc, #40]	@ (8004170 <HAL_RCC_GetHCLKFreq+0x50>)
 8004146:	699b      	ldr	r3, [r3, #24]
 8004148:	f003 030f 	and.w	r3, r3, #15
 800414c:	4a09      	ldr	r2, [pc, #36]	@ (8004174 <HAL_RCC_GetHCLKFreq+0x54>)
 800414e:	5cd3      	ldrb	r3, [r2, r3]
 8004150:	f003 031f 	and.w	r3, r3, #31
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	fa22 f303 	lsr.w	r3, r2, r3
 800415a:	4a07      	ldr	r2, [pc, #28]	@ (8004178 <HAL_RCC_GetHCLKFreq+0x58>)
 800415c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800415e:	4a07      	ldr	r2, [pc, #28]	@ (800417c <HAL_RCC_GetHCLKFreq+0x5c>)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004164:	4b04      	ldr	r3, [pc, #16]	@ (8004178 <HAL_RCC_GetHCLKFreq+0x58>)
 8004166:	681b      	ldr	r3, [r3, #0]
}
 8004168:	4618      	mov	r0, r3
 800416a:	3708      	adds	r7, #8
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}
 8004170:	58024400 	.word	0x58024400
 8004174:	080110c4 	.word	0x080110c4
 8004178:	24000004 	.word	0x24000004
 800417c:	24000000 	.word	0x24000000

08004180 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004184:	f7ff ffcc 	bl	8004120 <HAL_RCC_GetHCLKFreq>
 8004188:	4602      	mov	r2, r0
 800418a:	4b06      	ldr	r3, [pc, #24]	@ (80041a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800418c:	69db      	ldr	r3, [r3, #28]
 800418e:	091b      	lsrs	r3, r3, #4
 8004190:	f003 0307 	and.w	r3, r3, #7
 8004194:	4904      	ldr	r1, [pc, #16]	@ (80041a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004196:	5ccb      	ldrb	r3, [r1, r3]
 8004198:	f003 031f 	and.w	r3, r3, #31
 800419c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	58024400 	.word	0x58024400
 80041a8:	080110c4 	.word	0x080110c4

080041ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80041b0:	f7ff ffb6 	bl	8004120 <HAL_RCC_GetHCLKFreq>
 80041b4:	4602      	mov	r2, r0
 80041b6:	4b06      	ldr	r3, [pc, #24]	@ (80041d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041b8:	69db      	ldr	r3, [r3, #28]
 80041ba:	0a1b      	lsrs	r3, r3, #8
 80041bc:	f003 0307 	and.w	r3, r3, #7
 80041c0:	4904      	ldr	r1, [pc, #16]	@ (80041d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80041c2:	5ccb      	ldrb	r3, [r1, r3]
 80041c4:	f003 031f 	and.w	r3, r3, #31
 80041c8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	58024400 	.word	0x58024400
 80041d4:	080110c4 	.word	0x080110c4

080041d8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80041d8:	b480      	push	{r7}
 80041da:	b083      	sub	sp, #12
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	223f      	movs	r2, #63	@ 0x3f
 80041e6:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80041e8:	4b1a      	ldr	r3, [pc, #104]	@ (8004254 <HAL_RCC_GetClockConfig+0x7c>)
 80041ea:	691b      	ldr	r3, [r3, #16]
 80041ec:	f003 0207 	and.w	r2, r3, #7
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80041f4:	4b17      	ldr	r3, [pc, #92]	@ (8004254 <HAL_RCC_GetClockConfig+0x7c>)
 80041f6:	699b      	ldr	r3, [r3, #24]
 80041f8:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8004200:	4b14      	ldr	r3, [pc, #80]	@ (8004254 <HAL_RCC_GetClockConfig+0x7c>)
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	f003 020f 	and.w	r2, r3, #15
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800420c:	4b11      	ldr	r3, [pc, #68]	@ (8004254 <HAL_RCC_GetClockConfig+0x7c>)
 800420e:	699b      	ldr	r3, [r3, #24]
 8004210:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004218:	4b0e      	ldr	r3, [pc, #56]	@ (8004254 <HAL_RCC_GetClockConfig+0x7c>)
 800421a:	69db      	ldr	r3, [r3, #28]
 800421c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8004224:	4b0b      	ldr	r3, [pc, #44]	@ (8004254 <HAL_RCC_GetClockConfig+0x7c>)
 8004226:	69db      	ldr	r3, [r3, #28]
 8004228:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004230:	4b08      	ldr	r3, [pc, #32]	@ (8004254 <HAL_RCC_GetClockConfig+0x7c>)
 8004232:	6a1b      	ldr	r3, [r3, #32]
 8004234:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800423c:	4b06      	ldr	r3, [pc, #24]	@ (8004258 <HAL_RCC_GetClockConfig+0x80>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 020f 	and.w	r2, r3, #15
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	601a      	str	r2, [r3, #0]
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr
 8004254:	58024400 	.word	0x58024400
 8004258:	52002000 	.word	0x52002000

0800425c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800425c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004260:	b0ca      	sub	sp, #296	@ 0x128
 8004262:	af00      	add	r7, sp, #0
 8004264:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004268:	2300      	movs	r3, #0
 800426a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800426e:	2300      	movs	r3, #0
 8004270:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800427c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004280:	2500      	movs	r5, #0
 8004282:	ea54 0305 	orrs.w	r3, r4, r5
 8004286:	d049      	beq.n	800431c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004288:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800428c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800428e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004292:	d02f      	beq.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004294:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004298:	d828      	bhi.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x90>
 800429a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800429e:	d01a      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80042a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80042a4:	d822      	bhi.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x90>
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d003      	beq.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80042aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042ae:	d007      	beq.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80042b0:	e01c      	b.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042b2:	4bb8      	ldr	r3, [pc, #736]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042b6:	4ab7      	ldr	r2, [pc, #732]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80042be:	e01a      	b.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80042c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c4:	3308      	adds	r3, #8
 80042c6:	2102      	movs	r1, #2
 80042c8:	4618      	mov	r0, r3
 80042ca:	f001 fc8f 	bl	8005bec <RCCEx_PLL2_Config>
 80042ce:	4603      	mov	r3, r0
 80042d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80042d4:	e00f      	b.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80042d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042da:	3328      	adds	r3, #40	@ 0x28
 80042dc:	2102      	movs	r1, #2
 80042de:	4618      	mov	r0, r3
 80042e0:	f001 fd36 	bl	8005d50 <RCCEx_PLL3_Config>
 80042e4:	4603      	mov	r3, r0
 80042e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80042ea:	e004      	b.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042f2:	e000      	b.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80042f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d10a      	bne.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80042fe:	4ba5      	ldr	r3, [pc, #660]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004300:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004302:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800430a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800430c:	4aa1      	ldr	r2, [pc, #644]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800430e:	430b      	orrs	r3, r1
 8004310:	6513      	str	r3, [r2, #80]	@ 0x50
 8004312:	e003      	b.n	800431c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004314:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004318:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800431c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004324:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004328:	f04f 0900 	mov.w	r9, #0
 800432c:	ea58 0309 	orrs.w	r3, r8, r9
 8004330:	d047      	beq.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004332:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004336:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004338:	2b04      	cmp	r3, #4
 800433a:	d82a      	bhi.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800433c:	a201      	add	r2, pc, #4	@ (adr r2, 8004344 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800433e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004342:	bf00      	nop
 8004344:	08004359 	.word	0x08004359
 8004348:	08004367 	.word	0x08004367
 800434c:	0800437d 	.word	0x0800437d
 8004350:	0800439b 	.word	0x0800439b
 8004354:	0800439b 	.word	0x0800439b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004358:	4b8e      	ldr	r3, [pc, #568]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800435a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800435c:	4a8d      	ldr	r2, [pc, #564]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800435e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004362:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004364:	e01a      	b.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800436a:	3308      	adds	r3, #8
 800436c:	2100      	movs	r1, #0
 800436e:	4618      	mov	r0, r3
 8004370:	f001 fc3c 	bl	8005bec <RCCEx_PLL2_Config>
 8004374:	4603      	mov	r3, r0
 8004376:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800437a:	e00f      	b.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800437c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004380:	3328      	adds	r3, #40	@ 0x28
 8004382:	2100      	movs	r1, #0
 8004384:	4618      	mov	r0, r3
 8004386:	f001 fce3 	bl	8005d50 <RCCEx_PLL3_Config>
 800438a:	4603      	mov	r3, r0
 800438c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004390:	e004      	b.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004398:	e000      	b.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800439a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800439c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d10a      	bne.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80043a4:	4b7b      	ldr	r3, [pc, #492]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043a8:	f023 0107 	bic.w	r1, r3, #7
 80043ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043b2:	4a78      	ldr	r2, [pc, #480]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043b4:	430b      	orrs	r3, r1
 80043b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80043b8:	e003      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80043c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ca:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80043ce:	f04f 0b00 	mov.w	fp, #0
 80043d2:	ea5a 030b 	orrs.w	r3, sl, fp
 80043d6:	d04c      	beq.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80043d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043e2:	d030      	beq.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80043e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043e8:	d829      	bhi.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80043ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80043ec:	d02d      	beq.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80043ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80043f0:	d825      	bhi.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80043f2:	2b80      	cmp	r3, #128	@ 0x80
 80043f4:	d018      	beq.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80043f6:	2b80      	cmp	r3, #128	@ 0x80
 80043f8:	d821      	bhi.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d002      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80043fe:	2b40      	cmp	r3, #64	@ 0x40
 8004400:	d007      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004402:	e01c      	b.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004404:	4b63      	ldr	r3, [pc, #396]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004408:	4a62      	ldr	r2, [pc, #392]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800440a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800440e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004410:	e01c      	b.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004416:	3308      	adds	r3, #8
 8004418:	2100      	movs	r1, #0
 800441a:	4618      	mov	r0, r3
 800441c:	f001 fbe6 	bl	8005bec <RCCEx_PLL2_Config>
 8004420:	4603      	mov	r3, r0
 8004422:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004426:	e011      	b.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800442c:	3328      	adds	r3, #40	@ 0x28
 800442e:	2100      	movs	r1, #0
 8004430:	4618      	mov	r0, r3
 8004432:	f001 fc8d 	bl	8005d50 <RCCEx_PLL3_Config>
 8004436:	4603      	mov	r3, r0
 8004438:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800443c:	e006      	b.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004444:	e002      	b.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004446:	bf00      	nop
 8004448:	e000      	b.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800444a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800444c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004450:	2b00      	cmp	r3, #0
 8004452:	d10a      	bne.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004454:	4b4f      	ldr	r3, [pc, #316]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004456:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004458:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800445c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004460:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004462:	4a4c      	ldr	r2, [pc, #304]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004464:	430b      	orrs	r3, r1
 8004466:	6513      	str	r3, [r2, #80]	@ 0x50
 8004468:	e003      	b.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800446a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800446e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800447a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800447e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004482:	2300      	movs	r3, #0
 8004484:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004488:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800448c:	460b      	mov	r3, r1
 800448e:	4313      	orrs	r3, r2
 8004490:	d053      	beq.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004496:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800449a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800449e:	d035      	beq.n	800450c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80044a0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80044a4:	d82e      	bhi.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80044a6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80044aa:	d031      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80044ac:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80044b0:	d828      	bhi.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80044b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044b6:	d01a      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x292>
 80044b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044bc:	d822      	bhi.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d003      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80044c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044c6:	d007      	beq.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80044c8:	e01c      	b.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044ca:	4b32      	ldr	r3, [pc, #200]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ce:	4a31      	ldr	r2, [pc, #196]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80044d6:	e01c      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044dc:	3308      	adds	r3, #8
 80044de:	2100      	movs	r1, #0
 80044e0:	4618      	mov	r0, r3
 80044e2:	f001 fb83 	bl	8005bec <RCCEx_PLL2_Config>
 80044e6:	4603      	mov	r3, r0
 80044e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80044ec:	e011      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80044ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f2:	3328      	adds	r3, #40	@ 0x28
 80044f4:	2100      	movs	r1, #0
 80044f6:	4618      	mov	r0, r3
 80044f8:	f001 fc2a 	bl	8005d50 <RCCEx_PLL3_Config>
 80044fc:	4603      	mov	r3, r0
 80044fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004502:	e006      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800450a:	e002      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800450c:	bf00      	nop
 800450e:	e000      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004510:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004512:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004516:	2b00      	cmp	r3, #0
 8004518:	d10b      	bne.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800451a:	4b1e      	ldr	r3, [pc, #120]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800451c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800451e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004526:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800452a:	4a1a      	ldr	r2, [pc, #104]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800452c:	430b      	orrs	r3, r1
 800452e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004530:	e003      	b.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004532:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004536:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800453a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800453e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004542:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004546:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800454a:	2300      	movs	r3, #0
 800454c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004550:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004554:	460b      	mov	r3, r1
 8004556:	4313      	orrs	r3, r2
 8004558:	d056      	beq.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800455a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800455e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004562:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004566:	d038      	beq.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004568:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800456c:	d831      	bhi.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800456e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004572:	d034      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004574:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004578:	d82b      	bhi.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800457a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800457e:	d01d      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004580:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004584:	d825      	bhi.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004586:	2b00      	cmp	r3, #0
 8004588:	d006      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800458a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800458e:	d00a      	beq.n	80045a6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004590:	e01f      	b.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004592:	bf00      	nop
 8004594:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004598:	4ba2      	ldr	r3, [pc, #648]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800459a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800459c:	4aa1      	ldr	r2, [pc, #644]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800459e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045a4:	e01c      	b.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80045a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045aa:	3308      	adds	r3, #8
 80045ac:	2100      	movs	r1, #0
 80045ae:	4618      	mov	r0, r3
 80045b0:	f001 fb1c 	bl	8005bec <RCCEx_PLL2_Config>
 80045b4:	4603      	mov	r3, r0
 80045b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80045ba:	e011      	b.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80045bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045c0:	3328      	adds	r3, #40	@ 0x28
 80045c2:	2100      	movs	r1, #0
 80045c4:	4618      	mov	r0, r3
 80045c6:	f001 fbc3 	bl	8005d50 <RCCEx_PLL3_Config>
 80045ca:	4603      	mov	r3, r0
 80045cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045d0:	e006      	b.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045d8:	e002      	b.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80045da:	bf00      	nop
 80045dc:	e000      	b.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80045de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d10b      	bne.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80045e8:	4b8e      	ldr	r3, [pc, #568]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ec:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80045f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80045f8:	4a8a      	ldr	r2, [pc, #552]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045fa:	430b      	orrs	r3, r1
 80045fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80045fe:	e003      	b.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004600:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004604:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004608:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800460c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004610:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004614:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004618:	2300      	movs	r3, #0
 800461a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800461e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004622:	460b      	mov	r3, r1
 8004624:	4313      	orrs	r3, r2
 8004626:	d03a      	beq.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800462c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800462e:	2b30      	cmp	r3, #48	@ 0x30
 8004630:	d01f      	beq.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004632:	2b30      	cmp	r3, #48	@ 0x30
 8004634:	d819      	bhi.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004636:	2b20      	cmp	r3, #32
 8004638:	d00c      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800463a:	2b20      	cmp	r3, #32
 800463c:	d815      	bhi.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800463e:	2b00      	cmp	r3, #0
 8004640:	d019      	beq.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004642:	2b10      	cmp	r3, #16
 8004644:	d111      	bne.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004646:	4b77      	ldr	r3, [pc, #476]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800464a:	4a76      	ldr	r2, [pc, #472]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800464c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004650:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004652:	e011      	b.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004654:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004658:	3308      	adds	r3, #8
 800465a:	2102      	movs	r1, #2
 800465c:	4618      	mov	r0, r3
 800465e:	f001 fac5 	bl	8005bec <RCCEx_PLL2_Config>
 8004662:	4603      	mov	r3, r0
 8004664:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004668:	e006      	b.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004670:	e002      	b.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004672:	bf00      	nop
 8004674:	e000      	b.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004676:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004678:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800467c:	2b00      	cmp	r3, #0
 800467e:	d10a      	bne.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004680:	4b68      	ldr	r3, [pc, #416]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004682:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004684:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004688:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800468c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800468e:	4a65      	ldr	r2, [pc, #404]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004690:	430b      	orrs	r3, r1
 8004692:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004694:	e003      	b.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004696:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800469a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800469e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80046aa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80046ae:	2300      	movs	r3, #0
 80046b0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80046b4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80046b8:	460b      	mov	r3, r1
 80046ba:	4313      	orrs	r3, r2
 80046bc:	d051      	beq.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80046be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046c8:	d035      	beq.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80046ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046ce:	d82e      	bhi.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80046d0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80046d4:	d031      	beq.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80046d6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80046da:	d828      	bhi.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80046dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046e0:	d01a      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80046e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046e6:	d822      	bhi.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d003      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80046ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046f0:	d007      	beq.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80046f2:	e01c      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046f4:	4b4b      	ldr	r3, [pc, #300]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046f8:	4a4a      	ldr	r2, [pc, #296]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004700:	e01c      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004702:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004706:	3308      	adds	r3, #8
 8004708:	2100      	movs	r1, #0
 800470a:	4618      	mov	r0, r3
 800470c:	f001 fa6e 	bl	8005bec <RCCEx_PLL2_Config>
 8004710:	4603      	mov	r3, r0
 8004712:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004716:	e011      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004718:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800471c:	3328      	adds	r3, #40	@ 0x28
 800471e:	2100      	movs	r1, #0
 8004720:	4618      	mov	r0, r3
 8004722:	f001 fb15 	bl	8005d50 <RCCEx_PLL3_Config>
 8004726:	4603      	mov	r3, r0
 8004728:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800472c:	e006      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004734:	e002      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004736:	bf00      	nop
 8004738:	e000      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800473a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800473c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004740:	2b00      	cmp	r3, #0
 8004742:	d10a      	bne.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004744:	4b37      	ldr	r3, [pc, #220]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004746:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004748:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800474c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004750:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004752:	4a34      	ldr	r2, [pc, #208]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004754:	430b      	orrs	r3, r1
 8004756:	6513      	str	r3, [r2, #80]	@ 0x50
 8004758:	e003      	b.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800475a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800475e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800476a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800476e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004772:	2300      	movs	r3, #0
 8004774:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004778:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800477c:	460b      	mov	r3, r1
 800477e:	4313      	orrs	r3, r2
 8004780:	d056      	beq.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004782:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004786:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004788:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800478c:	d033      	beq.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800478e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004792:	d82c      	bhi.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004794:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004798:	d02f      	beq.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800479a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800479e:	d826      	bhi.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x592>
 80047a0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80047a4:	d02b      	beq.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80047a6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80047aa:	d820      	bhi.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x592>
 80047ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047b0:	d012      	beq.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80047b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047b6:	d81a      	bhi.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x592>
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d022      	beq.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80047bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047c0:	d115      	bne.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80047c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c6:	3308      	adds	r3, #8
 80047c8:	2101      	movs	r1, #1
 80047ca:	4618      	mov	r0, r3
 80047cc:	f001 fa0e 	bl	8005bec <RCCEx_PLL2_Config>
 80047d0:	4603      	mov	r3, r0
 80047d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80047d6:	e015      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80047d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047dc:	3328      	adds	r3, #40	@ 0x28
 80047de:	2101      	movs	r1, #1
 80047e0:	4618      	mov	r0, r3
 80047e2:	f001 fab5 	bl	8005d50 <RCCEx_PLL3_Config>
 80047e6:	4603      	mov	r3, r0
 80047e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80047ec:	e00a      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047f4:	e006      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80047f6:	bf00      	nop
 80047f8:	e004      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80047fa:	bf00      	nop
 80047fc:	e002      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80047fe:	bf00      	nop
 8004800:	e000      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004802:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004804:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004808:	2b00      	cmp	r3, #0
 800480a:	d10d      	bne.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800480c:	4b05      	ldr	r3, [pc, #20]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800480e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004810:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004814:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004818:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800481a:	4a02      	ldr	r2, [pc, #8]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800481c:	430b      	orrs	r3, r1
 800481e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004820:	e006      	b.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004822:	bf00      	nop
 8004824:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004828:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800482c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004830:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004838:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800483c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004840:	2300      	movs	r3, #0
 8004842:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004846:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800484a:	460b      	mov	r3, r1
 800484c:	4313      	orrs	r3, r2
 800484e:	d055      	beq.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004854:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004858:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800485c:	d033      	beq.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800485e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004862:	d82c      	bhi.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004864:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004868:	d02f      	beq.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800486a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800486e:	d826      	bhi.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004870:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004874:	d02b      	beq.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004876:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800487a:	d820      	bhi.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x662>
 800487c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004880:	d012      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004882:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004886:	d81a      	bhi.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004888:	2b00      	cmp	r3, #0
 800488a:	d022      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800488c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004890:	d115      	bne.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004896:	3308      	adds	r3, #8
 8004898:	2101      	movs	r1, #1
 800489a:	4618      	mov	r0, r3
 800489c:	f001 f9a6 	bl	8005bec <RCCEx_PLL2_Config>
 80048a0:	4603      	mov	r3, r0
 80048a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80048a6:	e015      	b.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80048a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ac:	3328      	adds	r3, #40	@ 0x28
 80048ae:	2101      	movs	r1, #1
 80048b0:	4618      	mov	r0, r3
 80048b2:	f001 fa4d 	bl	8005d50 <RCCEx_PLL3_Config>
 80048b6:	4603      	mov	r3, r0
 80048b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80048bc:	e00a      	b.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048c4:	e006      	b.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80048c6:	bf00      	nop
 80048c8:	e004      	b.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80048ca:	bf00      	nop
 80048cc:	e002      	b.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80048ce:	bf00      	nop
 80048d0:	e000      	b.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80048d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d10b      	bne.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80048dc:	4ba3      	ldr	r3, [pc, #652]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048e0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80048e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80048ec:	4a9f      	ldr	r2, [pc, #636]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048ee:	430b      	orrs	r3, r1
 80048f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80048f2:	e003      	b.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80048fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004904:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004908:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800490c:	2300      	movs	r3, #0
 800490e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004912:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004916:	460b      	mov	r3, r1
 8004918:	4313      	orrs	r3, r2
 800491a:	d037      	beq.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800491c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004922:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004926:	d00e      	beq.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004928:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800492c:	d816      	bhi.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800492e:	2b00      	cmp	r3, #0
 8004930:	d018      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004932:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004936:	d111      	bne.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004938:	4b8c      	ldr	r3, [pc, #560]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800493a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800493c:	4a8b      	ldr	r2, [pc, #556]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800493e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004942:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004944:	e00f      	b.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800494a:	3308      	adds	r3, #8
 800494c:	2101      	movs	r1, #1
 800494e:	4618      	mov	r0, r3
 8004950:	f001 f94c 	bl	8005bec <RCCEx_PLL2_Config>
 8004954:	4603      	mov	r3, r0
 8004956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800495a:	e004      	b.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004962:	e000      	b.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004964:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004966:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800496a:	2b00      	cmp	r3, #0
 800496c:	d10a      	bne.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800496e:	4b7f      	ldr	r3, [pc, #508]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004970:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004972:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800497a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800497c:	4a7b      	ldr	r2, [pc, #492]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800497e:	430b      	orrs	r3, r1
 8004980:	6513      	str	r3, [r2, #80]	@ 0x50
 8004982:	e003      	b.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004984:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004988:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800498c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004994:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004998:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800499c:	2300      	movs	r3, #0
 800499e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80049a2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80049a6:	460b      	mov	r3, r1
 80049a8:	4313      	orrs	r3, r2
 80049aa:	d039      	beq.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80049ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049b2:	2b03      	cmp	r3, #3
 80049b4:	d81c      	bhi.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80049b6:	a201      	add	r2, pc, #4	@ (adr r2, 80049bc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80049b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049bc:	080049f9 	.word	0x080049f9
 80049c0:	080049cd 	.word	0x080049cd
 80049c4:	080049db 	.word	0x080049db
 80049c8:	080049f9 	.word	0x080049f9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049cc:	4b67      	ldr	r3, [pc, #412]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049d0:	4a66      	ldr	r2, [pc, #408]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80049d8:	e00f      	b.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80049da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049de:	3308      	adds	r3, #8
 80049e0:	2102      	movs	r1, #2
 80049e2:	4618      	mov	r0, r3
 80049e4:	f001 f902 	bl	8005bec <RCCEx_PLL2_Config>
 80049e8:	4603      	mov	r3, r0
 80049ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80049ee:	e004      	b.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049f6:	e000      	b.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80049f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d10a      	bne.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004a02:	4b5a      	ldr	r3, [pc, #360]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a06:	f023 0103 	bic.w	r1, r3, #3
 8004a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a10:	4a56      	ldr	r2, [pc, #344]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a12:	430b      	orrs	r3, r1
 8004a14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a16:	e003      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004a20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a28:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004a2c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a30:	2300      	movs	r3, #0
 8004a32:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004a36:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004a3a:	460b      	mov	r3, r1
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	f000 809f 	beq.w	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a42:	4b4b      	ldr	r3, [pc, #300]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a4a      	ldr	r2, [pc, #296]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004a48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a4c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a4e:	f7fd fb05 	bl	800205c <HAL_GetTick>
 8004a52:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a56:	e00b      	b.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a58:	f7fd fb00 	bl	800205c <HAL_GetTick>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004a62:	1ad3      	subs	r3, r2, r3
 8004a64:	2b64      	cmp	r3, #100	@ 0x64
 8004a66:	d903      	bls.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004a68:	2303      	movs	r3, #3
 8004a6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a6e:	e005      	b.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a70:	4b3f      	ldr	r3, [pc, #252]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d0ed      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004a7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d179      	bne.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004a84:	4b39      	ldr	r3, [pc, #228]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a86:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004a88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a8c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004a90:	4053      	eors	r3, r2
 8004a92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d015      	beq.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a9a:	4b34      	ldr	r3, [pc, #208]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004aa2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004aa6:	4b31      	ldr	r3, [pc, #196]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004aa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aaa:	4a30      	ldr	r2, [pc, #192]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004aac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ab0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ab2:	4b2e      	ldr	r3, [pc, #184]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ab4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ab6:	4a2d      	ldr	r2, [pc, #180]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ab8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004abc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004abe:	4a2b      	ldr	r2, [pc, #172]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ac0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004ac4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004ace:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ad2:	d118      	bne.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ad4:	f7fd fac2 	bl	800205c <HAL_GetTick>
 8004ad8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004adc:	e00d      	b.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ade:	f7fd fabd 	bl	800205c <HAL_GetTick>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004ae8:	1ad2      	subs	r2, r2, r3
 8004aea:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004aee:	429a      	cmp	r2, r3
 8004af0:	d903      	bls.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004af2:	2303      	movs	r3, #3
 8004af4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004af8:	e005      	b.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004afa:	4b1c      	ldr	r3, [pc, #112]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004afe:	f003 0302 	and.w	r3, r3, #2
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d0eb      	beq.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004b06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d129      	bne.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b12:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b1e:	d10e      	bne.n	8004b3e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004b20:	4b12      	ldr	r3, [pc, #72]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b22:	691b      	ldr	r3, [r3, #16]
 8004b24:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004b28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b2c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b30:	091a      	lsrs	r2, r3, #4
 8004b32:	4b10      	ldr	r3, [pc, #64]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004b34:	4013      	ands	r3, r2
 8004b36:	4a0d      	ldr	r2, [pc, #52]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b38:	430b      	orrs	r3, r1
 8004b3a:	6113      	str	r3, [r2, #16]
 8004b3c:	e005      	b.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	4a0a      	ldr	r2, [pc, #40]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b44:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004b48:	6113      	str	r3, [r2, #16]
 8004b4a:	4b08      	ldr	r3, [pc, #32]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b4c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004b4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b52:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b5a:	4a04      	ldr	r2, [pc, #16]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b5c:	430b      	orrs	r3, r1
 8004b5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b60:	e00e      	b.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004b6a:	e009      	b.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004b6c:	58024400 	.word	0x58024400
 8004b70:	58024800 	.word	0x58024800
 8004b74:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004b80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b88:	f002 0301 	and.w	r3, r2, #1
 8004b8c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004b90:	2300      	movs	r3, #0
 8004b92:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004b96:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004b9a:	460b      	mov	r3, r1
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	f000 8089 	beq.w	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ba6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ba8:	2b28      	cmp	r3, #40	@ 0x28
 8004baa:	d86b      	bhi.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004bac:	a201      	add	r2, pc, #4	@ (adr r2, 8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bb2:	bf00      	nop
 8004bb4:	08004c8d 	.word	0x08004c8d
 8004bb8:	08004c85 	.word	0x08004c85
 8004bbc:	08004c85 	.word	0x08004c85
 8004bc0:	08004c85 	.word	0x08004c85
 8004bc4:	08004c85 	.word	0x08004c85
 8004bc8:	08004c85 	.word	0x08004c85
 8004bcc:	08004c85 	.word	0x08004c85
 8004bd0:	08004c85 	.word	0x08004c85
 8004bd4:	08004c59 	.word	0x08004c59
 8004bd8:	08004c85 	.word	0x08004c85
 8004bdc:	08004c85 	.word	0x08004c85
 8004be0:	08004c85 	.word	0x08004c85
 8004be4:	08004c85 	.word	0x08004c85
 8004be8:	08004c85 	.word	0x08004c85
 8004bec:	08004c85 	.word	0x08004c85
 8004bf0:	08004c85 	.word	0x08004c85
 8004bf4:	08004c6f 	.word	0x08004c6f
 8004bf8:	08004c85 	.word	0x08004c85
 8004bfc:	08004c85 	.word	0x08004c85
 8004c00:	08004c85 	.word	0x08004c85
 8004c04:	08004c85 	.word	0x08004c85
 8004c08:	08004c85 	.word	0x08004c85
 8004c0c:	08004c85 	.word	0x08004c85
 8004c10:	08004c85 	.word	0x08004c85
 8004c14:	08004c8d 	.word	0x08004c8d
 8004c18:	08004c85 	.word	0x08004c85
 8004c1c:	08004c85 	.word	0x08004c85
 8004c20:	08004c85 	.word	0x08004c85
 8004c24:	08004c85 	.word	0x08004c85
 8004c28:	08004c85 	.word	0x08004c85
 8004c2c:	08004c85 	.word	0x08004c85
 8004c30:	08004c85 	.word	0x08004c85
 8004c34:	08004c8d 	.word	0x08004c8d
 8004c38:	08004c85 	.word	0x08004c85
 8004c3c:	08004c85 	.word	0x08004c85
 8004c40:	08004c85 	.word	0x08004c85
 8004c44:	08004c85 	.word	0x08004c85
 8004c48:	08004c85 	.word	0x08004c85
 8004c4c:	08004c85 	.word	0x08004c85
 8004c50:	08004c85 	.word	0x08004c85
 8004c54:	08004c8d 	.word	0x08004c8d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c5c:	3308      	adds	r3, #8
 8004c5e:	2101      	movs	r1, #1
 8004c60:	4618      	mov	r0, r3
 8004c62:	f000 ffc3 	bl	8005bec <RCCEx_PLL2_Config>
 8004c66:	4603      	mov	r3, r0
 8004c68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004c6c:	e00f      	b.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c72:	3328      	adds	r3, #40	@ 0x28
 8004c74:	2101      	movs	r1, #1
 8004c76:	4618      	mov	r0, r3
 8004c78:	f001 f86a 	bl	8005d50 <RCCEx_PLL3_Config>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004c82:	e004      	b.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c8a:	e000      	b.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004c8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d10a      	bne.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004c96:	4bbf      	ldr	r3, [pc, #764]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c9a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ca2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ca4:	4abb      	ldr	r2, [pc, #748]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ca6:	430b      	orrs	r3, r1
 8004ca8:	6553      	str	r3, [r2, #84]	@ 0x54
 8004caa:	e003      	b.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004cb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cbc:	f002 0302 	and.w	r3, r2, #2
 8004cc0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004cca:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004cce:	460b      	mov	r3, r1
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	d041      	beq.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004cd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cd8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004cda:	2b05      	cmp	r3, #5
 8004cdc:	d824      	bhi.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004cde:	a201      	add	r2, pc, #4	@ (adr r2, 8004ce4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce4:	08004d31 	.word	0x08004d31
 8004ce8:	08004cfd 	.word	0x08004cfd
 8004cec:	08004d13 	.word	0x08004d13
 8004cf0:	08004d31 	.word	0x08004d31
 8004cf4:	08004d31 	.word	0x08004d31
 8004cf8:	08004d31 	.word	0x08004d31
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d00:	3308      	adds	r3, #8
 8004d02:	2101      	movs	r1, #1
 8004d04:	4618      	mov	r0, r3
 8004d06:	f000 ff71 	bl	8005bec <RCCEx_PLL2_Config>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004d10:	e00f      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d16:	3328      	adds	r3, #40	@ 0x28
 8004d18:	2101      	movs	r1, #1
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f001 f818 	bl	8005d50 <RCCEx_PLL3_Config>
 8004d20:	4603      	mov	r3, r0
 8004d22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004d26:	e004      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d2e:	e000      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004d30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d10a      	bne.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004d3a:	4b96      	ldr	r3, [pc, #600]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d3e:	f023 0107 	bic.w	r1, r3, #7
 8004d42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d46:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d48:	4a92      	ldr	r2, [pc, #584]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d4a:	430b      	orrs	r3, r1
 8004d4c:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d4e:	e003      	b.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d54:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d60:	f002 0304 	and.w	r3, r2, #4
 8004d64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004d68:	2300      	movs	r3, #0
 8004d6a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d6e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004d72:	460b      	mov	r3, r1
 8004d74:	4313      	orrs	r3, r2
 8004d76:	d044      	beq.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004d78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d80:	2b05      	cmp	r3, #5
 8004d82:	d825      	bhi.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004d84:	a201      	add	r2, pc, #4	@ (adr r2, 8004d8c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d8a:	bf00      	nop
 8004d8c:	08004dd9 	.word	0x08004dd9
 8004d90:	08004da5 	.word	0x08004da5
 8004d94:	08004dbb 	.word	0x08004dbb
 8004d98:	08004dd9 	.word	0x08004dd9
 8004d9c:	08004dd9 	.word	0x08004dd9
 8004da0:	08004dd9 	.word	0x08004dd9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004da4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004da8:	3308      	adds	r3, #8
 8004daa:	2101      	movs	r1, #1
 8004dac:	4618      	mov	r0, r3
 8004dae:	f000 ff1d 	bl	8005bec <RCCEx_PLL2_Config>
 8004db2:	4603      	mov	r3, r0
 8004db4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004db8:	e00f      	b.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004dba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dbe:	3328      	adds	r3, #40	@ 0x28
 8004dc0:	2101      	movs	r1, #1
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f000 ffc4 	bl	8005d50 <RCCEx_PLL3_Config>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004dce:	e004      	b.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004dd6:	e000      	b.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004dd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d10b      	bne.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004de2:	4b6c      	ldr	r3, [pc, #432]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004de4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004de6:	f023 0107 	bic.w	r1, r3, #7
 8004dea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004df2:	4a68      	ldr	r2, [pc, #416]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004df4:	430b      	orrs	r3, r1
 8004df6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004df8:	e003      	b.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dfe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004e02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e0a:	f002 0320 	and.w	r3, r2, #32
 8004e0e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004e12:	2300      	movs	r3, #0
 8004e14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004e18:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004e1c:	460b      	mov	r3, r1
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	d055      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004e22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e2e:	d033      	beq.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004e30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e34:	d82c      	bhi.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e3a:	d02f      	beq.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004e3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e40:	d826      	bhi.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e42:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004e46:	d02b      	beq.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004e48:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004e4c:	d820      	bhi.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e52:	d012      	beq.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004e54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e58:	d81a      	bhi.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d022      	beq.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004e5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e62:	d115      	bne.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e68:	3308      	adds	r3, #8
 8004e6a:	2100      	movs	r1, #0
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f000 febd 	bl	8005bec <RCCEx_PLL2_Config>
 8004e72:	4603      	mov	r3, r0
 8004e74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004e78:	e015      	b.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004e7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e7e:	3328      	adds	r3, #40	@ 0x28
 8004e80:	2102      	movs	r1, #2
 8004e82:	4618      	mov	r0, r3
 8004e84:	f000 ff64 	bl	8005d50 <RCCEx_PLL3_Config>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004e8e:	e00a      	b.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e90:	2301      	movs	r3, #1
 8004e92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e96:	e006      	b.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004e98:	bf00      	nop
 8004e9a:	e004      	b.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004e9c:	bf00      	nop
 8004e9e:	e002      	b.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004ea0:	bf00      	nop
 8004ea2:	e000      	b.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004ea4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ea6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d10b      	bne.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004eae:	4b39      	ldr	r3, [pc, #228]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eb2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ebe:	4a35      	ldr	r2, [pc, #212]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ec0:	430b      	orrs	r3, r1
 8004ec2:	6553      	str	r3, [r2, #84]	@ 0x54
 8004ec4:	e003      	b.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ec6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004ece:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004eda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004ede:	2300      	movs	r3, #0
 8004ee0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004ee4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004ee8:	460b      	mov	r3, r1
 8004eea:	4313      	orrs	r3, r2
 8004eec:	d058      	beq.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004eee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ef6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004efa:	d033      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004efc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004f00:	d82c      	bhi.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004f02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f06:	d02f      	beq.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004f08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f0c:	d826      	bhi.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004f0e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f12:	d02b      	beq.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004f14:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f18:	d820      	bhi.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004f1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f1e:	d012      	beq.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004f20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f24:	d81a      	bhi.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d022      	beq.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004f2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f2e:	d115      	bne.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f34:	3308      	adds	r3, #8
 8004f36:	2100      	movs	r1, #0
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f000 fe57 	bl	8005bec <RCCEx_PLL2_Config>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004f44:	e015      	b.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f4a:	3328      	adds	r3, #40	@ 0x28
 8004f4c:	2102      	movs	r1, #2
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f000 fefe 	bl	8005d50 <RCCEx_PLL3_Config>
 8004f54:	4603      	mov	r3, r0
 8004f56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004f5a:	e00a      	b.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f62:	e006      	b.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f64:	bf00      	nop
 8004f66:	e004      	b.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f68:	bf00      	nop
 8004f6a:	e002      	b.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f6c:	bf00      	nop
 8004f6e:	e000      	b.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d10e      	bne.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004f7a:	4b06      	ldr	r3, [pc, #24]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f7e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004f82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f86:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f8a:	4a02      	ldr	r2, [pc, #8]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f8c:	430b      	orrs	r3, r1
 8004f8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f90:	e006      	b.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004f92:	bf00      	nop
 8004f94:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004fac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004fb6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004fba:	460b      	mov	r3, r1
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	d055      	beq.n	800506c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004fc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004fc8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004fcc:	d033      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004fce:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004fd2:	d82c      	bhi.n	800502e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004fd4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fd8:	d02f      	beq.n	800503a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004fda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fde:	d826      	bhi.n	800502e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004fe0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004fe4:	d02b      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004fe6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004fea:	d820      	bhi.n	800502e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004fec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ff0:	d012      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004ff2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ff6:	d81a      	bhi.n	800502e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d022      	beq.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004ffc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005000:	d115      	bne.n	800502e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005002:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005006:	3308      	adds	r3, #8
 8005008:	2100      	movs	r1, #0
 800500a:	4618      	mov	r0, r3
 800500c:	f000 fdee 	bl	8005bec <RCCEx_PLL2_Config>
 8005010:	4603      	mov	r3, r0
 8005012:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005016:	e015      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005018:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800501c:	3328      	adds	r3, #40	@ 0x28
 800501e:	2102      	movs	r1, #2
 8005020:	4618      	mov	r0, r3
 8005022:	f000 fe95 	bl	8005d50 <RCCEx_PLL3_Config>
 8005026:	4603      	mov	r3, r0
 8005028:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800502c:	e00a      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005034:	e006      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005036:	bf00      	nop
 8005038:	e004      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800503a:	bf00      	nop
 800503c:	e002      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800503e:	bf00      	nop
 8005040:	e000      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005042:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005044:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005048:	2b00      	cmp	r3, #0
 800504a:	d10b      	bne.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800504c:	4ba1      	ldr	r3, [pc, #644]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800504e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005050:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005054:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005058:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800505c:	4a9d      	ldr	r2, [pc, #628]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800505e:	430b      	orrs	r3, r1
 8005060:	6593      	str	r3, [r2, #88]	@ 0x58
 8005062:	e003      	b.n	800506c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005064:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005068:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800506c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005074:	f002 0308 	and.w	r3, r2, #8
 8005078:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800507c:	2300      	movs	r3, #0
 800507e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005082:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005086:	460b      	mov	r3, r1
 8005088:	4313      	orrs	r3, r2
 800508a:	d01e      	beq.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800508c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005090:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005094:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005098:	d10c      	bne.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800509a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800509e:	3328      	adds	r3, #40	@ 0x28
 80050a0:	2102      	movs	r1, #2
 80050a2:	4618      	mov	r0, r3
 80050a4:	f000 fe54 	bl	8005d50 <RCCEx_PLL3_Config>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d002      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80050b4:	4b87      	ldr	r3, [pc, #540]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050b8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80050bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050c4:	4a83      	ldr	r2, [pc, #524]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050c6:	430b      	orrs	r3, r1
 80050c8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80050ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d2:	f002 0310 	and.w	r3, r2, #16
 80050d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80050da:	2300      	movs	r3, #0
 80050dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80050e0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80050e4:	460b      	mov	r3, r1
 80050e6:	4313      	orrs	r3, r2
 80050e8:	d01e      	beq.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80050ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80050f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050f6:	d10c      	bne.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80050f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050fc:	3328      	adds	r3, #40	@ 0x28
 80050fe:	2102      	movs	r1, #2
 8005100:	4618      	mov	r0, r3
 8005102:	f000 fe25 	bl	8005d50 <RCCEx_PLL3_Config>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d002      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005112:	4b70      	ldr	r3, [pc, #448]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005116:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800511a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800511e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005122:	4a6c      	ldr	r2, [pc, #432]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005124:	430b      	orrs	r3, r1
 8005126:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800512c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005130:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005134:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005138:	2300      	movs	r3, #0
 800513a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800513e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005142:	460b      	mov	r3, r1
 8005144:	4313      	orrs	r3, r2
 8005146:	d03e      	beq.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005148:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800514c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005150:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005154:	d022      	beq.n	800519c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005156:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800515a:	d81b      	bhi.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800515c:	2b00      	cmp	r3, #0
 800515e:	d003      	beq.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005160:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005164:	d00b      	beq.n	800517e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005166:	e015      	b.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005168:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800516c:	3308      	adds	r3, #8
 800516e:	2100      	movs	r1, #0
 8005170:	4618      	mov	r0, r3
 8005172:	f000 fd3b 	bl	8005bec <RCCEx_PLL2_Config>
 8005176:	4603      	mov	r3, r0
 8005178:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800517c:	e00f      	b.n	800519e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800517e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005182:	3328      	adds	r3, #40	@ 0x28
 8005184:	2102      	movs	r1, #2
 8005186:	4618      	mov	r0, r3
 8005188:	f000 fde2 	bl	8005d50 <RCCEx_PLL3_Config>
 800518c:	4603      	mov	r3, r0
 800518e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005192:	e004      	b.n	800519e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800519a:	e000      	b.n	800519e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800519c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800519e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d10b      	bne.n	80051be <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80051a6:	4b4b      	ldr	r3, [pc, #300]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051aa:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80051ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80051b6:	4a47      	ldr	r2, [pc, #284]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051b8:	430b      	orrs	r3, r1
 80051ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80051bc:	e003      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80051c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ce:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80051d2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80051d4:	2300      	movs	r3, #0
 80051d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80051d8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80051dc:	460b      	mov	r3, r1
 80051de:	4313      	orrs	r3, r2
 80051e0:	d03b      	beq.n	800525a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80051e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80051ee:	d01f      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80051f0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80051f4:	d818      	bhi.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80051f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051fa:	d003      	beq.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80051fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005200:	d007      	beq.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005202:	e011      	b.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005204:	4b33      	ldr	r3, [pc, #204]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005208:	4a32      	ldr	r2, [pc, #200]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800520a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800520e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005210:	e00f      	b.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005216:	3328      	adds	r3, #40	@ 0x28
 8005218:	2101      	movs	r1, #1
 800521a:	4618      	mov	r0, r3
 800521c:	f000 fd98 	bl	8005d50 <RCCEx_PLL3_Config>
 8005220:	4603      	mov	r3, r0
 8005222:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005226:	e004      	b.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800522e:	e000      	b.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005230:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005236:	2b00      	cmp	r3, #0
 8005238:	d10b      	bne.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800523a:	4b26      	ldr	r3, [pc, #152]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800523c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800523e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005242:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005246:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800524a:	4a22      	ldr	r2, [pc, #136]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800524c:	430b      	orrs	r3, r1
 800524e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005250:	e003      	b.n	800525a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005252:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005256:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800525a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800525e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005262:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005266:	673b      	str	r3, [r7, #112]	@ 0x70
 8005268:	2300      	movs	r3, #0
 800526a:	677b      	str	r3, [r7, #116]	@ 0x74
 800526c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005270:	460b      	mov	r3, r1
 8005272:	4313      	orrs	r3, r2
 8005274:	d034      	beq.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800527a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800527c:	2b00      	cmp	r3, #0
 800527e:	d003      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005280:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005284:	d007      	beq.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005286:	e011      	b.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005288:	4b12      	ldr	r3, [pc, #72]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800528a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800528c:	4a11      	ldr	r2, [pc, #68]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800528e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005292:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005294:	e00e      	b.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800529a:	3308      	adds	r3, #8
 800529c:	2102      	movs	r1, #2
 800529e:	4618      	mov	r0, r3
 80052a0:	f000 fca4 	bl	8005bec <RCCEx_PLL2_Config>
 80052a4:	4603      	mov	r3, r0
 80052a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80052aa:	e003      	b.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d10d      	bne.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80052bc:	4b05      	ldr	r3, [pc, #20]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052c0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80052c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052ca:	4a02      	ldr	r2, [pc, #8]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052cc:	430b      	orrs	r3, r1
 80052ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80052d0:	e006      	b.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80052d2:	bf00      	nop
 80052d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80052e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80052ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80052ee:	2300      	movs	r3, #0
 80052f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80052f2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80052f6:	460b      	mov	r3, r1
 80052f8:	4313      	orrs	r3, r2
 80052fa:	d00c      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80052fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005300:	3328      	adds	r3, #40	@ 0x28
 8005302:	2102      	movs	r1, #2
 8005304:	4618      	mov	r0, r3
 8005306:	f000 fd23 	bl	8005d50 <RCCEx_PLL3_Config>
 800530a:	4603      	mov	r3, r0
 800530c:	2b00      	cmp	r3, #0
 800530e:	d002      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800531a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800531e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005322:	663b      	str	r3, [r7, #96]	@ 0x60
 8005324:	2300      	movs	r3, #0
 8005326:	667b      	str	r3, [r7, #100]	@ 0x64
 8005328:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800532c:	460b      	mov	r3, r1
 800532e:	4313      	orrs	r3, r2
 8005330:	d038      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005332:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005336:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800533a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800533e:	d018      	beq.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005340:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005344:	d811      	bhi.n	800536a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005346:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800534a:	d014      	beq.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800534c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005350:	d80b      	bhi.n	800536a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005352:	2b00      	cmp	r3, #0
 8005354:	d011      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005356:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800535a:	d106      	bne.n	800536a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800535c:	4bc3      	ldr	r3, [pc, #780]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800535e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005360:	4ac2      	ldr	r2, [pc, #776]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005362:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005366:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005368:	e008      	b.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005370:	e004      	b.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005372:	bf00      	nop
 8005374:	e002      	b.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005376:	bf00      	nop
 8005378:	e000      	b.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800537a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800537c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005380:	2b00      	cmp	r3, #0
 8005382:	d10b      	bne.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005384:	4bb9      	ldr	r3, [pc, #740]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005386:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005388:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800538c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005390:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005394:	4ab5      	ldr	r2, [pc, #724]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005396:	430b      	orrs	r3, r1
 8005398:	6553      	str	r3, [r2, #84]	@ 0x54
 800539a:	e003      	b.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800539c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80053a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ac:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80053b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80053b2:	2300      	movs	r3, #0
 80053b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80053b6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80053ba:	460b      	mov	r3, r1
 80053bc:	4313      	orrs	r3, r2
 80053be:	d009      	beq.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80053c0:	4baa      	ldr	r3, [pc, #680]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053c4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80053c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053ce:	4aa7      	ldr	r2, [pc, #668]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053d0:	430b      	orrs	r3, r1
 80053d2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80053d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053dc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80053e0:	653b      	str	r3, [r7, #80]	@ 0x50
 80053e2:	2300      	movs	r3, #0
 80053e4:	657b      	str	r3, [r7, #84]	@ 0x54
 80053e6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80053ea:	460b      	mov	r3, r1
 80053ec:	4313      	orrs	r3, r2
 80053ee:	d00a      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80053f0:	4b9e      	ldr	r3, [pc, #632]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053f2:	691b      	ldr	r3, [r3, #16]
 80053f4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80053f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053fc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005400:	4a9a      	ldr	r2, [pc, #616]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005402:	430b      	orrs	r3, r1
 8005404:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800540a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800540e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005412:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005414:	2300      	movs	r3, #0
 8005416:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005418:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800541c:	460b      	mov	r3, r1
 800541e:	4313      	orrs	r3, r2
 8005420:	d009      	beq.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005422:	4b92      	ldr	r3, [pc, #584]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005424:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005426:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800542a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800542e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005430:	4a8e      	ldr	r2, [pc, #568]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005432:	430b      	orrs	r3, r1
 8005434:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800543a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800543e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005442:	643b      	str	r3, [r7, #64]	@ 0x40
 8005444:	2300      	movs	r3, #0
 8005446:	647b      	str	r3, [r7, #68]	@ 0x44
 8005448:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800544c:	460b      	mov	r3, r1
 800544e:	4313      	orrs	r3, r2
 8005450:	d00e      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005452:	4b86      	ldr	r3, [pc, #536]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005454:	691b      	ldr	r3, [r3, #16]
 8005456:	4a85      	ldr	r2, [pc, #532]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005458:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800545c:	6113      	str	r3, [r2, #16]
 800545e:	4b83      	ldr	r3, [pc, #524]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005460:	6919      	ldr	r1, [r3, #16]
 8005462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005466:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800546a:	4a80      	ldr	r2, [pc, #512]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800546c:	430b      	orrs	r3, r1
 800546e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005478:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800547c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800547e:	2300      	movs	r3, #0
 8005480:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005482:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005486:	460b      	mov	r3, r1
 8005488:	4313      	orrs	r3, r2
 800548a:	d009      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800548c:	4b77      	ldr	r3, [pc, #476]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800548e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005490:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800549a:	4a74      	ldr	r2, [pc, #464]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800549c:	430b      	orrs	r3, r1
 800549e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80054a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80054ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80054ae:	2300      	movs	r3, #0
 80054b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80054b2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80054b6:	460b      	mov	r3, r1
 80054b8:	4313      	orrs	r3, r2
 80054ba:	d00a      	beq.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80054bc:	4b6b      	ldr	r3, [pc, #428]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054c0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80054c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80054cc:	4a67      	ldr	r2, [pc, #412]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054ce:	430b      	orrs	r3, r1
 80054d0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80054d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054da:	2100      	movs	r1, #0
 80054dc:	62b9      	str	r1, [r7, #40]	@ 0x28
 80054de:	f003 0301 	and.w	r3, r3, #1
 80054e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054e4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80054e8:	460b      	mov	r3, r1
 80054ea:	4313      	orrs	r3, r2
 80054ec:	d011      	beq.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054f2:	3308      	adds	r3, #8
 80054f4:	2100      	movs	r1, #0
 80054f6:	4618      	mov	r0, r3
 80054f8:	f000 fb78 	bl	8005bec <RCCEx_PLL2_Config>
 80054fc:	4603      	mov	r3, r0
 80054fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005502:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005506:	2b00      	cmp	r3, #0
 8005508:	d003      	beq.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800550a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800550e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551a:	2100      	movs	r1, #0
 800551c:	6239      	str	r1, [r7, #32]
 800551e:	f003 0302 	and.w	r3, r3, #2
 8005522:	627b      	str	r3, [r7, #36]	@ 0x24
 8005524:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005528:	460b      	mov	r3, r1
 800552a:	4313      	orrs	r3, r2
 800552c:	d011      	beq.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800552e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005532:	3308      	adds	r3, #8
 8005534:	2101      	movs	r1, #1
 8005536:	4618      	mov	r0, r3
 8005538:	f000 fb58 	bl	8005bec <RCCEx_PLL2_Config>
 800553c:	4603      	mov	r3, r0
 800553e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005542:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005546:	2b00      	cmp	r3, #0
 8005548:	d003      	beq.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800554a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800554e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800555a:	2100      	movs	r1, #0
 800555c:	61b9      	str	r1, [r7, #24]
 800555e:	f003 0304 	and.w	r3, r3, #4
 8005562:	61fb      	str	r3, [r7, #28]
 8005564:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005568:	460b      	mov	r3, r1
 800556a:	4313      	orrs	r3, r2
 800556c:	d011      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800556e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005572:	3308      	adds	r3, #8
 8005574:	2102      	movs	r1, #2
 8005576:	4618      	mov	r0, r3
 8005578:	f000 fb38 	bl	8005bec <RCCEx_PLL2_Config>
 800557c:	4603      	mov	r3, r0
 800557e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005582:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005586:	2b00      	cmp	r3, #0
 8005588:	d003      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800558a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800558e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800559a:	2100      	movs	r1, #0
 800559c:	6139      	str	r1, [r7, #16]
 800559e:	f003 0308 	and.w	r3, r3, #8
 80055a2:	617b      	str	r3, [r7, #20]
 80055a4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80055a8:	460b      	mov	r3, r1
 80055aa:	4313      	orrs	r3, r2
 80055ac:	d011      	beq.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80055ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b2:	3328      	adds	r3, #40	@ 0x28
 80055b4:	2100      	movs	r1, #0
 80055b6:	4618      	mov	r0, r3
 80055b8:	f000 fbca 	bl	8005d50 <RCCEx_PLL3_Config>
 80055bc:	4603      	mov	r3, r0
 80055be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80055c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d003      	beq.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80055d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055da:	2100      	movs	r1, #0
 80055dc:	60b9      	str	r1, [r7, #8]
 80055de:	f003 0310 	and.w	r3, r3, #16
 80055e2:	60fb      	str	r3, [r7, #12]
 80055e4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80055e8:	460b      	mov	r3, r1
 80055ea:	4313      	orrs	r3, r2
 80055ec:	d011      	beq.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80055ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055f2:	3328      	adds	r3, #40	@ 0x28
 80055f4:	2101      	movs	r1, #1
 80055f6:	4618      	mov	r0, r3
 80055f8:	f000 fbaa 	bl	8005d50 <RCCEx_PLL3_Config>
 80055fc:	4603      	mov	r3, r0
 80055fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005602:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005606:	2b00      	cmp	r3, #0
 8005608:	d003      	beq.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800560a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800560e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800561a:	2100      	movs	r1, #0
 800561c:	6039      	str	r1, [r7, #0]
 800561e:	f003 0320 	and.w	r3, r3, #32
 8005622:	607b      	str	r3, [r7, #4]
 8005624:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005628:	460b      	mov	r3, r1
 800562a:	4313      	orrs	r3, r2
 800562c:	d011      	beq.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800562e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005632:	3328      	adds	r3, #40	@ 0x28
 8005634:	2102      	movs	r1, #2
 8005636:	4618      	mov	r0, r3
 8005638:	f000 fb8a 	bl	8005d50 <RCCEx_PLL3_Config>
 800563c:	4603      	mov	r3, r0
 800563e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005642:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005646:	2b00      	cmp	r3, #0
 8005648:	d003      	beq.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800564a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800564e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005652:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005656:	2b00      	cmp	r3, #0
 8005658:	d101      	bne.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800565a:	2300      	movs	r3, #0
 800565c:	e000      	b.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
}
 8005660:	4618      	mov	r0, r3
 8005662:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005666:	46bd      	mov	sp, r7
 8005668:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800566c:	58024400 	.word	0x58024400

08005670 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005674:	f7fe fd54 	bl	8004120 <HAL_RCC_GetHCLKFreq>
 8005678:	4602      	mov	r2, r0
 800567a:	4b06      	ldr	r3, [pc, #24]	@ (8005694 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800567c:	6a1b      	ldr	r3, [r3, #32]
 800567e:	091b      	lsrs	r3, r3, #4
 8005680:	f003 0307 	and.w	r3, r3, #7
 8005684:	4904      	ldr	r1, [pc, #16]	@ (8005698 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005686:	5ccb      	ldrb	r3, [r1, r3]
 8005688:	f003 031f 	and.w	r3, r3, #31
 800568c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005690:	4618      	mov	r0, r3
 8005692:	bd80      	pop	{r7, pc}
 8005694:	58024400 	.word	0x58024400
 8005698:	080110c4 	.word	0x080110c4

0800569c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800569c:	b480      	push	{r7}
 800569e:	b089      	sub	sp, #36	@ 0x24
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80056a4:	4ba1      	ldr	r3, [pc, #644]	@ (800592c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80056a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056a8:	f003 0303 	and.w	r3, r3, #3
 80056ac:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80056ae:	4b9f      	ldr	r3, [pc, #636]	@ (800592c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80056b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056b2:	0b1b      	lsrs	r3, r3, #12
 80056b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80056b8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80056ba:	4b9c      	ldr	r3, [pc, #624]	@ (800592c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80056bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056be:	091b      	lsrs	r3, r3, #4
 80056c0:	f003 0301 	and.w	r3, r3, #1
 80056c4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80056c6:	4b99      	ldr	r3, [pc, #612]	@ (800592c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80056c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056ca:	08db      	lsrs	r3, r3, #3
 80056cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80056d0:	693a      	ldr	r2, [r7, #16]
 80056d2:	fb02 f303 	mul.w	r3, r2, r3
 80056d6:	ee07 3a90 	vmov	s15, r3
 80056da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056de:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	f000 8111 	beq.w	800590c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80056ea:	69bb      	ldr	r3, [r7, #24]
 80056ec:	2b02      	cmp	r3, #2
 80056ee:	f000 8083 	beq.w	80057f8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80056f2:	69bb      	ldr	r3, [r7, #24]
 80056f4:	2b02      	cmp	r3, #2
 80056f6:	f200 80a1 	bhi.w	800583c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d003      	beq.n	8005708 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005700:	69bb      	ldr	r3, [r7, #24]
 8005702:	2b01      	cmp	r3, #1
 8005704:	d056      	beq.n	80057b4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005706:	e099      	b.n	800583c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005708:	4b88      	ldr	r3, [pc, #544]	@ (800592c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0320 	and.w	r3, r3, #32
 8005710:	2b00      	cmp	r3, #0
 8005712:	d02d      	beq.n	8005770 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005714:	4b85      	ldr	r3, [pc, #532]	@ (800592c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	08db      	lsrs	r3, r3, #3
 800571a:	f003 0303 	and.w	r3, r3, #3
 800571e:	4a84      	ldr	r2, [pc, #528]	@ (8005930 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005720:	fa22 f303 	lsr.w	r3, r2, r3
 8005724:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	ee07 3a90 	vmov	s15, r3
 800572c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	ee07 3a90 	vmov	s15, r3
 8005736:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800573a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800573e:	4b7b      	ldr	r3, [pc, #492]	@ (800592c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005746:	ee07 3a90 	vmov	s15, r3
 800574a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800574e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005752:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005934 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005756:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800575a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800575e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005762:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005766:	ee67 7a27 	vmul.f32	s15, s14, s15
 800576a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800576e:	e087      	b.n	8005880 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	ee07 3a90 	vmov	s15, r3
 8005776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800577a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005938 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800577e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005782:	4b6a      	ldr	r3, [pc, #424]	@ (800592c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800578a:	ee07 3a90 	vmov	s15, r3
 800578e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005792:	ed97 6a03 	vldr	s12, [r7, #12]
 8005796:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005934 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800579a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800579e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80057b2:	e065      	b.n	8005880 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	ee07 3a90 	vmov	s15, r3
 80057ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057be:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800593c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80057c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057c6:	4b59      	ldr	r3, [pc, #356]	@ (800592c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057ce:	ee07 3a90 	vmov	s15, r3
 80057d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80057da:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005934 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80057de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80057f6:	e043      	b.n	8005880 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	ee07 3a90 	vmov	s15, r3
 80057fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005802:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005940 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005806:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800580a:	4b48      	ldr	r3, [pc, #288]	@ (800592c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800580c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800580e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005812:	ee07 3a90 	vmov	s15, r3
 8005816:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800581a:	ed97 6a03 	vldr	s12, [r7, #12]
 800581e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005934 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005822:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005826:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800582a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800582e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005832:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005836:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800583a:	e021      	b.n	8005880 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	ee07 3a90 	vmov	s15, r3
 8005842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005846:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800593c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800584a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800584e:	4b37      	ldr	r3, [pc, #220]	@ (800592c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005852:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005856:	ee07 3a90 	vmov	s15, r3
 800585a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800585e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005862:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005934 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005866:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800586a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800586e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005872:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005876:	ee67 7a27 	vmul.f32	s15, s14, s15
 800587a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800587e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005880:	4b2a      	ldr	r3, [pc, #168]	@ (800592c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005884:	0a5b      	lsrs	r3, r3, #9
 8005886:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800588a:	ee07 3a90 	vmov	s15, r3
 800588e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005892:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005896:	ee37 7a87 	vadd.f32	s14, s15, s14
 800589a:	edd7 6a07 	vldr	s13, [r7, #28]
 800589e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058a6:	ee17 2a90 	vmov	r2, s15
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80058ae:	4b1f      	ldr	r3, [pc, #124]	@ (800592c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b2:	0c1b      	lsrs	r3, r3, #16
 80058b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058b8:	ee07 3a90 	vmov	s15, r3
 80058bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80058c4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80058c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80058cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058d4:	ee17 2a90 	vmov	r2, s15
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80058dc:	4b13      	ldr	r3, [pc, #76]	@ (800592c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058e0:	0e1b      	lsrs	r3, r3, #24
 80058e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058e6:	ee07 3a90 	vmov	s15, r3
 80058ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80058f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80058f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80058fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005902:	ee17 2a90 	vmov	r2, s15
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800590a:	e008      	b.n	800591e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2200      	movs	r2, #0
 8005910:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2200      	movs	r2, #0
 800591c:	609a      	str	r2, [r3, #8]
}
 800591e:	bf00      	nop
 8005920:	3724      	adds	r7, #36	@ 0x24
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	58024400 	.word	0x58024400
 8005930:	03d09000 	.word	0x03d09000
 8005934:	46000000 	.word	0x46000000
 8005938:	4c742400 	.word	0x4c742400
 800593c:	4a742400 	.word	0x4a742400
 8005940:	4af42400 	.word	0x4af42400

08005944 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005944:	b480      	push	{r7}
 8005946:	b089      	sub	sp, #36	@ 0x24
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800594c:	4ba1      	ldr	r3, [pc, #644]	@ (8005bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800594e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005950:	f003 0303 	and.w	r3, r3, #3
 8005954:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005956:	4b9f      	ldr	r3, [pc, #636]	@ (8005bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800595a:	0d1b      	lsrs	r3, r3, #20
 800595c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005960:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005962:	4b9c      	ldr	r3, [pc, #624]	@ (8005bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005966:	0a1b      	lsrs	r3, r3, #8
 8005968:	f003 0301 	and.w	r3, r3, #1
 800596c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800596e:	4b99      	ldr	r3, [pc, #612]	@ (8005bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005972:	08db      	lsrs	r3, r3, #3
 8005974:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005978:	693a      	ldr	r2, [r7, #16]
 800597a:	fb02 f303 	mul.w	r3, r2, r3
 800597e:	ee07 3a90 	vmov	s15, r3
 8005982:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005986:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	2b00      	cmp	r3, #0
 800598e:	f000 8111 	beq.w	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005992:	69bb      	ldr	r3, [r7, #24]
 8005994:	2b02      	cmp	r3, #2
 8005996:	f000 8083 	beq.w	8005aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800599a:	69bb      	ldr	r3, [r7, #24]
 800599c:	2b02      	cmp	r3, #2
 800599e:	f200 80a1 	bhi.w	8005ae4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80059a2:	69bb      	ldr	r3, [r7, #24]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d003      	beq.n	80059b0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80059a8:	69bb      	ldr	r3, [r7, #24]
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d056      	beq.n	8005a5c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80059ae:	e099      	b.n	8005ae4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80059b0:	4b88      	ldr	r3, [pc, #544]	@ (8005bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f003 0320 	and.w	r3, r3, #32
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d02d      	beq.n	8005a18 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80059bc:	4b85      	ldr	r3, [pc, #532]	@ (8005bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	08db      	lsrs	r3, r3, #3
 80059c2:	f003 0303 	and.w	r3, r3, #3
 80059c6:	4a84      	ldr	r2, [pc, #528]	@ (8005bd8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80059c8:	fa22 f303 	lsr.w	r3, r2, r3
 80059cc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	ee07 3a90 	vmov	s15, r3
 80059d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	ee07 3a90 	vmov	s15, r3
 80059de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059e6:	4b7b      	ldr	r3, [pc, #492]	@ (8005bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80059e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059ee:	ee07 3a90 	vmov	s15, r3
 80059f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80059fa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005bdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80059fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a12:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005a16:	e087      	b.n	8005b28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	ee07 3a90 	vmov	s15, r3
 8005a1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a22:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005be0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005a26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a2a:	4b6a      	ldr	r3, [pc, #424]	@ (8005bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a32:	ee07 3a90 	vmov	s15, r3
 8005a36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a3e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005bdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005a42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a5a:	e065      	b.n	8005b28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	ee07 3a90 	vmov	s15, r3
 8005a62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a66:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005be4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005a6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a6e:	4b59      	ldr	r3, [pc, #356]	@ (8005bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a76:	ee07 3a90 	vmov	s15, r3
 8005a7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a82:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005bdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005a86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a9e:	e043      	b.n	8005b28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	ee07 3a90 	vmov	s15, r3
 8005aa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005aaa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005be8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005aae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ab2:	4b48      	ldr	r3, [pc, #288]	@ (8005bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ab6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005aba:	ee07 3a90 	vmov	s15, r3
 8005abe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ac2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ac6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005bdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005aca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ace:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ad2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ad6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ada:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ade:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005ae2:	e021      	b.n	8005b28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	ee07 3a90 	vmov	s15, r3
 8005aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005aee:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005be4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005af2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005af6:	4b37      	ldr	r3, [pc, #220]	@ (8005bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005afa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005afe:	ee07 3a90 	vmov	s15, r3
 8005b02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b06:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b0a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005bdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005b0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005b26:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005b28:	4b2a      	ldr	r3, [pc, #168]	@ (8005bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b2c:	0a5b      	lsrs	r3, r3, #9
 8005b2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b32:	ee07 3a90 	vmov	s15, r3
 8005b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b3e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b42:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b4e:	ee17 2a90 	vmov	r2, s15
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005b56:	4b1f      	ldr	r3, [pc, #124]	@ (8005bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b5a:	0c1b      	lsrs	r3, r3, #16
 8005b5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b60:	ee07 3a90 	vmov	s15, r3
 8005b64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b68:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b6c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b70:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b7c:	ee17 2a90 	vmov	r2, s15
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005b84:	4b13      	ldr	r3, [pc, #76]	@ (8005bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b88:	0e1b      	lsrs	r3, r3, #24
 8005b8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b8e:	ee07 3a90 	vmov	s15, r3
 8005b92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b9a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b9e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ba2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ba6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005baa:	ee17 2a90 	vmov	r2, s15
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005bb2:	e008      	b.n	8005bc6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	609a      	str	r2, [r3, #8]
}
 8005bc6:	bf00      	nop
 8005bc8:	3724      	adds	r7, #36	@ 0x24
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr
 8005bd2:	bf00      	nop
 8005bd4:	58024400 	.word	0x58024400
 8005bd8:	03d09000 	.word	0x03d09000
 8005bdc:	46000000 	.word	0x46000000
 8005be0:	4c742400 	.word	0x4c742400
 8005be4:	4a742400 	.word	0x4a742400
 8005be8:	4af42400 	.word	0x4af42400

08005bec <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005bfa:	4b53      	ldr	r3, [pc, #332]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bfe:	f003 0303 	and.w	r3, r3, #3
 8005c02:	2b03      	cmp	r3, #3
 8005c04:	d101      	bne.n	8005c0a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e099      	b.n	8005d3e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005c0a:	4b4f      	ldr	r3, [pc, #316]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a4e      	ldr	r2, [pc, #312]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005c10:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005c14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c16:	f7fc fa21 	bl	800205c <HAL_GetTick>
 8005c1a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005c1c:	e008      	b.n	8005c30 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005c1e:	f7fc fa1d 	bl	800205c <HAL_GetTick>
 8005c22:	4602      	mov	r2, r0
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	1ad3      	subs	r3, r2, r3
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d901      	bls.n	8005c30 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005c2c:	2303      	movs	r3, #3
 8005c2e:	e086      	b.n	8005d3e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005c30:	4b45      	ldr	r3, [pc, #276]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d1f0      	bne.n	8005c1e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005c3c:	4b42      	ldr	r3, [pc, #264]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c40:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	031b      	lsls	r3, r3, #12
 8005c4a:	493f      	ldr	r1, [pc, #252]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	3b01      	subs	r3, #1
 8005c56:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	3b01      	subs	r3, #1
 8005c60:	025b      	lsls	r3, r3, #9
 8005c62:	b29b      	uxth	r3, r3
 8005c64:	431a      	orrs	r2, r3
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	3b01      	subs	r3, #1
 8005c6c:	041b      	lsls	r3, r3, #16
 8005c6e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005c72:	431a      	orrs	r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	691b      	ldr	r3, [r3, #16]
 8005c78:	3b01      	subs	r3, #1
 8005c7a:	061b      	lsls	r3, r3, #24
 8005c7c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005c80:	4931      	ldr	r1, [pc, #196]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005c82:	4313      	orrs	r3, r2
 8005c84:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005c86:	4b30      	ldr	r3, [pc, #192]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c8a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	695b      	ldr	r3, [r3, #20]
 8005c92:	492d      	ldr	r1, [pc, #180]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005c94:	4313      	orrs	r3, r2
 8005c96:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005c98:	4b2b      	ldr	r3, [pc, #172]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c9c:	f023 0220 	bic.w	r2, r3, #32
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	699b      	ldr	r3, [r3, #24]
 8005ca4:	4928      	ldr	r1, [pc, #160]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005caa:	4b27      	ldr	r3, [pc, #156]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cae:	4a26      	ldr	r2, [pc, #152]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005cb0:	f023 0310 	bic.w	r3, r3, #16
 8005cb4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005cb6:	4b24      	ldr	r3, [pc, #144]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005cb8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005cba:	4b24      	ldr	r3, [pc, #144]	@ (8005d4c <RCCEx_PLL2_Config+0x160>)
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	69d2      	ldr	r2, [r2, #28]
 8005cc2:	00d2      	lsls	r2, r2, #3
 8005cc4:	4920      	ldr	r1, [pc, #128]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005cca:	4b1f      	ldr	r3, [pc, #124]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cce:	4a1e      	ldr	r2, [pc, #120]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005cd0:	f043 0310 	orr.w	r3, r3, #16
 8005cd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d106      	bne.n	8005cea <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005cdc:	4b1a      	ldr	r3, [pc, #104]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ce0:	4a19      	ldr	r2, [pc, #100]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005ce2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005ce6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005ce8:	e00f      	b.n	8005d0a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d106      	bne.n	8005cfe <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005cf0:	4b15      	ldr	r3, [pc, #84]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf4:	4a14      	ldr	r2, [pc, #80]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005cf6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005cfa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005cfc:	e005      	b.n	8005d0a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005cfe:	4b12      	ldr	r3, [pc, #72]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d02:	4a11      	ldr	r2, [pc, #68]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005d04:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005d08:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005d0a:	4b0f      	ldr	r3, [pc, #60]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a0e      	ldr	r2, [pc, #56]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005d10:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005d14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d16:	f7fc f9a1 	bl	800205c <HAL_GetTick>
 8005d1a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005d1c:	e008      	b.n	8005d30 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005d1e:	f7fc f99d 	bl	800205c <HAL_GetTick>
 8005d22:	4602      	mov	r2, r0
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	1ad3      	subs	r3, r2, r3
 8005d28:	2b02      	cmp	r3, #2
 8005d2a:	d901      	bls.n	8005d30 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005d2c:	2303      	movs	r3, #3
 8005d2e:	e006      	b.n	8005d3e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005d30:	4b05      	ldr	r3, [pc, #20]	@ (8005d48 <RCCEx_PLL2_Config+0x15c>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d0f0      	beq.n	8005d1e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3710      	adds	r7, #16
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	58024400 	.word	0x58024400
 8005d4c:	ffff0007 	.word	0xffff0007

08005d50 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b084      	sub	sp, #16
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
 8005d58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005d5e:	4b53      	ldr	r3, [pc, #332]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d62:	f003 0303 	and.w	r3, r3, #3
 8005d66:	2b03      	cmp	r3, #3
 8005d68:	d101      	bne.n	8005d6e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e099      	b.n	8005ea2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005d6e:	4b4f      	ldr	r3, [pc, #316]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a4e      	ldr	r2, [pc, #312]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005d74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d7a:	f7fc f96f 	bl	800205c <HAL_GetTick>
 8005d7e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005d80:	e008      	b.n	8005d94 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005d82:	f7fc f96b 	bl	800205c <HAL_GetTick>
 8005d86:	4602      	mov	r2, r0
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	1ad3      	subs	r3, r2, r3
 8005d8c:	2b02      	cmp	r3, #2
 8005d8e:	d901      	bls.n	8005d94 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005d90:	2303      	movs	r3, #3
 8005d92:	e086      	b.n	8005ea2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005d94:	4b45      	ldr	r3, [pc, #276]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d1f0      	bne.n	8005d82 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005da0:	4b42      	ldr	r3, [pc, #264]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005da4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	051b      	lsls	r3, r3, #20
 8005dae:	493f      	ldr	r1, [pc, #252]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005db0:	4313      	orrs	r3, r2
 8005db2:	628b      	str	r3, [r1, #40]	@ 0x28
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	3b01      	subs	r3, #1
 8005dba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	3b01      	subs	r3, #1
 8005dc4:	025b      	lsls	r3, r3, #9
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	431a      	orrs	r2, r3
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	68db      	ldr	r3, [r3, #12]
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	041b      	lsls	r3, r3, #16
 8005dd2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005dd6:	431a      	orrs	r2, r3
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	691b      	ldr	r3, [r3, #16]
 8005ddc:	3b01      	subs	r3, #1
 8005dde:	061b      	lsls	r3, r3, #24
 8005de0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005de4:	4931      	ldr	r1, [pc, #196]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005de6:	4313      	orrs	r3, r2
 8005de8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005dea:	4b30      	ldr	r3, [pc, #192]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	695b      	ldr	r3, [r3, #20]
 8005df6:	492d      	ldr	r1, [pc, #180]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005dfc:	4b2b      	ldr	r3, [pc, #172]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e00:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	699b      	ldr	r3, [r3, #24]
 8005e08:	4928      	ldr	r1, [pc, #160]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005e0e:	4b27      	ldr	r3, [pc, #156]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e12:	4a26      	ldr	r2, [pc, #152]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005e14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e18:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005e1a:	4b24      	ldr	r3, [pc, #144]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005e1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e1e:	4b24      	ldr	r3, [pc, #144]	@ (8005eb0 <RCCEx_PLL3_Config+0x160>)
 8005e20:	4013      	ands	r3, r2
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	69d2      	ldr	r2, [r2, #28]
 8005e26:	00d2      	lsls	r2, r2, #3
 8005e28:	4920      	ldr	r1, [pc, #128]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005e2e:	4b1f      	ldr	r3, [pc, #124]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e32:	4a1e      	ldr	r2, [pc, #120]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005e34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e38:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d106      	bne.n	8005e4e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005e40:	4b1a      	ldr	r3, [pc, #104]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e44:	4a19      	ldr	r2, [pc, #100]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005e46:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005e4a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005e4c:	e00f      	b.n	8005e6e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d106      	bne.n	8005e62 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005e54:	4b15      	ldr	r3, [pc, #84]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e58:	4a14      	ldr	r2, [pc, #80]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005e5a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005e5e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005e60:	e005      	b.n	8005e6e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005e62:	4b12      	ldr	r3, [pc, #72]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e66:	4a11      	ldr	r2, [pc, #68]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005e68:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e6c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a0e      	ldr	r2, [pc, #56]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005e74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e7a:	f7fc f8ef 	bl	800205c <HAL_GetTick>
 8005e7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005e80:	e008      	b.n	8005e94 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005e82:	f7fc f8eb 	bl	800205c <HAL_GetTick>
 8005e86:	4602      	mov	r2, r0
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	1ad3      	subs	r3, r2, r3
 8005e8c:	2b02      	cmp	r3, #2
 8005e8e:	d901      	bls.n	8005e94 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005e90:	2303      	movs	r3, #3
 8005e92:	e006      	b.n	8005ea2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005e94:	4b05      	ldr	r3, [pc, #20]	@ (8005eac <RCCEx_PLL3_Config+0x15c>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d0f0      	beq.n	8005e82 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005ea0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3710      	adds	r7, #16
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
 8005eaa:	bf00      	nop
 8005eac:	58024400 	.word	0x58024400
 8005eb0:	ffff0007 	.word	0xffff0007

08005eb4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b084      	sub	sp, #16
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d101      	bne.n	8005ec6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e158      	b.n	8006178 <HAL_SPI_Init+0x2c4>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a5f      	ldr	r2, [pc, #380]	@ (8006050 <HAL_SPI_Init+0x19c>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d00f      	beq.n	8005ef6 <HAL_SPI_Init+0x42>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a5e      	ldr	r2, [pc, #376]	@ (8006054 <HAL_SPI_Init+0x1a0>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d00a      	beq.n	8005ef6 <HAL_SPI_Init+0x42>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a5c      	ldr	r2, [pc, #368]	@ (8006058 <HAL_SPI_Init+0x1a4>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d005      	beq.n	8005ef6 <HAL_SPI_Init+0x42>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	2b0f      	cmp	r3, #15
 8005ef0:	d901      	bls.n	8005ef6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e140      	b.n	8006178 <HAL_SPI_Init+0x2c4>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 fcde 	bl	80068b8 <SPI_GetPacketSize>
 8005efc:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a53      	ldr	r2, [pc, #332]	@ (8006050 <HAL_SPI_Init+0x19c>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d00c      	beq.n	8005f22 <HAL_SPI_Init+0x6e>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a51      	ldr	r2, [pc, #324]	@ (8006054 <HAL_SPI_Init+0x1a0>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d007      	beq.n	8005f22 <HAL_SPI_Init+0x6e>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a50      	ldr	r2, [pc, #320]	@ (8006058 <HAL_SPI_Init+0x1a4>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d002      	beq.n	8005f22 <HAL_SPI_Init+0x6e>
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2b08      	cmp	r3, #8
 8005f20:	d811      	bhi.n	8005f46 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005f26:	4a4a      	ldr	r2, [pc, #296]	@ (8006050 <HAL_SPI_Init+0x19c>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d009      	beq.n	8005f40 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a48      	ldr	r2, [pc, #288]	@ (8006054 <HAL_SPI_Init+0x1a0>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d004      	beq.n	8005f40 <HAL_SPI_Init+0x8c>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a47      	ldr	r2, [pc, #284]	@ (8006058 <HAL_SPI_Init+0x1a4>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d104      	bne.n	8005f4a <HAL_SPI_Init+0x96>
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2b10      	cmp	r3, #16
 8005f44:	d901      	bls.n	8005f4a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e116      	b.n	8006178 <HAL_SPI_Init+0x2c4>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005f50:	b2db      	uxtb	r3, r3
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d135      	bne.n	8005fc2 <HAL_SPI_Init+0x10e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	4a3e      	ldr	r2, [pc, #248]	@ (800605c <HAL_SPI_Init+0x1a8>)
 8005f62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	4a3d      	ldr	r2, [pc, #244]	@ (8006060 <HAL_SPI_Init+0x1ac>)
 8005f6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	4a3c      	ldr	r2, [pc, #240]	@ (8006064 <HAL_SPI_Init+0x1b0>)
 8005f72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	4a3b      	ldr	r2, [pc, #236]	@ (8006068 <HAL_SPI_Init+0x1b4>)
 8005f7a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	4a3a      	ldr	r2, [pc, #232]	@ (800606c <HAL_SPI_Init+0x1b8>)
 8005f82:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	4a39      	ldr	r2, [pc, #228]	@ (8006070 <HAL_SPI_Init+0x1bc>)
 8005f8a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	4a38      	ldr	r2, [pc, #224]	@ (8006074 <HAL_SPI_Init+0x1c0>)
 8005f92:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	4a37      	ldr	r2, [pc, #220]	@ (8006078 <HAL_SPI_Init+0x1c4>)
 8005f9a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    hspi->SuspendCallback      = HAL_SPI_SuspendCallback;      /* Legacy weak SuspendCallback      */
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	4a36      	ldr	r2, [pc, #216]	@ (800607c <HAL_SPI_Init+0x1c8>)
 8005fa2:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

    if (hspi->MspInitCallback == NULL)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d103      	bne.n	8005fb8 <HAL_SPI_Init+0x104>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	4a33      	ldr	r2, [pc, #204]	@ (8006080 <HAL_SPI_Init+0x1cc>)
 8005fb4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2202      	movs	r2, #2
 8005fc6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f022 0201 	bic.w	r2, r2, #1
 8005fd8:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8005fe4:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	699b      	ldr	r3, [r3, #24]
 8005fea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005fee:	d119      	bne.n	8006024 <HAL_SPI_Init+0x170>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ff8:	d103      	bne.n	8006002 <HAL_SPI_Init+0x14e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d008      	beq.n	8006014 <HAL_SPI_Init+0x160>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006006:	2b00      	cmp	r3, #0
 8006008:	d10c      	bne.n	8006024 <HAL_SPI_Init+0x170>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800600e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006012:	d107      	bne.n	8006024 <HAL_SPI_Init+0x170>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006022:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800602c:	2b00      	cmp	r3, #0
 800602e:	d029      	beq.n	8006084 <HAL_SPI_Init+0x1d0>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	2b06      	cmp	r3, #6
 8006036:	d925      	bls.n	8006084 <HAL_SPI_Init+0x1d0>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	430a      	orrs	r2, r1
 800604c:	601a      	str	r2, [r3, #0]
 800604e:	e021      	b.n	8006094 <HAL_SPI_Init+0x1e0>
 8006050:	40013000 	.word	0x40013000
 8006054:	40003800 	.word	0x40003800
 8006058:	40003c00 	.word	0x40003c00
 800605c:	0800668d 	.word	0x0800668d
 8006060:	080066a1 	.word	0x080066a1
 8006064:	080066b5 	.word	0x080066b5
 8006068:	080066c9 	.word	0x080066c9
 800606c:	080066dd 	.word	0x080066dd
 8006070:	080066f1 	.word	0x080066f1
 8006074:	08006705 	.word	0x08006705
 8006078:	08006719 	.word	0x08006719
 800607c:	0800672d 	.word	0x0800672d
 8006080:	0800180d 	.word	0x0800180d
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006092:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	69da      	ldr	r2, [r3, #28]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800609c:	431a      	orrs	r2, r3
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	431a      	orrs	r2, r3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060a6:	ea42 0103 	orr.w	r1, r2, r3
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	68da      	ldr	r2, [r3, #12]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	430a      	orrs	r2, r1
 80060b4:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060be:	431a      	orrs	r2, r3
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060c4:	431a      	orrs	r2, r3
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	699b      	ldr	r3, [r3, #24]
 80060ca:	431a      	orrs	r2, r3
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	691b      	ldr	r3, [r3, #16]
 80060d0:	431a      	orrs	r2, r3
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	695b      	ldr	r3, [r3, #20]
 80060d6:	431a      	orrs	r2, r3
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6a1b      	ldr	r3, [r3, #32]
 80060dc:	431a      	orrs	r2, r3
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	431a      	orrs	r2, r3
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060e8:	431a      	orrs	r2, r3
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	431a      	orrs	r2, r3
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060f4:	ea42 0103 	orr.w	r1, r2, r3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	430a      	orrs	r2, r1
 8006102:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d113      	bne.n	8006134 <HAL_SPI_Init+0x280>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800611e:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006132:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f022 0201 	bic.w	r2, r2, #1
 8006142:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800614c:	2b00      	cmp	r3, #0
 800614e:	d00a      	beq.n	8006166 <HAL_SPI_Init+0x2b2>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	68db      	ldr	r3, [r3, #12]
 8006156:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	430a      	orrs	r2, r1
 8006164:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2201      	movs	r2, #1
 8006172:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8006176:	2300      	movs	r3, #0
}
 8006178:	4618      	mov	r0, r3
 800617a:	3710      	adds	r7, #16
 800617c:	46bd      	mov	sp, r7
 800617e:	bd80      	pop	{r7, pc}

08006180 <HAL_SPI_RegisterCallback>:
  *         to register callbacks for HAL_SPI_MSPINIT_CB_ID and HAL_SPI_MSPDEINIT_CB_ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_RegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef CallbackID,
                                           pSPI_CallbackTypeDef pCallback)
{
 8006180:	b480      	push	{r7}
 8006182:	b087      	sub	sp, #28
 8006184:	af00      	add	r7, sp, #0
 8006186:	60f8      	str	r0, [r7, #12]
 8006188:	460b      	mov	r3, r1
 800618a:	607a      	str	r2, [r7, #4]
 800618c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800618e:	2300      	movs	r3, #0
 8006190:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d109      	bne.n	80061ac <HAL_SPI_RegisterCallback+0x2c>
  {
    /* Update the error code */
    hspi->ErrorCode |= HAL_SPI_ERROR_INVALID_CALLBACK;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800619e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    return HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e08f      	b.n	80062cc <HAL_SPI_RegisterCallback+0x14c>
  }

  if (HAL_SPI_STATE_READY == hspi->State)
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d15d      	bne.n	8006274 <HAL_SPI_RegisterCallback+0xf4>
  {
    switch (CallbackID)
 80061b8:	7afb      	ldrb	r3, [r7, #11]
 80061ba:	2b0a      	cmp	r3, #10
 80061bc:	d84f      	bhi.n	800625e <HAL_SPI_RegisterCallback+0xde>
 80061be:	a201      	add	r2, pc, #4	@ (adr r2, 80061c4 <HAL_SPI_RegisterCallback+0x44>)
 80061c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061c4:	080061f1 	.word	0x080061f1
 80061c8:	080061fb 	.word	0x080061fb
 80061cc:	08006205 	.word	0x08006205
 80061d0:	0800620f 	.word	0x0800620f
 80061d4:	08006219 	.word	0x08006219
 80061d8:	08006223 	.word	0x08006223
 80061dc:	0800622d 	.word	0x0800622d
 80061e0:	08006237 	.word	0x08006237
 80061e4:	08006241 	.word	0x08006241
 80061e8:	0800624b 	.word	0x0800624b
 80061ec:	08006255 	.word	0x08006255
    {
      case HAL_SPI_TX_COMPLETE_CB_ID :
        hspi->TxCpltCallback = pCallback;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 80061f8:	e067      	b.n	80062ca <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_RX_COMPLETE_CB_ID :
        hspi->RxCpltCallback = pCallback;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	687a      	ldr	r2, [r7, #4]
 80061fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8006202:	e062      	b.n	80062ca <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_TX_RX_COMPLETE_CB_ID :
        hspi->TxRxCpltCallback = pCallback;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 800620c:	e05d      	b.n	80062ca <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_TX_HALF_COMPLETE_CB_ID :
        hspi->TxHalfCpltCallback = pCallback;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8006216:	e058      	b.n	80062ca <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_RX_HALF_COMPLETE_CB_ID :
        hspi->RxHalfCpltCallback = pCallback;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	687a      	ldr	r2, [r7, #4]
 800621c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8006220:	e053      	b.n	80062ca <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID :
        hspi->TxRxHalfCpltCallback = pCallback;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	687a      	ldr	r2, [r7, #4]
 8006226:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800622a:	e04e      	b.n	80062ca <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_ERROR_CB_ID :
        hspi->ErrorCallback = pCallback;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	687a      	ldr	r2, [r7, #4]
 8006230:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8006234:	e049      	b.n	80062ca <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_ABORT_CB_ID :
        hspi->AbortCpltCallback = pCallback;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800623e:	e044      	b.n	80062ca <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_SUSPEND_CB_ID :
        hspi->SuspendCallback = pCallback;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	687a      	ldr	r2, [r7, #4]
 8006244:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8006248:	e03f      	b.n	80062ca <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_MSPINIT_CB_ID :
        hspi->MspInitCallback = pCallback;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	687a      	ldr	r2, [r7, #4]
 800624e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8006252:	e03a      	b.n	80062ca <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_MSPDEINIT_CB_ID :
        hspi->MspDeInitCallback = pCallback;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	687a      	ldr	r2, [r7, #4]
 8006258:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800625c:	e035      	b.n	80062ca <HAL_SPI_RegisterCallback+0x14a>

      default :
        /* Update the error code */
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006264:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Return error status */
        status =  HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	75fb      	strb	r3, [r7, #23]
        break;
 8006272:	e02a      	b.n	80062ca <HAL_SPI_RegisterCallback+0x14a>
    }
  }
  else if (HAL_SPI_STATE_RESET == hspi->State)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800627a:	b2db      	uxtb	r3, r3
 800627c:	2b00      	cmp	r3, #0
 800627e:	d11a      	bne.n	80062b6 <HAL_SPI_RegisterCallback+0x136>
  {
    switch (CallbackID)
 8006280:	7afb      	ldrb	r3, [r7, #11]
 8006282:	2b09      	cmp	r3, #9
 8006284:	d002      	beq.n	800628c <HAL_SPI_RegisterCallback+0x10c>
 8006286:	2b0a      	cmp	r3, #10
 8006288:	d005      	beq.n	8006296 <HAL_SPI_RegisterCallback+0x116>
 800628a:	e009      	b.n	80062a0 <HAL_SPI_RegisterCallback+0x120>
    {
      case HAL_SPI_MSPINIT_CB_ID :
        hspi->MspInitCallback = pCallback;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	687a      	ldr	r2, [r7, #4]
 8006290:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8006294:	e019      	b.n	80062ca <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_MSPDEINIT_CB_ID :
        hspi->MspDeInitCallback = pCallback;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800629e:	e014      	b.n	80062ca <HAL_SPI_RegisterCallback+0x14a>

      default :
        /* Update the error code */
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062a6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Return error status */
        status =  HAL_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	75fb      	strb	r3, [r7, #23]
        break;
 80062b4:	e009      	b.n	80062ca <HAL_SPI_RegisterCallback+0x14a>
    }
  }
  else
  {
    /* Update the error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062bc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return error status */
    status =  HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80062ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	371c      	adds	r7, #28
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr

080062d8 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b08a      	sub	sp, #40	@ 0x28
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	691b      	ldr	r3, [r3, #16]
 80062e6:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	695b      	ldr	r3, [r3, #20]
 80062ee:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80062f0:	6a3a      	ldr	r2, [r7, #32]
 80062f2:	69fb      	ldr	r3, [r7, #28]
 80062f4:	4013      	ands	r3, r2
 80062f6:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8006300:	2300      	movs	r3, #0
 8006302:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800630a:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	3330      	adds	r3, #48	@ 0x30
 8006312:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8006314:	69fb      	ldr	r3, [r7, #28]
 8006316:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800631a:	2b00      	cmp	r3, #0
 800631c:	d012      	beq.n	8006344 <HAL_SPI_IRQHandler+0x6c>
 800631e:	6a3b      	ldr	r3, [r7, #32]
 8006320:	f003 0308 	and.w	r3, r3, #8
 8006324:	2b00      	cmp	r3, #0
 8006326:	d00d      	beq.n	8006344 <HAL_SPI_IRQHandler+0x6c>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	699a      	ldr	r2, [r3, #24]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006336:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	4798      	blx	r3
#else
    HAL_SPI_SuspendCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8006342:	e19c      	b.n	800667e <HAL_SPI_IRQHandler+0x3a6>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8006344:	69bb      	ldr	r3, [r7, #24]
 8006346:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800634a:	2b00      	cmp	r3, #0
 800634c:	d113      	bne.n	8006376 <HAL_SPI_IRQHandler+0x9e>
 800634e:	69bb      	ldr	r3, [r7, #24]
 8006350:	f003 0320 	and.w	r3, r3, #32
 8006354:	2b00      	cmp	r3, #0
 8006356:	d10e      	bne.n	8006376 <HAL_SPI_IRQHandler+0x9e>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8006358:	69bb      	ldr	r3, [r7, #24]
 800635a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800635e:	2b00      	cmp	r3, #0
 8006360:	d009      	beq.n	8006376 <HAL_SPI_IRQHandler+0x9e>
  {
    hspi->TxISR(hspi);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	4798      	blx	r3
    hspi->RxISR(hspi);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	4798      	blx	r3
    handled = 1UL;
 8006372:	2301      	movs	r3, #1
 8006374:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8006376:	69bb      	ldr	r3, [r7, #24]
 8006378:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800637c:	2b00      	cmp	r3, #0
 800637e:	d10f      	bne.n	80063a0 <HAL_SPI_IRQHandler+0xc8>
 8006380:	69bb      	ldr	r3, [r7, #24]
 8006382:	f003 0301 	and.w	r3, r3, #1
 8006386:	2b00      	cmp	r3, #0
 8006388:	d00a      	beq.n	80063a0 <HAL_SPI_IRQHandler+0xc8>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800638a:	69bb      	ldr	r3, [r7, #24]
 800638c:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8006390:	2b00      	cmp	r3, #0
 8006392:	d105      	bne.n	80063a0 <HAL_SPI_IRQHandler+0xc8>
  {
    hspi->RxISR(hspi);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	4798      	blx	r3
    handled = 1UL;
 800639c:	2301      	movs	r3, #1
 800639e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80063a0:	69bb      	ldr	r3, [r7, #24]
 80063a2:	f003 0320 	and.w	r3, r3, #32
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d10f      	bne.n	80063ca <HAL_SPI_IRQHandler+0xf2>
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	f003 0302 	and.w	r3, r3, #2
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d00a      	beq.n	80063ca <HAL_SPI_IRQHandler+0xf2>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80063b4:	69bb      	ldr	r3, [r7, #24]
 80063b6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d105      	bne.n	80063ca <HAL_SPI_IRQHandler+0xf2>
  {
    hspi->TxISR(hspi);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	4798      	blx	r3
    handled = 1UL;
 80063c6:	2301      	movs	r3, #1
 80063c8:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 80063ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	f040 8151 	bne.w	8006674 <HAL_SPI_IRQHandler+0x39c>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	f003 0308 	and.w	r3, r3, #8
 80063d8:	2b00      	cmp	r3, #0
 80063da:	f000 8093 	beq.w	8006504 <HAL_SPI_IRQHandler+0x22c>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	699a      	ldr	r2, [r3, #24]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f042 0208 	orr.w	r2, r2, #8
 80063ec:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	699a      	ldr	r2, [r3, #24]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f042 0210 	orr.w	r2, r2, #16
 80063fc:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	699a      	ldr	r2, [r3, #24]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800640c:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	691a      	ldr	r2, [r3, #16]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f022 0208 	bic.w	r2, r2, #8
 800641c:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006428:	2b00      	cmp	r3, #0
 800642a:	d13d      	bne.n	80064a8 <HAL_SPI_IRQHandler+0x1d0>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800642c:	e036      	b.n	800649c <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	2b0f      	cmp	r3, #15
 8006434:	d90b      	bls.n	800644e <HAL_SPI_IRQHandler+0x176>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800643e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006440:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006446:	1d1a      	adds	r2, r3, #4
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	665a      	str	r2, [r3, #100]	@ 0x64
 800644c:	e01d      	b.n	800648a <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	68db      	ldr	r3, [r3, #12]
 8006452:	2b07      	cmp	r3, #7
 8006454:	d90b      	bls.n	800646e <HAL_SPI_IRQHandler+0x196>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800645a:	68fa      	ldr	r2, [r7, #12]
 800645c:	8812      	ldrh	r2, [r2, #0]
 800645e:	b292      	uxth	r2, r2
 8006460:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006466:	1c9a      	adds	r2, r3, #2
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	665a      	str	r2, [r3, #100]	@ 0x64
 800646c:	e00d      	b.n	800648a <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800647a:	7812      	ldrb	r2, [r2, #0]
 800647c:	b2d2      	uxtb	r2, r2
 800647e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006484:	1c5a      	adds	r2, r3, #1
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006490:	b29b      	uxth	r3, r3
 8006492:	3b01      	subs	r3, #1
 8006494:	b29a      	uxth	r2, r3
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80064a2:	b29b      	uxth	r3, r3
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d1c2      	bne.n	800642e <HAL_SPI_IRQHandler+0x156>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f000 f965 	bl	8006778 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2201      	movs	r2, #1
 80064b2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d005      	beq.n	80064cc <HAL_SPI_IRQHandler+0x1f4>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	4798      	blx	r3
#else
      HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80064ca:	e0d8      	b.n	800667e <HAL_SPI_IRQHandler+0x3a6>
    }

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 80064cc:	7cfb      	ldrb	r3, [r7, #19]
 80064ce:	2b05      	cmp	r3, #5
 80064d0:	d105      	bne.n	80064de <HAL_SPI_IRQHandler+0x206>
    {
      hspi->TxRxCpltCallback(hspi);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064d8:	6878      	ldr	r0, [r7, #4]
 80064da:	4798      	blx	r3
    else
    {
      /* End of the appropriate call */
    }

    return;
 80064dc:	e0cc      	b.n	8006678 <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 80064de:	7cfb      	ldrb	r3, [r7, #19]
 80064e0:	2b04      	cmp	r3, #4
 80064e2:	d105      	bne.n	80064f0 <HAL_SPI_IRQHandler+0x218>
      hspi->RxCpltCallback(hspi);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	4798      	blx	r3
    return;
 80064ee:	e0c3      	b.n	8006678 <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80064f0:	7cfb      	ldrb	r3, [r7, #19]
 80064f2:	2b03      	cmp	r3, #3
 80064f4:	f040 80c0 	bne.w	8006678 <HAL_SPI_IRQHandler+0x3a0>
      hspi->TxCpltCallback(hspi);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	4798      	blx	r3
    return;
 8006502:	e0b9      	b.n	8006678 <HAL_SPI_IRQHandler+0x3a0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8006504:	69bb      	ldr	r3, [r7, #24]
 8006506:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800650a:	2b00      	cmp	r3, #0
 800650c:	f000 80b7 	beq.w	800667e <HAL_SPI_IRQHandler+0x3a6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8006510:	69bb      	ldr	r3, [r7, #24]
 8006512:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006516:	2b00      	cmp	r3, #0
 8006518:	d00f      	beq.n	800653a <HAL_SPI_IRQHandler+0x262>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006520:	f043 0204 	orr.w	r2, r3, #4
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	699a      	ldr	r2, [r3, #24]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006538:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800653a:	69bb      	ldr	r3, [r7, #24]
 800653c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006540:	2b00      	cmp	r3, #0
 8006542:	d00f      	beq.n	8006564 <HAL_SPI_IRQHandler+0x28c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800654a:	f043 0201 	orr.w	r2, r3, #1
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	699a      	ldr	r2, [r3, #24]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006562:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8006564:	69bb      	ldr	r3, [r7, #24]
 8006566:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800656a:	2b00      	cmp	r3, #0
 800656c:	d00f      	beq.n	800658e <HAL_SPI_IRQHandler+0x2b6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006574:	f043 0208 	orr.w	r2, r3, #8
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	699a      	ldr	r2, [r3, #24]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800658c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800658e:	69bb      	ldr	r3, [r7, #24]
 8006590:	f003 0320 	and.w	r3, r3, #32
 8006594:	2b00      	cmp	r3, #0
 8006596:	d00f      	beq.n	80065b8 <HAL_SPI_IRQHandler+0x2e0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800659e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	699a      	ldr	r2, [r3, #24]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f042 0220 	orr.w	r2, r2, #32
 80065b6:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d05c      	beq.n	800667c <HAL_SPI_IRQHandler+0x3a4>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f022 0201 	bic.w	r2, r2, #1
 80065d0:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	6919      	ldr	r1, [r3, #16]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	4b29      	ldr	r3, [pc, #164]	@ (8006684 <HAL_SPI_IRQHandler+0x3ac>)
 80065de:	400b      	ands	r3, r1
 80065e0:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80065e8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80065ec:	d138      	bne.n	8006660 <HAL_SPI_IRQHandler+0x388>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	689a      	ldr	r2, [r3, #8]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80065fc:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006602:	2b00      	cmp	r3, #0
 8006604:	d013      	beq.n	800662e <HAL_SPI_IRQHandler+0x356>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800660a:	4a1f      	ldr	r2, [pc, #124]	@ (8006688 <HAL_SPI_IRQHandler+0x3b0>)
 800660c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006612:	4618      	mov	r0, r3
 8006614:	f7fc f9b0 	bl	8002978 <HAL_DMA_Abort_IT>
 8006618:	4603      	mov	r3, r0
 800661a:	2b00      	cmp	r3, #0
 800661c:	d007      	beq.n	800662e <HAL_SPI_IRQHandler+0x356>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006624:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006632:	2b00      	cmp	r3, #0
 8006634:	d022      	beq.n	800667c <HAL_SPI_IRQHandler+0x3a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800663a:	4a13      	ldr	r2, [pc, #76]	@ (8006688 <HAL_SPI_IRQHandler+0x3b0>)
 800663c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006642:	4618      	mov	r0, r3
 8006644:	f7fc f998 	bl	8002978 <HAL_DMA_Abort_IT>
 8006648:	4603      	mov	r3, r0
 800664a:	2b00      	cmp	r3, #0
 800664c:	d016      	beq.n	800667c <HAL_SPI_IRQHandler+0x3a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006654:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800665e:	e00d      	b.n	800667c <HAL_SPI_IRQHandler+0x3a4>
        hspi->State = HAL_SPI_STATE_READY;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2201      	movs	r2, #1
 8006664:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        hspi->ErrorCallback(hspi);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	4798      	blx	r3
    return;
 8006672:	e003      	b.n	800667c <HAL_SPI_IRQHandler+0x3a4>
    return;
 8006674:	bf00      	nop
 8006676:	e002      	b.n	800667e <HAL_SPI_IRQHandler+0x3a6>
    return;
 8006678:	bf00      	nop
 800667a:	e000      	b.n	800667e <HAL_SPI_IRQHandler+0x3a6>
    return;
 800667c:	bf00      	nop
  }
}
 800667e:	3728      	adds	r7, #40	@ 0x28
 8006680:	46bd      	mov	sp, r7
 8006682:	bd80      	pop	{r7, pc}
 8006684:	fffffc94 	.word	0xfffffc94
 8006688:	08006741 	.word	0x08006741

0800668c <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800668c:	b480      	push	{r7}
 800668e:	b083      	sub	sp, #12
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8006694:	bf00      	nop
 8006696:	370c      	adds	r7, #12
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr

080066a0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80066a0:	b480      	push	{r7}
 80066a2:	b083      	sub	sp, #12
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80066a8:	bf00      	nop
 80066aa:	370c      	adds	r7, #12
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr

080066b4 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80066b4:	b480      	push	{r7}
 80066b6:	b083      	sub	sp, #12
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80066bc:	bf00      	nop
 80066be:	370c      	adds	r7, #12
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr

080066c8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80066c8:	b480      	push	{r7}
 80066ca:	b083      	sub	sp, #12
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80066d0:	bf00      	nop
 80066d2:	370c      	adds	r7, #12
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr

080066dc <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80066e4:	bf00      	nop
 80066e6:	370c      	adds	r7, #12
 80066e8:	46bd      	mov	sp, r7
 80066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ee:	4770      	bx	lr

080066f0 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80066f0:	b480      	push	{r7}
 80066f2:	b083      	sub	sp, #12
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80066f8:	bf00      	nop
 80066fa:	370c      	adds	r7, #12
 80066fc:	46bd      	mov	sp, r7
 80066fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006702:	4770      	bx	lr

08006704 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006704:	b480      	push	{r7}
 8006706:	b083      	sub	sp, #12
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800670c:	bf00      	nop
 800670e:	370c      	adds	r7, #12
 8006710:	46bd      	mov	sp, r7
 8006712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006716:	4770      	bx	lr

08006718 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006718:	b480      	push	{r7}
 800671a:	b083      	sub	sp, #12
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 8006720:	bf00      	nop
 8006722:	370c      	adds	r7, #12
 8006724:	46bd      	mov	sp, r7
 8006726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672a:	4770      	bx	lr

0800672c <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800672c:	b480      	push	{r7}
 800672e:	b083      	sub	sp, #12
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8006734:	bf00      	nop
 8006736:	370c      	adds	r7, #12
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr

08006740 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b084      	sub	sp, #16
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800674c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2200      	movs	r2, #0
 8006752:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2200      	movs	r2, #0
 800675a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2201      	movs	r2, #1
 8006762:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800676c:	68f8      	ldr	r0, [r7, #12]
 800676e:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006770:	bf00      	nop
 8006772:	3710      	adds	r7, #16
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8006778:	b480      	push	{r7}
 800677a:	b085      	sub	sp, #20
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	695b      	ldr	r3, [r3, #20]
 8006786:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	699a      	ldr	r2, [r3, #24]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f042 0208 	orr.w	r2, r2, #8
 8006796:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	699a      	ldr	r2, [r3, #24]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f042 0210 	orr.w	r2, r2, #16
 80067a6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f022 0201 	bic.w	r2, r2, #1
 80067b6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	6919      	ldr	r1, [r3, #16]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	4b3c      	ldr	r3, [pc, #240]	@ (80068b4 <SPI_CloseTransfer+0x13c>)
 80067c4:	400b      	ands	r3, r1
 80067c6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	689a      	ldr	r2, [r3, #8]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80067d6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	2b04      	cmp	r3, #4
 80067e2:	d014      	beq.n	800680e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f003 0320 	and.w	r3, r3, #32
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d00f      	beq.n	800680e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067f4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	699a      	ldr	r2, [r3, #24]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f042 0220 	orr.w	r2, r2, #32
 800680c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006814:	b2db      	uxtb	r3, r3
 8006816:	2b03      	cmp	r3, #3
 8006818:	d014      	beq.n	8006844 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006820:	2b00      	cmp	r3, #0
 8006822:	d00f      	beq.n	8006844 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800682a:	f043 0204 	orr.w	r2, r3, #4
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	699a      	ldr	r2, [r3, #24]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006842:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800684a:	2b00      	cmp	r3, #0
 800684c:	d00f      	beq.n	800686e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006854:	f043 0201 	orr.w	r2, r3, #1
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	699a      	ldr	r2, [r3, #24]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800686c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006874:	2b00      	cmp	r3, #0
 8006876:	d00f      	beq.n	8006898 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800687e:	f043 0208 	orr.w	r2, r3, #8
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	699a      	ldr	r2, [r3, #24]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006896:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2200      	movs	r2, #0
 800689c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2200      	movs	r2, #0
 80068a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 80068a8:	bf00      	nop
 80068aa:	3714      	adds	r7, #20
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr
 80068b4:	fffffc90 	.word	0xfffffc90

080068b8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b085      	sub	sp, #20
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068c4:	095b      	lsrs	r3, r3, #5
 80068c6:	3301      	adds	r3, #1
 80068c8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	68db      	ldr	r3, [r3, #12]
 80068ce:	3301      	adds	r3, #1
 80068d0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	3307      	adds	r3, #7
 80068d6:	08db      	lsrs	r3, r3, #3
 80068d8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	68fa      	ldr	r2, [r7, #12]
 80068de:	fb02 f303 	mul.w	r3, r2, r3
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3714      	adds	r7, #20
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr

080068ee <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80068ee:	b580      	push	{r7, lr}
 80068f0:	b082      	sub	sp, #8
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d101      	bne.n	8006900 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80068fc:	2301      	movs	r3, #1
 80068fe:	e049      	b.n	8006994 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006906:	b2db      	uxtb	r3, r3
 8006908:	2b00      	cmp	r3, #0
 800690a:	d106      	bne.n	800691a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2200      	movs	r2, #0
 8006910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f000 f841 	bl	800699c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2202      	movs	r2, #2
 800691e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	3304      	adds	r3, #4
 800692a:	4619      	mov	r1, r3
 800692c:	4610      	mov	r0, r2
 800692e:	f000 f9e7 	bl	8006d00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2201      	movs	r2, #1
 8006936:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2201      	movs	r2, #1
 800693e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2201      	movs	r2, #1
 8006946:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2201      	movs	r2, #1
 800694e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2201      	movs	r2, #1
 8006956:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2201      	movs	r2, #1
 800695e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2201      	movs	r2, #1
 8006966:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2201      	movs	r2, #1
 800696e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2201      	movs	r2, #1
 8006976:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2201      	movs	r2, #1
 800697e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2201      	movs	r2, #1
 8006986:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2201      	movs	r2, #1
 800698e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006992:	2300      	movs	r3, #0
}
 8006994:	4618      	mov	r0, r3
 8006996:	3708      	adds	r7, #8
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}

0800699c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800699c:	b480      	push	{r7}
 800699e:	b083      	sub	sp, #12
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80069a4:	bf00      	nop
 80069a6:	370c      	adds	r7, #12
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b085      	sub	sp, #20
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069be:	b2db      	uxtb	r3, r3
 80069c0:	2b01      	cmp	r3, #1
 80069c2:	d001      	beq.n	80069c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80069c4:	2301      	movs	r3, #1
 80069c6:	e054      	b.n	8006a72 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2202      	movs	r2, #2
 80069cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68da      	ldr	r2, [r3, #12]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f042 0201 	orr.w	r2, r2, #1
 80069de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a26      	ldr	r2, [pc, #152]	@ (8006a80 <HAL_TIM_Base_Start_IT+0xd0>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d022      	beq.n	8006a30 <HAL_TIM_Base_Start_IT+0x80>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069f2:	d01d      	beq.n	8006a30 <HAL_TIM_Base_Start_IT+0x80>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a22      	ldr	r2, [pc, #136]	@ (8006a84 <HAL_TIM_Base_Start_IT+0xd4>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d018      	beq.n	8006a30 <HAL_TIM_Base_Start_IT+0x80>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a21      	ldr	r2, [pc, #132]	@ (8006a88 <HAL_TIM_Base_Start_IT+0xd8>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d013      	beq.n	8006a30 <HAL_TIM_Base_Start_IT+0x80>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a1f      	ldr	r2, [pc, #124]	@ (8006a8c <HAL_TIM_Base_Start_IT+0xdc>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d00e      	beq.n	8006a30 <HAL_TIM_Base_Start_IT+0x80>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a1e      	ldr	r2, [pc, #120]	@ (8006a90 <HAL_TIM_Base_Start_IT+0xe0>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d009      	beq.n	8006a30 <HAL_TIM_Base_Start_IT+0x80>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a1c      	ldr	r2, [pc, #112]	@ (8006a94 <HAL_TIM_Base_Start_IT+0xe4>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d004      	beq.n	8006a30 <HAL_TIM_Base_Start_IT+0x80>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a1b      	ldr	r2, [pc, #108]	@ (8006a98 <HAL_TIM_Base_Start_IT+0xe8>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d115      	bne.n	8006a5c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	689a      	ldr	r2, [r3, #8]
 8006a36:	4b19      	ldr	r3, [pc, #100]	@ (8006a9c <HAL_TIM_Base_Start_IT+0xec>)
 8006a38:	4013      	ands	r3, r2
 8006a3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2b06      	cmp	r3, #6
 8006a40:	d015      	beq.n	8006a6e <HAL_TIM_Base_Start_IT+0xbe>
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a48:	d011      	beq.n	8006a6e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	681a      	ldr	r2, [r3, #0]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f042 0201 	orr.w	r2, r2, #1
 8006a58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a5a:	e008      	b.n	8006a6e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681a      	ldr	r2, [r3, #0]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f042 0201 	orr.w	r2, r2, #1
 8006a6a:	601a      	str	r2, [r3, #0]
 8006a6c:	e000      	b.n	8006a70 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a6e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006a70:	2300      	movs	r3, #0
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3714      	adds	r7, #20
 8006a76:	46bd      	mov	sp, r7
 8006a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7c:	4770      	bx	lr
 8006a7e:	bf00      	nop
 8006a80:	40010000 	.word	0x40010000
 8006a84:	40000400 	.word	0x40000400
 8006a88:	40000800 	.word	0x40000800
 8006a8c:	40000c00 	.word	0x40000c00
 8006a90:	40010400 	.word	0x40010400
 8006a94:	40001800 	.word	0x40001800
 8006a98:	40014000 	.word	0x40014000
 8006a9c:	00010007 	.word	0x00010007

08006aa0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b084      	sub	sp, #16
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	68db      	ldr	r3, [r3, #12]
 8006aae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	691b      	ldr	r3, [r3, #16]
 8006ab6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	f003 0302 	and.w	r3, r3, #2
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d020      	beq.n	8006b04 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f003 0302 	and.w	r3, r3, #2
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d01b      	beq.n	8006b04 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f06f 0202 	mvn.w	r2, #2
 8006ad4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2201      	movs	r2, #1
 8006ada:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	699b      	ldr	r3, [r3, #24]
 8006ae2:	f003 0303 	and.w	r3, r3, #3
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d003      	beq.n	8006af2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f000 f8e9 	bl	8006cc2 <HAL_TIM_IC_CaptureCallback>
 8006af0:	e005      	b.n	8006afe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f000 f8db 	bl	8006cae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f000 f8ec 	bl	8006cd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	f003 0304 	and.w	r3, r3, #4
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d020      	beq.n	8006b50 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	f003 0304 	and.w	r3, r3, #4
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d01b      	beq.n	8006b50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f06f 0204 	mvn.w	r2, #4
 8006b20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2202      	movs	r2, #2
 8006b26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	699b      	ldr	r3, [r3, #24]
 8006b2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d003      	beq.n	8006b3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f000 f8c3 	bl	8006cc2 <HAL_TIM_IC_CaptureCallback>
 8006b3c:	e005      	b.n	8006b4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f000 f8b5 	bl	8006cae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f000 f8c6 	bl	8006cd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	f003 0308 	and.w	r3, r3, #8
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d020      	beq.n	8006b9c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	f003 0308 	and.w	r3, r3, #8
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d01b      	beq.n	8006b9c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f06f 0208 	mvn.w	r2, #8
 8006b6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2204      	movs	r2, #4
 8006b72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	69db      	ldr	r3, [r3, #28]
 8006b7a:	f003 0303 	and.w	r3, r3, #3
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d003      	beq.n	8006b8a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f000 f89d 	bl	8006cc2 <HAL_TIM_IC_CaptureCallback>
 8006b88:	e005      	b.n	8006b96 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f000 f88f 	bl	8006cae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f000 f8a0 	bl	8006cd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	f003 0310 	and.w	r3, r3, #16
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d020      	beq.n	8006be8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	f003 0310 	and.w	r3, r3, #16
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d01b      	beq.n	8006be8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f06f 0210 	mvn.w	r2, #16
 8006bb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2208      	movs	r2, #8
 8006bbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	69db      	ldr	r3, [r3, #28]
 8006bc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d003      	beq.n	8006bd6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f000 f877 	bl	8006cc2 <HAL_TIM_IC_CaptureCallback>
 8006bd4:	e005      	b.n	8006be2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f000 f869 	bl	8006cae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f000 f87a 	bl	8006cd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2200      	movs	r2, #0
 8006be6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	f003 0301 	and.w	r3, r3, #1
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d00c      	beq.n	8006c0c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	f003 0301 	and.w	r3, r3, #1
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d007      	beq.n	8006c0c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f06f 0201 	mvn.w	r2, #1
 8006c04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f7fa fdca 	bl	80017a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d104      	bne.n	8006c20 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d00c      	beq.n	8006c3a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d007      	beq.n	8006c3a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006c32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f000 f90d 	bl	8006e54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d00c      	beq.n	8006c5e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d007      	beq.n	8006c5e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006c56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	f000 f905 	bl	8006e68 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d00c      	beq.n	8006c82 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d007      	beq.n	8006c82 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006c7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f000 f834 	bl	8006cea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	f003 0320 	and.w	r3, r3, #32
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d00c      	beq.n	8006ca6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	f003 0320 	and.w	r3, r3, #32
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d007      	beq.n	8006ca6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f06f 0220 	mvn.w	r2, #32
 8006c9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f000 f8cd 	bl	8006e40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ca6:	bf00      	nop
 8006ca8:	3710      	adds	r7, #16
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}

08006cae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006cae:	b480      	push	{r7}
 8006cb0:	b083      	sub	sp, #12
 8006cb2:	af00      	add	r7, sp, #0
 8006cb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006cb6:	bf00      	nop
 8006cb8:	370c      	adds	r7, #12
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc0:	4770      	bx	lr

08006cc2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006cc2:	b480      	push	{r7}
 8006cc4:	b083      	sub	sp, #12
 8006cc6:	af00      	add	r7, sp, #0
 8006cc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006cca:	bf00      	nop
 8006ccc:	370c      	adds	r7, #12
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd4:	4770      	bx	lr

08006cd6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006cd6:	b480      	push	{r7}
 8006cd8:	b083      	sub	sp, #12
 8006cda:	af00      	add	r7, sp, #0
 8006cdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006cde:	bf00      	nop
 8006ce0:	370c      	adds	r7, #12
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce8:	4770      	bx	lr

08006cea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006cea:	b480      	push	{r7}
 8006cec:	b083      	sub	sp, #12
 8006cee:	af00      	add	r7, sp, #0
 8006cf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006cf2:	bf00      	nop
 8006cf4:	370c      	adds	r7, #12
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfc:	4770      	bx	lr
	...

08006d00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b085      	sub	sp, #20
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
 8006d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	4a43      	ldr	r2, [pc, #268]	@ (8006e20 <TIM_Base_SetConfig+0x120>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d013      	beq.n	8006d40 <TIM_Base_SetConfig+0x40>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d1e:	d00f      	beq.n	8006d40 <TIM_Base_SetConfig+0x40>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	4a40      	ldr	r2, [pc, #256]	@ (8006e24 <TIM_Base_SetConfig+0x124>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d00b      	beq.n	8006d40 <TIM_Base_SetConfig+0x40>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	4a3f      	ldr	r2, [pc, #252]	@ (8006e28 <TIM_Base_SetConfig+0x128>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d007      	beq.n	8006d40 <TIM_Base_SetConfig+0x40>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	4a3e      	ldr	r2, [pc, #248]	@ (8006e2c <TIM_Base_SetConfig+0x12c>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d003      	beq.n	8006d40 <TIM_Base_SetConfig+0x40>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	4a3d      	ldr	r2, [pc, #244]	@ (8006e30 <TIM_Base_SetConfig+0x130>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d108      	bne.n	8006d52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	68fa      	ldr	r2, [r7, #12]
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	4a32      	ldr	r2, [pc, #200]	@ (8006e20 <TIM_Base_SetConfig+0x120>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d01f      	beq.n	8006d9a <TIM_Base_SetConfig+0x9a>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d60:	d01b      	beq.n	8006d9a <TIM_Base_SetConfig+0x9a>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a2f      	ldr	r2, [pc, #188]	@ (8006e24 <TIM_Base_SetConfig+0x124>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d017      	beq.n	8006d9a <TIM_Base_SetConfig+0x9a>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a2e      	ldr	r2, [pc, #184]	@ (8006e28 <TIM_Base_SetConfig+0x128>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d013      	beq.n	8006d9a <TIM_Base_SetConfig+0x9a>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	4a2d      	ldr	r2, [pc, #180]	@ (8006e2c <TIM_Base_SetConfig+0x12c>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d00f      	beq.n	8006d9a <TIM_Base_SetConfig+0x9a>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	4a2c      	ldr	r2, [pc, #176]	@ (8006e30 <TIM_Base_SetConfig+0x130>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d00b      	beq.n	8006d9a <TIM_Base_SetConfig+0x9a>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	4a2b      	ldr	r2, [pc, #172]	@ (8006e34 <TIM_Base_SetConfig+0x134>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d007      	beq.n	8006d9a <TIM_Base_SetConfig+0x9a>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	4a2a      	ldr	r2, [pc, #168]	@ (8006e38 <TIM_Base_SetConfig+0x138>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d003      	beq.n	8006d9a <TIM_Base_SetConfig+0x9a>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	4a29      	ldr	r2, [pc, #164]	@ (8006e3c <TIM_Base_SetConfig+0x13c>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d108      	bne.n	8006dac <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006da0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	68db      	ldr	r3, [r3, #12]
 8006da6:	68fa      	ldr	r2, [r7, #12]
 8006da8:	4313      	orrs	r3, r2
 8006daa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	695b      	ldr	r3, [r3, #20]
 8006db6:	4313      	orrs	r3, r2
 8006db8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	689a      	ldr	r2, [r3, #8]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	681a      	ldr	r2, [r3, #0]
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	4a14      	ldr	r2, [pc, #80]	@ (8006e20 <TIM_Base_SetConfig+0x120>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d00f      	beq.n	8006df2 <TIM_Base_SetConfig+0xf2>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	4a16      	ldr	r2, [pc, #88]	@ (8006e30 <TIM_Base_SetConfig+0x130>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d00b      	beq.n	8006df2 <TIM_Base_SetConfig+0xf2>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	4a15      	ldr	r2, [pc, #84]	@ (8006e34 <TIM_Base_SetConfig+0x134>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d007      	beq.n	8006df2 <TIM_Base_SetConfig+0xf2>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	4a14      	ldr	r2, [pc, #80]	@ (8006e38 <TIM_Base_SetConfig+0x138>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d003      	beq.n	8006df2 <TIM_Base_SetConfig+0xf2>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4a13      	ldr	r2, [pc, #76]	@ (8006e3c <TIM_Base_SetConfig+0x13c>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d103      	bne.n	8006dfa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	691a      	ldr	r2, [r3, #16]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f043 0204 	orr.w	r2, r3, #4
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2201      	movs	r2, #1
 8006e0a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	68fa      	ldr	r2, [r7, #12]
 8006e10:	601a      	str	r2, [r3, #0]
}
 8006e12:	bf00      	nop
 8006e14:	3714      	adds	r7, #20
 8006e16:	46bd      	mov	sp, r7
 8006e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1c:	4770      	bx	lr
 8006e1e:	bf00      	nop
 8006e20:	40010000 	.word	0x40010000
 8006e24:	40000400 	.word	0x40000400
 8006e28:	40000800 	.word	0x40000800
 8006e2c:	40000c00 	.word	0x40000c00
 8006e30:	40010400 	.word	0x40010400
 8006e34:	40014000 	.word	0x40014000
 8006e38:	40014400 	.word	0x40014400
 8006e3c:	40014800 	.word	0x40014800

08006e40 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e40:	b480      	push	{r7}
 8006e42:	b083      	sub	sp, #12
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e48:	bf00      	nop
 8006e4a:	370c      	adds	r7, #12
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e52:	4770      	bx	lr

08006e54 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b083      	sub	sp, #12
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e5c:	bf00      	nop
 8006e5e:	370c      	adds	r7, #12
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr

08006e68 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b083      	sub	sp, #12
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006e70:	bf00      	nop
 8006e72:	370c      	adds	r7, #12
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr

08006e7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b082      	sub	sp, #8
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d101      	bne.n	8006e8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e050      	b.n	8006f30 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d114      	bne.n	8006ec2 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f000 fe29 	bl	8007af8 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d103      	bne.n	8006eb8 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	4a21      	ldr	r2, [pc, #132]	@ (8006f38 <HAL_UART_Init+0xbc>)
 8006eb4:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2224      	movs	r2, #36	@ 0x24
 8006ec6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f022 0201 	bic.w	r2, r2, #1
 8006ed8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d002      	beq.n	8006ee8 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f001 fbc2 	bl	800866c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f000 fe57 	bl	8007b9c <UART_SetConfig>
 8006eee:	4603      	mov	r3, r0
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d101      	bne.n	8006ef8 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	e01b      	b.n	8006f30 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	685a      	ldr	r2, [r3, #4]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006f06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	689a      	ldr	r2, [r3, #8]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006f16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f042 0201 	orr.w	r2, r2, #1
 8006f26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	f001 fc41 	bl	80087b0 <UART_CheckIdleState>
 8006f2e:	4603      	mov	r3, r0
}
 8006f30:	4618      	mov	r0, r3
 8006f32:	3708      	adds	r7, #8
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}
 8006f38:	08001975 	.word	0x08001975

08006f3c <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b087      	sub	sp, #28
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	60f8      	str	r0, [r7, #12]
 8006f44:	460b      	mov	r3, r1
 8006f46:	607a      	str	r2, [r7, #4]
 8006f48:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d109      	bne.n	8006f68 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f5a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 8006f64:	2301      	movs	r3, #1
 8006f66:	e09c      	b.n	80070a2 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f6e:	2b20      	cmp	r3, #32
 8006f70:	d16c      	bne.n	800704c <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8006f72:	7afb      	ldrb	r3, [r7, #11]
 8006f74:	2b0c      	cmp	r3, #12
 8006f76:	d85e      	bhi.n	8007036 <HAL_UART_RegisterCallback+0xfa>
 8006f78:	a201      	add	r2, pc, #4	@ (adr r2, 8006f80 <HAL_UART_RegisterCallback+0x44>)
 8006f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f7e:	bf00      	nop
 8006f80:	08006fb5 	.word	0x08006fb5
 8006f84:	08006fbf 	.word	0x08006fbf
 8006f88:	08006fc9 	.word	0x08006fc9
 8006f8c:	08006fd3 	.word	0x08006fd3
 8006f90:	08006fdd 	.word	0x08006fdd
 8006f94:	08006fe7 	.word	0x08006fe7
 8006f98:	08006ff1 	.word	0x08006ff1
 8006f9c:	08006ffb 	.word	0x08006ffb
 8006fa0:	08007005 	.word	0x08007005
 8006fa4:	0800700f 	.word	0x0800700f
 8006fa8:	08007019 	.word	0x08007019
 8006fac:	08007023 	.word	0x08007023
 8006fb0:	0800702d 	.word	0x0800702d
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8006fbc:	e070      	b.n	80070a0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	687a      	ldr	r2, [r7, #4]
 8006fc2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8006fc6:	e06b      	b.n	80070a0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	687a      	ldr	r2, [r7, #4]
 8006fcc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8006fd0:	e066      	b.n	80070a0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	687a      	ldr	r2, [r7, #4]
 8006fd6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8006fda:	e061      	b.n	80070a0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	687a      	ldr	r2, [r7, #4]
 8006fe0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8006fe4:	e05c      	b.n	80070a0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	687a      	ldr	r2, [r7, #4]
 8006fea:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8006fee:	e057      	b.n	80070a0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	687a      	ldr	r2, [r7, #4]
 8006ff4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8006ff8:	e052      	b.n	80070a0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	687a      	ldr	r2, [r7, #4]
 8006ffe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8007002:	e04d      	b.n	80070a0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	687a      	ldr	r2, [r7, #4]
 8007008:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800700c:	e048      	b.n	80070a0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	687a      	ldr	r2, [r7, #4]
 8007012:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8007016:	e043      	b.n	80070a0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	687a      	ldr	r2, [r7, #4]
 800701c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8007020:	e03e      	b.n	80070a0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800702a:	e039      	b.n	80070a0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	687a      	ldr	r2, [r7, #4]
 8007030:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8007034:	e034      	b.n	80070a0 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800703c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8007046:	2301      	movs	r3, #1
 8007048:	75fb      	strb	r3, [r7, #23]
        break;
 800704a:	e029      	b.n	80070a0 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007052:	2b00      	cmp	r3, #0
 8007054:	d11a      	bne.n	800708c <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 8007056:	7afb      	ldrb	r3, [r7, #11]
 8007058:	2b0b      	cmp	r3, #11
 800705a:	d002      	beq.n	8007062 <HAL_UART_RegisterCallback+0x126>
 800705c:	2b0c      	cmp	r3, #12
 800705e:	d005      	beq.n	800706c <HAL_UART_RegisterCallback+0x130>
 8007060:	e009      	b.n	8007076 <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	687a      	ldr	r2, [r7, #4]
 8007066:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800706a:	e019      	b.n	80070a0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	687a      	ldr	r2, [r7, #4]
 8007070:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8007074:	e014      	b.n	80070a0 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800707c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	75fb      	strb	r3, [r7, #23]
        break;
 800708a:	e009      	b.n	80070a0 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007092:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80070a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	371c      	adds	r7, #28
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr
 80070ae:	bf00      	nop

080070b0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b091      	sub	sp, #68	@ 0x44
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	60f8      	str	r0, [r7, #12]
 80070b8:	60b9      	str	r1, [r7, #8]
 80070ba:	4613      	mov	r3, r2
 80070bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070c4:	2b20      	cmp	r3, #32
 80070c6:	d178      	bne.n	80071ba <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d002      	beq.n	80070d4 <HAL_UART_Transmit_IT+0x24>
 80070ce:	88fb      	ldrh	r3, [r7, #6]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d101      	bne.n	80070d8 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 80070d4:	2301      	movs	r3, #1
 80070d6:	e071      	b.n	80071bc <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	68ba      	ldr	r2, [r7, #8]
 80070dc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	88fa      	ldrh	r2, [r7, #6]
 80070e2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	88fa      	ldrh	r2, [r7, #6]
 80070ea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	2200      	movs	r2, #0
 80070f2:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2200      	movs	r2, #0
 80070f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2221      	movs	r2, #33	@ 0x21
 8007100:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007108:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800710c:	d12a      	bne.n	8007164 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	689b      	ldr	r3, [r3, #8]
 8007112:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007116:	d107      	bne.n	8007128 <HAL_UART_Transmit_IT+0x78>
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	691b      	ldr	r3, [r3, #16]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d103      	bne.n	8007128 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	4a29      	ldr	r2, [pc, #164]	@ (80071c8 <HAL_UART_Transmit_IT+0x118>)
 8007124:	679a      	str	r2, [r3, #120]	@ 0x78
 8007126:	e002      	b.n	800712e <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	4a28      	ldr	r2, [pc, #160]	@ (80071cc <HAL_UART_Transmit_IT+0x11c>)
 800712c:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	3308      	adds	r3, #8
 8007134:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007138:	e853 3f00 	ldrex	r3, [r3]
 800713c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800713e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007140:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007144:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	3308      	adds	r3, #8
 800714c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800714e:	637a      	str	r2, [r7, #52]	@ 0x34
 8007150:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007152:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007154:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007156:	e841 2300 	strex	r3, r2, [r1]
 800715a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800715c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800715e:	2b00      	cmp	r3, #0
 8007160:	d1e5      	bne.n	800712e <HAL_UART_Transmit_IT+0x7e>
 8007162:	e028      	b.n	80071b6 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	689b      	ldr	r3, [r3, #8]
 8007168:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800716c:	d107      	bne.n	800717e <HAL_UART_Transmit_IT+0xce>
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	691b      	ldr	r3, [r3, #16]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d103      	bne.n	800717e <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	4a15      	ldr	r2, [pc, #84]	@ (80071d0 <HAL_UART_Transmit_IT+0x120>)
 800717a:	679a      	str	r2, [r3, #120]	@ 0x78
 800717c:	e002      	b.n	8007184 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	4a14      	ldr	r2, [pc, #80]	@ (80071d4 <HAL_UART_Transmit_IT+0x124>)
 8007182:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	e853 3f00 	ldrex	r3, [r3]
 8007190:	613b      	str	r3, [r7, #16]
   return(result);
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007198:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	461a      	mov	r2, r3
 80071a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071a2:	623b      	str	r3, [r7, #32]
 80071a4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a6:	69f9      	ldr	r1, [r7, #28]
 80071a8:	6a3a      	ldr	r2, [r7, #32]
 80071aa:	e841 2300 	strex	r3, r2, [r1]
 80071ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80071b0:	69bb      	ldr	r3, [r7, #24]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d1e6      	bne.n	8007184 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 80071b6:	2300      	movs	r3, #0
 80071b8:	e000      	b.n	80071bc <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80071ba:	2302      	movs	r3, #2
  }
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3744      	adds	r7, #68	@ 0x44
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr
 80071c8:	08008f73 	.word	0x08008f73
 80071cc:	08008e93 	.word	0x08008e93
 80071d0:	08008dd1 	.word	0x08008dd1
 80071d4:	08008d19 	.word	0x08008d19

080071d8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b08a      	sub	sp, #40	@ 0x28
 80071dc:	af00      	add	r7, sp, #0
 80071de:	60f8      	str	r0, [r7, #12]
 80071e0:	60b9      	str	r1, [r7, #8]
 80071e2:	4613      	mov	r3, r2
 80071e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80071ec:	2b20      	cmp	r3, #32
 80071ee:	d137      	bne.n	8007260 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d002      	beq.n	80071fc <HAL_UART_Receive_IT+0x24>
 80071f6:	88fb      	ldrh	r3, [r7, #6]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d101      	bne.n	8007200 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80071fc:	2301      	movs	r3, #1
 80071fe:	e030      	b.n	8007262 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2200      	movs	r2, #0
 8007204:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4a18      	ldr	r2, [pc, #96]	@ (800726c <HAL_UART_Receive_IT+0x94>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d01f      	beq.n	8007250 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800721a:	2b00      	cmp	r3, #0
 800721c:	d018      	beq.n	8007250 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007224:	697b      	ldr	r3, [r7, #20]
 8007226:	e853 3f00 	ldrex	r3, [r3]
 800722a:	613b      	str	r3, [r7, #16]
   return(result);
 800722c:	693b      	ldr	r3, [r7, #16]
 800722e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007232:	627b      	str	r3, [r7, #36]	@ 0x24
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	461a      	mov	r2, r3
 800723a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800723c:	623b      	str	r3, [r7, #32]
 800723e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007240:	69f9      	ldr	r1, [r7, #28]
 8007242:	6a3a      	ldr	r2, [r7, #32]
 8007244:	e841 2300 	strex	r3, r2, [r1]
 8007248:	61bb      	str	r3, [r7, #24]
   return(result);
 800724a:	69bb      	ldr	r3, [r7, #24]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d1e6      	bne.n	800721e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007250:	88fb      	ldrh	r3, [r7, #6]
 8007252:	461a      	mov	r2, r3
 8007254:	68b9      	ldr	r1, [r7, #8]
 8007256:	68f8      	ldr	r0, [r7, #12]
 8007258:	f001 fbc2 	bl	80089e0 <UART_Start_Receive_IT>
 800725c:	4603      	mov	r3, r0
 800725e:	e000      	b.n	8007262 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007260:	2302      	movs	r3, #2
  }
}
 8007262:	4618      	mov	r0, r3
 8007264:	3728      	adds	r7, #40	@ 0x28
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}
 800726a:	bf00      	nop
 800726c:	58000c00 	.word	0x58000c00

08007270 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b0ba      	sub	sp, #232	@ 0xe8
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	69db      	ldr	r3, [r3, #28]
 800727e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	689b      	ldr	r3, [r3, #8]
 8007292:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007296:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800729a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800729e:	4013      	ands	r3, r2
 80072a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80072a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d11b      	bne.n	80072e4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80072ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072b0:	f003 0320 	and.w	r3, r3, #32
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d015      	beq.n	80072e4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80072b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072bc:	f003 0320 	and.w	r3, r3, #32
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d105      	bne.n	80072d0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80072c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d009      	beq.n	80072e4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	f000 83a5 	beq.w	8007a24 <HAL_UART_IRQHandler+0x7b4>
      {
        huart->RxISR(huart);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	4798      	blx	r3
      }
      return;
 80072e2:	e39f      	b.n	8007a24 <HAL_UART_IRQHandler+0x7b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80072e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	f000 8129 	beq.w	8007540 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80072ee:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80072f2:	4b90      	ldr	r3, [pc, #576]	@ (8007534 <HAL_UART_IRQHandler+0x2c4>)
 80072f4:	4013      	ands	r3, r2
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d106      	bne.n	8007308 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80072fa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80072fe:	4b8e      	ldr	r3, [pc, #568]	@ (8007538 <HAL_UART_IRQHandler+0x2c8>)
 8007300:	4013      	ands	r3, r2
 8007302:	2b00      	cmp	r3, #0
 8007304:	f000 811c 	beq.w	8007540 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007308:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800730c:	f003 0301 	and.w	r3, r3, #1
 8007310:	2b00      	cmp	r3, #0
 8007312:	d011      	beq.n	8007338 <HAL_UART_IRQHandler+0xc8>
 8007314:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800731c:	2b00      	cmp	r3, #0
 800731e:	d00b      	beq.n	8007338 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	2201      	movs	r2, #1
 8007326:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800732e:	f043 0201 	orr.w	r2, r3, #1
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007338:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800733c:	f003 0302 	and.w	r3, r3, #2
 8007340:	2b00      	cmp	r3, #0
 8007342:	d011      	beq.n	8007368 <HAL_UART_IRQHandler+0xf8>
 8007344:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007348:	f003 0301 	and.w	r3, r3, #1
 800734c:	2b00      	cmp	r3, #0
 800734e:	d00b      	beq.n	8007368 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	2202      	movs	r2, #2
 8007356:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800735e:	f043 0204 	orr.w	r2, r3, #4
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007368:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800736c:	f003 0304 	and.w	r3, r3, #4
 8007370:	2b00      	cmp	r3, #0
 8007372:	d011      	beq.n	8007398 <HAL_UART_IRQHandler+0x128>
 8007374:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007378:	f003 0301 	and.w	r3, r3, #1
 800737c:	2b00      	cmp	r3, #0
 800737e:	d00b      	beq.n	8007398 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	2204      	movs	r2, #4
 8007386:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800738e:	f043 0202 	orr.w	r2, r3, #2
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007398:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800739c:	f003 0308 	and.w	r3, r3, #8
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d017      	beq.n	80073d4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80073a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073a8:	f003 0320 	and.w	r3, r3, #32
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d105      	bne.n	80073bc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80073b0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80073b4:	4b5f      	ldr	r3, [pc, #380]	@ (8007534 <HAL_UART_IRQHandler+0x2c4>)
 80073b6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d00b      	beq.n	80073d4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	2208      	movs	r2, #8
 80073c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073ca:	f043 0208 	orr.w	r2, r3, #8
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80073d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d012      	beq.n	8007406 <HAL_UART_IRQHandler+0x196>
 80073e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073e4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d00c      	beq.n	8007406 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80073f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073fc:	f043 0220 	orr.w	r2, r3, #32
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800740c:	2b00      	cmp	r3, #0
 800740e:	f000 830b 	beq.w	8007a28 <HAL_UART_IRQHandler+0x7b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007412:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007416:	f003 0320 	and.w	r3, r3, #32
 800741a:	2b00      	cmp	r3, #0
 800741c:	d013      	beq.n	8007446 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800741e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007422:	f003 0320 	and.w	r3, r3, #32
 8007426:	2b00      	cmp	r3, #0
 8007428:	d105      	bne.n	8007436 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800742a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800742e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007432:	2b00      	cmp	r3, #0
 8007434:	d007      	beq.n	8007446 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800743a:	2b00      	cmp	r3, #0
 800743c:	d003      	beq.n	8007446 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800744c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800745a:	2b40      	cmp	r3, #64	@ 0x40
 800745c:	d005      	beq.n	800746a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800745e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007462:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007466:	2b00      	cmp	r3, #0
 8007468:	d058      	beq.n	800751c <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f001 fbda 	bl	8008c24 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	689b      	ldr	r3, [r3, #8]
 8007476:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800747a:	2b40      	cmp	r3, #64	@ 0x40
 800747c:	d148      	bne.n	8007510 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	3308      	adds	r3, #8
 8007484:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007488:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800748c:	e853 3f00 	ldrex	r3, [r3]
 8007490:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007494:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007498:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800749c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	3308      	adds	r3, #8
 80074a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80074aa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80074ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80074b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80074ba:	e841 2300 	strex	r3, r2, [r1]
 80074be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80074c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d1d9      	bne.n	800747e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d017      	beq.n	8007504 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074da:	4a18      	ldr	r2, [pc, #96]	@ (800753c <HAL_UART_IRQHandler+0x2cc>)
 80074dc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074e4:	4618      	mov	r0, r3
 80074e6:	f7fb fa47 	bl	8002978 <HAL_DMA_Abort_IT>
 80074ea:	4603      	mov	r3, r0
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d01f      	beq.n	8007530 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074f8:	687a      	ldr	r2, [r7, #4]
 80074fa:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80074fe:	4610      	mov	r0, r2
 8007500:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007502:	e015      	b.n	8007530 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800750a:	6878      	ldr	r0, [r7, #4]
 800750c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800750e:	e00f      	b.n	8007530 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800751a:	e009      	b.n	8007530 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007522:	6878      	ldr	r0, [r7, #4]
 8007524:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800752e:	e27b      	b.n	8007a28 <HAL_UART_IRQHandler+0x7b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007530:	bf00      	nop
    return;
 8007532:	e279      	b.n	8007a28 <HAL_UART_IRQHandler+0x7b8>
 8007534:	10000001 	.word	0x10000001
 8007538:	04000120 	.word	0x04000120
 800753c:	08008cf1 	.word	0x08008cf1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007544:	2b01      	cmp	r3, #1
 8007546:	f040 8209 	bne.w	800795c <HAL_UART_IRQHandler+0x6ec>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800754a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800754e:	f003 0310 	and.w	r3, r3, #16
 8007552:	2b00      	cmp	r3, #0
 8007554:	f000 8202 	beq.w	800795c <HAL_UART_IRQHandler+0x6ec>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007558:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800755c:	f003 0310 	and.w	r3, r3, #16
 8007560:	2b00      	cmp	r3, #0
 8007562:	f000 81fb 	beq.w	800795c <HAL_UART_IRQHandler+0x6ec>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	2210      	movs	r2, #16
 800756c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	689b      	ldr	r3, [r3, #8]
 8007574:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007578:	2b40      	cmp	r3, #64	@ 0x40
 800757a:	f040 8171 	bne.w	8007860 <HAL_UART_IRQHandler+0x5f0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	4aa6      	ldr	r2, [pc, #664]	@ (8007820 <HAL_UART_IRQHandler+0x5b0>)
 8007588:	4293      	cmp	r3, r2
 800758a:	d068      	beq.n	800765e <HAL_UART_IRQHandler+0x3ee>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4aa3      	ldr	r2, [pc, #652]	@ (8007824 <HAL_UART_IRQHandler+0x5b4>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d061      	beq.n	800765e <HAL_UART_IRQHandler+0x3ee>
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	4aa1      	ldr	r2, [pc, #644]	@ (8007828 <HAL_UART_IRQHandler+0x5b8>)
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d05a      	beq.n	800765e <HAL_UART_IRQHandler+0x3ee>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4a9e      	ldr	r2, [pc, #632]	@ (800782c <HAL_UART_IRQHandler+0x5bc>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d053      	beq.n	800765e <HAL_UART_IRQHandler+0x3ee>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	4a9c      	ldr	r2, [pc, #624]	@ (8007830 <HAL_UART_IRQHandler+0x5c0>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d04c      	beq.n	800765e <HAL_UART_IRQHandler+0x3ee>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a99      	ldr	r2, [pc, #612]	@ (8007834 <HAL_UART_IRQHandler+0x5c4>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d045      	beq.n	800765e <HAL_UART_IRQHandler+0x3ee>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4a97      	ldr	r2, [pc, #604]	@ (8007838 <HAL_UART_IRQHandler+0x5c8>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d03e      	beq.n	800765e <HAL_UART_IRQHandler+0x3ee>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a94      	ldr	r2, [pc, #592]	@ (800783c <HAL_UART_IRQHandler+0x5cc>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d037      	beq.n	800765e <HAL_UART_IRQHandler+0x3ee>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	4a92      	ldr	r2, [pc, #584]	@ (8007840 <HAL_UART_IRQHandler+0x5d0>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d030      	beq.n	800765e <HAL_UART_IRQHandler+0x3ee>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4a8f      	ldr	r2, [pc, #572]	@ (8007844 <HAL_UART_IRQHandler+0x5d4>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d029      	beq.n	800765e <HAL_UART_IRQHandler+0x3ee>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a8d      	ldr	r2, [pc, #564]	@ (8007848 <HAL_UART_IRQHandler+0x5d8>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d022      	beq.n	800765e <HAL_UART_IRQHandler+0x3ee>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a8a      	ldr	r2, [pc, #552]	@ (800784c <HAL_UART_IRQHandler+0x5dc>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d01b      	beq.n	800765e <HAL_UART_IRQHandler+0x3ee>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4a88      	ldr	r2, [pc, #544]	@ (8007850 <HAL_UART_IRQHandler+0x5e0>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d014      	beq.n	800765e <HAL_UART_IRQHandler+0x3ee>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	4a85      	ldr	r2, [pc, #532]	@ (8007854 <HAL_UART_IRQHandler+0x5e4>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d00d      	beq.n	800765e <HAL_UART_IRQHandler+0x3ee>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4a83      	ldr	r2, [pc, #524]	@ (8007858 <HAL_UART_IRQHandler+0x5e8>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d006      	beq.n	800765e <HAL_UART_IRQHandler+0x3ee>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a80      	ldr	r2, [pc, #512]	@ (800785c <HAL_UART_IRQHandler+0x5ec>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d106      	bne.n	800766c <HAL_UART_IRQHandler+0x3fc>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	b29b      	uxth	r3, r3
 800766a:	e005      	b.n	8007678 <HAL_UART_IRQHandler+0x408>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	b29b      	uxth	r3, r3
 8007678:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800767c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007680:	2b00      	cmp	r3, #0
 8007682:	f000 80af 	beq.w	80077e4 <HAL_UART_IRQHandler+0x574>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800768c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007690:	429a      	cmp	r2, r3
 8007692:	f080 80a7 	bcs.w	80077e4 <HAL_UART_IRQHandler+0x574>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800769c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076a6:	69db      	ldr	r3, [r3, #28]
 80076a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076ac:	f000 8087 	beq.w	80077be <HAL_UART_IRQHandler+0x54e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80076bc:	e853 3f00 	ldrex	r3, [r3]
 80076c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80076c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80076c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	461a      	mov	r2, r3
 80076d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80076da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80076de:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80076e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80076ea:	e841 2300 	strex	r3, r2, [r1]
 80076ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80076f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d1da      	bne.n	80076b0 <HAL_UART_IRQHandler+0x440>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	3308      	adds	r3, #8
 8007700:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007702:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007704:	e853 3f00 	ldrex	r3, [r3]
 8007708:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800770a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800770c:	f023 0301 	bic.w	r3, r3, #1
 8007710:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	3308      	adds	r3, #8
 800771a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800771e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007722:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007724:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007726:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800772a:	e841 2300 	strex	r3, r2, [r1]
 800772e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007730:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007732:	2b00      	cmp	r3, #0
 8007734:	d1e1      	bne.n	80076fa <HAL_UART_IRQHandler+0x48a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	3308      	adds	r3, #8
 800773c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800773e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007740:	e853 3f00 	ldrex	r3, [r3]
 8007744:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007746:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007748:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800774c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	3308      	adds	r3, #8
 8007756:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800775a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800775c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800775e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007760:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007762:	e841 2300 	strex	r3, r2, [r1]
 8007766:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007768:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800776a:	2b00      	cmp	r3, #0
 800776c:	d1e3      	bne.n	8007736 <HAL_UART_IRQHandler+0x4c6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2220      	movs	r2, #32
 8007772:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2200      	movs	r2, #0
 800777a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007782:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007784:	e853 3f00 	ldrex	r3, [r3]
 8007788:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800778a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800778c:	f023 0310 	bic.w	r3, r3, #16
 8007790:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	461a      	mov	r2, r3
 800779a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800779e:	65bb      	str	r3, [r7, #88]	@ 0x58
 80077a0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80077a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80077a6:	e841 2300 	strex	r3, r2, [r1]
 80077aa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80077ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d1e4      	bne.n	800777c <HAL_UART_IRQHandler+0x50c>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077b8:	4618      	mov	r0, r3
 80077ba:	f7fa fdbf 	bl	800233c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2202      	movs	r2, #2
 80077c2:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80077ca:	687a      	ldr	r2, [r7, #4]
 80077cc:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 80077d0:	687a      	ldr	r2, [r7, #4]
 80077d2:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 80077d6:	b292      	uxth	r2, r2
 80077d8:	1a8a      	subs	r2, r1, r2
 80077da:	b292      	uxth	r2, r2
 80077dc:	4611      	mov	r1, r2
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80077e2:	e123      	b.n	8007a2c <HAL_UART_IRQHandler+0x7bc>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80077ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077ee:	429a      	cmp	r2, r3
 80077f0:	f040 811c 	bne.w	8007a2c <HAL_UART_IRQHandler+0x7bc>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077fa:	69db      	ldr	r3, [r3, #28]
 80077fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007800:	f040 8114 	bne.w	8007a2c <HAL_UART_IRQHandler+0x7bc>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2202      	movs	r2, #2
 8007808:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007810:	687a      	ldr	r2, [r7, #4]
 8007812:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8007816:	4611      	mov	r1, r2
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	4798      	blx	r3
      return;
 800781c:	e106      	b.n	8007a2c <HAL_UART_IRQHandler+0x7bc>
 800781e:	bf00      	nop
 8007820:	40020010 	.word	0x40020010
 8007824:	40020028 	.word	0x40020028
 8007828:	40020040 	.word	0x40020040
 800782c:	40020058 	.word	0x40020058
 8007830:	40020070 	.word	0x40020070
 8007834:	40020088 	.word	0x40020088
 8007838:	400200a0 	.word	0x400200a0
 800783c:	400200b8 	.word	0x400200b8
 8007840:	40020410 	.word	0x40020410
 8007844:	40020428 	.word	0x40020428
 8007848:	40020440 	.word	0x40020440
 800784c:	40020458 	.word	0x40020458
 8007850:	40020470 	.word	0x40020470
 8007854:	40020488 	.word	0x40020488
 8007858:	400204a0 	.word	0x400204a0
 800785c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800786c:	b29b      	uxth	r3, r3
 800786e:	1ad3      	subs	r3, r2, r3
 8007870:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800787a:	b29b      	uxth	r3, r3
 800787c:	2b00      	cmp	r3, #0
 800787e:	f000 80d7 	beq.w	8007a30 <HAL_UART_IRQHandler+0x7c0>
          && (nb_rx_data > 0U))
 8007882:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007886:	2b00      	cmp	r3, #0
 8007888:	f000 80d2 	beq.w	8007a30 <HAL_UART_IRQHandler+0x7c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007894:	e853 3f00 	ldrex	r3, [r3]
 8007898:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800789a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800789c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	461a      	mov	r2, r3
 80078aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80078ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80078b0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80078b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80078b6:	e841 2300 	strex	r3, r2, [r1]
 80078ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80078bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d1e4      	bne.n	800788c <HAL_UART_IRQHandler+0x61c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	3308      	adds	r3, #8
 80078c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078cc:	e853 3f00 	ldrex	r3, [r3]
 80078d0:	623b      	str	r3, [r7, #32]
   return(result);
 80078d2:	6a3a      	ldr	r2, [r7, #32]
 80078d4:	4b59      	ldr	r3, [pc, #356]	@ (8007a3c <HAL_UART_IRQHandler+0x7cc>)
 80078d6:	4013      	ands	r3, r2
 80078d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	3308      	adds	r3, #8
 80078e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80078e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80078e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078ee:	e841 2300 	strex	r3, r2, [r1]
 80078f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80078f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d1e3      	bne.n	80078c2 <HAL_UART_IRQHandler+0x652>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2220      	movs	r2, #32
 80078fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2200      	movs	r2, #0
 800790c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	e853 3f00 	ldrex	r3, [r3]
 800791a:	60fb      	str	r3, [r7, #12]
   return(result);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f023 0310 	bic.w	r3, r3, #16
 8007922:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	461a      	mov	r2, r3
 800792c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007930:	61fb      	str	r3, [r7, #28]
 8007932:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007934:	69b9      	ldr	r1, [r7, #24]
 8007936:	69fa      	ldr	r2, [r7, #28]
 8007938:	e841 2300 	strex	r3, r2, [r1]
 800793c:	617b      	str	r3, [r7, #20]
   return(result);
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d1e4      	bne.n	800790e <HAL_UART_IRQHandler+0x69e>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2202      	movs	r2, #2
 8007948:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007950:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8007954:	4611      	mov	r1, r2
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800795a:	e069      	b.n	8007a30 <HAL_UART_IRQHandler+0x7c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800795c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007960:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007964:	2b00      	cmp	r3, #0
 8007966:	d010      	beq.n	800798a <HAL_UART_IRQHandler+0x71a>
 8007968:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800796c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007970:	2b00      	cmp	r3, #0
 8007972:	d00a      	beq.n	800798a <HAL_UART_IRQHandler+0x71a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800797c:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007988:	e055      	b.n	8007a36 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800798a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800798e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007992:	2b00      	cmp	r3, #0
 8007994:	d014      	beq.n	80079c0 <HAL_UART_IRQHandler+0x750>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007996:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800799a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d105      	bne.n	80079ae <HAL_UART_IRQHandler+0x73e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80079a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80079a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d008      	beq.n	80079c0 <HAL_UART_IRQHandler+0x750>
  {
    if (huart->TxISR != NULL)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d03e      	beq.n	8007a34 <HAL_UART_IRQHandler+0x7c4>
    {
      huart->TxISR(huart);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	4798      	blx	r3
    }
    return;
 80079be:	e039      	b.n	8007a34 <HAL_UART_IRQHandler+0x7c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80079c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d009      	beq.n	80079e0 <HAL_UART_IRQHandler+0x770>
 80079cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d003      	beq.n	80079e0 <HAL_UART_IRQHandler+0x770>
  {
    UART_EndTransmit_IT(huart);
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	f001 fb3f 	bl	800905c <UART_EndTransmit_IT>
    return;
 80079de:	e02a      	b.n	8007a36 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80079e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d00b      	beq.n	8007a04 <HAL_UART_IRQHandler+0x794>
 80079ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079f0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d005      	beq.n	8007a04 <HAL_UART_IRQHandler+0x794>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a02:	e018      	b.n	8007a36 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007a04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d012      	beq.n	8007a36 <HAL_UART_IRQHandler+0x7c6>
 8007a10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	da0e      	bge.n	8007a36 <HAL_UART_IRQHandler+0x7c6>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a22:	e008      	b.n	8007a36 <HAL_UART_IRQHandler+0x7c6>
      return;
 8007a24:	bf00      	nop
 8007a26:	e006      	b.n	8007a36 <HAL_UART_IRQHandler+0x7c6>
    return;
 8007a28:	bf00      	nop
 8007a2a:	e004      	b.n	8007a36 <HAL_UART_IRQHandler+0x7c6>
      return;
 8007a2c:	bf00      	nop
 8007a2e:	e002      	b.n	8007a36 <HAL_UART_IRQHandler+0x7c6>
      return;
 8007a30:	bf00      	nop
 8007a32:	e000      	b.n	8007a36 <HAL_UART_IRQHandler+0x7c6>
    return;
 8007a34:	bf00      	nop
  }
}
 8007a36:	37e8      	adds	r7, #232	@ 0xe8
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}
 8007a3c:	effffffe 	.word	0xeffffffe

08007a40 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b083      	sub	sp, #12
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007a48:	bf00      	nop
 8007a4a:	370c      	adds	r7, #12
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr

08007a54 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b083      	sub	sp, #12
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007a5c:	bf00      	nop
 8007a5e:	370c      	adds	r7, #12
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr

08007a68 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b083      	sub	sp, #12
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007a70:	bf00      	nop
 8007a72:	370c      	adds	r7, #12
 8007a74:	46bd      	mov	sp, r7
 8007a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7a:	4770      	bx	lr

08007a7c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b083      	sub	sp, #12
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007a84:	bf00      	nop
 8007a86:	370c      	adds	r7, #12
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8e:	4770      	bx	lr

08007a90 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b083      	sub	sp, #12
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007a98:	bf00      	nop
 8007a9a:	370c      	adds	r7, #12
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr

08007aa4 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b083      	sub	sp, #12
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8007aac:	bf00      	nop
 8007aae:	370c      	adds	r7, #12
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab6:	4770      	bx	lr

08007ab8 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b083      	sub	sp, #12
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8007ac0:	bf00      	nop
 8007ac2:	370c      	adds	r7, #12
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aca:	4770      	bx	lr

08007acc <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b083      	sub	sp, #12
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8007ad4:	bf00      	nop
 8007ad6:	370c      	adds	r7, #12
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ade:	4770      	bx	lr

08007ae0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b083      	sub	sp, #12
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	460b      	mov	r3, r1
 8007aea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007aec:	bf00      	nop
 8007aee:	370c      	adds	r7, #12
 8007af0:	46bd      	mov	sp, r7
 8007af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af6:	4770      	bx	lr

08007af8 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b083      	sub	sp, #12
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	4a1a      	ldr	r2, [pc, #104]	@ (8007b6c <UART_InitCallbacksToDefault+0x74>)
 8007b04:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	4a19      	ldr	r2, [pc, #100]	@ (8007b70 <UART_InitCallbacksToDefault+0x78>)
 8007b0c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	4a18      	ldr	r2, [pc, #96]	@ (8007b74 <UART_InitCallbacksToDefault+0x7c>)
 8007b14:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	4a17      	ldr	r2, [pc, #92]	@ (8007b78 <UART_InitCallbacksToDefault+0x80>)
 8007b1c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	4a16      	ldr	r2, [pc, #88]	@ (8007b7c <UART_InitCallbacksToDefault+0x84>)
 8007b24:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	4a15      	ldr	r2, [pc, #84]	@ (8007b80 <UART_InitCallbacksToDefault+0x88>)
 8007b2c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	4a14      	ldr	r2, [pc, #80]	@ (8007b84 <UART_InitCallbacksToDefault+0x8c>)
 8007b34:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	4a13      	ldr	r2, [pc, #76]	@ (8007b88 <UART_InitCallbacksToDefault+0x90>)
 8007b3c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	4a12      	ldr	r2, [pc, #72]	@ (8007b8c <UART_InitCallbacksToDefault+0x94>)
 8007b44:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	4a11      	ldr	r2, [pc, #68]	@ (8007b90 <UART_InitCallbacksToDefault+0x98>)
 8007b4c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	4a10      	ldr	r2, [pc, #64]	@ (8007b94 <UART_InitCallbacksToDefault+0x9c>)
 8007b54:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	4a0f      	ldr	r2, [pc, #60]	@ (8007b98 <UART_InitCallbacksToDefault+0xa0>)
 8007b5c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 8007b60:	bf00      	nop
 8007b62:	370c      	adds	r7, #12
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr
 8007b6c:	08007a55 	.word	0x08007a55
 8007b70:	08007a41 	.word	0x08007a41
 8007b74:	08007a7d 	.word	0x08007a7d
 8007b78:	08007a69 	.word	0x08007a69
 8007b7c:	08007a91 	.word	0x08007a91
 8007b80:	08007aa5 	.word	0x08007aa5
 8007b84:	08007ab9 	.word	0x08007ab9
 8007b88:	08007acd 	.word	0x08007acd
 8007b8c:	08009b21 	.word	0x08009b21
 8007b90:	08009b35 	.word	0x08009b35
 8007b94:	08009b49 	.word	0x08009b49
 8007b98:	08007ae1 	.word	0x08007ae1

08007b9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ba0:	b092      	sub	sp, #72	@ 0x48
 8007ba2:	af00      	add	r7, sp, #0
 8007ba4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007bac:	697b      	ldr	r3, [r7, #20]
 8007bae:	689a      	ldr	r2, [r3, #8]
 8007bb0:	697b      	ldr	r3, [r7, #20]
 8007bb2:	691b      	ldr	r3, [r3, #16]
 8007bb4:	431a      	orrs	r2, r3
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	695b      	ldr	r3, [r3, #20]
 8007bba:	431a      	orrs	r2, r3
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	69db      	ldr	r3, [r3, #28]
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007bc4:	697b      	ldr	r3, [r7, #20]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	681a      	ldr	r2, [r3, #0]
 8007bca:	4bbe      	ldr	r3, [pc, #760]	@ (8007ec4 <UART_SetConfig+0x328>)
 8007bcc:	4013      	ands	r3, r2
 8007bce:	697a      	ldr	r2, [r7, #20]
 8007bd0:	6812      	ldr	r2, [r2, #0]
 8007bd2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007bd4:	430b      	orrs	r3, r1
 8007bd6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007bd8:	697b      	ldr	r3, [r7, #20]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	68da      	ldr	r2, [r3, #12]
 8007be6:	697b      	ldr	r3, [r7, #20]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	430a      	orrs	r2, r1
 8007bec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	699b      	ldr	r3, [r3, #24]
 8007bf2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007bf4:	697b      	ldr	r3, [r7, #20]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4ab3      	ldr	r2, [pc, #716]	@ (8007ec8 <UART_SetConfig+0x32c>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d004      	beq.n	8007c08 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	6a1b      	ldr	r3, [r3, #32]
 8007c02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c04:	4313      	orrs	r3, r2
 8007c06:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	689a      	ldr	r2, [r3, #8]
 8007c0e:	4baf      	ldr	r3, [pc, #700]	@ (8007ecc <UART_SetConfig+0x330>)
 8007c10:	4013      	ands	r3, r2
 8007c12:	697a      	ldr	r2, [r7, #20]
 8007c14:	6812      	ldr	r2, [r2, #0]
 8007c16:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007c18:	430b      	orrs	r3, r1
 8007c1a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007c1c:	697b      	ldr	r3, [r7, #20]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c22:	f023 010f 	bic.w	r1, r3, #15
 8007c26:	697b      	ldr	r3, [r7, #20]
 8007c28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007c2a:	697b      	ldr	r3, [r7, #20]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	430a      	orrs	r2, r1
 8007c30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4aa6      	ldr	r2, [pc, #664]	@ (8007ed0 <UART_SetConfig+0x334>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d177      	bne.n	8007d2c <UART_SetConfig+0x190>
 8007c3c:	4ba5      	ldr	r3, [pc, #660]	@ (8007ed4 <UART_SetConfig+0x338>)
 8007c3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c40:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007c44:	2b28      	cmp	r3, #40	@ 0x28
 8007c46:	d86d      	bhi.n	8007d24 <UART_SetConfig+0x188>
 8007c48:	a201      	add	r2, pc, #4	@ (adr r2, 8007c50 <UART_SetConfig+0xb4>)
 8007c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c4e:	bf00      	nop
 8007c50:	08007cf5 	.word	0x08007cf5
 8007c54:	08007d25 	.word	0x08007d25
 8007c58:	08007d25 	.word	0x08007d25
 8007c5c:	08007d25 	.word	0x08007d25
 8007c60:	08007d25 	.word	0x08007d25
 8007c64:	08007d25 	.word	0x08007d25
 8007c68:	08007d25 	.word	0x08007d25
 8007c6c:	08007d25 	.word	0x08007d25
 8007c70:	08007cfd 	.word	0x08007cfd
 8007c74:	08007d25 	.word	0x08007d25
 8007c78:	08007d25 	.word	0x08007d25
 8007c7c:	08007d25 	.word	0x08007d25
 8007c80:	08007d25 	.word	0x08007d25
 8007c84:	08007d25 	.word	0x08007d25
 8007c88:	08007d25 	.word	0x08007d25
 8007c8c:	08007d25 	.word	0x08007d25
 8007c90:	08007d05 	.word	0x08007d05
 8007c94:	08007d25 	.word	0x08007d25
 8007c98:	08007d25 	.word	0x08007d25
 8007c9c:	08007d25 	.word	0x08007d25
 8007ca0:	08007d25 	.word	0x08007d25
 8007ca4:	08007d25 	.word	0x08007d25
 8007ca8:	08007d25 	.word	0x08007d25
 8007cac:	08007d25 	.word	0x08007d25
 8007cb0:	08007d0d 	.word	0x08007d0d
 8007cb4:	08007d25 	.word	0x08007d25
 8007cb8:	08007d25 	.word	0x08007d25
 8007cbc:	08007d25 	.word	0x08007d25
 8007cc0:	08007d25 	.word	0x08007d25
 8007cc4:	08007d25 	.word	0x08007d25
 8007cc8:	08007d25 	.word	0x08007d25
 8007ccc:	08007d25 	.word	0x08007d25
 8007cd0:	08007d15 	.word	0x08007d15
 8007cd4:	08007d25 	.word	0x08007d25
 8007cd8:	08007d25 	.word	0x08007d25
 8007cdc:	08007d25 	.word	0x08007d25
 8007ce0:	08007d25 	.word	0x08007d25
 8007ce4:	08007d25 	.word	0x08007d25
 8007ce8:	08007d25 	.word	0x08007d25
 8007cec:	08007d25 	.word	0x08007d25
 8007cf0:	08007d1d 	.word	0x08007d1d
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cfa:	e222      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007cfc:	2304      	movs	r3, #4
 8007cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d02:	e21e      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007d04:	2308      	movs	r3, #8
 8007d06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d0a:	e21a      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007d0c:	2310      	movs	r3, #16
 8007d0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d12:	e216      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007d14:	2320      	movs	r3, #32
 8007d16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d1a:	e212      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007d1c:	2340      	movs	r3, #64	@ 0x40
 8007d1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d22:	e20e      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007d24:	2380      	movs	r3, #128	@ 0x80
 8007d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d2a:	e20a      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a69      	ldr	r2, [pc, #420]	@ (8007ed8 <UART_SetConfig+0x33c>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d130      	bne.n	8007d98 <UART_SetConfig+0x1fc>
 8007d36:	4b67      	ldr	r3, [pc, #412]	@ (8007ed4 <UART_SetConfig+0x338>)
 8007d38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d3a:	f003 0307 	and.w	r3, r3, #7
 8007d3e:	2b05      	cmp	r3, #5
 8007d40:	d826      	bhi.n	8007d90 <UART_SetConfig+0x1f4>
 8007d42:	a201      	add	r2, pc, #4	@ (adr r2, 8007d48 <UART_SetConfig+0x1ac>)
 8007d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d48:	08007d61 	.word	0x08007d61
 8007d4c:	08007d69 	.word	0x08007d69
 8007d50:	08007d71 	.word	0x08007d71
 8007d54:	08007d79 	.word	0x08007d79
 8007d58:	08007d81 	.word	0x08007d81
 8007d5c:	08007d89 	.word	0x08007d89
 8007d60:	2300      	movs	r3, #0
 8007d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d66:	e1ec      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007d68:	2304      	movs	r3, #4
 8007d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d6e:	e1e8      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007d70:	2308      	movs	r3, #8
 8007d72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d76:	e1e4      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007d78:	2310      	movs	r3, #16
 8007d7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d7e:	e1e0      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007d80:	2320      	movs	r3, #32
 8007d82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d86:	e1dc      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007d88:	2340      	movs	r3, #64	@ 0x40
 8007d8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d8e:	e1d8      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007d90:	2380      	movs	r3, #128	@ 0x80
 8007d92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d96:	e1d4      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4a4f      	ldr	r2, [pc, #316]	@ (8007edc <UART_SetConfig+0x340>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d130      	bne.n	8007e04 <UART_SetConfig+0x268>
 8007da2:	4b4c      	ldr	r3, [pc, #304]	@ (8007ed4 <UART_SetConfig+0x338>)
 8007da4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007da6:	f003 0307 	and.w	r3, r3, #7
 8007daa:	2b05      	cmp	r3, #5
 8007dac:	d826      	bhi.n	8007dfc <UART_SetConfig+0x260>
 8007dae:	a201      	add	r2, pc, #4	@ (adr r2, 8007db4 <UART_SetConfig+0x218>)
 8007db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007db4:	08007dcd 	.word	0x08007dcd
 8007db8:	08007dd5 	.word	0x08007dd5
 8007dbc:	08007ddd 	.word	0x08007ddd
 8007dc0:	08007de5 	.word	0x08007de5
 8007dc4:	08007ded 	.word	0x08007ded
 8007dc8:	08007df5 	.word	0x08007df5
 8007dcc:	2300      	movs	r3, #0
 8007dce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dd2:	e1b6      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007dd4:	2304      	movs	r3, #4
 8007dd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dda:	e1b2      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007ddc:	2308      	movs	r3, #8
 8007dde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007de2:	e1ae      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007de4:	2310      	movs	r3, #16
 8007de6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dea:	e1aa      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007dec:	2320      	movs	r3, #32
 8007dee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007df2:	e1a6      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007df4:	2340      	movs	r3, #64	@ 0x40
 8007df6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dfa:	e1a2      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007dfc:	2380      	movs	r3, #128	@ 0x80
 8007dfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e02:	e19e      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a35      	ldr	r2, [pc, #212]	@ (8007ee0 <UART_SetConfig+0x344>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d130      	bne.n	8007e70 <UART_SetConfig+0x2d4>
 8007e0e:	4b31      	ldr	r3, [pc, #196]	@ (8007ed4 <UART_SetConfig+0x338>)
 8007e10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e12:	f003 0307 	and.w	r3, r3, #7
 8007e16:	2b05      	cmp	r3, #5
 8007e18:	d826      	bhi.n	8007e68 <UART_SetConfig+0x2cc>
 8007e1a:	a201      	add	r2, pc, #4	@ (adr r2, 8007e20 <UART_SetConfig+0x284>)
 8007e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e20:	08007e39 	.word	0x08007e39
 8007e24:	08007e41 	.word	0x08007e41
 8007e28:	08007e49 	.word	0x08007e49
 8007e2c:	08007e51 	.word	0x08007e51
 8007e30:	08007e59 	.word	0x08007e59
 8007e34:	08007e61 	.word	0x08007e61
 8007e38:	2300      	movs	r3, #0
 8007e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e3e:	e180      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007e40:	2304      	movs	r3, #4
 8007e42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e46:	e17c      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007e48:	2308      	movs	r3, #8
 8007e4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e4e:	e178      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007e50:	2310      	movs	r3, #16
 8007e52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e56:	e174      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007e58:	2320      	movs	r3, #32
 8007e5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e5e:	e170      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007e60:	2340      	movs	r3, #64	@ 0x40
 8007e62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e66:	e16c      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007e68:	2380      	movs	r3, #128	@ 0x80
 8007e6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e6e:	e168      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	4a1b      	ldr	r2, [pc, #108]	@ (8007ee4 <UART_SetConfig+0x348>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d142      	bne.n	8007f00 <UART_SetConfig+0x364>
 8007e7a:	4b16      	ldr	r3, [pc, #88]	@ (8007ed4 <UART_SetConfig+0x338>)
 8007e7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e7e:	f003 0307 	and.w	r3, r3, #7
 8007e82:	2b05      	cmp	r3, #5
 8007e84:	d838      	bhi.n	8007ef8 <UART_SetConfig+0x35c>
 8007e86:	a201      	add	r2, pc, #4	@ (adr r2, 8007e8c <UART_SetConfig+0x2f0>)
 8007e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e8c:	08007ea5 	.word	0x08007ea5
 8007e90:	08007ead 	.word	0x08007ead
 8007e94:	08007eb5 	.word	0x08007eb5
 8007e98:	08007ebd 	.word	0x08007ebd
 8007e9c:	08007ee9 	.word	0x08007ee9
 8007ea0:	08007ef1 	.word	0x08007ef1
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eaa:	e14a      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007eac:	2304      	movs	r3, #4
 8007eae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eb2:	e146      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007eb4:	2308      	movs	r3, #8
 8007eb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eba:	e142      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007ebc:	2310      	movs	r3, #16
 8007ebe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ec2:	e13e      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007ec4:	cfff69f3 	.word	0xcfff69f3
 8007ec8:	58000c00 	.word	0x58000c00
 8007ecc:	11fff4ff 	.word	0x11fff4ff
 8007ed0:	40011000 	.word	0x40011000
 8007ed4:	58024400 	.word	0x58024400
 8007ed8:	40004400 	.word	0x40004400
 8007edc:	40004800 	.word	0x40004800
 8007ee0:	40004c00 	.word	0x40004c00
 8007ee4:	40005000 	.word	0x40005000
 8007ee8:	2320      	movs	r3, #32
 8007eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eee:	e128      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007ef0:	2340      	movs	r3, #64	@ 0x40
 8007ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ef6:	e124      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007ef8:	2380      	movs	r3, #128	@ 0x80
 8007efa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007efe:	e120      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007f00:	697b      	ldr	r3, [r7, #20]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4acb      	ldr	r2, [pc, #812]	@ (8008234 <UART_SetConfig+0x698>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d176      	bne.n	8007ff8 <UART_SetConfig+0x45c>
 8007f0a:	4bcb      	ldr	r3, [pc, #812]	@ (8008238 <UART_SetConfig+0x69c>)
 8007f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f12:	2b28      	cmp	r3, #40	@ 0x28
 8007f14:	d86c      	bhi.n	8007ff0 <UART_SetConfig+0x454>
 8007f16:	a201      	add	r2, pc, #4	@ (adr r2, 8007f1c <UART_SetConfig+0x380>)
 8007f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f1c:	08007fc1 	.word	0x08007fc1
 8007f20:	08007ff1 	.word	0x08007ff1
 8007f24:	08007ff1 	.word	0x08007ff1
 8007f28:	08007ff1 	.word	0x08007ff1
 8007f2c:	08007ff1 	.word	0x08007ff1
 8007f30:	08007ff1 	.word	0x08007ff1
 8007f34:	08007ff1 	.word	0x08007ff1
 8007f38:	08007ff1 	.word	0x08007ff1
 8007f3c:	08007fc9 	.word	0x08007fc9
 8007f40:	08007ff1 	.word	0x08007ff1
 8007f44:	08007ff1 	.word	0x08007ff1
 8007f48:	08007ff1 	.word	0x08007ff1
 8007f4c:	08007ff1 	.word	0x08007ff1
 8007f50:	08007ff1 	.word	0x08007ff1
 8007f54:	08007ff1 	.word	0x08007ff1
 8007f58:	08007ff1 	.word	0x08007ff1
 8007f5c:	08007fd1 	.word	0x08007fd1
 8007f60:	08007ff1 	.word	0x08007ff1
 8007f64:	08007ff1 	.word	0x08007ff1
 8007f68:	08007ff1 	.word	0x08007ff1
 8007f6c:	08007ff1 	.word	0x08007ff1
 8007f70:	08007ff1 	.word	0x08007ff1
 8007f74:	08007ff1 	.word	0x08007ff1
 8007f78:	08007ff1 	.word	0x08007ff1
 8007f7c:	08007fd9 	.word	0x08007fd9
 8007f80:	08007ff1 	.word	0x08007ff1
 8007f84:	08007ff1 	.word	0x08007ff1
 8007f88:	08007ff1 	.word	0x08007ff1
 8007f8c:	08007ff1 	.word	0x08007ff1
 8007f90:	08007ff1 	.word	0x08007ff1
 8007f94:	08007ff1 	.word	0x08007ff1
 8007f98:	08007ff1 	.word	0x08007ff1
 8007f9c:	08007fe1 	.word	0x08007fe1
 8007fa0:	08007ff1 	.word	0x08007ff1
 8007fa4:	08007ff1 	.word	0x08007ff1
 8007fa8:	08007ff1 	.word	0x08007ff1
 8007fac:	08007ff1 	.word	0x08007ff1
 8007fb0:	08007ff1 	.word	0x08007ff1
 8007fb4:	08007ff1 	.word	0x08007ff1
 8007fb8:	08007ff1 	.word	0x08007ff1
 8007fbc:	08007fe9 	.word	0x08007fe9
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fc6:	e0bc      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007fc8:	2304      	movs	r3, #4
 8007fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fce:	e0b8      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007fd0:	2308      	movs	r3, #8
 8007fd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fd6:	e0b4      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007fd8:	2310      	movs	r3, #16
 8007fda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fde:	e0b0      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007fe0:	2320      	movs	r3, #32
 8007fe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fe6:	e0ac      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007fe8:	2340      	movs	r3, #64	@ 0x40
 8007fea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fee:	e0a8      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007ff0:	2380      	movs	r3, #128	@ 0x80
 8007ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ff6:	e0a4      	b.n	8008142 <UART_SetConfig+0x5a6>
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	4a8f      	ldr	r2, [pc, #572]	@ (800823c <UART_SetConfig+0x6a0>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d130      	bne.n	8008064 <UART_SetConfig+0x4c8>
 8008002:	4b8d      	ldr	r3, [pc, #564]	@ (8008238 <UART_SetConfig+0x69c>)
 8008004:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008006:	f003 0307 	and.w	r3, r3, #7
 800800a:	2b05      	cmp	r3, #5
 800800c:	d826      	bhi.n	800805c <UART_SetConfig+0x4c0>
 800800e:	a201      	add	r2, pc, #4	@ (adr r2, 8008014 <UART_SetConfig+0x478>)
 8008010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008014:	0800802d 	.word	0x0800802d
 8008018:	08008035 	.word	0x08008035
 800801c:	0800803d 	.word	0x0800803d
 8008020:	08008045 	.word	0x08008045
 8008024:	0800804d 	.word	0x0800804d
 8008028:	08008055 	.word	0x08008055
 800802c:	2300      	movs	r3, #0
 800802e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008032:	e086      	b.n	8008142 <UART_SetConfig+0x5a6>
 8008034:	2304      	movs	r3, #4
 8008036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800803a:	e082      	b.n	8008142 <UART_SetConfig+0x5a6>
 800803c:	2308      	movs	r3, #8
 800803e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008042:	e07e      	b.n	8008142 <UART_SetConfig+0x5a6>
 8008044:	2310      	movs	r3, #16
 8008046:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800804a:	e07a      	b.n	8008142 <UART_SetConfig+0x5a6>
 800804c:	2320      	movs	r3, #32
 800804e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008052:	e076      	b.n	8008142 <UART_SetConfig+0x5a6>
 8008054:	2340      	movs	r3, #64	@ 0x40
 8008056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800805a:	e072      	b.n	8008142 <UART_SetConfig+0x5a6>
 800805c:	2380      	movs	r3, #128	@ 0x80
 800805e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008062:	e06e      	b.n	8008142 <UART_SetConfig+0x5a6>
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a75      	ldr	r2, [pc, #468]	@ (8008240 <UART_SetConfig+0x6a4>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d130      	bne.n	80080d0 <UART_SetConfig+0x534>
 800806e:	4b72      	ldr	r3, [pc, #456]	@ (8008238 <UART_SetConfig+0x69c>)
 8008070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008072:	f003 0307 	and.w	r3, r3, #7
 8008076:	2b05      	cmp	r3, #5
 8008078:	d826      	bhi.n	80080c8 <UART_SetConfig+0x52c>
 800807a:	a201      	add	r2, pc, #4	@ (adr r2, 8008080 <UART_SetConfig+0x4e4>)
 800807c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008080:	08008099 	.word	0x08008099
 8008084:	080080a1 	.word	0x080080a1
 8008088:	080080a9 	.word	0x080080a9
 800808c:	080080b1 	.word	0x080080b1
 8008090:	080080b9 	.word	0x080080b9
 8008094:	080080c1 	.word	0x080080c1
 8008098:	2300      	movs	r3, #0
 800809a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800809e:	e050      	b.n	8008142 <UART_SetConfig+0x5a6>
 80080a0:	2304      	movs	r3, #4
 80080a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080a6:	e04c      	b.n	8008142 <UART_SetConfig+0x5a6>
 80080a8:	2308      	movs	r3, #8
 80080aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080ae:	e048      	b.n	8008142 <UART_SetConfig+0x5a6>
 80080b0:	2310      	movs	r3, #16
 80080b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080b6:	e044      	b.n	8008142 <UART_SetConfig+0x5a6>
 80080b8:	2320      	movs	r3, #32
 80080ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080be:	e040      	b.n	8008142 <UART_SetConfig+0x5a6>
 80080c0:	2340      	movs	r3, #64	@ 0x40
 80080c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080c6:	e03c      	b.n	8008142 <UART_SetConfig+0x5a6>
 80080c8:	2380      	movs	r3, #128	@ 0x80
 80080ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080ce:	e038      	b.n	8008142 <UART_SetConfig+0x5a6>
 80080d0:	697b      	ldr	r3, [r7, #20]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a5b      	ldr	r2, [pc, #364]	@ (8008244 <UART_SetConfig+0x6a8>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d130      	bne.n	800813c <UART_SetConfig+0x5a0>
 80080da:	4b57      	ldr	r3, [pc, #348]	@ (8008238 <UART_SetConfig+0x69c>)
 80080dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080de:	f003 0307 	and.w	r3, r3, #7
 80080e2:	2b05      	cmp	r3, #5
 80080e4:	d826      	bhi.n	8008134 <UART_SetConfig+0x598>
 80080e6:	a201      	add	r2, pc, #4	@ (adr r2, 80080ec <UART_SetConfig+0x550>)
 80080e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080ec:	08008105 	.word	0x08008105
 80080f0:	0800810d 	.word	0x0800810d
 80080f4:	08008115 	.word	0x08008115
 80080f8:	0800811d 	.word	0x0800811d
 80080fc:	08008125 	.word	0x08008125
 8008100:	0800812d 	.word	0x0800812d
 8008104:	2302      	movs	r3, #2
 8008106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800810a:	e01a      	b.n	8008142 <UART_SetConfig+0x5a6>
 800810c:	2304      	movs	r3, #4
 800810e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008112:	e016      	b.n	8008142 <UART_SetConfig+0x5a6>
 8008114:	2308      	movs	r3, #8
 8008116:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800811a:	e012      	b.n	8008142 <UART_SetConfig+0x5a6>
 800811c:	2310      	movs	r3, #16
 800811e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008122:	e00e      	b.n	8008142 <UART_SetConfig+0x5a6>
 8008124:	2320      	movs	r3, #32
 8008126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800812a:	e00a      	b.n	8008142 <UART_SetConfig+0x5a6>
 800812c:	2340      	movs	r3, #64	@ 0x40
 800812e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008132:	e006      	b.n	8008142 <UART_SetConfig+0x5a6>
 8008134:	2380      	movs	r3, #128	@ 0x80
 8008136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800813a:	e002      	b.n	8008142 <UART_SetConfig+0x5a6>
 800813c:	2380      	movs	r3, #128	@ 0x80
 800813e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4a3f      	ldr	r2, [pc, #252]	@ (8008244 <UART_SetConfig+0x6a8>)
 8008148:	4293      	cmp	r3, r2
 800814a:	f040 80f8 	bne.w	800833e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800814e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008152:	2b20      	cmp	r3, #32
 8008154:	dc46      	bgt.n	80081e4 <UART_SetConfig+0x648>
 8008156:	2b02      	cmp	r3, #2
 8008158:	f2c0 8082 	blt.w	8008260 <UART_SetConfig+0x6c4>
 800815c:	3b02      	subs	r3, #2
 800815e:	2b1e      	cmp	r3, #30
 8008160:	d87e      	bhi.n	8008260 <UART_SetConfig+0x6c4>
 8008162:	a201      	add	r2, pc, #4	@ (adr r2, 8008168 <UART_SetConfig+0x5cc>)
 8008164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008168:	080081eb 	.word	0x080081eb
 800816c:	08008261 	.word	0x08008261
 8008170:	080081f3 	.word	0x080081f3
 8008174:	08008261 	.word	0x08008261
 8008178:	08008261 	.word	0x08008261
 800817c:	08008261 	.word	0x08008261
 8008180:	08008203 	.word	0x08008203
 8008184:	08008261 	.word	0x08008261
 8008188:	08008261 	.word	0x08008261
 800818c:	08008261 	.word	0x08008261
 8008190:	08008261 	.word	0x08008261
 8008194:	08008261 	.word	0x08008261
 8008198:	08008261 	.word	0x08008261
 800819c:	08008261 	.word	0x08008261
 80081a0:	08008213 	.word	0x08008213
 80081a4:	08008261 	.word	0x08008261
 80081a8:	08008261 	.word	0x08008261
 80081ac:	08008261 	.word	0x08008261
 80081b0:	08008261 	.word	0x08008261
 80081b4:	08008261 	.word	0x08008261
 80081b8:	08008261 	.word	0x08008261
 80081bc:	08008261 	.word	0x08008261
 80081c0:	08008261 	.word	0x08008261
 80081c4:	08008261 	.word	0x08008261
 80081c8:	08008261 	.word	0x08008261
 80081cc:	08008261 	.word	0x08008261
 80081d0:	08008261 	.word	0x08008261
 80081d4:	08008261 	.word	0x08008261
 80081d8:	08008261 	.word	0x08008261
 80081dc:	08008261 	.word	0x08008261
 80081e0:	08008253 	.word	0x08008253
 80081e4:	2b40      	cmp	r3, #64	@ 0x40
 80081e6:	d037      	beq.n	8008258 <UART_SetConfig+0x6bc>
 80081e8:	e03a      	b.n	8008260 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80081ea:	f7fd fa41 	bl	8005670 <HAL_RCCEx_GetD3PCLK1Freq>
 80081ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80081f0:	e03c      	b.n	800826c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80081f6:	4618      	mov	r0, r3
 80081f8:	f7fd fa50 	bl	800569c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80081fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008200:	e034      	b.n	800826c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008202:	f107 0318 	add.w	r3, r7, #24
 8008206:	4618      	mov	r0, r3
 8008208:	f7fd fb9c 	bl	8005944 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800820c:	69fb      	ldr	r3, [r7, #28]
 800820e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008210:	e02c      	b.n	800826c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008212:	4b09      	ldr	r3, [pc, #36]	@ (8008238 <UART_SetConfig+0x69c>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f003 0320 	and.w	r3, r3, #32
 800821a:	2b00      	cmp	r3, #0
 800821c:	d016      	beq.n	800824c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800821e:	4b06      	ldr	r3, [pc, #24]	@ (8008238 <UART_SetConfig+0x69c>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	08db      	lsrs	r3, r3, #3
 8008224:	f003 0303 	and.w	r3, r3, #3
 8008228:	4a07      	ldr	r2, [pc, #28]	@ (8008248 <UART_SetConfig+0x6ac>)
 800822a:	fa22 f303 	lsr.w	r3, r2, r3
 800822e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008230:	e01c      	b.n	800826c <UART_SetConfig+0x6d0>
 8008232:	bf00      	nop
 8008234:	40011400 	.word	0x40011400
 8008238:	58024400 	.word	0x58024400
 800823c:	40007800 	.word	0x40007800
 8008240:	40007c00 	.word	0x40007c00
 8008244:	58000c00 	.word	0x58000c00
 8008248:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800824c:	4b9d      	ldr	r3, [pc, #628]	@ (80084c4 <UART_SetConfig+0x928>)
 800824e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008250:	e00c      	b.n	800826c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008252:	4b9d      	ldr	r3, [pc, #628]	@ (80084c8 <UART_SetConfig+0x92c>)
 8008254:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008256:	e009      	b.n	800826c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008258:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800825c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800825e:	e005      	b.n	800826c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8008260:	2300      	movs	r3, #0
 8008262:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008264:	2301      	movs	r3, #1
 8008266:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800826a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800826c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800826e:	2b00      	cmp	r3, #0
 8008270:	f000 81de 	beq.w	8008630 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008274:	697b      	ldr	r3, [r7, #20]
 8008276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008278:	4a94      	ldr	r2, [pc, #592]	@ (80084cc <UART_SetConfig+0x930>)
 800827a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800827e:	461a      	mov	r2, r3
 8008280:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008282:	fbb3 f3f2 	udiv	r3, r3, r2
 8008286:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	685a      	ldr	r2, [r3, #4]
 800828c:	4613      	mov	r3, r2
 800828e:	005b      	lsls	r3, r3, #1
 8008290:	4413      	add	r3, r2
 8008292:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008294:	429a      	cmp	r2, r3
 8008296:	d305      	bcc.n	80082a4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800829e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d903      	bls.n	80082ac <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80082a4:	2301      	movs	r3, #1
 80082a6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80082aa:	e1c1      	b.n	8008630 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80082ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082ae:	2200      	movs	r2, #0
 80082b0:	60bb      	str	r3, [r7, #8]
 80082b2:	60fa      	str	r2, [r7, #12]
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082b8:	4a84      	ldr	r2, [pc, #528]	@ (80084cc <UART_SetConfig+0x930>)
 80082ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80082be:	b29b      	uxth	r3, r3
 80082c0:	2200      	movs	r2, #0
 80082c2:	603b      	str	r3, [r7, #0]
 80082c4:	607a      	str	r2, [r7, #4]
 80082c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80082ce:	f7f8 fa2b 	bl	8000728 <__aeabi_uldivmod>
 80082d2:	4602      	mov	r2, r0
 80082d4:	460b      	mov	r3, r1
 80082d6:	4610      	mov	r0, r2
 80082d8:	4619      	mov	r1, r3
 80082da:	f04f 0200 	mov.w	r2, #0
 80082de:	f04f 0300 	mov.w	r3, #0
 80082e2:	020b      	lsls	r3, r1, #8
 80082e4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80082e8:	0202      	lsls	r2, r0, #8
 80082ea:	6979      	ldr	r1, [r7, #20]
 80082ec:	6849      	ldr	r1, [r1, #4]
 80082ee:	0849      	lsrs	r1, r1, #1
 80082f0:	2000      	movs	r0, #0
 80082f2:	460c      	mov	r4, r1
 80082f4:	4605      	mov	r5, r0
 80082f6:	eb12 0804 	adds.w	r8, r2, r4
 80082fa:	eb43 0905 	adc.w	r9, r3, r5
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	2200      	movs	r2, #0
 8008304:	469a      	mov	sl, r3
 8008306:	4693      	mov	fp, r2
 8008308:	4652      	mov	r2, sl
 800830a:	465b      	mov	r3, fp
 800830c:	4640      	mov	r0, r8
 800830e:	4649      	mov	r1, r9
 8008310:	f7f8 fa0a 	bl	8000728 <__aeabi_uldivmod>
 8008314:	4602      	mov	r2, r0
 8008316:	460b      	mov	r3, r1
 8008318:	4613      	mov	r3, r2
 800831a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800831c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800831e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008322:	d308      	bcc.n	8008336 <UART_SetConfig+0x79a>
 8008324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008326:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800832a:	d204      	bcs.n	8008336 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008332:	60da      	str	r2, [r3, #12]
 8008334:	e17c      	b.n	8008630 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008336:	2301      	movs	r3, #1
 8008338:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800833c:	e178      	b.n	8008630 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	69db      	ldr	r3, [r3, #28]
 8008342:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008346:	f040 80c5 	bne.w	80084d4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800834a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800834e:	2b20      	cmp	r3, #32
 8008350:	dc48      	bgt.n	80083e4 <UART_SetConfig+0x848>
 8008352:	2b00      	cmp	r3, #0
 8008354:	db7b      	blt.n	800844e <UART_SetConfig+0x8b2>
 8008356:	2b20      	cmp	r3, #32
 8008358:	d879      	bhi.n	800844e <UART_SetConfig+0x8b2>
 800835a:	a201      	add	r2, pc, #4	@ (adr r2, 8008360 <UART_SetConfig+0x7c4>)
 800835c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008360:	080083eb 	.word	0x080083eb
 8008364:	080083f3 	.word	0x080083f3
 8008368:	0800844f 	.word	0x0800844f
 800836c:	0800844f 	.word	0x0800844f
 8008370:	080083fb 	.word	0x080083fb
 8008374:	0800844f 	.word	0x0800844f
 8008378:	0800844f 	.word	0x0800844f
 800837c:	0800844f 	.word	0x0800844f
 8008380:	0800840b 	.word	0x0800840b
 8008384:	0800844f 	.word	0x0800844f
 8008388:	0800844f 	.word	0x0800844f
 800838c:	0800844f 	.word	0x0800844f
 8008390:	0800844f 	.word	0x0800844f
 8008394:	0800844f 	.word	0x0800844f
 8008398:	0800844f 	.word	0x0800844f
 800839c:	0800844f 	.word	0x0800844f
 80083a0:	0800841b 	.word	0x0800841b
 80083a4:	0800844f 	.word	0x0800844f
 80083a8:	0800844f 	.word	0x0800844f
 80083ac:	0800844f 	.word	0x0800844f
 80083b0:	0800844f 	.word	0x0800844f
 80083b4:	0800844f 	.word	0x0800844f
 80083b8:	0800844f 	.word	0x0800844f
 80083bc:	0800844f 	.word	0x0800844f
 80083c0:	0800844f 	.word	0x0800844f
 80083c4:	0800844f 	.word	0x0800844f
 80083c8:	0800844f 	.word	0x0800844f
 80083cc:	0800844f 	.word	0x0800844f
 80083d0:	0800844f 	.word	0x0800844f
 80083d4:	0800844f 	.word	0x0800844f
 80083d8:	0800844f 	.word	0x0800844f
 80083dc:	0800844f 	.word	0x0800844f
 80083e0:	08008441 	.word	0x08008441
 80083e4:	2b40      	cmp	r3, #64	@ 0x40
 80083e6:	d02e      	beq.n	8008446 <UART_SetConfig+0x8aa>
 80083e8:	e031      	b.n	800844e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80083ea:	f7fb fec9 	bl	8004180 <HAL_RCC_GetPCLK1Freq>
 80083ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80083f0:	e033      	b.n	800845a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80083f2:	f7fb fedb 	bl	80041ac <HAL_RCC_GetPCLK2Freq>
 80083f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80083f8:	e02f      	b.n	800845a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80083fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80083fe:	4618      	mov	r0, r3
 8008400:	f7fd f94c 	bl	800569c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008406:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008408:	e027      	b.n	800845a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800840a:	f107 0318 	add.w	r3, r7, #24
 800840e:	4618      	mov	r0, r3
 8008410:	f7fd fa98 	bl	8005944 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008414:	69fb      	ldr	r3, [r7, #28]
 8008416:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008418:	e01f      	b.n	800845a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800841a:	4b2d      	ldr	r3, [pc, #180]	@ (80084d0 <UART_SetConfig+0x934>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f003 0320 	and.w	r3, r3, #32
 8008422:	2b00      	cmp	r3, #0
 8008424:	d009      	beq.n	800843a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008426:	4b2a      	ldr	r3, [pc, #168]	@ (80084d0 <UART_SetConfig+0x934>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	08db      	lsrs	r3, r3, #3
 800842c:	f003 0303 	and.w	r3, r3, #3
 8008430:	4a24      	ldr	r2, [pc, #144]	@ (80084c4 <UART_SetConfig+0x928>)
 8008432:	fa22 f303 	lsr.w	r3, r2, r3
 8008436:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008438:	e00f      	b.n	800845a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800843a:	4b22      	ldr	r3, [pc, #136]	@ (80084c4 <UART_SetConfig+0x928>)
 800843c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800843e:	e00c      	b.n	800845a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008440:	4b21      	ldr	r3, [pc, #132]	@ (80084c8 <UART_SetConfig+0x92c>)
 8008442:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008444:	e009      	b.n	800845a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008446:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800844a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800844c:	e005      	b.n	800845a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800844e:	2300      	movs	r3, #0
 8008450:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008452:	2301      	movs	r3, #1
 8008454:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008458:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800845a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800845c:	2b00      	cmp	r3, #0
 800845e:	f000 80e7 	beq.w	8008630 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008466:	4a19      	ldr	r2, [pc, #100]	@ (80084cc <UART_SetConfig+0x930>)
 8008468:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800846c:	461a      	mov	r2, r3
 800846e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008470:	fbb3 f3f2 	udiv	r3, r3, r2
 8008474:	005a      	lsls	r2, r3, #1
 8008476:	697b      	ldr	r3, [r7, #20]
 8008478:	685b      	ldr	r3, [r3, #4]
 800847a:	085b      	lsrs	r3, r3, #1
 800847c:	441a      	add	r2, r3
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	685b      	ldr	r3, [r3, #4]
 8008482:	fbb2 f3f3 	udiv	r3, r2, r3
 8008486:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800848a:	2b0f      	cmp	r3, #15
 800848c:	d916      	bls.n	80084bc <UART_SetConfig+0x920>
 800848e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008490:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008494:	d212      	bcs.n	80084bc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008498:	b29b      	uxth	r3, r3
 800849a:	f023 030f 	bic.w	r3, r3, #15
 800849e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80084a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084a2:	085b      	lsrs	r3, r3, #1
 80084a4:	b29b      	uxth	r3, r3
 80084a6:	f003 0307 	and.w	r3, r3, #7
 80084aa:	b29a      	uxth	r2, r3
 80084ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80084ae:	4313      	orrs	r3, r2
 80084b0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80084b2:	697b      	ldr	r3, [r7, #20]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80084b8:	60da      	str	r2, [r3, #12]
 80084ba:	e0b9      	b.n	8008630 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80084bc:	2301      	movs	r3, #1
 80084be:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80084c2:	e0b5      	b.n	8008630 <UART_SetConfig+0xa94>
 80084c4:	03d09000 	.word	0x03d09000
 80084c8:	003d0900 	.word	0x003d0900
 80084cc:	080110d4 	.word	0x080110d4
 80084d0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80084d4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80084d8:	2b20      	cmp	r3, #32
 80084da:	dc49      	bgt.n	8008570 <UART_SetConfig+0x9d4>
 80084dc:	2b00      	cmp	r3, #0
 80084de:	db7c      	blt.n	80085da <UART_SetConfig+0xa3e>
 80084e0:	2b20      	cmp	r3, #32
 80084e2:	d87a      	bhi.n	80085da <UART_SetConfig+0xa3e>
 80084e4:	a201      	add	r2, pc, #4	@ (adr r2, 80084ec <UART_SetConfig+0x950>)
 80084e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084ea:	bf00      	nop
 80084ec:	08008577 	.word	0x08008577
 80084f0:	0800857f 	.word	0x0800857f
 80084f4:	080085db 	.word	0x080085db
 80084f8:	080085db 	.word	0x080085db
 80084fc:	08008587 	.word	0x08008587
 8008500:	080085db 	.word	0x080085db
 8008504:	080085db 	.word	0x080085db
 8008508:	080085db 	.word	0x080085db
 800850c:	08008597 	.word	0x08008597
 8008510:	080085db 	.word	0x080085db
 8008514:	080085db 	.word	0x080085db
 8008518:	080085db 	.word	0x080085db
 800851c:	080085db 	.word	0x080085db
 8008520:	080085db 	.word	0x080085db
 8008524:	080085db 	.word	0x080085db
 8008528:	080085db 	.word	0x080085db
 800852c:	080085a7 	.word	0x080085a7
 8008530:	080085db 	.word	0x080085db
 8008534:	080085db 	.word	0x080085db
 8008538:	080085db 	.word	0x080085db
 800853c:	080085db 	.word	0x080085db
 8008540:	080085db 	.word	0x080085db
 8008544:	080085db 	.word	0x080085db
 8008548:	080085db 	.word	0x080085db
 800854c:	080085db 	.word	0x080085db
 8008550:	080085db 	.word	0x080085db
 8008554:	080085db 	.word	0x080085db
 8008558:	080085db 	.word	0x080085db
 800855c:	080085db 	.word	0x080085db
 8008560:	080085db 	.word	0x080085db
 8008564:	080085db 	.word	0x080085db
 8008568:	080085db 	.word	0x080085db
 800856c:	080085cd 	.word	0x080085cd
 8008570:	2b40      	cmp	r3, #64	@ 0x40
 8008572:	d02e      	beq.n	80085d2 <UART_SetConfig+0xa36>
 8008574:	e031      	b.n	80085da <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008576:	f7fb fe03 	bl	8004180 <HAL_RCC_GetPCLK1Freq>
 800857a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800857c:	e033      	b.n	80085e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800857e:	f7fb fe15 	bl	80041ac <HAL_RCC_GetPCLK2Freq>
 8008582:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008584:	e02f      	b.n	80085e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008586:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800858a:	4618      	mov	r0, r3
 800858c:	f7fd f886 	bl	800569c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008592:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008594:	e027      	b.n	80085e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008596:	f107 0318 	add.w	r3, r7, #24
 800859a:	4618      	mov	r0, r3
 800859c:	f7fd f9d2 	bl	8005944 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80085a0:	69fb      	ldr	r3, [r7, #28]
 80085a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085a4:	e01f      	b.n	80085e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80085a6:	4b2d      	ldr	r3, [pc, #180]	@ (800865c <UART_SetConfig+0xac0>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f003 0320 	and.w	r3, r3, #32
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d009      	beq.n	80085c6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80085b2:	4b2a      	ldr	r3, [pc, #168]	@ (800865c <UART_SetConfig+0xac0>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	08db      	lsrs	r3, r3, #3
 80085b8:	f003 0303 	and.w	r3, r3, #3
 80085bc:	4a28      	ldr	r2, [pc, #160]	@ (8008660 <UART_SetConfig+0xac4>)
 80085be:	fa22 f303 	lsr.w	r3, r2, r3
 80085c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80085c4:	e00f      	b.n	80085e6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80085c6:	4b26      	ldr	r3, [pc, #152]	@ (8008660 <UART_SetConfig+0xac4>)
 80085c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085ca:	e00c      	b.n	80085e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80085cc:	4b25      	ldr	r3, [pc, #148]	@ (8008664 <UART_SetConfig+0xac8>)
 80085ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085d0:	e009      	b.n	80085e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80085d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80085d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085d8:	e005      	b.n	80085e6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80085da:	2300      	movs	r3, #0
 80085dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80085de:	2301      	movs	r3, #1
 80085e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80085e4:	bf00      	nop
    }

    if (pclk != 0U)
 80085e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d021      	beq.n	8008630 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80085ec:	697b      	ldr	r3, [r7, #20]
 80085ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085f0:	4a1d      	ldr	r2, [pc, #116]	@ (8008668 <UART_SetConfig+0xacc>)
 80085f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80085f6:	461a      	mov	r2, r3
 80085f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	085b      	lsrs	r3, r3, #1
 8008604:	441a      	add	r2, r3
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	685b      	ldr	r3, [r3, #4]
 800860a:	fbb2 f3f3 	udiv	r3, r2, r3
 800860e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008612:	2b0f      	cmp	r3, #15
 8008614:	d909      	bls.n	800862a <UART_SetConfig+0xa8e>
 8008616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008618:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800861c:	d205      	bcs.n	800862a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800861e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008620:	b29a      	uxth	r2, r3
 8008622:	697b      	ldr	r3, [r7, #20]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	60da      	str	r2, [r3, #12]
 8008628:	e002      	b.n	8008630 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800862a:	2301      	movs	r3, #1
 800862c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008630:	697b      	ldr	r3, [r7, #20]
 8008632:	2201      	movs	r2, #1
 8008634:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	2201      	movs	r2, #1
 800863c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	2200      	movs	r2, #0
 8008644:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008646:	697b      	ldr	r3, [r7, #20]
 8008648:	2200      	movs	r2, #0
 800864a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800864c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008650:	4618      	mov	r0, r3
 8008652:	3748      	adds	r7, #72	@ 0x48
 8008654:	46bd      	mov	sp, r7
 8008656:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800865a:	bf00      	nop
 800865c:	58024400 	.word	0x58024400
 8008660:	03d09000 	.word	0x03d09000
 8008664:	003d0900 	.word	0x003d0900
 8008668:	080110d4 	.word	0x080110d4

0800866c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800866c:	b480      	push	{r7}
 800866e:	b083      	sub	sp, #12
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008678:	f003 0308 	and.w	r3, r3, #8
 800867c:	2b00      	cmp	r3, #0
 800867e:	d00a      	beq.n	8008696 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	685b      	ldr	r3, [r3, #4]
 8008686:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	430a      	orrs	r2, r1
 8008694:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800869a:	f003 0301 	and.w	r3, r3, #1
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d00a      	beq.n	80086b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	430a      	orrs	r2, r1
 80086b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086bc:	f003 0302 	and.w	r3, r3, #2
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d00a      	beq.n	80086da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	685b      	ldr	r3, [r3, #4]
 80086ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	430a      	orrs	r2, r1
 80086d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086de:	f003 0304 	and.w	r3, r3, #4
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d00a      	beq.n	80086fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	685b      	ldr	r3, [r3, #4]
 80086ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	430a      	orrs	r2, r1
 80086fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008700:	f003 0310 	and.w	r3, r3, #16
 8008704:	2b00      	cmp	r3, #0
 8008706:	d00a      	beq.n	800871e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	689b      	ldr	r3, [r3, #8]
 800870e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	430a      	orrs	r2, r1
 800871c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008722:	f003 0320 	and.w	r3, r3, #32
 8008726:	2b00      	cmp	r3, #0
 8008728:	d00a      	beq.n	8008740 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	689b      	ldr	r3, [r3, #8]
 8008730:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	430a      	orrs	r2, r1
 800873e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008744:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008748:	2b00      	cmp	r3, #0
 800874a:	d01a      	beq.n	8008782 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	685b      	ldr	r3, [r3, #4]
 8008752:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	430a      	orrs	r2, r1
 8008760:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008766:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800876a:	d10a      	bne.n	8008782 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	685b      	ldr	r3, [r3, #4]
 8008772:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	430a      	orrs	r2, r1
 8008780:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008786:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800878a:	2b00      	cmp	r3, #0
 800878c:	d00a      	beq.n	80087a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	430a      	orrs	r2, r1
 80087a2:	605a      	str	r2, [r3, #4]
  }
}
 80087a4:	bf00      	nop
 80087a6:	370c      	adds	r7, #12
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr

080087b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b098      	sub	sp, #96	@ 0x60
 80087b4:	af02      	add	r7, sp, #8
 80087b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2200      	movs	r2, #0
 80087bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80087c0:	f7f9 fc4c 	bl	800205c <HAL_GetTick>
 80087c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f003 0308 	and.w	r3, r3, #8
 80087d0:	2b08      	cmp	r3, #8
 80087d2:	d12f      	bne.n	8008834 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80087d8:	9300      	str	r3, [sp, #0]
 80087da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80087dc:	2200      	movs	r2, #0
 80087de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80087e2:	6878      	ldr	r0, [r7, #4]
 80087e4:	f000 f88e 	bl	8008904 <UART_WaitOnFlagUntilTimeout>
 80087e8:	4603      	mov	r3, r0
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d022      	beq.n	8008834 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087f6:	e853 3f00 	ldrex	r3, [r3]
 80087fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80087fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008802:	653b      	str	r3, [r7, #80]	@ 0x50
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	461a      	mov	r2, r3
 800880a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800880c:	647b      	str	r3, [r7, #68]	@ 0x44
 800880e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008810:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008812:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008814:	e841 2300 	strex	r3, r2, [r1]
 8008818:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800881a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800881c:	2b00      	cmp	r3, #0
 800881e:	d1e6      	bne.n	80087ee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2220      	movs	r2, #32
 8008824:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2200      	movs	r2, #0
 800882c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008830:	2303      	movs	r3, #3
 8008832:	e063      	b.n	80088fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f003 0304 	and.w	r3, r3, #4
 800883e:	2b04      	cmp	r3, #4
 8008840:	d149      	bne.n	80088d6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008842:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008846:	9300      	str	r3, [sp, #0]
 8008848:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800884a:	2200      	movs	r2, #0
 800884c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f000 f857 	bl	8008904 <UART_WaitOnFlagUntilTimeout>
 8008856:	4603      	mov	r3, r0
 8008858:	2b00      	cmp	r3, #0
 800885a:	d03c      	beq.n	80088d6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008864:	e853 3f00 	ldrex	r3, [r3]
 8008868:	623b      	str	r3, [r7, #32]
   return(result);
 800886a:	6a3b      	ldr	r3, [r7, #32]
 800886c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008870:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	461a      	mov	r2, r3
 8008878:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800887a:	633b      	str	r3, [r7, #48]	@ 0x30
 800887c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800887e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008880:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008882:	e841 2300 	strex	r3, r2, [r1]
 8008886:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800888a:	2b00      	cmp	r3, #0
 800888c:	d1e6      	bne.n	800885c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	3308      	adds	r3, #8
 8008894:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008896:	693b      	ldr	r3, [r7, #16]
 8008898:	e853 3f00 	ldrex	r3, [r3]
 800889c:	60fb      	str	r3, [r7, #12]
   return(result);
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	f023 0301 	bic.w	r3, r3, #1
 80088a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	3308      	adds	r3, #8
 80088ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80088ae:	61fa      	str	r2, [r7, #28]
 80088b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b2:	69b9      	ldr	r1, [r7, #24]
 80088b4:	69fa      	ldr	r2, [r7, #28]
 80088b6:	e841 2300 	strex	r3, r2, [r1]
 80088ba:	617b      	str	r3, [r7, #20]
   return(result);
 80088bc:	697b      	ldr	r3, [r7, #20]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d1e5      	bne.n	800888e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2220      	movs	r2, #32
 80088c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2200      	movs	r2, #0
 80088ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80088d2:	2303      	movs	r3, #3
 80088d4:	e012      	b.n	80088fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2220      	movs	r2, #32
 80088da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2220      	movs	r2, #32
 80088e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2200      	movs	r2, #0
 80088ea:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2200      	movs	r2, #0
 80088f0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2200      	movs	r2, #0
 80088f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80088fa:	2300      	movs	r3, #0
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3758      	adds	r7, #88	@ 0x58
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}

08008904 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b084      	sub	sp, #16
 8008908:	af00      	add	r7, sp, #0
 800890a:	60f8      	str	r0, [r7, #12]
 800890c:	60b9      	str	r1, [r7, #8]
 800890e:	603b      	str	r3, [r7, #0]
 8008910:	4613      	mov	r3, r2
 8008912:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008914:	e04f      	b.n	80089b6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008916:	69bb      	ldr	r3, [r7, #24]
 8008918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800891c:	d04b      	beq.n	80089b6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800891e:	f7f9 fb9d 	bl	800205c <HAL_GetTick>
 8008922:	4602      	mov	r2, r0
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	1ad3      	subs	r3, r2, r3
 8008928:	69ba      	ldr	r2, [r7, #24]
 800892a:	429a      	cmp	r2, r3
 800892c:	d302      	bcc.n	8008934 <UART_WaitOnFlagUntilTimeout+0x30>
 800892e:	69bb      	ldr	r3, [r7, #24]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d101      	bne.n	8008938 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008934:	2303      	movs	r3, #3
 8008936:	e04e      	b.n	80089d6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f003 0304 	and.w	r3, r3, #4
 8008942:	2b00      	cmp	r3, #0
 8008944:	d037      	beq.n	80089b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	2b80      	cmp	r3, #128	@ 0x80
 800894a:	d034      	beq.n	80089b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	2b40      	cmp	r3, #64	@ 0x40
 8008950:	d031      	beq.n	80089b6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	69db      	ldr	r3, [r3, #28]
 8008958:	f003 0308 	and.w	r3, r3, #8
 800895c:	2b08      	cmp	r3, #8
 800895e:	d110      	bne.n	8008982 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	2208      	movs	r2, #8
 8008966:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008968:	68f8      	ldr	r0, [r7, #12]
 800896a:	f000 f95b 	bl	8008c24 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	2208      	movs	r2, #8
 8008972:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	2200      	movs	r2, #0
 800897a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800897e:	2301      	movs	r3, #1
 8008980:	e029      	b.n	80089d6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	69db      	ldr	r3, [r3, #28]
 8008988:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800898c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008990:	d111      	bne.n	80089b6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800899a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800899c:	68f8      	ldr	r0, [r7, #12]
 800899e:	f000 f941 	bl	8008c24 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	2220      	movs	r2, #32
 80089a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	2200      	movs	r2, #0
 80089ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80089b2:	2303      	movs	r3, #3
 80089b4:	e00f      	b.n	80089d6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	69da      	ldr	r2, [r3, #28]
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	4013      	ands	r3, r2
 80089c0:	68ba      	ldr	r2, [r7, #8]
 80089c2:	429a      	cmp	r2, r3
 80089c4:	bf0c      	ite	eq
 80089c6:	2301      	moveq	r3, #1
 80089c8:	2300      	movne	r3, #0
 80089ca:	b2db      	uxtb	r3, r3
 80089cc:	461a      	mov	r2, r3
 80089ce:	79fb      	ldrb	r3, [r7, #7]
 80089d0:	429a      	cmp	r2, r3
 80089d2:	d0a0      	beq.n	8008916 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80089d4:	2300      	movs	r3, #0
}
 80089d6:	4618      	mov	r0, r3
 80089d8:	3710      	adds	r7, #16
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}
	...

080089e0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b0a3      	sub	sp, #140	@ 0x8c
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	60f8      	str	r0, [r7, #12]
 80089e8:	60b9      	str	r1, [r7, #8]
 80089ea:	4613      	mov	r3, r2
 80089ec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	68ba      	ldr	r2, [r7, #8]
 80089f2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	88fa      	ldrh	r2, [r7, #6]
 80089f8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	88fa      	ldrh	r2, [r7, #6]
 8008a00:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	2200      	movs	r2, #0
 8008a08:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	689b      	ldr	r3, [r3, #8]
 8008a0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a12:	d10e      	bne.n	8008a32 <UART_Start_Receive_IT+0x52>
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	691b      	ldr	r3, [r3, #16]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d105      	bne.n	8008a28 <UART_Start_Receive_IT+0x48>
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008a22:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a26:	e02d      	b.n	8008a84 <UART_Start_Receive_IT+0xa4>
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	22ff      	movs	r2, #255	@ 0xff
 8008a2c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a30:	e028      	b.n	8008a84 <UART_Start_Receive_IT+0xa4>
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	689b      	ldr	r3, [r3, #8]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d10d      	bne.n	8008a56 <UART_Start_Receive_IT+0x76>
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	691b      	ldr	r3, [r3, #16]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d104      	bne.n	8008a4c <UART_Start_Receive_IT+0x6c>
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	22ff      	movs	r2, #255	@ 0xff
 8008a46:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a4a:	e01b      	b.n	8008a84 <UART_Start_Receive_IT+0xa4>
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	227f      	movs	r2, #127	@ 0x7f
 8008a50:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a54:	e016      	b.n	8008a84 <UART_Start_Receive_IT+0xa4>
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	689b      	ldr	r3, [r3, #8]
 8008a5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a5e:	d10d      	bne.n	8008a7c <UART_Start_Receive_IT+0x9c>
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	691b      	ldr	r3, [r3, #16]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d104      	bne.n	8008a72 <UART_Start_Receive_IT+0x92>
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	227f      	movs	r2, #127	@ 0x7f
 8008a6c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a70:	e008      	b.n	8008a84 <UART_Start_Receive_IT+0xa4>
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	223f      	movs	r2, #63	@ 0x3f
 8008a76:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a7a:	e003      	b.n	8008a84 <UART_Start_Receive_IT+0xa4>
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	2200      	movs	r2, #0
 8008a88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2222      	movs	r2, #34	@ 0x22
 8008a90:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	3308      	adds	r3, #8
 8008a9a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a9e:	e853 3f00 	ldrex	r3, [r3]
 8008aa2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008aa4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008aa6:	f043 0301 	orr.w	r3, r3, #1
 8008aaa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	3308      	adds	r3, #8
 8008ab4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008ab8:	673a      	str	r2, [r7, #112]	@ 0x70
 8008aba:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008abc:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008abe:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008ac0:	e841 2300 	strex	r3, r2, [r1]
 8008ac4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008ac6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d1e3      	bne.n	8008a94 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ad0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ad4:	d14f      	bne.n	8008b76 <UART_Start_Receive_IT+0x196>
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008adc:	88fa      	ldrh	r2, [r7, #6]
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	d349      	bcc.n	8008b76 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	689b      	ldr	r3, [r3, #8]
 8008ae6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008aea:	d107      	bne.n	8008afc <UART_Start_Receive_IT+0x11c>
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	691b      	ldr	r3, [r3, #16]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d103      	bne.n	8008afc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	4a47      	ldr	r2, [pc, #284]	@ (8008c14 <UART_Start_Receive_IT+0x234>)
 8008af8:	675a      	str	r2, [r3, #116]	@ 0x74
 8008afa:	e002      	b.n	8008b02 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	4a46      	ldr	r2, [pc, #280]	@ (8008c18 <UART_Start_Receive_IT+0x238>)
 8008b00:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	691b      	ldr	r3, [r3, #16]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d01a      	beq.n	8008b40 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b12:	e853 3f00 	ldrex	r3, [r3]
 8008b16:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008b18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b1e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	461a      	mov	r2, r3
 8008b28:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008b2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b2e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b30:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008b32:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008b34:	e841 2300 	strex	r3, r2, [r1]
 8008b38:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008b3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d1e4      	bne.n	8008b0a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	3308      	adds	r3, #8
 8008b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b4a:	e853 3f00 	ldrex	r3, [r3]
 8008b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b56:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	3308      	adds	r3, #8
 8008b5e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008b60:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008b62:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b64:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008b66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b68:	e841 2300 	strex	r3, r2, [r1]
 8008b6c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008b6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d1e5      	bne.n	8008b40 <UART_Start_Receive_IT+0x160>
 8008b74:	e046      	b.n	8008c04 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	689b      	ldr	r3, [r3, #8]
 8008b7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b7e:	d107      	bne.n	8008b90 <UART_Start_Receive_IT+0x1b0>
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	691b      	ldr	r3, [r3, #16]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d103      	bne.n	8008b90 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	4a24      	ldr	r2, [pc, #144]	@ (8008c1c <UART_Start_Receive_IT+0x23c>)
 8008b8c:	675a      	str	r2, [r3, #116]	@ 0x74
 8008b8e:	e002      	b.n	8008b96 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	4a23      	ldr	r2, [pc, #140]	@ (8008c20 <UART_Start_Receive_IT+0x240>)
 8008b94:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	691b      	ldr	r3, [r3, #16]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d019      	beq.n	8008bd2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ba6:	e853 3f00 	ldrex	r3, [r3]
 8008baa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bae:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008bb2:	677b      	str	r3, [r7, #116]	@ 0x74
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	461a      	mov	r2, r3
 8008bba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008bbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bbe:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008bc2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008bc4:	e841 2300 	strex	r3, r2, [r1]
 8008bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d1e6      	bne.n	8008b9e <UART_Start_Receive_IT+0x1be>
 8008bd0:	e018      	b.n	8008c04 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	e853 3f00 	ldrex	r3, [r3]
 8008bde:	613b      	str	r3, [r7, #16]
   return(result);
 8008be0:	693b      	ldr	r3, [r7, #16]
 8008be2:	f043 0320 	orr.w	r3, r3, #32
 8008be6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	461a      	mov	r2, r3
 8008bee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008bf0:	623b      	str	r3, [r7, #32]
 8008bf2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bf4:	69f9      	ldr	r1, [r7, #28]
 8008bf6:	6a3a      	ldr	r2, [r7, #32]
 8008bf8:	e841 2300 	strex	r3, r2, [r1]
 8008bfc:	61bb      	str	r3, [r7, #24]
   return(result);
 8008bfe:	69bb      	ldr	r3, [r7, #24]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d1e6      	bne.n	8008bd2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8008c04:	2300      	movs	r3, #0
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	378c      	adds	r7, #140	@ 0x8c
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c10:	4770      	bx	lr
 8008c12:	bf00      	nop
 8008c14:	080097a9 	.word	0x080097a9
 8008c18:	08009439 	.word	0x08009439
 8008c1c:	08009279 	.word	0x08009279
 8008c20:	080090b9 	.word	0x080090b9

08008c24 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c24:	b480      	push	{r7}
 8008c26:	b095      	sub	sp, #84	@ 0x54
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c34:	e853 3f00 	ldrex	r3, [r3]
 8008c38:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	461a      	mov	r2, r3
 8008c48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c4a:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c4c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c4e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008c50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008c52:	e841 2300 	strex	r3, r2, [r1]
 8008c56:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d1e6      	bne.n	8008c2c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	3308      	adds	r3, #8
 8008c64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c66:	6a3b      	ldr	r3, [r7, #32]
 8008c68:	e853 3f00 	ldrex	r3, [r3]
 8008c6c:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c6e:	69fa      	ldr	r2, [r7, #28]
 8008c70:	4b1e      	ldr	r3, [pc, #120]	@ (8008cec <UART_EndRxTransfer+0xc8>)
 8008c72:	4013      	ands	r3, r2
 8008c74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	3308      	adds	r3, #8
 8008c7c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008c7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008c80:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c86:	e841 2300 	strex	r3, r2, [r1]
 8008c8a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d1e5      	bne.n	8008c5e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c96:	2b01      	cmp	r3, #1
 8008c98:	d118      	bne.n	8008ccc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	e853 3f00 	ldrex	r3, [r3]
 8008ca6:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	f023 0310 	bic.w	r3, r3, #16
 8008cae:	647b      	str	r3, [r7, #68]	@ 0x44
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	461a      	mov	r2, r3
 8008cb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008cb8:	61bb      	str	r3, [r7, #24]
 8008cba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cbc:	6979      	ldr	r1, [r7, #20]
 8008cbe:	69ba      	ldr	r2, [r7, #24]
 8008cc0:	e841 2300 	strex	r3, r2, [r1]
 8008cc4:	613b      	str	r3, [r7, #16]
   return(result);
 8008cc6:	693b      	ldr	r3, [r7, #16]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d1e6      	bne.n	8008c9a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2220      	movs	r2, #32
 8008cd0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008ce0:	bf00      	nop
 8008ce2:	3754      	adds	r7, #84	@ 0x54
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cea:	4770      	bx	lr
 8008cec:	effffffe 	.word	0xeffffffe

08008cf0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b084      	sub	sp, #16
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cfc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	2200      	movs	r2, #0
 8008d02:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008d0c:	68f8      	ldr	r0, [r7, #12]
 8008d0e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d10:	bf00      	nop
 8008d12:	3710      	adds	r7, #16
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}

08008d18 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b08f      	sub	sp, #60	@ 0x3c
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d26:	2b21      	cmp	r3, #33	@ 0x21
 8008d28:	d14c      	bne.n	8008dc4 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008d30:	b29b      	uxth	r3, r3
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d132      	bne.n	8008d9c <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d3c:	6a3b      	ldr	r3, [r7, #32]
 8008d3e:	e853 3f00 	ldrex	r3, [r3]
 8008d42:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d44:	69fb      	ldr	r3, [r7, #28]
 8008d46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	461a      	mov	r2, r3
 8008d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d56:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d5c:	e841 2300 	strex	r3, r2, [r1]
 8008d60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d1e6      	bne.n	8008d36 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	e853 3f00 	ldrex	r3, [r3]
 8008d74:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	461a      	mov	r2, r3
 8008d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d86:	61bb      	str	r3, [r7, #24]
 8008d88:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d8a:	6979      	ldr	r1, [r7, #20]
 8008d8c:	69ba      	ldr	r2, [r7, #24]
 8008d8e:	e841 2300 	strex	r3, r2, [r1]
 8008d92:	613b      	str	r3, [r7, #16]
   return(result);
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d1e6      	bne.n	8008d68 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008d9a:	e013      	b.n	8008dc4 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008da0:	781a      	ldrb	r2, [r3, #0]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008dac:	1c5a      	adds	r2, r3, #1
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	3b01      	subs	r3, #1
 8008dbc:	b29a      	uxth	r2, r3
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8008dc4:	bf00      	nop
 8008dc6:	373c      	adds	r7, #60	@ 0x3c
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dce:	4770      	bx	lr

08008dd0 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b091      	sub	sp, #68	@ 0x44
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008dde:	2b21      	cmp	r3, #33	@ 0x21
 8008de0:	d151      	bne.n	8008e86 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d132      	bne.n	8008e54 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008df6:	e853 3f00 	ldrex	r3, [r3]
 8008dfa:	623b      	str	r3, [r7, #32]
   return(result);
 8008dfc:	6a3b      	ldr	r3, [r7, #32]
 8008dfe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008e02:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	461a      	mov	r2, r3
 8008e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8008e0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e10:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e14:	e841 2300 	strex	r3, r2, [r1]
 8008e18:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d1e6      	bne.n	8008dee <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e26:	693b      	ldr	r3, [r7, #16]
 8008e28:	e853 3f00 	ldrex	r3, [r3]
 8008e2c:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e34:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	461a      	mov	r2, r3
 8008e3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e3e:	61fb      	str	r3, [r7, #28]
 8008e40:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e42:	69b9      	ldr	r1, [r7, #24]
 8008e44:	69fa      	ldr	r2, [r7, #28]
 8008e46:	e841 2300 	strex	r3, r2, [r1]
 8008e4a:	617b      	str	r3, [r7, #20]
   return(result);
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d1e6      	bne.n	8008e20 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008e52:	e018      	b.n	8008e86 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e58:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008e5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e5c:	881b      	ldrh	r3, [r3, #0]
 8008e5e:	461a      	mov	r2, r3
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e68:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e6e:	1c9a      	adds	r2, r3, #2
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008e7a:	b29b      	uxth	r3, r3
 8008e7c:	3b01      	subs	r3, #1
 8008e7e:	b29a      	uxth	r2, r3
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8008e86:	bf00      	nop
 8008e88:	3744      	adds	r7, #68	@ 0x44
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr

08008e92 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008e92:	b480      	push	{r7}
 8008e94:	b091      	sub	sp, #68	@ 0x44
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ea0:	2b21      	cmp	r3, #33	@ 0x21
 8008ea2:	d160      	bne.n	8008f66 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008eaa:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008eac:	e057      	b.n	8008f5e <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008eb4:	b29b      	uxth	r3, r3
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d133      	bne.n	8008f22 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	3308      	adds	r3, #8
 8008ec0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ec4:	e853 3f00 	ldrex	r3, [r3]
 8008ec8:	623b      	str	r3, [r7, #32]
   return(result);
 8008eca:	6a3b      	ldr	r3, [r7, #32]
 8008ecc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008ed0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	3308      	adds	r3, #8
 8008ed8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008eda:	633a      	str	r2, [r7, #48]	@ 0x30
 8008edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ede:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ee0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ee2:	e841 2300 	strex	r3, r2, [r1]
 8008ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d1e5      	bne.n	8008eba <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	e853 3f00 	ldrex	r3, [r3]
 8008efa:	60fb      	str	r3, [r7, #12]
   return(result);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f02:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	461a      	mov	r2, r3
 8008f0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f0c:	61fb      	str	r3, [r7, #28]
 8008f0e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f10:	69b9      	ldr	r1, [r7, #24]
 8008f12:	69fa      	ldr	r2, [r7, #28]
 8008f14:	e841 2300 	strex	r3, r2, [r1]
 8008f18:	617b      	str	r3, [r7, #20]
   return(result);
 8008f1a:	697b      	ldr	r3, [r7, #20]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d1e6      	bne.n	8008eee <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8008f20:	e021      	b.n	8008f66 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	69db      	ldr	r3, [r3, #28]
 8008f28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d013      	beq.n	8008f58 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f34:	781a      	ldrb	r2, [r3, #0]
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f40:	1c5a      	adds	r2, r3, #1
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008f4c:	b29b      	uxth	r3, r3
 8008f4e:	3b01      	subs	r3, #1
 8008f50:	b29a      	uxth	r2, r3
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008f58:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008f5a:	3b01      	subs	r3, #1
 8008f5c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008f5e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d1a4      	bne.n	8008eae <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8008f64:	e7ff      	b.n	8008f66 <UART_TxISR_8BIT_FIFOEN+0xd4>
 8008f66:	bf00      	nop
 8008f68:	3744      	adds	r7, #68	@ 0x44
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f70:	4770      	bx	lr

08008f72 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008f72:	b480      	push	{r7}
 8008f74:	b091      	sub	sp, #68	@ 0x44
 8008f76:	af00      	add	r7, sp, #0
 8008f78:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f80:	2b21      	cmp	r3, #33	@ 0x21
 8008f82:	d165      	bne.n	8009050 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008f8a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008f8c:	e05c      	b.n	8009048 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008f94:	b29b      	uxth	r3, r3
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d133      	bne.n	8009002 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	3308      	adds	r3, #8
 8008fa0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fa2:	6a3b      	ldr	r3, [r7, #32]
 8008fa4:	e853 3f00 	ldrex	r3, [r3]
 8008fa8:	61fb      	str	r3, [r7, #28]
   return(result);
 8008faa:	69fb      	ldr	r3, [r7, #28]
 8008fac:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008fb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	3308      	adds	r3, #8
 8008fb8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008fba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fbe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008fc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008fc2:	e841 2300 	strex	r3, r2, [r1]
 8008fc6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d1e5      	bne.n	8008f9a <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	e853 3f00 	ldrex	r3, [r3]
 8008fda:	60bb      	str	r3, [r7, #8]
   return(result);
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fe2:	633b      	str	r3, [r7, #48]	@ 0x30
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	461a      	mov	r2, r3
 8008fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fec:	61bb      	str	r3, [r7, #24]
 8008fee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ff0:	6979      	ldr	r1, [r7, #20]
 8008ff2:	69ba      	ldr	r2, [r7, #24]
 8008ff4:	e841 2300 	strex	r3, r2, [r1]
 8008ff8:	613b      	str	r3, [r7, #16]
   return(result);
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d1e6      	bne.n	8008fce <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8009000:	e026      	b.n	8009050 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	69db      	ldr	r3, [r3, #28]
 8009008:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800900c:	2b00      	cmp	r3, #0
 800900e:	d018      	beq.n	8009042 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009014:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8009016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009018:	881b      	ldrh	r3, [r3, #0]
 800901a:	461a      	mov	r2, r3
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009024:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800902a:	1c9a      	adds	r2, r3, #2
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009036:	b29b      	uxth	r3, r3
 8009038:	3b01      	subs	r3, #1
 800903a:	b29a      	uxth	r2, r3
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009042:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009044:	3b01      	subs	r3, #1
 8009046:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009048:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800904a:	2b00      	cmp	r3, #0
 800904c:	d19f      	bne.n	8008f8e <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800904e:	e7ff      	b.n	8009050 <UART_TxISR_16BIT_FIFOEN+0xde>
 8009050:	bf00      	nop
 8009052:	3744      	adds	r7, #68	@ 0x44
 8009054:	46bd      	mov	sp, r7
 8009056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905a:	4770      	bx	lr

0800905c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b088      	sub	sp, #32
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	e853 3f00 	ldrex	r3, [r3]
 8009070:	60bb      	str	r3, [r7, #8]
   return(result);
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009078:	61fb      	str	r3, [r7, #28]
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	461a      	mov	r2, r3
 8009080:	69fb      	ldr	r3, [r7, #28]
 8009082:	61bb      	str	r3, [r7, #24]
 8009084:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009086:	6979      	ldr	r1, [r7, #20]
 8009088:	69ba      	ldr	r2, [r7, #24]
 800908a:	e841 2300 	strex	r3, r2, [r1]
 800908e:	613b      	str	r3, [r7, #16]
   return(result);
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d1e6      	bne.n	8009064 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2220      	movs	r2, #32
 800909a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	2200      	movs	r2, #0
 80090a2:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80090aa:	6878      	ldr	r0, [r7, #4]
 80090ac:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80090ae:	bf00      	nop
 80090b0:	3720      	adds	r7, #32
 80090b2:	46bd      	mov	sp, r7
 80090b4:	bd80      	pop	{r7, pc}
	...

080090b8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b09c      	sub	sp, #112	@ 0x70
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80090c6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80090d0:	2b22      	cmp	r3, #34	@ 0x22
 80090d2:	f040 80c2 	bne.w	800925a <UART_RxISR_8BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090dc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80090e0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80090e4:	b2d9      	uxtb	r1, r3
 80090e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80090ea:	b2da      	uxtb	r2, r3
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090f0:	400a      	ands	r2, r1
 80090f2:	b2d2      	uxtb	r2, r2
 80090f4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090fa:	1c5a      	adds	r2, r3, #1
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009106:	b29b      	uxth	r3, r3
 8009108:	3b01      	subs	r3, #1
 800910a:	b29a      	uxth	r2, r3
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009118:	b29b      	uxth	r3, r3
 800911a:	2b00      	cmp	r3, #0
 800911c:	f040 80a5 	bne.w	800926a <UART_RxISR_8BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009126:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009128:	e853 3f00 	ldrex	r3, [r3]
 800912c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800912e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009130:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009134:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	461a      	mov	r2, r3
 800913c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800913e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009140:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009142:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009144:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009146:	e841 2300 	strex	r3, r2, [r1]
 800914a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800914c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800914e:	2b00      	cmp	r3, #0
 8009150:	d1e6      	bne.n	8009120 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	3308      	adds	r3, #8
 8009158:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800915a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800915c:	e853 3f00 	ldrex	r3, [r3]
 8009160:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009164:	f023 0301 	bic.w	r3, r3, #1
 8009168:	667b      	str	r3, [r7, #100]	@ 0x64
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	3308      	adds	r3, #8
 8009170:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009172:	647a      	str	r2, [r7, #68]	@ 0x44
 8009174:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009176:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009178:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800917a:	e841 2300 	strex	r3, r2, [r1]
 800917e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009180:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009182:	2b00      	cmp	r3, #0
 8009184:	d1e5      	bne.n	8009152 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2220      	movs	r2, #32
 800918a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	2200      	movs	r2, #0
 8009192:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2200      	movs	r2, #0
 8009198:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	4a35      	ldr	r2, [pc, #212]	@ (8009274 <UART_RxISR_8BIT+0x1bc>)
 80091a0:	4293      	cmp	r3, r2
 80091a2:	d01f      	beq.n	80091e4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	685b      	ldr	r3, [r3, #4]
 80091aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d018      	beq.n	80091e4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ba:	e853 3f00 	ldrex	r3, [r3]
 80091be:	623b      	str	r3, [r7, #32]
   return(result);
 80091c0:	6a3b      	ldr	r3, [r7, #32]
 80091c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80091c6:	663b      	str	r3, [r7, #96]	@ 0x60
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	461a      	mov	r2, r3
 80091ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80091d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80091d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80091d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091d8:	e841 2300 	strex	r3, r2, [r1]
 80091dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80091de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d1e6      	bne.n	80091b2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80091e8:	2b01      	cmp	r3, #1
 80091ea:	d130      	bne.n	800924e <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2200      	movs	r2, #0
 80091f0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091f8:	693b      	ldr	r3, [r7, #16]
 80091fa:	e853 3f00 	ldrex	r3, [r3]
 80091fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	f023 0310 	bic.w	r3, r3, #16
 8009206:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	461a      	mov	r2, r3
 800920e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009210:	61fb      	str	r3, [r7, #28]
 8009212:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009214:	69b9      	ldr	r1, [r7, #24]
 8009216:	69fa      	ldr	r2, [r7, #28]
 8009218:	e841 2300 	strex	r3, r2, [r1]
 800921c:	617b      	str	r3, [r7, #20]
   return(result);
 800921e:	697b      	ldr	r3, [r7, #20]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d1e6      	bne.n	80091f2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	69db      	ldr	r3, [r3, #28]
 800922a:	f003 0310 	and.w	r3, r3, #16
 800922e:	2b10      	cmp	r3, #16
 8009230:	d103      	bne.n	800923a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	2210      	movs	r2, #16
 8009238:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009240:	687a      	ldr	r2, [r7, #4]
 8009242:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8009246:	4611      	mov	r1, r2
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800924c:	e00d      	b.n	800926a <UART_RxISR_8BIT+0x1b2>
        huart->RxCpltCallback(huart);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009254:	6878      	ldr	r0, [r7, #4]
 8009256:	4798      	blx	r3
}
 8009258:	e007      	b.n	800926a <UART_RxISR_8BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	699a      	ldr	r2, [r3, #24]
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f042 0208 	orr.w	r2, r2, #8
 8009268:	619a      	str	r2, [r3, #24]
}
 800926a:	bf00      	nop
 800926c:	3770      	adds	r7, #112	@ 0x70
 800926e:	46bd      	mov	sp, r7
 8009270:	bd80      	pop	{r7, pc}
 8009272:	bf00      	nop
 8009274:	58000c00 	.word	0x58000c00

08009278 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b09c      	sub	sp, #112	@ 0x70
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009286:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009290:	2b22      	cmp	r3, #34	@ 0x22
 8009292:	f040 80c2 	bne.w	800941a <UART_RxISR_16BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800929c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092a4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80092a6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80092aa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80092ae:	4013      	ands	r3, r2
 80092b0:	b29a      	uxth	r2, r3
 80092b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80092b4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092ba:	1c9a      	adds	r2, r3, #2
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80092c6:	b29b      	uxth	r3, r3
 80092c8:	3b01      	subs	r3, #1
 80092ca:	b29a      	uxth	r2, r3
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80092d8:	b29b      	uxth	r3, r3
 80092da:	2b00      	cmp	r3, #0
 80092dc:	f040 80a5 	bne.w	800942a <UART_RxISR_16BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80092e8:	e853 3f00 	ldrex	r3, [r3]
 80092ec:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80092ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80092f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80092f4:	667b      	str	r3, [r7, #100]	@ 0x64
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	461a      	mov	r2, r3
 80092fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80092fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8009300:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009302:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009304:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009306:	e841 2300 	strex	r3, r2, [r1]
 800930a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800930c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800930e:	2b00      	cmp	r3, #0
 8009310:	d1e6      	bne.n	80092e0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	3308      	adds	r3, #8
 8009318:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800931a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800931c:	e853 3f00 	ldrex	r3, [r3]
 8009320:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009324:	f023 0301 	bic.w	r3, r3, #1
 8009328:	663b      	str	r3, [r7, #96]	@ 0x60
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	3308      	adds	r3, #8
 8009330:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009332:	643a      	str	r2, [r7, #64]	@ 0x40
 8009334:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009336:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009338:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800933a:	e841 2300 	strex	r3, r2, [r1]
 800933e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009342:	2b00      	cmp	r3, #0
 8009344:	d1e5      	bne.n	8009312 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2220      	movs	r2, #32
 800934a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2200      	movs	r2, #0
 8009352:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2200      	movs	r2, #0
 8009358:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	4a35      	ldr	r2, [pc, #212]	@ (8009434 <UART_RxISR_16BIT+0x1bc>)
 8009360:	4293      	cmp	r3, r2
 8009362:	d01f      	beq.n	80093a4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	685b      	ldr	r3, [r3, #4]
 800936a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800936e:	2b00      	cmp	r3, #0
 8009370:	d018      	beq.n	80093a4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009378:	6a3b      	ldr	r3, [r7, #32]
 800937a:	e853 3f00 	ldrex	r3, [r3]
 800937e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009380:	69fb      	ldr	r3, [r7, #28]
 8009382:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009386:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	461a      	mov	r2, r3
 800938e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009390:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009392:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009394:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009396:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009398:	e841 2300 	strex	r3, r2, [r1]
 800939c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800939e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d1e6      	bne.n	8009372 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093a8:	2b01      	cmp	r3, #1
 80093aa:	d130      	bne.n	800940e <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	2200      	movs	r2, #0
 80093b0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	e853 3f00 	ldrex	r3, [r3]
 80093be:	60bb      	str	r3, [r7, #8]
   return(result);
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	f023 0310 	bic.w	r3, r3, #16
 80093c6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	461a      	mov	r2, r3
 80093ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80093d0:	61bb      	str	r3, [r7, #24]
 80093d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093d4:	6979      	ldr	r1, [r7, #20]
 80093d6:	69ba      	ldr	r2, [r7, #24]
 80093d8:	e841 2300 	strex	r3, r2, [r1]
 80093dc:	613b      	str	r3, [r7, #16]
   return(result);
 80093de:	693b      	ldr	r3, [r7, #16]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d1e6      	bne.n	80093b2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	69db      	ldr	r3, [r3, #28]
 80093ea:	f003 0310 	and.w	r3, r3, #16
 80093ee:	2b10      	cmp	r3, #16
 80093f0:	d103      	bne.n	80093fa <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	2210      	movs	r2, #16
 80093f8:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009400:	687a      	ldr	r2, [r7, #4]
 8009402:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8009406:	4611      	mov	r1, r2
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800940c:	e00d      	b.n	800942a <UART_RxISR_16BIT+0x1b2>
        huart->RxCpltCallback(huart);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009414:	6878      	ldr	r0, [r7, #4]
 8009416:	4798      	blx	r3
}
 8009418:	e007      	b.n	800942a <UART_RxISR_16BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	699a      	ldr	r2, [r3, #24]
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f042 0208 	orr.w	r2, r2, #8
 8009428:	619a      	str	r2, [r3, #24]
}
 800942a:	bf00      	nop
 800942c:	3770      	adds	r7, #112	@ 0x70
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}
 8009432:	bf00      	nop
 8009434:	58000c00 	.word	0x58000c00

08009438 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b0ac      	sub	sp, #176	@ 0xb0
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009446:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	69db      	ldr	r3, [r3, #28]
 8009450:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	689b      	ldr	r3, [r3, #8]
 8009464:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800946e:	2b22      	cmp	r3, #34	@ 0x22
 8009470:	f040 8187 	bne.w	8009782 <UART_RxISR_8BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800947a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800947e:	e12a      	b.n	80096d6 <UART_RxISR_8BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009486:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800948a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800948e:	b2d9      	uxtb	r1, r3
 8009490:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009494:	b2da      	uxtb	r2, r3
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800949a:	400a      	ands	r2, r1
 800949c:	b2d2      	uxtb	r2, r2
 800949e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094a4:	1c5a      	adds	r2, r3, #1
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80094b0:	b29b      	uxth	r3, r3
 80094b2:	3b01      	subs	r3, #1
 80094b4:	b29a      	uxth	r2, r3
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	69db      	ldr	r3, [r3, #28]
 80094c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80094c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094ca:	f003 0307 	and.w	r3, r3, #7
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d055      	beq.n	800957e <UART_RxISR_8BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80094d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094d6:	f003 0301 	and.w	r3, r3, #1
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d011      	beq.n	8009502 <UART_RxISR_8BIT_FIFOEN+0xca>
 80094de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80094e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d00b      	beq.n	8009502 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	2201      	movs	r2, #1
 80094f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094f8:	f043 0201 	orr.w	r2, r3, #1
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009502:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009506:	f003 0302 	and.w	r3, r3, #2
 800950a:	2b00      	cmp	r3, #0
 800950c:	d011      	beq.n	8009532 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800950e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009512:	f003 0301 	and.w	r3, r3, #1
 8009516:	2b00      	cmp	r3, #0
 8009518:	d00b      	beq.n	8009532 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	2202      	movs	r2, #2
 8009520:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009528:	f043 0204 	orr.w	r2, r3, #4
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009532:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009536:	f003 0304 	and.w	r3, r3, #4
 800953a:	2b00      	cmp	r3, #0
 800953c:	d011      	beq.n	8009562 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800953e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009542:	f003 0301 	and.w	r3, r3, #1
 8009546:	2b00      	cmp	r3, #0
 8009548:	d00b      	beq.n	8009562 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	2204      	movs	r2, #4
 8009550:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009558:	f043 0202 	orr.w	r2, r3, #2
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009568:	2b00      	cmp	r3, #0
 800956a:	d008      	beq.n	800957e <UART_RxISR_8BIT_FIFOEN+0x146>
        {
          /* Non Blocking error : transfer could go on.
          Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	4798      	blx	r3
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2200      	movs	r2, #0
 800957a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009584:	b29b      	uxth	r3, r3
 8009586:	2b00      	cmp	r3, #0
 8009588:	f040 80a5 	bne.w	80096d6 <UART_RxISR_8BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009592:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009594:	e853 3f00 	ldrex	r3, [r3]
 8009598:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800959a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800959c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80095a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	461a      	mov	r2, r3
 80095aa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80095ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80095b0:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095b2:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80095b4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80095b6:	e841 2300 	strex	r3, r2, [r1]
 80095ba:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80095bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d1e4      	bne.n	800958c <UART_RxISR_8BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	3308      	adds	r3, #8
 80095c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80095cc:	e853 3f00 	ldrex	r3, [r3]
 80095d0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80095d2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80095d4:	4b71      	ldr	r3, [pc, #452]	@ (800979c <UART_RxISR_8BIT_FIFOEN+0x364>)
 80095d6:	4013      	ands	r3, r2
 80095d8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	3308      	adds	r3, #8
 80095e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80095e6:	66ba      	str	r2, [r7, #104]	@ 0x68
 80095e8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ea:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80095ec:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80095ee:	e841 2300 	strex	r3, r2, [r1]
 80095f2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80095f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d1e3      	bne.n	80095c2 <UART_RxISR_8BIT_FIFOEN+0x18a>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2220      	movs	r2, #32
 80095fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2200      	movs	r2, #0
 8009606:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2200      	movs	r2, #0
 800960c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	4a63      	ldr	r2, [pc, #396]	@ (80097a0 <UART_RxISR_8BIT_FIFOEN+0x368>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d021      	beq.n	800965c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	685b      	ldr	r3, [r3, #4]
 800961e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009622:	2b00      	cmp	r3, #0
 8009624:	d01a      	beq.n	800965c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800962c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800962e:	e853 3f00 	ldrex	r3, [r3]
 8009632:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009634:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009636:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800963a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	461a      	mov	r2, r3
 8009644:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009648:	657b      	str	r3, [r7, #84]	@ 0x54
 800964a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800964c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800964e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009650:	e841 2300 	strex	r3, r2, [r1]
 8009654:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009656:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009658:	2b00      	cmp	r3, #0
 800965a:	d1e4      	bne.n	8009626 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009660:	2b01      	cmp	r3, #1
 8009662:	d132      	bne.n	80096ca <UART_RxISR_8BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2200      	movs	r2, #0
 8009668:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009672:	e853 3f00 	ldrex	r3, [r3]
 8009676:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800967a:	f023 0310 	bic.w	r3, r3, #16
 800967e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	461a      	mov	r2, r3
 8009688:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800968c:	643b      	str	r3, [r7, #64]	@ 0x40
 800968e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009690:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009692:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009694:	e841 2300 	strex	r3, r2, [r1]
 8009698:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800969a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800969c:	2b00      	cmp	r3, #0
 800969e:	d1e4      	bne.n	800966a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	69db      	ldr	r3, [r3, #28]
 80096a6:	f003 0310 	and.w	r3, r3, #16
 80096aa:	2b10      	cmp	r3, #16
 80096ac:	d103      	bne.n	80096b6 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	2210      	movs	r2, #16
 80096b4:	621a      	str	r2, [r3, #32]
          }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80096bc:	687a      	ldr	r2, [r7, #4]
 80096be:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 80096c2:	4611      	mov	r1, r2
 80096c4:	6878      	ldr	r0, [r7, #4]
 80096c6:	4798      	blx	r3
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80096c8:	e010      	b.n	80096ec <UART_RxISR_8BIT_FIFOEN+0x2b4>
          huart->RxCpltCallback(huart);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	4798      	blx	r3
        break;
 80096d4:	e00a      	b.n	80096ec <UART_RxISR_8BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80096d6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d006      	beq.n	80096ec <UART_RxISR_8BIT_FIFOEN+0x2b4>
 80096de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80096e2:	f003 0320 	and.w	r3, r3, #32
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	f47f aeca 	bne.w	8009480 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80096f2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80096f6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d049      	beq.n	8009792 <UART_RxISR_8BIT_FIFOEN+0x35a>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009704:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8009708:	429a      	cmp	r2, r3
 800970a:	d242      	bcs.n	8009792 <UART_RxISR_8BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	3308      	adds	r3, #8
 8009712:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009714:	6a3b      	ldr	r3, [r7, #32]
 8009716:	e853 3f00 	ldrex	r3, [r3]
 800971a:	61fb      	str	r3, [r7, #28]
   return(result);
 800971c:	69fb      	ldr	r3, [r7, #28]
 800971e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009722:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	3308      	adds	r3, #8
 800972c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009730:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009732:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009734:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009736:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009738:	e841 2300 	strex	r3, r2, [r1]
 800973c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800973e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009740:	2b00      	cmp	r3, #0
 8009742:	d1e3      	bne.n	800970c <UART_RxISR_8BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	4a17      	ldr	r2, [pc, #92]	@ (80097a4 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 8009748:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	e853 3f00 	ldrex	r3, [r3]
 8009756:	60bb      	str	r3, [r7, #8]
   return(result);
 8009758:	68bb      	ldr	r3, [r7, #8]
 800975a:	f043 0320 	orr.w	r3, r3, #32
 800975e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	461a      	mov	r2, r3
 8009768:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800976c:	61bb      	str	r3, [r7, #24]
 800976e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009770:	6979      	ldr	r1, [r7, #20]
 8009772:	69ba      	ldr	r2, [r7, #24]
 8009774:	e841 2300 	strex	r3, r2, [r1]
 8009778:	613b      	str	r3, [r7, #16]
   return(result);
 800977a:	693b      	ldr	r3, [r7, #16]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d1e4      	bne.n	800974a <UART_RxISR_8BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009780:	e007      	b.n	8009792 <UART_RxISR_8BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	699a      	ldr	r2, [r3, #24]
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f042 0208 	orr.w	r2, r2, #8
 8009790:	619a      	str	r2, [r3, #24]
}
 8009792:	bf00      	nop
 8009794:	37b0      	adds	r7, #176	@ 0xb0
 8009796:	46bd      	mov	sp, r7
 8009798:	bd80      	pop	{r7, pc}
 800979a:	bf00      	nop
 800979c:	effffffe 	.word	0xeffffffe
 80097a0:	58000c00 	.word	0x58000c00
 80097a4:	080090b9 	.word	0x080090b9

080097a8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b0ae      	sub	sp, #184	@ 0xb8
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80097b6:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	69db      	ldr	r3, [r3, #28]
 80097c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	689b      	ldr	r3, [r3, #8]
 80097d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80097de:	2b22      	cmp	r3, #34	@ 0x22
 80097e0:	f040 818b 	bne.w	8009afa <UART_RxISR_16BIT_FIFOEN+0x352>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80097ea:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80097ee:	e12e      	b.n	8009a4e <UART_RxISR_16BIT_FIFOEN+0x2a6>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097f6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8009802:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8009806:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800980a:	4013      	ands	r3, r2
 800980c:	b29a      	uxth	r2, r3
 800980e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009812:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009818:	1c9a      	adds	r2, r3, #2
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009824:	b29b      	uxth	r3, r3
 8009826:	3b01      	subs	r3, #1
 8009828:	b29a      	uxth	r2, r3
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	69db      	ldr	r3, [r3, #28]
 8009836:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800983a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800983e:	f003 0307 	and.w	r3, r3, #7
 8009842:	2b00      	cmp	r3, #0
 8009844:	d055      	beq.n	80098f2 <UART_RxISR_16BIT_FIFOEN+0x14a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009846:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800984a:	f003 0301 	and.w	r3, r3, #1
 800984e:	2b00      	cmp	r3, #0
 8009850:	d011      	beq.n	8009876 <UART_RxISR_16BIT_FIFOEN+0xce>
 8009852:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009856:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800985a:	2b00      	cmp	r3, #0
 800985c:	d00b      	beq.n	8009876 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	2201      	movs	r2, #1
 8009864:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800986c:	f043 0201 	orr.w	r2, r3, #1
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009876:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800987a:	f003 0302 	and.w	r3, r3, #2
 800987e:	2b00      	cmp	r3, #0
 8009880:	d011      	beq.n	80098a6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009882:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009886:	f003 0301 	and.w	r3, r3, #1
 800988a:	2b00      	cmp	r3, #0
 800988c:	d00b      	beq.n	80098a6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	2202      	movs	r2, #2
 8009894:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800989c:	f043 0204 	orr.w	r2, r3, #4
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80098a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80098aa:	f003 0304 	and.w	r3, r3, #4
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d011      	beq.n	80098d6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80098b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80098b6:	f003 0301 	and.w	r3, r3, #1
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d00b      	beq.n	80098d6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	2204      	movs	r2, #4
 80098c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098cc:	f043 0202 	orr.w	r2, r3, #2
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d008      	beq.n	80098f2 <UART_RxISR_16BIT_FIFOEN+0x14a>
        {
          /* Non Blocking error : transfer could go on.
          Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80098e6:	6878      	ldr	r0, [r7, #4]
 80098e8:	4798      	blx	r3
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2200      	movs	r2, #0
 80098ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80098f8:	b29b      	uxth	r3, r3
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	f040 80a7 	bne.w	8009a4e <UART_RxISR_16BIT_FIFOEN+0x2a6>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009906:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009908:	e853 3f00 	ldrex	r3, [r3]
 800990c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800990e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009910:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009914:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	461a      	mov	r2, r3
 800991e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009922:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009926:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009928:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800992a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800992e:	e841 2300 	strex	r3, r2, [r1]
 8009932:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009934:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009936:	2b00      	cmp	r3, #0
 8009938:	d1e2      	bne.n	8009900 <UART_RxISR_16BIT_FIFOEN+0x158>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	3308      	adds	r3, #8
 8009940:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009942:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009944:	e853 3f00 	ldrex	r3, [r3]
 8009948:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800994a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800994c:	4b71      	ldr	r3, [pc, #452]	@ (8009b14 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800994e:	4013      	ands	r3, r2
 8009950:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	3308      	adds	r3, #8
 800995a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800995e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009960:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009962:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009964:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009966:	e841 2300 	strex	r3, r2, [r1]
 800996a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800996c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800996e:	2b00      	cmp	r3, #0
 8009970:	d1e3      	bne.n	800993a <UART_RxISR_16BIT_FIFOEN+0x192>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2220      	movs	r2, #32
 8009976:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	2200      	movs	r2, #0
 800997e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2200      	movs	r2, #0
 8009984:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	4a63      	ldr	r2, [pc, #396]	@ (8009b18 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800998c:	4293      	cmp	r3, r2
 800998e:	d021      	beq.n	80099d4 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	685b      	ldr	r3, [r3, #4]
 8009996:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800999a:	2b00      	cmp	r3, #0
 800999c:	d01a      	beq.n	80099d4 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099a6:	e853 3f00 	ldrex	r3, [r3]
 80099aa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80099ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80099ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80099b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	461a      	mov	r2, r3
 80099bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80099c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80099c2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80099c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80099c8:	e841 2300 	strex	r3, r2, [r1]
 80099cc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80099ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d1e4      	bne.n	800999e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099d8:	2b01      	cmp	r3, #1
 80099da:	d132      	bne.n	8009a42 <UART_RxISR_16BIT_FIFOEN+0x29a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2200      	movs	r2, #0
 80099e0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099ea:	e853 3f00 	ldrex	r3, [r3]
 80099ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80099f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099f2:	f023 0310 	bic.w	r3, r3, #16
 80099f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	461a      	mov	r2, r3
 8009a00:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009a04:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a06:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a08:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009a0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a0c:	e841 2300 	strex	r3, r2, [r1]
 8009a10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009a12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d1e4      	bne.n	80099e2 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	69db      	ldr	r3, [r3, #28]
 8009a1e:	f003 0310 	and.w	r3, r3, #16
 8009a22:	2b10      	cmp	r3, #16
 8009a24:	d103      	bne.n	8009a2e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	2210      	movs	r2, #16
 8009a2c:	621a      	str	r2, [r3, #32]
          }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009a34:	687a      	ldr	r2, [r7, #4]
 8009a36:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8009a3a:	4611      	mov	r1, r2
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	4798      	blx	r3
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009a40:	e010      	b.n	8009a64 <UART_RxISR_16BIT_FIFOEN+0x2bc>
          huart->RxCpltCallback(huart);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009a48:	6878      	ldr	r0, [r7, #4]
 8009a4a:	4798      	blx	r3
        break;
 8009a4c:	e00a      	b.n	8009a64 <UART_RxISR_16BIT_FIFOEN+0x2bc>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009a4e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d006      	beq.n	8009a64 <UART_RxISR_16BIT_FIFOEN+0x2bc>
 8009a56:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009a5a:	f003 0320 	and.w	r3, r3, #32
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	f47f aec6 	bne.w	80097f0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009a6a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009a6e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d049      	beq.n	8009b0a <UART_RxISR_16BIT_FIFOEN+0x362>
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009a7c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009a80:	429a      	cmp	r2, r3
 8009a82:	d242      	bcs.n	8009b0a <UART_RxISR_16BIT_FIFOEN+0x362>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	3308      	adds	r3, #8
 8009a8a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a8e:	e853 3f00 	ldrex	r3, [r3]
 8009a92:	623b      	str	r3, [r7, #32]
   return(result);
 8009a94:	6a3b      	ldr	r3, [r7, #32]
 8009a96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009a9a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	3308      	adds	r3, #8
 8009aa4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009aa8:	633a      	str	r2, [r7, #48]	@ 0x30
 8009aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009aae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ab0:	e841 2300 	strex	r3, r2, [r1]
 8009ab4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d1e3      	bne.n	8009a84 <UART_RxISR_16BIT_FIFOEN+0x2dc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	4a17      	ldr	r2, [pc, #92]	@ (8009b1c <UART_RxISR_16BIT_FIFOEN+0x374>)
 8009ac0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ac8:	693b      	ldr	r3, [r7, #16]
 8009aca:	e853 3f00 	ldrex	r3, [r3]
 8009ace:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	f043 0320 	orr.w	r3, r3, #32
 8009ad6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	461a      	mov	r2, r3
 8009ae0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009ae4:	61fb      	str	r3, [r7, #28]
 8009ae6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ae8:	69b9      	ldr	r1, [r7, #24]
 8009aea:	69fa      	ldr	r2, [r7, #28]
 8009aec:	e841 2300 	strex	r3, r2, [r1]
 8009af0:	617b      	str	r3, [r7, #20]
   return(result);
 8009af2:	697b      	ldr	r3, [r7, #20]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d1e4      	bne.n	8009ac2 <UART_RxISR_16BIT_FIFOEN+0x31a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009af8:	e007      	b.n	8009b0a <UART_RxISR_16BIT_FIFOEN+0x362>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	699a      	ldr	r2, [r3, #24]
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f042 0208 	orr.w	r2, r2, #8
 8009b08:	619a      	str	r2, [r3, #24]
}
 8009b0a:	bf00      	nop
 8009b0c:	37b8      	adds	r7, #184	@ 0xb8
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	bd80      	pop	{r7, pc}
 8009b12:	bf00      	nop
 8009b14:	effffffe 	.word	0xeffffffe
 8009b18:	58000c00 	.word	0x58000c00
 8009b1c:	08009279 	.word	0x08009279

08009b20 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009b20:	b480      	push	{r7}
 8009b22:	b083      	sub	sp, #12
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009b28:	bf00      	nop
 8009b2a:	370c      	adds	r7, #12
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b32:	4770      	bx	lr

08009b34 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009b34:	b480      	push	{r7}
 8009b36:	b083      	sub	sp, #12
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009b3c:	bf00      	nop
 8009b3e:	370c      	adds	r7, #12
 8009b40:	46bd      	mov	sp, r7
 8009b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b46:	4770      	bx	lr

08009b48 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009b48:	b480      	push	{r7}
 8009b4a:	b083      	sub	sp, #12
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009b50:	bf00      	nop
 8009b52:	370c      	adds	r7, #12
 8009b54:	46bd      	mov	sp, r7
 8009b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5a:	4770      	bx	lr

08009b5c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	b085      	sub	sp, #20
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009b6a:	2b01      	cmp	r3, #1
 8009b6c:	d101      	bne.n	8009b72 <HAL_UARTEx_DisableFifoMode+0x16>
 8009b6e:	2302      	movs	r3, #2
 8009b70:	e027      	b.n	8009bc2 <HAL_UARTEx_DisableFifoMode+0x66>
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2201      	movs	r2, #1
 8009b76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2224      	movs	r2, #36	@ 0x24
 8009b7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	681a      	ldr	r2, [r3, #0]
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	f022 0201 	bic.w	r2, r2, #1
 8009b98:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009ba0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	68fa      	ldr	r2, [r7, #12]
 8009bae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2220      	movs	r2, #32
 8009bb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2200      	movs	r2, #0
 8009bbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009bc0:	2300      	movs	r3, #0
}
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	3714      	adds	r7, #20
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bcc:	4770      	bx	lr

08009bce <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009bce:	b580      	push	{r7, lr}
 8009bd0:	b084      	sub	sp, #16
 8009bd2:	af00      	add	r7, sp, #0
 8009bd4:	6078      	str	r0, [r7, #4]
 8009bd6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009bde:	2b01      	cmp	r3, #1
 8009be0:	d101      	bne.n	8009be6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009be2:	2302      	movs	r3, #2
 8009be4:	e02d      	b.n	8009c42 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2201      	movs	r2, #1
 8009bea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	2224      	movs	r2, #36	@ 0x24
 8009bf2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	681a      	ldr	r2, [r3, #0]
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	f022 0201 	bic.w	r2, r2, #1
 8009c0c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	689b      	ldr	r3, [r3, #8]
 8009c14:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	683a      	ldr	r2, [r7, #0]
 8009c1e:	430a      	orrs	r2, r1
 8009c20:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	f000 f850 	bl	8009cc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	68fa      	ldr	r2, [r7, #12]
 8009c2e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2220      	movs	r2, #32
 8009c34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009c40:	2300      	movs	r3, #0
}
 8009c42:	4618      	mov	r0, r3
 8009c44:	3710      	adds	r7, #16
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd80      	pop	{r7, pc}

08009c4a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009c4a:	b580      	push	{r7, lr}
 8009c4c:	b084      	sub	sp, #16
 8009c4e:	af00      	add	r7, sp, #0
 8009c50:	6078      	str	r0, [r7, #4]
 8009c52:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009c5a:	2b01      	cmp	r3, #1
 8009c5c:	d101      	bne.n	8009c62 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009c5e:	2302      	movs	r3, #2
 8009c60:	e02d      	b.n	8009cbe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	2201      	movs	r2, #1
 8009c66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2224      	movs	r2, #36	@ 0x24
 8009c6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	681a      	ldr	r2, [r3, #0]
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f022 0201 	bic.w	r2, r2, #1
 8009c88:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	689b      	ldr	r3, [r3, #8]
 8009c90:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	683a      	ldr	r2, [r7, #0]
 8009c9a:	430a      	orrs	r2, r1
 8009c9c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f000 f812 	bl	8009cc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	68fa      	ldr	r2, [r7, #12]
 8009caa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2220      	movs	r2, #32
 8009cb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009cbc:	2300      	movs	r3, #0
}
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	3710      	adds	r7, #16
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bd80      	pop	{r7, pc}
	...

08009cc8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b085      	sub	sp, #20
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d108      	bne.n	8009cea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2201      	movs	r2, #1
 8009cdc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009ce8:	e031      	b.n	8009d4e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009cea:	2310      	movs	r3, #16
 8009cec:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009cee:	2310      	movs	r3, #16
 8009cf0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	689b      	ldr	r3, [r3, #8]
 8009cf8:	0e5b      	lsrs	r3, r3, #25
 8009cfa:	b2db      	uxtb	r3, r3
 8009cfc:	f003 0307 	and.w	r3, r3, #7
 8009d00:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	689b      	ldr	r3, [r3, #8]
 8009d08:	0f5b      	lsrs	r3, r3, #29
 8009d0a:	b2db      	uxtb	r3, r3
 8009d0c:	f003 0307 	and.w	r3, r3, #7
 8009d10:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009d12:	7bbb      	ldrb	r3, [r7, #14]
 8009d14:	7b3a      	ldrb	r2, [r7, #12]
 8009d16:	4911      	ldr	r1, [pc, #68]	@ (8009d5c <UARTEx_SetNbDataToProcess+0x94>)
 8009d18:	5c8a      	ldrb	r2, [r1, r2]
 8009d1a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009d1e:	7b3a      	ldrb	r2, [r7, #12]
 8009d20:	490f      	ldr	r1, [pc, #60]	@ (8009d60 <UARTEx_SetNbDataToProcess+0x98>)
 8009d22:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009d24:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d28:	b29a      	uxth	r2, r3
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009d30:	7bfb      	ldrb	r3, [r7, #15]
 8009d32:	7b7a      	ldrb	r2, [r7, #13]
 8009d34:	4909      	ldr	r1, [pc, #36]	@ (8009d5c <UARTEx_SetNbDataToProcess+0x94>)
 8009d36:	5c8a      	ldrb	r2, [r1, r2]
 8009d38:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009d3c:	7b7a      	ldrb	r2, [r7, #13]
 8009d3e:	4908      	ldr	r1, [pc, #32]	@ (8009d60 <UARTEx_SetNbDataToProcess+0x98>)
 8009d40:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009d42:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d46:	b29a      	uxth	r2, r3
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009d4e:	bf00      	nop
 8009d50:	3714      	adds	r7, #20
 8009d52:	46bd      	mov	sp, r7
 8009d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d58:	4770      	bx	lr
 8009d5a:	bf00      	nop
 8009d5c:	080110ec 	.word	0x080110ec
 8009d60:	080110f4 	.word	0x080110f4

08009d64 <__NVIC_SetPriority>:
{
 8009d64:	b480      	push	{r7}
 8009d66:	b083      	sub	sp, #12
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	6039      	str	r1, [r7, #0]
 8009d6e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8009d70:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	db0a      	blt.n	8009d8e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	b2da      	uxtb	r2, r3
 8009d7c:	490c      	ldr	r1, [pc, #48]	@ (8009db0 <__NVIC_SetPriority+0x4c>)
 8009d7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009d82:	0112      	lsls	r2, r2, #4
 8009d84:	b2d2      	uxtb	r2, r2
 8009d86:	440b      	add	r3, r1
 8009d88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009d8c:	e00a      	b.n	8009da4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	b2da      	uxtb	r2, r3
 8009d92:	4908      	ldr	r1, [pc, #32]	@ (8009db4 <__NVIC_SetPriority+0x50>)
 8009d94:	88fb      	ldrh	r3, [r7, #6]
 8009d96:	f003 030f 	and.w	r3, r3, #15
 8009d9a:	3b04      	subs	r3, #4
 8009d9c:	0112      	lsls	r2, r2, #4
 8009d9e:	b2d2      	uxtb	r2, r2
 8009da0:	440b      	add	r3, r1
 8009da2:	761a      	strb	r2, [r3, #24]
}
 8009da4:	bf00      	nop
 8009da6:	370c      	adds	r7, #12
 8009da8:	46bd      	mov	sp, r7
 8009daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dae:	4770      	bx	lr
 8009db0:	e000e100 	.word	0xe000e100
 8009db4:	e000ed00 	.word	0xe000ed00

08009db8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009db8:	b580      	push	{r7, lr}
 8009dba:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009dbc:	4b05      	ldr	r3, [pc, #20]	@ (8009dd4 <SysTick_Handler+0x1c>)
 8009dbe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009dc0:	f001 fd9c 	bl	800b8fc <xTaskGetSchedulerState>
 8009dc4:	4603      	mov	r3, r0
 8009dc6:	2b01      	cmp	r3, #1
 8009dc8:	d001      	beq.n	8009dce <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009dca:	f002 fb2d 	bl	800c428 <xPortSysTickHandler>
  }
}
 8009dce:	bf00      	nop
 8009dd0:	bd80      	pop	{r7, pc}
 8009dd2:	bf00      	nop
 8009dd4:	e000e010 	.word	0xe000e010

08009dd8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009ddc:	2100      	movs	r1, #0
 8009dde:	f06f 0004 	mvn.w	r0, #4
 8009de2:	f7ff ffbf 	bl	8009d64 <__NVIC_SetPriority>
#endif
}
 8009de6:	bf00      	nop
 8009de8:	bd80      	pop	{r7, pc}
	...

08009dec <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009dec:	b480      	push	{r7}
 8009dee:	b083      	sub	sp, #12
 8009df0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009df2:	f3ef 8305 	mrs	r3, IPSR
 8009df6:	603b      	str	r3, [r7, #0]
  return(result);
 8009df8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d003      	beq.n	8009e06 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009dfe:	f06f 0305 	mvn.w	r3, #5
 8009e02:	607b      	str	r3, [r7, #4]
 8009e04:	e00c      	b.n	8009e20 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009e06:	4b0a      	ldr	r3, [pc, #40]	@ (8009e30 <osKernelInitialize+0x44>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d105      	bne.n	8009e1a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009e0e:	4b08      	ldr	r3, [pc, #32]	@ (8009e30 <osKernelInitialize+0x44>)
 8009e10:	2201      	movs	r2, #1
 8009e12:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009e14:	2300      	movs	r3, #0
 8009e16:	607b      	str	r3, [r7, #4]
 8009e18:	e002      	b.n	8009e20 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8009e1e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009e20:	687b      	ldr	r3, [r7, #4]
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	370c      	adds	r7, #12
 8009e26:	46bd      	mov	sp, r7
 8009e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2c:	4770      	bx	lr
 8009e2e:	bf00      	nop
 8009e30:	24000588 	.word	0x24000588

08009e34 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b082      	sub	sp, #8
 8009e38:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e3a:	f3ef 8305 	mrs	r3, IPSR
 8009e3e:	603b      	str	r3, [r7, #0]
  return(result);
 8009e40:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d003      	beq.n	8009e4e <osKernelStart+0x1a>
    stat = osErrorISR;
 8009e46:	f06f 0305 	mvn.w	r3, #5
 8009e4a:	607b      	str	r3, [r7, #4]
 8009e4c:	e010      	b.n	8009e70 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8009e7c <osKernelStart+0x48>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	2b01      	cmp	r3, #1
 8009e54:	d109      	bne.n	8009e6a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009e56:	f7ff ffbf 	bl	8009dd8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009e5a:	4b08      	ldr	r3, [pc, #32]	@ (8009e7c <osKernelStart+0x48>)
 8009e5c:	2202      	movs	r2, #2
 8009e5e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009e60:	f001 f986 	bl	800b170 <vTaskStartScheduler>
      stat = osOK;
 8009e64:	2300      	movs	r3, #0
 8009e66:	607b      	str	r3, [r7, #4]
 8009e68:	e002      	b.n	8009e70 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8009e6e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009e70:	687b      	ldr	r3, [r7, #4]
}
 8009e72:	4618      	mov	r0, r3
 8009e74:	3708      	adds	r7, #8
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}
 8009e7a:	bf00      	nop
 8009e7c:	24000588 	.word	0x24000588

08009e80 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b08e      	sub	sp, #56	@ 0x38
 8009e84:	af04      	add	r7, sp, #16
 8009e86:	60f8      	str	r0, [r7, #12]
 8009e88:	60b9      	str	r1, [r7, #8]
 8009e8a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e90:	f3ef 8305 	mrs	r3, IPSR
 8009e94:	617b      	str	r3, [r7, #20]
  return(result);
 8009e96:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d17e      	bne.n	8009f9a <osThreadNew+0x11a>
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d07b      	beq.n	8009f9a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009ea2:	2380      	movs	r3, #128	@ 0x80
 8009ea4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009ea6:	2318      	movs	r3, #24
 8009ea8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009eaa:	2300      	movs	r3, #0
 8009eac:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8009eae:	f04f 33ff 	mov.w	r3, #4294967295
 8009eb2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d045      	beq.n	8009f46 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d002      	beq.n	8009ec8 <osThreadNew+0x48>
        name = attr->name;
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	699b      	ldr	r3, [r3, #24]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d002      	beq.n	8009ed6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	699b      	ldr	r3, [r3, #24]
 8009ed4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009ed6:	69fb      	ldr	r3, [r7, #28]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d008      	beq.n	8009eee <osThreadNew+0x6e>
 8009edc:	69fb      	ldr	r3, [r7, #28]
 8009ede:	2b38      	cmp	r3, #56	@ 0x38
 8009ee0:	d805      	bhi.n	8009eee <osThreadNew+0x6e>
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	685b      	ldr	r3, [r3, #4]
 8009ee6:	f003 0301 	and.w	r3, r3, #1
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d001      	beq.n	8009ef2 <osThreadNew+0x72>
        return (NULL);
 8009eee:	2300      	movs	r3, #0
 8009ef0:	e054      	b.n	8009f9c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	695b      	ldr	r3, [r3, #20]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d003      	beq.n	8009f02 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	695b      	ldr	r3, [r3, #20]
 8009efe:	089b      	lsrs	r3, r3, #2
 8009f00:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	689b      	ldr	r3, [r3, #8]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d00e      	beq.n	8009f28 <osThreadNew+0xa8>
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	68db      	ldr	r3, [r3, #12]
 8009f0e:	2ba7      	cmp	r3, #167	@ 0xa7
 8009f10:	d90a      	bls.n	8009f28 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d006      	beq.n	8009f28 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	695b      	ldr	r3, [r3, #20]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d002      	beq.n	8009f28 <osThreadNew+0xa8>
        mem = 1;
 8009f22:	2301      	movs	r3, #1
 8009f24:	61bb      	str	r3, [r7, #24]
 8009f26:	e010      	b.n	8009f4a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	689b      	ldr	r3, [r3, #8]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d10c      	bne.n	8009f4a <osThreadNew+0xca>
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	68db      	ldr	r3, [r3, #12]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d108      	bne.n	8009f4a <osThreadNew+0xca>
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	691b      	ldr	r3, [r3, #16]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d104      	bne.n	8009f4a <osThreadNew+0xca>
          mem = 0;
 8009f40:	2300      	movs	r3, #0
 8009f42:	61bb      	str	r3, [r7, #24]
 8009f44:	e001      	b.n	8009f4a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009f46:	2300      	movs	r3, #0
 8009f48:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009f4a:	69bb      	ldr	r3, [r7, #24]
 8009f4c:	2b01      	cmp	r3, #1
 8009f4e:	d110      	bne.n	8009f72 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009f54:	687a      	ldr	r2, [r7, #4]
 8009f56:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009f58:	9202      	str	r2, [sp, #8]
 8009f5a:	9301      	str	r3, [sp, #4]
 8009f5c:	69fb      	ldr	r3, [r7, #28]
 8009f5e:	9300      	str	r3, [sp, #0]
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	6a3a      	ldr	r2, [r7, #32]
 8009f64:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009f66:	68f8      	ldr	r0, [r7, #12]
 8009f68:	f000 ff13 	bl	800ad92 <xTaskCreateStatic>
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	613b      	str	r3, [r7, #16]
 8009f70:	e013      	b.n	8009f9a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009f72:	69bb      	ldr	r3, [r7, #24]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d110      	bne.n	8009f9a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009f78:	6a3b      	ldr	r3, [r7, #32]
 8009f7a:	b29a      	uxth	r2, r3
 8009f7c:	f107 0310 	add.w	r3, r7, #16
 8009f80:	9301      	str	r3, [sp, #4]
 8009f82:	69fb      	ldr	r3, [r7, #28]
 8009f84:	9300      	str	r3, [sp, #0]
 8009f86:	68bb      	ldr	r3, [r7, #8]
 8009f88:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009f8a:	68f8      	ldr	r0, [r7, #12]
 8009f8c:	f000 ff31 	bl	800adf2 <xTaskCreate>
 8009f90:	4603      	mov	r3, r0
 8009f92:	2b01      	cmp	r3, #1
 8009f94:	d001      	beq.n	8009f9a <osThreadNew+0x11a>
            hTask = NULL;
 8009f96:	2300      	movs	r3, #0
 8009f98:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009f9a:	693b      	ldr	r3, [r7, #16]
}
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	3728      	adds	r7, #40	@ 0x28
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	bd80      	pop	{r7, pc}

08009fa4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b084      	sub	sp, #16
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009fac:	f3ef 8305 	mrs	r3, IPSR
 8009fb0:	60bb      	str	r3, [r7, #8]
  return(result);
 8009fb2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d003      	beq.n	8009fc0 <osDelay+0x1c>
    stat = osErrorISR;
 8009fb8:	f06f 0305 	mvn.w	r3, #5
 8009fbc:	60fb      	str	r3, [r7, #12]
 8009fbe:	e007      	b.n	8009fd0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d002      	beq.n	8009fd0 <osDelay+0x2c>
      vTaskDelay(ticks);
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f001 f8ac 	bl	800b128 <vTaskDelay>
    }
  }

  return (stat);
 8009fd0:	68fb      	ldr	r3, [r7, #12]
}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	3710      	adds	r7, #16
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bd80      	pop	{r7, pc}

08009fda <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009fda:	b580      	push	{r7, lr}
 8009fdc:	b08a      	sub	sp, #40	@ 0x28
 8009fde:	af02      	add	r7, sp, #8
 8009fe0:	60f8      	str	r0, [r7, #12]
 8009fe2:	60b9      	str	r1, [r7, #8]
 8009fe4:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009fea:	f3ef 8305 	mrs	r3, IPSR
 8009fee:	613b      	str	r3, [r7, #16]
  return(result);
 8009ff0:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d15f      	bne.n	800a0b6 <osMessageQueueNew+0xdc>
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d05c      	beq.n	800a0b6 <osMessageQueueNew+0xdc>
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d059      	beq.n	800a0b6 <osMessageQueueNew+0xdc>
    mem = -1;
 800a002:	f04f 33ff 	mov.w	r3, #4294967295
 800a006:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d029      	beq.n	800a062 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	689b      	ldr	r3, [r3, #8]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d012      	beq.n	800a03c <osMessageQueueNew+0x62>
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	68db      	ldr	r3, [r3, #12]
 800a01a:	2b53      	cmp	r3, #83	@ 0x53
 800a01c:	d90e      	bls.n	800a03c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a022:	2b00      	cmp	r3, #0
 800a024:	d00a      	beq.n	800a03c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	695a      	ldr	r2, [r3, #20]
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	68b9      	ldr	r1, [r7, #8]
 800a02e:	fb01 f303 	mul.w	r3, r1, r3
 800a032:	429a      	cmp	r2, r3
 800a034:	d302      	bcc.n	800a03c <osMessageQueueNew+0x62>
        mem = 1;
 800a036:	2301      	movs	r3, #1
 800a038:	61bb      	str	r3, [r7, #24]
 800a03a:	e014      	b.n	800a066 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	689b      	ldr	r3, [r3, #8]
 800a040:	2b00      	cmp	r3, #0
 800a042:	d110      	bne.n	800a066 <osMessageQueueNew+0x8c>
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	68db      	ldr	r3, [r3, #12]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d10c      	bne.n	800a066 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a050:	2b00      	cmp	r3, #0
 800a052:	d108      	bne.n	800a066 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	695b      	ldr	r3, [r3, #20]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d104      	bne.n	800a066 <osMessageQueueNew+0x8c>
          mem = 0;
 800a05c:	2300      	movs	r3, #0
 800a05e:	61bb      	str	r3, [r7, #24]
 800a060:	e001      	b.n	800a066 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800a062:	2300      	movs	r3, #0
 800a064:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a066:	69bb      	ldr	r3, [r7, #24]
 800a068:	2b01      	cmp	r3, #1
 800a06a:	d10b      	bne.n	800a084 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	691a      	ldr	r2, [r3, #16]
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	689b      	ldr	r3, [r3, #8]
 800a074:	2100      	movs	r1, #0
 800a076:	9100      	str	r1, [sp, #0]
 800a078:	68b9      	ldr	r1, [r7, #8]
 800a07a:	68f8      	ldr	r0, [r7, #12]
 800a07c:	f000 f962 	bl	800a344 <xQueueGenericCreateStatic>
 800a080:	61f8      	str	r0, [r7, #28]
 800a082:	e008      	b.n	800a096 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800a084:	69bb      	ldr	r3, [r7, #24]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d105      	bne.n	800a096 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800a08a:	2200      	movs	r2, #0
 800a08c:	68b9      	ldr	r1, [r7, #8]
 800a08e:	68f8      	ldr	r0, [r7, #12]
 800a090:	f000 f977 	bl	800a382 <xQueueGenericCreate>
 800a094:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800a096:	69fb      	ldr	r3, [r7, #28]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d00c      	beq.n	800a0b6 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d003      	beq.n	800a0aa <osMessageQueueNew+0xd0>
        name = attr->name;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	617b      	str	r3, [r7, #20]
 800a0a8:	e001      	b.n	800a0ae <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800a0ae:	6979      	ldr	r1, [r7, #20]
 800a0b0:	69f8      	ldr	r0, [r7, #28]
 800a0b2:	f000 fd93 	bl	800abdc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800a0b6:	69fb      	ldr	r3, [r7, #28]
}
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	3720      	adds	r7, #32
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	bd80      	pop	{r7, pc}

0800a0c0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a0c0:	b480      	push	{r7}
 800a0c2:	b085      	sub	sp, #20
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	60f8      	str	r0, [r7, #12]
 800a0c8:	60b9      	str	r1, [r7, #8]
 800a0ca:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	4a07      	ldr	r2, [pc, #28]	@ (800a0ec <vApplicationGetIdleTaskMemory+0x2c>)
 800a0d0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a0d2:	68bb      	ldr	r3, [r7, #8]
 800a0d4:	4a06      	ldr	r2, [pc, #24]	@ (800a0f0 <vApplicationGetIdleTaskMemory+0x30>)
 800a0d6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2280      	movs	r2, #128	@ 0x80
 800a0dc:	601a      	str	r2, [r3, #0]
}
 800a0de:	bf00      	nop
 800a0e0:	3714      	adds	r7, #20
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e8:	4770      	bx	lr
 800a0ea:	bf00      	nop
 800a0ec:	2400058c 	.word	0x2400058c
 800a0f0:	24000634 	.word	0x24000634

0800a0f4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a0f4:	b480      	push	{r7}
 800a0f6:	b085      	sub	sp, #20
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	60f8      	str	r0, [r7, #12]
 800a0fc:	60b9      	str	r1, [r7, #8]
 800a0fe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	4a07      	ldr	r2, [pc, #28]	@ (800a120 <vApplicationGetTimerTaskMemory+0x2c>)
 800a104:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a106:	68bb      	ldr	r3, [r7, #8]
 800a108:	4a06      	ldr	r2, [pc, #24]	@ (800a124 <vApplicationGetTimerTaskMemory+0x30>)
 800a10a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a112:	601a      	str	r2, [r3, #0]
}
 800a114:	bf00      	nop
 800a116:	3714      	adds	r7, #20
 800a118:	46bd      	mov	sp, r7
 800a11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11e:	4770      	bx	lr
 800a120:	24000834 	.word	0x24000834
 800a124:	240008dc 	.word	0x240008dc

0800a128 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a128:	b480      	push	{r7}
 800a12a:	b083      	sub	sp, #12
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f103 0208 	add.w	r2, r3, #8
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f04f 32ff 	mov.w	r2, #4294967295
 800a140:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	f103 0208 	add.w	r2, r3, #8
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	f103 0208 	add.w	r2, r3, #8
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	2200      	movs	r2, #0
 800a15a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a15c:	bf00      	nop
 800a15e:	370c      	adds	r7, #12
 800a160:	46bd      	mov	sp, r7
 800a162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a166:	4770      	bx	lr

0800a168 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a168:	b480      	push	{r7}
 800a16a:	b083      	sub	sp, #12
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2200      	movs	r2, #0
 800a174:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a176:	bf00      	nop
 800a178:	370c      	adds	r7, #12
 800a17a:	46bd      	mov	sp, r7
 800a17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a180:	4770      	bx	lr

0800a182 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a182:	b480      	push	{r7}
 800a184:	b085      	sub	sp, #20
 800a186:	af00      	add	r7, sp, #0
 800a188:	6078      	str	r0, [r7, #4]
 800a18a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	685b      	ldr	r3, [r3, #4]
 800a190:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	68fa      	ldr	r2, [r7, #12]
 800a196:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	689a      	ldr	r2, [r3, #8]
 800a19c:	683b      	ldr	r3, [r7, #0]
 800a19e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	689b      	ldr	r3, [r3, #8]
 800a1a4:	683a      	ldr	r2, [r7, #0]
 800a1a6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	683a      	ldr	r2, [r7, #0]
 800a1ac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	687a      	ldr	r2, [r7, #4]
 800a1b2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	1c5a      	adds	r2, r3, #1
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	601a      	str	r2, [r3, #0]
}
 800a1be:	bf00      	nop
 800a1c0:	3714      	adds	r7, #20
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c8:	4770      	bx	lr

0800a1ca <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a1ca:	b480      	push	{r7}
 800a1cc:	b085      	sub	sp, #20
 800a1ce:	af00      	add	r7, sp, #0
 800a1d0:	6078      	str	r0, [r7, #4]
 800a1d2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a1da:	68bb      	ldr	r3, [r7, #8]
 800a1dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1e0:	d103      	bne.n	800a1ea <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	691b      	ldr	r3, [r3, #16]
 800a1e6:	60fb      	str	r3, [r7, #12]
 800a1e8:	e00c      	b.n	800a204 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	3308      	adds	r3, #8
 800a1ee:	60fb      	str	r3, [r7, #12]
 800a1f0:	e002      	b.n	800a1f8 <vListInsert+0x2e>
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	685b      	ldr	r3, [r3, #4]
 800a1f6:	60fb      	str	r3, [r7, #12]
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	685b      	ldr	r3, [r3, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	68ba      	ldr	r2, [r7, #8]
 800a200:	429a      	cmp	r2, r3
 800a202:	d2f6      	bcs.n	800a1f2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	685a      	ldr	r2, [r3, #4]
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	685b      	ldr	r3, [r3, #4]
 800a210:	683a      	ldr	r2, [r7, #0]
 800a212:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	68fa      	ldr	r2, [r7, #12]
 800a218:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	683a      	ldr	r2, [r7, #0]
 800a21e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a220:	683b      	ldr	r3, [r7, #0]
 800a222:	687a      	ldr	r2, [r7, #4]
 800a224:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	1c5a      	adds	r2, r3, #1
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	601a      	str	r2, [r3, #0]
}
 800a230:	bf00      	nop
 800a232:	3714      	adds	r7, #20
 800a234:	46bd      	mov	sp, r7
 800a236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23a:	4770      	bx	lr

0800a23c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a23c:	b480      	push	{r7}
 800a23e:	b085      	sub	sp, #20
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	691b      	ldr	r3, [r3, #16]
 800a248:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	685b      	ldr	r3, [r3, #4]
 800a24e:	687a      	ldr	r2, [r7, #4]
 800a250:	6892      	ldr	r2, [r2, #8]
 800a252:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	687a      	ldr	r2, [r7, #4]
 800a25a:	6852      	ldr	r2, [r2, #4]
 800a25c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	685b      	ldr	r3, [r3, #4]
 800a262:	687a      	ldr	r2, [r7, #4]
 800a264:	429a      	cmp	r2, r3
 800a266:	d103      	bne.n	800a270 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	689a      	ldr	r2, [r3, #8]
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2200      	movs	r2, #0
 800a274:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	1e5a      	subs	r2, r3, #1
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	681b      	ldr	r3, [r3, #0]
}
 800a284:	4618      	mov	r0, r3
 800a286:	3714      	adds	r7, #20
 800a288:	46bd      	mov	sp, r7
 800a28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28e:	4770      	bx	lr

0800a290 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b084      	sub	sp, #16
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
 800a298:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
 800a29e:	f002 f859 	bl	800c354 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	681a      	ldr	r2, [r3, #0]
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2aa:	68f9      	ldr	r1, [r7, #12]
 800a2ac:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a2ae:	fb01 f303 	mul.w	r3, r1, r3
 800a2b2:	441a      	add	r2, r3
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	681a      	ldr	r2, [r3, #0]
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	681a      	ldr	r2, [r3, #0]
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2ce:	3b01      	subs	r3, #1
 800a2d0:	68f9      	ldr	r1, [r7, #12]
 800a2d2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a2d4:	fb01 f303 	mul.w	r3, r1, r3
 800a2d8:	441a      	add	r2, r3
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	22ff      	movs	r2, #255	@ 0xff
 800a2e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	22ff      	movs	r2, #255	@ 0xff
 800a2ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a2ee:	683b      	ldr	r3, [r7, #0]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d114      	bne.n	800a31e <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	691b      	ldr	r3, [r3, #16]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d01a      	beq.n	800a332 <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	3310      	adds	r3, #16
 800a300:	4618      	mov	r0, r3
 800a302:	f001 f973 	bl	800b5ec <xTaskRemoveFromEventList>
 800a306:	4603      	mov	r3, r0
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d012      	beq.n	800a332 <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a30c:	4b0c      	ldr	r3, [pc, #48]	@ (800a340 <xQueueGenericReset+0xb0>)
 800a30e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a312:	601a      	str	r2, [r3, #0]
 800a314:	f3bf 8f4f 	dsb	sy
 800a318:	f3bf 8f6f 	isb	sy
 800a31c:	e009      	b.n	800a332 <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	3310      	adds	r3, #16
 800a322:	4618      	mov	r0, r3
 800a324:	f7ff ff00 	bl	800a128 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	3324      	adds	r3, #36	@ 0x24
 800a32c:	4618      	mov	r0, r3
 800a32e:	f7ff fefb 	bl	800a128 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a332:	f002 f829 	bl	800c388 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a336:	2301      	movs	r3, #1
}
 800a338:	4618      	mov	r0, r3
 800a33a:	3710      	adds	r7, #16
 800a33c:	46bd      	mov	sp, r7
 800a33e:	bd80      	pop	{r7, pc}
 800a340:	e000ed04 	.word	0xe000ed04

0800a344 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a344:	b580      	push	{r7, lr}
 800a346:	b088      	sub	sp, #32
 800a348:	af02      	add	r7, sp, #8
 800a34a:	60f8      	str	r0, [r7, #12]
 800a34c:	60b9      	str	r1, [r7, #8]
 800a34e:	607a      	str	r2, [r7, #4]
 800a350:	603b      	str	r3, [r7, #0]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800a356:	697b      	ldr	r3, [r7, #20]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d00d      	beq.n	800a378 <xQueueGenericCreateStatic+0x34>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a35c:	697b      	ldr	r3, [r7, #20]
 800a35e:	2201      	movs	r2, #1
 800a360:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a364:	f897 2020 	ldrb.w	r2, [r7, #32]
 800a368:	697b      	ldr	r3, [r7, #20]
 800a36a:	9300      	str	r3, [sp, #0]
 800a36c:	4613      	mov	r3, r2
 800a36e:	687a      	ldr	r2, [r7, #4]
 800a370:	68b9      	ldr	r1, [r7, #8]
 800a372:	68f8      	ldr	r0, [r7, #12]
 800a374:	f000 f831 	bl	800a3da <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a378:	697b      	ldr	r3, [r7, #20]
	}
 800a37a:	4618      	mov	r0, r3
 800a37c:	3718      	adds	r7, #24
 800a37e:	46bd      	mov	sp, r7
 800a380:	bd80      	pop	{r7, pc}

0800a382 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a382:	b580      	push	{r7, lr}
 800a384:	b08a      	sub	sp, #40	@ 0x28
 800a386:	af02      	add	r7, sp, #8
 800a388:	60f8      	str	r0, [r7, #12]
 800a38a:	60b9      	str	r1, [r7, #8]
 800a38c:	4613      	mov	r3, r2
 800a38e:	71fb      	strb	r3, [r7, #7]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	68ba      	ldr	r2, [r7, #8]
 800a394:	fb02 f303 	mul.w	r3, r2, r3
 800a398:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a39a:	69fb      	ldr	r3, [r7, #28]
 800a39c:	3354      	adds	r3, #84	@ 0x54
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f002 f892 	bl	800c4c8 <pvPortMalloc>
 800a3a4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a3a6:	69bb      	ldr	r3, [r7, #24]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d011      	beq.n	800a3d0 <xQueueGenericCreate+0x4e>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a3ac:	69bb      	ldr	r3, [r7, #24]
 800a3ae:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a3b0:	697b      	ldr	r3, [r7, #20]
 800a3b2:	3354      	adds	r3, #84	@ 0x54
 800a3b4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a3b6:	69bb      	ldr	r3, [r7, #24]
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a3be:	79fa      	ldrb	r2, [r7, #7]
 800a3c0:	69bb      	ldr	r3, [r7, #24]
 800a3c2:	9300      	str	r3, [sp, #0]
 800a3c4:	4613      	mov	r3, r2
 800a3c6:	697a      	ldr	r2, [r7, #20]
 800a3c8:	68b9      	ldr	r1, [r7, #8]
 800a3ca:	68f8      	ldr	r0, [r7, #12]
 800a3cc:	f000 f805 	bl	800a3da <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a3d0:	69bb      	ldr	r3, [r7, #24]
	}
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	3720      	adds	r7, #32
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	bd80      	pop	{r7, pc}

0800a3da <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a3da:	b580      	push	{r7, lr}
 800a3dc:	b084      	sub	sp, #16
 800a3de:	af00      	add	r7, sp, #0
 800a3e0:	60f8      	str	r0, [r7, #12]
 800a3e2:	60b9      	str	r1, [r7, #8]
 800a3e4:	607a      	str	r2, [r7, #4]
 800a3e6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d103      	bne.n	800a3f6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a3ee:	69bb      	ldr	r3, [r7, #24]
 800a3f0:	69ba      	ldr	r2, [r7, #24]
 800a3f2:	601a      	str	r2, [r3, #0]
 800a3f4:	e002      	b.n	800a3fc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a3f6:	69bb      	ldr	r3, [r7, #24]
 800a3f8:	687a      	ldr	r2, [r7, #4]
 800a3fa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a3fc:	69bb      	ldr	r3, [r7, #24]
 800a3fe:	68fa      	ldr	r2, [r7, #12]
 800a400:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a402:	69bb      	ldr	r3, [r7, #24]
 800a404:	68ba      	ldr	r2, [r7, #8]
 800a406:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a408:	2101      	movs	r1, #1
 800a40a:	69b8      	ldr	r0, [r7, #24]
 800a40c:	f7ff ff40 	bl	800a290 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a410:	69bb      	ldr	r3, [r7, #24]
 800a412:	78fa      	ldrb	r2, [r7, #3]
 800a414:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 800a418:	69bb      	ldr	r3, [r7, #24]
 800a41a:	2200      	movs	r2, #0
 800a41c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a41e:	bf00      	nop
 800a420:	3710      	adds	r7, #16
 800a422:	46bd      	mov	sp, r7
 800a424:	bd80      	pop	{r7, pc}
	...

0800a428 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b08a      	sub	sp, #40	@ 0x28
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	60f8      	str	r0, [r7, #12]
 800a430:	60b9      	str	r1, [r7, #8]
 800a432:	607a      	str	r2, [r7, #4]
 800a434:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a436:	2300      	movs	r3, #0
 800a438:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	623b      	str	r3, [r7, #32]
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a43e:	f001 ff89 	bl	800c354 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a442:	6a3b      	ldr	r3, [r7, #32]
 800a444:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a446:	6a3b      	ldr	r3, [r7, #32]
 800a448:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a44a:	429a      	cmp	r2, r3
 800a44c:	d302      	bcc.n	800a454 <xQueueGenericSend+0x2c>
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	2b02      	cmp	r3, #2
 800a452:	d145      	bne.n	800a4e0 <xQueueGenericSend+0xb8>
			{
				traceQUEUE_SEND( pxQueue );

				#if ( configUSE_QUEUE_SETS == 1 )
				{
				const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a454:	6a3b      	ldr	r3, [r7, #32]
 800a456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a458:	61fb      	str	r3, [r7, #28]

					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a45a:	683a      	ldr	r2, [r7, #0]
 800a45c:	68b9      	ldr	r1, [r7, #8]
 800a45e:	6a38      	ldr	r0, [r7, #32]
 800a460:	f000 fa9e 	bl	800a9a0 <prvCopyDataToQueue>
 800a464:	61b8      	str	r0, [r7, #24]

					if( pxQueue->pxQueueSetContainer != NULL )
 800a466:	6a3b      	ldr	r3, [r7, #32]
 800a468:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d014      	beq.n	800a498 <xQueueGenericSend+0x70>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	2b02      	cmp	r3, #2
 800a472:	d102      	bne.n	800a47a <xQueueGenericSend+0x52>
 800a474:	69fb      	ldr	r3, [r7, #28]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d12e      	bne.n	800a4d8 <xQueueGenericSend+0xb0>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 800a47a:	6a38      	ldr	r0, [r7, #32]
 800a47c:	f000 fc4f 	bl	800ad1e <prvNotifyQueueSetContainer>
 800a480:	4603      	mov	r3, r0
 800a482:	2b00      	cmp	r3, #0
 800a484:	d028      	beq.n	800a4d8 <xQueueGenericSend+0xb0>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 800a486:	4b4a      	ldr	r3, [pc, #296]	@ (800a5b0 <xQueueGenericSend+0x188>)
 800a488:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a48c:	601a      	str	r2, [r3, #0]
 800a48e:	f3bf 8f4f 	dsb	sy
 800a492:	f3bf 8f6f 	isb	sy
 800a496:	e01f      	b.n	800a4d8 <xQueueGenericSend+0xb0>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a498:	6a3b      	ldr	r3, [r7, #32]
 800a49a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d010      	beq.n	800a4c2 <xQueueGenericSend+0x9a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a4a0:	6a3b      	ldr	r3, [r7, #32]
 800a4a2:	3324      	adds	r3, #36	@ 0x24
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	f001 f8a1 	bl	800b5ec <xTaskRemoveFromEventList>
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d013      	beq.n	800a4d8 <xQueueGenericSend+0xb0>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 800a4b0:	4b3f      	ldr	r3, [pc, #252]	@ (800a5b0 <xQueueGenericSend+0x188>)
 800a4b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a4b6:	601a      	str	r2, [r3, #0]
 800a4b8:	f3bf 8f4f 	dsb	sy
 800a4bc:	f3bf 8f6f 	isb	sy
 800a4c0:	e00a      	b.n	800a4d8 <xQueueGenericSend+0xb0>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 800a4c2:	69bb      	ldr	r3, [r7, #24]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d007      	beq.n	800a4d8 <xQueueGenericSend+0xb0>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 800a4c8:	4b39      	ldr	r3, [pc, #228]	@ (800a5b0 <xQueueGenericSend+0x188>)
 800a4ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a4ce:	601a      	str	r2, [r3, #0]
 800a4d0:	f3bf 8f4f 	dsb	sy
 800a4d4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a4d8:	f001 ff56 	bl	800c388 <vPortExitCritical>
				return pdPASS;
 800a4dc:	2301      	movs	r3, #1
 800a4de:	e063      	b.n	800a5a8 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d103      	bne.n	800a4ee <xQueueGenericSend+0xc6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a4e6:	f001 ff4f 	bl	800c388 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	e05c      	b.n	800a5a8 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a4ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d106      	bne.n	800a502 <xQueueGenericSend+0xda>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a4f4:	f107 0310 	add.w	r3, r7, #16
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	f001 f8cd 	bl	800b698 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a4fe:	2301      	movs	r3, #1
 800a500:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a502:	f001 ff41 	bl	800c388 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a506:	f000 fe93 	bl	800b230 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a50a:	f001 ff23 	bl	800c354 <vPortEnterCritical>
 800a50e:	6a3b      	ldr	r3, [r7, #32]
 800a510:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a514:	b25b      	sxtb	r3, r3
 800a516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a51a:	d103      	bne.n	800a524 <xQueueGenericSend+0xfc>
 800a51c:	6a3b      	ldr	r3, [r7, #32]
 800a51e:	2200      	movs	r2, #0
 800a520:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a524:	6a3b      	ldr	r3, [r7, #32]
 800a526:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a52a:	b25b      	sxtb	r3, r3
 800a52c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a530:	d103      	bne.n	800a53a <xQueueGenericSend+0x112>
 800a532:	6a3b      	ldr	r3, [r7, #32]
 800a534:	2200      	movs	r2, #0
 800a536:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a53a:	f001 ff25 	bl	800c388 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a53e:	1d3a      	adds	r2, r7, #4
 800a540:	f107 0310 	add.w	r3, r7, #16
 800a544:	4611      	mov	r1, r2
 800a546:	4618      	mov	r0, r3
 800a548:	f001 f8bc 	bl	800b6c4 <xTaskCheckForTimeOut>
 800a54c:	4603      	mov	r3, r0
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d124      	bne.n	800a59c <xQueueGenericSend+0x174>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a552:	6a38      	ldr	r0, [r7, #32]
 800a554:	f000 fb29 	bl	800abaa <prvIsQueueFull>
 800a558:	4603      	mov	r3, r0
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d018      	beq.n	800a590 <xQueueGenericSend+0x168>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a55e:	6a3b      	ldr	r3, [r7, #32]
 800a560:	3310      	adds	r3, #16
 800a562:	687a      	ldr	r2, [r7, #4]
 800a564:	4611      	mov	r1, r2
 800a566:	4618      	mov	r0, r3
 800a568:	f001 f80c 	bl	800b584 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a56c:	6a38      	ldr	r0, [r7, #32]
 800a56e:	f000 faa7 	bl	800aac0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a572:	f000 fe6b 	bl	800b24c <xTaskResumeAll>
 800a576:	4603      	mov	r3, r0
 800a578:	2b00      	cmp	r3, #0
 800a57a:	f47f af60 	bne.w	800a43e <xQueueGenericSend+0x16>
				{
					portYIELD_WITHIN_API();
 800a57e:	4b0c      	ldr	r3, [pc, #48]	@ (800a5b0 <xQueueGenericSend+0x188>)
 800a580:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a584:	601a      	str	r2, [r3, #0]
 800a586:	f3bf 8f4f 	dsb	sy
 800a58a:	f3bf 8f6f 	isb	sy
 800a58e:	e756      	b.n	800a43e <xQueueGenericSend+0x16>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a590:	6a38      	ldr	r0, [r7, #32]
 800a592:	f000 fa95 	bl	800aac0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a596:	f000 fe59 	bl	800b24c <xTaskResumeAll>
 800a59a:	e750      	b.n	800a43e <xQueueGenericSend+0x16>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a59c:	6a38      	ldr	r0, [r7, #32]
 800a59e:	f000 fa8f 	bl	800aac0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a5a2:	f000 fe53 	bl	800b24c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a5a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	3728      	adds	r7, #40	@ 0x28
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bd80      	pop	{r7, pc}
 800a5b0:	e000ed04 	.word	0xe000ed04

0800a5b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b08c      	sub	sp, #48	@ 0x30
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	60f8      	str	r0, [r7, #12]
 800a5bc:	60b9      	str	r1, [r7, #8]
 800a5be:	607a      	str	r2, [r7, #4]
 800a5c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	62bb      	str	r3, [r7, #40]	@ 0x28

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a5c6:	f3ef 8211 	mrs	r2, BASEPRI
 800a5ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5ce:	f383 8811 	msr	BASEPRI, r3
 800a5d2:	f3bf 8f6f 	isb	sy
 800a5d6:	f3bf 8f4f 	dsb	sy
 800a5da:	61ba      	str	r2, [r7, #24]
 800a5dc:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a5de:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a5e0:	627b      	str	r3, [r7, #36]	@ 0x24
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a5e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a5e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5ea:	429a      	cmp	r2, r3
 800a5ec:	d302      	bcc.n	800a5f4 <xQueueGenericSendFromISR+0x40>
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	2b02      	cmp	r3, #2
 800a5f2:	d146      	bne.n	800a682 <xQueueGenericSendFromISR+0xce>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a5f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a5fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a5fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a602:	61fb      	str	r3, [r7, #28]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a604:	683a      	ldr	r2, [r7, #0]
 800a606:	68b9      	ldr	r1, [r7, #8]
 800a608:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a60a:	f000 f9c9 	bl	800a9a0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a60e:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 800a612:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a616:	d129      	bne.n	800a66c <xQueueGenericSendFromISR+0xb8>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 800a618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a61a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d012      	beq.n	800a646 <xQueueGenericSendFromISR+0x92>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	2b02      	cmp	r3, #2
 800a624:	d102      	bne.n	800a62c <xQueueGenericSendFromISR+0x78>
 800a626:	69fb      	ldr	r3, [r7, #28]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d127      	bne.n	800a67c <xQueueGenericSendFromISR+0xc8>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 800a62c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a62e:	f000 fb76 	bl	800ad1e <prvNotifyQueueSetContainer>
 800a632:	4603      	mov	r3, r0
 800a634:	2b00      	cmp	r3, #0
 800a636:	d021      	beq.n	800a67c <xQueueGenericSendFromISR+0xc8>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d01e      	beq.n	800a67c <xQueueGenericSendFromISR+0xc8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	2201      	movs	r2, #1
 800a642:	601a      	str	r2, [r3, #0]
 800a644:	e01a      	b.n	800a67c <xQueueGenericSendFromISR+0xc8>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d016      	beq.n	800a67c <xQueueGenericSendFromISR+0xc8>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a64e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a650:	3324      	adds	r3, #36	@ 0x24
 800a652:	4618      	mov	r0, r3
 800a654:	f000 ffca 	bl	800b5ec <xTaskRemoveFromEventList>
 800a658:	4603      	mov	r3, r0
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d00e      	beq.n	800a67c <xQueueGenericSendFromISR+0xc8>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d00b      	beq.n	800a67c <xQueueGenericSendFromISR+0xc8>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	2201      	movs	r2, #1
 800a668:	601a      	str	r2, [r3, #0]
 800a66a:	e007      	b.n	800a67c <xQueueGenericSendFromISR+0xc8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a66c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a670:	3301      	adds	r3, #1
 800a672:	b2db      	uxtb	r3, r3
 800a674:	b25a      	sxtb	r2, r3
 800a676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a678:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a67c:	2301      	movs	r3, #1
 800a67e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
 800a680:	e001      	b.n	800a686 <xQueueGenericSendFromISR+0xd2>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a682:	2300      	movs	r3, #0
 800a684:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a688:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a68a:	693b      	ldr	r3, [r7, #16]
 800a68c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a690:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800a694:	4618      	mov	r0, r3
 800a696:	3730      	adds	r7, #48	@ 0x30
 800a698:	46bd      	mov	sp, r7
 800a69a:	bd80      	pop	{r7, pc}

0800a69c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b08a      	sub	sp, #40	@ 0x28
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	60f8      	str	r0, [r7, #12]
 800a6a4:	60b9      	str	r1, [r7, #8]
 800a6a6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	623b      	str	r3, [r7, #32]
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a6b0:	f001 fe50 	bl	800c354 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a6b4:	6a3b      	ldr	r3, [r7, #32]
 800a6b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6b8:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a6ba:	69fb      	ldr	r3, [r7, #28]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d01f      	beq.n	800a700 <xQueueReceive+0x64>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a6c0:	68b9      	ldr	r1, [r7, #8]
 800a6c2:	6a38      	ldr	r0, [r7, #32]
 800a6c4:	f000 f9d6 	bl	800aa74 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a6c8:	69fb      	ldr	r3, [r7, #28]
 800a6ca:	1e5a      	subs	r2, r3, #1
 800a6cc:	6a3b      	ldr	r3, [r7, #32]
 800a6ce:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a6d0:	6a3b      	ldr	r3, [r7, #32]
 800a6d2:	691b      	ldr	r3, [r3, #16]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d00f      	beq.n	800a6f8 <xQueueReceive+0x5c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a6d8:	6a3b      	ldr	r3, [r7, #32]
 800a6da:	3310      	adds	r3, #16
 800a6dc:	4618      	mov	r0, r3
 800a6de:	f000 ff85 	bl	800b5ec <xTaskRemoveFromEventList>
 800a6e2:	4603      	mov	r3, r0
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d007      	beq.n	800a6f8 <xQueueReceive+0x5c>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a6e8:	4b3c      	ldr	r3, [pc, #240]	@ (800a7dc <xQueueReceive+0x140>)
 800a6ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6ee:	601a      	str	r2, [r3, #0]
 800a6f0:	f3bf 8f4f 	dsb	sy
 800a6f4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a6f8:	f001 fe46 	bl	800c388 <vPortExitCritical>
				return pdPASS;
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	e069      	b.n	800a7d4 <xQueueReceive+0x138>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d103      	bne.n	800a70e <xQueueReceive+0x72>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a706:	f001 fe3f 	bl	800c388 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a70a:	2300      	movs	r3, #0
 800a70c:	e062      	b.n	800a7d4 <xQueueReceive+0x138>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a70e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a710:	2b00      	cmp	r3, #0
 800a712:	d106      	bne.n	800a722 <xQueueReceive+0x86>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a714:	f107 0314 	add.w	r3, r7, #20
 800a718:	4618      	mov	r0, r3
 800a71a:	f000 ffbd 	bl	800b698 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a71e:	2301      	movs	r3, #1
 800a720:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a722:	f001 fe31 	bl	800c388 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a726:	f000 fd83 	bl	800b230 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a72a:	f001 fe13 	bl	800c354 <vPortEnterCritical>
 800a72e:	6a3b      	ldr	r3, [r7, #32]
 800a730:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a734:	b25b      	sxtb	r3, r3
 800a736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a73a:	d103      	bne.n	800a744 <xQueueReceive+0xa8>
 800a73c:	6a3b      	ldr	r3, [r7, #32]
 800a73e:	2200      	movs	r2, #0
 800a740:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a744:	6a3b      	ldr	r3, [r7, #32]
 800a746:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a74a:	b25b      	sxtb	r3, r3
 800a74c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a750:	d103      	bne.n	800a75a <xQueueReceive+0xbe>
 800a752:	6a3b      	ldr	r3, [r7, #32]
 800a754:	2200      	movs	r2, #0
 800a756:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a75a:	f001 fe15 	bl	800c388 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a75e:	1d3a      	adds	r2, r7, #4
 800a760:	f107 0314 	add.w	r3, r7, #20
 800a764:	4611      	mov	r1, r2
 800a766:	4618      	mov	r0, r3
 800a768:	f000 ffac 	bl	800b6c4 <xTaskCheckForTimeOut>
 800a76c:	4603      	mov	r3, r0
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d123      	bne.n	800a7ba <xQueueReceive+0x11e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a772:	6a38      	ldr	r0, [r7, #32]
 800a774:	f000 fa03 	bl	800ab7e <prvIsQueueEmpty>
 800a778:	4603      	mov	r3, r0
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d017      	beq.n	800a7ae <xQueueReceive+0x112>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a77e:	6a3b      	ldr	r3, [r7, #32]
 800a780:	3324      	adds	r3, #36	@ 0x24
 800a782:	687a      	ldr	r2, [r7, #4]
 800a784:	4611      	mov	r1, r2
 800a786:	4618      	mov	r0, r3
 800a788:	f000 fefc 	bl	800b584 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a78c:	6a38      	ldr	r0, [r7, #32]
 800a78e:	f000 f997 	bl	800aac0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a792:	f000 fd5b 	bl	800b24c <xTaskResumeAll>
 800a796:	4603      	mov	r3, r0
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d189      	bne.n	800a6b0 <xQueueReceive+0x14>
				{
					portYIELD_WITHIN_API();
 800a79c:	4b0f      	ldr	r3, [pc, #60]	@ (800a7dc <xQueueReceive+0x140>)
 800a79e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a7a2:	601a      	str	r2, [r3, #0]
 800a7a4:	f3bf 8f4f 	dsb	sy
 800a7a8:	f3bf 8f6f 	isb	sy
 800a7ac:	e780      	b.n	800a6b0 <xQueueReceive+0x14>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a7ae:	6a38      	ldr	r0, [r7, #32]
 800a7b0:	f000 f986 	bl	800aac0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a7b4:	f000 fd4a 	bl	800b24c <xTaskResumeAll>
 800a7b8:	e77a      	b.n	800a6b0 <xQueueReceive+0x14>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a7ba:	6a38      	ldr	r0, [r7, #32]
 800a7bc:	f000 f980 	bl	800aac0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a7c0:	f000 fd44 	bl	800b24c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a7c4:	6a38      	ldr	r0, [r7, #32]
 800a7c6:	f000 f9da 	bl	800ab7e <prvIsQueueEmpty>
 800a7ca:	4603      	mov	r3, r0
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	f43f af6f 	beq.w	800a6b0 <xQueueReceive+0x14>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a7d2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	3728      	adds	r7, #40	@ 0x28
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	bd80      	pop	{r7, pc}
 800a7dc:	e000ed04 	.word	0xe000ed04

0800a7e0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b08a      	sub	sp, #40	@ 0x28
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
 800a7e8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	623b      	str	r3, [r7, #32]
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a7f6:	f001 fdad 	bl	800c354 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a7fa:	69fb      	ldr	r3, [r7, #28]
 800a7fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7fe:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a800:	69bb      	ldr	r3, [r7, #24]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d024      	beq.n	800a850 <xQueueSemaphoreTake+0x70>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a806:	69bb      	ldr	r3, [r7, #24]
 800a808:	1e5a      	subs	r2, r3, #1
 800a80a:	69fb      	ldr	r3, [r7, #28]
 800a80c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a80e:	69fb      	ldr	r3, [r7, #28]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d104      	bne.n	800a820 <xQueueSemaphoreTake+0x40>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a816:	f001 f9a3 	bl	800bb60 <pvTaskIncrementMutexHeldCount>
 800a81a:	4602      	mov	r2, r0
 800a81c:	69fb      	ldr	r3, [r7, #28]
 800a81e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a820:	69fb      	ldr	r3, [r7, #28]
 800a822:	691b      	ldr	r3, [r3, #16]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d00f      	beq.n	800a848 <xQueueSemaphoreTake+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a828:	69fb      	ldr	r3, [r7, #28]
 800a82a:	3310      	adds	r3, #16
 800a82c:	4618      	mov	r0, r3
 800a82e:	f000 fedd 	bl	800b5ec <xTaskRemoveFromEventList>
 800a832:	4603      	mov	r3, r0
 800a834:	2b00      	cmp	r3, #0
 800a836:	d007      	beq.n	800a848 <xQueueSemaphoreTake+0x68>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a838:	4b4c      	ldr	r3, [pc, #304]	@ (800a96c <xQueueSemaphoreTake+0x18c>)
 800a83a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a83e:	601a      	str	r2, [r3, #0]
 800a840:	f3bf 8f4f 	dsb	sy
 800a844:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a848:	f001 fd9e 	bl	800c388 <vPortExitCritical>
				return pdPASS;
 800a84c:	2301      	movs	r3, #1
 800a84e:	e089      	b.n	800a964 <xQueueSemaphoreTake+0x184>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d103      	bne.n	800a85e <xQueueSemaphoreTake+0x7e>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a856:	f001 fd97 	bl	800c388 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a85a:	2300      	movs	r3, #0
 800a85c:	e082      	b.n	800a964 <xQueueSemaphoreTake+0x184>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a85e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a860:	2b00      	cmp	r3, #0
 800a862:	d106      	bne.n	800a872 <xQueueSemaphoreTake+0x92>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a864:	f107 030c 	add.w	r3, r7, #12
 800a868:	4618      	mov	r0, r3
 800a86a:	f000 ff15 	bl	800b698 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a86e:	2301      	movs	r3, #1
 800a870:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a872:	f001 fd89 	bl	800c388 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a876:	f000 fcdb 	bl	800b230 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a87a:	f001 fd6b 	bl	800c354 <vPortEnterCritical>
 800a87e:	69fb      	ldr	r3, [r7, #28]
 800a880:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a884:	b25b      	sxtb	r3, r3
 800a886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a88a:	d103      	bne.n	800a894 <xQueueSemaphoreTake+0xb4>
 800a88c:	69fb      	ldr	r3, [r7, #28]
 800a88e:	2200      	movs	r2, #0
 800a890:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a894:	69fb      	ldr	r3, [r7, #28]
 800a896:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a89a:	b25b      	sxtb	r3, r3
 800a89c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8a0:	d103      	bne.n	800a8aa <xQueueSemaphoreTake+0xca>
 800a8a2:	69fb      	ldr	r3, [r7, #28]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a8aa:	f001 fd6d 	bl	800c388 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a8ae:	463a      	mov	r2, r7
 800a8b0:	f107 030c 	add.w	r3, r7, #12
 800a8b4:	4611      	mov	r1, r2
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	f000 ff04 	bl	800b6c4 <xTaskCheckForTimeOut>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d132      	bne.n	800a928 <xQueueSemaphoreTake+0x148>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a8c2:	69f8      	ldr	r0, [r7, #28]
 800a8c4:	f000 f95b 	bl	800ab7e <prvIsQueueEmpty>
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d026      	beq.n	800a91c <xQueueSemaphoreTake+0x13c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a8ce:	69fb      	ldr	r3, [r7, #28]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d109      	bne.n	800a8ea <xQueueSemaphoreTake+0x10a>
					{
						taskENTER_CRITICAL();
 800a8d6:	f001 fd3d 	bl	800c354 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a8da:	69fb      	ldr	r3, [r7, #28]
 800a8dc:	689b      	ldr	r3, [r3, #8]
 800a8de:	4618      	mov	r0, r3
 800a8e0:	f001 f82a 	bl	800b938 <xTaskPriorityInherit>
 800a8e4:	6238      	str	r0, [r7, #32]
						}
						taskEXIT_CRITICAL();
 800a8e6:	f001 fd4f 	bl	800c388 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a8ea:	69fb      	ldr	r3, [r7, #28]
 800a8ec:	3324      	adds	r3, #36	@ 0x24
 800a8ee:	683a      	ldr	r2, [r7, #0]
 800a8f0:	4611      	mov	r1, r2
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	f000 fe46 	bl	800b584 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a8f8:	69f8      	ldr	r0, [r7, #28]
 800a8fa:	f000 f8e1 	bl	800aac0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a8fe:	f000 fca5 	bl	800b24c <xTaskResumeAll>
 800a902:	4603      	mov	r3, r0
 800a904:	2b00      	cmp	r3, #0
 800a906:	f47f af76 	bne.w	800a7f6 <xQueueSemaphoreTake+0x16>
				{
					portYIELD_WITHIN_API();
 800a90a:	4b18      	ldr	r3, [pc, #96]	@ (800a96c <xQueueSemaphoreTake+0x18c>)
 800a90c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a910:	601a      	str	r2, [r3, #0]
 800a912:	f3bf 8f4f 	dsb	sy
 800a916:	f3bf 8f6f 	isb	sy
 800a91a:	e76c      	b.n	800a7f6 <xQueueSemaphoreTake+0x16>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a91c:	69f8      	ldr	r0, [r7, #28]
 800a91e:	f000 f8cf 	bl	800aac0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a922:	f000 fc93 	bl	800b24c <xTaskResumeAll>
 800a926:	e766      	b.n	800a7f6 <xQueueSemaphoreTake+0x16>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a928:	69f8      	ldr	r0, [r7, #28]
 800a92a:	f000 f8c9 	bl	800aac0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a92e:	f000 fc8d 	bl	800b24c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a932:	69f8      	ldr	r0, [r7, #28]
 800a934:	f000 f923 	bl	800ab7e <prvIsQueueEmpty>
 800a938:	4603      	mov	r3, r0
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	f43f af5b 	beq.w	800a7f6 <xQueueSemaphoreTake+0x16>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a940:	6a3b      	ldr	r3, [r7, #32]
 800a942:	2b00      	cmp	r3, #0
 800a944:	d00d      	beq.n	800a962 <xQueueSemaphoreTake+0x182>
					{
						taskENTER_CRITICAL();
 800a946:	f001 fd05 	bl	800c354 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a94a:	69f8      	ldr	r0, [r7, #28]
 800a94c:	f000 f810 	bl	800a970 <prvGetDisinheritPriorityAfterTimeout>
 800a950:	6178      	str	r0, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a952:	69fb      	ldr	r3, [r7, #28]
 800a954:	689b      	ldr	r3, [r3, #8]
 800a956:	6979      	ldr	r1, [r7, #20]
 800a958:	4618      	mov	r0, r3
 800a95a:	f001 f8a1 	bl	800baa0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a95e:	f001 fd13 	bl	800c388 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a962:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a964:	4618      	mov	r0, r3
 800a966:	3728      	adds	r7, #40	@ 0x28
 800a968:	46bd      	mov	sp, r7
 800a96a:	bd80      	pop	{r7, pc}
 800a96c:	e000ed04 	.word	0xe000ed04

0800a970 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a970:	b480      	push	{r7}
 800a972:	b085      	sub	sp, #20
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d006      	beq.n	800a98e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800a98a:	60fb      	str	r3, [r7, #12]
 800a98c:	e001      	b.n	800a992 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a98e:	2300      	movs	r3, #0
 800a990:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a992:	68fb      	ldr	r3, [r7, #12]
	}
 800a994:	4618      	mov	r0, r3
 800a996:	3714      	adds	r7, #20
 800a998:	46bd      	mov	sp, r7
 800a99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99e:	4770      	bx	lr

0800a9a0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b086      	sub	sp, #24
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	60f8      	str	r0, [r7, #12]
 800a9a8:	60b9      	str	r1, [r7, #8]
 800a9aa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9b4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d10d      	bne.n	800a9da <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d14d      	bne.n	800aa62 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	689b      	ldr	r3, [r3, #8]
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	f001 f81c 	bl	800ba08 <xTaskPriorityDisinherit>
 800a9d0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	609a      	str	r2, [r3, #8]
 800a9d8:	e043      	b.n	800aa62 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d119      	bne.n	800aa14 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	6858      	ldr	r0, [r3, #4]
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9e8:	461a      	mov	r2, r3
 800a9ea:	68b9      	ldr	r1, [r7, #8]
 800a9ec:	f002 ff77 	bl	800d8de <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	685a      	ldr	r2, [r3, #4]
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9f8:	441a      	add	r2, r3
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	685a      	ldr	r2, [r3, #4]
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	689b      	ldr	r3, [r3, #8]
 800aa06:	429a      	cmp	r2, r3
 800aa08:	d32b      	bcc.n	800aa62 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	681a      	ldr	r2, [r3, #0]
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	605a      	str	r2, [r3, #4]
 800aa12:	e026      	b.n	800aa62 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	68d8      	ldr	r0, [r3, #12]
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa1c:	461a      	mov	r2, r3
 800aa1e:	68b9      	ldr	r1, [r7, #8]
 800aa20:	f002 ff5d 	bl	800d8de <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	68da      	ldr	r2, [r3, #12]
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa2c:	425b      	negs	r3, r3
 800aa2e:	441a      	add	r2, r3
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	68da      	ldr	r2, [r3, #12]
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	429a      	cmp	r2, r3
 800aa3e:	d207      	bcs.n	800aa50 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	689a      	ldr	r2, [r3, #8]
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa48:	425b      	negs	r3, r3
 800aa4a:	441a      	add	r2, r3
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	2b02      	cmp	r3, #2
 800aa54:	d105      	bne.n	800aa62 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aa56:	693b      	ldr	r3, [r7, #16]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d002      	beq.n	800aa62 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800aa5c:	693b      	ldr	r3, [r7, #16]
 800aa5e:	3b01      	subs	r3, #1
 800aa60:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800aa62:	693b      	ldr	r3, [r7, #16]
 800aa64:	1c5a      	adds	r2, r3, #1
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800aa6a:	697b      	ldr	r3, [r7, #20]
}
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	3718      	adds	r7, #24
 800aa70:	46bd      	mov	sp, r7
 800aa72:	bd80      	pop	{r7, pc}

0800aa74 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b082      	sub	sp, #8
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
 800aa7c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d018      	beq.n	800aab8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	68da      	ldr	r2, [r3, #12]
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa8e:	441a      	add	r2, r3
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	68da      	ldr	r2, [r3, #12]
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	689b      	ldr	r3, [r3, #8]
 800aa9c:	429a      	cmp	r2, r3
 800aa9e:	d303      	bcc.n	800aaa8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681a      	ldr	r2, [r3, #0]
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	68d9      	ldr	r1, [r3, #12]
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aab0:	461a      	mov	r2, r3
 800aab2:	6838      	ldr	r0, [r7, #0]
 800aab4:	f002 ff13 	bl	800d8de <memcpy>
	}
}
 800aab8:	bf00      	nop
 800aaba:	3708      	adds	r7, #8
 800aabc:	46bd      	mov	sp, r7
 800aabe:	bd80      	pop	{r7, pc}

0800aac0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b084      	sub	sp, #16
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800aac8:	f001 fc44 	bl	800c354 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aad2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800aad4:	e01e      	b.n	800ab14 <prvUnlockQueue+0x54>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d008      	beq.n	800aaf0 <prvUnlockQueue+0x30>
				{
					if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 800aade:	6878      	ldr	r0, [r7, #4]
 800aae0:	f000 f91d 	bl	800ad1e <prvNotifyQueueSetContainer>
 800aae4:	4603      	mov	r3, r0
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d010      	beq.n	800ab0c <prvUnlockQueue+0x4c>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 800aaea:	f000 fe31 	bl	800b750 <vTaskMissedYield>
 800aaee:	e00d      	b.n	800ab0c <prvUnlockQueue+0x4c>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d012      	beq.n	800ab1e <prvUnlockQueue+0x5e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	3324      	adds	r3, #36	@ 0x24
 800aafc:	4618      	mov	r0, r3
 800aafe:	f000 fd75 	bl	800b5ec <xTaskRemoveFromEventList>
 800ab02:	4603      	mov	r3, r0
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d001      	beq.n	800ab0c <prvUnlockQueue+0x4c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 800ab08:	f000 fe22 	bl	800b750 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ab0c:	7bfb      	ldrb	r3, [r7, #15]
 800ab0e:	3b01      	subs	r3, #1
 800ab10:	b2db      	uxtb	r3, r3
 800ab12:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ab14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	dcdc      	bgt.n	800aad6 <prvUnlockQueue+0x16>
 800ab1c:	e000      	b.n	800ab20 <prvUnlockQueue+0x60>
						break;
 800ab1e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	22ff      	movs	r2, #255	@ 0xff
 800ab24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800ab28:	f001 fc2e 	bl	800c388 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ab2c:	f001 fc12 	bl	800c354 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ab36:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ab38:	e011      	b.n	800ab5e <prvUnlockQueue+0x9e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	691b      	ldr	r3, [r3, #16]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d012      	beq.n	800ab68 <prvUnlockQueue+0xa8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	3310      	adds	r3, #16
 800ab46:	4618      	mov	r0, r3
 800ab48:	f000 fd50 	bl	800b5ec <xTaskRemoveFromEventList>
 800ab4c:	4603      	mov	r3, r0
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d001      	beq.n	800ab56 <prvUnlockQueue+0x96>
				{
					vTaskMissedYield();
 800ab52:	f000 fdfd 	bl	800b750 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ab56:	7bbb      	ldrb	r3, [r7, #14]
 800ab58:	3b01      	subs	r3, #1
 800ab5a:	b2db      	uxtb	r3, r3
 800ab5c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ab5e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	dce9      	bgt.n	800ab3a <prvUnlockQueue+0x7a>
 800ab66:	e000      	b.n	800ab6a <prvUnlockQueue+0xaa>
			}
			else
			{
				break;
 800ab68:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	22ff      	movs	r2, #255	@ 0xff
 800ab6e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800ab72:	f001 fc09 	bl	800c388 <vPortExitCritical>
}
 800ab76:	bf00      	nop
 800ab78:	3710      	adds	r7, #16
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	bd80      	pop	{r7, pc}

0800ab7e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ab7e:	b580      	push	{r7, lr}
 800ab80:	b084      	sub	sp, #16
 800ab82:	af00      	add	r7, sp, #0
 800ab84:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ab86:	f001 fbe5 	bl	800c354 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d102      	bne.n	800ab98 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ab92:	2301      	movs	r3, #1
 800ab94:	60fb      	str	r3, [r7, #12]
 800ab96:	e001      	b.n	800ab9c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ab98:	2300      	movs	r3, #0
 800ab9a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ab9c:	f001 fbf4 	bl	800c388 <vPortExitCritical>

	return xReturn;
 800aba0:	68fb      	ldr	r3, [r7, #12]
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	3710      	adds	r7, #16
 800aba6:	46bd      	mov	sp, r7
 800aba8:	bd80      	pop	{r7, pc}

0800abaa <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800abaa:	b580      	push	{r7, lr}
 800abac:	b084      	sub	sp, #16
 800abae:	af00      	add	r7, sp, #0
 800abb0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800abb2:	f001 fbcf 	bl	800c354 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abbe:	429a      	cmp	r2, r3
 800abc0:	d102      	bne.n	800abc8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800abc2:	2301      	movs	r3, #1
 800abc4:	60fb      	str	r3, [r7, #12]
 800abc6:	e001      	b.n	800abcc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800abc8:	2300      	movs	r3, #0
 800abca:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800abcc:	f001 fbdc 	bl	800c388 <vPortExitCritical>

	return xReturn;
 800abd0:	68fb      	ldr	r3, [r7, #12]
}
 800abd2:	4618      	mov	r0, r3
 800abd4:	3710      	adds	r7, #16
 800abd6:	46bd      	mov	sp, r7
 800abd8:	bd80      	pop	{r7, pc}
	...

0800abdc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800abdc:	b480      	push	{r7}
 800abde:	b085      	sub	sp, #20
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
 800abe4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800abe6:	2300      	movs	r3, #0
 800abe8:	60fb      	str	r3, [r7, #12]
 800abea:	e014      	b.n	800ac16 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800abec:	4a0f      	ldr	r2, [pc, #60]	@ (800ac2c <vQueueAddToRegistry+0x50>)
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d10b      	bne.n	800ac10 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800abf8:	490c      	ldr	r1, [pc, #48]	@ (800ac2c <vQueueAddToRegistry+0x50>)
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	683a      	ldr	r2, [r7, #0]
 800abfe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ac02:	4a0a      	ldr	r2, [pc, #40]	@ (800ac2c <vQueueAddToRegistry+0x50>)
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	00db      	lsls	r3, r3, #3
 800ac08:	4413      	add	r3, r2
 800ac0a:	687a      	ldr	r2, [r7, #4]
 800ac0c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ac0e:	e006      	b.n	800ac1e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	3301      	adds	r3, #1
 800ac14:	60fb      	str	r3, [r7, #12]
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	2b07      	cmp	r3, #7
 800ac1a:	d9e7      	bls.n	800abec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ac1c:	bf00      	nop
 800ac1e:	bf00      	nop
 800ac20:	3714      	adds	r7, #20
 800ac22:	46bd      	mov	sp, r7
 800ac24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac28:	4770      	bx	lr
 800ac2a:	bf00      	nop
 800ac2c:	24000cdc 	.word	0x24000cdc

0800ac30 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b086      	sub	sp, #24
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	60f8      	str	r0, [r7, #12]
 800ac38:	60b9      	str	r1, [r7, #8]
 800ac3a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ac40:	f001 fb88 	bl	800c354 <vPortEnterCritical>
 800ac44:	697b      	ldr	r3, [r7, #20]
 800ac46:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ac4a:	b25b      	sxtb	r3, r3
 800ac4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac50:	d103      	bne.n	800ac5a <vQueueWaitForMessageRestricted+0x2a>
 800ac52:	697b      	ldr	r3, [r7, #20]
 800ac54:	2200      	movs	r2, #0
 800ac56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ac5a:	697b      	ldr	r3, [r7, #20]
 800ac5c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ac60:	b25b      	sxtb	r3, r3
 800ac62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac66:	d103      	bne.n	800ac70 <vQueueWaitForMessageRestricted+0x40>
 800ac68:	697b      	ldr	r3, [r7, #20]
 800ac6a:	2200      	movs	r2, #0
 800ac6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ac70:	f001 fb8a 	bl	800c388 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ac74:	697b      	ldr	r3, [r7, #20]
 800ac76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d106      	bne.n	800ac8a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ac7c:	697b      	ldr	r3, [r7, #20]
 800ac7e:	3324      	adds	r3, #36	@ 0x24
 800ac80:	687a      	ldr	r2, [r7, #4]
 800ac82:	68b9      	ldr	r1, [r7, #8]
 800ac84:	4618      	mov	r0, r3
 800ac86:	f000 fc93 	bl	800b5b0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ac8a:	6978      	ldr	r0, [r7, #20]
 800ac8c:	f7ff ff18 	bl	800aac0 <prvUnlockQueue>
	}
 800ac90:	bf00      	nop
 800ac92:	3718      	adds	r7, #24
 800ac94:	46bd      	mov	sp, r7
 800ac96:	bd80      	pop	{r7, pc}

0800ac98 <xQueueCreateSet>:
/*-----------------------------------------------------------*/

#if( ( configUSE_QUEUE_SETS == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueSetHandle_t xQueueCreateSet( const UBaseType_t uxEventQueueLength )
	{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b084      	sub	sp, #16
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
	QueueSetHandle_t pxQueue;

		pxQueue = xQueueGenericCreate( uxEventQueueLength, ( UBaseType_t ) sizeof( Queue_t * ), queueQUEUE_TYPE_SET );
 800aca0:	2200      	movs	r2, #0
 800aca2:	2104      	movs	r1, #4
 800aca4:	6878      	ldr	r0, [r7, #4]
 800aca6:	f7ff fb6c 	bl	800a382 <xQueueGenericCreate>
 800acaa:	60f8      	str	r0, [r7, #12]

		return pxQueue;
 800acac:	68fb      	ldr	r3, [r7, #12]
	}
 800acae:	4618      	mov	r0, r3
 800acb0:	3710      	adds	r7, #16
 800acb2:	46bd      	mov	sp, r7
 800acb4:	bd80      	pop	{r7, pc}

0800acb6 <xQueueAddToSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	BaseType_t xQueueAddToSet( QueueSetMemberHandle_t xQueueOrSemaphore, QueueSetHandle_t xQueueSet )
	{
 800acb6:	b580      	push	{r7, lr}
 800acb8:	b084      	sub	sp, #16
 800acba:	af00      	add	r7, sp, #0
 800acbc:	6078      	str	r0, [r7, #4]
 800acbe:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800acc0:	f001 fb48 	bl	800c354 <vPortEnterCritical>
		{
			if( ( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer != NULL )
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d002      	beq.n	800acd2 <xQueueAddToSet+0x1c>
			{
				/* Cannot add a queue/semaphore to more than one queue set. */
				xReturn = pdFAIL;
 800accc:	2300      	movs	r3, #0
 800acce:	60fb      	str	r3, [r7, #12]
 800acd0:	e00b      	b.n	800acea <xQueueAddToSet+0x34>
			}
			else if( ( ( Queue_t * ) xQueueOrSemaphore )->uxMessagesWaiting != ( UBaseType_t ) 0 )
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d002      	beq.n	800ace0 <xQueueAddToSet+0x2a>
			{
				/* Cannot add a queue/semaphore to a queue set if there are already
				items in the queue/semaphore. */
				xReturn = pdFAIL;
 800acda:	2300      	movs	r3, #0
 800acdc:	60fb      	str	r3, [r7, #12]
 800acde:	e004      	b.n	800acea <xQueueAddToSet+0x34>
			}
			else
			{
				( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer = xQueueSet;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	683a      	ldr	r2, [r7, #0]
 800ace4:	649a      	str	r2, [r3, #72]	@ 0x48
				xReturn = pdPASS;
 800ace6:	2301      	movs	r3, #1
 800ace8:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 800acea:	f001 fb4d 	bl	800c388 <vPortExitCritical>

		return xReturn;
 800acee:	68fb      	ldr	r3, [r7, #12]
	}
 800acf0:	4618      	mov	r0, r3
 800acf2:	3710      	adds	r7, #16
 800acf4:	46bd      	mov	sp, r7
 800acf6:	bd80      	pop	{r7, pc}

0800acf8 <xQueueSelectFromSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	QueueSetMemberHandle_t xQueueSelectFromSet( QueueSetHandle_t xQueueSet, TickType_t const xTicksToWait )
	{
 800acf8:	b580      	push	{r7, lr}
 800acfa:	b084      	sub	sp, #16
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	6078      	str	r0, [r7, #4]
 800ad00:	6039      	str	r1, [r7, #0]
	QueueSetMemberHandle_t xReturn = NULL;
 800ad02:	2300      	movs	r3, #0
 800ad04:	60fb      	str	r3, [r7, #12]

		( void ) xQueueReceive( ( QueueHandle_t ) xQueueSet, &xReturn, xTicksToWait ); /*lint !e961 Casting from one typedef to another is not redundant. */
 800ad06:	f107 030c 	add.w	r3, r7, #12
 800ad0a:	683a      	ldr	r2, [r7, #0]
 800ad0c:	4619      	mov	r1, r3
 800ad0e:	6878      	ldr	r0, [r7, #4]
 800ad10:	f7ff fcc4 	bl	800a69c <xQueueReceive>
		return xReturn;
 800ad14:	68fb      	ldr	r3, [r7, #12]
	}
 800ad16:	4618      	mov	r0, r3
 800ad18:	3710      	adds	r7, #16
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	bd80      	pop	{r7, pc}

0800ad1e <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
	{
 800ad1e:	b580      	push	{r7, lr}
 800ad20:	b086      	sub	sp, #24
 800ad22:	af00      	add	r7, sp, #0
 800ad24:	6078      	str	r0, [r7, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ad2a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	617b      	str	r3, [r7, #20]
		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 800ad30:	693b      	ldr	r3, [r7, #16]
 800ad32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ad34:	693b      	ldr	r3, [r7, #16]
 800ad36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad38:	429a      	cmp	r2, r3
 800ad3a:	d225      	bcs.n	800ad88 <prvNotifyQueueSetContainer+0x6a>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 800ad3c:	693b      	ldr	r3, [r7, #16]
 800ad3e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ad42:	73fb      	strb	r3, [r7, #15]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 800ad44:	1d3b      	adds	r3, r7, #4
 800ad46:	2200      	movs	r2, #0
 800ad48:	4619      	mov	r1, r3
 800ad4a:	6938      	ldr	r0, [r7, #16]
 800ad4c:	f7ff fe28 	bl	800a9a0 <prvCopyDataToQueue>
 800ad50:	6178      	str	r0, [r7, #20]

			if( cTxLock == queueUNLOCKED )
 800ad52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad5a:	d10e      	bne.n	800ad7a <prvNotifyQueueSetContainer+0x5c>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 800ad5c:	693b      	ldr	r3, [r7, #16]
 800ad5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d011      	beq.n	800ad88 <prvNotifyQueueSetContainer+0x6a>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 800ad64:	693b      	ldr	r3, [r7, #16]
 800ad66:	3324      	adds	r3, #36	@ 0x24
 800ad68:	4618      	mov	r0, r3
 800ad6a:	f000 fc3f 	bl	800b5ec <xTaskRemoveFromEventList>
 800ad6e:	4603      	mov	r3, r0
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d009      	beq.n	800ad88 <prvNotifyQueueSetContainer+0x6a>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 800ad74:	2301      	movs	r3, #1
 800ad76:	617b      	str	r3, [r7, #20]
 800ad78:	e006      	b.n	800ad88 <prvNotifyQueueSetContainer+0x6a>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ad7a:	7bfb      	ldrb	r3, [r7, #15]
 800ad7c:	3301      	adds	r3, #1
 800ad7e:	b2db      	uxtb	r3, r3
 800ad80:	b25a      	sxtb	r2, r3
 800ad82:	693b      	ldr	r3, [r7, #16]
 800ad84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ad88:	697b      	ldr	r3, [r7, #20]
	}
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	3718      	adds	r7, #24
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	bd80      	pop	{r7, pc}

0800ad92 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ad92:	b580      	push	{r7, lr}
 800ad94:	b08a      	sub	sp, #40	@ 0x28
 800ad96:	af04      	add	r7, sp, #16
 800ad98:	60f8      	str	r0, [r7, #12]
 800ad9a:	60b9      	str	r1, [r7, #8]
 800ad9c:	607a      	str	r2, [r7, #4]
 800ad9e:	603b      	str	r3, [r7, #0]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ada0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d01e      	beq.n	800ade4 <xTaskCreateStatic+0x52>
 800ada6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d01b      	beq.n	800ade4 <xTaskCreateStatic+0x52>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800adac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adae:	617b      	str	r3, [r7, #20]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800adb0:	697b      	ldr	r3, [r7, #20]
 800adb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800adb4:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800adb6:	697b      	ldr	r3, [r7, #20]
 800adb8:	2202      	movs	r2, #2
 800adba:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800adbe:	2300      	movs	r3, #0
 800adc0:	9303      	str	r3, [sp, #12]
 800adc2:	697b      	ldr	r3, [r7, #20]
 800adc4:	9302      	str	r3, [sp, #8]
 800adc6:	f107 0310 	add.w	r3, r7, #16
 800adca:	9301      	str	r3, [sp, #4]
 800adcc:	6a3b      	ldr	r3, [r7, #32]
 800adce:	9300      	str	r3, [sp, #0]
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	687a      	ldr	r2, [r7, #4]
 800add4:	68b9      	ldr	r1, [r7, #8]
 800add6:	68f8      	ldr	r0, [r7, #12]
 800add8:	f000 f850 	bl	800ae7c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800addc:	6978      	ldr	r0, [r7, #20]
 800adde:	f000 f8e3 	bl	800afa8 <prvAddNewTaskToReadyList>
 800ade2:	e001      	b.n	800ade8 <xTaskCreateStatic+0x56>
		}
		else
		{
			xReturn = NULL;
 800ade4:	2300      	movs	r3, #0
 800ade6:	613b      	str	r3, [r7, #16]
		}

		return xReturn;
 800ade8:	693b      	ldr	r3, [r7, #16]
	}
 800adea:	4618      	mov	r0, r3
 800adec:	3718      	adds	r7, #24
 800adee:	46bd      	mov	sp, r7
 800adf0:	bd80      	pop	{r7, pc}

0800adf2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800adf2:	b580      	push	{r7, lr}
 800adf4:	b08c      	sub	sp, #48	@ 0x30
 800adf6:	af04      	add	r7, sp, #16
 800adf8:	60f8      	str	r0, [r7, #12]
 800adfa:	60b9      	str	r1, [r7, #8]
 800adfc:	603b      	str	r3, [r7, #0]
 800adfe:	4613      	mov	r3, r2
 800ae00:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ae02:	88fb      	ldrh	r3, [r7, #6]
 800ae04:	009b      	lsls	r3, r3, #2
 800ae06:	4618      	mov	r0, r3
 800ae08:	f001 fb5e 	bl	800c4c8 <pvPortMalloc>
 800ae0c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ae0e:	697b      	ldr	r3, [r7, #20]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d00e      	beq.n	800ae32 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ae14:	20a8      	movs	r0, #168	@ 0xa8
 800ae16:	f001 fb57 	bl	800c4c8 <pvPortMalloc>
 800ae1a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ae1c:	69fb      	ldr	r3, [r7, #28]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d003      	beq.n	800ae2a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ae22:	69fb      	ldr	r3, [r7, #28]
 800ae24:	697a      	ldr	r2, [r7, #20]
 800ae26:	631a      	str	r2, [r3, #48]	@ 0x30
 800ae28:	e005      	b.n	800ae36 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ae2a:	6978      	ldr	r0, [r7, #20]
 800ae2c:	f001 fbe6 	bl	800c5fc <vPortFree>
 800ae30:	e001      	b.n	800ae36 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ae32:	2300      	movs	r3, #0
 800ae34:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ae36:	69fb      	ldr	r3, [r7, #28]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d017      	beq.n	800ae6c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ae3c:	69fb      	ldr	r3, [r7, #28]
 800ae3e:	2200      	movs	r2, #0
 800ae40:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ae44:	88fa      	ldrh	r2, [r7, #6]
 800ae46:	2300      	movs	r3, #0
 800ae48:	9303      	str	r3, [sp, #12]
 800ae4a:	69fb      	ldr	r3, [r7, #28]
 800ae4c:	9302      	str	r3, [sp, #8]
 800ae4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae50:	9301      	str	r3, [sp, #4]
 800ae52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae54:	9300      	str	r3, [sp, #0]
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	68b9      	ldr	r1, [r7, #8]
 800ae5a:	68f8      	ldr	r0, [r7, #12]
 800ae5c:	f000 f80e 	bl	800ae7c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ae60:	69f8      	ldr	r0, [r7, #28]
 800ae62:	f000 f8a1 	bl	800afa8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ae66:	2301      	movs	r3, #1
 800ae68:	61bb      	str	r3, [r7, #24]
 800ae6a:	e002      	b.n	800ae72 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ae6c:	f04f 33ff 	mov.w	r3, #4294967295
 800ae70:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ae72:	69bb      	ldr	r3, [r7, #24]
	}
 800ae74:	4618      	mov	r0, r3
 800ae76:	3720      	adds	r7, #32
 800ae78:	46bd      	mov	sp, r7
 800ae7a:	bd80      	pop	{r7, pc}

0800ae7c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ae7c:	b580      	push	{r7, lr}
 800ae7e:	b086      	sub	sp, #24
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	60f8      	str	r0, [r7, #12]
 800ae84:	60b9      	str	r1, [r7, #8]
 800ae86:	607a      	str	r2, [r7, #4]
 800ae88:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ae8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae8c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	009b      	lsls	r3, r3, #2
 800ae92:	461a      	mov	r2, r3
 800ae94:	21a5      	movs	r1, #165	@ 0xa5
 800ae96:	f002 fc44 	bl	800d722 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ae9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ae9e:	6879      	ldr	r1, [r7, #4]
 800aea0:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800aea4:	440b      	add	r3, r1
 800aea6:	009b      	lsls	r3, r3, #2
 800aea8:	4413      	add	r3, r2
 800aeaa:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800aeac:	693b      	ldr	r3, [r7, #16]
 800aeae:	f023 0307 	bic.w	r3, r3, #7
 800aeb2:	613b      	str	r3, [r7, #16]
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800aeb4:	68bb      	ldr	r3, [r7, #8]
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d01f      	beq.n	800aefa <prvInitialiseNewTask+0x7e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aeba:	2300      	movs	r3, #0
 800aebc:	617b      	str	r3, [r7, #20]
 800aebe:	e012      	b.n	800aee6 <prvInitialiseNewTask+0x6a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800aec0:	68ba      	ldr	r2, [r7, #8]
 800aec2:	697b      	ldr	r3, [r7, #20]
 800aec4:	4413      	add	r3, r2
 800aec6:	7819      	ldrb	r1, [r3, #0]
 800aec8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aeca:	697b      	ldr	r3, [r7, #20]
 800aecc:	4413      	add	r3, r2
 800aece:	3334      	adds	r3, #52	@ 0x34
 800aed0:	460a      	mov	r2, r1
 800aed2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800aed4:	68ba      	ldr	r2, [r7, #8]
 800aed6:	697b      	ldr	r3, [r7, #20]
 800aed8:	4413      	add	r3, r2
 800aeda:	781b      	ldrb	r3, [r3, #0]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d006      	beq.n	800aeee <prvInitialiseNewTask+0x72>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aee0:	697b      	ldr	r3, [r7, #20]
 800aee2:	3301      	adds	r3, #1
 800aee4:	617b      	str	r3, [r7, #20]
 800aee6:	697b      	ldr	r3, [r7, #20]
 800aee8:	2b0f      	cmp	r3, #15
 800aeea:	d9e9      	bls.n	800aec0 <prvInitialiseNewTask+0x44>
 800aeec:	e000      	b.n	800aef0 <prvInitialiseNewTask+0x74>
			{
				break;
 800aeee:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800aef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aef2:	2200      	movs	r2, #0
 800aef4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800aef8:	e003      	b.n	800af02 <prvInitialiseNewTask+0x86>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800aefa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aefc:	2200      	movs	r2, #0
 800aefe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800af02:	6a3b      	ldr	r3, [r7, #32]
 800af04:	2b37      	cmp	r3, #55	@ 0x37
 800af06:	d901      	bls.n	800af0c <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800af08:	2337      	movs	r3, #55	@ 0x37
 800af0a:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800af0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af0e:	6a3a      	ldr	r2, [r7, #32]
 800af10:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800af12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af14:	6a3a      	ldr	r2, [r7, #32]
 800af16:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800af18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af1a:	2200      	movs	r2, #0
 800af1c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800af1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af20:	3304      	adds	r3, #4
 800af22:	4618      	mov	r0, r3
 800af24:	f7ff f920 	bl	800a168 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800af28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af2a:	3318      	adds	r3, #24
 800af2c:	4618      	mov	r0, r3
 800af2e:	f7ff f91b 	bl	800a168 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800af32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800af36:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af38:	6a3b      	ldr	r3, [r7, #32]
 800af3a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800af3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af40:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800af42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800af46:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800af48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af4a:	2200      	movs	r2, #0
 800af4c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800af50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af52:	2200      	movs	r2, #0
 800af54:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800af58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af5a:	3354      	adds	r3, #84	@ 0x54
 800af5c:	224c      	movs	r2, #76	@ 0x4c
 800af5e:	2100      	movs	r1, #0
 800af60:	4618      	mov	r0, r3
 800af62:	f002 fbde 	bl	800d722 <memset>
 800af66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af68:	4a0c      	ldr	r2, [pc, #48]	@ (800af9c <prvInitialiseNewTask+0x120>)
 800af6a:	659a      	str	r2, [r3, #88]	@ 0x58
 800af6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af6e:	4a0c      	ldr	r2, [pc, #48]	@ (800afa0 <prvInitialiseNewTask+0x124>)
 800af70:	65da      	str	r2, [r3, #92]	@ 0x5c
 800af72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af74:	4a0b      	ldr	r2, [pc, #44]	@ (800afa4 <prvInitialiseNewTask+0x128>)
 800af76:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800af78:	683a      	ldr	r2, [r7, #0]
 800af7a:	68f9      	ldr	r1, [r7, #12]
 800af7c:	6938      	ldr	r0, [r7, #16]
 800af7e:	f001 f949 	bl	800c214 <pxPortInitialiseStack>
 800af82:	4602      	mov	r2, r0
 800af84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af86:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800af88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d002      	beq.n	800af94 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800af8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800af92:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800af94:	bf00      	nop
 800af96:	3718      	adds	r7, #24
 800af98:	46bd      	mov	sp, r7
 800af9a:	bd80      	pop	{r7, pc}
 800af9c:	24004f6c 	.word	0x24004f6c
 800afa0:	24004fd4 	.word	0x24004fd4
 800afa4:	2400503c 	.word	0x2400503c

0800afa8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b082      	sub	sp, #8
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800afb0:	f001 f9d0 	bl	800c354 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800afb4:	4b2d      	ldr	r3, [pc, #180]	@ (800b06c <prvAddNewTaskToReadyList+0xc4>)
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	3301      	adds	r3, #1
 800afba:	4a2c      	ldr	r2, [pc, #176]	@ (800b06c <prvAddNewTaskToReadyList+0xc4>)
 800afbc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800afbe:	4b2c      	ldr	r3, [pc, #176]	@ (800b070 <prvAddNewTaskToReadyList+0xc8>)
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d109      	bne.n	800afda <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800afc6:	4a2a      	ldr	r2, [pc, #168]	@ (800b070 <prvAddNewTaskToReadyList+0xc8>)
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800afcc:	4b27      	ldr	r3, [pc, #156]	@ (800b06c <prvAddNewTaskToReadyList+0xc4>)
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	2b01      	cmp	r3, #1
 800afd2:	d110      	bne.n	800aff6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800afd4:	f000 fbe0 	bl	800b798 <prvInitialiseTaskLists>
 800afd8:	e00d      	b.n	800aff6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800afda:	4b26      	ldr	r3, [pc, #152]	@ (800b074 <prvAddNewTaskToReadyList+0xcc>)
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d109      	bne.n	800aff6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800afe2:	4b23      	ldr	r3, [pc, #140]	@ (800b070 <prvAddNewTaskToReadyList+0xc8>)
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afec:	429a      	cmp	r2, r3
 800afee:	d802      	bhi.n	800aff6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800aff0:	4a1f      	ldr	r2, [pc, #124]	@ (800b070 <prvAddNewTaskToReadyList+0xc8>)
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800aff6:	4b20      	ldr	r3, [pc, #128]	@ (800b078 <prvAddNewTaskToReadyList+0xd0>)
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	3301      	adds	r3, #1
 800affc:	4a1e      	ldr	r2, [pc, #120]	@ (800b078 <prvAddNewTaskToReadyList+0xd0>)
 800affe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b000:	4b1d      	ldr	r3, [pc, #116]	@ (800b078 <prvAddNewTaskToReadyList+0xd0>)
 800b002:	681a      	ldr	r2, [r3, #0]
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b00c:	4b1b      	ldr	r3, [pc, #108]	@ (800b07c <prvAddNewTaskToReadyList+0xd4>)
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	429a      	cmp	r2, r3
 800b012:	d903      	bls.n	800b01c <prvAddNewTaskToReadyList+0x74>
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b018:	4a18      	ldr	r2, [pc, #96]	@ (800b07c <prvAddNewTaskToReadyList+0xd4>)
 800b01a:	6013      	str	r3, [r2, #0]
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b020:	4613      	mov	r3, r2
 800b022:	009b      	lsls	r3, r3, #2
 800b024:	4413      	add	r3, r2
 800b026:	009b      	lsls	r3, r3, #2
 800b028:	4a15      	ldr	r2, [pc, #84]	@ (800b080 <prvAddNewTaskToReadyList+0xd8>)
 800b02a:	441a      	add	r2, r3
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	3304      	adds	r3, #4
 800b030:	4619      	mov	r1, r3
 800b032:	4610      	mov	r0, r2
 800b034:	f7ff f8a5 	bl	800a182 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b038:	f001 f9a6 	bl	800c388 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b03c:	4b0d      	ldr	r3, [pc, #52]	@ (800b074 <prvAddNewTaskToReadyList+0xcc>)
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d00e      	beq.n	800b062 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b044:	4b0a      	ldr	r3, [pc, #40]	@ (800b070 <prvAddNewTaskToReadyList+0xc8>)
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b04e:	429a      	cmp	r2, r3
 800b050:	d207      	bcs.n	800b062 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b052:	4b0c      	ldr	r3, [pc, #48]	@ (800b084 <prvAddNewTaskToReadyList+0xdc>)
 800b054:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b058:	601a      	str	r2, [r3, #0]
 800b05a:	f3bf 8f4f 	dsb	sy
 800b05e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b062:	bf00      	nop
 800b064:	3708      	adds	r7, #8
 800b066:	46bd      	mov	sp, r7
 800b068:	bd80      	pop	{r7, pc}
 800b06a:	bf00      	nop
 800b06c:	240011f0 	.word	0x240011f0
 800b070:	24000d1c 	.word	0x24000d1c
 800b074:	240011fc 	.word	0x240011fc
 800b078:	2400120c 	.word	0x2400120c
 800b07c:	240011f8 	.word	0x240011f8
 800b080:	24000d20 	.word	0x24000d20
 800b084:	e000ed04 	.word	0xe000ed04

0800b088 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b086      	sub	sp, #24
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
 800b090:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800b092:	2300      	movs	r3, #0
 800b094:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0U ) );
		configASSERT( uxSchedulerSuspended == 0 );

		vTaskSuspendAll();
 800b096:	f000 f8cb 	bl	800b230 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800b09a:	4b21      	ldr	r3, [pc, #132]	@ (800b120 <vTaskDelayUntil+0x98>)
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	683a      	ldr	r2, [r7, #0]
 800b0a6:	4413      	add	r3, r2
 800b0a8:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	693a      	ldr	r2, [r7, #16]
 800b0b0:	429a      	cmp	r2, r3
 800b0b2:	d20b      	bcs.n	800b0cc <vTaskDelayUntil+0x44>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	68fa      	ldr	r2, [r7, #12]
 800b0ba:	429a      	cmp	r2, r3
 800b0bc:	d211      	bcs.n	800b0e2 <vTaskDelayUntil+0x5a>
 800b0be:	68fa      	ldr	r2, [r7, #12]
 800b0c0:	693b      	ldr	r3, [r7, #16]
 800b0c2:	429a      	cmp	r2, r3
 800b0c4:	d90d      	bls.n	800b0e2 <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
 800b0c6:	2301      	movs	r3, #1
 800b0c8:	617b      	str	r3, [r7, #20]
 800b0ca:	e00a      	b.n	800b0e2 <vTaskDelayUntil+0x5a>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	68fa      	ldr	r2, [r7, #12]
 800b0d2:	429a      	cmp	r2, r3
 800b0d4:	d303      	bcc.n	800b0de <vTaskDelayUntil+0x56>
 800b0d6:	68fa      	ldr	r2, [r7, #12]
 800b0d8:	693b      	ldr	r3, [r7, #16]
 800b0da:	429a      	cmp	r2, r3
 800b0dc:	d901      	bls.n	800b0e2 <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
 800b0de:	2301      	movs	r3, #1
 800b0e0:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	68fa      	ldr	r2, [r7, #12]
 800b0e6:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800b0e8:	697b      	ldr	r3, [r7, #20]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d006      	beq.n	800b0fc <vTaskDelayUntil+0x74>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800b0ee:	68fa      	ldr	r2, [r7, #12]
 800b0f0:	693b      	ldr	r3, [r7, #16]
 800b0f2:	1ad3      	subs	r3, r2, r3
 800b0f4:	2100      	movs	r1, #0
 800b0f6:	4618      	mov	r0, r3
 800b0f8:	f000 fd46 	bl	800bb88 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800b0fc:	f000 f8a6 	bl	800b24c <xTaskResumeAll>
 800b100:	60b8      	str	r0, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b102:	68bb      	ldr	r3, [r7, #8]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d107      	bne.n	800b118 <vTaskDelayUntil+0x90>
		{
			portYIELD_WITHIN_API();
 800b108:	4b06      	ldr	r3, [pc, #24]	@ (800b124 <vTaskDelayUntil+0x9c>)
 800b10a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b10e:	601a      	str	r2, [r3, #0]
 800b110:	f3bf 8f4f 	dsb	sy
 800b114:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b118:	bf00      	nop
 800b11a:	3718      	adds	r7, #24
 800b11c:	46bd      	mov	sp, r7
 800b11e:	bd80      	pop	{r7, pc}
 800b120:	240011f4 	.word	0x240011f4
 800b124:	e000ed04 	.word	0xe000ed04

0800b128 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b084      	sub	sp, #16
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b130:	2300      	movs	r3, #0
 800b132:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d008      	beq.n	800b14c <vTaskDelay+0x24>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
 800b13a:	f000 f879 	bl	800b230 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b13e:	2100      	movs	r1, #0
 800b140:	6878      	ldr	r0, [r7, #4]
 800b142:	f000 fd21 	bl	800bb88 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b146:	f000 f881 	bl	800b24c <xTaskResumeAll>
 800b14a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d107      	bne.n	800b162 <vTaskDelay+0x3a>
		{
			portYIELD_WITHIN_API();
 800b152:	4b06      	ldr	r3, [pc, #24]	@ (800b16c <vTaskDelay+0x44>)
 800b154:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b158:	601a      	str	r2, [r3, #0]
 800b15a:	f3bf 8f4f 	dsb	sy
 800b15e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b162:	bf00      	nop
 800b164:	3710      	adds	r7, #16
 800b166:	46bd      	mov	sp, r7
 800b168:	bd80      	pop	{r7, pc}
 800b16a:	bf00      	nop
 800b16c:	e000ed04 	.word	0xe000ed04

0800b170 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b08a      	sub	sp, #40	@ 0x28
 800b174:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b176:	2300      	movs	r3, #0
 800b178:	60fb      	str	r3, [r7, #12]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b17a:	2300      	movs	r3, #0
 800b17c:	60bb      	str	r3, [r7, #8]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b17e:	1d3a      	adds	r2, r7, #4
 800b180:	f107 0108 	add.w	r1, r7, #8
 800b184:	f107 030c 	add.w	r3, r7, #12
 800b188:	4618      	mov	r0, r3
 800b18a:	f7fe ff99 	bl	800a0c0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b18e:	6879      	ldr	r1, [r7, #4]
 800b190:	68bb      	ldr	r3, [r7, #8]
 800b192:	68fa      	ldr	r2, [r7, #12]
 800b194:	9202      	str	r2, [sp, #8]
 800b196:	9301      	str	r3, [sp, #4]
 800b198:	2300      	movs	r3, #0
 800b19a:	9300      	str	r3, [sp, #0]
 800b19c:	2300      	movs	r3, #0
 800b19e:	460a      	mov	r2, r1
 800b1a0:	491b      	ldr	r1, [pc, #108]	@ (800b210 <vTaskStartScheduler+0xa0>)
 800b1a2:	481c      	ldr	r0, [pc, #112]	@ (800b214 <vTaskStartScheduler+0xa4>)
 800b1a4:	f7ff fdf5 	bl	800ad92 <xTaskCreateStatic>
 800b1a8:	4603      	mov	r3, r0
 800b1aa:	4a1b      	ldr	r2, [pc, #108]	@ (800b218 <vTaskStartScheduler+0xa8>)
 800b1ac:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b1ae:	4b1a      	ldr	r3, [pc, #104]	@ (800b218 <vTaskStartScheduler+0xa8>)
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d002      	beq.n	800b1bc <vTaskStartScheduler+0x4c>
		{
			xReturn = pdPASS;
 800b1b6:	2301      	movs	r3, #1
 800b1b8:	617b      	str	r3, [r7, #20]
 800b1ba:	e001      	b.n	800b1c0 <vTaskStartScheduler+0x50>
		}
		else
		{
			xReturn = pdFAIL;
 800b1bc:	2300      	movs	r3, #0
 800b1be:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b1c0:	697b      	ldr	r3, [r7, #20]
 800b1c2:	2b01      	cmp	r3, #1
 800b1c4:	d102      	bne.n	800b1cc <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 800b1c6:	f000 fd33 	bl	800bc30 <xTimerCreateTimerTask>
 800b1ca:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b1cc:	697b      	ldr	r3, [r7, #20]
 800b1ce:	2b01      	cmp	r3, #1
 800b1d0:	d11a      	bne.n	800b208 <vTaskStartScheduler+0x98>
	__asm volatile
 800b1d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1d6:	f383 8811 	msr	BASEPRI, r3
 800b1da:	f3bf 8f6f 	isb	sy
 800b1de:	f3bf 8f4f 	dsb	sy
 800b1e2:	613b      	str	r3, [r7, #16]
}
 800b1e4:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b1e6:	4b0d      	ldr	r3, [pc, #52]	@ (800b21c <vTaskStartScheduler+0xac>)
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	3354      	adds	r3, #84	@ 0x54
 800b1ec:	4a0c      	ldr	r2, [pc, #48]	@ (800b220 <vTaskStartScheduler+0xb0>)
 800b1ee:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b1f0:	4b0c      	ldr	r3, [pc, #48]	@ (800b224 <vTaskStartScheduler+0xb4>)
 800b1f2:	f04f 32ff 	mov.w	r2, #4294967295
 800b1f6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b1f8:	4b0b      	ldr	r3, [pc, #44]	@ (800b228 <vTaskStartScheduler+0xb8>)
 800b1fa:	2201      	movs	r2, #1
 800b1fc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b1fe:	4b0b      	ldr	r3, [pc, #44]	@ (800b22c <vTaskStartScheduler+0xbc>)
 800b200:	2200      	movs	r2, #0
 800b202:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b204:	f001 f87c 	bl	800c300 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b208:	bf00      	nop
 800b20a:	3718      	adds	r7, #24
 800b20c:	46bd      	mov	sp, r7
 800b20e:	bd80      	pop	{r7, pc}
 800b210:	08011070 	.word	0x08011070
 800b214:	0800b769 	.word	0x0800b769
 800b218:	24001214 	.word	0x24001214
 800b21c:	24000d1c 	.word	0x24000d1c
 800b220:	24000020 	.word	0x24000020
 800b224:	24001210 	.word	0x24001210
 800b228:	240011fc 	.word	0x240011fc
 800b22c:	240011f4 	.word	0x240011f4

0800b230 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b230:	b480      	push	{r7}
 800b232:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b234:	4b04      	ldr	r3, [pc, #16]	@ (800b248 <vTaskSuspendAll+0x18>)
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	3301      	adds	r3, #1
 800b23a:	4a03      	ldr	r2, [pc, #12]	@ (800b248 <vTaskSuspendAll+0x18>)
 800b23c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b23e:	bf00      	nop
 800b240:	46bd      	mov	sp, r7
 800b242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b246:	4770      	bx	lr
 800b248:	24001218 	.word	0x24001218

0800b24c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	b084      	sub	sp, #16
 800b250:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b252:	2300      	movs	r3, #0
 800b254:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b256:	2300      	movs	r3, #0
 800b258:	60bb      	str	r3, [r7, #8]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b25a:	f001 f87b 	bl	800c354 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b25e:	4b39      	ldr	r3, [pc, #228]	@ (800b344 <xTaskResumeAll+0xf8>)
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	3b01      	subs	r3, #1
 800b264:	4a37      	ldr	r2, [pc, #220]	@ (800b344 <xTaskResumeAll+0xf8>)
 800b266:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b268:	4b36      	ldr	r3, [pc, #216]	@ (800b344 <xTaskResumeAll+0xf8>)
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d162      	bne.n	800b336 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b270:	4b35      	ldr	r3, [pc, #212]	@ (800b348 <xTaskResumeAll+0xfc>)
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d05e      	beq.n	800b336 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b278:	e02f      	b.n	800b2da <xTaskResumeAll+0x8e>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b27a:	4b34      	ldr	r3, [pc, #208]	@ (800b34c <xTaskResumeAll+0x100>)
 800b27c:	68db      	ldr	r3, [r3, #12]
 800b27e:	68db      	ldr	r3, [r3, #12]
 800b280:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	3318      	adds	r3, #24
 800b286:	4618      	mov	r0, r3
 800b288:	f7fe ffd8 	bl	800a23c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	3304      	adds	r3, #4
 800b290:	4618      	mov	r0, r3
 800b292:	f7fe ffd3 	bl	800a23c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b29a:	4b2d      	ldr	r3, [pc, #180]	@ (800b350 <xTaskResumeAll+0x104>)
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	429a      	cmp	r2, r3
 800b2a0:	d903      	bls.n	800b2aa <xTaskResumeAll+0x5e>
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2a6:	4a2a      	ldr	r2, [pc, #168]	@ (800b350 <xTaskResumeAll+0x104>)
 800b2a8:	6013      	str	r3, [r2, #0]
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2ae:	4613      	mov	r3, r2
 800b2b0:	009b      	lsls	r3, r3, #2
 800b2b2:	4413      	add	r3, r2
 800b2b4:	009b      	lsls	r3, r3, #2
 800b2b6:	4a27      	ldr	r2, [pc, #156]	@ (800b354 <xTaskResumeAll+0x108>)
 800b2b8:	441a      	add	r2, r3
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	3304      	adds	r3, #4
 800b2be:	4619      	mov	r1, r3
 800b2c0:	4610      	mov	r0, r2
 800b2c2:	f7fe ff5e 	bl	800a182 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2ca:	4b23      	ldr	r3, [pc, #140]	@ (800b358 <xTaskResumeAll+0x10c>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2d0:	429a      	cmp	r2, r3
 800b2d2:	d302      	bcc.n	800b2da <xTaskResumeAll+0x8e>
					{
						xYieldPending = pdTRUE;
 800b2d4:	4b21      	ldr	r3, [pc, #132]	@ (800b35c <xTaskResumeAll+0x110>)
 800b2d6:	2201      	movs	r2, #1
 800b2d8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b2da:	4b1c      	ldr	r3, [pc, #112]	@ (800b34c <xTaskResumeAll+0x100>)
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d1cb      	bne.n	800b27a <xTaskResumeAll+0x2e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d001      	beq.n	800b2ec <xTaskResumeAll+0xa0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b2e8:	f000 fae8 	bl	800b8bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b2ec:	4b1c      	ldr	r3, [pc, #112]	@ (800b360 <xTaskResumeAll+0x114>)
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d010      	beq.n	800b31a <xTaskResumeAll+0xce>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b2f8:	f000 f846 	bl	800b388 <xTaskIncrementTick>
 800b2fc:	4603      	mov	r3, r0
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d002      	beq.n	800b308 <xTaskResumeAll+0xbc>
							{
								xYieldPending = pdTRUE;
 800b302:	4b16      	ldr	r3, [pc, #88]	@ (800b35c <xTaskResumeAll+0x110>)
 800b304:	2201      	movs	r2, #1
 800b306:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	3b01      	subs	r3, #1
 800b30c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d1f1      	bne.n	800b2f8 <xTaskResumeAll+0xac>

						xPendedTicks = 0;
 800b314:	4b12      	ldr	r3, [pc, #72]	@ (800b360 <xTaskResumeAll+0x114>)
 800b316:	2200      	movs	r2, #0
 800b318:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b31a:	4b10      	ldr	r3, [pc, #64]	@ (800b35c <xTaskResumeAll+0x110>)
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d009      	beq.n	800b336 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b322:	2301      	movs	r3, #1
 800b324:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b326:	4b0f      	ldr	r3, [pc, #60]	@ (800b364 <xTaskResumeAll+0x118>)
 800b328:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b32c:	601a      	str	r2, [r3, #0]
 800b32e:	f3bf 8f4f 	dsb	sy
 800b332:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b336:	f001 f827 	bl	800c388 <vPortExitCritical>

	return xAlreadyYielded;
 800b33a:	68bb      	ldr	r3, [r7, #8]
}
 800b33c:	4618      	mov	r0, r3
 800b33e:	3710      	adds	r7, #16
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}
 800b344:	24001218 	.word	0x24001218
 800b348:	240011f0 	.word	0x240011f0
 800b34c:	240011b0 	.word	0x240011b0
 800b350:	240011f8 	.word	0x240011f8
 800b354:	24000d20 	.word	0x24000d20
 800b358:	24000d1c 	.word	0x24000d1c
 800b35c:	24001204 	.word	0x24001204
 800b360:	24001200 	.word	0x24001200
 800b364:	e000ed04 	.word	0xe000ed04

0800b368 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b368:	b480      	push	{r7}
 800b36a:	b083      	sub	sp, #12
 800b36c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b36e:	4b05      	ldr	r3, [pc, #20]	@ (800b384 <xTaskGetTickCount+0x1c>)
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b374:	687b      	ldr	r3, [r7, #4]
}
 800b376:	4618      	mov	r0, r3
 800b378:	370c      	adds	r7, #12
 800b37a:	46bd      	mov	sp, r7
 800b37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b380:	4770      	bx	lr
 800b382:	bf00      	nop
 800b384:	240011f4 	.word	0x240011f4

0800b388 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	b086      	sub	sp, #24
 800b38c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b38e:	2300      	movs	r3, #0
 800b390:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b392:	4b46      	ldr	r3, [pc, #280]	@ (800b4ac <xTaskIncrementTick+0x124>)
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d17e      	bne.n	800b498 <xTaskIncrementTick+0x110>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b39a:	4b45      	ldr	r3, [pc, #276]	@ (800b4b0 <xTaskIncrementTick+0x128>)
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	3301      	adds	r3, #1
 800b3a0:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b3a2:	4a43      	ldr	r2, [pc, #268]	@ (800b4b0 <xTaskIncrementTick+0x128>)
 800b3a4:	693b      	ldr	r3, [r7, #16]
 800b3a6:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b3a8:	693b      	ldr	r3, [r7, #16]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d110      	bne.n	800b3d0 <xTaskIncrementTick+0x48>
		{
			taskSWITCH_DELAYED_LISTS();
 800b3ae:	4b41      	ldr	r3, [pc, #260]	@ (800b4b4 <xTaskIncrementTick+0x12c>)
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	60fb      	str	r3, [r7, #12]
 800b3b4:	4b40      	ldr	r3, [pc, #256]	@ (800b4b8 <xTaskIncrementTick+0x130>)
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	4a3e      	ldr	r2, [pc, #248]	@ (800b4b4 <xTaskIncrementTick+0x12c>)
 800b3ba:	6013      	str	r3, [r2, #0]
 800b3bc:	4a3e      	ldr	r2, [pc, #248]	@ (800b4b8 <xTaskIncrementTick+0x130>)
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	6013      	str	r3, [r2, #0]
 800b3c2:	4b3e      	ldr	r3, [pc, #248]	@ (800b4bc <xTaskIncrementTick+0x134>)
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	3301      	adds	r3, #1
 800b3c8:	4a3c      	ldr	r2, [pc, #240]	@ (800b4bc <xTaskIncrementTick+0x134>)
 800b3ca:	6013      	str	r3, [r2, #0]
 800b3cc:	f000 fa76 	bl	800b8bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b3d0:	4b3b      	ldr	r3, [pc, #236]	@ (800b4c0 <xTaskIncrementTick+0x138>)
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	693a      	ldr	r2, [r7, #16]
 800b3d6:	429a      	cmp	r2, r3
 800b3d8:	d349      	bcc.n	800b46e <xTaskIncrementTick+0xe6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b3da:	4b36      	ldr	r3, [pc, #216]	@ (800b4b4 <xTaskIncrementTick+0x12c>)
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d104      	bne.n	800b3ee <xTaskIncrementTick+0x66>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b3e4:	4b36      	ldr	r3, [pc, #216]	@ (800b4c0 <xTaskIncrementTick+0x138>)
 800b3e6:	f04f 32ff 	mov.w	r2, #4294967295
 800b3ea:	601a      	str	r2, [r3, #0]
					break;
 800b3ec:	e03f      	b.n	800b46e <xTaskIncrementTick+0xe6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b3ee:	4b31      	ldr	r3, [pc, #196]	@ (800b4b4 <xTaskIncrementTick+0x12c>)
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	68db      	ldr	r3, [r3, #12]
 800b3f4:	68db      	ldr	r3, [r3, #12]
 800b3f6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b3f8:	68bb      	ldr	r3, [r7, #8]
 800b3fa:	685b      	ldr	r3, [r3, #4]
 800b3fc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b3fe:	693a      	ldr	r2, [r7, #16]
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	429a      	cmp	r2, r3
 800b404:	d203      	bcs.n	800b40e <xTaskIncrementTick+0x86>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b406:	4a2e      	ldr	r2, [pc, #184]	@ (800b4c0 <xTaskIncrementTick+0x138>)
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b40c:	e02f      	b.n	800b46e <xTaskIncrementTick+0xe6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b40e:	68bb      	ldr	r3, [r7, #8]
 800b410:	3304      	adds	r3, #4
 800b412:	4618      	mov	r0, r3
 800b414:	f7fe ff12 	bl	800a23c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b418:	68bb      	ldr	r3, [r7, #8]
 800b41a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d004      	beq.n	800b42a <xTaskIncrementTick+0xa2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b420:	68bb      	ldr	r3, [r7, #8]
 800b422:	3318      	adds	r3, #24
 800b424:	4618      	mov	r0, r3
 800b426:	f7fe ff09 	bl	800a23c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b42a:	68bb      	ldr	r3, [r7, #8]
 800b42c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b42e:	4b25      	ldr	r3, [pc, #148]	@ (800b4c4 <xTaskIncrementTick+0x13c>)
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	429a      	cmp	r2, r3
 800b434:	d903      	bls.n	800b43e <xTaskIncrementTick+0xb6>
 800b436:	68bb      	ldr	r3, [r7, #8]
 800b438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b43a:	4a22      	ldr	r2, [pc, #136]	@ (800b4c4 <xTaskIncrementTick+0x13c>)
 800b43c:	6013      	str	r3, [r2, #0]
 800b43e:	68bb      	ldr	r3, [r7, #8]
 800b440:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b442:	4613      	mov	r3, r2
 800b444:	009b      	lsls	r3, r3, #2
 800b446:	4413      	add	r3, r2
 800b448:	009b      	lsls	r3, r3, #2
 800b44a:	4a1f      	ldr	r2, [pc, #124]	@ (800b4c8 <xTaskIncrementTick+0x140>)
 800b44c:	441a      	add	r2, r3
 800b44e:	68bb      	ldr	r3, [r7, #8]
 800b450:	3304      	adds	r3, #4
 800b452:	4619      	mov	r1, r3
 800b454:	4610      	mov	r0, r2
 800b456:	f7fe fe94 	bl	800a182 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b45a:	68bb      	ldr	r3, [r7, #8]
 800b45c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b45e:	4b1b      	ldr	r3, [pc, #108]	@ (800b4cc <xTaskIncrementTick+0x144>)
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b464:	429a      	cmp	r2, r3
 800b466:	d3b8      	bcc.n	800b3da <xTaskIncrementTick+0x52>
						{
							xSwitchRequired = pdTRUE;
 800b468:	2301      	movs	r3, #1
 800b46a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b46c:	e7b5      	b.n	800b3da <xTaskIncrementTick+0x52>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b46e:	4b17      	ldr	r3, [pc, #92]	@ (800b4cc <xTaskIncrementTick+0x144>)
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b474:	4914      	ldr	r1, [pc, #80]	@ (800b4c8 <xTaskIncrementTick+0x140>)
 800b476:	4613      	mov	r3, r2
 800b478:	009b      	lsls	r3, r3, #2
 800b47a:	4413      	add	r3, r2
 800b47c:	009b      	lsls	r3, r3, #2
 800b47e:	440b      	add	r3, r1
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	2b01      	cmp	r3, #1
 800b484:	d901      	bls.n	800b48a <xTaskIncrementTick+0x102>
			{
				xSwitchRequired = pdTRUE;
 800b486:	2301      	movs	r3, #1
 800b488:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b48a:	4b11      	ldr	r3, [pc, #68]	@ (800b4d0 <xTaskIncrementTick+0x148>)
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d007      	beq.n	800b4a2 <xTaskIncrementTick+0x11a>
			{
				xSwitchRequired = pdTRUE;
 800b492:	2301      	movs	r3, #1
 800b494:	617b      	str	r3, [r7, #20]
 800b496:	e004      	b.n	800b4a2 <xTaskIncrementTick+0x11a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b498:	4b0e      	ldr	r3, [pc, #56]	@ (800b4d4 <xTaskIncrementTick+0x14c>)
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	3301      	adds	r3, #1
 800b49e:	4a0d      	ldr	r2, [pc, #52]	@ (800b4d4 <xTaskIncrementTick+0x14c>)
 800b4a0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b4a2:	697b      	ldr	r3, [r7, #20]
}
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	3718      	adds	r7, #24
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	bd80      	pop	{r7, pc}
 800b4ac:	24001218 	.word	0x24001218
 800b4b0:	240011f4 	.word	0x240011f4
 800b4b4:	240011a8 	.word	0x240011a8
 800b4b8:	240011ac 	.word	0x240011ac
 800b4bc:	24001208 	.word	0x24001208
 800b4c0:	24001210 	.word	0x24001210
 800b4c4:	240011f8 	.word	0x240011f8
 800b4c8:	24000d20 	.word	0x24000d20
 800b4cc:	24000d1c 	.word	0x24000d1c
 800b4d0:	24001204 	.word	0x24001204
 800b4d4:	24001200 	.word	0x24001200

0800b4d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b4d8:	b480      	push	{r7}
 800b4da:	b083      	sub	sp, #12
 800b4dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b4de:	4b23      	ldr	r3, [pc, #140]	@ (800b56c <vTaskSwitchContext+0x94>)
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d003      	beq.n	800b4ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b4e6:	4b22      	ldr	r3, [pc, #136]	@ (800b570 <vTaskSwitchContext+0x98>)
 800b4e8:	2201      	movs	r2, #1
 800b4ea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b4ec:	e038      	b.n	800b560 <vTaskSwitchContext+0x88>
		xYieldPending = pdFALSE;
 800b4ee:	4b20      	ldr	r3, [pc, #128]	@ (800b570 <vTaskSwitchContext+0x98>)
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b4f4:	4b1f      	ldr	r3, [pc, #124]	@ (800b574 <vTaskSwitchContext+0x9c>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	607b      	str	r3, [r7, #4]
 800b4fa:	e002      	b.n	800b502 <vTaskSwitchContext+0x2a>
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	3b01      	subs	r3, #1
 800b500:	607b      	str	r3, [r7, #4]
 800b502:	491d      	ldr	r1, [pc, #116]	@ (800b578 <vTaskSwitchContext+0xa0>)
 800b504:	687a      	ldr	r2, [r7, #4]
 800b506:	4613      	mov	r3, r2
 800b508:	009b      	lsls	r3, r3, #2
 800b50a:	4413      	add	r3, r2
 800b50c:	009b      	lsls	r3, r3, #2
 800b50e:	440b      	add	r3, r1
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	2b00      	cmp	r3, #0
 800b514:	d0f2      	beq.n	800b4fc <vTaskSwitchContext+0x24>
 800b516:	687a      	ldr	r2, [r7, #4]
 800b518:	4613      	mov	r3, r2
 800b51a:	009b      	lsls	r3, r3, #2
 800b51c:	4413      	add	r3, r2
 800b51e:	009b      	lsls	r3, r3, #2
 800b520:	4a15      	ldr	r2, [pc, #84]	@ (800b578 <vTaskSwitchContext+0xa0>)
 800b522:	4413      	add	r3, r2
 800b524:	603b      	str	r3, [r7, #0]
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	685b      	ldr	r3, [r3, #4]
 800b52a:	685a      	ldr	r2, [r3, #4]
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	605a      	str	r2, [r3, #4]
 800b530:	683b      	ldr	r3, [r7, #0]
 800b532:	685a      	ldr	r2, [r3, #4]
 800b534:	683b      	ldr	r3, [r7, #0]
 800b536:	3308      	adds	r3, #8
 800b538:	429a      	cmp	r2, r3
 800b53a:	d104      	bne.n	800b546 <vTaskSwitchContext+0x6e>
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	685b      	ldr	r3, [r3, #4]
 800b540:	685a      	ldr	r2, [r3, #4]
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	605a      	str	r2, [r3, #4]
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	685b      	ldr	r3, [r3, #4]
 800b54a:	68db      	ldr	r3, [r3, #12]
 800b54c:	4a0b      	ldr	r2, [pc, #44]	@ (800b57c <vTaskSwitchContext+0xa4>)
 800b54e:	6013      	str	r3, [r2, #0]
 800b550:	4a08      	ldr	r2, [pc, #32]	@ (800b574 <vTaskSwitchContext+0x9c>)
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b556:	4b09      	ldr	r3, [pc, #36]	@ (800b57c <vTaskSwitchContext+0xa4>)
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	3354      	adds	r3, #84	@ 0x54
 800b55c:	4a08      	ldr	r2, [pc, #32]	@ (800b580 <vTaskSwitchContext+0xa8>)
 800b55e:	6013      	str	r3, [r2, #0]
}
 800b560:	bf00      	nop
 800b562:	370c      	adds	r7, #12
 800b564:	46bd      	mov	sp, r7
 800b566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56a:	4770      	bx	lr
 800b56c:	24001218 	.word	0x24001218
 800b570:	24001204 	.word	0x24001204
 800b574:	240011f8 	.word	0x240011f8
 800b578:	24000d20 	.word	0x24000d20
 800b57c:	24000d1c 	.word	0x24000d1c
 800b580:	24000020 	.word	0x24000020

0800b584 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b584:	b580      	push	{r7, lr}
 800b586:	b082      	sub	sp, #8
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
 800b58c:	6039      	str	r1, [r7, #0]

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b58e:	4b07      	ldr	r3, [pc, #28]	@ (800b5ac <vTaskPlaceOnEventList+0x28>)
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	3318      	adds	r3, #24
 800b594:	4619      	mov	r1, r3
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f7fe fe17 	bl	800a1ca <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b59c:	2101      	movs	r1, #1
 800b59e:	6838      	ldr	r0, [r7, #0]
 800b5a0:	f000 faf2 	bl	800bb88 <prvAddCurrentTaskToDelayedList>
}
 800b5a4:	bf00      	nop
 800b5a6:	3708      	adds	r7, #8
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	bd80      	pop	{r7, pc}
 800b5ac:	24000d1c 	.word	0x24000d1c

0800b5b0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b084      	sub	sp, #16
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	60f8      	str	r0, [r7, #12]
 800b5b8:	60b9      	str	r1, [r7, #8]
 800b5ba:	607a      	str	r2, [r7, #4]

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b5bc:	4b0a      	ldr	r3, [pc, #40]	@ (800b5e8 <vTaskPlaceOnEventListRestricted+0x38>)
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	3318      	adds	r3, #24
 800b5c2:	4619      	mov	r1, r3
 800b5c4:	68f8      	ldr	r0, [r7, #12]
 800b5c6:	f7fe fddc 	bl	800a182 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d002      	beq.n	800b5d6 <vTaskPlaceOnEventListRestricted+0x26>
		{
			xTicksToWait = portMAX_DELAY;
 800b5d0:	f04f 33ff 	mov.w	r3, #4294967295
 800b5d4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b5d6:	6879      	ldr	r1, [r7, #4]
 800b5d8:	68b8      	ldr	r0, [r7, #8]
 800b5da:	f000 fad5 	bl	800bb88 <prvAddCurrentTaskToDelayedList>
	}
 800b5de:	bf00      	nop
 800b5e0:	3710      	adds	r7, #16
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	bd80      	pop	{r7, pc}
 800b5e6:	bf00      	nop
 800b5e8:	24000d1c 	.word	0x24000d1c

0800b5ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	b084      	sub	sp, #16
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	68db      	ldr	r3, [r3, #12]
 800b5f8:	68db      	ldr	r3, [r3, #12]
 800b5fa:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b5fc:	68bb      	ldr	r3, [r7, #8]
 800b5fe:	3318      	adds	r3, #24
 800b600:	4618      	mov	r0, r3
 800b602:	f7fe fe1b 	bl	800a23c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b606:	4b1e      	ldr	r3, [pc, #120]	@ (800b680 <xTaskRemoveFromEventList+0x94>)
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d11d      	bne.n	800b64a <xTaskRemoveFromEventList+0x5e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b60e:	68bb      	ldr	r3, [r7, #8]
 800b610:	3304      	adds	r3, #4
 800b612:	4618      	mov	r0, r3
 800b614:	f7fe fe12 	bl	800a23c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b618:	68bb      	ldr	r3, [r7, #8]
 800b61a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b61c:	4b19      	ldr	r3, [pc, #100]	@ (800b684 <xTaskRemoveFromEventList+0x98>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	429a      	cmp	r2, r3
 800b622:	d903      	bls.n	800b62c <xTaskRemoveFromEventList+0x40>
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b628:	4a16      	ldr	r2, [pc, #88]	@ (800b684 <xTaskRemoveFromEventList+0x98>)
 800b62a:	6013      	str	r3, [r2, #0]
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b630:	4613      	mov	r3, r2
 800b632:	009b      	lsls	r3, r3, #2
 800b634:	4413      	add	r3, r2
 800b636:	009b      	lsls	r3, r3, #2
 800b638:	4a13      	ldr	r2, [pc, #76]	@ (800b688 <xTaskRemoveFromEventList+0x9c>)
 800b63a:	441a      	add	r2, r3
 800b63c:	68bb      	ldr	r3, [r7, #8]
 800b63e:	3304      	adds	r3, #4
 800b640:	4619      	mov	r1, r3
 800b642:	4610      	mov	r0, r2
 800b644:	f7fe fd9d 	bl	800a182 <vListInsertEnd>
 800b648:	e005      	b.n	800b656 <xTaskRemoveFromEventList+0x6a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b64a:	68bb      	ldr	r3, [r7, #8]
 800b64c:	3318      	adds	r3, #24
 800b64e:	4619      	mov	r1, r3
 800b650:	480e      	ldr	r0, [pc, #56]	@ (800b68c <xTaskRemoveFromEventList+0xa0>)
 800b652:	f7fe fd96 	bl	800a182 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b656:	68bb      	ldr	r3, [r7, #8]
 800b658:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b65a:	4b0d      	ldr	r3, [pc, #52]	@ (800b690 <xTaskRemoveFromEventList+0xa4>)
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b660:	429a      	cmp	r2, r3
 800b662:	d905      	bls.n	800b670 <xTaskRemoveFromEventList+0x84>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b664:	2301      	movs	r3, #1
 800b666:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b668:	4b0a      	ldr	r3, [pc, #40]	@ (800b694 <xTaskRemoveFromEventList+0xa8>)
 800b66a:	2201      	movs	r2, #1
 800b66c:	601a      	str	r2, [r3, #0]
 800b66e:	e001      	b.n	800b674 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		xReturn = pdFALSE;
 800b670:	2300      	movs	r3, #0
 800b672:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 800b674:	68fb      	ldr	r3, [r7, #12]
}
 800b676:	4618      	mov	r0, r3
 800b678:	3710      	adds	r7, #16
 800b67a:	46bd      	mov	sp, r7
 800b67c:	bd80      	pop	{r7, pc}
 800b67e:	bf00      	nop
 800b680:	24001218 	.word	0x24001218
 800b684:	240011f8 	.word	0x240011f8
 800b688:	24000d20 	.word	0x24000d20
 800b68c:	240011b0 	.word	0x240011b0
 800b690:	24000d1c 	.word	0x24000d1c
 800b694:	24001204 	.word	0x24001204

0800b698 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b698:	b480      	push	{r7}
 800b69a:	b083      	sub	sp, #12
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b6a0:	4b06      	ldr	r3, [pc, #24]	@ (800b6bc <vTaskInternalSetTimeOutState+0x24>)
 800b6a2:	681a      	ldr	r2, [r3, #0]
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b6a8:	4b05      	ldr	r3, [pc, #20]	@ (800b6c0 <vTaskInternalSetTimeOutState+0x28>)
 800b6aa:	681a      	ldr	r2, [r3, #0]
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	605a      	str	r2, [r3, #4]
}
 800b6b0:	bf00      	nop
 800b6b2:	370c      	adds	r7, #12
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ba:	4770      	bx	lr
 800b6bc:	24001208 	.word	0x24001208
 800b6c0:	240011f4 	.word	0x240011f4

0800b6c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b086      	sub	sp, #24
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
 800b6cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
 800b6ce:	f000 fe41 	bl	800c354 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b6d2:	4b1d      	ldr	r3, [pc, #116]	@ (800b748 <xTaskCheckForTimeOut+0x84>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	685b      	ldr	r3, [r3, #4]
 800b6dc:	693a      	ldr	r2, [r7, #16]
 800b6de:	1ad3      	subs	r3, r2, r3
 800b6e0:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b6e2:	683b      	ldr	r3, [r7, #0]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6ea:	d102      	bne.n	800b6f2 <xTaskCheckForTimeOut+0x2e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	617b      	str	r3, [r7, #20]
 800b6f0:	e023      	b.n	800b73a <xTaskCheckForTimeOut+0x76>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681a      	ldr	r2, [r3, #0]
 800b6f6:	4b15      	ldr	r3, [pc, #84]	@ (800b74c <xTaskCheckForTimeOut+0x88>)
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	429a      	cmp	r2, r3
 800b6fc:	d007      	beq.n	800b70e <xTaskCheckForTimeOut+0x4a>
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	685b      	ldr	r3, [r3, #4]
 800b702:	693a      	ldr	r2, [r7, #16]
 800b704:	429a      	cmp	r2, r3
 800b706:	d302      	bcc.n	800b70e <xTaskCheckForTimeOut+0x4a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b708:	2301      	movs	r3, #1
 800b70a:	617b      	str	r3, [r7, #20]
 800b70c:	e015      	b.n	800b73a <xTaskCheckForTimeOut+0x76>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b70e:	683b      	ldr	r3, [r7, #0]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	68fa      	ldr	r2, [r7, #12]
 800b714:	429a      	cmp	r2, r3
 800b716:	d20b      	bcs.n	800b730 <xTaskCheckForTimeOut+0x6c>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b718:	683b      	ldr	r3, [r7, #0]
 800b71a:	681a      	ldr	r2, [r3, #0]
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	1ad2      	subs	r2, r2, r3
 800b720:	683b      	ldr	r3, [r7, #0]
 800b722:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b724:	6878      	ldr	r0, [r7, #4]
 800b726:	f7ff ffb7 	bl	800b698 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b72a:	2300      	movs	r3, #0
 800b72c:	617b      	str	r3, [r7, #20]
 800b72e:	e004      	b.n	800b73a <xTaskCheckForTimeOut+0x76>
		}
		else
		{
			*pxTicksToWait = 0;
 800b730:	683b      	ldr	r3, [r7, #0]
 800b732:	2200      	movs	r2, #0
 800b734:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b736:	2301      	movs	r3, #1
 800b738:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800b73a:	f000 fe25 	bl	800c388 <vPortExitCritical>

	return xReturn;
 800b73e:	697b      	ldr	r3, [r7, #20]
}
 800b740:	4618      	mov	r0, r3
 800b742:	3718      	adds	r7, #24
 800b744:	46bd      	mov	sp, r7
 800b746:	bd80      	pop	{r7, pc}
 800b748:	240011f4 	.word	0x240011f4
 800b74c:	24001208 	.word	0x24001208

0800b750 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b750:	b480      	push	{r7}
 800b752:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b754:	4b03      	ldr	r3, [pc, #12]	@ (800b764 <vTaskMissedYield+0x14>)
 800b756:	2201      	movs	r2, #1
 800b758:	601a      	str	r2, [r3, #0]
}
 800b75a:	bf00      	nop
 800b75c:	46bd      	mov	sp, r7
 800b75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b762:	4770      	bx	lr
 800b764:	24001204 	.word	0x24001204

0800b768 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b082      	sub	sp, #8
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b770:	f000 f852 	bl	800b818 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b774:	4b06      	ldr	r3, [pc, #24]	@ (800b790 <prvIdleTask+0x28>)
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	2b01      	cmp	r3, #1
 800b77a:	d9f9      	bls.n	800b770 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b77c:	4b05      	ldr	r3, [pc, #20]	@ (800b794 <prvIdleTask+0x2c>)
 800b77e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b782:	601a      	str	r2, [r3, #0]
 800b784:	f3bf 8f4f 	dsb	sy
 800b788:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b78c:	e7f0      	b.n	800b770 <prvIdleTask+0x8>
 800b78e:	bf00      	nop
 800b790:	24000d20 	.word	0x24000d20
 800b794:	e000ed04 	.word	0xe000ed04

0800b798 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b798:	b580      	push	{r7, lr}
 800b79a:	b082      	sub	sp, #8
 800b79c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b79e:	2300      	movs	r3, #0
 800b7a0:	607b      	str	r3, [r7, #4]
 800b7a2:	e00c      	b.n	800b7be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b7a4:	687a      	ldr	r2, [r7, #4]
 800b7a6:	4613      	mov	r3, r2
 800b7a8:	009b      	lsls	r3, r3, #2
 800b7aa:	4413      	add	r3, r2
 800b7ac:	009b      	lsls	r3, r3, #2
 800b7ae:	4a12      	ldr	r2, [pc, #72]	@ (800b7f8 <prvInitialiseTaskLists+0x60>)
 800b7b0:	4413      	add	r3, r2
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	f7fe fcb8 	bl	800a128 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	3301      	adds	r3, #1
 800b7bc:	607b      	str	r3, [r7, #4]
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	2b37      	cmp	r3, #55	@ 0x37
 800b7c2:	d9ef      	bls.n	800b7a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b7c4:	480d      	ldr	r0, [pc, #52]	@ (800b7fc <prvInitialiseTaskLists+0x64>)
 800b7c6:	f7fe fcaf 	bl	800a128 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b7ca:	480d      	ldr	r0, [pc, #52]	@ (800b800 <prvInitialiseTaskLists+0x68>)
 800b7cc:	f7fe fcac 	bl	800a128 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b7d0:	480c      	ldr	r0, [pc, #48]	@ (800b804 <prvInitialiseTaskLists+0x6c>)
 800b7d2:	f7fe fca9 	bl	800a128 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b7d6:	480c      	ldr	r0, [pc, #48]	@ (800b808 <prvInitialiseTaskLists+0x70>)
 800b7d8:	f7fe fca6 	bl	800a128 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b7dc:	480b      	ldr	r0, [pc, #44]	@ (800b80c <prvInitialiseTaskLists+0x74>)
 800b7de:	f7fe fca3 	bl	800a128 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b7e2:	4b0b      	ldr	r3, [pc, #44]	@ (800b810 <prvInitialiseTaskLists+0x78>)
 800b7e4:	4a05      	ldr	r2, [pc, #20]	@ (800b7fc <prvInitialiseTaskLists+0x64>)
 800b7e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b7e8:	4b0a      	ldr	r3, [pc, #40]	@ (800b814 <prvInitialiseTaskLists+0x7c>)
 800b7ea:	4a05      	ldr	r2, [pc, #20]	@ (800b800 <prvInitialiseTaskLists+0x68>)
 800b7ec:	601a      	str	r2, [r3, #0]
}
 800b7ee:	bf00      	nop
 800b7f0:	3708      	adds	r7, #8
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	bd80      	pop	{r7, pc}
 800b7f6:	bf00      	nop
 800b7f8:	24000d20 	.word	0x24000d20
 800b7fc:	24001180 	.word	0x24001180
 800b800:	24001194 	.word	0x24001194
 800b804:	240011b0 	.word	0x240011b0
 800b808:	240011c4 	.word	0x240011c4
 800b80c:	240011dc 	.word	0x240011dc
 800b810:	240011a8 	.word	0x240011a8
 800b814:	240011ac 	.word	0x240011ac

0800b818 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b082      	sub	sp, #8
 800b81c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b81e:	e019      	b.n	800b854 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b820:	f000 fd98 	bl	800c354 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b824:	4b10      	ldr	r3, [pc, #64]	@ (800b868 <prvCheckTasksWaitingTermination+0x50>)
 800b826:	68db      	ldr	r3, [r3, #12]
 800b828:	68db      	ldr	r3, [r3, #12]
 800b82a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	3304      	adds	r3, #4
 800b830:	4618      	mov	r0, r3
 800b832:	f7fe fd03 	bl	800a23c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b836:	4b0d      	ldr	r3, [pc, #52]	@ (800b86c <prvCheckTasksWaitingTermination+0x54>)
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	3b01      	subs	r3, #1
 800b83c:	4a0b      	ldr	r2, [pc, #44]	@ (800b86c <prvCheckTasksWaitingTermination+0x54>)
 800b83e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b840:	4b0b      	ldr	r3, [pc, #44]	@ (800b870 <prvCheckTasksWaitingTermination+0x58>)
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	3b01      	subs	r3, #1
 800b846:	4a0a      	ldr	r2, [pc, #40]	@ (800b870 <prvCheckTasksWaitingTermination+0x58>)
 800b848:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b84a:	f000 fd9d 	bl	800c388 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b84e:	6878      	ldr	r0, [r7, #4]
 800b850:	f000 f810 	bl	800b874 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b854:	4b06      	ldr	r3, [pc, #24]	@ (800b870 <prvCheckTasksWaitingTermination+0x58>)
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d1e1      	bne.n	800b820 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b85c:	bf00      	nop
 800b85e:	bf00      	nop
 800b860:	3708      	adds	r7, #8
 800b862:	46bd      	mov	sp, r7
 800b864:	bd80      	pop	{r7, pc}
 800b866:	bf00      	nop
 800b868:	240011c4 	.word	0x240011c4
 800b86c:	240011f0 	.word	0x240011f0
 800b870:	240011d8 	.word	0x240011d8

0800b874 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b874:	b580      	push	{r7, lr}
 800b876:	b082      	sub	sp, #8
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	3354      	adds	r3, #84	@ 0x54
 800b880:	4618      	mov	r0, r3
 800b882:	f001 ff6b 	bl	800d75c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d108      	bne.n	800b8a2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b894:	4618      	mov	r0, r3
 800b896:	f000 feb1 	bl	800c5fc <vPortFree>
				vPortFree( pxTCB );
 800b89a:	6878      	ldr	r0, [r7, #4]
 800b89c:	f000 feae 	bl	800c5fc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b8a0:	e007      	b.n	800b8b2 <prvDeleteTCB+0x3e>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b8a8:	2b01      	cmp	r3, #1
 800b8aa:	d102      	bne.n	800b8b2 <prvDeleteTCB+0x3e>
				vPortFree( pxTCB );
 800b8ac:	6878      	ldr	r0, [r7, #4]
 800b8ae:	f000 fea5 	bl	800c5fc <vPortFree>
	}
 800b8b2:	bf00      	nop
 800b8b4:	3708      	adds	r7, #8
 800b8b6:	46bd      	mov	sp, r7
 800b8b8:	bd80      	pop	{r7, pc}
	...

0800b8bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b8bc:	b480      	push	{r7}
 800b8be:	b083      	sub	sp, #12
 800b8c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b8c2:	4b0c      	ldr	r3, [pc, #48]	@ (800b8f4 <prvResetNextTaskUnblockTime+0x38>)
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d104      	bne.n	800b8d6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b8cc:	4b0a      	ldr	r3, [pc, #40]	@ (800b8f8 <prvResetNextTaskUnblockTime+0x3c>)
 800b8ce:	f04f 32ff 	mov.w	r2, #4294967295
 800b8d2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b8d4:	e008      	b.n	800b8e8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b8d6:	4b07      	ldr	r3, [pc, #28]	@ (800b8f4 <prvResetNextTaskUnblockTime+0x38>)
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	68db      	ldr	r3, [r3, #12]
 800b8dc:	68db      	ldr	r3, [r3, #12]
 800b8de:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	685b      	ldr	r3, [r3, #4]
 800b8e4:	4a04      	ldr	r2, [pc, #16]	@ (800b8f8 <prvResetNextTaskUnblockTime+0x3c>)
 800b8e6:	6013      	str	r3, [r2, #0]
}
 800b8e8:	bf00      	nop
 800b8ea:	370c      	adds	r7, #12
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f2:	4770      	bx	lr
 800b8f4:	240011a8 	.word	0x240011a8
 800b8f8:	24001210 	.word	0x24001210

0800b8fc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b8fc:	b480      	push	{r7}
 800b8fe:	b083      	sub	sp, #12
 800b900:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b902:	4b0b      	ldr	r3, [pc, #44]	@ (800b930 <xTaskGetSchedulerState+0x34>)
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	2b00      	cmp	r3, #0
 800b908:	d102      	bne.n	800b910 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b90a:	2301      	movs	r3, #1
 800b90c:	607b      	str	r3, [r7, #4]
 800b90e:	e008      	b.n	800b922 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b910:	4b08      	ldr	r3, [pc, #32]	@ (800b934 <xTaskGetSchedulerState+0x38>)
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d102      	bne.n	800b91e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b918:	2302      	movs	r3, #2
 800b91a:	607b      	str	r3, [r7, #4]
 800b91c:	e001      	b.n	800b922 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b91e:	2300      	movs	r3, #0
 800b920:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b922:	687b      	ldr	r3, [r7, #4]
	}
 800b924:	4618      	mov	r0, r3
 800b926:	370c      	adds	r7, #12
 800b928:	46bd      	mov	sp, r7
 800b92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92e:	4770      	bx	lr
 800b930:	240011fc 	.word	0x240011fc
 800b934:	24001218 	.word	0x24001218

0800b938 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b084      	sub	sp, #16
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b944:	2300      	movs	r3, #0
 800b946:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d051      	beq.n	800b9f2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b94e:	68bb      	ldr	r3, [r7, #8]
 800b950:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b952:	4b2a      	ldr	r3, [pc, #168]	@ (800b9fc <xTaskPriorityInherit+0xc4>)
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b958:	429a      	cmp	r2, r3
 800b95a:	d241      	bcs.n	800b9e0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b95c:	68bb      	ldr	r3, [r7, #8]
 800b95e:	699b      	ldr	r3, [r3, #24]
 800b960:	2b00      	cmp	r3, #0
 800b962:	db06      	blt.n	800b972 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b964:	4b25      	ldr	r3, [pc, #148]	@ (800b9fc <xTaskPriorityInherit+0xc4>)
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b96a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b96e:	68bb      	ldr	r3, [r7, #8]
 800b970:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b972:	68bb      	ldr	r3, [r7, #8]
 800b974:	6959      	ldr	r1, [r3, #20]
 800b976:	68bb      	ldr	r3, [r7, #8]
 800b978:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b97a:	4613      	mov	r3, r2
 800b97c:	009b      	lsls	r3, r3, #2
 800b97e:	4413      	add	r3, r2
 800b980:	009b      	lsls	r3, r3, #2
 800b982:	4a1f      	ldr	r2, [pc, #124]	@ (800ba00 <xTaskPriorityInherit+0xc8>)
 800b984:	4413      	add	r3, r2
 800b986:	4299      	cmp	r1, r3
 800b988:	d122      	bne.n	800b9d0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b98a:	68bb      	ldr	r3, [r7, #8]
 800b98c:	3304      	adds	r3, #4
 800b98e:	4618      	mov	r0, r3
 800b990:	f7fe fc54 	bl	800a23c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b994:	4b19      	ldr	r3, [pc, #100]	@ (800b9fc <xTaskPriorityInherit+0xc4>)
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b99a:	68bb      	ldr	r3, [r7, #8]
 800b99c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b99e:	68bb      	ldr	r3, [r7, #8]
 800b9a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9a2:	4b18      	ldr	r3, [pc, #96]	@ (800ba04 <xTaskPriorityInherit+0xcc>)
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	429a      	cmp	r2, r3
 800b9a8:	d903      	bls.n	800b9b2 <xTaskPriorityInherit+0x7a>
 800b9aa:	68bb      	ldr	r3, [r7, #8]
 800b9ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9ae:	4a15      	ldr	r2, [pc, #84]	@ (800ba04 <xTaskPriorityInherit+0xcc>)
 800b9b0:	6013      	str	r3, [r2, #0]
 800b9b2:	68bb      	ldr	r3, [r7, #8]
 800b9b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9b6:	4613      	mov	r3, r2
 800b9b8:	009b      	lsls	r3, r3, #2
 800b9ba:	4413      	add	r3, r2
 800b9bc:	009b      	lsls	r3, r3, #2
 800b9be:	4a10      	ldr	r2, [pc, #64]	@ (800ba00 <xTaskPriorityInherit+0xc8>)
 800b9c0:	441a      	add	r2, r3
 800b9c2:	68bb      	ldr	r3, [r7, #8]
 800b9c4:	3304      	adds	r3, #4
 800b9c6:	4619      	mov	r1, r3
 800b9c8:	4610      	mov	r0, r2
 800b9ca:	f7fe fbda 	bl	800a182 <vListInsertEnd>
 800b9ce:	e004      	b.n	800b9da <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b9d0:	4b0a      	ldr	r3, [pc, #40]	@ (800b9fc <xTaskPriorityInherit+0xc4>)
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9d6:	68bb      	ldr	r3, [r7, #8]
 800b9d8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b9da:	2301      	movs	r3, #1
 800b9dc:	60fb      	str	r3, [r7, #12]
 800b9de:	e008      	b.n	800b9f2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b9e0:	68bb      	ldr	r3, [r7, #8]
 800b9e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b9e4:	4b05      	ldr	r3, [pc, #20]	@ (800b9fc <xTaskPriorityInherit+0xc4>)
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9ea:	429a      	cmp	r2, r3
 800b9ec:	d201      	bcs.n	800b9f2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b9ee:	2301      	movs	r3, #1
 800b9f0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b9f2:	68fb      	ldr	r3, [r7, #12]
	}
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	3710      	adds	r7, #16
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	bd80      	pop	{r7, pc}
 800b9fc:	24000d1c 	.word	0x24000d1c
 800ba00:	24000d20 	.word	0x24000d20
 800ba04:	240011f8 	.word	0x240011f8

0800ba08 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	b084      	sub	sp, #16
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ba14:	2300      	movs	r3, #0
 800ba16:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d037      	beq.n	800ba8e <xTaskPriorityDisinherit+0x86>
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 800ba1e:	68bb      	ldr	r3, [r7, #8]
 800ba20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba22:	1e5a      	subs	r2, r3, #1
 800ba24:	68bb      	ldr	r3, [r7, #8]
 800ba26:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ba28:	68bb      	ldr	r3, [r7, #8]
 800ba2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba2c:	68bb      	ldr	r3, [r7, #8]
 800ba2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ba30:	429a      	cmp	r2, r3
 800ba32:	d02c      	beq.n	800ba8e <xTaskPriorityDisinherit+0x86>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ba34:	68bb      	ldr	r3, [r7, #8]
 800ba36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d128      	bne.n	800ba8e <xTaskPriorityDisinherit+0x86>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ba3c:	68bb      	ldr	r3, [r7, #8]
 800ba3e:	3304      	adds	r3, #4
 800ba40:	4618      	mov	r0, r3
 800ba42:	f7fe fbfb 	bl	800a23c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ba46:	68bb      	ldr	r3, [r7, #8]
 800ba48:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ba4a:	68bb      	ldr	r3, [r7, #8]
 800ba4c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ba4e:	68bb      	ldr	r3, [r7, #8]
 800ba50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba52:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ba56:	68bb      	ldr	r3, [r7, #8]
 800ba58:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ba5a:	68bb      	ldr	r3, [r7, #8]
 800ba5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba5e:	4b0e      	ldr	r3, [pc, #56]	@ (800ba98 <xTaskPriorityDisinherit+0x90>)
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	429a      	cmp	r2, r3
 800ba64:	d903      	bls.n	800ba6e <xTaskPriorityDisinherit+0x66>
 800ba66:	68bb      	ldr	r3, [r7, #8]
 800ba68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba6a:	4a0b      	ldr	r2, [pc, #44]	@ (800ba98 <xTaskPriorityDisinherit+0x90>)
 800ba6c:	6013      	str	r3, [r2, #0]
 800ba6e:	68bb      	ldr	r3, [r7, #8]
 800ba70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba72:	4613      	mov	r3, r2
 800ba74:	009b      	lsls	r3, r3, #2
 800ba76:	4413      	add	r3, r2
 800ba78:	009b      	lsls	r3, r3, #2
 800ba7a:	4a08      	ldr	r2, [pc, #32]	@ (800ba9c <xTaskPriorityDisinherit+0x94>)
 800ba7c:	441a      	add	r2, r3
 800ba7e:	68bb      	ldr	r3, [r7, #8]
 800ba80:	3304      	adds	r3, #4
 800ba82:	4619      	mov	r1, r3
 800ba84:	4610      	mov	r0, r2
 800ba86:	f7fe fb7c 	bl	800a182 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ba8a:	2301      	movs	r3, #1
 800ba8c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ba8e:	68fb      	ldr	r3, [r7, #12]
	}
 800ba90:	4618      	mov	r0, r3
 800ba92:	3710      	adds	r7, #16
 800ba94:	46bd      	mov	sp, r7
 800ba96:	bd80      	pop	{r7, pc}
 800ba98:	240011f8 	.word	0x240011f8
 800ba9c:	24000d20 	.word	0x24000d20

0800baa0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800baa0:	b580      	push	{r7, lr}
 800baa2:	b086      	sub	sp, #24
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	6078      	str	r0, [r7, #4]
 800baa8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800baae:	2301      	movs	r3, #1
 800bab0:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d04b      	beq.n	800bb50 <vTaskPriorityDisinheritAfterTimeout+0xb0>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800bab8:	693b      	ldr	r3, [r7, #16]
 800baba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800babc:	683a      	ldr	r2, [r7, #0]
 800babe:	429a      	cmp	r2, r3
 800bac0:	d902      	bls.n	800bac8 <vTaskPriorityDisinheritAfterTimeout+0x28>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	617b      	str	r3, [r7, #20]
 800bac6:	e002      	b.n	800bace <vTaskPriorityDisinheritAfterTimeout+0x2e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800bac8:	693b      	ldr	r3, [r7, #16]
 800baca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bacc:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800bace:	693b      	ldr	r3, [r7, #16]
 800bad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bad2:	697a      	ldr	r2, [r7, #20]
 800bad4:	429a      	cmp	r2, r3
 800bad6:	d03b      	beq.n	800bb50 <vTaskPriorityDisinheritAfterTimeout+0xb0>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800bad8:	693b      	ldr	r3, [r7, #16]
 800bada:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800badc:	68fa      	ldr	r2, [r7, #12]
 800bade:	429a      	cmp	r2, r3
 800bae0:	d136      	bne.n	800bb50 <vTaskPriorityDisinheritAfterTimeout+0xb0>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800bae2:	693b      	ldr	r3, [r7, #16]
 800bae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bae6:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 800bae8:	693b      	ldr	r3, [r7, #16]
 800baea:	697a      	ldr	r2, [r7, #20]
 800baec:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800baee:	693b      	ldr	r3, [r7, #16]
 800baf0:	699b      	ldr	r3, [r3, #24]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	db04      	blt.n	800bb00 <vTaskPriorityDisinheritAfterTimeout+0x60>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800baf6:	697b      	ldr	r3, [r7, #20]
 800baf8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800bafc:	693b      	ldr	r3, [r7, #16]
 800bafe:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800bb00:	693b      	ldr	r3, [r7, #16]
 800bb02:	6959      	ldr	r1, [r3, #20]
 800bb04:	68ba      	ldr	r2, [r7, #8]
 800bb06:	4613      	mov	r3, r2
 800bb08:	009b      	lsls	r3, r3, #2
 800bb0a:	4413      	add	r3, r2
 800bb0c:	009b      	lsls	r3, r3, #2
 800bb0e:	4a12      	ldr	r2, [pc, #72]	@ (800bb58 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
 800bb10:	4413      	add	r3, r2
 800bb12:	4299      	cmp	r1, r3
 800bb14:	d11c      	bne.n	800bb50 <vTaskPriorityDisinheritAfterTimeout+0xb0>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bb16:	693b      	ldr	r3, [r7, #16]
 800bb18:	3304      	adds	r3, #4
 800bb1a:	4618      	mov	r0, r3
 800bb1c:	f7fe fb8e 	bl	800a23c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800bb20:	693b      	ldr	r3, [r7, #16]
 800bb22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb24:	4b0d      	ldr	r3, [pc, #52]	@ (800bb5c <vTaskPriorityDisinheritAfterTimeout+0xbc>)
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	429a      	cmp	r2, r3
 800bb2a:	d903      	bls.n	800bb34 <vTaskPriorityDisinheritAfterTimeout+0x94>
 800bb2c:	693b      	ldr	r3, [r7, #16]
 800bb2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb30:	4a0a      	ldr	r2, [pc, #40]	@ (800bb5c <vTaskPriorityDisinheritAfterTimeout+0xbc>)
 800bb32:	6013      	str	r3, [r2, #0]
 800bb34:	693b      	ldr	r3, [r7, #16]
 800bb36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb38:	4613      	mov	r3, r2
 800bb3a:	009b      	lsls	r3, r3, #2
 800bb3c:	4413      	add	r3, r2
 800bb3e:	009b      	lsls	r3, r3, #2
 800bb40:	4a05      	ldr	r2, [pc, #20]	@ (800bb58 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
 800bb42:	441a      	add	r2, r3
 800bb44:	693b      	ldr	r3, [r7, #16]
 800bb46:	3304      	adds	r3, #4
 800bb48:	4619      	mov	r1, r3
 800bb4a:	4610      	mov	r0, r2
 800bb4c:	f7fe fb19 	bl	800a182 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bb50:	bf00      	nop
 800bb52:	3718      	adds	r7, #24
 800bb54:	46bd      	mov	sp, r7
 800bb56:	bd80      	pop	{r7, pc}
 800bb58:	24000d20 	.word	0x24000d20
 800bb5c:	240011f8 	.word	0x240011f8

0800bb60 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800bb60:	b480      	push	{r7}
 800bb62:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800bb64:	4b07      	ldr	r3, [pc, #28]	@ (800bb84 <pvTaskIncrementMutexHeldCount+0x24>)
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d004      	beq.n	800bb76 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800bb6c:	4b05      	ldr	r3, [pc, #20]	@ (800bb84 <pvTaskIncrementMutexHeldCount+0x24>)
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bb72:	3201      	adds	r2, #1
 800bb74:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800bb76:	4b03      	ldr	r3, [pc, #12]	@ (800bb84 <pvTaskIncrementMutexHeldCount+0x24>)
 800bb78:	681b      	ldr	r3, [r3, #0]
	}
 800bb7a:	4618      	mov	r0, r3
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb82:	4770      	bx	lr
 800bb84:	24000d1c 	.word	0x24000d1c

0800bb88 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b084      	sub	sp, #16
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	6078      	str	r0, [r7, #4]
 800bb90:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bb92:	4b21      	ldr	r3, [pc, #132]	@ (800bc18 <prvAddCurrentTaskToDelayedList+0x90>)
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bb98:	4b20      	ldr	r3, [pc, #128]	@ (800bc1c <prvAddCurrentTaskToDelayedList+0x94>)
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	3304      	adds	r3, #4
 800bb9e:	4618      	mov	r0, r3
 800bba0:	f7fe fb4c 	bl	800a23c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbaa:	d10a      	bne.n	800bbc2 <prvAddCurrentTaskToDelayedList+0x3a>
 800bbac:	683b      	ldr	r3, [r7, #0]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d007      	beq.n	800bbc2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bbb2:	4b1a      	ldr	r3, [pc, #104]	@ (800bc1c <prvAddCurrentTaskToDelayedList+0x94>)
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	3304      	adds	r3, #4
 800bbb8:	4619      	mov	r1, r3
 800bbba:	4819      	ldr	r0, [pc, #100]	@ (800bc20 <prvAddCurrentTaskToDelayedList+0x98>)
 800bbbc:	f7fe fae1 	bl	800a182 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bbc0:	e026      	b.n	800bc10 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bbc2:	68fa      	ldr	r2, [r7, #12]
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	4413      	add	r3, r2
 800bbc8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bbca:	4b14      	ldr	r3, [pc, #80]	@ (800bc1c <prvAddCurrentTaskToDelayedList+0x94>)
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	68ba      	ldr	r2, [r7, #8]
 800bbd0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bbd2:	68ba      	ldr	r2, [r7, #8]
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	429a      	cmp	r2, r3
 800bbd8:	d209      	bcs.n	800bbee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bbda:	4b12      	ldr	r3, [pc, #72]	@ (800bc24 <prvAddCurrentTaskToDelayedList+0x9c>)
 800bbdc:	681a      	ldr	r2, [r3, #0]
 800bbde:	4b0f      	ldr	r3, [pc, #60]	@ (800bc1c <prvAddCurrentTaskToDelayedList+0x94>)
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	3304      	adds	r3, #4
 800bbe4:	4619      	mov	r1, r3
 800bbe6:	4610      	mov	r0, r2
 800bbe8:	f7fe faef 	bl	800a1ca <vListInsert>
}
 800bbec:	e010      	b.n	800bc10 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bbee:	4b0e      	ldr	r3, [pc, #56]	@ (800bc28 <prvAddCurrentTaskToDelayedList+0xa0>)
 800bbf0:	681a      	ldr	r2, [r3, #0]
 800bbf2:	4b0a      	ldr	r3, [pc, #40]	@ (800bc1c <prvAddCurrentTaskToDelayedList+0x94>)
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	3304      	adds	r3, #4
 800bbf8:	4619      	mov	r1, r3
 800bbfa:	4610      	mov	r0, r2
 800bbfc:	f7fe fae5 	bl	800a1ca <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bc00:	4b0a      	ldr	r3, [pc, #40]	@ (800bc2c <prvAddCurrentTaskToDelayedList+0xa4>)
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	68ba      	ldr	r2, [r7, #8]
 800bc06:	429a      	cmp	r2, r3
 800bc08:	d202      	bcs.n	800bc10 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800bc0a:	4a08      	ldr	r2, [pc, #32]	@ (800bc2c <prvAddCurrentTaskToDelayedList+0xa4>)
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	6013      	str	r3, [r2, #0]
}
 800bc10:	bf00      	nop
 800bc12:	3710      	adds	r7, #16
 800bc14:	46bd      	mov	sp, r7
 800bc16:	bd80      	pop	{r7, pc}
 800bc18:	240011f4 	.word	0x240011f4
 800bc1c:	24000d1c 	.word	0x24000d1c
 800bc20:	240011dc 	.word	0x240011dc
 800bc24:	240011ac 	.word	0x240011ac
 800bc28:	240011a8 	.word	0x240011a8
 800bc2c:	24001210 	.word	0x24001210

0800bc30 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b088      	sub	sp, #32
 800bc34:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800bc36:	2300      	movs	r3, #0
 800bc38:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800bc3a:	f000 faab 	bl	800c194 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800bc3e:	4b15      	ldr	r3, [pc, #84]	@ (800bc94 <xTimerCreateTimerTask+0x64>)
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d020      	beq.n	800bc88 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bc46:	2300      	movs	r3, #0
 800bc48:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800bc4e:	463a      	mov	r2, r7
 800bc50:	1d39      	adds	r1, r7, #4
 800bc52:	f107 0308 	add.w	r3, r7, #8
 800bc56:	4618      	mov	r0, r3
 800bc58:	f7fe fa4c 	bl	800a0f4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800bc5c:	6839      	ldr	r1, [r7, #0]
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	68ba      	ldr	r2, [r7, #8]
 800bc62:	9202      	str	r2, [sp, #8]
 800bc64:	9301      	str	r3, [sp, #4]
 800bc66:	2302      	movs	r3, #2
 800bc68:	9300      	str	r3, [sp, #0]
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	460a      	mov	r2, r1
 800bc6e:	490a      	ldr	r1, [pc, #40]	@ (800bc98 <xTimerCreateTimerTask+0x68>)
 800bc70:	480a      	ldr	r0, [pc, #40]	@ (800bc9c <xTimerCreateTimerTask+0x6c>)
 800bc72:	f7ff f88e 	bl	800ad92 <xTaskCreateStatic>
 800bc76:	4603      	mov	r3, r0
 800bc78:	4a09      	ldr	r2, [pc, #36]	@ (800bca0 <xTimerCreateTimerTask+0x70>)
 800bc7a:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bc7c:	4b08      	ldr	r3, [pc, #32]	@ (800bca0 <xTimerCreateTimerTask+0x70>)
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d001      	beq.n	800bc88 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 800bc84:	2301      	movs	r3, #1
 800bc86:	60fb      	str	r3, [r7, #12]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
 800bc88:	68fb      	ldr	r3, [r7, #12]
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	3710      	adds	r7, #16
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	bd80      	pop	{r7, pc}
 800bc92:	bf00      	nop
 800bc94:	2400124c 	.word	0x2400124c
 800bc98:	08011078 	.word	0x08011078
 800bc9c:	0800bda5 	.word	0x0800bda5
 800bca0:	24001250 	.word	0x24001250

0800bca4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bca4:	b580      	push	{r7, lr}
 800bca6:	b08a      	sub	sp, #40	@ 0x28
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	60f8      	str	r0, [r7, #12]
 800bcac:	60b9      	str	r1, [r7, #8]
 800bcae:	607a      	str	r2, [r7, #4]
 800bcb0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	627b      	str	r3, [r7, #36]	@ 0x24

	configASSERT( xTimer );

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bcb6:	4b1a      	ldr	r3, [pc, #104]	@ (800bd20 <xTimerGenericCommand+0x7c>)
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d02a      	beq.n	800bd14 <xTimerGenericCommand+0x70>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bcbe:	68bb      	ldr	r3, [r7, #8]
 800bcc0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bcca:	68bb      	ldr	r3, [r7, #8]
 800bccc:	2b05      	cmp	r3, #5
 800bcce:	dc18      	bgt.n	800bd02 <xTimerGenericCommand+0x5e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bcd0:	f7ff fe14 	bl	800b8fc <xTaskGetSchedulerState>
 800bcd4:	4603      	mov	r3, r0
 800bcd6:	2b02      	cmp	r3, #2
 800bcd8:	d109      	bne.n	800bcee <xTimerGenericCommand+0x4a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bcda:	4b11      	ldr	r3, [pc, #68]	@ (800bd20 <xTimerGenericCommand+0x7c>)
 800bcdc:	6818      	ldr	r0, [r3, #0]
 800bcde:	f107 0114 	add.w	r1, r7, #20
 800bce2:	2300      	movs	r3, #0
 800bce4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bce6:	f7fe fb9f 	bl	800a428 <xQueueGenericSend>
 800bcea:	6278      	str	r0, [r7, #36]	@ 0x24
 800bcec:	e012      	b.n	800bd14 <xTimerGenericCommand+0x70>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bcee:	4b0c      	ldr	r3, [pc, #48]	@ (800bd20 <xTimerGenericCommand+0x7c>)
 800bcf0:	6818      	ldr	r0, [r3, #0]
 800bcf2:	f107 0114 	add.w	r1, r7, #20
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	2200      	movs	r2, #0
 800bcfa:	f7fe fb95 	bl	800a428 <xQueueGenericSend>
 800bcfe:	6278      	str	r0, [r7, #36]	@ 0x24
 800bd00:	e008      	b.n	800bd14 <xTimerGenericCommand+0x70>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bd02:	4b07      	ldr	r3, [pc, #28]	@ (800bd20 <xTimerGenericCommand+0x7c>)
 800bd04:	6818      	ldr	r0, [r3, #0]
 800bd06:	f107 0114 	add.w	r1, r7, #20
 800bd0a:	2300      	movs	r3, #0
 800bd0c:	683a      	ldr	r2, [r7, #0]
 800bd0e:	f7fe fc51 	bl	800a5b4 <xQueueGenericSendFromISR>
 800bd12:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800bd14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bd16:	4618      	mov	r0, r3
 800bd18:	3728      	adds	r7, #40	@ 0x28
 800bd1a:	46bd      	mov	sp, r7
 800bd1c:	bd80      	pop	{r7, pc}
 800bd1e:	bf00      	nop
 800bd20:	2400124c 	.word	0x2400124c

0800bd24 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800bd24:	b580      	push	{r7, lr}
 800bd26:	b086      	sub	sp, #24
 800bd28:	af02      	add	r7, sp, #8
 800bd2a:	6078      	str	r0, [r7, #4]
 800bd2c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd2e:	4b1c      	ldr	r3, [pc, #112]	@ (800bda0 <prvProcessExpiredTimer+0x7c>)
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	68db      	ldr	r3, [r3, #12]
 800bd34:	68db      	ldr	r3, [r3, #12]
 800bd36:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	3304      	adds	r3, #4
 800bd3c:	4618      	mov	r0, r3
 800bd3e:	f7fe fa7d 	bl	800a23c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd48:	f003 0304 	and.w	r3, r3, #4
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d015      	beq.n	800bd7c <prvProcessExpiredTimer+0x58>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	699a      	ldr	r2, [r3, #24]
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	18d1      	adds	r1, r2, r3
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	683a      	ldr	r2, [r7, #0]
 800bd5c:	68f8      	ldr	r0, [r7, #12]
 800bd5e:	f000 f8c7 	bl	800bef0 <prvInsertTimerInActiveList>
 800bd62:	4603      	mov	r3, r0
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d012      	beq.n	800bd8e <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bd68:	2300      	movs	r3, #0
 800bd6a:	9300      	str	r3, [sp, #0]
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	687a      	ldr	r2, [r7, #4]
 800bd70:	2100      	movs	r1, #0
 800bd72:	68f8      	ldr	r0, [r7, #12]
 800bd74:	f7ff ff96 	bl	800bca4 <xTimerGenericCommand>
 800bd78:	60b8      	str	r0, [r7, #8]
 800bd7a:	e008      	b.n	800bd8e <prvProcessExpiredTimer+0x6a>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd82:	f023 0301 	bic.w	r3, r3, #1
 800bd86:	b2da      	uxtb	r2, r3
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	6a1b      	ldr	r3, [r3, #32]
 800bd92:	68f8      	ldr	r0, [r7, #12]
 800bd94:	4798      	blx	r3
}
 800bd96:	bf00      	nop
 800bd98:	3710      	adds	r7, #16
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	bd80      	pop	{r7, pc}
 800bd9e:	bf00      	nop
 800bda0:	24001244 	.word	0x24001244

0800bda4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800bda4:	b580      	push	{r7, lr}
 800bda6:	b084      	sub	sp, #16
 800bda8:	af00      	add	r7, sp, #0
 800bdaa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bdac:	f107 0308 	add.w	r3, r7, #8
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	f000 f859 	bl	800be68 <prvGetNextExpireTime>
 800bdb6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bdb8:	68bb      	ldr	r3, [r7, #8]
 800bdba:	4619      	mov	r1, r3
 800bdbc:	68f8      	ldr	r0, [r7, #12]
 800bdbe:	f000 f805 	bl	800bdcc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bdc2:	f000 f8d7 	bl	800bf74 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bdc6:	bf00      	nop
 800bdc8:	e7f0      	b.n	800bdac <prvTimerTask+0x8>
	...

0800bdcc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bdcc:	b580      	push	{r7, lr}
 800bdce:	b084      	sub	sp, #16
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	6078      	str	r0, [r7, #4]
 800bdd4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bdd6:	f7ff fa2b 	bl	800b230 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bdda:	f107 0308 	add.w	r3, r7, #8
 800bdde:	4618      	mov	r0, r3
 800bde0:	f000 f866 	bl	800beb0 <prvSampleTimeNow>
 800bde4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bde6:	68bb      	ldr	r3, [r7, #8]
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d130      	bne.n	800be4e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d10a      	bne.n	800be08 <prvProcessTimerOrBlockTask+0x3c>
 800bdf2:	687a      	ldr	r2, [r7, #4]
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	429a      	cmp	r2, r3
 800bdf8:	d806      	bhi.n	800be08 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bdfa:	f7ff fa27 	bl	800b24c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bdfe:	68f9      	ldr	r1, [r7, #12]
 800be00:	6878      	ldr	r0, [r7, #4]
 800be02:	f7ff ff8f 	bl	800bd24 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800be06:	e024      	b.n	800be52 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800be08:	683b      	ldr	r3, [r7, #0]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d008      	beq.n	800be20 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800be0e:	4b13      	ldr	r3, [pc, #76]	@ (800be5c <prvProcessTimerOrBlockTask+0x90>)
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d101      	bne.n	800be1c <prvProcessTimerOrBlockTask+0x50>
 800be18:	2301      	movs	r3, #1
 800be1a:	e000      	b.n	800be1e <prvProcessTimerOrBlockTask+0x52>
 800be1c:	2300      	movs	r3, #0
 800be1e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800be20:	4b0f      	ldr	r3, [pc, #60]	@ (800be60 <prvProcessTimerOrBlockTask+0x94>)
 800be22:	6818      	ldr	r0, [r3, #0]
 800be24:	687a      	ldr	r2, [r7, #4]
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	1ad3      	subs	r3, r2, r3
 800be2a:	683a      	ldr	r2, [r7, #0]
 800be2c:	4619      	mov	r1, r3
 800be2e:	f7fe feff 	bl	800ac30 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800be32:	f7ff fa0b 	bl	800b24c <xTaskResumeAll>
 800be36:	4603      	mov	r3, r0
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d10a      	bne.n	800be52 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800be3c:	4b09      	ldr	r3, [pc, #36]	@ (800be64 <prvProcessTimerOrBlockTask+0x98>)
 800be3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800be42:	601a      	str	r2, [r3, #0]
 800be44:	f3bf 8f4f 	dsb	sy
 800be48:	f3bf 8f6f 	isb	sy
}
 800be4c:	e001      	b.n	800be52 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800be4e:	f7ff f9fd 	bl	800b24c <xTaskResumeAll>
}
 800be52:	bf00      	nop
 800be54:	3710      	adds	r7, #16
 800be56:	46bd      	mov	sp, r7
 800be58:	bd80      	pop	{r7, pc}
 800be5a:	bf00      	nop
 800be5c:	24001248 	.word	0x24001248
 800be60:	2400124c 	.word	0x2400124c
 800be64:	e000ed04 	.word	0xe000ed04

0800be68 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800be68:	b480      	push	{r7}
 800be6a:	b085      	sub	sp, #20
 800be6c:	af00      	add	r7, sp, #0
 800be6e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800be70:	4b0e      	ldr	r3, [pc, #56]	@ (800beac <prvGetNextExpireTime+0x44>)
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d101      	bne.n	800be7e <prvGetNextExpireTime+0x16>
 800be7a:	2201      	movs	r2, #1
 800be7c:	e000      	b.n	800be80 <prvGetNextExpireTime+0x18>
 800be7e:	2200      	movs	r2, #0
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d105      	bne.n	800be98 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800be8c:	4b07      	ldr	r3, [pc, #28]	@ (800beac <prvGetNextExpireTime+0x44>)
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	68db      	ldr	r3, [r3, #12]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	60fb      	str	r3, [r7, #12]
 800be96:	e001      	b.n	800be9c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800be98:	2300      	movs	r3, #0
 800be9a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800be9c:	68fb      	ldr	r3, [r7, #12]
}
 800be9e:	4618      	mov	r0, r3
 800bea0:	3714      	adds	r7, #20
 800bea2:	46bd      	mov	sp, r7
 800bea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea8:	4770      	bx	lr
 800beaa:	bf00      	nop
 800beac:	24001244 	.word	0x24001244

0800beb0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800beb0:	b580      	push	{r7, lr}
 800beb2:	b084      	sub	sp, #16
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800beb8:	f7ff fa56 	bl	800b368 <xTaskGetTickCount>
 800bebc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bebe:	4b0b      	ldr	r3, [pc, #44]	@ (800beec <prvSampleTimeNow+0x3c>)
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	68fa      	ldr	r2, [r7, #12]
 800bec4:	429a      	cmp	r2, r3
 800bec6:	d205      	bcs.n	800bed4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bec8:	f000 f90e 	bl	800c0e8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	2201      	movs	r2, #1
 800bed0:	601a      	str	r2, [r3, #0]
 800bed2:	e002      	b.n	800beda <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2200      	movs	r2, #0
 800bed8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800beda:	4a04      	ldr	r2, [pc, #16]	@ (800beec <prvSampleTimeNow+0x3c>)
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bee0:	68fb      	ldr	r3, [r7, #12]
}
 800bee2:	4618      	mov	r0, r3
 800bee4:	3710      	adds	r7, #16
 800bee6:	46bd      	mov	sp, r7
 800bee8:	bd80      	pop	{r7, pc}
 800beea:	bf00      	nop
 800beec:	24001254 	.word	0x24001254

0800bef0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b086      	sub	sp, #24
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	60f8      	str	r0, [r7, #12]
 800bef8:	60b9      	str	r1, [r7, #8]
 800befa:	607a      	str	r2, [r7, #4]
 800befc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800befe:	2300      	movs	r3, #0
 800bf00:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	68ba      	ldr	r2, [r7, #8]
 800bf06:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	68fa      	ldr	r2, [r7, #12]
 800bf0c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bf0e:	68ba      	ldr	r2, [r7, #8]
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	429a      	cmp	r2, r3
 800bf14:	d812      	bhi.n	800bf3c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf16:	687a      	ldr	r2, [r7, #4]
 800bf18:	683b      	ldr	r3, [r7, #0]
 800bf1a:	1ad2      	subs	r2, r2, r3
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	699b      	ldr	r3, [r3, #24]
 800bf20:	429a      	cmp	r2, r3
 800bf22:	d302      	bcc.n	800bf2a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bf24:	2301      	movs	r3, #1
 800bf26:	617b      	str	r3, [r7, #20]
 800bf28:	e01b      	b.n	800bf62 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bf2a:	4b10      	ldr	r3, [pc, #64]	@ (800bf6c <prvInsertTimerInActiveList+0x7c>)
 800bf2c:	681a      	ldr	r2, [r3, #0]
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	3304      	adds	r3, #4
 800bf32:	4619      	mov	r1, r3
 800bf34:	4610      	mov	r0, r2
 800bf36:	f7fe f948 	bl	800a1ca <vListInsert>
 800bf3a:	e012      	b.n	800bf62 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bf3c:	687a      	ldr	r2, [r7, #4]
 800bf3e:	683b      	ldr	r3, [r7, #0]
 800bf40:	429a      	cmp	r2, r3
 800bf42:	d206      	bcs.n	800bf52 <prvInsertTimerInActiveList+0x62>
 800bf44:	68ba      	ldr	r2, [r7, #8]
 800bf46:	683b      	ldr	r3, [r7, #0]
 800bf48:	429a      	cmp	r2, r3
 800bf4a:	d302      	bcc.n	800bf52 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bf4c:	2301      	movs	r3, #1
 800bf4e:	617b      	str	r3, [r7, #20]
 800bf50:	e007      	b.n	800bf62 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bf52:	4b07      	ldr	r3, [pc, #28]	@ (800bf70 <prvInsertTimerInActiveList+0x80>)
 800bf54:	681a      	ldr	r2, [r3, #0]
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	3304      	adds	r3, #4
 800bf5a:	4619      	mov	r1, r3
 800bf5c:	4610      	mov	r0, r2
 800bf5e:	f7fe f934 	bl	800a1ca <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bf62:	697b      	ldr	r3, [r7, #20]
}
 800bf64:	4618      	mov	r0, r3
 800bf66:	3718      	adds	r7, #24
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	bd80      	pop	{r7, pc}
 800bf6c:	24001248 	.word	0x24001248
 800bf70:	24001244 	.word	0x24001244

0800bf74 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	b08c      	sub	sp, #48	@ 0x30
 800bf78:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bf7a:	e0a2      	b.n	800c0c2 <prvProcessReceivedCommands+0x14e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bf7c:	68bb      	ldr	r3, [r7, #8]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	da0b      	bge.n	800bf9a <prvProcessReceivedCommands+0x26>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bf82:	f107 0308 	add.w	r3, r7, #8
 800bf86:	3304      	adds	r3, #4
 800bf88:	627b      	str	r3, [r7, #36]	@ 0x24
				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bf8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf90:	6850      	ldr	r0, [r2, #4]
 800bf92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf94:	6892      	ldr	r2, [r2, #8]
 800bf96:	4611      	mov	r1, r2
 800bf98:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bf9a:	68bb      	ldr	r3, [r7, #8]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	f2c0 8090 	blt.w	800c0c2 <prvProcessReceivedCommands+0x14e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bfa2:	693b      	ldr	r3, [r7, #16]
 800bfa4:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bfa6:	6a3b      	ldr	r3, [r7, #32]
 800bfa8:	695b      	ldr	r3, [r3, #20]
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d004      	beq.n	800bfb8 <prvProcessReceivedCommands+0x44>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bfae:	6a3b      	ldr	r3, [r7, #32]
 800bfb0:	3304      	adds	r3, #4
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	f7fe f942 	bl	800a23c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bfb8:	1d3b      	adds	r3, r7, #4
 800bfba:	4618      	mov	r0, r3
 800bfbc:	f7ff ff78 	bl	800beb0 <prvSampleTimeNow>
 800bfc0:	61f8      	str	r0, [r7, #28]

			switch( xMessage.xMessageID )
 800bfc2:	68bb      	ldr	r3, [r7, #8]
 800bfc4:	2b09      	cmp	r3, #9
 800bfc6:	d879      	bhi.n	800c0bc <prvProcessReceivedCommands+0x148>
 800bfc8:	a201      	add	r2, pc, #4	@ (adr r2, 800bfd0 <prvProcessReceivedCommands+0x5c>)
 800bfca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfce:	bf00      	nop
 800bfd0:	0800bff9 	.word	0x0800bff9
 800bfd4:	0800bff9 	.word	0x0800bff9
 800bfd8:	0800bff9 	.word	0x0800bff9
 800bfdc:	0800c053 	.word	0x0800c053
 800bfe0:	0800c067 	.word	0x0800c067
 800bfe4:	0800c093 	.word	0x0800c093
 800bfe8:	0800bff9 	.word	0x0800bff9
 800bfec:	0800bff9 	.word	0x0800bff9
 800bff0:	0800c053 	.word	0x0800c053
 800bff4:	0800c067 	.word	0x0800c067
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bff8:	6a3b      	ldr	r3, [r7, #32]
 800bffa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bffe:	f043 0301 	orr.w	r3, r3, #1
 800c002:	b2da      	uxtb	r2, r3
 800c004:	6a3b      	ldr	r3, [r7, #32]
 800c006:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c00a:	68fa      	ldr	r2, [r7, #12]
 800c00c:	6a3b      	ldr	r3, [r7, #32]
 800c00e:	699b      	ldr	r3, [r3, #24]
 800c010:	18d1      	adds	r1, r2, r3
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	69fa      	ldr	r2, [r7, #28]
 800c016:	6a38      	ldr	r0, [r7, #32]
 800c018:	f7ff ff6a 	bl	800bef0 <prvInsertTimerInActiveList>
 800c01c:	4603      	mov	r3, r0
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d04e      	beq.n	800c0c0 <prvProcessReceivedCommands+0x14c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c022:	6a3b      	ldr	r3, [r7, #32]
 800c024:	6a1b      	ldr	r3, [r3, #32]
 800c026:	6a38      	ldr	r0, [r7, #32]
 800c028:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c02a:	6a3b      	ldr	r3, [r7, #32]
 800c02c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c030:	f003 0304 	and.w	r3, r3, #4
 800c034:	2b00      	cmp	r3, #0
 800c036:	d043      	beq.n	800c0c0 <prvProcessReceivedCommands+0x14c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c038:	68fa      	ldr	r2, [r7, #12]
 800c03a:	6a3b      	ldr	r3, [r7, #32]
 800c03c:	699b      	ldr	r3, [r3, #24]
 800c03e:	441a      	add	r2, r3
 800c040:	2300      	movs	r3, #0
 800c042:	9300      	str	r3, [sp, #0]
 800c044:	2300      	movs	r3, #0
 800c046:	2100      	movs	r1, #0
 800c048:	6a38      	ldr	r0, [r7, #32]
 800c04a:	f7ff fe2b 	bl	800bca4 <xTimerGenericCommand>
 800c04e:	61b8      	str	r0, [r7, #24]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
 800c050:	e036      	b.n	800c0c0 <prvProcessReceivedCommands+0x14c>

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c052:	6a3b      	ldr	r3, [r7, #32]
 800c054:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c058:	f023 0301 	bic.w	r3, r3, #1
 800c05c:	b2da      	uxtb	r2, r3
 800c05e:	6a3b      	ldr	r3, [r7, #32]
 800c060:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c064:	e02d      	b.n	800c0c2 <prvProcessReceivedCommands+0x14e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c066:	6a3b      	ldr	r3, [r7, #32]
 800c068:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c06c:	f043 0301 	orr.w	r3, r3, #1
 800c070:	b2da      	uxtb	r2, r3
 800c072:	6a3b      	ldr	r3, [r7, #32]
 800c074:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c078:	68fa      	ldr	r2, [r7, #12]
 800c07a:	6a3b      	ldr	r3, [r7, #32]
 800c07c:	619a      	str	r2, [r3, #24]
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c07e:	6a3b      	ldr	r3, [r7, #32]
 800c080:	699a      	ldr	r2, [r3, #24]
 800c082:	69fb      	ldr	r3, [r7, #28]
 800c084:	18d1      	adds	r1, r2, r3
 800c086:	69fb      	ldr	r3, [r7, #28]
 800c088:	69fa      	ldr	r2, [r7, #28]
 800c08a:	6a38      	ldr	r0, [r7, #32]
 800c08c:	f7ff ff30 	bl	800bef0 <prvInsertTimerInActiveList>
					break;
 800c090:	e017      	b.n	800c0c2 <prvProcessReceivedCommands+0x14e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c092:	6a3b      	ldr	r3, [r7, #32]
 800c094:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c098:	f003 0302 	and.w	r3, r3, #2
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d103      	bne.n	800c0a8 <prvProcessReceivedCommands+0x134>
						{
							vPortFree( pxTimer );
 800c0a0:	6a38      	ldr	r0, [r7, #32]
 800c0a2:	f000 faab 	bl	800c5fc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c0a6:	e00c      	b.n	800c0c2 <prvProcessReceivedCommands+0x14e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c0a8:	6a3b      	ldr	r3, [r7, #32]
 800c0aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c0ae:	f023 0301 	bic.w	r3, r3, #1
 800c0b2:	b2da      	uxtb	r2, r3
 800c0b4:	6a3b      	ldr	r3, [r7, #32]
 800c0b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c0ba:	e002      	b.n	800c0c2 <prvProcessReceivedCommands+0x14e>

				default	:
					/* Don't expect to get here. */
					break;
 800c0bc:	bf00      	nop
 800c0be:	e000      	b.n	800c0c2 <prvProcessReceivedCommands+0x14e>
					break;
 800c0c0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c0c2:	4b08      	ldr	r3, [pc, #32]	@ (800c0e4 <prvProcessReceivedCommands+0x170>)
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	f107 0108 	add.w	r1, r7, #8
 800c0ca:	2200      	movs	r2, #0
 800c0cc:	4618      	mov	r0, r3
 800c0ce:	f7fe fae5 	bl	800a69c <xQueueReceive>
 800c0d2:	4603      	mov	r3, r0
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	f47f af51 	bne.w	800bf7c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c0da:	bf00      	nop
 800c0dc:	bf00      	nop
 800c0de:	3728      	adds	r7, #40	@ 0x28
 800c0e0:	46bd      	mov	sp, r7
 800c0e2:	bd80      	pop	{r7, pc}
 800c0e4:	2400124c 	.word	0x2400124c

0800c0e8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b088      	sub	sp, #32
 800c0ec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c0ee:	e03a      	b.n	800c166 <prvSwitchTimerLists+0x7e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c0f0:	4b26      	ldr	r3, [pc, #152]	@ (800c18c <prvSwitchTimerLists+0xa4>)
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	68db      	ldr	r3, [r3, #12]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c0fa:	4b24      	ldr	r3, [pc, #144]	@ (800c18c <prvSwitchTimerLists+0xa4>)
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	68db      	ldr	r3, [r3, #12]
 800c100:	68db      	ldr	r3, [r3, #12]
 800c102:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	3304      	adds	r3, #4
 800c108:	4618      	mov	r0, r3
 800c10a:	f7fe f897 	bl	800a23c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	6a1b      	ldr	r3, [r3, #32]
 800c112:	68f8      	ldr	r0, [r7, #12]
 800c114:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c11c:	f003 0304 	and.w	r3, r3, #4
 800c120:	2b00      	cmp	r3, #0
 800c122:	d020      	beq.n	800c166 <prvSwitchTimerLists+0x7e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	699b      	ldr	r3, [r3, #24]
 800c128:	693a      	ldr	r2, [r7, #16]
 800c12a:	4413      	add	r3, r2
 800c12c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c12e:	68ba      	ldr	r2, [r7, #8]
 800c130:	693b      	ldr	r3, [r7, #16]
 800c132:	429a      	cmp	r2, r3
 800c134:	d90e      	bls.n	800c154 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	68ba      	ldr	r2, [r7, #8]
 800c13a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	68fa      	ldr	r2, [r7, #12]
 800c140:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c142:	4b12      	ldr	r3, [pc, #72]	@ (800c18c <prvSwitchTimerLists+0xa4>)
 800c144:	681a      	ldr	r2, [r3, #0]
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	3304      	adds	r3, #4
 800c14a:	4619      	mov	r1, r3
 800c14c:	4610      	mov	r0, r2
 800c14e:	f7fe f83c 	bl	800a1ca <vListInsert>
 800c152:	e008      	b.n	800c166 <prvSwitchTimerLists+0x7e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c154:	2300      	movs	r3, #0
 800c156:	9300      	str	r3, [sp, #0]
 800c158:	2300      	movs	r3, #0
 800c15a:	693a      	ldr	r2, [r7, #16]
 800c15c:	2100      	movs	r1, #0
 800c15e:	68f8      	ldr	r0, [r7, #12]
 800c160:	f7ff fda0 	bl	800bca4 <xTimerGenericCommand>
 800c164:	6078      	str	r0, [r7, #4]
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c166:	4b09      	ldr	r3, [pc, #36]	@ (800c18c <prvSwitchTimerLists+0xa4>)
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d1bf      	bne.n	800c0f0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c170:	4b06      	ldr	r3, [pc, #24]	@ (800c18c <prvSwitchTimerLists+0xa4>)
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c176:	4b06      	ldr	r3, [pc, #24]	@ (800c190 <prvSwitchTimerLists+0xa8>)
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	4a04      	ldr	r2, [pc, #16]	@ (800c18c <prvSwitchTimerLists+0xa4>)
 800c17c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c17e:	4a04      	ldr	r2, [pc, #16]	@ (800c190 <prvSwitchTimerLists+0xa8>)
 800c180:	697b      	ldr	r3, [r7, #20]
 800c182:	6013      	str	r3, [r2, #0]
}
 800c184:	bf00      	nop
 800c186:	3718      	adds	r7, #24
 800c188:	46bd      	mov	sp, r7
 800c18a:	bd80      	pop	{r7, pc}
 800c18c:	24001244 	.word	0x24001244
 800c190:	24001248 	.word	0x24001248

0800c194 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b082      	sub	sp, #8
 800c198:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c19a:	f000 f8db 	bl	800c354 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c19e:	4b15      	ldr	r3, [pc, #84]	@ (800c1f4 <prvCheckForValidListAndQueue+0x60>)
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d120      	bne.n	800c1e8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c1a6:	4814      	ldr	r0, [pc, #80]	@ (800c1f8 <prvCheckForValidListAndQueue+0x64>)
 800c1a8:	f7fd ffbe 	bl	800a128 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c1ac:	4813      	ldr	r0, [pc, #76]	@ (800c1fc <prvCheckForValidListAndQueue+0x68>)
 800c1ae:	f7fd ffbb 	bl	800a128 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c1b2:	4b13      	ldr	r3, [pc, #76]	@ (800c200 <prvCheckForValidListAndQueue+0x6c>)
 800c1b4:	4a10      	ldr	r2, [pc, #64]	@ (800c1f8 <prvCheckForValidListAndQueue+0x64>)
 800c1b6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c1b8:	4b12      	ldr	r3, [pc, #72]	@ (800c204 <prvCheckForValidListAndQueue+0x70>)
 800c1ba:	4a10      	ldr	r2, [pc, #64]	@ (800c1fc <prvCheckForValidListAndQueue+0x68>)
 800c1bc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c1be:	2300      	movs	r3, #0
 800c1c0:	9300      	str	r3, [sp, #0]
 800c1c2:	4b11      	ldr	r3, [pc, #68]	@ (800c208 <prvCheckForValidListAndQueue+0x74>)
 800c1c4:	4a11      	ldr	r2, [pc, #68]	@ (800c20c <prvCheckForValidListAndQueue+0x78>)
 800c1c6:	2110      	movs	r1, #16
 800c1c8:	200a      	movs	r0, #10
 800c1ca:	f7fe f8bb 	bl	800a344 <xQueueGenericCreateStatic>
 800c1ce:	4603      	mov	r3, r0
 800c1d0:	4a08      	ldr	r2, [pc, #32]	@ (800c1f4 <prvCheckForValidListAndQueue+0x60>)
 800c1d2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c1d4:	4b07      	ldr	r3, [pc, #28]	@ (800c1f4 <prvCheckForValidListAndQueue+0x60>)
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d005      	beq.n	800c1e8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c1dc:	4b05      	ldr	r3, [pc, #20]	@ (800c1f4 <prvCheckForValidListAndQueue+0x60>)
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	490b      	ldr	r1, [pc, #44]	@ (800c210 <prvCheckForValidListAndQueue+0x7c>)
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	f7fe fcfa 	bl	800abdc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c1e8:	f000 f8ce 	bl	800c388 <vPortExitCritical>
}
 800c1ec:	bf00      	nop
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	bd80      	pop	{r7, pc}
 800c1f2:	bf00      	nop
 800c1f4:	2400124c 	.word	0x2400124c
 800c1f8:	2400121c 	.word	0x2400121c
 800c1fc:	24001230 	.word	0x24001230
 800c200:	24001244 	.word	0x24001244
 800c204:	24001248 	.word	0x24001248
 800c208:	240012f8 	.word	0x240012f8
 800c20c:	24001258 	.word	0x24001258
 800c210:	08011080 	.word	0x08011080

0800c214 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c214:	b480      	push	{r7}
 800c216:	b085      	sub	sp, #20
 800c218:	af00      	add	r7, sp, #0
 800c21a:	60f8      	str	r0, [r7, #12]
 800c21c:	60b9      	str	r1, [r7, #8]
 800c21e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	3b04      	subs	r3, #4
 800c224:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c22c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	3b04      	subs	r3, #4
 800c232:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c234:	68bb      	ldr	r3, [r7, #8]
 800c236:	f023 0201 	bic.w	r2, r3, #1
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	3b04      	subs	r3, #4
 800c242:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c244:	4a0c      	ldr	r2, [pc, #48]	@ (800c278 <pxPortInitialiseStack+0x64>)
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	3b14      	subs	r3, #20
 800c24e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c250:	687a      	ldr	r2, [r7, #4]
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	3b04      	subs	r3, #4
 800c25a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	f06f 0202 	mvn.w	r2, #2
 800c262:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	3b20      	subs	r3, #32
 800c268:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c26a:	68fb      	ldr	r3, [r7, #12]
}
 800c26c:	4618      	mov	r0, r3
 800c26e:	3714      	adds	r7, #20
 800c270:	46bd      	mov	sp, r7
 800c272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c276:	4770      	bx	lr
 800c278:	0800c27d 	.word	0x0800c27d

0800c27c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c27c:	b480      	push	{r7}
 800c27e:	b083      	sub	sp, #12
 800c280:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c282:	2300      	movs	r3, #0
 800c284:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c28a:	f383 8811 	msr	BASEPRI, r3
 800c28e:	f3bf 8f6f 	isb	sy
 800c292:	f3bf 8f4f 	dsb	sy
 800c296:	607b      	str	r3, [r7, #4]
}
 800c298:	bf00      	nop

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c29a:	bf00      	nop
 800c29c:	683b      	ldr	r3, [r7, #0]
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d0fc      	beq.n	800c29c <prvTaskExitError+0x20>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c2a2:	bf00      	nop
 800c2a4:	bf00      	nop
 800c2a6:	370c      	adds	r7, #12
 800c2a8:	46bd      	mov	sp, r7
 800c2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ae:	4770      	bx	lr

0800c2b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c2b0:	4b07      	ldr	r3, [pc, #28]	@ (800c2d0 <pxCurrentTCBConst2>)
 800c2b2:	6819      	ldr	r1, [r3, #0]
 800c2b4:	6808      	ldr	r0, [r1, #0]
 800c2b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2ba:	f380 8809 	msr	PSP, r0
 800c2be:	f3bf 8f6f 	isb	sy
 800c2c2:	f04f 0000 	mov.w	r0, #0
 800c2c6:	f380 8811 	msr	BASEPRI, r0
 800c2ca:	4770      	bx	lr
 800c2cc:	f3af 8000 	nop.w

0800c2d0 <pxCurrentTCBConst2>:
 800c2d0:	24000d1c 	.word	0x24000d1c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c2d4:	bf00      	nop
 800c2d6:	bf00      	nop

0800c2d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c2d8:	4808      	ldr	r0, [pc, #32]	@ (800c2fc <prvPortStartFirstTask+0x24>)
 800c2da:	6800      	ldr	r0, [r0, #0]
 800c2dc:	6800      	ldr	r0, [r0, #0]
 800c2de:	f380 8808 	msr	MSP, r0
 800c2e2:	f04f 0000 	mov.w	r0, #0
 800c2e6:	f380 8814 	msr	CONTROL, r0
 800c2ea:	b662      	cpsie	i
 800c2ec:	b661      	cpsie	f
 800c2ee:	f3bf 8f4f 	dsb	sy
 800c2f2:	f3bf 8f6f 	isb	sy
 800c2f6:	df00      	svc	0
 800c2f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c2fa:	bf00      	nop
 800c2fc:	e000ed08 	.word	0xe000ed08

0800c300 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c300:	b580      	push	{r7, lr}
 800c302:	af00      	add	r7, sp, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c304:	4b10      	ldr	r3, [pc, #64]	@ (800c348 <xPortStartScheduler+0x48>)
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	4a0f      	ldr	r2, [pc, #60]	@ (800c348 <xPortStartScheduler+0x48>)
 800c30a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c30e:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c310:	4b0d      	ldr	r3, [pc, #52]	@ (800c348 <xPortStartScheduler+0x48>)
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	4a0c      	ldr	r2, [pc, #48]	@ (800c348 <xPortStartScheduler+0x48>)
 800c316:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c31a:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c31c:	f000 f8a6 	bl	800c46c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c320:	4b0a      	ldr	r3, [pc, #40]	@ (800c34c <xPortStartScheduler+0x4c>)
 800c322:	2200      	movs	r2, #0
 800c324:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c326:	f000 f8c5 	bl	800c4b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c32a:	4b09      	ldr	r3, [pc, #36]	@ (800c350 <xPortStartScheduler+0x50>)
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	4a08      	ldr	r2, [pc, #32]	@ (800c350 <xPortStartScheduler+0x50>)
 800c330:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c334:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c336:	f7ff ffcf 	bl	800c2d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c33a:	f7ff f8cd 	bl	800b4d8 <vTaskSwitchContext>
	prvTaskExitError();
 800c33e:	f7ff ff9d 	bl	800c27c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c342:	2300      	movs	r3, #0
}
 800c344:	4618      	mov	r0, r3
 800c346:	bd80      	pop	{r7, pc}
 800c348:	e000ed20 	.word	0xe000ed20
 800c34c:	24000010 	.word	0x24000010
 800c350:	e000ef34 	.word	0xe000ef34

0800c354 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c354:	b480      	push	{r7}
 800c356:	b083      	sub	sp, #12
 800c358:	af00      	add	r7, sp, #0
	__asm volatile
 800c35a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c35e:	f383 8811 	msr	BASEPRI, r3
 800c362:	f3bf 8f6f 	isb	sy
 800c366:	f3bf 8f4f 	dsb	sy
 800c36a:	607b      	str	r3, [r7, #4]
}
 800c36c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c36e:	4b05      	ldr	r3, [pc, #20]	@ (800c384 <vPortEnterCritical+0x30>)
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	3301      	adds	r3, #1
 800c374:	4a03      	ldr	r2, [pc, #12]	@ (800c384 <vPortEnterCritical+0x30>)
 800c376:	6013      	str	r3, [r2, #0]
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 800c378:	bf00      	nop
 800c37a:	370c      	adds	r7, #12
 800c37c:	46bd      	mov	sp, r7
 800c37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c382:	4770      	bx	lr
 800c384:	24000010 	.word	0x24000010

0800c388 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c388:	b480      	push	{r7}
 800c38a:	b083      	sub	sp, #12
 800c38c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
 800c38e:	4b0a      	ldr	r3, [pc, #40]	@ (800c3b8 <vPortExitCritical+0x30>)
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	3b01      	subs	r3, #1
 800c394:	4a08      	ldr	r2, [pc, #32]	@ (800c3b8 <vPortExitCritical+0x30>)
 800c396:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c398:	4b07      	ldr	r3, [pc, #28]	@ (800c3b8 <vPortExitCritical+0x30>)
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d105      	bne.n	800c3ac <vPortExitCritical+0x24>
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	607b      	str	r3, [r7, #4]
	__asm volatile
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	f383 8811 	msr	BASEPRI, r3
}
 800c3aa:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c3ac:	bf00      	nop
 800c3ae:	370c      	adds	r7, #12
 800c3b0:	46bd      	mov	sp, r7
 800c3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b6:	4770      	bx	lr
 800c3b8:	24000010 	.word	0x24000010
 800c3bc:	00000000 	.word	0x00000000

0800c3c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c3c0:	f3ef 8009 	mrs	r0, PSP
 800c3c4:	f3bf 8f6f 	isb	sy
 800c3c8:	4b15      	ldr	r3, [pc, #84]	@ (800c420 <pxCurrentTCBConst>)
 800c3ca:	681a      	ldr	r2, [r3, #0]
 800c3cc:	f01e 0f10 	tst.w	lr, #16
 800c3d0:	bf08      	it	eq
 800c3d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c3d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3da:	6010      	str	r0, [r2, #0]
 800c3dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c3e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c3e4:	f380 8811 	msr	BASEPRI, r0
 800c3e8:	f3bf 8f4f 	dsb	sy
 800c3ec:	f3bf 8f6f 	isb	sy
 800c3f0:	f7ff f872 	bl	800b4d8 <vTaskSwitchContext>
 800c3f4:	f04f 0000 	mov.w	r0, #0
 800c3f8:	f380 8811 	msr	BASEPRI, r0
 800c3fc:	bc09      	pop	{r0, r3}
 800c3fe:	6819      	ldr	r1, [r3, #0]
 800c400:	6808      	ldr	r0, [r1, #0]
 800c402:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c406:	f01e 0f10 	tst.w	lr, #16
 800c40a:	bf08      	it	eq
 800c40c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c410:	f380 8809 	msr	PSP, r0
 800c414:	f3bf 8f6f 	isb	sy
 800c418:	4770      	bx	lr
 800c41a:	bf00      	nop
 800c41c:	f3af 8000 	nop.w

0800c420 <pxCurrentTCBConst>:
 800c420:	24000d1c 	.word	0x24000d1c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c424:	bf00      	nop
 800c426:	bf00      	nop

0800c428 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c428:	b580      	push	{r7, lr}
 800c42a:	b082      	sub	sp, #8
 800c42c:	af00      	add	r7, sp, #0
	__asm volatile
 800c42e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c432:	f383 8811 	msr	BASEPRI, r3
 800c436:	f3bf 8f6f 	isb	sy
 800c43a:	f3bf 8f4f 	dsb	sy
 800c43e:	607b      	str	r3, [r7, #4]
}
 800c440:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c442:	f7fe ffa1 	bl	800b388 <xTaskIncrementTick>
 800c446:	4603      	mov	r3, r0
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d003      	beq.n	800c454 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c44c:	4b06      	ldr	r3, [pc, #24]	@ (800c468 <xPortSysTickHandler+0x40>)
 800c44e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c452:	601a      	str	r2, [r3, #0]
 800c454:	2300      	movs	r3, #0
 800c456:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c458:	683b      	ldr	r3, [r7, #0]
 800c45a:	f383 8811 	msr	BASEPRI, r3
}
 800c45e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c460:	bf00      	nop
 800c462:	3708      	adds	r7, #8
 800c464:	46bd      	mov	sp, r7
 800c466:	bd80      	pop	{r7, pc}
 800c468:	e000ed04 	.word	0xe000ed04

0800c46c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c46c:	b480      	push	{r7}
 800c46e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c470:	4b0b      	ldr	r3, [pc, #44]	@ (800c4a0 <vPortSetupTimerInterrupt+0x34>)
 800c472:	2200      	movs	r2, #0
 800c474:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c476:	4b0b      	ldr	r3, [pc, #44]	@ (800c4a4 <vPortSetupTimerInterrupt+0x38>)
 800c478:	2200      	movs	r2, #0
 800c47a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c47c:	4b0a      	ldr	r3, [pc, #40]	@ (800c4a8 <vPortSetupTimerInterrupt+0x3c>)
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	4a0a      	ldr	r2, [pc, #40]	@ (800c4ac <vPortSetupTimerInterrupt+0x40>)
 800c482:	fba2 2303 	umull	r2, r3, r2, r3
 800c486:	099b      	lsrs	r3, r3, #6
 800c488:	4a09      	ldr	r2, [pc, #36]	@ (800c4b0 <vPortSetupTimerInterrupt+0x44>)
 800c48a:	3b01      	subs	r3, #1
 800c48c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c48e:	4b04      	ldr	r3, [pc, #16]	@ (800c4a0 <vPortSetupTimerInterrupt+0x34>)
 800c490:	2207      	movs	r2, #7
 800c492:	601a      	str	r2, [r3, #0]
}
 800c494:	bf00      	nop
 800c496:	46bd      	mov	sp, r7
 800c498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c49c:	4770      	bx	lr
 800c49e:	bf00      	nop
 800c4a0:	e000e010 	.word	0xe000e010
 800c4a4:	e000e018 	.word	0xe000e018
 800c4a8:	24000000 	.word	0x24000000
 800c4ac:	10624dd3 	.word	0x10624dd3
 800c4b0:	e000e014 	.word	0xe000e014

0800c4b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c4b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c4c4 <vPortEnableVFP+0x10>
 800c4b8:	6801      	ldr	r1, [r0, #0]
 800c4ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c4be:	6001      	str	r1, [r0, #0]
 800c4c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c4c2:	bf00      	nop
 800c4c4:	e000ed88 	.word	0xe000ed88

0800c4c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c4c8:	b580      	push	{r7, lr}
 800c4ca:	b086      	sub	sp, #24
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800c4d4:	f7fe feac 	bl	800b230 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c4d8:	4b42      	ldr	r3, [pc, #264]	@ (800c5e4 <pvPortMalloc+0x11c>)
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d101      	bne.n	800c4e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c4e0:	f000 f8cc 	bl	800c67c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c4e4:	4b40      	ldr	r3, [pc, #256]	@ (800c5e8 <pvPortMalloc+0x120>)
 800c4e6:	681a      	ldr	r2, [r3, #0]
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	4013      	ands	r3, r2
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d172      	bne.n	800c5d6 <pvPortMalloc+0x10e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d00d      	beq.n	800c512 <pvPortMalloc+0x4a>
			{
				xWantedSize += xHeapStructSize;
 800c4f6:	2208      	movs	r2, #8
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	4413      	add	r3, r2
 800c4fc:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	f003 0307 	and.w	r3, r3, #7
 800c504:	2b00      	cmp	r3, #0
 800c506:	d004      	beq.n	800c512 <pvPortMalloc+0x4a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	f023 0307 	bic.w	r3, r3, #7
 800c50e:	3308      	adds	r3, #8
 800c510:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	2b00      	cmp	r3, #0
 800c516:	d05e      	beq.n	800c5d6 <pvPortMalloc+0x10e>
 800c518:	4b34      	ldr	r3, [pc, #208]	@ (800c5ec <pvPortMalloc+0x124>)
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	687a      	ldr	r2, [r7, #4]
 800c51e:	429a      	cmp	r2, r3
 800c520:	d859      	bhi.n	800c5d6 <pvPortMalloc+0x10e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c522:	4b33      	ldr	r3, [pc, #204]	@ (800c5f0 <pvPortMalloc+0x128>)
 800c524:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800c526:	4b32      	ldr	r3, [pc, #200]	@ (800c5f0 <pvPortMalloc+0x128>)
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c52c:	e004      	b.n	800c538 <pvPortMalloc+0x70>
				{
					pxPreviousBlock = pxBlock;
 800c52e:	697b      	ldr	r3, [r7, #20]
 800c530:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c532:	697b      	ldr	r3, [r7, #20]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c538:	697b      	ldr	r3, [r7, #20]
 800c53a:	685b      	ldr	r3, [r3, #4]
 800c53c:	687a      	ldr	r2, [r7, #4]
 800c53e:	429a      	cmp	r2, r3
 800c540:	d903      	bls.n	800c54a <pvPortMalloc+0x82>
 800c542:	697b      	ldr	r3, [r7, #20]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d1f1      	bne.n	800c52e <pvPortMalloc+0x66>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c54a:	4b26      	ldr	r3, [pc, #152]	@ (800c5e4 <pvPortMalloc+0x11c>)
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	697a      	ldr	r2, [r7, #20]
 800c550:	429a      	cmp	r2, r3
 800c552:	d040      	beq.n	800c5d6 <pvPortMalloc+0x10e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c554:	693b      	ldr	r3, [r7, #16]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	2208      	movs	r2, #8
 800c55a:	4413      	add	r3, r2
 800c55c:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c55e:	697b      	ldr	r3, [r7, #20]
 800c560:	681a      	ldr	r2, [r3, #0]
 800c562:	693b      	ldr	r3, [r7, #16]
 800c564:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c566:	697b      	ldr	r3, [r7, #20]
 800c568:	685a      	ldr	r2, [r3, #4]
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	1ad2      	subs	r2, r2, r3
 800c56e:	2308      	movs	r3, #8
 800c570:	005b      	lsls	r3, r3, #1
 800c572:	429a      	cmp	r2, r3
 800c574:	d90f      	bls.n	800c596 <pvPortMalloc+0xce>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c576:	697a      	ldr	r2, [r7, #20]
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	4413      	add	r3, r2
 800c57c:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c57e:	697b      	ldr	r3, [r7, #20]
 800c580:	685a      	ldr	r2, [r3, #4]
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	1ad2      	subs	r2, r2, r3
 800c586:	68bb      	ldr	r3, [r7, #8]
 800c588:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c58a:	697b      	ldr	r3, [r7, #20]
 800c58c:	687a      	ldr	r2, [r7, #4]
 800c58e:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c590:	68b8      	ldr	r0, [r7, #8]
 800c592:	f000 f8d5 	bl	800c740 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c596:	4b15      	ldr	r3, [pc, #84]	@ (800c5ec <pvPortMalloc+0x124>)
 800c598:	681a      	ldr	r2, [r3, #0]
 800c59a:	697b      	ldr	r3, [r7, #20]
 800c59c:	685b      	ldr	r3, [r3, #4]
 800c59e:	1ad3      	subs	r3, r2, r3
 800c5a0:	4a12      	ldr	r2, [pc, #72]	@ (800c5ec <pvPortMalloc+0x124>)
 800c5a2:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c5a4:	4b11      	ldr	r3, [pc, #68]	@ (800c5ec <pvPortMalloc+0x124>)
 800c5a6:	681a      	ldr	r2, [r3, #0]
 800c5a8:	4b12      	ldr	r3, [pc, #72]	@ (800c5f4 <pvPortMalloc+0x12c>)
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	429a      	cmp	r2, r3
 800c5ae:	d203      	bcs.n	800c5b8 <pvPortMalloc+0xf0>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c5b0:	4b0e      	ldr	r3, [pc, #56]	@ (800c5ec <pvPortMalloc+0x124>)
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	4a0f      	ldr	r2, [pc, #60]	@ (800c5f4 <pvPortMalloc+0x12c>)
 800c5b6:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c5b8:	697b      	ldr	r3, [r7, #20]
 800c5ba:	685a      	ldr	r2, [r3, #4]
 800c5bc:	4b0a      	ldr	r3, [pc, #40]	@ (800c5e8 <pvPortMalloc+0x120>)
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	431a      	orrs	r2, r3
 800c5c2:	697b      	ldr	r3, [r7, #20]
 800c5c4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c5c6:	697b      	ldr	r3, [r7, #20]
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c5cc:	4b0a      	ldr	r3, [pc, #40]	@ (800c5f8 <pvPortMalloc+0x130>)
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	3301      	adds	r3, #1
 800c5d2:	4a09      	ldr	r2, [pc, #36]	@ (800c5f8 <pvPortMalloc+0x130>)
 800c5d4:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c5d6:	f7fe fe39 	bl	800b24c <xTaskResumeAll>
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
 800c5da:	68fb      	ldr	r3, [r7, #12]
}
 800c5dc:	4618      	mov	r0, r3
 800c5de:	3718      	adds	r7, #24
 800c5e0:	46bd      	mov	sp, r7
 800c5e2:	bd80      	pop	{r7, pc}
 800c5e4:	24004f54 	.word	0x24004f54
 800c5e8:	24004f68 	.word	0x24004f68
 800c5ec:	24004f58 	.word	0x24004f58
 800c5f0:	24004f4c 	.word	0x24004f4c
 800c5f4:	24004f5c 	.word	0x24004f5c
 800c5f8:	24004f60 	.word	0x24004f60

0800c5fc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c5fc:	b580      	push	{r7, lr}
 800c5fe:	b084      	sub	sp, #16
 800c600:	af00      	add	r7, sp, #0
 800c602:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d02c      	beq.n	800c668 <vPortFree+0x6c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c60e:	2308      	movs	r3, #8
 800c610:	425b      	negs	r3, r3
 800c612:	68fa      	ldr	r2, [r7, #12]
 800c614:	4413      	add	r3, r2
 800c616:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
		configASSERT( pxLink->pxNextFreeBlock == NULL );

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c61c:	68bb      	ldr	r3, [r7, #8]
 800c61e:	685a      	ldr	r2, [r3, #4]
 800c620:	4b13      	ldr	r3, [pc, #76]	@ (800c670 <vPortFree+0x74>)
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	4013      	ands	r3, r2
 800c626:	2b00      	cmp	r3, #0
 800c628:	d01e      	beq.n	800c668 <vPortFree+0x6c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c62a:	68bb      	ldr	r3, [r7, #8]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d11a      	bne.n	800c668 <vPortFree+0x6c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c632:	68bb      	ldr	r3, [r7, #8]
 800c634:	685a      	ldr	r2, [r3, #4]
 800c636:	4b0e      	ldr	r3, [pc, #56]	@ (800c670 <vPortFree+0x74>)
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	43db      	mvns	r3, r3
 800c63c:	401a      	ands	r2, r3
 800c63e:	68bb      	ldr	r3, [r7, #8]
 800c640:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c642:	f7fe fdf5 	bl	800b230 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c646:	68bb      	ldr	r3, [r7, #8]
 800c648:	685a      	ldr	r2, [r3, #4]
 800c64a:	4b0a      	ldr	r3, [pc, #40]	@ (800c674 <vPortFree+0x78>)
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	4413      	add	r3, r2
 800c650:	4a08      	ldr	r2, [pc, #32]	@ (800c674 <vPortFree+0x78>)
 800c652:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c654:	68b8      	ldr	r0, [r7, #8]
 800c656:	f000 f873 	bl	800c740 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c65a:	4b07      	ldr	r3, [pc, #28]	@ (800c678 <vPortFree+0x7c>)
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	3301      	adds	r3, #1
 800c660:	4a05      	ldr	r2, [pc, #20]	@ (800c678 <vPortFree+0x7c>)
 800c662:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c664:	f7fe fdf2 	bl	800b24c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c668:	bf00      	nop
 800c66a:	3710      	adds	r7, #16
 800c66c:	46bd      	mov	sp, r7
 800c66e:	bd80      	pop	{r7, pc}
 800c670:	24004f68 	.word	0x24004f68
 800c674:	24004f58 	.word	0x24004f58
 800c678:	24004f64 	.word	0x24004f64

0800c67c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c67c:	b480      	push	{r7}
 800c67e:	b085      	sub	sp, #20
 800c680:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c682:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800c686:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c688:	4b27      	ldr	r3, [pc, #156]	@ (800c728 <prvHeapInit+0xac>)
 800c68a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	f003 0307 	and.w	r3, r3, #7
 800c692:	2b00      	cmp	r3, #0
 800c694:	d00c      	beq.n	800c6b0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	3307      	adds	r3, #7
 800c69a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	f023 0307 	bic.w	r3, r3, #7
 800c6a2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c6a4:	68ba      	ldr	r2, [r7, #8]
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	1ad3      	subs	r3, r2, r3
 800c6aa:	4a1f      	ldr	r2, [pc, #124]	@ (800c728 <prvHeapInit+0xac>)
 800c6ac:	4413      	add	r3, r2
 800c6ae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c6b4:	4a1d      	ldr	r2, [pc, #116]	@ (800c72c <prvHeapInit+0xb0>)
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c6ba:	4b1c      	ldr	r3, [pc, #112]	@ (800c72c <prvHeapInit+0xb0>)
 800c6bc:	2200      	movs	r2, #0
 800c6be:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	68ba      	ldr	r2, [r7, #8]
 800c6c4:	4413      	add	r3, r2
 800c6c6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c6c8:	2208      	movs	r2, #8
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	1a9b      	subs	r3, r3, r2
 800c6ce:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	f023 0307 	bic.w	r3, r3, #7
 800c6d6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	4a15      	ldr	r2, [pc, #84]	@ (800c730 <prvHeapInit+0xb4>)
 800c6dc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c6de:	4b14      	ldr	r3, [pc, #80]	@ (800c730 <prvHeapInit+0xb4>)
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c6e6:	4b12      	ldr	r3, [pc, #72]	@ (800c730 <prvHeapInit+0xb4>)
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	2200      	movs	r2, #0
 800c6ec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c6f2:	683b      	ldr	r3, [r7, #0]
 800c6f4:	68fa      	ldr	r2, [r7, #12]
 800c6f6:	1ad2      	subs	r2, r2, r3
 800c6f8:	683b      	ldr	r3, [r7, #0]
 800c6fa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c6fc:	4b0c      	ldr	r3, [pc, #48]	@ (800c730 <prvHeapInit+0xb4>)
 800c6fe:	681a      	ldr	r2, [r3, #0]
 800c700:	683b      	ldr	r3, [r7, #0]
 800c702:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c704:	683b      	ldr	r3, [r7, #0]
 800c706:	685b      	ldr	r3, [r3, #4]
 800c708:	4a0a      	ldr	r2, [pc, #40]	@ (800c734 <prvHeapInit+0xb8>)
 800c70a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c70c:	683b      	ldr	r3, [r7, #0]
 800c70e:	685b      	ldr	r3, [r3, #4]
 800c710:	4a09      	ldr	r2, [pc, #36]	@ (800c738 <prvHeapInit+0xbc>)
 800c712:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c714:	4b09      	ldr	r3, [pc, #36]	@ (800c73c <prvHeapInit+0xc0>)
 800c716:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c71a:	601a      	str	r2, [r3, #0]
}
 800c71c:	bf00      	nop
 800c71e:	3714      	adds	r7, #20
 800c720:	46bd      	mov	sp, r7
 800c722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c726:	4770      	bx	lr
 800c728:	2400134c 	.word	0x2400134c
 800c72c:	24004f4c 	.word	0x24004f4c
 800c730:	24004f54 	.word	0x24004f54
 800c734:	24004f5c 	.word	0x24004f5c
 800c738:	24004f58 	.word	0x24004f58
 800c73c:	24004f68 	.word	0x24004f68

0800c740 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c740:	b480      	push	{r7}
 800c742:	b085      	sub	sp, #20
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c748:	4b28      	ldr	r3, [pc, #160]	@ (800c7ec <prvInsertBlockIntoFreeList+0xac>)
 800c74a:	60fb      	str	r3, [r7, #12]
 800c74c:	e002      	b.n	800c754 <prvInsertBlockIntoFreeList+0x14>
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	60fb      	str	r3, [r7, #12]
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	687a      	ldr	r2, [r7, #4]
 800c75a:	429a      	cmp	r2, r3
 800c75c:	d8f7      	bhi.n	800c74e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	685b      	ldr	r3, [r3, #4]
 800c766:	68ba      	ldr	r2, [r7, #8]
 800c768:	4413      	add	r3, r2
 800c76a:	687a      	ldr	r2, [r7, #4]
 800c76c:	429a      	cmp	r2, r3
 800c76e:	d108      	bne.n	800c782 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	685a      	ldr	r2, [r3, #4]
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	685b      	ldr	r3, [r3, #4]
 800c778:	441a      	add	r2, r3
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	685b      	ldr	r3, [r3, #4]
 800c78a:	68ba      	ldr	r2, [r7, #8]
 800c78c:	441a      	add	r2, r3
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	429a      	cmp	r2, r3
 800c794:	d118      	bne.n	800c7c8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	681a      	ldr	r2, [r3, #0]
 800c79a:	4b15      	ldr	r3, [pc, #84]	@ (800c7f0 <prvInsertBlockIntoFreeList+0xb0>)
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	429a      	cmp	r2, r3
 800c7a0:	d00d      	beq.n	800c7be <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	685a      	ldr	r2, [r3, #4]
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	685b      	ldr	r3, [r3, #4]
 800c7ac:	441a      	add	r2, r3
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	681a      	ldr	r2, [r3, #0]
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	601a      	str	r2, [r3, #0]
 800c7bc:	e008      	b.n	800c7d0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c7be:	4b0c      	ldr	r3, [pc, #48]	@ (800c7f0 <prvInsertBlockIntoFreeList+0xb0>)
 800c7c0:	681a      	ldr	r2, [r3, #0]
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	601a      	str	r2, [r3, #0]
 800c7c6:	e003      	b.n	800c7d0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	681a      	ldr	r2, [r3, #0]
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c7d0:	68fa      	ldr	r2, [r7, #12]
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	429a      	cmp	r2, r3
 800c7d6:	d002      	beq.n	800c7de <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	687a      	ldr	r2, [r7, #4]
 800c7dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c7de:	bf00      	nop
 800c7e0:	3714      	adds	r7, #20
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e8:	4770      	bx	lr
 800c7ea:	bf00      	nop
 800c7ec:	24004f4c 	.word	0x24004f4c
 800c7f0:	24004f54 	.word	0x24004f54

0800c7f4 <__cvt>:
 800c7f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7f6:	ed2d 8b02 	vpush	{d8}
 800c7fa:	eeb0 8b40 	vmov.f64	d8, d0
 800c7fe:	b085      	sub	sp, #20
 800c800:	4617      	mov	r7, r2
 800c802:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800c804:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c806:	ee18 2a90 	vmov	r2, s17
 800c80a:	f025 0520 	bic.w	r5, r5, #32
 800c80e:	2a00      	cmp	r2, #0
 800c810:	bfb6      	itet	lt
 800c812:	222d      	movlt	r2, #45	@ 0x2d
 800c814:	2200      	movge	r2, #0
 800c816:	eeb1 8b40 	vneglt.f64	d8, d0
 800c81a:	2d46      	cmp	r5, #70	@ 0x46
 800c81c:	460c      	mov	r4, r1
 800c81e:	701a      	strb	r2, [r3, #0]
 800c820:	d004      	beq.n	800c82c <__cvt+0x38>
 800c822:	2d45      	cmp	r5, #69	@ 0x45
 800c824:	d100      	bne.n	800c828 <__cvt+0x34>
 800c826:	3401      	adds	r4, #1
 800c828:	2102      	movs	r1, #2
 800c82a:	e000      	b.n	800c82e <__cvt+0x3a>
 800c82c:	2103      	movs	r1, #3
 800c82e:	ab03      	add	r3, sp, #12
 800c830:	9301      	str	r3, [sp, #4]
 800c832:	ab02      	add	r3, sp, #8
 800c834:	9300      	str	r3, [sp, #0]
 800c836:	4622      	mov	r2, r4
 800c838:	4633      	mov	r3, r6
 800c83a:	eeb0 0b48 	vmov.f64	d0, d8
 800c83e:	f001 f8eb 	bl	800da18 <_dtoa_r>
 800c842:	2d47      	cmp	r5, #71	@ 0x47
 800c844:	d114      	bne.n	800c870 <__cvt+0x7c>
 800c846:	07fb      	lsls	r3, r7, #31
 800c848:	d50a      	bpl.n	800c860 <__cvt+0x6c>
 800c84a:	1902      	adds	r2, r0, r4
 800c84c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c854:	bf08      	it	eq
 800c856:	9203      	streq	r2, [sp, #12]
 800c858:	2130      	movs	r1, #48	@ 0x30
 800c85a:	9b03      	ldr	r3, [sp, #12]
 800c85c:	4293      	cmp	r3, r2
 800c85e:	d319      	bcc.n	800c894 <__cvt+0xa0>
 800c860:	9b03      	ldr	r3, [sp, #12]
 800c862:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c864:	1a1b      	subs	r3, r3, r0
 800c866:	6013      	str	r3, [r2, #0]
 800c868:	b005      	add	sp, #20
 800c86a:	ecbd 8b02 	vpop	{d8}
 800c86e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c870:	2d46      	cmp	r5, #70	@ 0x46
 800c872:	eb00 0204 	add.w	r2, r0, r4
 800c876:	d1e9      	bne.n	800c84c <__cvt+0x58>
 800c878:	7803      	ldrb	r3, [r0, #0]
 800c87a:	2b30      	cmp	r3, #48	@ 0x30
 800c87c:	d107      	bne.n	800c88e <__cvt+0x9a>
 800c87e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c886:	bf1c      	itt	ne
 800c888:	f1c4 0401 	rsbne	r4, r4, #1
 800c88c:	6034      	strne	r4, [r6, #0]
 800c88e:	6833      	ldr	r3, [r6, #0]
 800c890:	441a      	add	r2, r3
 800c892:	e7db      	b.n	800c84c <__cvt+0x58>
 800c894:	1c5c      	adds	r4, r3, #1
 800c896:	9403      	str	r4, [sp, #12]
 800c898:	7019      	strb	r1, [r3, #0]
 800c89a:	e7de      	b.n	800c85a <__cvt+0x66>

0800c89c <__exponent>:
 800c89c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c89e:	2900      	cmp	r1, #0
 800c8a0:	bfba      	itte	lt
 800c8a2:	4249      	neglt	r1, r1
 800c8a4:	232d      	movlt	r3, #45	@ 0x2d
 800c8a6:	232b      	movge	r3, #43	@ 0x2b
 800c8a8:	2909      	cmp	r1, #9
 800c8aa:	7002      	strb	r2, [r0, #0]
 800c8ac:	7043      	strb	r3, [r0, #1]
 800c8ae:	dd29      	ble.n	800c904 <__exponent+0x68>
 800c8b0:	f10d 0307 	add.w	r3, sp, #7
 800c8b4:	461d      	mov	r5, r3
 800c8b6:	270a      	movs	r7, #10
 800c8b8:	461a      	mov	r2, r3
 800c8ba:	fbb1 f6f7 	udiv	r6, r1, r7
 800c8be:	fb07 1416 	mls	r4, r7, r6, r1
 800c8c2:	3430      	adds	r4, #48	@ 0x30
 800c8c4:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c8c8:	460c      	mov	r4, r1
 800c8ca:	2c63      	cmp	r4, #99	@ 0x63
 800c8cc:	f103 33ff 	add.w	r3, r3, #4294967295
 800c8d0:	4631      	mov	r1, r6
 800c8d2:	dcf1      	bgt.n	800c8b8 <__exponent+0x1c>
 800c8d4:	3130      	adds	r1, #48	@ 0x30
 800c8d6:	1e94      	subs	r4, r2, #2
 800c8d8:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c8dc:	1c41      	adds	r1, r0, #1
 800c8de:	4623      	mov	r3, r4
 800c8e0:	42ab      	cmp	r3, r5
 800c8e2:	d30a      	bcc.n	800c8fa <__exponent+0x5e>
 800c8e4:	f10d 0309 	add.w	r3, sp, #9
 800c8e8:	1a9b      	subs	r3, r3, r2
 800c8ea:	42ac      	cmp	r4, r5
 800c8ec:	bf88      	it	hi
 800c8ee:	2300      	movhi	r3, #0
 800c8f0:	3302      	adds	r3, #2
 800c8f2:	4403      	add	r3, r0
 800c8f4:	1a18      	subs	r0, r3, r0
 800c8f6:	b003      	add	sp, #12
 800c8f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8fa:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c8fe:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c902:	e7ed      	b.n	800c8e0 <__exponent+0x44>
 800c904:	2330      	movs	r3, #48	@ 0x30
 800c906:	3130      	adds	r1, #48	@ 0x30
 800c908:	7083      	strb	r3, [r0, #2]
 800c90a:	70c1      	strb	r1, [r0, #3]
 800c90c:	1d03      	adds	r3, r0, #4
 800c90e:	e7f1      	b.n	800c8f4 <__exponent+0x58>

0800c910 <_printf_float>:
 800c910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c914:	b08d      	sub	sp, #52	@ 0x34
 800c916:	460c      	mov	r4, r1
 800c918:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c91c:	4616      	mov	r6, r2
 800c91e:	461f      	mov	r7, r3
 800c920:	4605      	mov	r5, r0
 800c922:	f000 ff07 	bl	800d734 <_localeconv_r>
 800c926:	f8d0 b000 	ldr.w	fp, [r0]
 800c92a:	4658      	mov	r0, fp
 800c92c:	f7f3 fd38 	bl	80003a0 <strlen>
 800c930:	2300      	movs	r3, #0
 800c932:	930a      	str	r3, [sp, #40]	@ 0x28
 800c934:	f8d8 3000 	ldr.w	r3, [r8]
 800c938:	f894 9018 	ldrb.w	r9, [r4, #24]
 800c93c:	6822      	ldr	r2, [r4, #0]
 800c93e:	9005      	str	r0, [sp, #20]
 800c940:	3307      	adds	r3, #7
 800c942:	f023 0307 	bic.w	r3, r3, #7
 800c946:	f103 0108 	add.w	r1, r3, #8
 800c94a:	f8c8 1000 	str.w	r1, [r8]
 800c94e:	ed93 0b00 	vldr	d0, [r3]
 800c952:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800cbb0 <_printf_float+0x2a0>
 800c956:	eeb0 7bc0 	vabs.f64	d7, d0
 800c95a:	eeb4 7b46 	vcmp.f64	d7, d6
 800c95e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c962:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800c966:	dd24      	ble.n	800c9b2 <_printf_float+0xa2>
 800c968:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800c96c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c970:	d502      	bpl.n	800c978 <_printf_float+0x68>
 800c972:	232d      	movs	r3, #45	@ 0x2d
 800c974:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c978:	498f      	ldr	r1, [pc, #572]	@ (800cbb8 <_printf_float+0x2a8>)
 800c97a:	4b90      	ldr	r3, [pc, #576]	@ (800cbbc <_printf_float+0x2ac>)
 800c97c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800c980:	bf8c      	ite	hi
 800c982:	4688      	movhi	r8, r1
 800c984:	4698      	movls	r8, r3
 800c986:	f022 0204 	bic.w	r2, r2, #4
 800c98a:	2303      	movs	r3, #3
 800c98c:	6123      	str	r3, [r4, #16]
 800c98e:	6022      	str	r2, [r4, #0]
 800c990:	f04f 0a00 	mov.w	sl, #0
 800c994:	9700      	str	r7, [sp, #0]
 800c996:	4633      	mov	r3, r6
 800c998:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c99a:	4621      	mov	r1, r4
 800c99c:	4628      	mov	r0, r5
 800c99e:	f000 f9d1 	bl	800cd44 <_printf_common>
 800c9a2:	3001      	adds	r0, #1
 800c9a4:	f040 8089 	bne.w	800caba <_printf_float+0x1aa>
 800c9a8:	f04f 30ff 	mov.w	r0, #4294967295
 800c9ac:	b00d      	add	sp, #52	@ 0x34
 800c9ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9b2:	eeb4 0b40 	vcmp.f64	d0, d0
 800c9b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9ba:	d709      	bvc.n	800c9d0 <_printf_float+0xc0>
 800c9bc:	ee10 3a90 	vmov	r3, s1
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	bfbc      	itt	lt
 800c9c4:	232d      	movlt	r3, #45	@ 0x2d
 800c9c6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c9ca:	497d      	ldr	r1, [pc, #500]	@ (800cbc0 <_printf_float+0x2b0>)
 800c9cc:	4b7d      	ldr	r3, [pc, #500]	@ (800cbc4 <_printf_float+0x2b4>)
 800c9ce:	e7d5      	b.n	800c97c <_printf_float+0x6c>
 800c9d0:	6863      	ldr	r3, [r4, #4]
 800c9d2:	1c59      	adds	r1, r3, #1
 800c9d4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800c9d8:	d139      	bne.n	800ca4e <_printf_float+0x13e>
 800c9da:	2306      	movs	r3, #6
 800c9dc:	6063      	str	r3, [r4, #4]
 800c9de:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	6022      	str	r2, [r4, #0]
 800c9e6:	9303      	str	r3, [sp, #12]
 800c9e8:	ab0a      	add	r3, sp, #40	@ 0x28
 800c9ea:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800c9ee:	ab09      	add	r3, sp, #36	@ 0x24
 800c9f0:	9300      	str	r3, [sp, #0]
 800c9f2:	6861      	ldr	r1, [r4, #4]
 800c9f4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c9f8:	4628      	mov	r0, r5
 800c9fa:	f7ff fefb 	bl	800c7f4 <__cvt>
 800c9fe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ca02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ca04:	4680      	mov	r8, r0
 800ca06:	d129      	bne.n	800ca5c <_printf_float+0x14c>
 800ca08:	1cc8      	adds	r0, r1, #3
 800ca0a:	db02      	blt.n	800ca12 <_printf_float+0x102>
 800ca0c:	6863      	ldr	r3, [r4, #4]
 800ca0e:	4299      	cmp	r1, r3
 800ca10:	dd41      	ble.n	800ca96 <_printf_float+0x186>
 800ca12:	f1a9 0902 	sub.w	r9, r9, #2
 800ca16:	fa5f f989 	uxtb.w	r9, r9
 800ca1a:	3901      	subs	r1, #1
 800ca1c:	464a      	mov	r2, r9
 800ca1e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ca22:	9109      	str	r1, [sp, #36]	@ 0x24
 800ca24:	f7ff ff3a 	bl	800c89c <__exponent>
 800ca28:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ca2a:	1813      	adds	r3, r2, r0
 800ca2c:	2a01      	cmp	r2, #1
 800ca2e:	4682      	mov	sl, r0
 800ca30:	6123      	str	r3, [r4, #16]
 800ca32:	dc02      	bgt.n	800ca3a <_printf_float+0x12a>
 800ca34:	6822      	ldr	r2, [r4, #0]
 800ca36:	07d2      	lsls	r2, r2, #31
 800ca38:	d501      	bpl.n	800ca3e <_printf_float+0x12e>
 800ca3a:	3301      	adds	r3, #1
 800ca3c:	6123      	str	r3, [r4, #16]
 800ca3e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d0a6      	beq.n	800c994 <_printf_float+0x84>
 800ca46:	232d      	movs	r3, #45	@ 0x2d
 800ca48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ca4c:	e7a2      	b.n	800c994 <_printf_float+0x84>
 800ca4e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ca52:	d1c4      	bne.n	800c9de <_printf_float+0xce>
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d1c2      	bne.n	800c9de <_printf_float+0xce>
 800ca58:	2301      	movs	r3, #1
 800ca5a:	e7bf      	b.n	800c9dc <_printf_float+0xcc>
 800ca5c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800ca60:	d9db      	bls.n	800ca1a <_printf_float+0x10a>
 800ca62:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800ca66:	d118      	bne.n	800ca9a <_printf_float+0x18a>
 800ca68:	2900      	cmp	r1, #0
 800ca6a:	6863      	ldr	r3, [r4, #4]
 800ca6c:	dd0b      	ble.n	800ca86 <_printf_float+0x176>
 800ca6e:	6121      	str	r1, [r4, #16]
 800ca70:	b913      	cbnz	r3, 800ca78 <_printf_float+0x168>
 800ca72:	6822      	ldr	r2, [r4, #0]
 800ca74:	07d0      	lsls	r0, r2, #31
 800ca76:	d502      	bpl.n	800ca7e <_printf_float+0x16e>
 800ca78:	3301      	adds	r3, #1
 800ca7a:	440b      	add	r3, r1
 800ca7c:	6123      	str	r3, [r4, #16]
 800ca7e:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ca80:	f04f 0a00 	mov.w	sl, #0
 800ca84:	e7db      	b.n	800ca3e <_printf_float+0x12e>
 800ca86:	b913      	cbnz	r3, 800ca8e <_printf_float+0x17e>
 800ca88:	6822      	ldr	r2, [r4, #0]
 800ca8a:	07d2      	lsls	r2, r2, #31
 800ca8c:	d501      	bpl.n	800ca92 <_printf_float+0x182>
 800ca8e:	3302      	adds	r3, #2
 800ca90:	e7f4      	b.n	800ca7c <_printf_float+0x16c>
 800ca92:	2301      	movs	r3, #1
 800ca94:	e7f2      	b.n	800ca7c <_printf_float+0x16c>
 800ca96:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800ca9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca9c:	4299      	cmp	r1, r3
 800ca9e:	db05      	blt.n	800caac <_printf_float+0x19c>
 800caa0:	6823      	ldr	r3, [r4, #0]
 800caa2:	6121      	str	r1, [r4, #16]
 800caa4:	07d8      	lsls	r0, r3, #31
 800caa6:	d5ea      	bpl.n	800ca7e <_printf_float+0x16e>
 800caa8:	1c4b      	adds	r3, r1, #1
 800caaa:	e7e7      	b.n	800ca7c <_printf_float+0x16c>
 800caac:	2900      	cmp	r1, #0
 800caae:	bfd4      	ite	le
 800cab0:	f1c1 0202 	rsble	r2, r1, #2
 800cab4:	2201      	movgt	r2, #1
 800cab6:	4413      	add	r3, r2
 800cab8:	e7e0      	b.n	800ca7c <_printf_float+0x16c>
 800caba:	6823      	ldr	r3, [r4, #0]
 800cabc:	055a      	lsls	r2, r3, #21
 800cabe:	d407      	bmi.n	800cad0 <_printf_float+0x1c0>
 800cac0:	6923      	ldr	r3, [r4, #16]
 800cac2:	4642      	mov	r2, r8
 800cac4:	4631      	mov	r1, r6
 800cac6:	4628      	mov	r0, r5
 800cac8:	47b8      	blx	r7
 800caca:	3001      	adds	r0, #1
 800cacc:	d12a      	bne.n	800cb24 <_printf_float+0x214>
 800cace:	e76b      	b.n	800c9a8 <_printf_float+0x98>
 800cad0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800cad4:	f240 80e0 	bls.w	800cc98 <_printf_float+0x388>
 800cad8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800cadc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800cae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cae4:	d133      	bne.n	800cb4e <_printf_float+0x23e>
 800cae6:	4a38      	ldr	r2, [pc, #224]	@ (800cbc8 <_printf_float+0x2b8>)
 800cae8:	2301      	movs	r3, #1
 800caea:	4631      	mov	r1, r6
 800caec:	4628      	mov	r0, r5
 800caee:	47b8      	blx	r7
 800caf0:	3001      	adds	r0, #1
 800caf2:	f43f af59 	beq.w	800c9a8 <_printf_float+0x98>
 800caf6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800cafa:	4543      	cmp	r3, r8
 800cafc:	db02      	blt.n	800cb04 <_printf_float+0x1f4>
 800cafe:	6823      	ldr	r3, [r4, #0]
 800cb00:	07d8      	lsls	r0, r3, #31
 800cb02:	d50f      	bpl.n	800cb24 <_printf_float+0x214>
 800cb04:	9b05      	ldr	r3, [sp, #20]
 800cb06:	465a      	mov	r2, fp
 800cb08:	4631      	mov	r1, r6
 800cb0a:	4628      	mov	r0, r5
 800cb0c:	47b8      	blx	r7
 800cb0e:	3001      	adds	r0, #1
 800cb10:	f43f af4a 	beq.w	800c9a8 <_printf_float+0x98>
 800cb14:	f04f 0900 	mov.w	r9, #0
 800cb18:	f108 38ff 	add.w	r8, r8, #4294967295
 800cb1c:	f104 0a1a 	add.w	sl, r4, #26
 800cb20:	45c8      	cmp	r8, r9
 800cb22:	dc09      	bgt.n	800cb38 <_printf_float+0x228>
 800cb24:	6823      	ldr	r3, [r4, #0]
 800cb26:	079b      	lsls	r3, r3, #30
 800cb28:	f100 8107 	bmi.w	800cd3a <_printf_float+0x42a>
 800cb2c:	68e0      	ldr	r0, [r4, #12]
 800cb2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb30:	4298      	cmp	r0, r3
 800cb32:	bfb8      	it	lt
 800cb34:	4618      	movlt	r0, r3
 800cb36:	e739      	b.n	800c9ac <_printf_float+0x9c>
 800cb38:	2301      	movs	r3, #1
 800cb3a:	4652      	mov	r2, sl
 800cb3c:	4631      	mov	r1, r6
 800cb3e:	4628      	mov	r0, r5
 800cb40:	47b8      	blx	r7
 800cb42:	3001      	adds	r0, #1
 800cb44:	f43f af30 	beq.w	800c9a8 <_printf_float+0x98>
 800cb48:	f109 0901 	add.w	r9, r9, #1
 800cb4c:	e7e8      	b.n	800cb20 <_printf_float+0x210>
 800cb4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	dc3b      	bgt.n	800cbcc <_printf_float+0x2bc>
 800cb54:	4a1c      	ldr	r2, [pc, #112]	@ (800cbc8 <_printf_float+0x2b8>)
 800cb56:	2301      	movs	r3, #1
 800cb58:	4631      	mov	r1, r6
 800cb5a:	4628      	mov	r0, r5
 800cb5c:	47b8      	blx	r7
 800cb5e:	3001      	adds	r0, #1
 800cb60:	f43f af22 	beq.w	800c9a8 <_printf_float+0x98>
 800cb64:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800cb68:	ea59 0303 	orrs.w	r3, r9, r3
 800cb6c:	d102      	bne.n	800cb74 <_printf_float+0x264>
 800cb6e:	6823      	ldr	r3, [r4, #0]
 800cb70:	07d9      	lsls	r1, r3, #31
 800cb72:	d5d7      	bpl.n	800cb24 <_printf_float+0x214>
 800cb74:	9b05      	ldr	r3, [sp, #20]
 800cb76:	465a      	mov	r2, fp
 800cb78:	4631      	mov	r1, r6
 800cb7a:	4628      	mov	r0, r5
 800cb7c:	47b8      	blx	r7
 800cb7e:	3001      	adds	r0, #1
 800cb80:	f43f af12 	beq.w	800c9a8 <_printf_float+0x98>
 800cb84:	f04f 0a00 	mov.w	sl, #0
 800cb88:	f104 0b1a 	add.w	fp, r4, #26
 800cb8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb8e:	425b      	negs	r3, r3
 800cb90:	4553      	cmp	r3, sl
 800cb92:	dc01      	bgt.n	800cb98 <_printf_float+0x288>
 800cb94:	464b      	mov	r3, r9
 800cb96:	e794      	b.n	800cac2 <_printf_float+0x1b2>
 800cb98:	2301      	movs	r3, #1
 800cb9a:	465a      	mov	r2, fp
 800cb9c:	4631      	mov	r1, r6
 800cb9e:	4628      	mov	r0, r5
 800cba0:	47b8      	blx	r7
 800cba2:	3001      	adds	r0, #1
 800cba4:	f43f af00 	beq.w	800c9a8 <_printf_float+0x98>
 800cba8:	f10a 0a01 	add.w	sl, sl, #1
 800cbac:	e7ee      	b.n	800cb8c <_printf_float+0x27c>
 800cbae:	bf00      	nop
 800cbb0:	ffffffff 	.word	0xffffffff
 800cbb4:	7fefffff 	.word	0x7fefffff
 800cbb8:	08011100 	.word	0x08011100
 800cbbc:	080110fc 	.word	0x080110fc
 800cbc0:	08011108 	.word	0x08011108
 800cbc4:	08011104 	.word	0x08011104
 800cbc8:	0801110c 	.word	0x0801110c
 800cbcc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cbce:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cbd2:	4553      	cmp	r3, sl
 800cbd4:	bfa8      	it	ge
 800cbd6:	4653      	movge	r3, sl
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	4699      	mov	r9, r3
 800cbdc:	dc37      	bgt.n	800cc4e <_printf_float+0x33e>
 800cbde:	2300      	movs	r3, #0
 800cbe0:	9307      	str	r3, [sp, #28]
 800cbe2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cbe6:	f104 021a 	add.w	r2, r4, #26
 800cbea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cbec:	9907      	ldr	r1, [sp, #28]
 800cbee:	9306      	str	r3, [sp, #24]
 800cbf0:	eba3 0309 	sub.w	r3, r3, r9
 800cbf4:	428b      	cmp	r3, r1
 800cbf6:	dc31      	bgt.n	800cc5c <_printf_float+0x34c>
 800cbf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbfa:	459a      	cmp	sl, r3
 800cbfc:	dc3b      	bgt.n	800cc76 <_printf_float+0x366>
 800cbfe:	6823      	ldr	r3, [r4, #0]
 800cc00:	07da      	lsls	r2, r3, #31
 800cc02:	d438      	bmi.n	800cc76 <_printf_float+0x366>
 800cc04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc06:	ebaa 0903 	sub.w	r9, sl, r3
 800cc0a:	9b06      	ldr	r3, [sp, #24]
 800cc0c:	ebaa 0303 	sub.w	r3, sl, r3
 800cc10:	4599      	cmp	r9, r3
 800cc12:	bfa8      	it	ge
 800cc14:	4699      	movge	r9, r3
 800cc16:	f1b9 0f00 	cmp.w	r9, #0
 800cc1a:	dc34      	bgt.n	800cc86 <_printf_float+0x376>
 800cc1c:	f04f 0800 	mov.w	r8, #0
 800cc20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cc24:	f104 0b1a 	add.w	fp, r4, #26
 800cc28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc2a:	ebaa 0303 	sub.w	r3, sl, r3
 800cc2e:	eba3 0309 	sub.w	r3, r3, r9
 800cc32:	4543      	cmp	r3, r8
 800cc34:	f77f af76 	ble.w	800cb24 <_printf_float+0x214>
 800cc38:	2301      	movs	r3, #1
 800cc3a:	465a      	mov	r2, fp
 800cc3c:	4631      	mov	r1, r6
 800cc3e:	4628      	mov	r0, r5
 800cc40:	47b8      	blx	r7
 800cc42:	3001      	adds	r0, #1
 800cc44:	f43f aeb0 	beq.w	800c9a8 <_printf_float+0x98>
 800cc48:	f108 0801 	add.w	r8, r8, #1
 800cc4c:	e7ec      	b.n	800cc28 <_printf_float+0x318>
 800cc4e:	4642      	mov	r2, r8
 800cc50:	4631      	mov	r1, r6
 800cc52:	4628      	mov	r0, r5
 800cc54:	47b8      	blx	r7
 800cc56:	3001      	adds	r0, #1
 800cc58:	d1c1      	bne.n	800cbde <_printf_float+0x2ce>
 800cc5a:	e6a5      	b.n	800c9a8 <_printf_float+0x98>
 800cc5c:	2301      	movs	r3, #1
 800cc5e:	4631      	mov	r1, r6
 800cc60:	4628      	mov	r0, r5
 800cc62:	9206      	str	r2, [sp, #24]
 800cc64:	47b8      	blx	r7
 800cc66:	3001      	adds	r0, #1
 800cc68:	f43f ae9e 	beq.w	800c9a8 <_printf_float+0x98>
 800cc6c:	9b07      	ldr	r3, [sp, #28]
 800cc6e:	9a06      	ldr	r2, [sp, #24]
 800cc70:	3301      	adds	r3, #1
 800cc72:	9307      	str	r3, [sp, #28]
 800cc74:	e7b9      	b.n	800cbea <_printf_float+0x2da>
 800cc76:	9b05      	ldr	r3, [sp, #20]
 800cc78:	465a      	mov	r2, fp
 800cc7a:	4631      	mov	r1, r6
 800cc7c:	4628      	mov	r0, r5
 800cc7e:	47b8      	blx	r7
 800cc80:	3001      	adds	r0, #1
 800cc82:	d1bf      	bne.n	800cc04 <_printf_float+0x2f4>
 800cc84:	e690      	b.n	800c9a8 <_printf_float+0x98>
 800cc86:	9a06      	ldr	r2, [sp, #24]
 800cc88:	464b      	mov	r3, r9
 800cc8a:	4442      	add	r2, r8
 800cc8c:	4631      	mov	r1, r6
 800cc8e:	4628      	mov	r0, r5
 800cc90:	47b8      	blx	r7
 800cc92:	3001      	adds	r0, #1
 800cc94:	d1c2      	bne.n	800cc1c <_printf_float+0x30c>
 800cc96:	e687      	b.n	800c9a8 <_printf_float+0x98>
 800cc98:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800cc9c:	f1b9 0f01 	cmp.w	r9, #1
 800cca0:	dc01      	bgt.n	800cca6 <_printf_float+0x396>
 800cca2:	07db      	lsls	r3, r3, #31
 800cca4:	d536      	bpl.n	800cd14 <_printf_float+0x404>
 800cca6:	2301      	movs	r3, #1
 800cca8:	4642      	mov	r2, r8
 800ccaa:	4631      	mov	r1, r6
 800ccac:	4628      	mov	r0, r5
 800ccae:	47b8      	blx	r7
 800ccb0:	3001      	adds	r0, #1
 800ccb2:	f43f ae79 	beq.w	800c9a8 <_printf_float+0x98>
 800ccb6:	9b05      	ldr	r3, [sp, #20]
 800ccb8:	465a      	mov	r2, fp
 800ccba:	4631      	mov	r1, r6
 800ccbc:	4628      	mov	r0, r5
 800ccbe:	47b8      	blx	r7
 800ccc0:	3001      	adds	r0, #1
 800ccc2:	f43f ae71 	beq.w	800c9a8 <_printf_float+0x98>
 800ccc6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800ccca:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ccce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccd2:	f109 39ff 	add.w	r9, r9, #4294967295
 800ccd6:	d018      	beq.n	800cd0a <_printf_float+0x3fa>
 800ccd8:	464b      	mov	r3, r9
 800ccda:	f108 0201 	add.w	r2, r8, #1
 800ccde:	4631      	mov	r1, r6
 800cce0:	4628      	mov	r0, r5
 800cce2:	47b8      	blx	r7
 800cce4:	3001      	adds	r0, #1
 800cce6:	d10c      	bne.n	800cd02 <_printf_float+0x3f2>
 800cce8:	e65e      	b.n	800c9a8 <_printf_float+0x98>
 800ccea:	2301      	movs	r3, #1
 800ccec:	465a      	mov	r2, fp
 800ccee:	4631      	mov	r1, r6
 800ccf0:	4628      	mov	r0, r5
 800ccf2:	47b8      	blx	r7
 800ccf4:	3001      	adds	r0, #1
 800ccf6:	f43f ae57 	beq.w	800c9a8 <_printf_float+0x98>
 800ccfa:	f108 0801 	add.w	r8, r8, #1
 800ccfe:	45c8      	cmp	r8, r9
 800cd00:	dbf3      	blt.n	800ccea <_printf_float+0x3da>
 800cd02:	4653      	mov	r3, sl
 800cd04:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cd08:	e6dc      	b.n	800cac4 <_printf_float+0x1b4>
 800cd0a:	f04f 0800 	mov.w	r8, #0
 800cd0e:	f104 0b1a 	add.w	fp, r4, #26
 800cd12:	e7f4      	b.n	800ccfe <_printf_float+0x3ee>
 800cd14:	2301      	movs	r3, #1
 800cd16:	4642      	mov	r2, r8
 800cd18:	e7e1      	b.n	800ccde <_printf_float+0x3ce>
 800cd1a:	2301      	movs	r3, #1
 800cd1c:	464a      	mov	r2, r9
 800cd1e:	4631      	mov	r1, r6
 800cd20:	4628      	mov	r0, r5
 800cd22:	47b8      	blx	r7
 800cd24:	3001      	adds	r0, #1
 800cd26:	f43f ae3f 	beq.w	800c9a8 <_printf_float+0x98>
 800cd2a:	f108 0801 	add.w	r8, r8, #1
 800cd2e:	68e3      	ldr	r3, [r4, #12]
 800cd30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cd32:	1a5b      	subs	r3, r3, r1
 800cd34:	4543      	cmp	r3, r8
 800cd36:	dcf0      	bgt.n	800cd1a <_printf_float+0x40a>
 800cd38:	e6f8      	b.n	800cb2c <_printf_float+0x21c>
 800cd3a:	f04f 0800 	mov.w	r8, #0
 800cd3e:	f104 0919 	add.w	r9, r4, #25
 800cd42:	e7f4      	b.n	800cd2e <_printf_float+0x41e>

0800cd44 <_printf_common>:
 800cd44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd48:	4616      	mov	r6, r2
 800cd4a:	4698      	mov	r8, r3
 800cd4c:	688a      	ldr	r2, [r1, #8]
 800cd4e:	690b      	ldr	r3, [r1, #16]
 800cd50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cd54:	4293      	cmp	r3, r2
 800cd56:	bfb8      	it	lt
 800cd58:	4613      	movlt	r3, r2
 800cd5a:	6033      	str	r3, [r6, #0]
 800cd5c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cd60:	4607      	mov	r7, r0
 800cd62:	460c      	mov	r4, r1
 800cd64:	b10a      	cbz	r2, 800cd6a <_printf_common+0x26>
 800cd66:	3301      	adds	r3, #1
 800cd68:	6033      	str	r3, [r6, #0]
 800cd6a:	6823      	ldr	r3, [r4, #0]
 800cd6c:	0699      	lsls	r1, r3, #26
 800cd6e:	bf42      	ittt	mi
 800cd70:	6833      	ldrmi	r3, [r6, #0]
 800cd72:	3302      	addmi	r3, #2
 800cd74:	6033      	strmi	r3, [r6, #0]
 800cd76:	6825      	ldr	r5, [r4, #0]
 800cd78:	f015 0506 	ands.w	r5, r5, #6
 800cd7c:	d106      	bne.n	800cd8c <_printf_common+0x48>
 800cd7e:	f104 0a19 	add.w	sl, r4, #25
 800cd82:	68e3      	ldr	r3, [r4, #12]
 800cd84:	6832      	ldr	r2, [r6, #0]
 800cd86:	1a9b      	subs	r3, r3, r2
 800cd88:	42ab      	cmp	r3, r5
 800cd8a:	dc26      	bgt.n	800cdda <_printf_common+0x96>
 800cd8c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cd90:	6822      	ldr	r2, [r4, #0]
 800cd92:	3b00      	subs	r3, #0
 800cd94:	bf18      	it	ne
 800cd96:	2301      	movne	r3, #1
 800cd98:	0692      	lsls	r2, r2, #26
 800cd9a:	d42b      	bmi.n	800cdf4 <_printf_common+0xb0>
 800cd9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cda0:	4641      	mov	r1, r8
 800cda2:	4638      	mov	r0, r7
 800cda4:	47c8      	blx	r9
 800cda6:	3001      	adds	r0, #1
 800cda8:	d01e      	beq.n	800cde8 <_printf_common+0xa4>
 800cdaa:	6823      	ldr	r3, [r4, #0]
 800cdac:	6922      	ldr	r2, [r4, #16]
 800cdae:	f003 0306 	and.w	r3, r3, #6
 800cdb2:	2b04      	cmp	r3, #4
 800cdb4:	bf02      	ittt	eq
 800cdb6:	68e5      	ldreq	r5, [r4, #12]
 800cdb8:	6833      	ldreq	r3, [r6, #0]
 800cdba:	1aed      	subeq	r5, r5, r3
 800cdbc:	68a3      	ldr	r3, [r4, #8]
 800cdbe:	bf0c      	ite	eq
 800cdc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cdc4:	2500      	movne	r5, #0
 800cdc6:	4293      	cmp	r3, r2
 800cdc8:	bfc4      	itt	gt
 800cdca:	1a9b      	subgt	r3, r3, r2
 800cdcc:	18ed      	addgt	r5, r5, r3
 800cdce:	2600      	movs	r6, #0
 800cdd0:	341a      	adds	r4, #26
 800cdd2:	42b5      	cmp	r5, r6
 800cdd4:	d11a      	bne.n	800ce0c <_printf_common+0xc8>
 800cdd6:	2000      	movs	r0, #0
 800cdd8:	e008      	b.n	800cdec <_printf_common+0xa8>
 800cdda:	2301      	movs	r3, #1
 800cddc:	4652      	mov	r2, sl
 800cdde:	4641      	mov	r1, r8
 800cde0:	4638      	mov	r0, r7
 800cde2:	47c8      	blx	r9
 800cde4:	3001      	adds	r0, #1
 800cde6:	d103      	bne.n	800cdf0 <_printf_common+0xac>
 800cde8:	f04f 30ff 	mov.w	r0, #4294967295
 800cdec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdf0:	3501      	adds	r5, #1
 800cdf2:	e7c6      	b.n	800cd82 <_printf_common+0x3e>
 800cdf4:	18e1      	adds	r1, r4, r3
 800cdf6:	1c5a      	adds	r2, r3, #1
 800cdf8:	2030      	movs	r0, #48	@ 0x30
 800cdfa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cdfe:	4422      	add	r2, r4
 800ce00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ce04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ce08:	3302      	adds	r3, #2
 800ce0a:	e7c7      	b.n	800cd9c <_printf_common+0x58>
 800ce0c:	2301      	movs	r3, #1
 800ce0e:	4622      	mov	r2, r4
 800ce10:	4641      	mov	r1, r8
 800ce12:	4638      	mov	r0, r7
 800ce14:	47c8      	blx	r9
 800ce16:	3001      	adds	r0, #1
 800ce18:	d0e6      	beq.n	800cde8 <_printf_common+0xa4>
 800ce1a:	3601      	adds	r6, #1
 800ce1c:	e7d9      	b.n	800cdd2 <_printf_common+0x8e>
	...

0800ce20 <_printf_i>:
 800ce20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ce24:	7e0f      	ldrb	r7, [r1, #24]
 800ce26:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ce28:	2f78      	cmp	r7, #120	@ 0x78
 800ce2a:	4691      	mov	r9, r2
 800ce2c:	4680      	mov	r8, r0
 800ce2e:	460c      	mov	r4, r1
 800ce30:	469a      	mov	sl, r3
 800ce32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ce36:	d807      	bhi.n	800ce48 <_printf_i+0x28>
 800ce38:	2f62      	cmp	r7, #98	@ 0x62
 800ce3a:	d80a      	bhi.n	800ce52 <_printf_i+0x32>
 800ce3c:	2f00      	cmp	r7, #0
 800ce3e:	f000 80d1 	beq.w	800cfe4 <_printf_i+0x1c4>
 800ce42:	2f58      	cmp	r7, #88	@ 0x58
 800ce44:	f000 80b8 	beq.w	800cfb8 <_printf_i+0x198>
 800ce48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ce4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ce50:	e03a      	b.n	800cec8 <_printf_i+0xa8>
 800ce52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ce56:	2b15      	cmp	r3, #21
 800ce58:	d8f6      	bhi.n	800ce48 <_printf_i+0x28>
 800ce5a:	a101      	add	r1, pc, #4	@ (adr r1, 800ce60 <_printf_i+0x40>)
 800ce5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ce60:	0800ceb9 	.word	0x0800ceb9
 800ce64:	0800cecd 	.word	0x0800cecd
 800ce68:	0800ce49 	.word	0x0800ce49
 800ce6c:	0800ce49 	.word	0x0800ce49
 800ce70:	0800ce49 	.word	0x0800ce49
 800ce74:	0800ce49 	.word	0x0800ce49
 800ce78:	0800cecd 	.word	0x0800cecd
 800ce7c:	0800ce49 	.word	0x0800ce49
 800ce80:	0800ce49 	.word	0x0800ce49
 800ce84:	0800ce49 	.word	0x0800ce49
 800ce88:	0800ce49 	.word	0x0800ce49
 800ce8c:	0800cfcb 	.word	0x0800cfcb
 800ce90:	0800cef7 	.word	0x0800cef7
 800ce94:	0800cf85 	.word	0x0800cf85
 800ce98:	0800ce49 	.word	0x0800ce49
 800ce9c:	0800ce49 	.word	0x0800ce49
 800cea0:	0800cfed 	.word	0x0800cfed
 800cea4:	0800ce49 	.word	0x0800ce49
 800cea8:	0800cef7 	.word	0x0800cef7
 800ceac:	0800ce49 	.word	0x0800ce49
 800ceb0:	0800ce49 	.word	0x0800ce49
 800ceb4:	0800cf8d 	.word	0x0800cf8d
 800ceb8:	6833      	ldr	r3, [r6, #0]
 800ceba:	1d1a      	adds	r2, r3, #4
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	6032      	str	r2, [r6, #0]
 800cec0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cec4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cec8:	2301      	movs	r3, #1
 800ceca:	e09c      	b.n	800d006 <_printf_i+0x1e6>
 800cecc:	6833      	ldr	r3, [r6, #0]
 800cece:	6820      	ldr	r0, [r4, #0]
 800ced0:	1d19      	adds	r1, r3, #4
 800ced2:	6031      	str	r1, [r6, #0]
 800ced4:	0606      	lsls	r6, r0, #24
 800ced6:	d501      	bpl.n	800cedc <_printf_i+0xbc>
 800ced8:	681d      	ldr	r5, [r3, #0]
 800ceda:	e003      	b.n	800cee4 <_printf_i+0xc4>
 800cedc:	0645      	lsls	r5, r0, #25
 800cede:	d5fb      	bpl.n	800ced8 <_printf_i+0xb8>
 800cee0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cee4:	2d00      	cmp	r5, #0
 800cee6:	da03      	bge.n	800cef0 <_printf_i+0xd0>
 800cee8:	232d      	movs	r3, #45	@ 0x2d
 800ceea:	426d      	negs	r5, r5
 800ceec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cef0:	4858      	ldr	r0, [pc, #352]	@ (800d054 <_printf_i+0x234>)
 800cef2:	230a      	movs	r3, #10
 800cef4:	e011      	b.n	800cf1a <_printf_i+0xfa>
 800cef6:	6821      	ldr	r1, [r4, #0]
 800cef8:	6833      	ldr	r3, [r6, #0]
 800cefa:	0608      	lsls	r0, r1, #24
 800cefc:	f853 5b04 	ldr.w	r5, [r3], #4
 800cf00:	d402      	bmi.n	800cf08 <_printf_i+0xe8>
 800cf02:	0649      	lsls	r1, r1, #25
 800cf04:	bf48      	it	mi
 800cf06:	b2ad      	uxthmi	r5, r5
 800cf08:	2f6f      	cmp	r7, #111	@ 0x6f
 800cf0a:	4852      	ldr	r0, [pc, #328]	@ (800d054 <_printf_i+0x234>)
 800cf0c:	6033      	str	r3, [r6, #0]
 800cf0e:	bf14      	ite	ne
 800cf10:	230a      	movne	r3, #10
 800cf12:	2308      	moveq	r3, #8
 800cf14:	2100      	movs	r1, #0
 800cf16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cf1a:	6866      	ldr	r6, [r4, #4]
 800cf1c:	60a6      	str	r6, [r4, #8]
 800cf1e:	2e00      	cmp	r6, #0
 800cf20:	db05      	blt.n	800cf2e <_printf_i+0x10e>
 800cf22:	6821      	ldr	r1, [r4, #0]
 800cf24:	432e      	orrs	r6, r5
 800cf26:	f021 0104 	bic.w	r1, r1, #4
 800cf2a:	6021      	str	r1, [r4, #0]
 800cf2c:	d04b      	beq.n	800cfc6 <_printf_i+0x1a6>
 800cf2e:	4616      	mov	r6, r2
 800cf30:	fbb5 f1f3 	udiv	r1, r5, r3
 800cf34:	fb03 5711 	mls	r7, r3, r1, r5
 800cf38:	5dc7      	ldrb	r7, [r0, r7]
 800cf3a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cf3e:	462f      	mov	r7, r5
 800cf40:	42bb      	cmp	r3, r7
 800cf42:	460d      	mov	r5, r1
 800cf44:	d9f4      	bls.n	800cf30 <_printf_i+0x110>
 800cf46:	2b08      	cmp	r3, #8
 800cf48:	d10b      	bne.n	800cf62 <_printf_i+0x142>
 800cf4a:	6823      	ldr	r3, [r4, #0]
 800cf4c:	07df      	lsls	r7, r3, #31
 800cf4e:	d508      	bpl.n	800cf62 <_printf_i+0x142>
 800cf50:	6923      	ldr	r3, [r4, #16]
 800cf52:	6861      	ldr	r1, [r4, #4]
 800cf54:	4299      	cmp	r1, r3
 800cf56:	bfde      	ittt	le
 800cf58:	2330      	movle	r3, #48	@ 0x30
 800cf5a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cf5e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cf62:	1b92      	subs	r2, r2, r6
 800cf64:	6122      	str	r2, [r4, #16]
 800cf66:	f8cd a000 	str.w	sl, [sp]
 800cf6a:	464b      	mov	r3, r9
 800cf6c:	aa03      	add	r2, sp, #12
 800cf6e:	4621      	mov	r1, r4
 800cf70:	4640      	mov	r0, r8
 800cf72:	f7ff fee7 	bl	800cd44 <_printf_common>
 800cf76:	3001      	adds	r0, #1
 800cf78:	d14a      	bne.n	800d010 <_printf_i+0x1f0>
 800cf7a:	f04f 30ff 	mov.w	r0, #4294967295
 800cf7e:	b004      	add	sp, #16
 800cf80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf84:	6823      	ldr	r3, [r4, #0]
 800cf86:	f043 0320 	orr.w	r3, r3, #32
 800cf8a:	6023      	str	r3, [r4, #0]
 800cf8c:	4832      	ldr	r0, [pc, #200]	@ (800d058 <_printf_i+0x238>)
 800cf8e:	2778      	movs	r7, #120	@ 0x78
 800cf90:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cf94:	6823      	ldr	r3, [r4, #0]
 800cf96:	6831      	ldr	r1, [r6, #0]
 800cf98:	061f      	lsls	r7, r3, #24
 800cf9a:	f851 5b04 	ldr.w	r5, [r1], #4
 800cf9e:	d402      	bmi.n	800cfa6 <_printf_i+0x186>
 800cfa0:	065f      	lsls	r7, r3, #25
 800cfa2:	bf48      	it	mi
 800cfa4:	b2ad      	uxthmi	r5, r5
 800cfa6:	6031      	str	r1, [r6, #0]
 800cfa8:	07d9      	lsls	r1, r3, #31
 800cfaa:	bf44      	itt	mi
 800cfac:	f043 0320 	orrmi.w	r3, r3, #32
 800cfb0:	6023      	strmi	r3, [r4, #0]
 800cfb2:	b11d      	cbz	r5, 800cfbc <_printf_i+0x19c>
 800cfb4:	2310      	movs	r3, #16
 800cfb6:	e7ad      	b.n	800cf14 <_printf_i+0xf4>
 800cfb8:	4826      	ldr	r0, [pc, #152]	@ (800d054 <_printf_i+0x234>)
 800cfba:	e7e9      	b.n	800cf90 <_printf_i+0x170>
 800cfbc:	6823      	ldr	r3, [r4, #0]
 800cfbe:	f023 0320 	bic.w	r3, r3, #32
 800cfc2:	6023      	str	r3, [r4, #0]
 800cfc4:	e7f6      	b.n	800cfb4 <_printf_i+0x194>
 800cfc6:	4616      	mov	r6, r2
 800cfc8:	e7bd      	b.n	800cf46 <_printf_i+0x126>
 800cfca:	6833      	ldr	r3, [r6, #0]
 800cfcc:	6825      	ldr	r5, [r4, #0]
 800cfce:	6961      	ldr	r1, [r4, #20]
 800cfd0:	1d18      	adds	r0, r3, #4
 800cfd2:	6030      	str	r0, [r6, #0]
 800cfd4:	062e      	lsls	r6, r5, #24
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	d501      	bpl.n	800cfde <_printf_i+0x1be>
 800cfda:	6019      	str	r1, [r3, #0]
 800cfdc:	e002      	b.n	800cfe4 <_printf_i+0x1c4>
 800cfde:	0668      	lsls	r0, r5, #25
 800cfe0:	d5fb      	bpl.n	800cfda <_printf_i+0x1ba>
 800cfe2:	8019      	strh	r1, [r3, #0]
 800cfe4:	2300      	movs	r3, #0
 800cfe6:	6123      	str	r3, [r4, #16]
 800cfe8:	4616      	mov	r6, r2
 800cfea:	e7bc      	b.n	800cf66 <_printf_i+0x146>
 800cfec:	6833      	ldr	r3, [r6, #0]
 800cfee:	1d1a      	adds	r2, r3, #4
 800cff0:	6032      	str	r2, [r6, #0]
 800cff2:	681e      	ldr	r6, [r3, #0]
 800cff4:	6862      	ldr	r2, [r4, #4]
 800cff6:	2100      	movs	r1, #0
 800cff8:	4630      	mov	r0, r6
 800cffa:	f7f3 f981 	bl	8000300 <memchr>
 800cffe:	b108      	cbz	r0, 800d004 <_printf_i+0x1e4>
 800d000:	1b80      	subs	r0, r0, r6
 800d002:	6060      	str	r0, [r4, #4]
 800d004:	6863      	ldr	r3, [r4, #4]
 800d006:	6123      	str	r3, [r4, #16]
 800d008:	2300      	movs	r3, #0
 800d00a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d00e:	e7aa      	b.n	800cf66 <_printf_i+0x146>
 800d010:	6923      	ldr	r3, [r4, #16]
 800d012:	4632      	mov	r2, r6
 800d014:	4649      	mov	r1, r9
 800d016:	4640      	mov	r0, r8
 800d018:	47d0      	blx	sl
 800d01a:	3001      	adds	r0, #1
 800d01c:	d0ad      	beq.n	800cf7a <_printf_i+0x15a>
 800d01e:	6823      	ldr	r3, [r4, #0]
 800d020:	079b      	lsls	r3, r3, #30
 800d022:	d413      	bmi.n	800d04c <_printf_i+0x22c>
 800d024:	68e0      	ldr	r0, [r4, #12]
 800d026:	9b03      	ldr	r3, [sp, #12]
 800d028:	4298      	cmp	r0, r3
 800d02a:	bfb8      	it	lt
 800d02c:	4618      	movlt	r0, r3
 800d02e:	e7a6      	b.n	800cf7e <_printf_i+0x15e>
 800d030:	2301      	movs	r3, #1
 800d032:	4632      	mov	r2, r6
 800d034:	4649      	mov	r1, r9
 800d036:	4640      	mov	r0, r8
 800d038:	47d0      	blx	sl
 800d03a:	3001      	adds	r0, #1
 800d03c:	d09d      	beq.n	800cf7a <_printf_i+0x15a>
 800d03e:	3501      	adds	r5, #1
 800d040:	68e3      	ldr	r3, [r4, #12]
 800d042:	9903      	ldr	r1, [sp, #12]
 800d044:	1a5b      	subs	r3, r3, r1
 800d046:	42ab      	cmp	r3, r5
 800d048:	dcf2      	bgt.n	800d030 <_printf_i+0x210>
 800d04a:	e7eb      	b.n	800d024 <_printf_i+0x204>
 800d04c:	2500      	movs	r5, #0
 800d04e:	f104 0619 	add.w	r6, r4, #25
 800d052:	e7f5      	b.n	800d040 <_printf_i+0x220>
 800d054:	0801110e 	.word	0x0801110e
 800d058:	0801111f 	.word	0x0801111f

0800d05c <_scanf_float>:
 800d05c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d060:	b087      	sub	sp, #28
 800d062:	4691      	mov	r9, r2
 800d064:	9303      	str	r3, [sp, #12]
 800d066:	688b      	ldr	r3, [r1, #8]
 800d068:	1e5a      	subs	r2, r3, #1
 800d06a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d06e:	bf81      	itttt	hi
 800d070:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d074:	eb03 0b05 	addhi.w	fp, r3, r5
 800d078:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d07c:	608b      	strhi	r3, [r1, #8]
 800d07e:	680b      	ldr	r3, [r1, #0]
 800d080:	460a      	mov	r2, r1
 800d082:	f04f 0500 	mov.w	r5, #0
 800d086:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d08a:	f842 3b1c 	str.w	r3, [r2], #28
 800d08e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d092:	4680      	mov	r8, r0
 800d094:	460c      	mov	r4, r1
 800d096:	bf98      	it	ls
 800d098:	f04f 0b00 	movls.w	fp, #0
 800d09c:	9201      	str	r2, [sp, #4]
 800d09e:	4616      	mov	r6, r2
 800d0a0:	46aa      	mov	sl, r5
 800d0a2:	462f      	mov	r7, r5
 800d0a4:	9502      	str	r5, [sp, #8]
 800d0a6:	68a2      	ldr	r2, [r4, #8]
 800d0a8:	b15a      	cbz	r2, 800d0c2 <_scanf_float+0x66>
 800d0aa:	f8d9 3000 	ldr.w	r3, [r9]
 800d0ae:	781b      	ldrb	r3, [r3, #0]
 800d0b0:	2b4e      	cmp	r3, #78	@ 0x4e
 800d0b2:	d863      	bhi.n	800d17c <_scanf_float+0x120>
 800d0b4:	2b40      	cmp	r3, #64	@ 0x40
 800d0b6:	d83b      	bhi.n	800d130 <_scanf_float+0xd4>
 800d0b8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d0bc:	b2c8      	uxtb	r0, r1
 800d0be:	280e      	cmp	r0, #14
 800d0c0:	d939      	bls.n	800d136 <_scanf_float+0xda>
 800d0c2:	b11f      	cbz	r7, 800d0cc <_scanf_float+0x70>
 800d0c4:	6823      	ldr	r3, [r4, #0]
 800d0c6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d0ca:	6023      	str	r3, [r4, #0]
 800d0cc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d0d0:	f1ba 0f01 	cmp.w	sl, #1
 800d0d4:	f200 8114 	bhi.w	800d300 <_scanf_float+0x2a4>
 800d0d8:	9b01      	ldr	r3, [sp, #4]
 800d0da:	429e      	cmp	r6, r3
 800d0dc:	f200 8105 	bhi.w	800d2ea <_scanf_float+0x28e>
 800d0e0:	2001      	movs	r0, #1
 800d0e2:	b007      	add	sp, #28
 800d0e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0e8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d0ec:	2a0d      	cmp	r2, #13
 800d0ee:	d8e8      	bhi.n	800d0c2 <_scanf_float+0x66>
 800d0f0:	a101      	add	r1, pc, #4	@ (adr r1, 800d0f8 <_scanf_float+0x9c>)
 800d0f2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d0f6:	bf00      	nop
 800d0f8:	0800d241 	.word	0x0800d241
 800d0fc:	0800d0c3 	.word	0x0800d0c3
 800d100:	0800d0c3 	.word	0x0800d0c3
 800d104:	0800d0c3 	.word	0x0800d0c3
 800d108:	0800d29d 	.word	0x0800d29d
 800d10c:	0800d277 	.word	0x0800d277
 800d110:	0800d0c3 	.word	0x0800d0c3
 800d114:	0800d0c3 	.word	0x0800d0c3
 800d118:	0800d24f 	.word	0x0800d24f
 800d11c:	0800d0c3 	.word	0x0800d0c3
 800d120:	0800d0c3 	.word	0x0800d0c3
 800d124:	0800d0c3 	.word	0x0800d0c3
 800d128:	0800d0c3 	.word	0x0800d0c3
 800d12c:	0800d20b 	.word	0x0800d20b
 800d130:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d134:	e7da      	b.n	800d0ec <_scanf_float+0x90>
 800d136:	290e      	cmp	r1, #14
 800d138:	d8c3      	bhi.n	800d0c2 <_scanf_float+0x66>
 800d13a:	a001      	add	r0, pc, #4	@ (adr r0, 800d140 <_scanf_float+0xe4>)
 800d13c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d140:	0800d1fb 	.word	0x0800d1fb
 800d144:	0800d0c3 	.word	0x0800d0c3
 800d148:	0800d1fb 	.word	0x0800d1fb
 800d14c:	0800d28b 	.word	0x0800d28b
 800d150:	0800d0c3 	.word	0x0800d0c3
 800d154:	0800d19d 	.word	0x0800d19d
 800d158:	0800d1e1 	.word	0x0800d1e1
 800d15c:	0800d1e1 	.word	0x0800d1e1
 800d160:	0800d1e1 	.word	0x0800d1e1
 800d164:	0800d1e1 	.word	0x0800d1e1
 800d168:	0800d1e1 	.word	0x0800d1e1
 800d16c:	0800d1e1 	.word	0x0800d1e1
 800d170:	0800d1e1 	.word	0x0800d1e1
 800d174:	0800d1e1 	.word	0x0800d1e1
 800d178:	0800d1e1 	.word	0x0800d1e1
 800d17c:	2b6e      	cmp	r3, #110	@ 0x6e
 800d17e:	d809      	bhi.n	800d194 <_scanf_float+0x138>
 800d180:	2b60      	cmp	r3, #96	@ 0x60
 800d182:	d8b1      	bhi.n	800d0e8 <_scanf_float+0x8c>
 800d184:	2b54      	cmp	r3, #84	@ 0x54
 800d186:	d07b      	beq.n	800d280 <_scanf_float+0x224>
 800d188:	2b59      	cmp	r3, #89	@ 0x59
 800d18a:	d19a      	bne.n	800d0c2 <_scanf_float+0x66>
 800d18c:	2d07      	cmp	r5, #7
 800d18e:	d198      	bne.n	800d0c2 <_scanf_float+0x66>
 800d190:	2508      	movs	r5, #8
 800d192:	e02f      	b.n	800d1f4 <_scanf_float+0x198>
 800d194:	2b74      	cmp	r3, #116	@ 0x74
 800d196:	d073      	beq.n	800d280 <_scanf_float+0x224>
 800d198:	2b79      	cmp	r3, #121	@ 0x79
 800d19a:	e7f6      	b.n	800d18a <_scanf_float+0x12e>
 800d19c:	6821      	ldr	r1, [r4, #0]
 800d19e:	05c8      	lsls	r0, r1, #23
 800d1a0:	d51e      	bpl.n	800d1e0 <_scanf_float+0x184>
 800d1a2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d1a6:	6021      	str	r1, [r4, #0]
 800d1a8:	3701      	adds	r7, #1
 800d1aa:	f1bb 0f00 	cmp.w	fp, #0
 800d1ae:	d003      	beq.n	800d1b8 <_scanf_float+0x15c>
 800d1b0:	3201      	adds	r2, #1
 800d1b2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d1b6:	60a2      	str	r2, [r4, #8]
 800d1b8:	68a3      	ldr	r3, [r4, #8]
 800d1ba:	3b01      	subs	r3, #1
 800d1bc:	60a3      	str	r3, [r4, #8]
 800d1be:	6923      	ldr	r3, [r4, #16]
 800d1c0:	3301      	adds	r3, #1
 800d1c2:	6123      	str	r3, [r4, #16]
 800d1c4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d1c8:	3b01      	subs	r3, #1
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	f8c9 3004 	str.w	r3, [r9, #4]
 800d1d0:	f340 8082 	ble.w	800d2d8 <_scanf_float+0x27c>
 800d1d4:	f8d9 3000 	ldr.w	r3, [r9]
 800d1d8:	3301      	adds	r3, #1
 800d1da:	f8c9 3000 	str.w	r3, [r9]
 800d1de:	e762      	b.n	800d0a6 <_scanf_float+0x4a>
 800d1e0:	eb1a 0105 	adds.w	r1, sl, r5
 800d1e4:	f47f af6d 	bne.w	800d0c2 <_scanf_float+0x66>
 800d1e8:	6822      	ldr	r2, [r4, #0]
 800d1ea:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d1ee:	6022      	str	r2, [r4, #0]
 800d1f0:	460d      	mov	r5, r1
 800d1f2:	468a      	mov	sl, r1
 800d1f4:	f806 3b01 	strb.w	r3, [r6], #1
 800d1f8:	e7de      	b.n	800d1b8 <_scanf_float+0x15c>
 800d1fa:	6822      	ldr	r2, [r4, #0]
 800d1fc:	0610      	lsls	r0, r2, #24
 800d1fe:	f57f af60 	bpl.w	800d0c2 <_scanf_float+0x66>
 800d202:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d206:	6022      	str	r2, [r4, #0]
 800d208:	e7f4      	b.n	800d1f4 <_scanf_float+0x198>
 800d20a:	f1ba 0f00 	cmp.w	sl, #0
 800d20e:	d10c      	bne.n	800d22a <_scanf_float+0x1ce>
 800d210:	b977      	cbnz	r7, 800d230 <_scanf_float+0x1d4>
 800d212:	6822      	ldr	r2, [r4, #0]
 800d214:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d218:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d21c:	d108      	bne.n	800d230 <_scanf_float+0x1d4>
 800d21e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d222:	6022      	str	r2, [r4, #0]
 800d224:	f04f 0a01 	mov.w	sl, #1
 800d228:	e7e4      	b.n	800d1f4 <_scanf_float+0x198>
 800d22a:	f1ba 0f02 	cmp.w	sl, #2
 800d22e:	d050      	beq.n	800d2d2 <_scanf_float+0x276>
 800d230:	2d01      	cmp	r5, #1
 800d232:	d002      	beq.n	800d23a <_scanf_float+0x1de>
 800d234:	2d04      	cmp	r5, #4
 800d236:	f47f af44 	bne.w	800d0c2 <_scanf_float+0x66>
 800d23a:	3501      	adds	r5, #1
 800d23c:	b2ed      	uxtb	r5, r5
 800d23e:	e7d9      	b.n	800d1f4 <_scanf_float+0x198>
 800d240:	f1ba 0f01 	cmp.w	sl, #1
 800d244:	f47f af3d 	bne.w	800d0c2 <_scanf_float+0x66>
 800d248:	f04f 0a02 	mov.w	sl, #2
 800d24c:	e7d2      	b.n	800d1f4 <_scanf_float+0x198>
 800d24e:	b975      	cbnz	r5, 800d26e <_scanf_float+0x212>
 800d250:	2f00      	cmp	r7, #0
 800d252:	f47f af37 	bne.w	800d0c4 <_scanf_float+0x68>
 800d256:	6822      	ldr	r2, [r4, #0]
 800d258:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d25c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d260:	f040 80fc 	bne.w	800d45c <_scanf_float+0x400>
 800d264:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d268:	6022      	str	r2, [r4, #0]
 800d26a:	2501      	movs	r5, #1
 800d26c:	e7c2      	b.n	800d1f4 <_scanf_float+0x198>
 800d26e:	2d03      	cmp	r5, #3
 800d270:	d0e3      	beq.n	800d23a <_scanf_float+0x1de>
 800d272:	2d05      	cmp	r5, #5
 800d274:	e7df      	b.n	800d236 <_scanf_float+0x1da>
 800d276:	2d02      	cmp	r5, #2
 800d278:	f47f af23 	bne.w	800d0c2 <_scanf_float+0x66>
 800d27c:	2503      	movs	r5, #3
 800d27e:	e7b9      	b.n	800d1f4 <_scanf_float+0x198>
 800d280:	2d06      	cmp	r5, #6
 800d282:	f47f af1e 	bne.w	800d0c2 <_scanf_float+0x66>
 800d286:	2507      	movs	r5, #7
 800d288:	e7b4      	b.n	800d1f4 <_scanf_float+0x198>
 800d28a:	6822      	ldr	r2, [r4, #0]
 800d28c:	0591      	lsls	r1, r2, #22
 800d28e:	f57f af18 	bpl.w	800d0c2 <_scanf_float+0x66>
 800d292:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d296:	6022      	str	r2, [r4, #0]
 800d298:	9702      	str	r7, [sp, #8]
 800d29a:	e7ab      	b.n	800d1f4 <_scanf_float+0x198>
 800d29c:	6822      	ldr	r2, [r4, #0]
 800d29e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d2a2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d2a6:	d005      	beq.n	800d2b4 <_scanf_float+0x258>
 800d2a8:	0550      	lsls	r0, r2, #21
 800d2aa:	f57f af0a 	bpl.w	800d0c2 <_scanf_float+0x66>
 800d2ae:	2f00      	cmp	r7, #0
 800d2b0:	f000 80d4 	beq.w	800d45c <_scanf_float+0x400>
 800d2b4:	0591      	lsls	r1, r2, #22
 800d2b6:	bf58      	it	pl
 800d2b8:	9902      	ldrpl	r1, [sp, #8]
 800d2ba:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d2be:	bf58      	it	pl
 800d2c0:	1a79      	subpl	r1, r7, r1
 800d2c2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d2c6:	bf58      	it	pl
 800d2c8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d2cc:	6022      	str	r2, [r4, #0]
 800d2ce:	2700      	movs	r7, #0
 800d2d0:	e790      	b.n	800d1f4 <_scanf_float+0x198>
 800d2d2:	f04f 0a03 	mov.w	sl, #3
 800d2d6:	e78d      	b.n	800d1f4 <_scanf_float+0x198>
 800d2d8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d2dc:	4649      	mov	r1, r9
 800d2de:	4640      	mov	r0, r8
 800d2e0:	4798      	blx	r3
 800d2e2:	2800      	cmp	r0, #0
 800d2e4:	f43f aedf 	beq.w	800d0a6 <_scanf_float+0x4a>
 800d2e8:	e6eb      	b.n	800d0c2 <_scanf_float+0x66>
 800d2ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d2ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d2f2:	464a      	mov	r2, r9
 800d2f4:	4640      	mov	r0, r8
 800d2f6:	4798      	blx	r3
 800d2f8:	6923      	ldr	r3, [r4, #16]
 800d2fa:	3b01      	subs	r3, #1
 800d2fc:	6123      	str	r3, [r4, #16]
 800d2fe:	e6eb      	b.n	800d0d8 <_scanf_float+0x7c>
 800d300:	1e6b      	subs	r3, r5, #1
 800d302:	2b06      	cmp	r3, #6
 800d304:	d824      	bhi.n	800d350 <_scanf_float+0x2f4>
 800d306:	2d02      	cmp	r5, #2
 800d308:	d836      	bhi.n	800d378 <_scanf_float+0x31c>
 800d30a:	9b01      	ldr	r3, [sp, #4]
 800d30c:	429e      	cmp	r6, r3
 800d30e:	f67f aee7 	bls.w	800d0e0 <_scanf_float+0x84>
 800d312:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d316:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d31a:	464a      	mov	r2, r9
 800d31c:	4640      	mov	r0, r8
 800d31e:	4798      	blx	r3
 800d320:	6923      	ldr	r3, [r4, #16]
 800d322:	3b01      	subs	r3, #1
 800d324:	6123      	str	r3, [r4, #16]
 800d326:	e7f0      	b.n	800d30a <_scanf_float+0x2ae>
 800d328:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d32c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d330:	464a      	mov	r2, r9
 800d332:	4640      	mov	r0, r8
 800d334:	4798      	blx	r3
 800d336:	6923      	ldr	r3, [r4, #16]
 800d338:	3b01      	subs	r3, #1
 800d33a:	6123      	str	r3, [r4, #16]
 800d33c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d340:	fa5f fa8a 	uxtb.w	sl, sl
 800d344:	f1ba 0f02 	cmp.w	sl, #2
 800d348:	d1ee      	bne.n	800d328 <_scanf_float+0x2cc>
 800d34a:	3d03      	subs	r5, #3
 800d34c:	b2ed      	uxtb	r5, r5
 800d34e:	1b76      	subs	r6, r6, r5
 800d350:	6823      	ldr	r3, [r4, #0]
 800d352:	05da      	lsls	r2, r3, #23
 800d354:	d530      	bpl.n	800d3b8 <_scanf_float+0x35c>
 800d356:	055b      	lsls	r3, r3, #21
 800d358:	d511      	bpl.n	800d37e <_scanf_float+0x322>
 800d35a:	9b01      	ldr	r3, [sp, #4]
 800d35c:	429e      	cmp	r6, r3
 800d35e:	f67f aebf 	bls.w	800d0e0 <_scanf_float+0x84>
 800d362:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d366:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d36a:	464a      	mov	r2, r9
 800d36c:	4640      	mov	r0, r8
 800d36e:	4798      	blx	r3
 800d370:	6923      	ldr	r3, [r4, #16]
 800d372:	3b01      	subs	r3, #1
 800d374:	6123      	str	r3, [r4, #16]
 800d376:	e7f0      	b.n	800d35a <_scanf_float+0x2fe>
 800d378:	46aa      	mov	sl, r5
 800d37a:	46b3      	mov	fp, r6
 800d37c:	e7de      	b.n	800d33c <_scanf_float+0x2e0>
 800d37e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d382:	6923      	ldr	r3, [r4, #16]
 800d384:	2965      	cmp	r1, #101	@ 0x65
 800d386:	f103 33ff 	add.w	r3, r3, #4294967295
 800d38a:	f106 35ff 	add.w	r5, r6, #4294967295
 800d38e:	6123      	str	r3, [r4, #16]
 800d390:	d00c      	beq.n	800d3ac <_scanf_float+0x350>
 800d392:	2945      	cmp	r1, #69	@ 0x45
 800d394:	d00a      	beq.n	800d3ac <_scanf_float+0x350>
 800d396:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d39a:	464a      	mov	r2, r9
 800d39c:	4640      	mov	r0, r8
 800d39e:	4798      	blx	r3
 800d3a0:	6923      	ldr	r3, [r4, #16]
 800d3a2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d3a6:	3b01      	subs	r3, #1
 800d3a8:	1eb5      	subs	r5, r6, #2
 800d3aa:	6123      	str	r3, [r4, #16]
 800d3ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d3b0:	464a      	mov	r2, r9
 800d3b2:	4640      	mov	r0, r8
 800d3b4:	4798      	blx	r3
 800d3b6:	462e      	mov	r6, r5
 800d3b8:	6822      	ldr	r2, [r4, #0]
 800d3ba:	f012 0210 	ands.w	r2, r2, #16
 800d3be:	d001      	beq.n	800d3c4 <_scanf_float+0x368>
 800d3c0:	2000      	movs	r0, #0
 800d3c2:	e68e      	b.n	800d0e2 <_scanf_float+0x86>
 800d3c4:	7032      	strb	r2, [r6, #0]
 800d3c6:	6823      	ldr	r3, [r4, #0]
 800d3c8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d3cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d3d0:	d123      	bne.n	800d41a <_scanf_float+0x3be>
 800d3d2:	9b02      	ldr	r3, [sp, #8]
 800d3d4:	429f      	cmp	r7, r3
 800d3d6:	d00a      	beq.n	800d3ee <_scanf_float+0x392>
 800d3d8:	1bda      	subs	r2, r3, r7
 800d3da:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d3de:	429e      	cmp	r6, r3
 800d3e0:	bf28      	it	cs
 800d3e2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d3e6:	491e      	ldr	r1, [pc, #120]	@ (800d460 <_scanf_float+0x404>)
 800d3e8:	4630      	mov	r0, r6
 800d3ea:	f000 f935 	bl	800d658 <siprintf>
 800d3ee:	9901      	ldr	r1, [sp, #4]
 800d3f0:	2200      	movs	r2, #0
 800d3f2:	4640      	mov	r0, r8
 800d3f4:	f002 fbca 	bl	800fb8c <_strtod_r>
 800d3f8:	9b03      	ldr	r3, [sp, #12]
 800d3fa:	6821      	ldr	r1, [r4, #0]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	f011 0f02 	tst.w	r1, #2
 800d402:	f103 0204 	add.w	r2, r3, #4
 800d406:	d015      	beq.n	800d434 <_scanf_float+0x3d8>
 800d408:	9903      	ldr	r1, [sp, #12]
 800d40a:	600a      	str	r2, [r1, #0]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	ed83 0b00 	vstr	d0, [r3]
 800d412:	68e3      	ldr	r3, [r4, #12]
 800d414:	3301      	adds	r3, #1
 800d416:	60e3      	str	r3, [r4, #12]
 800d418:	e7d2      	b.n	800d3c0 <_scanf_float+0x364>
 800d41a:	9b04      	ldr	r3, [sp, #16]
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d0e6      	beq.n	800d3ee <_scanf_float+0x392>
 800d420:	9905      	ldr	r1, [sp, #20]
 800d422:	230a      	movs	r3, #10
 800d424:	3101      	adds	r1, #1
 800d426:	4640      	mov	r0, r8
 800d428:	f002 fc30 	bl	800fc8c <_strtol_r>
 800d42c:	9b04      	ldr	r3, [sp, #16]
 800d42e:	9e05      	ldr	r6, [sp, #20]
 800d430:	1ac2      	subs	r2, r0, r3
 800d432:	e7d2      	b.n	800d3da <_scanf_float+0x37e>
 800d434:	f011 0f04 	tst.w	r1, #4
 800d438:	9903      	ldr	r1, [sp, #12]
 800d43a:	600a      	str	r2, [r1, #0]
 800d43c:	d1e6      	bne.n	800d40c <_scanf_float+0x3b0>
 800d43e:	eeb4 0b40 	vcmp.f64	d0, d0
 800d442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d446:	681d      	ldr	r5, [r3, #0]
 800d448:	d705      	bvc.n	800d456 <_scanf_float+0x3fa>
 800d44a:	4806      	ldr	r0, [pc, #24]	@ (800d464 <_scanf_float+0x408>)
 800d44c:	f000 fa56 	bl	800d8fc <nanf>
 800d450:	ed85 0a00 	vstr	s0, [r5]
 800d454:	e7dd      	b.n	800d412 <_scanf_float+0x3b6>
 800d456:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800d45a:	e7f9      	b.n	800d450 <_scanf_float+0x3f4>
 800d45c:	2700      	movs	r7, #0
 800d45e:	e635      	b.n	800d0cc <_scanf_float+0x70>
 800d460:	08011130 	.word	0x08011130
 800d464:	08011271 	.word	0x08011271

0800d468 <std>:
 800d468:	2300      	movs	r3, #0
 800d46a:	b510      	push	{r4, lr}
 800d46c:	4604      	mov	r4, r0
 800d46e:	e9c0 3300 	strd	r3, r3, [r0]
 800d472:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d476:	6083      	str	r3, [r0, #8]
 800d478:	8181      	strh	r1, [r0, #12]
 800d47a:	6643      	str	r3, [r0, #100]	@ 0x64
 800d47c:	81c2      	strh	r2, [r0, #14]
 800d47e:	6183      	str	r3, [r0, #24]
 800d480:	4619      	mov	r1, r3
 800d482:	2208      	movs	r2, #8
 800d484:	305c      	adds	r0, #92	@ 0x5c
 800d486:	f000 f94c 	bl	800d722 <memset>
 800d48a:	4b0d      	ldr	r3, [pc, #52]	@ (800d4c0 <std+0x58>)
 800d48c:	6263      	str	r3, [r4, #36]	@ 0x24
 800d48e:	4b0d      	ldr	r3, [pc, #52]	@ (800d4c4 <std+0x5c>)
 800d490:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d492:	4b0d      	ldr	r3, [pc, #52]	@ (800d4c8 <std+0x60>)
 800d494:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d496:	4b0d      	ldr	r3, [pc, #52]	@ (800d4cc <std+0x64>)
 800d498:	6323      	str	r3, [r4, #48]	@ 0x30
 800d49a:	4b0d      	ldr	r3, [pc, #52]	@ (800d4d0 <std+0x68>)
 800d49c:	6224      	str	r4, [r4, #32]
 800d49e:	429c      	cmp	r4, r3
 800d4a0:	d006      	beq.n	800d4b0 <std+0x48>
 800d4a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d4a6:	4294      	cmp	r4, r2
 800d4a8:	d002      	beq.n	800d4b0 <std+0x48>
 800d4aa:	33d0      	adds	r3, #208	@ 0xd0
 800d4ac:	429c      	cmp	r4, r3
 800d4ae:	d105      	bne.n	800d4bc <std+0x54>
 800d4b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d4b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d4b8:	f000 ba0e 	b.w	800d8d8 <__retarget_lock_init_recursive>
 800d4bc:	bd10      	pop	{r4, pc}
 800d4be:	bf00      	nop
 800d4c0:	0800d69d 	.word	0x0800d69d
 800d4c4:	0800d6bf 	.word	0x0800d6bf
 800d4c8:	0800d6f7 	.word	0x0800d6f7
 800d4cc:	0800d71b 	.word	0x0800d71b
 800d4d0:	24004f6c 	.word	0x24004f6c

0800d4d4 <stdio_exit_handler>:
 800d4d4:	4a02      	ldr	r2, [pc, #8]	@ (800d4e0 <stdio_exit_handler+0xc>)
 800d4d6:	4903      	ldr	r1, [pc, #12]	@ (800d4e4 <stdio_exit_handler+0x10>)
 800d4d8:	4803      	ldr	r0, [pc, #12]	@ (800d4e8 <stdio_exit_handler+0x14>)
 800d4da:	f000 b869 	b.w	800d5b0 <_fwalk_sglue>
 800d4de:	bf00      	nop
 800d4e0:	24000014 	.word	0x24000014
 800d4e4:	08010049 	.word	0x08010049
 800d4e8:	24000024 	.word	0x24000024

0800d4ec <cleanup_stdio>:
 800d4ec:	6841      	ldr	r1, [r0, #4]
 800d4ee:	4b0c      	ldr	r3, [pc, #48]	@ (800d520 <cleanup_stdio+0x34>)
 800d4f0:	4299      	cmp	r1, r3
 800d4f2:	b510      	push	{r4, lr}
 800d4f4:	4604      	mov	r4, r0
 800d4f6:	d001      	beq.n	800d4fc <cleanup_stdio+0x10>
 800d4f8:	f002 fda6 	bl	8010048 <_fflush_r>
 800d4fc:	68a1      	ldr	r1, [r4, #8]
 800d4fe:	4b09      	ldr	r3, [pc, #36]	@ (800d524 <cleanup_stdio+0x38>)
 800d500:	4299      	cmp	r1, r3
 800d502:	d002      	beq.n	800d50a <cleanup_stdio+0x1e>
 800d504:	4620      	mov	r0, r4
 800d506:	f002 fd9f 	bl	8010048 <_fflush_r>
 800d50a:	68e1      	ldr	r1, [r4, #12]
 800d50c:	4b06      	ldr	r3, [pc, #24]	@ (800d528 <cleanup_stdio+0x3c>)
 800d50e:	4299      	cmp	r1, r3
 800d510:	d004      	beq.n	800d51c <cleanup_stdio+0x30>
 800d512:	4620      	mov	r0, r4
 800d514:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d518:	f002 bd96 	b.w	8010048 <_fflush_r>
 800d51c:	bd10      	pop	{r4, pc}
 800d51e:	bf00      	nop
 800d520:	24004f6c 	.word	0x24004f6c
 800d524:	24004fd4 	.word	0x24004fd4
 800d528:	2400503c 	.word	0x2400503c

0800d52c <global_stdio_init.part.0>:
 800d52c:	b510      	push	{r4, lr}
 800d52e:	4b0b      	ldr	r3, [pc, #44]	@ (800d55c <global_stdio_init.part.0+0x30>)
 800d530:	4c0b      	ldr	r4, [pc, #44]	@ (800d560 <global_stdio_init.part.0+0x34>)
 800d532:	4a0c      	ldr	r2, [pc, #48]	@ (800d564 <global_stdio_init.part.0+0x38>)
 800d534:	601a      	str	r2, [r3, #0]
 800d536:	4620      	mov	r0, r4
 800d538:	2200      	movs	r2, #0
 800d53a:	2104      	movs	r1, #4
 800d53c:	f7ff ff94 	bl	800d468 <std>
 800d540:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d544:	2201      	movs	r2, #1
 800d546:	2109      	movs	r1, #9
 800d548:	f7ff ff8e 	bl	800d468 <std>
 800d54c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d550:	2202      	movs	r2, #2
 800d552:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d556:	2112      	movs	r1, #18
 800d558:	f7ff bf86 	b.w	800d468 <std>
 800d55c:	240050a4 	.word	0x240050a4
 800d560:	24004f6c 	.word	0x24004f6c
 800d564:	0800d4d5 	.word	0x0800d4d5

0800d568 <__sfp_lock_acquire>:
 800d568:	4801      	ldr	r0, [pc, #4]	@ (800d570 <__sfp_lock_acquire+0x8>)
 800d56a:	f000 b9b6 	b.w	800d8da <__retarget_lock_acquire_recursive>
 800d56e:	bf00      	nop
 800d570:	240050ad 	.word	0x240050ad

0800d574 <__sfp_lock_release>:
 800d574:	4801      	ldr	r0, [pc, #4]	@ (800d57c <__sfp_lock_release+0x8>)
 800d576:	f000 b9b1 	b.w	800d8dc <__retarget_lock_release_recursive>
 800d57a:	bf00      	nop
 800d57c:	240050ad 	.word	0x240050ad

0800d580 <__sinit>:
 800d580:	b510      	push	{r4, lr}
 800d582:	4604      	mov	r4, r0
 800d584:	f7ff fff0 	bl	800d568 <__sfp_lock_acquire>
 800d588:	6a23      	ldr	r3, [r4, #32]
 800d58a:	b11b      	cbz	r3, 800d594 <__sinit+0x14>
 800d58c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d590:	f7ff bff0 	b.w	800d574 <__sfp_lock_release>
 800d594:	4b04      	ldr	r3, [pc, #16]	@ (800d5a8 <__sinit+0x28>)
 800d596:	6223      	str	r3, [r4, #32]
 800d598:	4b04      	ldr	r3, [pc, #16]	@ (800d5ac <__sinit+0x2c>)
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d1f5      	bne.n	800d58c <__sinit+0xc>
 800d5a0:	f7ff ffc4 	bl	800d52c <global_stdio_init.part.0>
 800d5a4:	e7f2      	b.n	800d58c <__sinit+0xc>
 800d5a6:	bf00      	nop
 800d5a8:	0800d4ed 	.word	0x0800d4ed
 800d5ac:	240050a4 	.word	0x240050a4

0800d5b0 <_fwalk_sglue>:
 800d5b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5b4:	4607      	mov	r7, r0
 800d5b6:	4688      	mov	r8, r1
 800d5b8:	4614      	mov	r4, r2
 800d5ba:	2600      	movs	r6, #0
 800d5bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d5c0:	f1b9 0901 	subs.w	r9, r9, #1
 800d5c4:	d505      	bpl.n	800d5d2 <_fwalk_sglue+0x22>
 800d5c6:	6824      	ldr	r4, [r4, #0]
 800d5c8:	2c00      	cmp	r4, #0
 800d5ca:	d1f7      	bne.n	800d5bc <_fwalk_sglue+0xc>
 800d5cc:	4630      	mov	r0, r6
 800d5ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5d2:	89ab      	ldrh	r3, [r5, #12]
 800d5d4:	2b01      	cmp	r3, #1
 800d5d6:	d907      	bls.n	800d5e8 <_fwalk_sglue+0x38>
 800d5d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d5dc:	3301      	adds	r3, #1
 800d5de:	d003      	beq.n	800d5e8 <_fwalk_sglue+0x38>
 800d5e0:	4629      	mov	r1, r5
 800d5e2:	4638      	mov	r0, r7
 800d5e4:	47c0      	blx	r8
 800d5e6:	4306      	orrs	r6, r0
 800d5e8:	3568      	adds	r5, #104	@ 0x68
 800d5ea:	e7e9      	b.n	800d5c0 <_fwalk_sglue+0x10>

0800d5ec <sniprintf>:
 800d5ec:	b40c      	push	{r2, r3}
 800d5ee:	b530      	push	{r4, r5, lr}
 800d5f0:	4b18      	ldr	r3, [pc, #96]	@ (800d654 <sniprintf+0x68>)
 800d5f2:	1e0c      	subs	r4, r1, #0
 800d5f4:	681d      	ldr	r5, [r3, #0]
 800d5f6:	b09d      	sub	sp, #116	@ 0x74
 800d5f8:	da08      	bge.n	800d60c <sniprintf+0x20>
 800d5fa:	238b      	movs	r3, #139	@ 0x8b
 800d5fc:	602b      	str	r3, [r5, #0]
 800d5fe:	f04f 30ff 	mov.w	r0, #4294967295
 800d602:	b01d      	add	sp, #116	@ 0x74
 800d604:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d608:	b002      	add	sp, #8
 800d60a:	4770      	bx	lr
 800d60c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d610:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d614:	f04f 0300 	mov.w	r3, #0
 800d618:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d61a:	bf14      	ite	ne
 800d61c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d620:	4623      	moveq	r3, r4
 800d622:	9304      	str	r3, [sp, #16]
 800d624:	9307      	str	r3, [sp, #28]
 800d626:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d62a:	9002      	str	r0, [sp, #8]
 800d62c:	9006      	str	r0, [sp, #24]
 800d62e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d632:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d634:	ab21      	add	r3, sp, #132	@ 0x84
 800d636:	a902      	add	r1, sp, #8
 800d638:	4628      	mov	r0, r5
 800d63a:	9301      	str	r3, [sp, #4]
 800d63c:	f002 fb84 	bl	800fd48 <_svfiprintf_r>
 800d640:	1c43      	adds	r3, r0, #1
 800d642:	bfbc      	itt	lt
 800d644:	238b      	movlt	r3, #139	@ 0x8b
 800d646:	602b      	strlt	r3, [r5, #0]
 800d648:	2c00      	cmp	r4, #0
 800d64a:	d0da      	beq.n	800d602 <sniprintf+0x16>
 800d64c:	9b02      	ldr	r3, [sp, #8]
 800d64e:	2200      	movs	r2, #0
 800d650:	701a      	strb	r2, [r3, #0]
 800d652:	e7d6      	b.n	800d602 <sniprintf+0x16>
 800d654:	24000020 	.word	0x24000020

0800d658 <siprintf>:
 800d658:	b40e      	push	{r1, r2, r3}
 800d65a:	b510      	push	{r4, lr}
 800d65c:	b09d      	sub	sp, #116	@ 0x74
 800d65e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d660:	9002      	str	r0, [sp, #8]
 800d662:	9006      	str	r0, [sp, #24]
 800d664:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d668:	480a      	ldr	r0, [pc, #40]	@ (800d694 <siprintf+0x3c>)
 800d66a:	9107      	str	r1, [sp, #28]
 800d66c:	9104      	str	r1, [sp, #16]
 800d66e:	490a      	ldr	r1, [pc, #40]	@ (800d698 <siprintf+0x40>)
 800d670:	f853 2b04 	ldr.w	r2, [r3], #4
 800d674:	9105      	str	r1, [sp, #20]
 800d676:	2400      	movs	r4, #0
 800d678:	a902      	add	r1, sp, #8
 800d67a:	6800      	ldr	r0, [r0, #0]
 800d67c:	9301      	str	r3, [sp, #4]
 800d67e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d680:	f002 fb62 	bl	800fd48 <_svfiprintf_r>
 800d684:	9b02      	ldr	r3, [sp, #8]
 800d686:	701c      	strb	r4, [r3, #0]
 800d688:	b01d      	add	sp, #116	@ 0x74
 800d68a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d68e:	b003      	add	sp, #12
 800d690:	4770      	bx	lr
 800d692:	bf00      	nop
 800d694:	24000020 	.word	0x24000020
 800d698:	ffff0208 	.word	0xffff0208

0800d69c <__sread>:
 800d69c:	b510      	push	{r4, lr}
 800d69e:	460c      	mov	r4, r1
 800d6a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6a4:	f000 f8ca 	bl	800d83c <_read_r>
 800d6a8:	2800      	cmp	r0, #0
 800d6aa:	bfab      	itete	ge
 800d6ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d6ae:	89a3      	ldrhlt	r3, [r4, #12]
 800d6b0:	181b      	addge	r3, r3, r0
 800d6b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d6b6:	bfac      	ite	ge
 800d6b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d6ba:	81a3      	strhlt	r3, [r4, #12]
 800d6bc:	bd10      	pop	{r4, pc}

0800d6be <__swrite>:
 800d6be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6c2:	461f      	mov	r7, r3
 800d6c4:	898b      	ldrh	r3, [r1, #12]
 800d6c6:	05db      	lsls	r3, r3, #23
 800d6c8:	4605      	mov	r5, r0
 800d6ca:	460c      	mov	r4, r1
 800d6cc:	4616      	mov	r6, r2
 800d6ce:	d505      	bpl.n	800d6dc <__swrite+0x1e>
 800d6d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6d4:	2302      	movs	r3, #2
 800d6d6:	2200      	movs	r2, #0
 800d6d8:	f000 f89e 	bl	800d818 <_lseek_r>
 800d6dc:	89a3      	ldrh	r3, [r4, #12]
 800d6de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d6e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d6e6:	81a3      	strh	r3, [r4, #12]
 800d6e8:	4632      	mov	r2, r6
 800d6ea:	463b      	mov	r3, r7
 800d6ec:	4628      	mov	r0, r5
 800d6ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d6f2:	f000 b8b5 	b.w	800d860 <_write_r>

0800d6f6 <__sseek>:
 800d6f6:	b510      	push	{r4, lr}
 800d6f8:	460c      	mov	r4, r1
 800d6fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6fe:	f000 f88b 	bl	800d818 <_lseek_r>
 800d702:	1c43      	adds	r3, r0, #1
 800d704:	89a3      	ldrh	r3, [r4, #12]
 800d706:	bf15      	itete	ne
 800d708:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d70a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d70e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d712:	81a3      	strheq	r3, [r4, #12]
 800d714:	bf18      	it	ne
 800d716:	81a3      	strhne	r3, [r4, #12]
 800d718:	bd10      	pop	{r4, pc}

0800d71a <__sclose>:
 800d71a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d71e:	f000 b80d 	b.w	800d73c <_close_r>

0800d722 <memset>:
 800d722:	4402      	add	r2, r0
 800d724:	4603      	mov	r3, r0
 800d726:	4293      	cmp	r3, r2
 800d728:	d100      	bne.n	800d72c <memset+0xa>
 800d72a:	4770      	bx	lr
 800d72c:	f803 1b01 	strb.w	r1, [r3], #1
 800d730:	e7f9      	b.n	800d726 <memset+0x4>
	...

0800d734 <_localeconv_r>:
 800d734:	4800      	ldr	r0, [pc, #0]	@ (800d738 <_localeconv_r+0x4>)
 800d736:	4770      	bx	lr
 800d738:	24000160 	.word	0x24000160

0800d73c <_close_r>:
 800d73c:	b538      	push	{r3, r4, r5, lr}
 800d73e:	4d06      	ldr	r5, [pc, #24]	@ (800d758 <_close_r+0x1c>)
 800d740:	2300      	movs	r3, #0
 800d742:	4604      	mov	r4, r0
 800d744:	4608      	mov	r0, r1
 800d746:	602b      	str	r3, [r5, #0]
 800d748:	f7f4 faea 	bl	8001d20 <_close>
 800d74c:	1c43      	adds	r3, r0, #1
 800d74e:	d102      	bne.n	800d756 <_close_r+0x1a>
 800d750:	682b      	ldr	r3, [r5, #0]
 800d752:	b103      	cbz	r3, 800d756 <_close_r+0x1a>
 800d754:	6023      	str	r3, [r4, #0]
 800d756:	bd38      	pop	{r3, r4, r5, pc}
 800d758:	240050a8 	.word	0x240050a8

0800d75c <_reclaim_reent>:
 800d75c:	4b2d      	ldr	r3, [pc, #180]	@ (800d814 <_reclaim_reent+0xb8>)
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	4283      	cmp	r3, r0
 800d762:	b570      	push	{r4, r5, r6, lr}
 800d764:	4604      	mov	r4, r0
 800d766:	d053      	beq.n	800d810 <_reclaim_reent+0xb4>
 800d768:	69c3      	ldr	r3, [r0, #28]
 800d76a:	b31b      	cbz	r3, 800d7b4 <_reclaim_reent+0x58>
 800d76c:	68db      	ldr	r3, [r3, #12]
 800d76e:	b163      	cbz	r3, 800d78a <_reclaim_reent+0x2e>
 800d770:	2500      	movs	r5, #0
 800d772:	69e3      	ldr	r3, [r4, #28]
 800d774:	68db      	ldr	r3, [r3, #12]
 800d776:	5959      	ldr	r1, [r3, r5]
 800d778:	b9b1      	cbnz	r1, 800d7a8 <_reclaim_reent+0x4c>
 800d77a:	3504      	adds	r5, #4
 800d77c:	2d80      	cmp	r5, #128	@ 0x80
 800d77e:	d1f8      	bne.n	800d772 <_reclaim_reent+0x16>
 800d780:	69e3      	ldr	r3, [r4, #28]
 800d782:	4620      	mov	r0, r4
 800d784:	68d9      	ldr	r1, [r3, #12]
 800d786:	f000 fea5 	bl	800e4d4 <_free_r>
 800d78a:	69e3      	ldr	r3, [r4, #28]
 800d78c:	6819      	ldr	r1, [r3, #0]
 800d78e:	b111      	cbz	r1, 800d796 <_reclaim_reent+0x3a>
 800d790:	4620      	mov	r0, r4
 800d792:	f000 fe9f 	bl	800e4d4 <_free_r>
 800d796:	69e3      	ldr	r3, [r4, #28]
 800d798:	689d      	ldr	r5, [r3, #8]
 800d79a:	b15d      	cbz	r5, 800d7b4 <_reclaim_reent+0x58>
 800d79c:	4629      	mov	r1, r5
 800d79e:	4620      	mov	r0, r4
 800d7a0:	682d      	ldr	r5, [r5, #0]
 800d7a2:	f000 fe97 	bl	800e4d4 <_free_r>
 800d7a6:	e7f8      	b.n	800d79a <_reclaim_reent+0x3e>
 800d7a8:	680e      	ldr	r6, [r1, #0]
 800d7aa:	4620      	mov	r0, r4
 800d7ac:	f000 fe92 	bl	800e4d4 <_free_r>
 800d7b0:	4631      	mov	r1, r6
 800d7b2:	e7e1      	b.n	800d778 <_reclaim_reent+0x1c>
 800d7b4:	6961      	ldr	r1, [r4, #20]
 800d7b6:	b111      	cbz	r1, 800d7be <_reclaim_reent+0x62>
 800d7b8:	4620      	mov	r0, r4
 800d7ba:	f000 fe8b 	bl	800e4d4 <_free_r>
 800d7be:	69e1      	ldr	r1, [r4, #28]
 800d7c0:	b111      	cbz	r1, 800d7c8 <_reclaim_reent+0x6c>
 800d7c2:	4620      	mov	r0, r4
 800d7c4:	f000 fe86 	bl	800e4d4 <_free_r>
 800d7c8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d7ca:	b111      	cbz	r1, 800d7d2 <_reclaim_reent+0x76>
 800d7cc:	4620      	mov	r0, r4
 800d7ce:	f000 fe81 	bl	800e4d4 <_free_r>
 800d7d2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d7d4:	b111      	cbz	r1, 800d7dc <_reclaim_reent+0x80>
 800d7d6:	4620      	mov	r0, r4
 800d7d8:	f000 fe7c 	bl	800e4d4 <_free_r>
 800d7dc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d7de:	b111      	cbz	r1, 800d7e6 <_reclaim_reent+0x8a>
 800d7e0:	4620      	mov	r0, r4
 800d7e2:	f000 fe77 	bl	800e4d4 <_free_r>
 800d7e6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d7e8:	b111      	cbz	r1, 800d7f0 <_reclaim_reent+0x94>
 800d7ea:	4620      	mov	r0, r4
 800d7ec:	f000 fe72 	bl	800e4d4 <_free_r>
 800d7f0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d7f2:	b111      	cbz	r1, 800d7fa <_reclaim_reent+0x9e>
 800d7f4:	4620      	mov	r0, r4
 800d7f6:	f000 fe6d 	bl	800e4d4 <_free_r>
 800d7fa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d7fc:	b111      	cbz	r1, 800d804 <_reclaim_reent+0xa8>
 800d7fe:	4620      	mov	r0, r4
 800d800:	f000 fe68 	bl	800e4d4 <_free_r>
 800d804:	6a23      	ldr	r3, [r4, #32]
 800d806:	b11b      	cbz	r3, 800d810 <_reclaim_reent+0xb4>
 800d808:	4620      	mov	r0, r4
 800d80a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d80e:	4718      	bx	r3
 800d810:	bd70      	pop	{r4, r5, r6, pc}
 800d812:	bf00      	nop
 800d814:	24000020 	.word	0x24000020

0800d818 <_lseek_r>:
 800d818:	b538      	push	{r3, r4, r5, lr}
 800d81a:	4d07      	ldr	r5, [pc, #28]	@ (800d838 <_lseek_r+0x20>)
 800d81c:	4604      	mov	r4, r0
 800d81e:	4608      	mov	r0, r1
 800d820:	4611      	mov	r1, r2
 800d822:	2200      	movs	r2, #0
 800d824:	602a      	str	r2, [r5, #0]
 800d826:	461a      	mov	r2, r3
 800d828:	f7f4 faa1 	bl	8001d6e <_lseek>
 800d82c:	1c43      	adds	r3, r0, #1
 800d82e:	d102      	bne.n	800d836 <_lseek_r+0x1e>
 800d830:	682b      	ldr	r3, [r5, #0]
 800d832:	b103      	cbz	r3, 800d836 <_lseek_r+0x1e>
 800d834:	6023      	str	r3, [r4, #0]
 800d836:	bd38      	pop	{r3, r4, r5, pc}
 800d838:	240050a8 	.word	0x240050a8

0800d83c <_read_r>:
 800d83c:	b538      	push	{r3, r4, r5, lr}
 800d83e:	4d07      	ldr	r5, [pc, #28]	@ (800d85c <_read_r+0x20>)
 800d840:	4604      	mov	r4, r0
 800d842:	4608      	mov	r0, r1
 800d844:	4611      	mov	r1, r2
 800d846:	2200      	movs	r2, #0
 800d848:	602a      	str	r2, [r5, #0]
 800d84a:	461a      	mov	r2, r3
 800d84c:	f7f4 fa2f 	bl	8001cae <_read>
 800d850:	1c43      	adds	r3, r0, #1
 800d852:	d102      	bne.n	800d85a <_read_r+0x1e>
 800d854:	682b      	ldr	r3, [r5, #0]
 800d856:	b103      	cbz	r3, 800d85a <_read_r+0x1e>
 800d858:	6023      	str	r3, [r4, #0]
 800d85a:	bd38      	pop	{r3, r4, r5, pc}
 800d85c:	240050a8 	.word	0x240050a8

0800d860 <_write_r>:
 800d860:	b538      	push	{r3, r4, r5, lr}
 800d862:	4d07      	ldr	r5, [pc, #28]	@ (800d880 <_write_r+0x20>)
 800d864:	4604      	mov	r4, r0
 800d866:	4608      	mov	r0, r1
 800d868:	4611      	mov	r1, r2
 800d86a:	2200      	movs	r2, #0
 800d86c:	602a      	str	r2, [r5, #0]
 800d86e:	461a      	mov	r2, r3
 800d870:	f7f4 fa3a 	bl	8001ce8 <_write>
 800d874:	1c43      	adds	r3, r0, #1
 800d876:	d102      	bne.n	800d87e <_write_r+0x1e>
 800d878:	682b      	ldr	r3, [r5, #0]
 800d87a:	b103      	cbz	r3, 800d87e <_write_r+0x1e>
 800d87c:	6023      	str	r3, [r4, #0]
 800d87e:	bd38      	pop	{r3, r4, r5, pc}
 800d880:	240050a8 	.word	0x240050a8

0800d884 <__errno>:
 800d884:	4b01      	ldr	r3, [pc, #4]	@ (800d88c <__errno+0x8>)
 800d886:	6818      	ldr	r0, [r3, #0]
 800d888:	4770      	bx	lr
 800d88a:	bf00      	nop
 800d88c:	24000020 	.word	0x24000020

0800d890 <__libc_init_array>:
 800d890:	b570      	push	{r4, r5, r6, lr}
 800d892:	4d0d      	ldr	r5, [pc, #52]	@ (800d8c8 <__libc_init_array+0x38>)
 800d894:	4c0d      	ldr	r4, [pc, #52]	@ (800d8cc <__libc_init_array+0x3c>)
 800d896:	1b64      	subs	r4, r4, r5
 800d898:	10a4      	asrs	r4, r4, #2
 800d89a:	2600      	movs	r6, #0
 800d89c:	42a6      	cmp	r6, r4
 800d89e:	d109      	bne.n	800d8b4 <__libc_init_array+0x24>
 800d8a0:	4d0b      	ldr	r5, [pc, #44]	@ (800d8d0 <__libc_init_array+0x40>)
 800d8a2:	4c0c      	ldr	r4, [pc, #48]	@ (800d8d4 <__libc_init_array+0x44>)
 800d8a4:	f003 fab2 	bl	8010e0c <_init>
 800d8a8:	1b64      	subs	r4, r4, r5
 800d8aa:	10a4      	asrs	r4, r4, #2
 800d8ac:	2600      	movs	r6, #0
 800d8ae:	42a6      	cmp	r6, r4
 800d8b0:	d105      	bne.n	800d8be <__libc_init_array+0x2e>
 800d8b2:	bd70      	pop	{r4, r5, r6, pc}
 800d8b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800d8b8:	4798      	blx	r3
 800d8ba:	3601      	adds	r6, #1
 800d8bc:	e7ee      	b.n	800d89c <__libc_init_array+0xc>
 800d8be:	f855 3b04 	ldr.w	r3, [r5], #4
 800d8c2:	4798      	blx	r3
 800d8c4:	3601      	adds	r6, #1
 800d8c6:	e7f2      	b.n	800d8ae <__libc_init_array+0x1e>
 800d8c8:	0801152c 	.word	0x0801152c
 800d8cc:	0801152c 	.word	0x0801152c
 800d8d0:	0801152c 	.word	0x0801152c
 800d8d4:	08011530 	.word	0x08011530

0800d8d8 <__retarget_lock_init_recursive>:
 800d8d8:	4770      	bx	lr

0800d8da <__retarget_lock_acquire_recursive>:
 800d8da:	4770      	bx	lr

0800d8dc <__retarget_lock_release_recursive>:
 800d8dc:	4770      	bx	lr

0800d8de <memcpy>:
 800d8de:	440a      	add	r2, r1
 800d8e0:	4291      	cmp	r1, r2
 800d8e2:	f100 33ff 	add.w	r3, r0, #4294967295
 800d8e6:	d100      	bne.n	800d8ea <memcpy+0xc>
 800d8e8:	4770      	bx	lr
 800d8ea:	b510      	push	{r4, lr}
 800d8ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d8f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d8f4:	4291      	cmp	r1, r2
 800d8f6:	d1f9      	bne.n	800d8ec <memcpy+0xe>
 800d8f8:	bd10      	pop	{r4, pc}
	...

0800d8fc <nanf>:
 800d8fc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d904 <nanf+0x8>
 800d900:	4770      	bx	lr
 800d902:	bf00      	nop
 800d904:	7fc00000 	.word	0x7fc00000

0800d908 <quorem>:
 800d908:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d90c:	6903      	ldr	r3, [r0, #16]
 800d90e:	690c      	ldr	r4, [r1, #16]
 800d910:	42a3      	cmp	r3, r4
 800d912:	4607      	mov	r7, r0
 800d914:	db7e      	blt.n	800da14 <quorem+0x10c>
 800d916:	3c01      	subs	r4, #1
 800d918:	f101 0814 	add.w	r8, r1, #20
 800d91c:	00a3      	lsls	r3, r4, #2
 800d91e:	f100 0514 	add.w	r5, r0, #20
 800d922:	9300      	str	r3, [sp, #0]
 800d924:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d928:	9301      	str	r3, [sp, #4]
 800d92a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d92e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d932:	3301      	adds	r3, #1
 800d934:	429a      	cmp	r2, r3
 800d936:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d93a:	fbb2 f6f3 	udiv	r6, r2, r3
 800d93e:	d32e      	bcc.n	800d99e <quorem+0x96>
 800d940:	f04f 0a00 	mov.w	sl, #0
 800d944:	46c4      	mov	ip, r8
 800d946:	46ae      	mov	lr, r5
 800d948:	46d3      	mov	fp, sl
 800d94a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d94e:	b298      	uxth	r0, r3
 800d950:	fb06 a000 	mla	r0, r6, r0, sl
 800d954:	0c02      	lsrs	r2, r0, #16
 800d956:	0c1b      	lsrs	r3, r3, #16
 800d958:	fb06 2303 	mla	r3, r6, r3, r2
 800d95c:	f8de 2000 	ldr.w	r2, [lr]
 800d960:	b280      	uxth	r0, r0
 800d962:	b292      	uxth	r2, r2
 800d964:	1a12      	subs	r2, r2, r0
 800d966:	445a      	add	r2, fp
 800d968:	f8de 0000 	ldr.w	r0, [lr]
 800d96c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d970:	b29b      	uxth	r3, r3
 800d972:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d976:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d97a:	b292      	uxth	r2, r2
 800d97c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d980:	45e1      	cmp	r9, ip
 800d982:	f84e 2b04 	str.w	r2, [lr], #4
 800d986:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d98a:	d2de      	bcs.n	800d94a <quorem+0x42>
 800d98c:	9b00      	ldr	r3, [sp, #0]
 800d98e:	58eb      	ldr	r3, [r5, r3]
 800d990:	b92b      	cbnz	r3, 800d99e <quorem+0x96>
 800d992:	9b01      	ldr	r3, [sp, #4]
 800d994:	3b04      	subs	r3, #4
 800d996:	429d      	cmp	r5, r3
 800d998:	461a      	mov	r2, r3
 800d99a:	d32f      	bcc.n	800d9fc <quorem+0xf4>
 800d99c:	613c      	str	r4, [r7, #16]
 800d99e:	4638      	mov	r0, r7
 800d9a0:	f001 f954 	bl	800ec4c <__mcmp>
 800d9a4:	2800      	cmp	r0, #0
 800d9a6:	db25      	blt.n	800d9f4 <quorem+0xec>
 800d9a8:	4629      	mov	r1, r5
 800d9aa:	2000      	movs	r0, #0
 800d9ac:	f858 2b04 	ldr.w	r2, [r8], #4
 800d9b0:	f8d1 c000 	ldr.w	ip, [r1]
 800d9b4:	fa1f fe82 	uxth.w	lr, r2
 800d9b8:	fa1f f38c 	uxth.w	r3, ip
 800d9bc:	eba3 030e 	sub.w	r3, r3, lr
 800d9c0:	4403      	add	r3, r0
 800d9c2:	0c12      	lsrs	r2, r2, #16
 800d9c4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d9c8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d9cc:	b29b      	uxth	r3, r3
 800d9ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d9d2:	45c1      	cmp	r9, r8
 800d9d4:	f841 3b04 	str.w	r3, [r1], #4
 800d9d8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d9dc:	d2e6      	bcs.n	800d9ac <quorem+0xa4>
 800d9de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d9e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d9e6:	b922      	cbnz	r2, 800d9f2 <quorem+0xea>
 800d9e8:	3b04      	subs	r3, #4
 800d9ea:	429d      	cmp	r5, r3
 800d9ec:	461a      	mov	r2, r3
 800d9ee:	d30b      	bcc.n	800da08 <quorem+0x100>
 800d9f0:	613c      	str	r4, [r7, #16]
 800d9f2:	3601      	adds	r6, #1
 800d9f4:	4630      	mov	r0, r6
 800d9f6:	b003      	add	sp, #12
 800d9f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9fc:	6812      	ldr	r2, [r2, #0]
 800d9fe:	3b04      	subs	r3, #4
 800da00:	2a00      	cmp	r2, #0
 800da02:	d1cb      	bne.n	800d99c <quorem+0x94>
 800da04:	3c01      	subs	r4, #1
 800da06:	e7c6      	b.n	800d996 <quorem+0x8e>
 800da08:	6812      	ldr	r2, [r2, #0]
 800da0a:	3b04      	subs	r3, #4
 800da0c:	2a00      	cmp	r2, #0
 800da0e:	d1ef      	bne.n	800d9f0 <quorem+0xe8>
 800da10:	3c01      	subs	r4, #1
 800da12:	e7ea      	b.n	800d9ea <quorem+0xe2>
 800da14:	2000      	movs	r0, #0
 800da16:	e7ee      	b.n	800d9f6 <quorem+0xee>

0800da18 <_dtoa_r>:
 800da18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da1c:	ed2d 8b02 	vpush	{d8}
 800da20:	69c7      	ldr	r7, [r0, #28]
 800da22:	b091      	sub	sp, #68	@ 0x44
 800da24:	ed8d 0b02 	vstr	d0, [sp, #8]
 800da28:	ec55 4b10 	vmov	r4, r5, d0
 800da2c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800da2e:	9107      	str	r1, [sp, #28]
 800da30:	4681      	mov	r9, r0
 800da32:	9209      	str	r2, [sp, #36]	@ 0x24
 800da34:	930d      	str	r3, [sp, #52]	@ 0x34
 800da36:	b97f      	cbnz	r7, 800da58 <_dtoa_r+0x40>
 800da38:	2010      	movs	r0, #16
 800da3a:	f000 fd95 	bl	800e568 <malloc>
 800da3e:	4602      	mov	r2, r0
 800da40:	f8c9 001c 	str.w	r0, [r9, #28]
 800da44:	b920      	cbnz	r0, 800da50 <_dtoa_r+0x38>
 800da46:	4ba0      	ldr	r3, [pc, #640]	@ (800dcc8 <_dtoa_r+0x2b0>)
 800da48:	21ef      	movs	r1, #239	@ 0xef
 800da4a:	48a0      	ldr	r0, [pc, #640]	@ (800dccc <_dtoa_r+0x2b4>)
 800da4c:	f002 fb68 	bl	8010120 <__assert_func>
 800da50:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800da54:	6007      	str	r7, [r0, #0]
 800da56:	60c7      	str	r7, [r0, #12]
 800da58:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800da5c:	6819      	ldr	r1, [r3, #0]
 800da5e:	b159      	cbz	r1, 800da78 <_dtoa_r+0x60>
 800da60:	685a      	ldr	r2, [r3, #4]
 800da62:	604a      	str	r2, [r1, #4]
 800da64:	2301      	movs	r3, #1
 800da66:	4093      	lsls	r3, r2
 800da68:	608b      	str	r3, [r1, #8]
 800da6a:	4648      	mov	r0, r9
 800da6c:	f000 fe72 	bl	800e754 <_Bfree>
 800da70:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800da74:	2200      	movs	r2, #0
 800da76:	601a      	str	r2, [r3, #0]
 800da78:	1e2b      	subs	r3, r5, #0
 800da7a:	bfbb      	ittet	lt
 800da7c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800da80:	9303      	strlt	r3, [sp, #12]
 800da82:	2300      	movge	r3, #0
 800da84:	2201      	movlt	r2, #1
 800da86:	bfac      	ite	ge
 800da88:	6033      	strge	r3, [r6, #0]
 800da8a:	6032      	strlt	r2, [r6, #0]
 800da8c:	4b90      	ldr	r3, [pc, #576]	@ (800dcd0 <_dtoa_r+0x2b8>)
 800da8e:	9e03      	ldr	r6, [sp, #12]
 800da90:	43b3      	bics	r3, r6
 800da92:	d110      	bne.n	800dab6 <_dtoa_r+0x9e>
 800da94:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800da96:	f242 730f 	movw	r3, #9999	@ 0x270f
 800da9a:	6013      	str	r3, [r2, #0]
 800da9c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800daa0:	4323      	orrs	r3, r4
 800daa2:	f000 84e6 	beq.w	800e472 <_dtoa_r+0xa5a>
 800daa6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800daa8:	4f8a      	ldr	r7, [pc, #552]	@ (800dcd4 <_dtoa_r+0x2bc>)
 800daaa:	2b00      	cmp	r3, #0
 800daac:	f000 84e8 	beq.w	800e480 <_dtoa_r+0xa68>
 800dab0:	1cfb      	adds	r3, r7, #3
 800dab2:	f000 bce3 	b.w	800e47c <_dtoa_r+0xa64>
 800dab6:	ed9d 8b02 	vldr	d8, [sp, #8]
 800daba:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800dabe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dac2:	d10a      	bne.n	800dada <_dtoa_r+0xc2>
 800dac4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dac6:	2301      	movs	r3, #1
 800dac8:	6013      	str	r3, [r2, #0]
 800daca:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dacc:	b113      	cbz	r3, 800dad4 <_dtoa_r+0xbc>
 800dace:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800dad0:	4b81      	ldr	r3, [pc, #516]	@ (800dcd8 <_dtoa_r+0x2c0>)
 800dad2:	6013      	str	r3, [r2, #0]
 800dad4:	4f81      	ldr	r7, [pc, #516]	@ (800dcdc <_dtoa_r+0x2c4>)
 800dad6:	f000 bcd3 	b.w	800e480 <_dtoa_r+0xa68>
 800dada:	aa0e      	add	r2, sp, #56	@ 0x38
 800dadc:	a90f      	add	r1, sp, #60	@ 0x3c
 800dade:	4648      	mov	r0, r9
 800dae0:	eeb0 0b48 	vmov.f64	d0, d8
 800dae4:	f001 f9d2 	bl	800ee8c <__d2b>
 800dae8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800daec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800daee:	9001      	str	r0, [sp, #4]
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d045      	beq.n	800db80 <_dtoa_r+0x168>
 800daf4:	eeb0 7b48 	vmov.f64	d7, d8
 800daf8:	ee18 1a90 	vmov	r1, s17
 800dafc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800db00:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800db04:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800db08:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800db0c:	2500      	movs	r5, #0
 800db0e:	ee07 1a90 	vmov	s15, r1
 800db12:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800db16:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800dcb0 <_dtoa_r+0x298>
 800db1a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800db1e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800dcb8 <_dtoa_r+0x2a0>
 800db22:	eea7 6b05 	vfma.f64	d6, d7, d5
 800db26:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800dcc0 <_dtoa_r+0x2a8>
 800db2a:	ee07 3a90 	vmov	s15, r3
 800db2e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800db32:	eeb0 7b46 	vmov.f64	d7, d6
 800db36:	eea4 7b05 	vfma.f64	d7, d4, d5
 800db3a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800db3e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800db42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db46:	ee16 8a90 	vmov	r8, s13
 800db4a:	d508      	bpl.n	800db5e <_dtoa_r+0x146>
 800db4c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800db50:	eeb4 6b47 	vcmp.f64	d6, d7
 800db54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db58:	bf18      	it	ne
 800db5a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800db5e:	f1b8 0f16 	cmp.w	r8, #22
 800db62:	d82b      	bhi.n	800dbbc <_dtoa_r+0x1a4>
 800db64:	495e      	ldr	r1, [pc, #376]	@ (800dce0 <_dtoa_r+0x2c8>)
 800db66:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800db6a:	ed91 7b00 	vldr	d7, [r1]
 800db6e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800db72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db76:	d501      	bpl.n	800db7c <_dtoa_r+0x164>
 800db78:	f108 38ff 	add.w	r8, r8, #4294967295
 800db7c:	2100      	movs	r1, #0
 800db7e:	e01e      	b.n	800dbbe <_dtoa_r+0x1a6>
 800db80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db82:	4413      	add	r3, r2
 800db84:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800db88:	2920      	cmp	r1, #32
 800db8a:	bfc1      	itttt	gt
 800db8c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800db90:	408e      	lslgt	r6, r1
 800db92:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800db96:	fa24 f101 	lsrgt.w	r1, r4, r1
 800db9a:	bfd6      	itet	le
 800db9c:	f1c1 0120 	rsble	r1, r1, #32
 800dba0:	4331      	orrgt	r1, r6
 800dba2:	fa04 f101 	lslle.w	r1, r4, r1
 800dba6:	ee07 1a90 	vmov	s15, r1
 800dbaa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800dbae:	3b01      	subs	r3, #1
 800dbb0:	ee17 1a90 	vmov	r1, s15
 800dbb4:	2501      	movs	r5, #1
 800dbb6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800dbba:	e7a8      	b.n	800db0e <_dtoa_r+0xf6>
 800dbbc:	2101      	movs	r1, #1
 800dbbe:	1ad2      	subs	r2, r2, r3
 800dbc0:	1e53      	subs	r3, r2, #1
 800dbc2:	9306      	str	r3, [sp, #24]
 800dbc4:	bf45      	ittet	mi
 800dbc6:	f1c2 0301 	rsbmi	r3, r2, #1
 800dbca:	9304      	strmi	r3, [sp, #16]
 800dbcc:	2300      	movpl	r3, #0
 800dbce:	2300      	movmi	r3, #0
 800dbd0:	bf4c      	ite	mi
 800dbd2:	9306      	strmi	r3, [sp, #24]
 800dbd4:	9304      	strpl	r3, [sp, #16]
 800dbd6:	f1b8 0f00 	cmp.w	r8, #0
 800dbda:	910c      	str	r1, [sp, #48]	@ 0x30
 800dbdc:	db18      	blt.n	800dc10 <_dtoa_r+0x1f8>
 800dbde:	9b06      	ldr	r3, [sp, #24]
 800dbe0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800dbe4:	4443      	add	r3, r8
 800dbe6:	9306      	str	r3, [sp, #24]
 800dbe8:	2300      	movs	r3, #0
 800dbea:	9a07      	ldr	r2, [sp, #28]
 800dbec:	2a09      	cmp	r2, #9
 800dbee:	d845      	bhi.n	800dc7c <_dtoa_r+0x264>
 800dbf0:	2a05      	cmp	r2, #5
 800dbf2:	bfc4      	itt	gt
 800dbf4:	3a04      	subgt	r2, #4
 800dbf6:	9207      	strgt	r2, [sp, #28]
 800dbf8:	9a07      	ldr	r2, [sp, #28]
 800dbfa:	f1a2 0202 	sub.w	r2, r2, #2
 800dbfe:	bfcc      	ite	gt
 800dc00:	2400      	movgt	r4, #0
 800dc02:	2401      	movle	r4, #1
 800dc04:	2a03      	cmp	r2, #3
 800dc06:	d844      	bhi.n	800dc92 <_dtoa_r+0x27a>
 800dc08:	e8df f002 	tbb	[pc, r2]
 800dc0c:	0b173634 	.word	0x0b173634
 800dc10:	9b04      	ldr	r3, [sp, #16]
 800dc12:	2200      	movs	r2, #0
 800dc14:	eba3 0308 	sub.w	r3, r3, r8
 800dc18:	9304      	str	r3, [sp, #16]
 800dc1a:	920a      	str	r2, [sp, #40]	@ 0x28
 800dc1c:	f1c8 0300 	rsb	r3, r8, #0
 800dc20:	e7e3      	b.n	800dbea <_dtoa_r+0x1d2>
 800dc22:	2201      	movs	r2, #1
 800dc24:	9208      	str	r2, [sp, #32]
 800dc26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc28:	eb08 0b02 	add.w	fp, r8, r2
 800dc2c:	f10b 0a01 	add.w	sl, fp, #1
 800dc30:	4652      	mov	r2, sl
 800dc32:	2a01      	cmp	r2, #1
 800dc34:	bfb8      	it	lt
 800dc36:	2201      	movlt	r2, #1
 800dc38:	e006      	b.n	800dc48 <_dtoa_r+0x230>
 800dc3a:	2201      	movs	r2, #1
 800dc3c:	9208      	str	r2, [sp, #32]
 800dc3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc40:	2a00      	cmp	r2, #0
 800dc42:	dd29      	ble.n	800dc98 <_dtoa_r+0x280>
 800dc44:	4693      	mov	fp, r2
 800dc46:	4692      	mov	sl, r2
 800dc48:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800dc4c:	2100      	movs	r1, #0
 800dc4e:	2004      	movs	r0, #4
 800dc50:	f100 0614 	add.w	r6, r0, #20
 800dc54:	4296      	cmp	r6, r2
 800dc56:	d926      	bls.n	800dca6 <_dtoa_r+0x28e>
 800dc58:	6079      	str	r1, [r7, #4]
 800dc5a:	4648      	mov	r0, r9
 800dc5c:	9305      	str	r3, [sp, #20]
 800dc5e:	f000 fd39 	bl	800e6d4 <_Balloc>
 800dc62:	9b05      	ldr	r3, [sp, #20]
 800dc64:	4607      	mov	r7, r0
 800dc66:	2800      	cmp	r0, #0
 800dc68:	d13e      	bne.n	800dce8 <_dtoa_r+0x2d0>
 800dc6a:	4b1e      	ldr	r3, [pc, #120]	@ (800dce4 <_dtoa_r+0x2cc>)
 800dc6c:	4602      	mov	r2, r0
 800dc6e:	f240 11af 	movw	r1, #431	@ 0x1af
 800dc72:	e6ea      	b.n	800da4a <_dtoa_r+0x32>
 800dc74:	2200      	movs	r2, #0
 800dc76:	e7e1      	b.n	800dc3c <_dtoa_r+0x224>
 800dc78:	2200      	movs	r2, #0
 800dc7a:	e7d3      	b.n	800dc24 <_dtoa_r+0x20c>
 800dc7c:	2401      	movs	r4, #1
 800dc7e:	2200      	movs	r2, #0
 800dc80:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800dc84:	f04f 3bff 	mov.w	fp, #4294967295
 800dc88:	2100      	movs	r1, #0
 800dc8a:	46da      	mov	sl, fp
 800dc8c:	2212      	movs	r2, #18
 800dc8e:	9109      	str	r1, [sp, #36]	@ 0x24
 800dc90:	e7da      	b.n	800dc48 <_dtoa_r+0x230>
 800dc92:	2201      	movs	r2, #1
 800dc94:	9208      	str	r2, [sp, #32]
 800dc96:	e7f5      	b.n	800dc84 <_dtoa_r+0x26c>
 800dc98:	f04f 0b01 	mov.w	fp, #1
 800dc9c:	46da      	mov	sl, fp
 800dc9e:	465a      	mov	r2, fp
 800dca0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800dca4:	e7d0      	b.n	800dc48 <_dtoa_r+0x230>
 800dca6:	3101      	adds	r1, #1
 800dca8:	0040      	lsls	r0, r0, #1
 800dcaa:	e7d1      	b.n	800dc50 <_dtoa_r+0x238>
 800dcac:	f3af 8000 	nop.w
 800dcb0:	636f4361 	.word	0x636f4361
 800dcb4:	3fd287a7 	.word	0x3fd287a7
 800dcb8:	8b60c8b3 	.word	0x8b60c8b3
 800dcbc:	3fc68a28 	.word	0x3fc68a28
 800dcc0:	509f79fb 	.word	0x509f79fb
 800dcc4:	3fd34413 	.word	0x3fd34413
 800dcc8:	08011142 	.word	0x08011142
 800dccc:	08011159 	.word	0x08011159
 800dcd0:	7ff00000 	.word	0x7ff00000
 800dcd4:	0801113e 	.word	0x0801113e
 800dcd8:	0801110d 	.word	0x0801110d
 800dcdc:	0801110c 	.word	0x0801110c
 800dce0:	08011308 	.word	0x08011308
 800dce4:	080111b1 	.word	0x080111b1
 800dce8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800dcec:	f1ba 0f0e 	cmp.w	sl, #14
 800dcf0:	6010      	str	r0, [r2, #0]
 800dcf2:	d86e      	bhi.n	800ddd2 <_dtoa_r+0x3ba>
 800dcf4:	2c00      	cmp	r4, #0
 800dcf6:	d06c      	beq.n	800ddd2 <_dtoa_r+0x3ba>
 800dcf8:	f1b8 0f00 	cmp.w	r8, #0
 800dcfc:	f340 80b4 	ble.w	800de68 <_dtoa_r+0x450>
 800dd00:	4ac8      	ldr	r2, [pc, #800]	@ (800e024 <_dtoa_r+0x60c>)
 800dd02:	f008 010f 	and.w	r1, r8, #15
 800dd06:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800dd0a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800dd0e:	ed92 7b00 	vldr	d7, [r2]
 800dd12:	ea4f 1128 	mov.w	r1, r8, asr #4
 800dd16:	f000 809b 	beq.w	800de50 <_dtoa_r+0x438>
 800dd1a:	4ac3      	ldr	r2, [pc, #780]	@ (800e028 <_dtoa_r+0x610>)
 800dd1c:	ed92 6b08 	vldr	d6, [r2, #32]
 800dd20:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800dd24:	ed8d 6b02 	vstr	d6, [sp, #8]
 800dd28:	f001 010f 	and.w	r1, r1, #15
 800dd2c:	2203      	movs	r2, #3
 800dd2e:	48be      	ldr	r0, [pc, #760]	@ (800e028 <_dtoa_r+0x610>)
 800dd30:	2900      	cmp	r1, #0
 800dd32:	f040 808f 	bne.w	800de54 <_dtoa_r+0x43c>
 800dd36:	ed9d 6b02 	vldr	d6, [sp, #8]
 800dd3a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800dd3e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dd42:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800dd44:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dd48:	2900      	cmp	r1, #0
 800dd4a:	f000 80b3 	beq.w	800deb4 <_dtoa_r+0x49c>
 800dd4e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800dd52:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800dd56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd5a:	f140 80ab 	bpl.w	800deb4 <_dtoa_r+0x49c>
 800dd5e:	f1ba 0f00 	cmp.w	sl, #0
 800dd62:	f000 80a7 	beq.w	800deb4 <_dtoa_r+0x49c>
 800dd66:	f1bb 0f00 	cmp.w	fp, #0
 800dd6a:	dd30      	ble.n	800ddce <_dtoa_r+0x3b6>
 800dd6c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800dd70:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dd74:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dd78:	f108 31ff 	add.w	r1, r8, #4294967295
 800dd7c:	9105      	str	r1, [sp, #20]
 800dd7e:	3201      	adds	r2, #1
 800dd80:	465c      	mov	r4, fp
 800dd82:	ed9d 6b02 	vldr	d6, [sp, #8]
 800dd86:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800dd8a:	ee07 2a90 	vmov	s15, r2
 800dd8e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800dd92:	eea7 5b06 	vfma.f64	d5, d7, d6
 800dd96:	ee15 2a90 	vmov	r2, s11
 800dd9a:	ec51 0b15 	vmov	r0, r1, d5
 800dd9e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800dda2:	2c00      	cmp	r4, #0
 800dda4:	f040 808a 	bne.w	800debc <_dtoa_r+0x4a4>
 800dda8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800ddac:	ee36 6b47 	vsub.f64	d6, d6, d7
 800ddb0:	ec41 0b17 	vmov	d7, r0, r1
 800ddb4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ddb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddbc:	f300 826a 	bgt.w	800e294 <_dtoa_r+0x87c>
 800ddc0:	eeb1 7b47 	vneg.f64	d7, d7
 800ddc4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ddc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddcc:	d423      	bmi.n	800de16 <_dtoa_r+0x3fe>
 800ddce:	ed8d 8b02 	vstr	d8, [sp, #8]
 800ddd2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ddd4:	2a00      	cmp	r2, #0
 800ddd6:	f2c0 8129 	blt.w	800e02c <_dtoa_r+0x614>
 800ddda:	f1b8 0f0e 	cmp.w	r8, #14
 800ddde:	f300 8125 	bgt.w	800e02c <_dtoa_r+0x614>
 800dde2:	4b90      	ldr	r3, [pc, #576]	@ (800e024 <_dtoa_r+0x60c>)
 800dde4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800dde8:	ed93 6b00 	vldr	d6, [r3]
 800ddec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	f280 80c8 	bge.w	800df84 <_dtoa_r+0x56c>
 800ddf4:	f1ba 0f00 	cmp.w	sl, #0
 800ddf8:	f300 80c4 	bgt.w	800df84 <_dtoa_r+0x56c>
 800ddfc:	d10b      	bne.n	800de16 <_dtoa_r+0x3fe>
 800ddfe:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800de02:	ee26 6b07 	vmul.f64	d6, d6, d7
 800de06:	ed9d 7b02 	vldr	d7, [sp, #8]
 800de0a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800de0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de12:	f2c0 823c 	blt.w	800e28e <_dtoa_r+0x876>
 800de16:	2400      	movs	r4, #0
 800de18:	4625      	mov	r5, r4
 800de1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de1c:	43db      	mvns	r3, r3
 800de1e:	9305      	str	r3, [sp, #20]
 800de20:	463e      	mov	r6, r7
 800de22:	f04f 0800 	mov.w	r8, #0
 800de26:	4621      	mov	r1, r4
 800de28:	4648      	mov	r0, r9
 800de2a:	f000 fc93 	bl	800e754 <_Bfree>
 800de2e:	2d00      	cmp	r5, #0
 800de30:	f000 80a2 	beq.w	800df78 <_dtoa_r+0x560>
 800de34:	f1b8 0f00 	cmp.w	r8, #0
 800de38:	d005      	beq.n	800de46 <_dtoa_r+0x42e>
 800de3a:	45a8      	cmp	r8, r5
 800de3c:	d003      	beq.n	800de46 <_dtoa_r+0x42e>
 800de3e:	4641      	mov	r1, r8
 800de40:	4648      	mov	r0, r9
 800de42:	f000 fc87 	bl	800e754 <_Bfree>
 800de46:	4629      	mov	r1, r5
 800de48:	4648      	mov	r0, r9
 800de4a:	f000 fc83 	bl	800e754 <_Bfree>
 800de4e:	e093      	b.n	800df78 <_dtoa_r+0x560>
 800de50:	2202      	movs	r2, #2
 800de52:	e76c      	b.n	800dd2e <_dtoa_r+0x316>
 800de54:	07cc      	lsls	r4, r1, #31
 800de56:	d504      	bpl.n	800de62 <_dtoa_r+0x44a>
 800de58:	ed90 6b00 	vldr	d6, [r0]
 800de5c:	3201      	adds	r2, #1
 800de5e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800de62:	1049      	asrs	r1, r1, #1
 800de64:	3008      	adds	r0, #8
 800de66:	e763      	b.n	800dd30 <_dtoa_r+0x318>
 800de68:	d022      	beq.n	800deb0 <_dtoa_r+0x498>
 800de6a:	f1c8 0100 	rsb	r1, r8, #0
 800de6e:	4a6d      	ldr	r2, [pc, #436]	@ (800e024 <_dtoa_r+0x60c>)
 800de70:	f001 000f 	and.w	r0, r1, #15
 800de74:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800de78:	ed92 7b00 	vldr	d7, [r2]
 800de7c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800de80:	ed8d 7b02 	vstr	d7, [sp, #8]
 800de84:	4868      	ldr	r0, [pc, #416]	@ (800e028 <_dtoa_r+0x610>)
 800de86:	1109      	asrs	r1, r1, #4
 800de88:	2400      	movs	r4, #0
 800de8a:	2202      	movs	r2, #2
 800de8c:	b929      	cbnz	r1, 800de9a <_dtoa_r+0x482>
 800de8e:	2c00      	cmp	r4, #0
 800de90:	f43f af57 	beq.w	800dd42 <_dtoa_r+0x32a>
 800de94:	ed8d 7b02 	vstr	d7, [sp, #8]
 800de98:	e753      	b.n	800dd42 <_dtoa_r+0x32a>
 800de9a:	07ce      	lsls	r6, r1, #31
 800de9c:	d505      	bpl.n	800deaa <_dtoa_r+0x492>
 800de9e:	ed90 6b00 	vldr	d6, [r0]
 800dea2:	3201      	adds	r2, #1
 800dea4:	2401      	movs	r4, #1
 800dea6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800deaa:	1049      	asrs	r1, r1, #1
 800deac:	3008      	adds	r0, #8
 800deae:	e7ed      	b.n	800de8c <_dtoa_r+0x474>
 800deb0:	2202      	movs	r2, #2
 800deb2:	e746      	b.n	800dd42 <_dtoa_r+0x32a>
 800deb4:	f8cd 8014 	str.w	r8, [sp, #20]
 800deb8:	4654      	mov	r4, sl
 800deba:	e762      	b.n	800dd82 <_dtoa_r+0x36a>
 800debc:	4a59      	ldr	r2, [pc, #356]	@ (800e024 <_dtoa_r+0x60c>)
 800debe:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800dec2:	ed12 4b02 	vldr	d4, [r2, #-8]
 800dec6:	9a08      	ldr	r2, [sp, #32]
 800dec8:	ec41 0b17 	vmov	d7, r0, r1
 800decc:	443c      	add	r4, r7
 800dece:	b34a      	cbz	r2, 800df24 <_dtoa_r+0x50c>
 800ded0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800ded4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800ded8:	463e      	mov	r6, r7
 800deda:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800dede:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800dee2:	ee35 7b47 	vsub.f64	d7, d5, d7
 800dee6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800deea:	ee14 2a90 	vmov	r2, s9
 800deee:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800def2:	3230      	adds	r2, #48	@ 0x30
 800def4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800def8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800defc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df00:	f806 2b01 	strb.w	r2, [r6], #1
 800df04:	d438      	bmi.n	800df78 <_dtoa_r+0x560>
 800df06:	ee32 5b46 	vsub.f64	d5, d2, d6
 800df0a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800df0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df12:	d46e      	bmi.n	800dff2 <_dtoa_r+0x5da>
 800df14:	42a6      	cmp	r6, r4
 800df16:	f43f af5a 	beq.w	800ddce <_dtoa_r+0x3b6>
 800df1a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800df1e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800df22:	e7e0      	b.n	800dee6 <_dtoa_r+0x4ce>
 800df24:	4621      	mov	r1, r4
 800df26:	463e      	mov	r6, r7
 800df28:	ee27 7b04 	vmul.f64	d7, d7, d4
 800df2c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800df30:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800df34:	ee14 2a90 	vmov	r2, s9
 800df38:	3230      	adds	r2, #48	@ 0x30
 800df3a:	f806 2b01 	strb.w	r2, [r6], #1
 800df3e:	42a6      	cmp	r6, r4
 800df40:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800df44:	ee36 6b45 	vsub.f64	d6, d6, d5
 800df48:	d119      	bne.n	800df7e <_dtoa_r+0x566>
 800df4a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800df4e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800df52:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800df56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df5a:	dc4a      	bgt.n	800dff2 <_dtoa_r+0x5da>
 800df5c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800df60:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800df64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df68:	f57f af31 	bpl.w	800ddce <_dtoa_r+0x3b6>
 800df6c:	460e      	mov	r6, r1
 800df6e:	3901      	subs	r1, #1
 800df70:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800df74:	2b30      	cmp	r3, #48	@ 0x30
 800df76:	d0f9      	beq.n	800df6c <_dtoa_r+0x554>
 800df78:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800df7c:	e027      	b.n	800dfce <_dtoa_r+0x5b6>
 800df7e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800df82:	e7d5      	b.n	800df30 <_dtoa_r+0x518>
 800df84:	ed9d 7b02 	vldr	d7, [sp, #8]
 800df88:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800df8c:	463e      	mov	r6, r7
 800df8e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800df92:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800df96:	ee15 3a10 	vmov	r3, s10
 800df9a:	3330      	adds	r3, #48	@ 0x30
 800df9c:	f806 3b01 	strb.w	r3, [r6], #1
 800dfa0:	1bf3      	subs	r3, r6, r7
 800dfa2:	459a      	cmp	sl, r3
 800dfa4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800dfa8:	eea3 7b46 	vfms.f64	d7, d3, d6
 800dfac:	d132      	bne.n	800e014 <_dtoa_r+0x5fc>
 800dfae:	ee37 7b07 	vadd.f64	d7, d7, d7
 800dfb2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800dfb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfba:	dc18      	bgt.n	800dfee <_dtoa_r+0x5d6>
 800dfbc:	eeb4 7b46 	vcmp.f64	d7, d6
 800dfc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfc4:	d103      	bne.n	800dfce <_dtoa_r+0x5b6>
 800dfc6:	ee15 3a10 	vmov	r3, s10
 800dfca:	07db      	lsls	r3, r3, #31
 800dfcc:	d40f      	bmi.n	800dfee <_dtoa_r+0x5d6>
 800dfce:	9901      	ldr	r1, [sp, #4]
 800dfd0:	4648      	mov	r0, r9
 800dfd2:	f000 fbbf 	bl	800e754 <_Bfree>
 800dfd6:	2300      	movs	r3, #0
 800dfd8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dfda:	7033      	strb	r3, [r6, #0]
 800dfdc:	f108 0301 	add.w	r3, r8, #1
 800dfe0:	6013      	str	r3, [r2, #0]
 800dfe2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	f000 824b 	beq.w	800e480 <_dtoa_r+0xa68>
 800dfea:	601e      	str	r6, [r3, #0]
 800dfec:	e248      	b.n	800e480 <_dtoa_r+0xa68>
 800dfee:	f8cd 8014 	str.w	r8, [sp, #20]
 800dff2:	4633      	mov	r3, r6
 800dff4:	461e      	mov	r6, r3
 800dff6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dffa:	2a39      	cmp	r2, #57	@ 0x39
 800dffc:	d106      	bne.n	800e00c <_dtoa_r+0x5f4>
 800dffe:	429f      	cmp	r7, r3
 800e000:	d1f8      	bne.n	800dff4 <_dtoa_r+0x5dc>
 800e002:	9a05      	ldr	r2, [sp, #20]
 800e004:	3201      	adds	r2, #1
 800e006:	9205      	str	r2, [sp, #20]
 800e008:	2230      	movs	r2, #48	@ 0x30
 800e00a:	703a      	strb	r2, [r7, #0]
 800e00c:	781a      	ldrb	r2, [r3, #0]
 800e00e:	3201      	adds	r2, #1
 800e010:	701a      	strb	r2, [r3, #0]
 800e012:	e7b1      	b.n	800df78 <_dtoa_r+0x560>
 800e014:	ee27 7b04 	vmul.f64	d7, d7, d4
 800e018:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e01c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e020:	d1b5      	bne.n	800df8e <_dtoa_r+0x576>
 800e022:	e7d4      	b.n	800dfce <_dtoa_r+0x5b6>
 800e024:	08011308 	.word	0x08011308
 800e028:	080112e0 	.word	0x080112e0
 800e02c:	9908      	ldr	r1, [sp, #32]
 800e02e:	2900      	cmp	r1, #0
 800e030:	f000 80e9 	beq.w	800e206 <_dtoa_r+0x7ee>
 800e034:	9907      	ldr	r1, [sp, #28]
 800e036:	2901      	cmp	r1, #1
 800e038:	f300 80cb 	bgt.w	800e1d2 <_dtoa_r+0x7ba>
 800e03c:	2d00      	cmp	r5, #0
 800e03e:	f000 80c4 	beq.w	800e1ca <_dtoa_r+0x7b2>
 800e042:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e046:	9e04      	ldr	r6, [sp, #16]
 800e048:	461c      	mov	r4, r3
 800e04a:	9305      	str	r3, [sp, #20]
 800e04c:	9b04      	ldr	r3, [sp, #16]
 800e04e:	4413      	add	r3, r2
 800e050:	9304      	str	r3, [sp, #16]
 800e052:	9b06      	ldr	r3, [sp, #24]
 800e054:	2101      	movs	r1, #1
 800e056:	4413      	add	r3, r2
 800e058:	4648      	mov	r0, r9
 800e05a:	9306      	str	r3, [sp, #24]
 800e05c:	f000 fc78 	bl	800e950 <__i2b>
 800e060:	9b05      	ldr	r3, [sp, #20]
 800e062:	4605      	mov	r5, r0
 800e064:	b166      	cbz	r6, 800e080 <_dtoa_r+0x668>
 800e066:	9a06      	ldr	r2, [sp, #24]
 800e068:	2a00      	cmp	r2, #0
 800e06a:	dd09      	ble.n	800e080 <_dtoa_r+0x668>
 800e06c:	42b2      	cmp	r2, r6
 800e06e:	9904      	ldr	r1, [sp, #16]
 800e070:	bfa8      	it	ge
 800e072:	4632      	movge	r2, r6
 800e074:	1a89      	subs	r1, r1, r2
 800e076:	9104      	str	r1, [sp, #16]
 800e078:	9906      	ldr	r1, [sp, #24]
 800e07a:	1ab6      	subs	r6, r6, r2
 800e07c:	1a8a      	subs	r2, r1, r2
 800e07e:	9206      	str	r2, [sp, #24]
 800e080:	b30b      	cbz	r3, 800e0c6 <_dtoa_r+0x6ae>
 800e082:	9a08      	ldr	r2, [sp, #32]
 800e084:	2a00      	cmp	r2, #0
 800e086:	f000 80c5 	beq.w	800e214 <_dtoa_r+0x7fc>
 800e08a:	2c00      	cmp	r4, #0
 800e08c:	f000 80bf 	beq.w	800e20e <_dtoa_r+0x7f6>
 800e090:	4629      	mov	r1, r5
 800e092:	4622      	mov	r2, r4
 800e094:	4648      	mov	r0, r9
 800e096:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e098:	f000 fd12 	bl	800eac0 <__pow5mult>
 800e09c:	9a01      	ldr	r2, [sp, #4]
 800e09e:	4601      	mov	r1, r0
 800e0a0:	4605      	mov	r5, r0
 800e0a2:	4648      	mov	r0, r9
 800e0a4:	f000 fc6a 	bl	800e97c <__multiply>
 800e0a8:	9901      	ldr	r1, [sp, #4]
 800e0aa:	9005      	str	r0, [sp, #20]
 800e0ac:	4648      	mov	r0, r9
 800e0ae:	f000 fb51 	bl	800e754 <_Bfree>
 800e0b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e0b4:	1b1b      	subs	r3, r3, r4
 800e0b6:	f000 80b0 	beq.w	800e21a <_dtoa_r+0x802>
 800e0ba:	9905      	ldr	r1, [sp, #20]
 800e0bc:	461a      	mov	r2, r3
 800e0be:	4648      	mov	r0, r9
 800e0c0:	f000 fcfe 	bl	800eac0 <__pow5mult>
 800e0c4:	9001      	str	r0, [sp, #4]
 800e0c6:	2101      	movs	r1, #1
 800e0c8:	4648      	mov	r0, r9
 800e0ca:	f000 fc41 	bl	800e950 <__i2b>
 800e0ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e0d0:	4604      	mov	r4, r0
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	f000 81da 	beq.w	800e48c <_dtoa_r+0xa74>
 800e0d8:	461a      	mov	r2, r3
 800e0da:	4601      	mov	r1, r0
 800e0dc:	4648      	mov	r0, r9
 800e0de:	f000 fcef 	bl	800eac0 <__pow5mult>
 800e0e2:	9b07      	ldr	r3, [sp, #28]
 800e0e4:	2b01      	cmp	r3, #1
 800e0e6:	4604      	mov	r4, r0
 800e0e8:	f300 80a0 	bgt.w	800e22c <_dtoa_r+0x814>
 800e0ec:	9b02      	ldr	r3, [sp, #8]
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	f040 8096 	bne.w	800e220 <_dtoa_r+0x808>
 800e0f4:	9b03      	ldr	r3, [sp, #12]
 800e0f6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800e0fa:	2a00      	cmp	r2, #0
 800e0fc:	f040 8092 	bne.w	800e224 <_dtoa_r+0x80c>
 800e100:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800e104:	0d12      	lsrs	r2, r2, #20
 800e106:	0512      	lsls	r2, r2, #20
 800e108:	2a00      	cmp	r2, #0
 800e10a:	f000 808d 	beq.w	800e228 <_dtoa_r+0x810>
 800e10e:	9b04      	ldr	r3, [sp, #16]
 800e110:	3301      	adds	r3, #1
 800e112:	9304      	str	r3, [sp, #16]
 800e114:	9b06      	ldr	r3, [sp, #24]
 800e116:	3301      	adds	r3, #1
 800e118:	9306      	str	r3, [sp, #24]
 800e11a:	2301      	movs	r3, #1
 800e11c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e11e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e120:	2b00      	cmp	r3, #0
 800e122:	f000 81b9 	beq.w	800e498 <_dtoa_r+0xa80>
 800e126:	6922      	ldr	r2, [r4, #16]
 800e128:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800e12c:	6910      	ldr	r0, [r2, #16]
 800e12e:	f000 fbc3 	bl	800e8b8 <__hi0bits>
 800e132:	f1c0 0020 	rsb	r0, r0, #32
 800e136:	9b06      	ldr	r3, [sp, #24]
 800e138:	4418      	add	r0, r3
 800e13a:	f010 001f 	ands.w	r0, r0, #31
 800e13e:	f000 8081 	beq.w	800e244 <_dtoa_r+0x82c>
 800e142:	f1c0 0220 	rsb	r2, r0, #32
 800e146:	2a04      	cmp	r2, #4
 800e148:	dd73      	ble.n	800e232 <_dtoa_r+0x81a>
 800e14a:	9b04      	ldr	r3, [sp, #16]
 800e14c:	f1c0 001c 	rsb	r0, r0, #28
 800e150:	4403      	add	r3, r0
 800e152:	9304      	str	r3, [sp, #16]
 800e154:	9b06      	ldr	r3, [sp, #24]
 800e156:	4406      	add	r6, r0
 800e158:	4403      	add	r3, r0
 800e15a:	9306      	str	r3, [sp, #24]
 800e15c:	9b04      	ldr	r3, [sp, #16]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	dd05      	ble.n	800e16e <_dtoa_r+0x756>
 800e162:	9901      	ldr	r1, [sp, #4]
 800e164:	461a      	mov	r2, r3
 800e166:	4648      	mov	r0, r9
 800e168:	f000 fd04 	bl	800eb74 <__lshift>
 800e16c:	9001      	str	r0, [sp, #4]
 800e16e:	9b06      	ldr	r3, [sp, #24]
 800e170:	2b00      	cmp	r3, #0
 800e172:	dd05      	ble.n	800e180 <_dtoa_r+0x768>
 800e174:	4621      	mov	r1, r4
 800e176:	461a      	mov	r2, r3
 800e178:	4648      	mov	r0, r9
 800e17a:	f000 fcfb 	bl	800eb74 <__lshift>
 800e17e:	4604      	mov	r4, r0
 800e180:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e182:	2b00      	cmp	r3, #0
 800e184:	d060      	beq.n	800e248 <_dtoa_r+0x830>
 800e186:	9801      	ldr	r0, [sp, #4]
 800e188:	4621      	mov	r1, r4
 800e18a:	f000 fd5f 	bl	800ec4c <__mcmp>
 800e18e:	2800      	cmp	r0, #0
 800e190:	da5a      	bge.n	800e248 <_dtoa_r+0x830>
 800e192:	f108 33ff 	add.w	r3, r8, #4294967295
 800e196:	9305      	str	r3, [sp, #20]
 800e198:	9901      	ldr	r1, [sp, #4]
 800e19a:	2300      	movs	r3, #0
 800e19c:	220a      	movs	r2, #10
 800e19e:	4648      	mov	r0, r9
 800e1a0:	f000 fafa 	bl	800e798 <__multadd>
 800e1a4:	9b08      	ldr	r3, [sp, #32]
 800e1a6:	9001      	str	r0, [sp, #4]
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	f000 8177 	beq.w	800e49c <_dtoa_r+0xa84>
 800e1ae:	4629      	mov	r1, r5
 800e1b0:	2300      	movs	r3, #0
 800e1b2:	220a      	movs	r2, #10
 800e1b4:	4648      	mov	r0, r9
 800e1b6:	f000 faef 	bl	800e798 <__multadd>
 800e1ba:	f1bb 0f00 	cmp.w	fp, #0
 800e1be:	4605      	mov	r5, r0
 800e1c0:	dc6e      	bgt.n	800e2a0 <_dtoa_r+0x888>
 800e1c2:	9b07      	ldr	r3, [sp, #28]
 800e1c4:	2b02      	cmp	r3, #2
 800e1c6:	dc48      	bgt.n	800e25a <_dtoa_r+0x842>
 800e1c8:	e06a      	b.n	800e2a0 <_dtoa_r+0x888>
 800e1ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e1cc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e1d0:	e739      	b.n	800e046 <_dtoa_r+0x62e>
 800e1d2:	f10a 34ff 	add.w	r4, sl, #4294967295
 800e1d6:	42a3      	cmp	r3, r4
 800e1d8:	db07      	blt.n	800e1ea <_dtoa_r+0x7d2>
 800e1da:	f1ba 0f00 	cmp.w	sl, #0
 800e1de:	eba3 0404 	sub.w	r4, r3, r4
 800e1e2:	db0b      	blt.n	800e1fc <_dtoa_r+0x7e4>
 800e1e4:	9e04      	ldr	r6, [sp, #16]
 800e1e6:	4652      	mov	r2, sl
 800e1e8:	e72f      	b.n	800e04a <_dtoa_r+0x632>
 800e1ea:	1ae2      	subs	r2, r4, r3
 800e1ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e1ee:	9e04      	ldr	r6, [sp, #16]
 800e1f0:	4413      	add	r3, r2
 800e1f2:	930a      	str	r3, [sp, #40]	@ 0x28
 800e1f4:	4652      	mov	r2, sl
 800e1f6:	4623      	mov	r3, r4
 800e1f8:	2400      	movs	r4, #0
 800e1fa:	e726      	b.n	800e04a <_dtoa_r+0x632>
 800e1fc:	9a04      	ldr	r2, [sp, #16]
 800e1fe:	eba2 060a 	sub.w	r6, r2, sl
 800e202:	2200      	movs	r2, #0
 800e204:	e721      	b.n	800e04a <_dtoa_r+0x632>
 800e206:	9e04      	ldr	r6, [sp, #16]
 800e208:	9d08      	ldr	r5, [sp, #32]
 800e20a:	461c      	mov	r4, r3
 800e20c:	e72a      	b.n	800e064 <_dtoa_r+0x64c>
 800e20e:	9a01      	ldr	r2, [sp, #4]
 800e210:	9205      	str	r2, [sp, #20]
 800e212:	e752      	b.n	800e0ba <_dtoa_r+0x6a2>
 800e214:	9901      	ldr	r1, [sp, #4]
 800e216:	461a      	mov	r2, r3
 800e218:	e751      	b.n	800e0be <_dtoa_r+0x6a6>
 800e21a:	9b05      	ldr	r3, [sp, #20]
 800e21c:	9301      	str	r3, [sp, #4]
 800e21e:	e752      	b.n	800e0c6 <_dtoa_r+0x6ae>
 800e220:	2300      	movs	r3, #0
 800e222:	e77b      	b.n	800e11c <_dtoa_r+0x704>
 800e224:	9b02      	ldr	r3, [sp, #8]
 800e226:	e779      	b.n	800e11c <_dtoa_r+0x704>
 800e228:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e22a:	e778      	b.n	800e11e <_dtoa_r+0x706>
 800e22c:	2300      	movs	r3, #0
 800e22e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e230:	e779      	b.n	800e126 <_dtoa_r+0x70e>
 800e232:	d093      	beq.n	800e15c <_dtoa_r+0x744>
 800e234:	9b04      	ldr	r3, [sp, #16]
 800e236:	321c      	adds	r2, #28
 800e238:	4413      	add	r3, r2
 800e23a:	9304      	str	r3, [sp, #16]
 800e23c:	9b06      	ldr	r3, [sp, #24]
 800e23e:	4416      	add	r6, r2
 800e240:	4413      	add	r3, r2
 800e242:	e78a      	b.n	800e15a <_dtoa_r+0x742>
 800e244:	4602      	mov	r2, r0
 800e246:	e7f5      	b.n	800e234 <_dtoa_r+0x81c>
 800e248:	f1ba 0f00 	cmp.w	sl, #0
 800e24c:	f8cd 8014 	str.w	r8, [sp, #20]
 800e250:	46d3      	mov	fp, sl
 800e252:	dc21      	bgt.n	800e298 <_dtoa_r+0x880>
 800e254:	9b07      	ldr	r3, [sp, #28]
 800e256:	2b02      	cmp	r3, #2
 800e258:	dd1e      	ble.n	800e298 <_dtoa_r+0x880>
 800e25a:	f1bb 0f00 	cmp.w	fp, #0
 800e25e:	f47f addc 	bne.w	800de1a <_dtoa_r+0x402>
 800e262:	4621      	mov	r1, r4
 800e264:	465b      	mov	r3, fp
 800e266:	2205      	movs	r2, #5
 800e268:	4648      	mov	r0, r9
 800e26a:	f000 fa95 	bl	800e798 <__multadd>
 800e26e:	4601      	mov	r1, r0
 800e270:	4604      	mov	r4, r0
 800e272:	9801      	ldr	r0, [sp, #4]
 800e274:	f000 fcea 	bl	800ec4c <__mcmp>
 800e278:	2800      	cmp	r0, #0
 800e27a:	f77f adce 	ble.w	800de1a <_dtoa_r+0x402>
 800e27e:	463e      	mov	r6, r7
 800e280:	2331      	movs	r3, #49	@ 0x31
 800e282:	f806 3b01 	strb.w	r3, [r6], #1
 800e286:	9b05      	ldr	r3, [sp, #20]
 800e288:	3301      	adds	r3, #1
 800e28a:	9305      	str	r3, [sp, #20]
 800e28c:	e5c9      	b.n	800de22 <_dtoa_r+0x40a>
 800e28e:	f8cd 8014 	str.w	r8, [sp, #20]
 800e292:	4654      	mov	r4, sl
 800e294:	4625      	mov	r5, r4
 800e296:	e7f2      	b.n	800e27e <_dtoa_r+0x866>
 800e298:	9b08      	ldr	r3, [sp, #32]
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	f000 8102 	beq.w	800e4a4 <_dtoa_r+0xa8c>
 800e2a0:	2e00      	cmp	r6, #0
 800e2a2:	dd05      	ble.n	800e2b0 <_dtoa_r+0x898>
 800e2a4:	4629      	mov	r1, r5
 800e2a6:	4632      	mov	r2, r6
 800e2a8:	4648      	mov	r0, r9
 800e2aa:	f000 fc63 	bl	800eb74 <__lshift>
 800e2ae:	4605      	mov	r5, r0
 800e2b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d058      	beq.n	800e368 <_dtoa_r+0x950>
 800e2b6:	6869      	ldr	r1, [r5, #4]
 800e2b8:	4648      	mov	r0, r9
 800e2ba:	f000 fa0b 	bl	800e6d4 <_Balloc>
 800e2be:	4606      	mov	r6, r0
 800e2c0:	b928      	cbnz	r0, 800e2ce <_dtoa_r+0x8b6>
 800e2c2:	4b82      	ldr	r3, [pc, #520]	@ (800e4cc <_dtoa_r+0xab4>)
 800e2c4:	4602      	mov	r2, r0
 800e2c6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e2ca:	f7ff bbbe 	b.w	800da4a <_dtoa_r+0x32>
 800e2ce:	692a      	ldr	r2, [r5, #16]
 800e2d0:	3202      	adds	r2, #2
 800e2d2:	0092      	lsls	r2, r2, #2
 800e2d4:	f105 010c 	add.w	r1, r5, #12
 800e2d8:	300c      	adds	r0, #12
 800e2da:	f7ff fb00 	bl	800d8de <memcpy>
 800e2de:	2201      	movs	r2, #1
 800e2e0:	4631      	mov	r1, r6
 800e2e2:	4648      	mov	r0, r9
 800e2e4:	f000 fc46 	bl	800eb74 <__lshift>
 800e2e8:	1c7b      	adds	r3, r7, #1
 800e2ea:	9304      	str	r3, [sp, #16]
 800e2ec:	eb07 030b 	add.w	r3, r7, fp
 800e2f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2f2:	9b02      	ldr	r3, [sp, #8]
 800e2f4:	f003 0301 	and.w	r3, r3, #1
 800e2f8:	46a8      	mov	r8, r5
 800e2fa:	9308      	str	r3, [sp, #32]
 800e2fc:	4605      	mov	r5, r0
 800e2fe:	9b04      	ldr	r3, [sp, #16]
 800e300:	9801      	ldr	r0, [sp, #4]
 800e302:	4621      	mov	r1, r4
 800e304:	f103 3bff 	add.w	fp, r3, #4294967295
 800e308:	f7ff fafe 	bl	800d908 <quorem>
 800e30c:	4641      	mov	r1, r8
 800e30e:	9002      	str	r0, [sp, #8]
 800e310:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800e314:	9801      	ldr	r0, [sp, #4]
 800e316:	f000 fc99 	bl	800ec4c <__mcmp>
 800e31a:	462a      	mov	r2, r5
 800e31c:	9006      	str	r0, [sp, #24]
 800e31e:	4621      	mov	r1, r4
 800e320:	4648      	mov	r0, r9
 800e322:	f000 fcaf 	bl	800ec84 <__mdiff>
 800e326:	68c2      	ldr	r2, [r0, #12]
 800e328:	4606      	mov	r6, r0
 800e32a:	b9fa      	cbnz	r2, 800e36c <_dtoa_r+0x954>
 800e32c:	4601      	mov	r1, r0
 800e32e:	9801      	ldr	r0, [sp, #4]
 800e330:	f000 fc8c 	bl	800ec4c <__mcmp>
 800e334:	4602      	mov	r2, r0
 800e336:	4631      	mov	r1, r6
 800e338:	4648      	mov	r0, r9
 800e33a:	920a      	str	r2, [sp, #40]	@ 0x28
 800e33c:	f000 fa0a 	bl	800e754 <_Bfree>
 800e340:	9b07      	ldr	r3, [sp, #28]
 800e342:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e344:	9e04      	ldr	r6, [sp, #16]
 800e346:	ea42 0103 	orr.w	r1, r2, r3
 800e34a:	9b08      	ldr	r3, [sp, #32]
 800e34c:	4319      	orrs	r1, r3
 800e34e:	d10f      	bne.n	800e370 <_dtoa_r+0x958>
 800e350:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800e354:	d028      	beq.n	800e3a8 <_dtoa_r+0x990>
 800e356:	9b06      	ldr	r3, [sp, #24]
 800e358:	2b00      	cmp	r3, #0
 800e35a:	dd02      	ble.n	800e362 <_dtoa_r+0x94a>
 800e35c:	9b02      	ldr	r3, [sp, #8]
 800e35e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800e362:	f88b a000 	strb.w	sl, [fp]
 800e366:	e55e      	b.n	800de26 <_dtoa_r+0x40e>
 800e368:	4628      	mov	r0, r5
 800e36a:	e7bd      	b.n	800e2e8 <_dtoa_r+0x8d0>
 800e36c:	2201      	movs	r2, #1
 800e36e:	e7e2      	b.n	800e336 <_dtoa_r+0x91e>
 800e370:	9b06      	ldr	r3, [sp, #24]
 800e372:	2b00      	cmp	r3, #0
 800e374:	db04      	blt.n	800e380 <_dtoa_r+0x968>
 800e376:	9907      	ldr	r1, [sp, #28]
 800e378:	430b      	orrs	r3, r1
 800e37a:	9908      	ldr	r1, [sp, #32]
 800e37c:	430b      	orrs	r3, r1
 800e37e:	d120      	bne.n	800e3c2 <_dtoa_r+0x9aa>
 800e380:	2a00      	cmp	r2, #0
 800e382:	ddee      	ble.n	800e362 <_dtoa_r+0x94a>
 800e384:	9901      	ldr	r1, [sp, #4]
 800e386:	2201      	movs	r2, #1
 800e388:	4648      	mov	r0, r9
 800e38a:	f000 fbf3 	bl	800eb74 <__lshift>
 800e38e:	4621      	mov	r1, r4
 800e390:	9001      	str	r0, [sp, #4]
 800e392:	f000 fc5b 	bl	800ec4c <__mcmp>
 800e396:	2800      	cmp	r0, #0
 800e398:	dc03      	bgt.n	800e3a2 <_dtoa_r+0x98a>
 800e39a:	d1e2      	bne.n	800e362 <_dtoa_r+0x94a>
 800e39c:	f01a 0f01 	tst.w	sl, #1
 800e3a0:	d0df      	beq.n	800e362 <_dtoa_r+0x94a>
 800e3a2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800e3a6:	d1d9      	bne.n	800e35c <_dtoa_r+0x944>
 800e3a8:	2339      	movs	r3, #57	@ 0x39
 800e3aa:	f88b 3000 	strb.w	r3, [fp]
 800e3ae:	4633      	mov	r3, r6
 800e3b0:	461e      	mov	r6, r3
 800e3b2:	3b01      	subs	r3, #1
 800e3b4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e3b8:	2a39      	cmp	r2, #57	@ 0x39
 800e3ba:	d052      	beq.n	800e462 <_dtoa_r+0xa4a>
 800e3bc:	3201      	adds	r2, #1
 800e3be:	701a      	strb	r2, [r3, #0]
 800e3c0:	e531      	b.n	800de26 <_dtoa_r+0x40e>
 800e3c2:	2a00      	cmp	r2, #0
 800e3c4:	dd07      	ble.n	800e3d6 <_dtoa_r+0x9be>
 800e3c6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800e3ca:	d0ed      	beq.n	800e3a8 <_dtoa_r+0x990>
 800e3cc:	f10a 0301 	add.w	r3, sl, #1
 800e3d0:	f88b 3000 	strb.w	r3, [fp]
 800e3d4:	e527      	b.n	800de26 <_dtoa_r+0x40e>
 800e3d6:	9b04      	ldr	r3, [sp, #16]
 800e3d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e3da:	f803 ac01 	strb.w	sl, [r3, #-1]
 800e3de:	4293      	cmp	r3, r2
 800e3e0:	d029      	beq.n	800e436 <_dtoa_r+0xa1e>
 800e3e2:	9901      	ldr	r1, [sp, #4]
 800e3e4:	2300      	movs	r3, #0
 800e3e6:	220a      	movs	r2, #10
 800e3e8:	4648      	mov	r0, r9
 800e3ea:	f000 f9d5 	bl	800e798 <__multadd>
 800e3ee:	45a8      	cmp	r8, r5
 800e3f0:	9001      	str	r0, [sp, #4]
 800e3f2:	f04f 0300 	mov.w	r3, #0
 800e3f6:	f04f 020a 	mov.w	r2, #10
 800e3fa:	4641      	mov	r1, r8
 800e3fc:	4648      	mov	r0, r9
 800e3fe:	d107      	bne.n	800e410 <_dtoa_r+0x9f8>
 800e400:	f000 f9ca 	bl	800e798 <__multadd>
 800e404:	4680      	mov	r8, r0
 800e406:	4605      	mov	r5, r0
 800e408:	9b04      	ldr	r3, [sp, #16]
 800e40a:	3301      	adds	r3, #1
 800e40c:	9304      	str	r3, [sp, #16]
 800e40e:	e776      	b.n	800e2fe <_dtoa_r+0x8e6>
 800e410:	f000 f9c2 	bl	800e798 <__multadd>
 800e414:	4629      	mov	r1, r5
 800e416:	4680      	mov	r8, r0
 800e418:	2300      	movs	r3, #0
 800e41a:	220a      	movs	r2, #10
 800e41c:	4648      	mov	r0, r9
 800e41e:	f000 f9bb 	bl	800e798 <__multadd>
 800e422:	4605      	mov	r5, r0
 800e424:	e7f0      	b.n	800e408 <_dtoa_r+0x9f0>
 800e426:	f1bb 0f00 	cmp.w	fp, #0
 800e42a:	bfcc      	ite	gt
 800e42c:	465e      	movgt	r6, fp
 800e42e:	2601      	movle	r6, #1
 800e430:	443e      	add	r6, r7
 800e432:	f04f 0800 	mov.w	r8, #0
 800e436:	9901      	ldr	r1, [sp, #4]
 800e438:	2201      	movs	r2, #1
 800e43a:	4648      	mov	r0, r9
 800e43c:	f000 fb9a 	bl	800eb74 <__lshift>
 800e440:	4621      	mov	r1, r4
 800e442:	9001      	str	r0, [sp, #4]
 800e444:	f000 fc02 	bl	800ec4c <__mcmp>
 800e448:	2800      	cmp	r0, #0
 800e44a:	dcb0      	bgt.n	800e3ae <_dtoa_r+0x996>
 800e44c:	d102      	bne.n	800e454 <_dtoa_r+0xa3c>
 800e44e:	f01a 0f01 	tst.w	sl, #1
 800e452:	d1ac      	bne.n	800e3ae <_dtoa_r+0x996>
 800e454:	4633      	mov	r3, r6
 800e456:	461e      	mov	r6, r3
 800e458:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e45c:	2a30      	cmp	r2, #48	@ 0x30
 800e45e:	d0fa      	beq.n	800e456 <_dtoa_r+0xa3e>
 800e460:	e4e1      	b.n	800de26 <_dtoa_r+0x40e>
 800e462:	429f      	cmp	r7, r3
 800e464:	d1a4      	bne.n	800e3b0 <_dtoa_r+0x998>
 800e466:	9b05      	ldr	r3, [sp, #20]
 800e468:	3301      	adds	r3, #1
 800e46a:	9305      	str	r3, [sp, #20]
 800e46c:	2331      	movs	r3, #49	@ 0x31
 800e46e:	703b      	strb	r3, [r7, #0]
 800e470:	e4d9      	b.n	800de26 <_dtoa_r+0x40e>
 800e472:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e474:	4f16      	ldr	r7, [pc, #88]	@ (800e4d0 <_dtoa_r+0xab8>)
 800e476:	b11b      	cbz	r3, 800e480 <_dtoa_r+0xa68>
 800e478:	f107 0308 	add.w	r3, r7, #8
 800e47c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800e47e:	6013      	str	r3, [r2, #0]
 800e480:	4638      	mov	r0, r7
 800e482:	b011      	add	sp, #68	@ 0x44
 800e484:	ecbd 8b02 	vpop	{d8}
 800e488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e48c:	9b07      	ldr	r3, [sp, #28]
 800e48e:	2b01      	cmp	r3, #1
 800e490:	f77f ae2c 	ble.w	800e0ec <_dtoa_r+0x6d4>
 800e494:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e496:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e498:	2001      	movs	r0, #1
 800e49a:	e64c      	b.n	800e136 <_dtoa_r+0x71e>
 800e49c:	f1bb 0f00 	cmp.w	fp, #0
 800e4a0:	f77f aed8 	ble.w	800e254 <_dtoa_r+0x83c>
 800e4a4:	463e      	mov	r6, r7
 800e4a6:	9801      	ldr	r0, [sp, #4]
 800e4a8:	4621      	mov	r1, r4
 800e4aa:	f7ff fa2d 	bl	800d908 <quorem>
 800e4ae:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800e4b2:	f806 ab01 	strb.w	sl, [r6], #1
 800e4b6:	1bf2      	subs	r2, r6, r7
 800e4b8:	4593      	cmp	fp, r2
 800e4ba:	ddb4      	ble.n	800e426 <_dtoa_r+0xa0e>
 800e4bc:	9901      	ldr	r1, [sp, #4]
 800e4be:	2300      	movs	r3, #0
 800e4c0:	220a      	movs	r2, #10
 800e4c2:	4648      	mov	r0, r9
 800e4c4:	f000 f968 	bl	800e798 <__multadd>
 800e4c8:	9001      	str	r0, [sp, #4]
 800e4ca:	e7ec      	b.n	800e4a6 <_dtoa_r+0xa8e>
 800e4cc:	080111b1 	.word	0x080111b1
 800e4d0:	08011135 	.word	0x08011135

0800e4d4 <_free_r>:
 800e4d4:	b538      	push	{r3, r4, r5, lr}
 800e4d6:	4605      	mov	r5, r0
 800e4d8:	2900      	cmp	r1, #0
 800e4da:	d041      	beq.n	800e560 <_free_r+0x8c>
 800e4dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4e0:	1f0c      	subs	r4, r1, #4
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	bfb8      	it	lt
 800e4e6:	18e4      	addlt	r4, r4, r3
 800e4e8:	f000 f8e8 	bl	800e6bc <__malloc_lock>
 800e4ec:	4a1d      	ldr	r2, [pc, #116]	@ (800e564 <_free_r+0x90>)
 800e4ee:	6813      	ldr	r3, [r2, #0]
 800e4f0:	b933      	cbnz	r3, 800e500 <_free_r+0x2c>
 800e4f2:	6063      	str	r3, [r4, #4]
 800e4f4:	6014      	str	r4, [r2, #0]
 800e4f6:	4628      	mov	r0, r5
 800e4f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e4fc:	f000 b8e4 	b.w	800e6c8 <__malloc_unlock>
 800e500:	42a3      	cmp	r3, r4
 800e502:	d908      	bls.n	800e516 <_free_r+0x42>
 800e504:	6820      	ldr	r0, [r4, #0]
 800e506:	1821      	adds	r1, r4, r0
 800e508:	428b      	cmp	r3, r1
 800e50a:	bf01      	itttt	eq
 800e50c:	6819      	ldreq	r1, [r3, #0]
 800e50e:	685b      	ldreq	r3, [r3, #4]
 800e510:	1809      	addeq	r1, r1, r0
 800e512:	6021      	streq	r1, [r4, #0]
 800e514:	e7ed      	b.n	800e4f2 <_free_r+0x1e>
 800e516:	461a      	mov	r2, r3
 800e518:	685b      	ldr	r3, [r3, #4]
 800e51a:	b10b      	cbz	r3, 800e520 <_free_r+0x4c>
 800e51c:	42a3      	cmp	r3, r4
 800e51e:	d9fa      	bls.n	800e516 <_free_r+0x42>
 800e520:	6811      	ldr	r1, [r2, #0]
 800e522:	1850      	adds	r0, r2, r1
 800e524:	42a0      	cmp	r0, r4
 800e526:	d10b      	bne.n	800e540 <_free_r+0x6c>
 800e528:	6820      	ldr	r0, [r4, #0]
 800e52a:	4401      	add	r1, r0
 800e52c:	1850      	adds	r0, r2, r1
 800e52e:	4283      	cmp	r3, r0
 800e530:	6011      	str	r1, [r2, #0]
 800e532:	d1e0      	bne.n	800e4f6 <_free_r+0x22>
 800e534:	6818      	ldr	r0, [r3, #0]
 800e536:	685b      	ldr	r3, [r3, #4]
 800e538:	6053      	str	r3, [r2, #4]
 800e53a:	4408      	add	r0, r1
 800e53c:	6010      	str	r0, [r2, #0]
 800e53e:	e7da      	b.n	800e4f6 <_free_r+0x22>
 800e540:	d902      	bls.n	800e548 <_free_r+0x74>
 800e542:	230c      	movs	r3, #12
 800e544:	602b      	str	r3, [r5, #0]
 800e546:	e7d6      	b.n	800e4f6 <_free_r+0x22>
 800e548:	6820      	ldr	r0, [r4, #0]
 800e54a:	1821      	adds	r1, r4, r0
 800e54c:	428b      	cmp	r3, r1
 800e54e:	bf04      	itt	eq
 800e550:	6819      	ldreq	r1, [r3, #0]
 800e552:	685b      	ldreq	r3, [r3, #4]
 800e554:	6063      	str	r3, [r4, #4]
 800e556:	bf04      	itt	eq
 800e558:	1809      	addeq	r1, r1, r0
 800e55a:	6021      	streq	r1, [r4, #0]
 800e55c:	6054      	str	r4, [r2, #4]
 800e55e:	e7ca      	b.n	800e4f6 <_free_r+0x22>
 800e560:	bd38      	pop	{r3, r4, r5, pc}
 800e562:	bf00      	nop
 800e564:	240050b4 	.word	0x240050b4

0800e568 <malloc>:
 800e568:	4b02      	ldr	r3, [pc, #8]	@ (800e574 <malloc+0xc>)
 800e56a:	4601      	mov	r1, r0
 800e56c:	6818      	ldr	r0, [r3, #0]
 800e56e:	f000 b825 	b.w	800e5bc <_malloc_r>
 800e572:	bf00      	nop
 800e574:	24000020 	.word	0x24000020

0800e578 <sbrk_aligned>:
 800e578:	b570      	push	{r4, r5, r6, lr}
 800e57a:	4e0f      	ldr	r6, [pc, #60]	@ (800e5b8 <sbrk_aligned+0x40>)
 800e57c:	460c      	mov	r4, r1
 800e57e:	6831      	ldr	r1, [r6, #0]
 800e580:	4605      	mov	r5, r0
 800e582:	b911      	cbnz	r1, 800e58a <sbrk_aligned+0x12>
 800e584:	f001 fdb4 	bl	80100f0 <_sbrk_r>
 800e588:	6030      	str	r0, [r6, #0]
 800e58a:	4621      	mov	r1, r4
 800e58c:	4628      	mov	r0, r5
 800e58e:	f001 fdaf 	bl	80100f0 <_sbrk_r>
 800e592:	1c43      	adds	r3, r0, #1
 800e594:	d103      	bne.n	800e59e <sbrk_aligned+0x26>
 800e596:	f04f 34ff 	mov.w	r4, #4294967295
 800e59a:	4620      	mov	r0, r4
 800e59c:	bd70      	pop	{r4, r5, r6, pc}
 800e59e:	1cc4      	adds	r4, r0, #3
 800e5a0:	f024 0403 	bic.w	r4, r4, #3
 800e5a4:	42a0      	cmp	r0, r4
 800e5a6:	d0f8      	beq.n	800e59a <sbrk_aligned+0x22>
 800e5a8:	1a21      	subs	r1, r4, r0
 800e5aa:	4628      	mov	r0, r5
 800e5ac:	f001 fda0 	bl	80100f0 <_sbrk_r>
 800e5b0:	3001      	adds	r0, #1
 800e5b2:	d1f2      	bne.n	800e59a <sbrk_aligned+0x22>
 800e5b4:	e7ef      	b.n	800e596 <sbrk_aligned+0x1e>
 800e5b6:	bf00      	nop
 800e5b8:	240050b0 	.word	0x240050b0

0800e5bc <_malloc_r>:
 800e5bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e5c0:	1ccd      	adds	r5, r1, #3
 800e5c2:	f025 0503 	bic.w	r5, r5, #3
 800e5c6:	3508      	adds	r5, #8
 800e5c8:	2d0c      	cmp	r5, #12
 800e5ca:	bf38      	it	cc
 800e5cc:	250c      	movcc	r5, #12
 800e5ce:	2d00      	cmp	r5, #0
 800e5d0:	4606      	mov	r6, r0
 800e5d2:	db01      	blt.n	800e5d8 <_malloc_r+0x1c>
 800e5d4:	42a9      	cmp	r1, r5
 800e5d6:	d904      	bls.n	800e5e2 <_malloc_r+0x26>
 800e5d8:	230c      	movs	r3, #12
 800e5da:	6033      	str	r3, [r6, #0]
 800e5dc:	2000      	movs	r0, #0
 800e5de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e5e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e6b8 <_malloc_r+0xfc>
 800e5e6:	f000 f869 	bl	800e6bc <__malloc_lock>
 800e5ea:	f8d8 3000 	ldr.w	r3, [r8]
 800e5ee:	461c      	mov	r4, r3
 800e5f0:	bb44      	cbnz	r4, 800e644 <_malloc_r+0x88>
 800e5f2:	4629      	mov	r1, r5
 800e5f4:	4630      	mov	r0, r6
 800e5f6:	f7ff ffbf 	bl	800e578 <sbrk_aligned>
 800e5fa:	1c43      	adds	r3, r0, #1
 800e5fc:	4604      	mov	r4, r0
 800e5fe:	d158      	bne.n	800e6b2 <_malloc_r+0xf6>
 800e600:	f8d8 4000 	ldr.w	r4, [r8]
 800e604:	4627      	mov	r7, r4
 800e606:	2f00      	cmp	r7, #0
 800e608:	d143      	bne.n	800e692 <_malloc_r+0xd6>
 800e60a:	2c00      	cmp	r4, #0
 800e60c:	d04b      	beq.n	800e6a6 <_malloc_r+0xea>
 800e60e:	6823      	ldr	r3, [r4, #0]
 800e610:	4639      	mov	r1, r7
 800e612:	4630      	mov	r0, r6
 800e614:	eb04 0903 	add.w	r9, r4, r3
 800e618:	f001 fd6a 	bl	80100f0 <_sbrk_r>
 800e61c:	4581      	cmp	r9, r0
 800e61e:	d142      	bne.n	800e6a6 <_malloc_r+0xea>
 800e620:	6821      	ldr	r1, [r4, #0]
 800e622:	1a6d      	subs	r5, r5, r1
 800e624:	4629      	mov	r1, r5
 800e626:	4630      	mov	r0, r6
 800e628:	f7ff ffa6 	bl	800e578 <sbrk_aligned>
 800e62c:	3001      	adds	r0, #1
 800e62e:	d03a      	beq.n	800e6a6 <_malloc_r+0xea>
 800e630:	6823      	ldr	r3, [r4, #0]
 800e632:	442b      	add	r3, r5
 800e634:	6023      	str	r3, [r4, #0]
 800e636:	f8d8 3000 	ldr.w	r3, [r8]
 800e63a:	685a      	ldr	r2, [r3, #4]
 800e63c:	bb62      	cbnz	r2, 800e698 <_malloc_r+0xdc>
 800e63e:	f8c8 7000 	str.w	r7, [r8]
 800e642:	e00f      	b.n	800e664 <_malloc_r+0xa8>
 800e644:	6822      	ldr	r2, [r4, #0]
 800e646:	1b52      	subs	r2, r2, r5
 800e648:	d420      	bmi.n	800e68c <_malloc_r+0xd0>
 800e64a:	2a0b      	cmp	r2, #11
 800e64c:	d917      	bls.n	800e67e <_malloc_r+0xc2>
 800e64e:	1961      	adds	r1, r4, r5
 800e650:	42a3      	cmp	r3, r4
 800e652:	6025      	str	r5, [r4, #0]
 800e654:	bf18      	it	ne
 800e656:	6059      	strne	r1, [r3, #4]
 800e658:	6863      	ldr	r3, [r4, #4]
 800e65a:	bf08      	it	eq
 800e65c:	f8c8 1000 	streq.w	r1, [r8]
 800e660:	5162      	str	r2, [r4, r5]
 800e662:	604b      	str	r3, [r1, #4]
 800e664:	4630      	mov	r0, r6
 800e666:	f000 f82f 	bl	800e6c8 <__malloc_unlock>
 800e66a:	f104 000b 	add.w	r0, r4, #11
 800e66e:	1d23      	adds	r3, r4, #4
 800e670:	f020 0007 	bic.w	r0, r0, #7
 800e674:	1ac2      	subs	r2, r0, r3
 800e676:	bf1c      	itt	ne
 800e678:	1a1b      	subne	r3, r3, r0
 800e67a:	50a3      	strne	r3, [r4, r2]
 800e67c:	e7af      	b.n	800e5de <_malloc_r+0x22>
 800e67e:	6862      	ldr	r2, [r4, #4]
 800e680:	42a3      	cmp	r3, r4
 800e682:	bf0c      	ite	eq
 800e684:	f8c8 2000 	streq.w	r2, [r8]
 800e688:	605a      	strne	r2, [r3, #4]
 800e68a:	e7eb      	b.n	800e664 <_malloc_r+0xa8>
 800e68c:	4623      	mov	r3, r4
 800e68e:	6864      	ldr	r4, [r4, #4]
 800e690:	e7ae      	b.n	800e5f0 <_malloc_r+0x34>
 800e692:	463c      	mov	r4, r7
 800e694:	687f      	ldr	r7, [r7, #4]
 800e696:	e7b6      	b.n	800e606 <_malloc_r+0x4a>
 800e698:	461a      	mov	r2, r3
 800e69a:	685b      	ldr	r3, [r3, #4]
 800e69c:	42a3      	cmp	r3, r4
 800e69e:	d1fb      	bne.n	800e698 <_malloc_r+0xdc>
 800e6a0:	2300      	movs	r3, #0
 800e6a2:	6053      	str	r3, [r2, #4]
 800e6a4:	e7de      	b.n	800e664 <_malloc_r+0xa8>
 800e6a6:	230c      	movs	r3, #12
 800e6a8:	6033      	str	r3, [r6, #0]
 800e6aa:	4630      	mov	r0, r6
 800e6ac:	f000 f80c 	bl	800e6c8 <__malloc_unlock>
 800e6b0:	e794      	b.n	800e5dc <_malloc_r+0x20>
 800e6b2:	6005      	str	r5, [r0, #0]
 800e6b4:	e7d6      	b.n	800e664 <_malloc_r+0xa8>
 800e6b6:	bf00      	nop
 800e6b8:	240050b4 	.word	0x240050b4

0800e6bc <__malloc_lock>:
 800e6bc:	4801      	ldr	r0, [pc, #4]	@ (800e6c4 <__malloc_lock+0x8>)
 800e6be:	f7ff b90c 	b.w	800d8da <__retarget_lock_acquire_recursive>
 800e6c2:	bf00      	nop
 800e6c4:	240050ac 	.word	0x240050ac

0800e6c8 <__malloc_unlock>:
 800e6c8:	4801      	ldr	r0, [pc, #4]	@ (800e6d0 <__malloc_unlock+0x8>)
 800e6ca:	f7ff b907 	b.w	800d8dc <__retarget_lock_release_recursive>
 800e6ce:	bf00      	nop
 800e6d0:	240050ac 	.word	0x240050ac

0800e6d4 <_Balloc>:
 800e6d4:	b570      	push	{r4, r5, r6, lr}
 800e6d6:	69c6      	ldr	r6, [r0, #28]
 800e6d8:	4604      	mov	r4, r0
 800e6da:	460d      	mov	r5, r1
 800e6dc:	b976      	cbnz	r6, 800e6fc <_Balloc+0x28>
 800e6de:	2010      	movs	r0, #16
 800e6e0:	f7ff ff42 	bl	800e568 <malloc>
 800e6e4:	4602      	mov	r2, r0
 800e6e6:	61e0      	str	r0, [r4, #28]
 800e6e8:	b920      	cbnz	r0, 800e6f4 <_Balloc+0x20>
 800e6ea:	4b18      	ldr	r3, [pc, #96]	@ (800e74c <_Balloc+0x78>)
 800e6ec:	4818      	ldr	r0, [pc, #96]	@ (800e750 <_Balloc+0x7c>)
 800e6ee:	216b      	movs	r1, #107	@ 0x6b
 800e6f0:	f001 fd16 	bl	8010120 <__assert_func>
 800e6f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e6f8:	6006      	str	r6, [r0, #0]
 800e6fa:	60c6      	str	r6, [r0, #12]
 800e6fc:	69e6      	ldr	r6, [r4, #28]
 800e6fe:	68f3      	ldr	r3, [r6, #12]
 800e700:	b183      	cbz	r3, 800e724 <_Balloc+0x50>
 800e702:	69e3      	ldr	r3, [r4, #28]
 800e704:	68db      	ldr	r3, [r3, #12]
 800e706:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e70a:	b9b8      	cbnz	r0, 800e73c <_Balloc+0x68>
 800e70c:	2101      	movs	r1, #1
 800e70e:	fa01 f605 	lsl.w	r6, r1, r5
 800e712:	1d72      	adds	r2, r6, #5
 800e714:	0092      	lsls	r2, r2, #2
 800e716:	4620      	mov	r0, r4
 800e718:	f001 fd20 	bl	801015c <_calloc_r>
 800e71c:	b160      	cbz	r0, 800e738 <_Balloc+0x64>
 800e71e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e722:	e00e      	b.n	800e742 <_Balloc+0x6e>
 800e724:	2221      	movs	r2, #33	@ 0x21
 800e726:	2104      	movs	r1, #4
 800e728:	4620      	mov	r0, r4
 800e72a:	f001 fd17 	bl	801015c <_calloc_r>
 800e72e:	69e3      	ldr	r3, [r4, #28]
 800e730:	60f0      	str	r0, [r6, #12]
 800e732:	68db      	ldr	r3, [r3, #12]
 800e734:	2b00      	cmp	r3, #0
 800e736:	d1e4      	bne.n	800e702 <_Balloc+0x2e>
 800e738:	2000      	movs	r0, #0
 800e73a:	bd70      	pop	{r4, r5, r6, pc}
 800e73c:	6802      	ldr	r2, [r0, #0]
 800e73e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e742:	2300      	movs	r3, #0
 800e744:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e748:	e7f7      	b.n	800e73a <_Balloc+0x66>
 800e74a:	bf00      	nop
 800e74c:	08011142 	.word	0x08011142
 800e750:	080111c2 	.word	0x080111c2

0800e754 <_Bfree>:
 800e754:	b570      	push	{r4, r5, r6, lr}
 800e756:	69c6      	ldr	r6, [r0, #28]
 800e758:	4605      	mov	r5, r0
 800e75a:	460c      	mov	r4, r1
 800e75c:	b976      	cbnz	r6, 800e77c <_Bfree+0x28>
 800e75e:	2010      	movs	r0, #16
 800e760:	f7ff ff02 	bl	800e568 <malloc>
 800e764:	4602      	mov	r2, r0
 800e766:	61e8      	str	r0, [r5, #28]
 800e768:	b920      	cbnz	r0, 800e774 <_Bfree+0x20>
 800e76a:	4b09      	ldr	r3, [pc, #36]	@ (800e790 <_Bfree+0x3c>)
 800e76c:	4809      	ldr	r0, [pc, #36]	@ (800e794 <_Bfree+0x40>)
 800e76e:	218f      	movs	r1, #143	@ 0x8f
 800e770:	f001 fcd6 	bl	8010120 <__assert_func>
 800e774:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e778:	6006      	str	r6, [r0, #0]
 800e77a:	60c6      	str	r6, [r0, #12]
 800e77c:	b13c      	cbz	r4, 800e78e <_Bfree+0x3a>
 800e77e:	69eb      	ldr	r3, [r5, #28]
 800e780:	6862      	ldr	r2, [r4, #4]
 800e782:	68db      	ldr	r3, [r3, #12]
 800e784:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e788:	6021      	str	r1, [r4, #0]
 800e78a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e78e:	bd70      	pop	{r4, r5, r6, pc}
 800e790:	08011142 	.word	0x08011142
 800e794:	080111c2 	.word	0x080111c2

0800e798 <__multadd>:
 800e798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e79c:	690d      	ldr	r5, [r1, #16]
 800e79e:	4607      	mov	r7, r0
 800e7a0:	460c      	mov	r4, r1
 800e7a2:	461e      	mov	r6, r3
 800e7a4:	f101 0c14 	add.w	ip, r1, #20
 800e7a8:	2000      	movs	r0, #0
 800e7aa:	f8dc 3000 	ldr.w	r3, [ip]
 800e7ae:	b299      	uxth	r1, r3
 800e7b0:	fb02 6101 	mla	r1, r2, r1, r6
 800e7b4:	0c1e      	lsrs	r6, r3, #16
 800e7b6:	0c0b      	lsrs	r3, r1, #16
 800e7b8:	fb02 3306 	mla	r3, r2, r6, r3
 800e7bc:	b289      	uxth	r1, r1
 800e7be:	3001      	adds	r0, #1
 800e7c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e7c4:	4285      	cmp	r5, r0
 800e7c6:	f84c 1b04 	str.w	r1, [ip], #4
 800e7ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e7ce:	dcec      	bgt.n	800e7aa <__multadd+0x12>
 800e7d0:	b30e      	cbz	r6, 800e816 <__multadd+0x7e>
 800e7d2:	68a3      	ldr	r3, [r4, #8]
 800e7d4:	42ab      	cmp	r3, r5
 800e7d6:	dc19      	bgt.n	800e80c <__multadd+0x74>
 800e7d8:	6861      	ldr	r1, [r4, #4]
 800e7da:	4638      	mov	r0, r7
 800e7dc:	3101      	adds	r1, #1
 800e7de:	f7ff ff79 	bl	800e6d4 <_Balloc>
 800e7e2:	4680      	mov	r8, r0
 800e7e4:	b928      	cbnz	r0, 800e7f2 <__multadd+0x5a>
 800e7e6:	4602      	mov	r2, r0
 800e7e8:	4b0c      	ldr	r3, [pc, #48]	@ (800e81c <__multadd+0x84>)
 800e7ea:	480d      	ldr	r0, [pc, #52]	@ (800e820 <__multadd+0x88>)
 800e7ec:	21ba      	movs	r1, #186	@ 0xba
 800e7ee:	f001 fc97 	bl	8010120 <__assert_func>
 800e7f2:	6922      	ldr	r2, [r4, #16]
 800e7f4:	3202      	adds	r2, #2
 800e7f6:	f104 010c 	add.w	r1, r4, #12
 800e7fa:	0092      	lsls	r2, r2, #2
 800e7fc:	300c      	adds	r0, #12
 800e7fe:	f7ff f86e 	bl	800d8de <memcpy>
 800e802:	4621      	mov	r1, r4
 800e804:	4638      	mov	r0, r7
 800e806:	f7ff ffa5 	bl	800e754 <_Bfree>
 800e80a:	4644      	mov	r4, r8
 800e80c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e810:	3501      	adds	r5, #1
 800e812:	615e      	str	r6, [r3, #20]
 800e814:	6125      	str	r5, [r4, #16]
 800e816:	4620      	mov	r0, r4
 800e818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e81c:	080111b1 	.word	0x080111b1
 800e820:	080111c2 	.word	0x080111c2

0800e824 <__s2b>:
 800e824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e828:	460c      	mov	r4, r1
 800e82a:	4615      	mov	r5, r2
 800e82c:	461f      	mov	r7, r3
 800e82e:	2209      	movs	r2, #9
 800e830:	3308      	adds	r3, #8
 800e832:	4606      	mov	r6, r0
 800e834:	fb93 f3f2 	sdiv	r3, r3, r2
 800e838:	2100      	movs	r1, #0
 800e83a:	2201      	movs	r2, #1
 800e83c:	429a      	cmp	r2, r3
 800e83e:	db09      	blt.n	800e854 <__s2b+0x30>
 800e840:	4630      	mov	r0, r6
 800e842:	f7ff ff47 	bl	800e6d4 <_Balloc>
 800e846:	b940      	cbnz	r0, 800e85a <__s2b+0x36>
 800e848:	4602      	mov	r2, r0
 800e84a:	4b19      	ldr	r3, [pc, #100]	@ (800e8b0 <__s2b+0x8c>)
 800e84c:	4819      	ldr	r0, [pc, #100]	@ (800e8b4 <__s2b+0x90>)
 800e84e:	21d3      	movs	r1, #211	@ 0xd3
 800e850:	f001 fc66 	bl	8010120 <__assert_func>
 800e854:	0052      	lsls	r2, r2, #1
 800e856:	3101      	adds	r1, #1
 800e858:	e7f0      	b.n	800e83c <__s2b+0x18>
 800e85a:	9b08      	ldr	r3, [sp, #32]
 800e85c:	6143      	str	r3, [r0, #20]
 800e85e:	2d09      	cmp	r5, #9
 800e860:	f04f 0301 	mov.w	r3, #1
 800e864:	6103      	str	r3, [r0, #16]
 800e866:	dd16      	ble.n	800e896 <__s2b+0x72>
 800e868:	f104 0909 	add.w	r9, r4, #9
 800e86c:	46c8      	mov	r8, r9
 800e86e:	442c      	add	r4, r5
 800e870:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e874:	4601      	mov	r1, r0
 800e876:	3b30      	subs	r3, #48	@ 0x30
 800e878:	220a      	movs	r2, #10
 800e87a:	4630      	mov	r0, r6
 800e87c:	f7ff ff8c 	bl	800e798 <__multadd>
 800e880:	45a0      	cmp	r8, r4
 800e882:	d1f5      	bne.n	800e870 <__s2b+0x4c>
 800e884:	f1a5 0408 	sub.w	r4, r5, #8
 800e888:	444c      	add	r4, r9
 800e88a:	1b2d      	subs	r5, r5, r4
 800e88c:	1963      	adds	r3, r4, r5
 800e88e:	42bb      	cmp	r3, r7
 800e890:	db04      	blt.n	800e89c <__s2b+0x78>
 800e892:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e896:	340a      	adds	r4, #10
 800e898:	2509      	movs	r5, #9
 800e89a:	e7f6      	b.n	800e88a <__s2b+0x66>
 800e89c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e8a0:	4601      	mov	r1, r0
 800e8a2:	3b30      	subs	r3, #48	@ 0x30
 800e8a4:	220a      	movs	r2, #10
 800e8a6:	4630      	mov	r0, r6
 800e8a8:	f7ff ff76 	bl	800e798 <__multadd>
 800e8ac:	e7ee      	b.n	800e88c <__s2b+0x68>
 800e8ae:	bf00      	nop
 800e8b0:	080111b1 	.word	0x080111b1
 800e8b4:	080111c2 	.word	0x080111c2

0800e8b8 <__hi0bits>:
 800e8b8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e8bc:	4603      	mov	r3, r0
 800e8be:	bf36      	itet	cc
 800e8c0:	0403      	lslcc	r3, r0, #16
 800e8c2:	2000      	movcs	r0, #0
 800e8c4:	2010      	movcc	r0, #16
 800e8c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e8ca:	bf3c      	itt	cc
 800e8cc:	021b      	lslcc	r3, r3, #8
 800e8ce:	3008      	addcc	r0, #8
 800e8d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e8d4:	bf3c      	itt	cc
 800e8d6:	011b      	lslcc	r3, r3, #4
 800e8d8:	3004      	addcc	r0, #4
 800e8da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e8de:	bf3c      	itt	cc
 800e8e0:	009b      	lslcc	r3, r3, #2
 800e8e2:	3002      	addcc	r0, #2
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	db05      	blt.n	800e8f4 <__hi0bits+0x3c>
 800e8e8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e8ec:	f100 0001 	add.w	r0, r0, #1
 800e8f0:	bf08      	it	eq
 800e8f2:	2020      	moveq	r0, #32
 800e8f4:	4770      	bx	lr

0800e8f6 <__lo0bits>:
 800e8f6:	6803      	ldr	r3, [r0, #0]
 800e8f8:	4602      	mov	r2, r0
 800e8fa:	f013 0007 	ands.w	r0, r3, #7
 800e8fe:	d00b      	beq.n	800e918 <__lo0bits+0x22>
 800e900:	07d9      	lsls	r1, r3, #31
 800e902:	d421      	bmi.n	800e948 <__lo0bits+0x52>
 800e904:	0798      	lsls	r0, r3, #30
 800e906:	bf49      	itett	mi
 800e908:	085b      	lsrmi	r3, r3, #1
 800e90a:	089b      	lsrpl	r3, r3, #2
 800e90c:	2001      	movmi	r0, #1
 800e90e:	6013      	strmi	r3, [r2, #0]
 800e910:	bf5c      	itt	pl
 800e912:	6013      	strpl	r3, [r2, #0]
 800e914:	2002      	movpl	r0, #2
 800e916:	4770      	bx	lr
 800e918:	b299      	uxth	r1, r3
 800e91a:	b909      	cbnz	r1, 800e920 <__lo0bits+0x2a>
 800e91c:	0c1b      	lsrs	r3, r3, #16
 800e91e:	2010      	movs	r0, #16
 800e920:	b2d9      	uxtb	r1, r3
 800e922:	b909      	cbnz	r1, 800e928 <__lo0bits+0x32>
 800e924:	3008      	adds	r0, #8
 800e926:	0a1b      	lsrs	r3, r3, #8
 800e928:	0719      	lsls	r1, r3, #28
 800e92a:	bf04      	itt	eq
 800e92c:	091b      	lsreq	r3, r3, #4
 800e92e:	3004      	addeq	r0, #4
 800e930:	0799      	lsls	r1, r3, #30
 800e932:	bf04      	itt	eq
 800e934:	089b      	lsreq	r3, r3, #2
 800e936:	3002      	addeq	r0, #2
 800e938:	07d9      	lsls	r1, r3, #31
 800e93a:	d403      	bmi.n	800e944 <__lo0bits+0x4e>
 800e93c:	085b      	lsrs	r3, r3, #1
 800e93e:	f100 0001 	add.w	r0, r0, #1
 800e942:	d003      	beq.n	800e94c <__lo0bits+0x56>
 800e944:	6013      	str	r3, [r2, #0]
 800e946:	4770      	bx	lr
 800e948:	2000      	movs	r0, #0
 800e94a:	4770      	bx	lr
 800e94c:	2020      	movs	r0, #32
 800e94e:	4770      	bx	lr

0800e950 <__i2b>:
 800e950:	b510      	push	{r4, lr}
 800e952:	460c      	mov	r4, r1
 800e954:	2101      	movs	r1, #1
 800e956:	f7ff febd 	bl	800e6d4 <_Balloc>
 800e95a:	4602      	mov	r2, r0
 800e95c:	b928      	cbnz	r0, 800e96a <__i2b+0x1a>
 800e95e:	4b05      	ldr	r3, [pc, #20]	@ (800e974 <__i2b+0x24>)
 800e960:	4805      	ldr	r0, [pc, #20]	@ (800e978 <__i2b+0x28>)
 800e962:	f240 1145 	movw	r1, #325	@ 0x145
 800e966:	f001 fbdb 	bl	8010120 <__assert_func>
 800e96a:	2301      	movs	r3, #1
 800e96c:	6144      	str	r4, [r0, #20]
 800e96e:	6103      	str	r3, [r0, #16]
 800e970:	bd10      	pop	{r4, pc}
 800e972:	bf00      	nop
 800e974:	080111b1 	.word	0x080111b1
 800e978:	080111c2 	.word	0x080111c2

0800e97c <__multiply>:
 800e97c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e980:	4617      	mov	r7, r2
 800e982:	690a      	ldr	r2, [r1, #16]
 800e984:	693b      	ldr	r3, [r7, #16]
 800e986:	429a      	cmp	r2, r3
 800e988:	bfa8      	it	ge
 800e98a:	463b      	movge	r3, r7
 800e98c:	4689      	mov	r9, r1
 800e98e:	bfa4      	itt	ge
 800e990:	460f      	movge	r7, r1
 800e992:	4699      	movge	r9, r3
 800e994:	693d      	ldr	r5, [r7, #16]
 800e996:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e99a:	68bb      	ldr	r3, [r7, #8]
 800e99c:	6879      	ldr	r1, [r7, #4]
 800e99e:	eb05 060a 	add.w	r6, r5, sl
 800e9a2:	42b3      	cmp	r3, r6
 800e9a4:	b085      	sub	sp, #20
 800e9a6:	bfb8      	it	lt
 800e9a8:	3101      	addlt	r1, #1
 800e9aa:	f7ff fe93 	bl	800e6d4 <_Balloc>
 800e9ae:	b930      	cbnz	r0, 800e9be <__multiply+0x42>
 800e9b0:	4602      	mov	r2, r0
 800e9b2:	4b41      	ldr	r3, [pc, #260]	@ (800eab8 <__multiply+0x13c>)
 800e9b4:	4841      	ldr	r0, [pc, #260]	@ (800eabc <__multiply+0x140>)
 800e9b6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e9ba:	f001 fbb1 	bl	8010120 <__assert_func>
 800e9be:	f100 0414 	add.w	r4, r0, #20
 800e9c2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e9c6:	4623      	mov	r3, r4
 800e9c8:	2200      	movs	r2, #0
 800e9ca:	4573      	cmp	r3, lr
 800e9cc:	d320      	bcc.n	800ea10 <__multiply+0x94>
 800e9ce:	f107 0814 	add.w	r8, r7, #20
 800e9d2:	f109 0114 	add.w	r1, r9, #20
 800e9d6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e9da:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e9de:	9302      	str	r3, [sp, #8]
 800e9e0:	1beb      	subs	r3, r5, r7
 800e9e2:	3b15      	subs	r3, #21
 800e9e4:	f023 0303 	bic.w	r3, r3, #3
 800e9e8:	3304      	adds	r3, #4
 800e9ea:	3715      	adds	r7, #21
 800e9ec:	42bd      	cmp	r5, r7
 800e9ee:	bf38      	it	cc
 800e9f0:	2304      	movcc	r3, #4
 800e9f2:	9301      	str	r3, [sp, #4]
 800e9f4:	9b02      	ldr	r3, [sp, #8]
 800e9f6:	9103      	str	r1, [sp, #12]
 800e9f8:	428b      	cmp	r3, r1
 800e9fa:	d80c      	bhi.n	800ea16 <__multiply+0x9a>
 800e9fc:	2e00      	cmp	r6, #0
 800e9fe:	dd03      	ble.n	800ea08 <__multiply+0x8c>
 800ea00:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d055      	beq.n	800eab4 <__multiply+0x138>
 800ea08:	6106      	str	r6, [r0, #16]
 800ea0a:	b005      	add	sp, #20
 800ea0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea10:	f843 2b04 	str.w	r2, [r3], #4
 800ea14:	e7d9      	b.n	800e9ca <__multiply+0x4e>
 800ea16:	f8b1 a000 	ldrh.w	sl, [r1]
 800ea1a:	f1ba 0f00 	cmp.w	sl, #0
 800ea1e:	d01f      	beq.n	800ea60 <__multiply+0xe4>
 800ea20:	46c4      	mov	ip, r8
 800ea22:	46a1      	mov	r9, r4
 800ea24:	2700      	movs	r7, #0
 800ea26:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ea2a:	f8d9 3000 	ldr.w	r3, [r9]
 800ea2e:	fa1f fb82 	uxth.w	fp, r2
 800ea32:	b29b      	uxth	r3, r3
 800ea34:	fb0a 330b 	mla	r3, sl, fp, r3
 800ea38:	443b      	add	r3, r7
 800ea3a:	f8d9 7000 	ldr.w	r7, [r9]
 800ea3e:	0c12      	lsrs	r2, r2, #16
 800ea40:	0c3f      	lsrs	r7, r7, #16
 800ea42:	fb0a 7202 	mla	r2, sl, r2, r7
 800ea46:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ea4a:	b29b      	uxth	r3, r3
 800ea4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ea50:	4565      	cmp	r5, ip
 800ea52:	f849 3b04 	str.w	r3, [r9], #4
 800ea56:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ea5a:	d8e4      	bhi.n	800ea26 <__multiply+0xaa>
 800ea5c:	9b01      	ldr	r3, [sp, #4]
 800ea5e:	50e7      	str	r7, [r4, r3]
 800ea60:	9b03      	ldr	r3, [sp, #12]
 800ea62:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ea66:	3104      	adds	r1, #4
 800ea68:	f1b9 0f00 	cmp.w	r9, #0
 800ea6c:	d020      	beq.n	800eab0 <__multiply+0x134>
 800ea6e:	6823      	ldr	r3, [r4, #0]
 800ea70:	4647      	mov	r7, r8
 800ea72:	46a4      	mov	ip, r4
 800ea74:	f04f 0a00 	mov.w	sl, #0
 800ea78:	f8b7 b000 	ldrh.w	fp, [r7]
 800ea7c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ea80:	fb09 220b 	mla	r2, r9, fp, r2
 800ea84:	4452      	add	r2, sl
 800ea86:	b29b      	uxth	r3, r3
 800ea88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ea8c:	f84c 3b04 	str.w	r3, [ip], #4
 800ea90:	f857 3b04 	ldr.w	r3, [r7], #4
 800ea94:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ea98:	f8bc 3000 	ldrh.w	r3, [ip]
 800ea9c:	fb09 330a 	mla	r3, r9, sl, r3
 800eaa0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800eaa4:	42bd      	cmp	r5, r7
 800eaa6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eaaa:	d8e5      	bhi.n	800ea78 <__multiply+0xfc>
 800eaac:	9a01      	ldr	r2, [sp, #4]
 800eaae:	50a3      	str	r3, [r4, r2]
 800eab0:	3404      	adds	r4, #4
 800eab2:	e79f      	b.n	800e9f4 <__multiply+0x78>
 800eab4:	3e01      	subs	r6, #1
 800eab6:	e7a1      	b.n	800e9fc <__multiply+0x80>
 800eab8:	080111b1 	.word	0x080111b1
 800eabc:	080111c2 	.word	0x080111c2

0800eac0 <__pow5mult>:
 800eac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eac4:	4615      	mov	r5, r2
 800eac6:	f012 0203 	ands.w	r2, r2, #3
 800eaca:	4607      	mov	r7, r0
 800eacc:	460e      	mov	r6, r1
 800eace:	d007      	beq.n	800eae0 <__pow5mult+0x20>
 800ead0:	4c25      	ldr	r4, [pc, #148]	@ (800eb68 <__pow5mult+0xa8>)
 800ead2:	3a01      	subs	r2, #1
 800ead4:	2300      	movs	r3, #0
 800ead6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800eada:	f7ff fe5d 	bl	800e798 <__multadd>
 800eade:	4606      	mov	r6, r0
 800eae0:	10ad      	asrs	r5, r5, #2
 800eae2:	d03d      	beq.n	800eb60 <__pow5mult+0xa0>
 800eae4:	69fc      	ldr	r4, [r7, #28]
 800eae6:	b97c      	cbnz	r4, 800eb08 <__pow5mult+0x48>
 800eae8:	2010      	movs	r0, #16
 800eaea:	f7ff fd3d 	bl	800e568 <malloc>
 800eaee:	4602      	mov	r2, r0
 800eaf0:	61f8      	str	r0, [r7, #28]
 800eaf2:	b928      	cbnz	r0, 800eb00 <__pow5mult+0x40>
 800eaf4:	4b1d      	ldr	r3, [pc, #116]	@ (800eb6c <__pow5mult+0xac>)
 800eaf6:	481e      	ldr	r0, [pc, #120]	@ (800eb70 <__pow5mult+0xb0>)
 800eaf8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800eafc:	f001 fb10 	bl	8010120 <__assert_func>
 800eb00:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eb04:	6004      	str	r4, [r0, #0]
 800eb06:	60c4      	str	r4, [r0, #12]
 800eb08:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800eb0c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800eb10:	b94c      	cbnz	r4, 800eb26 <__pow5mult+0x66>
 800eb12:	f240 2171 	movw	r1, #625	@ 0x271
 800eb16:	4638      	mov	r0, r7
 800eb18:	f7ff ff1a 	bl	800e950 <__i2b>
 800eb1c:	2300      	movs	r3, #0
 800eb1e:	f8c8 0008 	str.w	r0, [r8, #8]
 800eb22:	4604      	mov	r4, r0
 800eb24:	6003      	str	r3, [r0, #0]
 800eb26:	f04f 0900 	mov.w	r9, #0
 800eb2a:	07eb      	lsls	r3, r5, #31
 800eb2c:	d50a      	bpl.n	800eb44 <__pow5mult+0x84>
 800eb2e:	4631      	mov	r1, r6
 800eb30:	4622      	mov	r2, r4
 800eb32:	4638      	mov	r0, r7
 800eb34:	f7ff ff22 	bl	800e97c <__multiply>
 800eb38:	4631      	mov	r1, r6
 800eb3a:	4680      	mov	r8, r0
 800eb3c:	4638      	mov	r0, r7
 800eb3e:	f7ff fe09 	bl	800e754 <_Bfree>
 800eb42:	4646      	mov	r6, r8
 800eb44:	106d      	asrs	r5, r5, #1
 800eb46:	d00b      	beq.n	800eb60 <__pow5mult+0xa0>
 800eb48:	6820      	ldr	r0, [r4, #0]
 800eb4a:	b938      	cbnz	r0, 800eb5c <__pow5mult+0x9c>
 800eb4c:	4622      	mov	r2, r4
 800eb4e:	4621      	mov	r1, r4
 800eb50:	4638      	mov	r0, r7
 800eb52:	f7ff ff13 	bl	800e97c <__multiply>
 800eb56:	6020      	str	r0, [r4, #0]
 800eb58:	f8c0 9000 	str.w	r9, [r0]
 800eb5c:	4604      	mov	r4, r0
 800eb5e:	e7e4      	b.n	800eb2a <__pow5mult+0x6a>
 800eb60:	4630      	mov	r0, r6
 800eb62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb66:	bf00      	nop
 800eb68:	080112d4 	.word	0x080112d4
 800eb6c:	08011142 	.word	0x08011142
 800eb70:	080111c2 	.word	0x080111c2

0800eb74 <__lshift>:
 800eb74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb78:	460c      	mov	r4, r1
 800eb7a:	6849      	ldr	r1, [r1, #4]
 800eb7c:	6923      	ldr	r3, [r4, #16]
 800eb7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800eb82:	68a3      	ldr	r3, [r4, #8]
 800eb84:	4607      	mov	r7, r0
 800eb86:	4691      	mov	r9, r2
 800eb88:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800eb8c:	f108 0601 	add.w	r6, r8, #1
 800eb90:	42b3      	cmp	r3, r6
 800eb92:	db0b      	blt.n	800ebac <__lshift+0x38>
 800eb94:	4638      	mov	r0, r7
 800eb96:	f7ff fd9d 	bl	800e6d4 <_Balloc>
 800eb9a:	4605      	mov	r5, r0
 800eb9c:	b948      	cbnz	r0, 800ebb2 <__lshift+0x3e>
 800eb9e:	4602      	mov	r2, r0
 800eba0:	4b28      	ldr	r3, [pc, #160]	@ (800ec44 <__lshift+0xd0>)
 800eba2:	4829      	ldr	r0, [pc, #164]	@ (800ec48 <__lshift+0xd4>)
 800eba4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800eba8:	f001 faba 	bl	8010120 <__assert_func>
 800ebac:	3101      	adds	r1, #1
 800ebae:	005b      	lsls	r3, r3, #1
 800ebb0:	e7ee      	b.n	800eb90 <__lshift+0x1c>
 800ebb2:	2300      	movs	r3, #0
 800ebb4:	f100 0114 	add.w	r1, r0, #20
 800ebb8:	f100 0210 	add.w	r2, r0, #16
 800ebbc:	4618      	mov	r0, r3
 800ebbe:	4553      	cmp	r3, sl
 800ebc0:	db33      	blt.n	800ec2a <__lshift+0xb6>
 800ebc2:	6920      	ldr	r0, [r4, #16]
 800ebc4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ebc8:	f104 0314 	add.w	r3, r4, #20
 800ebcc:	f019 091f 	ands.w	r9, r9, #31
 800ebd0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ebd4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ebd8:	d02b      	beq.n	800ec32 <__lshift+0xbe>
 800ebda:	f1c9 0e20 	rsb	lr, r9, #32
 800ebde:	468a      	mov	sl, r1
 800ebe0:	2200      	movs	r2, #0
 800ebe2:	6818      	ldr	r0, [r3, #0]
 800ebe4:	fa00 f009 	lsl.w	r0, r0, r9
 800ebe8:	4310      	orrs	r0, r2
 800ebea:	f84a 0b04 	str.w	r0, [sl], #4
 800ebee:	f853 2b04 	ldr.w	r2, [r3], #4
 800ebf2:	459c      	cmp	ip, r3
 800ebf4:	fa22 f20e 	lsr.w	r2, r2, lr
 800ebf8:	d8f3      	bhi.n	800ebe2 <__lshift+0x6e>
 800ebfa:	ebac 0304 	sub.w	r3, ip, r4
 800ebfe:	3b15      	subs	r3, #21
 800ec00:	f023 0303 	bic.w	r3, r3, #3
 800ec04:	3304      	adds	r3, #4
 800ec06:	f104 0015 	add.w	r0, r4, #21
 800ec0a:	4560      	cmp	r0, ip
 800ec0c:	bf88      	it	hi
 800ec0e:	2304      	movhi	r3, #4
 800ec10:	50ca      	str	r2, [r1, r3]
 800ec12:	b10a      	cbz	r2, 800ec18 <__lshift+0xa4>
 800ec14:	f108 0602 	add.w	r6, r8, #2
 800ec18:	3e01      	subs	r6, #1
 800ec1a:	4638      	mov	r0, r7
 800ec1c:	612e      	str	r6, [r5, #16]
 800ec1e:	4621      	mov	r1, r4
 800ec20:	f7ff fd98 	bl	800e754 <_Bfree>
 800ec24:	4628      	mov	r0, r5
 800ec26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec2a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ec2e:	3301      	adds	r3, #1
 800ec30:	e7c5      	b.n	800ebbe <__lshift+0x4a>
 800ec32:	3904      	subs	r1, #4
 800ec34:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec38:	f841 2f04 	str.w	r2, [r1, #4]!
 800ec3c:	459c      	cmp	ip, r3
 800ec3e:	d8f9      	bhi.n	800ec34 <__lshift+0xc0>
 800ec40:	e7ea      	b.n	800ec18 <__lshift+0xa4>
 800ec42:	bf00      	nop
 800ec44:	080111b1 	.word	0x080111b1
 800ec48:	080111c2 	.word	0x080111c2

0800ec4c <__mcmp>:
 800ec4c:	690a      	ldr	r2, [r1, #16]
 800ec4e:	4603      	mov	r3, r0
 800ec50:	6900      	ldr	r0, [r0, #16]
 800ec52:	1a80      	subs	r0, r0, r2
 800ec54:	b530      	push	{r4, r5, lr}
 800ec56:	d10e      	bne.n	800ec76 <__mcmp+0x2a>
 800ec58:	3314      	adds	r3, #20
 800ec5a:	3114      	adds	r1, #20
 800ec5c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ec60:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ec64:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ec68:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ec6c:	4295      	cmp	r5, r2
 800ec6e:	d003      	beq.n	800ec78 <__mcmp+0x2c>
 800ec70:	d205      	bcs.n	800ec7e <__mcmp+0x32>
 800ec72:	f04f 30ff 	mov.w	r0, #4294967295
 800ec76:	bd30      	pop	{r4, r5, pc}
 800ec78:	42a3      	cmp	r3, r4
 800ec7a:	d3f3      	bcc.n	800ec64 <__mcmp+0x18>
 800ec7c:	e7fb      	b.n	800ec76 <__mcmp+0x2a>
 800ec7e:	2001      	movs	r0, #1
 800ec80:	e7f9      	b.n	800ec76 <__mcmp+0x2a>
	...

0800ec84 <__mdiff>:
 800ec84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec88:	4689      	mov	r9, r1
 800ec8a:	4606      	mov	r6, r0
 800ec8c:	4611      	mov	r1, r2
 800ec8e:	4648      	mov	r0, r9
 800ec90:	4614      	mov	r4, r2
 800ec92:	f7ff ffdb 	bl	800ec4c <__mcmp>
 800ec96:	1e05      	subs	r5, r0, #0
 800ec98:	d112      	bne.n	800ecc0 <__mdiff+0x3c>
 800ec9a:	4629      	mov	r1, r5
 800ec9c:	4630      	mov	r0, r6
 800ec9e:	f7ff fd19 	bl	800e6d4 <_Balloc>
 800eca2:	4602      	mov	r2, r0
 800eca4:	b928      	cbnz	r0, 800ecb2 <__mdiff+0x2e>
 800eca6:	4b3f      	ldr	r3, [pc, #252]	@ (800eda4 <__mdiff+0x120>)
 800eca8:	f240 2137 	movw	r1, #567	@ 0x237
 800ecac:	483e      	ldr	r0, [pc, #248]	@ (800eda8 <__mdiff+0x124>)
 800ecae:	f001 fa37 	bl	8010120 <__assert_func>
 800ecb2:	2301      	movs	r3, #1
 800ecb4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ecb8:	4610      	mov	r0, r2
 800ecba:	b003      	add	sp, #12
 800ecbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecc0:	bfbc      	itt	lt
 800ecc2:	464b      	movlt	r3, r9
 800ecc4:	46a1      	movlt	r9, r4
 800ecc6:	4630      	mov	r0, r6
 800ecc8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800eccc:	bfba      	itte	lt
 800ecce:	461c      	movlt	r4, r3
 800ecd0:	2501      	movlt	r5, #1
 800ecd2:	2500      	movge	r5, #0
 800ecd4:	f7ff fcfe 	bl	800e6d4 <_Balloc>
 800ecd8:	4602      	mov	r2, r0
 800ecda:	b918      	cbnz	r0, 800ece4 <__mdiff+0x60>
 800ecdc:	4b31      	ldr	r3, [pc, #196]	@ (800eda4 <__mdiff+0x120>)
 800ecde:	f240 2145 	movw	r1, #581	@ 0x245
 800ece2:	e7e3      	b.n	800ecac <__mdiff+0x28>
 800ece4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ece8:	6926      	ldr	r6, [r4, #16]
 800ecea:	60c5      	str	r5, [r0, #12]
 800ecec:	f109 0310 	add.w	r3, r9, #16
 800ecf0:	f109 0514 	add.w	r5, r9, #20
 800ecf4:	f104 0e14 	add.w	lr, r4, #20
 800ecf8:	f100 0b14 	add.w	fp, r0, #20
 800ecfc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ed00:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ed04:	9301      	str	r3, [sp, #4]
 800ed06:	46d9      	mov	r9, fp
 800ed08:	f04f 0c00 	mov.w	ip, #0
 800ed0c:	9b01      	ldr	r3, [sp, #4]
 800ed0e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ed12:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ed16:	9301      	str	r3, [sp, #4]
 800ed18:	fa1f f38a 	uxth.w	r3, sl
 800ed1c:	4619      	mov	r1, r3
 800ed1e:	b283      	uxth	r3, r0
 800ed20:	1acb      	subs	r3, r1, r3
 800ed22:	0c00      	lsrs	r0, r0, #16
 800ed24:	4463      	add	r3, ip
 800ed26:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ed2a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ed2e:	b29b      	uxth	r3, r3
 800ed30:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ed34:	4576      	cmp	r6, lr
 800ed36:	f849 3b04 	str.w	r3, [r9], #4
 800ed3a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ed3e:	d8e5      	bhi.n	800ed0c <__mdiff+0x88>
 800ed40:	1b33      	subs	r3, r6, r4
 800ed42:	3b15      	subs	r3, #21
 800ed44:	f023 0303 	bic.w	r3, r3, #3
 800ed48:	3415      	adds	r4, #21
 800ed4a:	3304      	adds	r3, #4
 800ed4c:	42a6      	cmp	r6, r4
 800ed4e:	bf38      	it	cc
 800ed50:	2304      	movcc	r3, #4
 800ed52:	441d      	add	r5, r3
 800ed54:	445b      	add	r3, fp
 800ed56:	461e      	mov	r6, r3
 800ed58:	462c      	mov	r4, r5
 800ed5a:	4544      	cmp	r4, r8
 800ed5c:	d30e      	bcc.n	800ed7c <__mdiff+0xf8>
 800ed5e:	f108 0103 	add.w	r1, r8, #3
 800ed62:	1b49      	subs	r1, r1, r5
 800ed64:	f021 0103 	bic.w	r1, r1, #3
 800ed68:	3d03      	subs	r5, #3
 800ed6a:	45a8      	cmp	r8, r5
 800ed6c:	bf38      	it	cc
 800ed6e:	2100      	movcc	r1, #0
 800ed70:	440b      	add	r3, r1
 800ed72:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ed76:	b191      	cbz	r1, 800ed9e <__mdiff+0x11a>
 800ed78:	6117      	str	r7, [r2, #16]
 800ed7a:	e79d      	b.n	800ecb8 <__mdiff+0x34>
 800ed7c:	f854 1b04 	ldr.w	r1, [r4], #4
 800ed80:	46e6      	mov	lr, ip
 800ed82:	0c08      	lsrs	r0, r1, #16
 800ed84:	fa1c fc81 	uxtah	ip, ip, r1
 800ed88:	4471      	add	r1, lr
 800ed8a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ed8e:	b289      	uxth	r1, r1
 800ed90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ed94:	f846 1b04 	str.w	r1, [r6], #4
 800ed98:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ed9c:	e7dd      	b.n	800ed5a <__mdiff+0xd6>
 800ed9e:	3f01      	subs	r7, #1
 800eda0:	e7e7      	b.n	800ed72 <__mdiff+0xee>
 800eda2:	bf00      	nop
 800eda4:	080111b1 	.word	0x080111b1
 800eda8:	080111c2 	.word	0x080111c2

0800edac <__ulp>:
 800edac:	b082      	sub	sp, #8
 800edae:	ed8d 0b00 	vstr	d0, [sp]
 800edb2:	9a01      	ldr	r2, [sp, #4]
 800edb4:	4b0f      	ldr	r3, [pc, #60]	@ (800edf4 <__ulp+0x48>)
 800edb6:	4013      	ands	r3, r2
 800edb8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	dc08      	bgt.n	800edd2 <__ulp+0x26>
 800edc0:	425b      	negs	r3, r3
 800edc2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800edc6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800edca:	da04      	bge.n	800edd6 <__ulp+0x2a>
 800edcc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800edd0:	4113      	asrs	r3, r2
 800edd2:	2200      	movs	r2, #0
 800edd4:	e008      	b.n	800ede8 <__ulp+0x3c>
 800edd6:	f1a2 0314 	sub.w	r3, r2, #20
 800edda:	2b1e      	cmp	r3, #30
 800eddc:	bfda      	itte	le
 800edde:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ede2:	40da      	lsrle	r2, r3
 800ede4:	2201      	movgt	r2, #1
 800ede6:	2300      	movs	r3, #0
 800ede8:	4619      	mov	r1, r3
 800edea:	4610      	mov	r0, r2
 800edec:	ec41 0b10 	vmov	d0, r0, r1
 800edf0:	b002      	add	sp, #8
 800edf2:	4770      	bx	lr
 800edf4:	7ff00000 	.word	0x7ff00000

0800edf8 <__b2d>:
 800edf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800edfc:	6906      	ldr	r6, [r0, #16]
 800edfe:	f100 0814 	add.w	r8, r0, #20
 800ee02:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ee06:	1f37      	subs	r7, r6, #4
 800ee08:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ee0c:	4610      	mov	r0, r2
 800ee0e:	f7ff fd53 	bl	800e8b8 <__hi0bits>
 800ee12:	f1c0 0320 	rsb	r3, r0, #32
 800ee16:	280a      	cmp	r0, #10
 800ee18:	600b      	str	r3, [r1, #0]
 800ee1a:	491b      	ldr	r1, [pc, #108]	@ (800ee88 <__b2d+0x90>)
 800ee1c:	dc15      	bgt.n	800ee4a <__b2d+0x52>
 800ee1e:	f1c0 0c0b 	rsb	ip, r0, #11
 800ee22:	fa22 f30c 	lsr.w	r3, r2, ip
 800ee26:	45b8      	cmp	r8, r7
 800ee28:	ea43 0501 	orr.w	r5, r3, r1
 800ee2c:	bf34      	ite	cc
 800ee2e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ee32:	2300      	movcs	r3, #0
 800ee34:	3015      	adds	r0, #21
 800ee36:	fa02 f000 	lsl.w	r0, r2, r0
 800ee3a:	fa23 f30c 	lsr.w	r3, r3, ip
 800ee3e:	4303      	orrs	r3, r0
 800ee40:	461c      	mov	r4, r3
 800ee42:	ec45 4b10 	vmov	d0, r4, r5
 800ee46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee4a:	45b8      	cmp	r8, r7
 800ee4c:	bf3a      	itte	cc
 800ee4e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ee52:	f1a6 0708 	subcc.w	r7, r6, #8
 800ee56:	2300      	movcs	r3, #0
 800ee58:	380b      	subs	r0, #11
 800ee5a:	d012      	beq.n	800ee82 <__b2d+0x8a>
 800ee5c:	f1c0 0120 	rsb	r1, r0, #32
 800ee60:	fa23 f401 	lsr.w	r4, r3, r1
 800ee64:	4082      	lsls	r2, r0
 800ee66:	4322      	orrs	r2, r4
 800ee68:	4547      	cmp	r7, r8
 800ee6a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ee6e:	bf8c      	ite	hi
 800ee70:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ee74:	2200      	movls	r2, #0
 800ee76:	4083      	lsls	r3, r0
 800ee78:	40ca      	lsrs	r2, r1
 800ee7a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ee7e:	4313      	orrs	r3, r2
 800ee80:	e7de      	b.n	800ee40 <__b2d+0x48>
 800ee82:	ea42 0501 	orr.w	r5, r2, r1
 800ee86:	e7db      	b.n	800ee40 <__b2d+0x48>
 800ee88:	3ff00000 	.word	0x3ff00000

0800ee8c <__d2b>:
 800ee8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ee90:	460f      	mov	r7, r1
 800ee92:	2101      	movs	r1, #1
 800ee94:	ec59 8b10 	vmov	r8, r9, d0
 800ee98:	4616      	mov	r6, r2
 800ee9a:	f7ff fc1b 	bl	800e6d4 <_Balloc>
 800ee9e:	4604      	mov	r4, r0
 800eea0:	b930      	cbnz	r0, 800eeb0 <__d2b+0x24>
 800eea2:	4602      	mov	r2, r0
 800eea4:	4b23      	ldr	r3, [pc, #140]	@ (800ef34 <__d2b+0xa8>)
 800eea6:	4824      	ldr	r0, [pc, #144]	@ (800ef38 <__d2b+0xac>)
 800eea8:	f240 310f 	movw	r1, #783	@ 0x30f
 800eeac:	f001 f938 	bl	8010120 <__assert_func>
 800eeb0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800eeb4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800eeb8:	b10d      	cbz	r5, 800eebe <__d2b+0x32>
 800eeba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eebe:	9301      	str	r3, [sp, #4]
 800eec0:	f1b8 0300 	subs.w	r3, r8, #0
 800eec4:	d023      	beq.n	800ef0e <__d2b+0x82>
 800eec6:	4668      	mov	r0, sp
 800eec8:	9300      	str	r3, [sp, #0]
 800eeca:	f7ff fd14 	bl	800e8f6 <__lo0bits>
 800eece:	e9dd 1200 	ldrd	r1, r2, [sp]
 800eed2:	b1d0      	cbz	r0, 800ef0a <__d2b+0x7e>
 800eed4:	f1c0 0320 	rsb	r3, r0, #32
 800eed8:	fa02 f303 	lsl.w	r3, r2, r3
 800eedc:	430b      	orrs	r3, r1
 800eede:	40c2      	lsrs	r2, r0
 800eee0:	6163      	str	r3, [r4, #20]
 800eee2:	9201      	str	r2, [sp, #4]
 800eee4:	9b01      	ldr	r3, [sp, #4]
 800eee6:	61a3      	str	r3, [r4, #24]
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	bf0c      	ite	eq
 800eeec:	2201      	moveq	r2, #1
 800eeee:	2202      	movne	r2, #2
 800eef0:	6122      	str	r2, [r4, #16]
 800eef2:	b1a5      	cbz	r5, 800ef1e <__d2b+0x92>
 800eef4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800eef8:	4405      	add	r5, r0
 800eefa:	603d      	str	r5, [r7, #0]
 800eefc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ef00:	6030      	str	r0, [r6, #0]
 800ef02:	4620      	mov	r0, r4
 800ef04:	b003      	add	sp, #12
 800ef06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ef0a:	6161      	str	r1, [r4, #20]
 800ef0c:	e7ea      	b.n	800eee4 <__d2b+0x58>
 800ef0e:	a801      	add	r0, sp, #4
 800ef10:	f7ff fcf1 	bl	800e8f6 <__lo0bits>
 800ef14:	9b01      	ldr	r3, [sp, #4]
 800ef16:	6163      	str	r3, [r4, #20]
 800ef18:	3020      	adds	r0, #32
 800ef1a:	2201      	movs	r2, #1
 800ef1c:	e7e8      	b.n	800eef0 <__d2b+0x64>
 800ef1e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ef22:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ef26:	6038      	str	r0, [r7, #0]
 800ef28:	6918      	ldr	r0, [r3, #16]
 800ef2a:	f7ff fcc5 	bl	800e8b8 <__hi0bits>
 800ef2e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ef32:	e7e5      	b.n	800ef00 <__d2b+0x74>
 800ef34:	080111b1 	.word	0x080111b1
 800ef38:	080111c2 	.word	0x080111c2

0800ef3c <__ratio>:
 800ef3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef40:	4688      	mov	r8, r1
 800ef42:	4669      	mov	r1, sp
 800ef44:	4681      	mov	r9, r0
 800ef46:	f7ff ff57 	bl	800edf8 <__b2d>
 800ef4a:	a901      	add	r1, sp, #4
 800ef4c:	4640      	mov	r0, r8
 800ef4e:	ec55 4b10 	vmov	r4, r5, d0
 800ef52:	f7ff ff51 	bl	800edf8 <__b2d>
 800ef56:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800ef5a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800ef5e:	1ad2      	subs	r2, r2, r3
 800ef60:	e9dd 3100 	ldrd	r3, r1, [sp]
 800ef64:	1a5b      	subs	r3, r3, r1
 800ef66:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800ef6a:	ec57 6b10 	vmov	r6, r7, d0
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	bfd6      	itet	le
 800ef72:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ef76:	462a      	movgt	r2, r5
 800ef78:	463a      	movle	r2, r7
 800ef7a:	46ab      	mov	fp, r5
 800ef7c:	46a2      	mov	sl, r4
 800ef7e:	bfce      	itee	gt
 800ef80:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800ef84:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800ef88:	ee00 3a90 	vmovle	s1, r3
 800ef8c:	ec4b ab17 	vmov	d7, sl, fp
 800ef90:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800ef94:	b003      	add	sp, #12
 800ef96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ef9a <__copybits>:
 800ef9a:	3901      	subs	r1, #1
 800ef9c:	b570      	push	{r4, r5, r6, lr}
 800ef9e:	1149      	asrs	r1, r1, #5
 800efa0:	6914      	ldr	r4, [r2, #16]
 800efa2:	3101      	adds	r1, #1
 800efa4:	f102 0314 	add.w	r3, r2, #20
 800efa8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800efac:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800efb0:	1f05      	subs	r5, r0, #4
 800efb2:	42a3      	cmp	r3, r4
 800efb4:	d30c      	bcc.n	800efd0 <__copybits+0x36>
 800efb6:	1aa3      	subs	r3, r4, r2
 800efb8:	3b11      	subs	r3, #17
 800efba:	f023 0303 	bic.w	r3, r3, #3
 800efbe:	3211      	adds	r2, #17
 800efc0:	42a2      	cmp	r2, r4
 800efc2:	bf88      	it	hi
 800efc4:	2300      	movhi	r3, #0
 800efc6:	4418      	add	r0, r3
 800efc8:	2300      	movs	r3, #0
 800efca:	4288      	cmp	r0, r1
 800efcc:	d305      	bcc.n	800efda <__copybits+0x40>
 800efce:	bd70      	pop	{r4, r5, r6, pc}
 800efd0:	f853 6b04 	ldr.w	r6, [r3], #4
 800efd4:	f845 6f04 	str.w	r6, [r5, #4]!
 800efd8:	e7eb      	b.n	800efb2 <__copybits+0x18>
 800efda:	f840 3b04 	str.w	r3, [r0], #4
 800efde:	e7f4      	b.n	800efca <__copybits+0x30>

0800efe0 <__any_on>:
 800efe0:	f100 0214 	add.w	r2, r0, #20
 800efe4:	6900      	ldr	r0, [r0, #16]
 800efe6:	114b      	asrs	r3, r1, #5
 800efe8:	4298      	cmp	r0, r3
 800efea:	b510      	push	{r4, lr}
 800efec:	db11      	blt.n	800f012 <__any_on+0x32>
 800efee:	dd0a      	ble.n	800f006 <__any_on+0x26>
 800eff0:	f011 011f 	ands.w	r1, r1, #31
 800eff4:	d007      	beq.n	800f006 <__any_on+0x26>
 800eff6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800effa:	fa24 f001 	lsr.w	r0, r4, r1
 800effe:	fa00 f101 	lsl.w	r1, r0, r1
 800f002:	428c      	cmp	r4, r1
 800f004:	d10b      	bne.n	800f01e <__any_on+0x3e>
 800f006:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f00a:	4293      	cmp	r3, r2
 800f00c:	d803      	bhi.n	800f016 <__any_on+0x36>
 800f00e:	2000      	movs	r0, #0
 800f010:	bd10      	pop	{r4, pc}
 800f012:	4603      	mov	r3, r0
 800f014:	e7f7      	b.n	800f006 <__any_on+0x26>
 800f016:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f01a:	2900      	cmp	r1, #0
 800f01c:	d0f5      	beq.n	800f00a <__any_on+0x2a>
 800f01e:	2001      	movs	r0, #1
 800f020:	e7f6      	b.n	800f010 <__any_on+0x30>

0800f022 <sulp>:
 800f022:	b570      	push	{r4, r5, r6, lr}
 800f024:	4604      	mov	r4, r0
 800f026:	460d      	mov	r5, r1
 800f028:	4616      	mov	r6, r2
 800f02a:	ec45 4b10 	vmov	d0, r4, r5
 800f02e:	f7ff febd 	bl	800edac <__ulp>
 800f032:	b17e      	cbz	r6, 800f054 <sulp+0x32>
 800f034:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f038:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	dd09      	ble.n	800f054 <sulp+0x32>
 800f040:	051b      	lsls	r3, r3, #20
 800f042:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800f046:	2000      	movs	r0, #0
 800f048:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800f04c:	ec41 0b17 	vmov	d7, r0, r1
 800f050:	ee20 0b07 	vmul.f64	d0, d0, d7
 800f054:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f058 <_strtod_l>:
 800f058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f05c:	ed2d 8b0a 	vpush	{d8-d12}
 800f060:	b097      	sub	sp, #92	@ 0x5c
 800f062:	4688      	mov	r8, r1
 800f064:	920e      	str	r2, [sp, #56]	@ 0x38
 800f066:	2200      	movs	r2, #0
 800f068:	9212      	str	r2, [sp, #72]	@ 0x48
 800f06a:	9005      	str	r0, [sp, #20]
 800f06c:	f04f 0a00 	mov.w	sl, #0
 800f070:	f04f 0b00 	mov.w	fp, #0
 800f074:	460a      	mov	r2, r1
 800f076:	9211      	str	r2, [sp, #68]	@ 0x44
 800f078:	7811      	ldrb	r1, [r2, #0]
 800f07a:	292b      	cmp	r1, #43	@ 0x2b
 800f07c:	d04c      	beq.n	800f118 <_strtod_l+0xc0>
 800f07e:	d839      	bhi.n	800f0f4 <_strtod_l+0x9c>
 800f080:	290d      	cmp	r1, #13
 800f082:	d833      	bhi.n	800f0ec <_strtod_l+0x94>
 800f084:	2908      	cmp	r1, #8
 800f086:	d833      	bhi.n	800f0f0 <_strtod_l+0x98>
 800f088:	2900      	cmp	r1, #0
 800f08a:	d03c      	beq.n	800f106 <_strtod_l+0xae>
 800f08c:	2200      	movs	r2, #0
 800f08e:	9208      	str	r2, [sp, #32]
 800f090:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800f092:	782a      	ldrb	r2, [r5, #0]
 800f094:	2a30      	cmp	r2, #48	@ 0x30
 800f096:	f040 80b7 	bne.w	800f208 <_strtod_l+0x1b0>
 800f09a:	786a      	ldrb	r2, [r5, #1]
 800f09c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f0a0:	2a58      	cmp	r2, #88	@ 0x58
 800f0a2:	d170      	bne.n	800f186 <_strtod_l+0x12e>
 800f0a4:	9302      	str	r3, [sp, #8]
 800f0a6:	9b08      	ldr	r3, [sp, #32]
 800f0a8:	9301      	str	r3, [sp, #4]
 800f0aa:	ab12      	add	r3, sp, #72	@ 0x48
 800f0ac:	9300      	str	r3, [sp, #0]
 800f0ae:	4a90      	ldr	r2, [pc, #576]	@ (800f2f0 <_strtod_l+0x298>)
 800f0b0:	9805      	ldr	r0, [sp, #20]
 800f0b2:	ab13      	add	r3, sp, #76	@ 0x4c
 800f0b4:	a911      	add	r1, sp, #68	@ 0x44
 800f0b6:	f001 f8cd 	bl	8010254 <__gethex>
 800f0ba:	f010 060f 	ands.w	r6, r0, #15
 800f0be:	4604      	mov	r4, r0
 800f0c0:	d005      	beq.n	800f0ce <_strtod_l+0x76>
 800f0c2:	2e06      	cmp	r6, #6
 800f0c4:	d12a      	bne.n	800f11c <_strtod_l+0xc4>
 800f0c6:	3501      	adds	r5, #1
 800f0c8:	2300      	movs	r3, #0
 800f0ca:	9511      	str	r5, [sp, #68]	@ 0x44
 800f0cc:	9308      	str	r3, [sp, #32]
 800f0ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	f040 8537 	bne.w	800fb44 <_strtod_l+0xaec>
 800f0d6:	9b08      	ldr	r3, [sp, #32]
 800f0d8:	ec4b ab10 	vmov	d0, sl, fp
 800f0dc:	b1cb      	cbz	r3, 800f112 <_strtod_l+0xba>
 800f0de:	eeb1 0b40 	vneg.f64	d0, d0
 800f0e2:	b017      	add	sp, #92	@ 0x5c
 800f0e4:	ecbd 8b0a 	vpop	{d8-d12}
 800f0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0ec:	2920      	cmp	r1, #32
 800f0ee:	d1cd      	bne.n	800f08c <_strtod_l+0x34>
 800f0f0:	3201      	adds	r2, #1
 800f0f2:	e7c0      	b.n	800f076 <_strtod_l+0x1e>
 800f0f4:	292d      	cmp	r1, #45	@ 0x2d
 800f0f6:	d1c9      	bne.n	800f08c <_strtod_l+0x34>
 800f0f8:	2101      	movs	r1, #1
 800f0fa:	9108      	str	r1, [sp, #32]
 800f0fc:	1c51      	adds	r1, r2, #1
 800f0fe:	9111      	str	r1, [sp, #68]	@ 0x44
 800f100:	7852      	ldrb	r2, [r2, #1]
 800f102:	2a00      	cmp	r2, #0
 800f104:	d1c4      	bne.n	800f090 <_strtod_l+0x38>
 800f106:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f108:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	f040 8517 	bne.w	800fb40 <_strtod_l+0xae8>
 800f112:	ec4b ab10 	vmov	d0, sl, fp
 800f116:	e7e4      	b.n	800f0e2 <_strtod_l+0x8a>
 800f118:	2100      	movs	r1, #0
 800f11a:	e7ee      	b.n	800f0fa <_strtod_l+0xa2>
 800f11c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f11e:	b13a      	cbz	r2, 800f130 <_strtod_l+0xd8>
 800f120:	2135      	movs	r1, #53	@ 0x35
 800f122:	a814      	add	r0, sp, #80	@ 0x50
 800f124:	f7ff ff39 	bl	800ef9a <__copybits>
 800f128:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f12a:	9805      	ldr	r0, [sp, #20]
 800f12c:	f7ff fb12 	bl	800e754 <_Bfree>
 800f130:	1e73      	subs	r3, r6, #1
 800f132:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800f134:	2b04      	cmp	r3, #4
 800f136:	d806      	bhi.n	800f146 <_strtod_l+0xee>
 800f138:	e8df f003 	tbb	[pc, r3]
 800f13c:	201d0314 	.word	0x201d0314
 800f140:	14          	.byte	0x14
 800f141:	00          	.byte	0x00
 800f142:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800f146:	05e3      	lsls	r3, r4, #23
 800f148:	bf48      	it	mi
 800f14a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800f14e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f152:	0d1b      	lsrs	r3, r3, #20
 800f154:	051b      	lsls	r3, r3, #20
 800f156:	2b00      	cmp	r3, #0
 800f158:	d1b9      	bne.n	800f0ce <_strtod_l+0x76>
 800f15a:	f7fe fb93 	bl	800d884 <__errno>
 800f15e:	2322      	movs	r3, #34	@ 0x22
 800f160:	6003      	str	r3, [r0, #0]
 800f162:	e7b4      	b.n	800f0ce <_strtod_l+0x76>
 800f164:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800f168:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f16c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800f170:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f174:	e7e7      	b.n	800f146 <_strtod_l+0xee>
 800f176:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800f2f8 <_strtod_l+0x2a0>
 800f17a:	e7e4      	b.n	800f146 <_strtod_l+0xee>
 800f17c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800f180:	f04f 3aff 	mov.w	sl, #4294967295
 800f184:	e7df      	b.n	800f146 <_strtod_l+0xee>
 800f186:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f188:	1c5a      	adds	r2, r3, #1
 800f18a:	9211      	str	r2, [sp, #68]	@ 0x44
 800f18c:	785b      	ldrb	r3, [r3, #1]
 800f18e:	2b30      	cmp	r3, #48	@ 0x30
 800f190:	d0f9      	beq.n	800f186 <_strtod_l+0x12e>
 800f192:	2b00      	cmp	r3, #0
 800f194:	d09b      	beq.n	800f0ce <_strtod_l+0x76>
 800f196:	2301      	movs	r3, #1
 800f198:	9307      	str	r3, [sp, #28]
 800f19a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f19c:	930a      	str	r3, [sp, #40]	@ 0x28
 800f19e:	2300      	movs	r3, #0
 800f1a0:	9306      	str	r3, [sp, #24]
 800f1a2:	4699      	mov	r9, r3
 800f1a4:	461d      	mov	r5, r3
 800f1a6:	220a      	movs	r2, #10
 800f1a8:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800f1aa:	7804      	ldrb	r4, [r0, #0]
 800f1ac:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800f1b0:	b2d9      	uxtb	r1, r3
 800f1b2:	2909      	cmp	r1, #9
 800f1b4:	d92a      	bls.n	800f20c <_strtod_l+0x1b4>
 800f1b6:	494f      	ldr	r1, [pc, #316]	@ (800f2f4 <_strtod_l+0x29c>)
 800f1b8:	2201      	movs	r2, #1
 800f1ba:	f000 ff87 	bl	80100cc <strncmp>
 800f1be:	b398      	cbz	r0, 800f228 <_strtod_l+0x1d0>
 800f1c0:	2000      	movs	r0, #0
 800f1c2:	4622      	mov	r2, r4
 800f1c4:	462b      	mov	r3, r5
 800f1c6:	4607      	mov	r7, r0
 800f1c8:	4601      	mov	r1, r0
 800f1ca:	2a65      	cmp	r2, #101	@ 0x65
 800f1cc:	d001      	beq.n	800f1d2 <_strtod_l+0x17a>
 800f1ce:	2a45      	cmp	r2, #69	@ 0x45
 800f1d0:	d118      	bne.n	800f204 <_strtod_l+0x1ac>
 800f1d2:	b91b      	cbnz	r3, 800f1dc <_strtod_l+0x184>
 800f1d4:	9b07      	ldr	r3, [sp, #28]
 800f1d6:	4303      	orrs	r3, r0
 800f1d8:	d095      	beq.n	800f106 <_strtod_l+0xae>
 800f1da:	2300      	movs	r3, #0
 800f1dc:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800f1e0:	f108 0201 	add.w	r2, r8, #1
 800f1e4:	9211      	str	r2, [sp, #68]	@ 0x44
 800f1e6:	f898 2001 	ldrb.w	r2, [r8, #1]
 800f1ea:	2a2b      	cmp	r2, #43	@ 0x2b
 800f1ec:	d074      	beq.n	800f2d8 <_strtod_l+0x280>
 800f1ee:	2a2d      	cmp	r2, #45	@ 0x2d
 800f1f0:	d07a      	beq.n	800f2e8 <_strtod_l+0x290>
 800f1f2:	f04f 0e00 	mov.w	lr, #0
 800f1f6:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800f1fa:	2c09      	cmp	r4, #9
 800f1fc:	f240 8082 	bls.w	800f304 <_strtod_l+0x2ac>
 800f200:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800f204:	2400      	movs	r4, #0
 800f206:	e09d      	b.n	800f344 <_strtod_l+0x2ec>
 800f208:	2300      	movs	r3, #0
 800f20a:	e7c5      	b.n	800f198 <_strtod_l+0x140>
 800f20c:	2d08      	cmp	r5, #8
 800f20e:	bfc8      	it	gt
 800f210:	9906      	ldrgt	r1, [sp, #24]
 800f212:	f100 0001 	add.w	r0, r0, #1
 800f216:	bfca      	itet	gt
 800f218:	fb02 3301 	mlagt	r3, r2, r1, r3
 800f21c:	fb02 3909 	mlale	r9, r2, r9, r3
 800f220:	9306      	strgt	r3, [sp, #24]
 800f222:	3501      	adds	r5, #1
 800f224:	9011      	str	r0, [sp, #68]	@ 0x44
 800f226:	e7bf      	b.n	800f1a8 <_strtod_l+0x150>
 800f228:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f22a:	1c5a      	adds	r2, r3, #1
 800f22c:	9211      	str	r2, [sp, #68]	@ 0x44
 800f22e:	785a      	ldrb	r2, [r3, #1]
 800f230:	b3bd      	cbz	r5, 800f2a2 <_strtod_l+0x24a>
 800f232:	4607      	mov	r7, r0
 800f234:	462b      	mov	r3, r5
 800f236:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800f23a:	2909      	cmp	r1, #9
 800f23c:	d912      	bls.n	800f264 <_strtod_l+0x20c>
 800f23e:	2101      	movs	r1, #1
 800f240:	e7c3      	b.n	800f1ca <_strtod_l+0x172>
 800f242:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f244:	1c5a      	adds	r2, r3, #1
 800f246:	9211      	str	r2, [sp, #68]	@ 0x44
 800f248:	785a      	ldrb	r2, [r3, #1]
 800f24a:	3001      	adds	r0, #1
 800f24c:	2a30      	cmp	r2, #48	@ 0x30
 800f24e:	d0f8      	beq.n	800f242 <_strtod_l+0x1ea>
 800f250:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800f254:	2b08      	cmp	r3, #8
 800f256:	f200 847a 	bhi.w	800fb4e <_strtod_l+0xaf6>
 800f25a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f25c:	930a      	str	r3, [sp, #40]	@ 0x28
 800f25e:	4607      	mov	r7, r0
 800f260:	2000      	movs	r0, #0
 800f262:	4603      	mov	r3, r0
 800f264:	3a30      	subs	r2, #48	@ 0x30
 800f266:	f100 0101 	add.w	r1, r0, #1
 800f26a:	d014      	beq.n	800f296 <_strtod_l+0x23e>
 800f26c:	440f      	add	r7, r1
 800f26e:	469c      	mov	ip, r3
 800f270:	f04f 0e0a 	mov.w	lr, #10
 800f274:	f10c 0401 	add.w	r4, ip, #1
 800f278:	1ae6      	subs	r6, r4, r3
 800f27a:	42b1      	cmp	r1, r6
 800f27c:	dc13      	bgt.n	800f2a6 <_strtod_l+0x24e>
 800f27e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800f282:	1819      	adds	r1, r3, r0
 800f284:	2908      	cmp	r1, #8
 800f286:	f103 0301 	add.w	r3, r3, #1
 800f28a:	4403      	add	r3, r0
 800f28c:	dc19      	bgt.n	800f2c2 <_strtod_l+0x26a>
 800f28e:	210a      	movs	r1, #10
 800f290:	fb01 2909 	mla	r9, r1, r9, r2
 800f294:	2100      	movs	r1, #0
 800f296:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f298:	1c50      	adds	r0, r2, #1
 800f29a:	9011      	str	r0, [sp, #68]	@ 0x44
 800f29c:	7852      	ldrb	r2, [r2, #1]
 800f29e:	4608      	mov	r0, r1
 800f2a0:	e7c9      	b.n	800f236 <_strtod_l+0x1de>
 800f2a2:	4628      	mov	r0, r5
 800f2a4:	e7d2      	b.n	800f24c <_strtod_l+0x1f4>
 800f2a6:	f1bc 0f08 	cmp.w	ip, #8
 800f2aa:	dc03      	bgt.n	800f2b4 <_strtod_l+0x25c>
 800f2ac:	fb0e f909 	mul.w	r9, lr, r9
 800f2b0:	46a4      	mov	ip, r4
 800f2b2:	e7df      	b.n	800f274 <_strtod_l+0x21c>
 800f2b4:	2c10      	cmp	r4, #16
 800f2b6:	bfde      	ittt	le
 800f2b8:	9e06      	ldrle	r6, [sp, #24]
 800f2ba:	fb0e f606 	mulle.w	r6, lr, r6
 800f2be:	9606      	strle	r6, [sp, #24]
 800f2c0:	e7f6      	b.n	800f2b0 <_strtod_l+0x258>
 800f2c2:	290f      	cmp	r1, #15
 800f2c4:	bfdf      	itttt	le
 800f2c6:	9806      	ldrle	r0, [sp, #24]
 800f2c8:	210a      	movle	r1, #10
 800f2ca:	fb01 2200 	mlale	r2, r1, r0, r2
 800f2ce:	9206      	strle	r2, [sp, #24]
 800f2d0:	e7e0      	b.n	800f294 <_strtod_l+0x23c>
 800f2d2:	2700      	movs	r7, #0
 800f2d4:	2101      	movs	r1, #1
 800f2d6:	e77d      	b.n	800f1d4 <_strtod_l+0x17c>
 800f2d8:	f04f 0e00 	mov.w	lr, #0
 800f2dc:	f108 0202 	add.w	r2, r8, #2
 800f2e0:	9211      	str	r2, [sp, #68]	@ 0x44
 800f2e2:	f898 2002 	ldrb.w	r2, [r8, #2]
 800f2e6:	e786      	b.n	800f1f6 <_strtod_l+0x19e>
 800f2e8:	f04f 0e01 	mov.w	lr, #1
 800f2ec:	e7f6      	b.n	800f2dc <_strtod_l+0x284>
 800f2ee:	bf00      	nop
 800f2f0:	080113e4 	.word	0x080113e4
 800f2f4:	0801121b 	.word	0x0801121b
 800f2f8:	7ff00000 	.word	0x7ff00000
 800f2fc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f2fe:	1c54      	adds	r4, r2, #1
 800f300:	9411      	str	r4, [sp, #68]	@ 0x44
 800f302:	7852      	ldrb	r2, [r2, #1]
 800f304:	2a30      	cmp	r2, #48	@ 0x30
 800f306:	d0f9      	beq.n	800f2fc <_strtod_l+0x2a4>
 800f308:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800f30c:	2c08      	cmp	r4, #8
 800f30e:	f63f af79 	bhi.w	800f204 <_strtod_l+0x1ac>
 800f312:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800f316:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f318:	9209      	str	r2, [sp, #36]	@ 0x24
 800f31a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f31c:	1c54      	adds	r4, r2, #1
 800f31e:	9411      	str	r4, [sp, #68]	@ 0x44
 800f320:	7852      	ldrb	r2, [r2, #1]
 800f322:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800f326:	2e09      	cmp	r6, #9
 800f328:	d937      	bls.n	800f39a <_strtod_l+0x342>
 800f32a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800f32c:	1ba4      	subs	r4, r4, r6
 800f32e:	2c08      	cmp	r4, #8
 800f330:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800f334:	dc02      	bgt.n	800f33c <_strtod_l+0x2e4>
 800f336:	4564      	cmp	r4, ip
 800f338:	bfa8      	it	ge
 800f33a:	4664      	movge	r4, ip
 800f33c:	f1be 0f00 	cmp.w	lr, #0
 800f340:	d000      	beq.n	800f344 <_strtod_l+0x2ec>
 800f342:	4264      	negs	r4, r4
 800f344:	2b00      	cmp	r3, #0
 800f346:	d14d      	bne.n	800f3e4 <_strtod_l+0x38c>
 800f348:	9b07      	ldr	r3, [sp, #28]
 800f34a:	4318      	orrs	r0, r3
 800f34c:	f47f aebf 	bne.w	800f0ce <_strtod_l+0x76>
 800f350:	2900      	cmp	r1, #0
 800f352:	f47f aed8 	bne.w	800f106 <_strtod_l+0xae>
 800f356:	2a69      	cmp	r2, #105	@ 0x69
 800f358:	d027      	beq.n	800f3aa <_strtod_l+0x352>
 800f35a:	dc24      	bgt.n	800f3a6 <_strtod_l+0x34e>
 800f35c:	2a49      	cmp	r2, #73	@ 0x49
 800f35e:	d024      	beq.n	800f3aa <_strtod_l+0x352>
 800f360:	2a4e      	cmp	r2, #78	@ 0x4e
 800f362:	f47f aed0 	bne.w	800f106 <_strtod_l+0xae>
 800f366:	4997      	ldr	r1, [pc, #604]	@ (800f5c4 <_strtod_l+0x56c>)
 800f368:	a811      	add	r0, sp, #68	@ 0x44
 800f36a:	f001 f995 	bl	8010698 <__match>
 800f36e:	2800      	cmp	r0, #0
 800f370:	f43f aec9 	beq.w	800f106 <_strtod_l+0xae>
 800f374:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f376:	781b      	ldrb	r3, [r3, #0]
 800f378:	2b28      	cmp	r3, #40	@ 0x28
 800f37a:	d12d      	bne.n	800f3d8 <_strtod_l+0x380>
 800f37c:	4992      	ldr	r1, [pc, #584]	@ (800f5c8 <_strtod_l+0x570>)
 800f37e:	aa14      	add	r2, sp, #80	@ 0x50
 800f380:	a811      	add	r0, sp, #68	@ 0x44
 800f382:	f001 f99d 	bl	80106c0 <__hexnan>
 800f386:	2805      	cmp	r0, #5
 800f388:	d126      	bne.n	800f3d8 <_strtod_l+0x380>
 800f38a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f38c:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800f390:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800f394:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800f398:	e699      	b.n	800f0ce <_strtod_l+0x76>
 800f39a:	240a      	movs	r4, #10
 800f39c:	fb04 2c0c 	mla	ip, r4, ip, r2
 800f3a0:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800f3a4:	e7b9      	b.n	800f31a <_strtod_l+0x2c2>
 800f3a6:	2a6e      	cmp	r2, #110	@ 0x6e
 800f3a8:	e7db      	b.n	800f362 <_strtod_l+0x30a>
 800f3aa:	4988      	ldr	r1, [pc, #544]	@ (800f5cc <_strtod_l+0x574>)
 800f3ac:	a811      	add	r0, sp, #68	@ 0x44
 800f3ae:	f001 f973 	bl	8010698 <__match>
 800f3b2:	2800      	cmp	r0, #0
 800f3b4:	f43f aea7 	beq.w	800f106 <_strtod_l+0xae>
 800f3b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f3ba:	4985      	ldr	r1, [pc, #532]	@ (800f5d0 <_strtod_l+0x578>)
 800f3bc:	3b01      	subs	r3, #1
 800f3be:	a811      	add	r0, sp, #68	@ 0x44
 800f3c0:	9311      	str	r3, [sp, #68]	@ 0x44
 800f3c2:	f001 f969 	bl	8010698 <__match>
 800f3c6:	b910      	cbnz	r0, 800f3ce <_strtod_l+0x376>
 800f3c8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f3ca:	3301      	adds	r3, #1
 800f3cc:	9311      	str	r3, [sp, #68]	@ 0x44
 800f3ce:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800f5e4 <_strtod_l+0x58c>
 800f3d2:	f04f 0a00 	mov.w	sl, #0
 800f3d6:	e67a      	b.n	800f0ce <_strtod_l+0x76>
 800f3d8:	487e      	ldr	r0, [pc, #504]	@ (800f5d4 <_strtod_l+0x57c>)
 800f3da:	f000 fe99 	bl	8010110 <nan>
 800f3de:	ec5b ab10 	vmov	sl, fp, d0
 800f3e2:	e674      	b.n	800f0ce <_strtod_l+0x76>
 800f3e4:	ee07 9a90 	vmov	s15, r9
 800f3e8:	1be2      	subs	r2, r4, r7
 800f3ea:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800f3ee:	2d00      	cmp	r5, #0
 800f3f0:	bf08      	it	eq
 800f3f2:	461d      	moveq	r5, r3
 800f3f4:	2b10      	cmp	r3, #16
 800f3f6:	9209      	str	r2, [sp, #36]	@ 0x24
 800f3f8:	461a      	mov	r2, r3
 800f3fa:	bfa8      	it	ge
 800f3fc:	2210      	movge	r2, #16
 800f3fe:	2b09      	cmp	r3, #9
 800f400:	ec5b ab17 	vmov	sl, fp, d7
 800f404:	dc15      	bgt.n	800f432 <_strtod_l+0x3da>
 800f406:	1be1      	subs	r1, r4, r7
 800f408:	2900      	cmp	r1, #0
 800f40a:	f43f ae60 	beq.w	800f0ce <_strtod_l+0x76>
 800f40e:	eba4 0107 	sub.w	r1, r4, r7
 800f412:	dd72      	ble.n	800f4fa <_strtod_l+0x4a2>
 800f414:	2916      	cmp	r1, #22
 800f416:	dc59      	bgt.n	800f4cc <_strtod_l+0x474>
 800f418:	4b6f      	ldr	r3, [pc, #444]	@ (800f5d8 <_strtod_l+0x580>)
 800f41a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f41c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f420:	ed93 7b00 	vldr	d7, [r3]
 800f424:	ec4b ab16 	vmov	d6, sl, fp
 800f428:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f42c:	ec5b ab17 	vmov	sl, fp, d7
 800f430:	e64d      	b.n	800f0ce <_strtod_l+0x76>
 800f432:	4969      	ldr	r1, [pc, #420]	@ (800f5d8 <_strtod_l+0x580>)
 800f434:	eddd 6a06 	vldr	s13, [sp, #24]
 800f438:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800f43c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800f440:	2b0f      	cmp	r3, #15
 800f442:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800f446:	eea7 6b05 	vfma.f64	d6, d7, d5
 800f44a:	ec5b ab16 	vmov	sl, fp, d6
 800f44e:	ddda      	ble.n	800f406 <_strtod_l+0x3ae>
 800f450:	1a9a      	subs	r2, r3, r2
 800f452:	1be1      	subs	r1, r4, r7
 800f454:	440a      	add	r2, r1
 800f456:	2a00      	cmp	r2, #0
 800f458:	f340 8094 	ble.w	800f584 <_strtod_l+0x52c>
 800f45c:	f012 000f 	ands.w	r0, r2, #15
 800f460:	d00a      	beq.n	800f478 <_strtod_l+0x420>
 800f462:	495d      	ldr	r1, [pc, #372]	@ (800f5d8 <_strtod_l+0x580>)
 800f464:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800f468:	ed91 7b00 	vldr	d7, [r1]
 800f46c:	ec4b ab16 	vmov	d6, sl, fp
 800f470:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f474:	ec5b ab17 	vmov	sl, fp, d7
 800f478:	f032 020f 	bics.w	r2, r2, #15
 800f47c:	d073      	beq.n	800f566 <_strtod_l+0x50e>
 800f47e:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800f482:	dd47      	ble.n	800f514 <_strtod_l+0x4bc>
 800f484:	2400      	movs	r4, #0
 800f486:	4625      	mov	r5, r4
 800f488:	9407      	str	r4, [sp, #28]
 800f48a:	4626      	mov	r6, r4
 800f48c:	9a05      	ldr	r2, [sp, #20]
 800f48e:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800f5e4 <_strtod_l+0x58c>
 800f492:	2322      	movs	r3, #34	@ 0x22
 800f494:	6013      	str	r3, [r2, #0]
 800f496:	f04f 0a00 	mov.w	sl, #0
 800f49a:	9b07      	ldr	r3, [sp, #28]
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	f43f ae16 	beq.w	800f0ce <_strtod_l+0x76>
 800f4a2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f4a4:	9805      	ldr	r0, [sp, #20]
 800f4a6:	f7ff f955 	bl	800e754 <_Bfree>
 800f4aa:	9805      	ldr	r0, [sp, #20]
 800f4ac:	4631      	mov	r1, r6
 800f4ae:	f7ff f951 	bl	800e754 <_Bfree>
 800f4b2:	9805      	ldr	r0, [sp, #20]
 800f4b4:	4629      	mov	r1, r5
 800f4b6:	f7ff f94d 	bl	800e754 <_Bfree>
 800f4ba:	9907      	ldr	r1, [sp, #28]
 800f4bc:	9805      	ldr	r0, [sp, #20]
 800f4be:	f7ff f949 	bl	800e754 <_Bfree>
 800f4c2:	9805      	ldr	r0, [sp, #20]
 800f4c4:	4621      	mov	r1, r4
 800f4c6:	f7ff f945 	bl	800e754 <_Bfree>
 800f4ca:	e600      	b.n	800f0ce <_strtod_l+0x76>
 800f4cc:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800f4d0:	1be0      	subs	r0, r4, r7
 800f4d2:	4281      	cmp	r1, r0
 800f4d4:	dbbc      	blt.n	800f450 <_strtod_l+0x3f8>
 800f4d6:	4a40      	ldr	r2, [pc, #256]	@ (800f5d8 <_strtod_l+0x580>)
 800f4d8:	f1c3 030f 	rsb	r3, r3, #15
 800f4dc:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800f4e0:	ed91 7b00 	vldr	d7, [r1]
 800f4e4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f4e6:	ec4b ab16 	vmov	d6, sl, fp
 800f4ea:	1acb      	subs	r3, r1, r3
 800f4ec:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800f4f0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f4f4:	ed92 6b00 	vldr	d6, [r2]
 800f4f8:	e796      	b.n	800f428 <_strtod_l+0x3d0>
 800f4fa:	3116      	adds	r1, #22
 800f4fc:	dba8      	blt.n	800f450 <_strtod_l+0x3f8>
 800f4fe:	4b36      	ldr	r3, [pc, #216]	@ (800f5d8 <_strtod_l+0x580>)
 800f500:	1b3c      	subs	r4, r7, r4
 800f502:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800f506:	ed94 7b00 	vldr	d7, [r4]
 800f50a:	ec4b ab16 	vmov	d6, sl, fp
 800f50e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800f512:	e78b      	b.n	800f42c <_strtod_l+0x3d4>
 800f514:	2000      	movs	r0, #0
 800f516:	ec4b ab17 	vmov	d7, sl, fp
 800f51a:	4e30      	ldr	r6, [pc, #192]	@ (800f5dc <_strtod_l+0x584>)
 800f51c:	1112      	asrs	r2, r2, #4
 800f51e:	4601      	mov	r1, r0
 800f520:	2a01      	cmp	r2, #1
 800f522:	dc23      	bgt.n	800f56c <_strtod_l+0x514>
 800f524:	b108      	cbz	r0, 800f52a <_strtod_l+0x4d2>
 800f526:	ec5b ab17 	vmov	sl, fp, d7
 800f52a:	4a2c      	ldr	r2, [pc, #176]	@ (800f5dc <_strtod_l+0x584>)
 800f52c:	482c      	ldr	r0, [pc, #176]	@ (800f5e0 <_strtod_l+0x588>)
 800f52e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800f532:	ed92 7b00 	vldr	d7, [r2]
 800f536:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f53a:	ec4b ab16 	vmov	d6, sl, fp
 800f53e:	4a29      	ldr	r2, [pc, #164]	@ (800f5e4 <_strtod_l+0x58c>)
 800f540:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f544:	ee17 1a90 	vmov	r1, s15
 800f548:	400a      	ands	r2, r1
 800f54a:	4282      	cmp	r2, r0
 800f54c:	ec5b ab17 	vmov	sl, fp, d7
 800f550:	d898      	bhi.n	800f484 <_strtod_l+0x42c>
 800f552:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800f556:	4282      	cmp	r2, r0
 800f558:	bf86      	itte	hi
 800f55a:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800f5e8 <_strtod_l+0x590>
 800f55e:	f04f 3aff 	movhi.w	sl, #4294967295
 800f562:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800f566:	2200      	movs	r2, #0
 800f568:	9206      	str	r2, [sp, #24]
 800f56a:	e076      	b.n	800f65a <_strtod_l+0x602>
 800f56c:	f012 0f01 	tst.w	r2, #1
 800f570:	d004      	beq.n	800f57c <_strtod_l+0x524>
 800f572:	ed96 6b00 	vldr	d6, [r6]
 800f576:	2001      	movs	r0, #1
 800f578:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f57c:	3101      	adds	r1, #1
 800f57e:	1052      	asrs	r2, r2, #1
 800f580:	3608      	adds	r6, #8
 800f582:	e7cd      	b.n	800f520 <_strtod_l+0x4c8>
 800f584:	d0ef      	beq.n	800f566 <_strtod_l+0x50e>
 800f586:	4252      	negs	r2, r2
 800f588:	f012 000f 	ands.w	r0, r2, #15
 800f58c:	d00a      	beq.n	800f5a4 <_strtod_l+0x54c>
 800f58e:	4912      	ldr	r1, [pc, #72]	@ (800f5d8 <_strtod_l+0x580>)
 800f590:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800f594:	ed91 7b00 	vldr	d7, [r1]
 800f598:	ec4b ab16 	vmov	d6, sl, fp
 800f59c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800f5a0:	ec5b ab17 	vmov	sl, fp, d7
 800f5a4:	1112      	asrs	r2, r2, #4
 800f5a6:	d0de      	beq.n	800f566 <_strtod_l+0x50e>
 800f5a8:	2a1f      	cmp	r2, #31
 800f5aa:	dd1f      	ble.n	800f5ec <_strtod_l+0x594>
 800f5ac:	2400      	movs	r4, #0
 800f5ae:	4625      	mov	r5, r4
 800f5b0:	9407      	str	r4, [sp, #28]
 800f5b2:	4626      	mov	r6, r4
 800f5b4:	9a05      	ldr	r2, [sp, #20]
 800f5b6:	2322      	movs	r3, #34	@ 0x22
 800f5b8:	f04f 0a00 	mov.w	sl, #0
 800f5bc:	f04f 0b00 	mov.w	fp, #0
 800f5c0:	6013      	str	r3, [r2, #0]
 800f5c2:	e76a      	b.n	800f49a <_strtod_l+0x442>
 800f5c4:	08011109 	.word	0x08011109
 800f5c8:	080113d0 	.word	0x080113d0
 800f5cc:	08011101 	.word	0x08011101
 800f5d0:	08011138 	.word	0x08011138
 800f5d4:	08011271 	.word	0x08011271
 800f5d8:	08011308 	.word	0x08011308
 800f5dc:	080112e0 	.word	0x080112e0
 800f5e0:	7ca00000 	.word	0x7ca00000
 800f5e4:	7ff00000 	.word	0x7ff00000
 800f5e8:	7fefffff 	.word	0x7fefffff
 800f5ec:	f012 0110 	ands.w	r1, r2, #16
 800f5f0:	bf18      	it	ne
 800f5f2:	216a      	movne	r1, #106	@ 0x6a
 800f5f4:	9106      	str	r1, [sp, #24]
 800f5f6:	ec4b ab17 	vmov	d7, sl, fp
 800f5fa:	49af      	ldr	r1, [pc, #700]	@ (800f8b8 <_strtod_l+0x860>)
 800f5fc:	2000      	movs	r0, #0
 800f5fe:	07d6      	lsls	r6, r2, #31
 800f600:	d504      	bpl.n	800f60c <_strtod_l+0x5b4>
 800f602:	ed91 6b00 	vldr	d6, [r1]
 800f606:	2001      	movs	r0, #1
 800f608:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f60c:	1052      	asrs	r2, r2, #1
 800f60e:	f101 0108 	add.w	r1, r1, #8
 800f612:	d1f4      	bne.n	800f5fe <_strtod_l+0x5a6>
 800f614:	b108      	cbz	r0, 800f61a <_strtod_l+0x5c2>
 800f616:	ec5b ab17 	vmov	sl, fp, d7
 800f61a:	9a06      	ldr	r2, [sp, #24]
 800f61c:	b1b2      	cbz	r2, 800f64c <_strtod_l+0x5f4>
 800f61e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800f622:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800f626:	2a00      	cmp	r2, #0
 800f628:	4658      	mov	r0, fp
 800f62a:	dd0f      	ble.n	800f64c <_strtod_l+0x5f4>
 800f62c:	2a1f      	cmp	r2, #31
 800f62e:	dd55      	ble.n	800f6dc <_strtod_l+0x684>
 800f630:	2a34      	cmp	r2, #52	@ 0x34
 800f632:	bfde      	ittt	le
 800f634:	f04f 32ff 	movle.w	r2, #4294967295
 800f638:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800f63c:	408a      	lslle	r2, r1
 800f63e:	f04f 0a00 	mov.w	sl, #0
 800f642:	bfcc      	ite	gt
 800f644:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f648:	ea02 0b00 	andle.w	fp, r2, r0
 800f64c:	ec4b ab17 	vmov	d7, sl, fp
 800f650:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f658:	d0a8      	beq.n	800f5ac <_strtod_l+0x554>
 800f65a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f65c:	9805      	ldr	r0, [sp, #20]
 800f65e:	f8cd 9000 	str.w	r9, [sp]
 800f662:	462a      	mov	r2, r5
 800f664:	f7ff f8de 	bl	800e824 <__s2b>
 800f668:	9007      	str	r0, [sp, #28]
 800f66a:	2800      	cmp	r0, #0
 800f66c:	f43f af0a 	beq.w	800f484 <_strtod_l+0x42c>
 800f670:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f672:	1b3f      	subs	r7, r7, r4
 800f674:	2b00      	cmp	r3, #0
 800f676:	bfb4      	ite	lt
 800f678:	463b      	movlt	r3, r7
 800f67a:	2300      	movge	r3, #0
 800f67c:	930a      	str	r3, [sp, #40]	@ 0x28
 800f67e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f680:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800f8a8 <_strtod_l+0x850>
 800f684:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f688:	2400      	movs	r4, #0
 800f68a:	930d      	str	r3, [sp, #52]	@ 0x34
 800f68c:	4625      	mov	r5, r4
 800f68e:	9b07      	ldr	r3, [sp, #28]
 800f690:	9805      	ldr	r0, [sp, #20]
 800f692:	6859      	ldr	r1, [r3, #4]
 800f694:	f7ff f81e 	bl	800e6d4 <_Balloc>
 800f698:	4606      	mov	r6, r0
 800f69a:	2800      	cmp	r0, #0
 800f69c:	f43f aef6 	beq.w	800f48c <_strtod_l+0x434>
 800f6a0:	9b07      	ldr	r3, [sp, #28]
 800f6a2:	691a      	ldr	r2, [r3, #16]
 800f6a4:	ec4b ab19 	vmov	d9, sl, fp
 800f6a8:	3202      	adds	r2, #2
 800f6aa:	f103 010c 	add.w	r1, r3, #12
 800f6ae:	0092      	lsls	r2, r2, #2
 800f6b0:	300c      	adds	r0, #12
 800f6b2:	f7fe f914 	bl	800d8de <memcpy>
 800f6b6:	eeb0 0b49 	vmov.f64	d0, d9
 800f6ba:	9805      	ldr	r0, [sp, #20]
 800f6bc:	aa14      	add	r2, sp, #80	@ 0x50
 800f6be:	a913      	add	r1, sp, #76	@ 0x4c
 800f6c0:	f7ff fbe4 	bl	800ee8c <__d2b>
 800f6c4:	9012      	str	r0, [sp, #72]	@ 0x48
 800f6c6:	2800      	cmp	r0, #0
 800f6c8:	f43f aee0 	beq.w	800f48c <_strtod_l+0x434>
 800f6cc:	9805      	ldr	r0, [sp, #20]
 800f6ce:	2101      	movs	r1, #1
 800f6d0:	f7ff f93e 	bl	800e950 <__i2b>
 800f6d4:	4605      	mov	r5, r0
 800f6d6:	b940      	cbnz	r0, 800f6ea <_strtod_l+0x692>
 800f6d8:	2500      	movs	r5, #0
 800f6da:	e6d7      	b.n	800f48c <_strtod_l+0x434>
 800f6dc:	f04f 31ff 	mov.w	r1, #4294967295
 800f6e0:	fa01 f202 	lsl.w	r2, r1, r2
 800f6e4:	ea02 0a0a 	and.w	sl, r2, sl
 800f6e8:	e7b0      	b.n	800f64c <_strtod_l+0x5f4>
 800f6ea:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800f6ec:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800f6ee:	2f00      	cmp	r7, #0
 800f6f0:	bfab      	itete	ge
 800f6f2:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800f6f4:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800f6f6:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800f6fa:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800f6fe:	bfac      	ite	ge
 800f700:	eb07 0903 	addge.w	r9, r7, r3
 800f704:	eba3 0807 	sublt.w	r8, r3, r7
 800f708:	9b06      	ldr	r3, [sp, #24]
 800f70a:	1aff      	subs	r7, r7, r3
 800f70c:	4417      	add	r7, r2
 800f70e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800f712:	4a6a      	ldr	r2, [pc, #424]	@ (800f8bc <_strtod_l+0x864>)
 800f714:	3f01      	subs	r7, #1
 800f716:	4297      	cmp	r7, r2
 800f718:	da51      	bge.n	800f7be <_strtod_l+0x766>
 800f71a:	1bd1      	subs	r1, r2, r7
 800f71c:	291f      	cmp	r1, #31
 800f71e:	eba3 0301 	sub.w	r3, r3, r1
 800f722:	f04f 0201 	mov.w	r2, #1
 800f726:	dc3e      	bgt.n	800f7a6 <_strtod_l+0x74e>
 800f728:	408a      	lsls	r2, r1
 800f72a:	920c      	str	r2, [sp, #48]	@ 0x30
 800f72c:	2200      	movs	r2, #0
 800f72e:	920b      	str	r2, [sp, #44]	@ 0x2c
 800f730:	eb09 0703 	add.w	r7, r9, r3
 800f734:	4498      	add	r8, r3
 800f736:	9b06      	ldr	r3, [sp, #24]
 800f738:	45b9      	cmp	r9, r7
 800f73a:	4498      	add	r8, r3
 800f73c:	464b      	mov	r3, r9
 800f73e:	bfa8      	it	ge
 800f740:	463b      	movge	r3, r7
 800f742:	4543      	cmp	r3, r8
 800f744:	bfa8      	it	ge
 800f746:	4643      	movge	r3, r8
 800f748:	2b00      	cmp	r3, #0
 800f74a:	bfc2      	ittt	gt
 800f74c:	1aff      	subgt	r7, r7, r3
 800f74e:	eba8 0803 	subgt.w	r8, r8, r3
 800f752:	eba9 0903 	subgt.w	r9, r9, r3
 800f756:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f758:	2b00      	cmp	r3, #0
 800f75a:	dd16      	ble.n	800f78a <_strtod_l+0x732>
 800f75c:	4629      	mov	r1, r5
 800f75e:	9805      	ldr	r0, [sp, #20]
 800f760:	461a      	mov	r2, r3
 800f762:	f7ff f9ad 	bl	800eac0 <__pow5mult>
 800f766:	4605      	mov	r5, r0
 800f768:	2800      	cmp	r0, #0
 800f76a:	d0b5      	beq.n	800f6d8 <_strtod_l+0x680>
 800f76c:	4601      	mov	r1, r0
 800f76e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f770:	9805      	ldr	r0, [sp, #20]
 800f772:	f7ff f903 	bl	800e97c <__multiply>
 800f776:	900f      	str	r0, [sp, #60]	@ 0x3c
 800f778:	2800      	cmp	r0, #0
 800f77a:	f43f ae87 	beq.w	800f48c <_strtod_l+0x434>
 800f77e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f780:	9805      	ldr	r0, [sp, #20]
 800f782:	f7fe ffe7 	bl	800e754 <_Bfree>
 800f786:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f788:	9312      	str	r3, [sp, #72]	@ 0x48
 800f78a:	2f00      	cmp	r7, #0
 800f78c:	dc1b      	bgt.n	800f7c6 <_strtod_l+0x76e>
 800f78e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f790:	2b00      	cmp	r3, #0
 800f792:	dd21      	ble.n	800f7d8 <_strtod_l+0x780>
 800f794:	4631      	mov	r1, r6
 800f796:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f798:	9805      	ldr	r0, [sp, #20]
 800f79a:	f7ff f991 	bl	800eac0 <__pow5mult>
 800f79e:	4606      	mov	r6, r0
 800f7a0:	b9d0      	cbnz	r0, 800f7d8 <_strtod_l+0x780>
 800f7a2:	2600      	movs	r6, #0
 800f7a4:	e672      	b.n	800f48c <_strtod_l+0x434>
 800f7a6:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800f7aa:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800f7ae:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800f7b2:	37e2      	adds	r7, #226	@ 0xe2
 800f7b4:	fa02 f107 	lsl.w	r1, r2, r7
 800f7b8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800f7ba:	920c      	str	r2, [sp, #48]	@ 0x30
 800f7bc:	e7b8      	b.n	800f730 <_strtod_l+0x6d8>
 800f7be:	2200      	movs	r2, #0
 800f7c0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800f7c2:	2201      	movs	r2, #1
 800f7c4:	e7f9      	b.n	800f7ba <_strtod_l+0x762>
 800f7c6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f7c8:	9805      	ldr	r0, [sp, #20]
 800f7ca:	463a      	mov	r2, r7
 800f7cc:	f7ff f9d2 	bl	800eb74 <__lshift>
 800f7d0:	9012      	str	r0, [sp, #72]	@ 0x48
 800f7d2:	2800      	cmp	r0, #0
 800f7d4:	d1db      	bne.n	800f78e <_strtod_l+0x736>
 800f7d6:	e659      	b.n	800f48c <_strtod_l+0x434>
 800f7d8:	f1b8 0f00 	cmp.w	r8, #0
 800f7dc:	dd07      	ble.n	800f7ee <_strtod_l+0x796>
 800f7de:	4631      	mov	r1, r6
 800f7e0:	9805      	ldr	r0, [sp, #20]
 800f7e2:	4642      	mov	r2, r8
 800f7e4:	f7ff f9c6 	bl	800eb74 <__lshift>
 800f7e8:	4606      	mov	r6, r0
 800f7ea:	2800      	cmp	r0, #0
 800f7ec:	d0d9      	beq.n	800f7a2 <_strtod_l+0x74a>
 800f7ee:	f1b9 0f00 	cmp.w	r9, #0
 800f7f2:	dd08      	ble.n	800f806 <_strtod_l+0x7ae>
 800f7f4:	4629      	mov	r1, r5
 800f7f6:	9805      	ldr	r0, [sp, #20]
 800f7f8:	464a      	mov	r2, r9
 800f7fa:	f7ff f9bb 	bl	800eb74 <__lshift>
 800f7fe:	4605      	mov	r5, r0
 800f800:	2800      	cmp	r0, #0
 800f802:	f43f ae43 	beq.w	800f48c <_strtod_l+0x434>
 800f806:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f808:	9805      	ldr	r0, [sp, #20]
 800f80a:	4632      	mov	r2, r6
 800f80c:	f7ff fa3a 	bl	800ec84 <__mdiff>
 800f810:	4604      	mov	r4, r0
 800f812:	2800      	cmp	r0, #0
 800f814:	f43f ae3a 	beq.w	800f48c <_strtod_l+0x434>
 800f818:	2300      	movs	r3, #0
 800f81a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800f81e:	60c3      	str	r3, [r0, #12]
 800f820:	4629      	mov	r1, r5
 800f822:	f7ff fa13 	bl	800ec4c <__mcmp>
 800f826:	2800      	cmp	r0, #0
 800f828:	da4c      	bge.n	800f8c4 <_strtod_l+0x86c>
 800f82a:	ea58 080a 	orrs.w	r8, r8, sl
 800f82e:	d172      	bne.n	800f916 <_strtod_l+0x8be>
 800f830:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f834:	2b00      	cmp	r3, #0
 800f836:	d16e      	bne.n	800f916 <_strtod_l+0x8be>
 800f838:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f83c:	0d1b      	lsrs	r3, r3, #20
 800f83e:	051b      	lsls	r3, r3, #20
 800f840:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f844:	d967      	bls.n	800f916 <_strtod_l+0x8be>
 800f846:	6963      	ldr	r3, [r4, #20]
 800f848:	b913      	cbnz	r3, 800f850 <_strtod_l+0x7f8>
 800f84a:	6923      	ldr	r3, [r4, #16]
 800f84c:	2b01      	cmp	r3, #1
 800f84e:	dd62      	ble.n	800f916 <_strtod_l+0x8be>
 800f850:	4621      	mov	r1, r4
 800f852:	2201      	movs	r2, #1
 800f854:	9805      	ldr	r0, [sp, #20]
 800f856:	f7ff f98d 	bl	800eb74 <__lshift>
 800f85a:	4629      	mov	r1, r5
 800f85c:	4604      	mov	r4, r0
 800f85e:	f7ff f9f5 	bl	800ec4c <__mcmp>
 800f862:	2800      	cmp	r0, #0
 800f864:	dd57      	ble.n	800f916 <_strtod_l+0x8be>
 800f866:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f86a:	9a06      	ldr	r2, [sp, #24]
 800f86c:	0d1b      	lsrs	r3, r3, #20
 800f86e:	051b      	lsls	r3, r3, #20
 800f870:	2a00      	cmp	r2, #0
 800f872:	d06e      	beq.n	800f952 <_strtod_l+0x8fa>
 800f874:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f878:	d86b      	bhi.n	800f952 <_strtod_l+0x8fa>
 800f87a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f87e:	f67f ae99 	bls.w	800f5b4 <_strtod_l+0x55c>
 800f882:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800f8b0 <_strtod_l+0x858>
 800f886:	ec4b ab16 	vmov	d6, sl, fp
 800f88a:	4b0d      	ldr	r3, [pc, #52]	@ (800f8c0 <_strtod_l+0x868>)
 800f88c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800f890:	ee17 2a90 	vmov	r2, s15
 800f894:	4013      	ands	r3, r2
 800f896:	ec5b ab17 	vmov	sl, fp, d7
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	f47f ae01 	bne.w	800f4a2 <_strtod_l+0x44a>
 800f8a0:	9a05      	ldr	r2, [sp, #20]
 800f8a2:	2322      	movs	r3, #34	@ 0x22
 800f8a4:	6013      	str	r3, [r2, #0]
 800f8a6:	e5fc      	b.n	800f4a2 <_strtod_l+0x44a>
 800f8a8:	ffc00000 	.word	0xffc00000
 800f8ac:	41dfffff 	.word	0x41dfffff
 800f8b0:	00000000 	.word	0x00000000
 800f8b4:	39500000 	.word	0x39500000
 800f8b8:	080113f8 	.word	0x080113f8
 800f8bc:	fffffc02 	.word	0xfffffc02
 800f8c0:	7ff00000 	.word	0x7ff00000
 800f8c4:	46d9      	mov	r9, fp
 800f8c6:	d15d      	bne.n	800f984 <_strtod_l+0x92c>
 800f8c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f8cc:	f1b8 0f00 	cmp.w	r8, #0
 800f8d0:	d02a      	beq.n	800f928 <_strtod_l+0x8d0>
 800f8d2:	4aa9      	ldr	r2, [pc, #676]	@ (800fb78 <_strtod_l+0xb20>)
 800f8d4:	4293      	cmp	r3, r2
 800f8d6:	d12a      	bne.n	800f92e <_strtod_l+0x8d6>
 800f8d8:	9b06      	ldr	r3, [sp, #24]
 800f8da:	4652      	mov	r2, sl
 800f8dc:	b1fb      	cbz	r3, 800f91e <_strtod_l+0x8c6>
 800f8de:	4ba7      	ldr	r3, [pc, #668]	@ (800fb7c <_strtod_l+0xb24>)
 800f8e0:	ea0b 0303 	and.w	r3, fp, r3
 800f8e4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f8e8:	f04f 31ff 	mov.w	r1, #4294967295
 800f8ec:	d81a      	bhi.n	800f924 <_strtod_l+0x8cc>
 800f8ee:	0d1b      	lsrs	r3, r3, #20
 800f8f0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f8f4:	fa01 f303 	lsl.w	r3, r1, r3
 800f8f8:	429a      	cmp	r2, r3
 800f8fa:	d118      	bne.n	800f92e <_strtod_l+0x8d6>
 800f8fc:	4ba0      	ldr	r3, [pc, #640]	@ (800fb80 <_strtod_l+0xb28>)
 800f8fe:	4599      	cmp	r9, r3
 800f900:	d102      	bne.n	800f908 <_strtod_l+0x8b0>
 800f902:	3201      	adds	r2, #1
 800f904:	f43f adc2 	beq.w	800f48c <_strtod_l+0x434>
 800f908:	4b9c      	ldr	r3, [pc, #624]	@ (800fb7c <_strtod_l+0xb24>)
 800f90a:	ea09 0303 	and.w	r3, r9, r3
 800f90e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800f912:	f04f 0a00 	mov.w	sl, #0
 800f916:	9b06      	ldr	r3, [sp, #24]
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d1b2      	bne.n	800f882 <_strtod_l+0x82a>
 800f91c:	e5c1      	b.n	800f4a2 <_strtod_l+0x44a>
 800f91e:	f04f 33ff 	mov.w	r3, #4294967295
 800f922:	e7e9      	b.n	800f8f8 <_strtod_l+0x8a0>
 800f924:	460b      	mov	r3, r1
 800f926:	e7e7      	b.n	800f8f8 <_strtod_l+0x8a0>
 800f928:	ea53 030a 	orrs.w	r3, r3, sl
 800f92c:	d09b      	beq.n	800f866 <_strtod_l+0x80e>
 800f92e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f930:	b1c3      	cbz	r3, 800f964 <_strtod_l+0x90c>
 800f932:	ea13 0f09 	tst.w	r3, r9
 800f936:	d0ee      	beq.n	800f916 <_strtod_l+0x8be>
 800f938:	9a06      	ldr	r2, [sp, #24]
 800f93a:	4650      	mov	r0, sl
 800f93c:	4659      	mov	r1, fp
 800f93e:	f1b8 0f00 	cmp.w	r8, #0
 800f942:	d013      	beq.n	800f96c <_strtod_l+0x914>
 800f944:	f7ff fb6d 	bl	800f022 <sulp>
 800f948:	ee39 7b00 	vadd.f64	d7, d9, d0
 800f94c:	ec5b ab17 	vmov	sl, fp, d7
 800f950:	e7e1      	b.n	800f916 <_strtod_l+0x8be>
 800f952:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f956:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f95a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f95e:	f04f 3aff 	mov.w	sl, #4294967295
 800f962:	e7d8      	b.n	800f916 <_strtod_l+0x8be>
 800f964:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f966:	ea13 0f0a 	tst.w	r3, sl
 800f96a:	e7e4      	b.n	800f936 <_strtod_l+0x8de>
 800f96c:	f7ff fb59 	bl	800f022 <sulp>
 800f970:	ee39 0b40 	vsub.f64	d0, d9, d0
 800f974:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800f978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f97c:	ec5b ab10 	vmov	sl, fp, d0
 800f980:	d1c9      	bne.n	800f916 <_strtod_l+0x8be>
 800f982:	e617      	b.n	800f5b4 <_strtod_l+0x55c>
 800f984:	4629      	mov	r1, r5
 800f986:	4620      	mov	r0, r4
 800f988:	f7ff fad8 	bl	800ef3c <__ratio>
 800f98c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800f990:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800f994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f998:	d85d      	bhi.n	800fa56 <_strtod_l+0x9fe>
 800f99a:	f1b8 0f00 	cmp.w	r8, #0
 800f99e:	d164      	bne.n	800fa6a <_strtod_l+0xa12>
 800f9a0:	f1ba 0f00 	cmp.w	sl, #0
 800f9a4:	d14b      	bne.n	800fa3e <_strtod_l+0x9e6>
 800f9a6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f9aa:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d160      	bne.n	800fa74 <_strtod_l+0xa1c>
 800f9b2:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800f9b6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800f9ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9be:	d401      	bmi.n	800f9c4 <_strtod_l+0x96c>
 800f9c0:	ee20 8b08 	vmul.f64	d8, d0, d8
 800f9c4:	eeb1 ab48 	vneg.f64	d10, d8
 800f9c8:	486c      	ldr	r0, [pc, #432]	@ (800fb7c <_strtod_l+0xb24>)
 800f9ca:	496e      	ldr	r1, [pc, #440]	@ (800fb84 <_strtod_l+0xb2c>)
 800f9cc:	ea09 0700 	and.w	r7, r9, r0
 800f9d0:	428f      	cmp	r7, r1
 800f9d2:	ec53 2b1a 	vmov	r2, r3, d10
 800f9d6:	d17d      	bne.n	800fad4 <_strtod_l+0xa7c>
 800f9d8:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800f9dc:	ec4b ab1c 	vmov	d12, sl, fp
 800f9e0:	eeb0 0b4c 	vmov.f64	d0, d12
 800f9e4:	f7ff f9e2 	bl	800edac <__ulp>
 800f9e8:	4864      	ldr	r0, [pc, #400]	@ (800fb7c <_strtod_l+0xb24>)
 800f9ea:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800f9ee:	ee1c 3a90 	vmov	r3, s25
 800f9f2:	4a65      	ldr	r2, [pc, #404]	@ (800fb88 <_strtod_l+0xb30>)
 800f9f4:	ea03 0100 	and.w	r1, r3, r0
 800f9f8:	4291      	cmp	r1, r2
 800f9fa:	ec5b ab1c 	vmov	sl, fp, d12
 800f9fe:	d93c      	bls.n	800fa7a <_strtod_l+0xa22>
 800fa00:	ee19 2a90 	vmov	r2, s19
 800fa04:	4b5e      	ldr	r3, [pc, #376]	@ (800fb80 <_strtod_l+0xb28>)
 800fa06:	429a      	cmp	r2, r3
 800fa08:	d104      	bne.n	800fa14 <_strtod_l+0x9bc>
 800fa0a:	ee19 3a10 	vmov	r3, s18
 800fa0e:	3301      	adds	r3, #1
 800fa10:	f43f ad3c 	beq.w	800f48c <_strtod_l+0x434>
 800fa14:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800fb80 <_strtod_l+0xb28>
 800fa18:	f04f 3aff 	mov.w	sl, #4294967295
 800fa1c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800fa1e:	9805      	ldr	r0, [sp, #20]
 800fa20:	f7fe fe98 	bl	800e754 <_Bfree>
 800fa24:	9805      	ldr	r0, [sp, #20]
 800fa26:	4631      	mov	r1, r6
 800fa28:	f7fe fe94 	bl	800e754 <_Bfree>
 800fa2c:	9805      	ldr	r0, [sp, #20]
 800fa2e:	4629      	mov	r1, r5
 800fa30:	f7fe fe90 	bl	800e754 <_Bfree>
 800fa34:	9805      	ldr	r0, [sp, #20]
 800fa36:	4621      	mov	r1, r4
 800fa38:	f7fe fe8c 	bl	800e754 <_Bfree>
 800fa3c:	e627      	b.n	800f68e <_strtod_l+0x636>
 800fa3e:	f1ba 0f01 	cmp.w	sl, #1
 800fa42:	d103      	bne.n	800fa4c <_strtod_l+0x9f4>
 800fa44:	f1bb 0f00 	cmp.w	fp, #0
 800fa48:	f43f adb4 	beq.w	800f5b4 <_strtod_l+0x55c>
 800fa4c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800fa50:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800fa54:	e7b8      	b.n	800f9c8 <_strtod_l+0x970>
 800fa56:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800fa5a:	ee20 8b08 	vmul.f64	d8, d0, d8
 800fa5e:	f1b8 0f00 	cmp.w	r8, #0
 800fa62:	d0af      	beq.n	800f9c4 <_strtod_l+0x96c>
 800fa64:	eeb0 ab48 	vmov.f64	d10, d8
 800fa68:	e7ae      	b.n	800f9c8 <_strtod_l+0x970>
 800fa6a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800fa6e:	eeb0 8b4a 	vmov.f64	d8, d10
 800fa72:	e7a9      	b.n	800f9c8 <_strtod_l+0x970>
 800fa74:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800fa78:	e7a6      	b.n	800f9c8 <_strtod_l+0x970>
 800fa7a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800fa7e:	9b06      	ldr	r3, [sp, #24]
 800fa80:	46d9      	mov	r9, fp
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d1ca      	bne.n	800fa1c <_strtod_l+0x9c4>
 800fa86:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fa8a:	0d1b      	lsrs	r3, r3, #20
 800fa8c:	051b      	lsls	r3, r3, #20
 800fa8e:	429f      	cmp	r7, r3
 800fa90:	d1c4      	bne.n	800fa1c <_strtod_l+0x9c4>
 800fa92:	ec51 0b18 	vmov	r0, r1, d8
 800fa96:	f7f0 fe5f 	bl	8000758 <__aeabi_d2lz>
 800fa9a:	f7f0 fe17 	bl	80006cc <__aeabi_l2d>
 800fa9e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800faa2:	ec41 0b17 	vmov	d7, r0, r1
 800faa6:	ea49 090a 	orr.w	r9, r9, sl
 800faaa:	ea59 0908 	orrs.w	r9, r9, r8
 800faae:	ee38 8b47 	vsub.f64	d8, d8, d7
 800fab2:	d03c      	beq.n	800fb2e <_strtod_l+0xad6>
 800fab4:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800fb60 <_strtod_l+0xb08>
 800fab8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800fabc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fac0:	f53f acef 	bmi.w	800f4a2 <_strtod_l+0x44a>
 800fac4:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800fb68 <_strtod_l+0xb10>
 800fac8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800facc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fad0:	dda4      	ble.n	800fa1c <_strtod_l+0x9c4>
 800fad2:	e4e6      	b.n	800f4a2 <_strtod_l+0x44a>
 800fad4:	9906      	ldr	r1, [sp, #24]
 800fad6:	b1e1      	cbz	r1, 800fb12 <_strtod_l+0xaba>
 800fad8:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800fadc:	d819      	bhi.n	800fb12 <_strtod_l+0xaba>
 800fade:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800fae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fae6:	d811      	bhi.n	800fb0c <_strtod_l+0xab4>
 800fae8:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800faec:	ee18 3a10 	vmov	r3, s16
 800faf0:	2b01      	cmp	r3, #1
 800faf2:	bf38      	it	cc
 800faf4:	2301      	movcc	r3, #1
 800faf6:	ee08 3a10 	vmov	s16, r3
 800fafa:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800fafe:	f1b8 0f00 	cmp.w	r8, #0
 800fb02:	d111      	bne.n	800fb28 <_strtod_l+0xad0>
 800fb04:	eeb1 7b48 	vneg.f64	d7, d8
 800fb08:	ec53 2b17 	vmov	r2, r3, d7
 800fb0c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800fb10:	1bcb      	subs	r3, r1, r7
 800fb12:	eeb0 0b49 	vmov.f64	d0, d9
 800fb16:	ec43 2b1a 	vmov	d10, r2, r3
 800fb1a:	f7ff f947 	bl	800edac <__ulp>
 800fb1e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800fb22:	ec5b ab19 	vmov	sl, fp, d9
 800fb26:	e7aa      	b.n	800fa7e <_strtod_l+0xa26>
 800fb28:	eeb0 7b48 	vmov.f64	d7, d8
 800fb2c:	e7ec      	b.n	800fb08 <_strtod_l+0xab0>
 800fb2e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800fb70 <_strtod_l+0xb18>
 800fb32:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800fb36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb3a:	f57f af6f 	bpl.w	800fa1c <_strtod_l+0x9c4>
 800fb3e:	e4b0      	b.n	800f4a2 <_strtod_l+0x44a>
 800fb40:	2300      	movs	r3, #0
 800fb42:	9308      	str	r3, [sp, #32]
 800fb44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fb46:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fb48:	6013      	str	r3, [r2, #0]
 800fb4a:	f7ff bac4 	b.w	800f0d6 <_strtod_l+0x7e>
 800fb4e:	2a65      	cmp	r2, #101	@ 0x65
 800fb50:	f43f abbf 	beq.w	800f2d2 <_strtod_l+0x27a>
 800fb54:	2a45      	cmp	r2, #69	@ 0x45
 800fb56:	f43f abbc 	beq.w	800f2d2 <_strtod_l+0x27a>
 800fb5a:	2101      	movs	r1, #1
 800fb5c:	f7ff bbf4 	b.w	800f348 <_strtod_l+0x2f0>
 800fb60:	94a03595 	.word	0x94a03595
 800fb64:	3fdfffff 	.word	0x3fdfffff
 800fb68:	35afe535 	.word	0x35afe535
 800fb6c:	3fe00000 	.word	0x3fe00000
 800fb70:	94a03595 	.word	0x94a03595
 800fb74:	3fcfffff 	.word	0x3fcfffff
 800fb78:	000fffff 	.word	0x000fffff
 800fb7c:	7ff00000 	.word	0x7ff00000
 800fb80:	7fefffff 	.word	0x7fefffff
 800fb84:	7fe00000 	.word	0x7fe00000
 800fb88:	7c9fffff 	.word	0x7c9fffff

0800fb8c <_strtod_r>:
 800fb8c:	4b01      	ldr	r3, [pc, #4]	@ (800fb94 <_strtod_r+0x8>)
 800fb8e:	f7ff ba63 	b.w	800f058 <_strtod_l>
 800fb92:	bf00      	nop
 800fb94:	24000070 	.word	0x24000070

0800fb98 <_strtol_l.isra.0>:
 800fb98:	2b24      	cmp	r3, #36	@ 0x24
 800fb9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb9e:	4686      	mov	lr, r0
 800fba0:	4690      	mov	r8, r2
 800fba2:	d801      	bhi.n	800fba8 <_strtol_l.isra.0+0x10>
 800fba4:	2b01      	cmp	r3, #1
 800fba6:	d106      	bne.n	800fbb6 <_strtol_l.isra.0+0x1e>
 800fba8:	f7fd fe6c 	bl	800d884 <__errno>
 800fbac:	2316      	movs	r3, #22
 800fbae:	6003      	str	r3, [r0, #0]
 800fbb0:	2000      	movs	r0, #0
 800fbb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fbb6:	4834      	ldr	r0, [pc, #208]	@ (800fc88 <_strtol_l.isra.0+0xf0>)
 800fbb8:	460d      	mov	r5, r1
 800fbba:	462a      	mov	r2, r5
 800fbbc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fbc0:	5d06      	ldrb	r6, [r0, r4]
 800fbc2:	f016 0608 	ands.w	r6, r6, #8
 800fbc6:	d1f8      	bne.n	800fbba <_strtol_l.isra.0+0x22>
 800fbc8:	2c2d      	cmp	r4, #45	@ 0x2d
 800fbca:	d110      	bne.n	800fbee <_strtol_l.isra.0+0x56>
 800fbcc:	782c      	ldrb	r4, [r5, #0]
 800fbce:	2601      	movs	r6, #1
 800fbd0:	1c95      	adds	r5, r2, #2
 800fbd2:	f033 0210 	bics.w	r2, r3, #16
 800fbd6:	d115      	bne.n	800fc04 <_strtol_l.isra.0+0x6c>
 800fbd8:	2c30      	cmp	r4, #48	@ 0x30
 800fbda:	d10d      	bne.n	800fbf8 <_strtol_l.isra.0+0x60>
 800fbdc:	782a      	ldrb	r2, [r5, #0]
 800fbde:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fbe2:	2a58      	cmp	r2, #88	@ 0x58
 800fbe4:	d108      	bne.n	800fbf8 <_strtol_l.isra.0+0x60>
 800fbe6:	786c      	ldrb	r4, [r5, #1]
 800fbe8:	3502      	adds	r5, #2
 800fbea:	2310      	movs	r3, #16
 800fbec:	e00a      	b.n	800fc04 <_strtol_l.isra.0+0x6c>
 800fbee:	2c2b      	cmp	r4, #43	@ 0x2b
 800fbf0:	bf04      	itt	eq
 800fbf2:	782c      	ldrbeq	r4, [r5, #0]
 800fbf4:	1c95      	addeq	r5, r2, #2
 800fbf6:	e7ec      	b.n	800fbd2 <_strtol_l.isra.0+0x3a>
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d1f6      	bne.n	800fbea <_strtol_l.isra.0+0x52>
 800fbfc:	2c30      	cmp	r4, #48	@ 0x30
 800fbfe:	bf14      	ite	ne
 800fc00:	230a      	movne	r3, #10
 800fc02:	2308      	moveq	r3, #8
 800fc04:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800fc08:	f10c 3cff 	add.w	ip, ip, #4294967295
 800fc0c:	2200      	movs	r2, #0
 800fc0e:	fbbc f9f3 	udiv	r9, ip, r3
 800fc12:	4610      	mov	r0, r2
 800fc14:	fb03 ca19 	mls	sl, r3, r9, ip
 800fc18:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800fc1c:	2f09      	cmp	r7, #9
 800fc1e:	d80f      	bhi.n	800fc40 <_strtol_l.isra.0+0xa8>
 800fc20:	463c      	mov	r4, r7
 800fc22:	42a3      	cmp	r3, r4
 800fc24:	dd1b      	ble.n	800fc5e <_strtol_l.isra.0+0xc6>
 800fc26:	1c57      	adds	r7, r2, #1
 800fc28:	d007      	beq.n	800fc3a <_strtol_l.isra.0+0xa2>
 800fc2a:	4581      	cmp	r9, r0
 800fc2c:	d314      	bcc.n	800fc58 <_strtol_l.isra.0+0xc0>
 800fc2e:	d101      	bne.n	800fc34 <_strtol_l.isra.0+0x9c>
 800fc30:	45a2      	cmp	sl, r4
 800fc32:	db11      	blt.n	800fc58 <_strtol_l.isra.0+0xc0>
 800fc34:	fb00 4003 	mla	r0, r0, r3, r4
 800fc38:	2201      	movs	r2, #1
 800fc3a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fc3e:	e7eb      	b.n	800fc18 <_strtol_l.isra.0+0x80>
 800fc40:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800fc44:	2f19      	cmp	r7, #25
 800fc46:	d801      	bhi.n	800fc4c <_strtol_l.isra.0+0xb4>
 800fc48:	3c37      	subs	r4, #55	@ 0x37
 800fc4a:	e7ea      	b.n	800fc22 <_strtol_l.isra.0+0x8a>
 800fc4c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800fc50:	2f19      	cmp	r7, #25
 800fc52:	d804      	bhi.n	800fc5e <_strtol_l.isra.0+0xc6>
 800fc54:	3c57      	subs	r4, #87	@ 0x57
 800fc56:	e7e4      	b.n	800fc22 <_strtol_l.isra.0+0x8a>
 800fc58:	f04f 32ff 	mov.w	r2, #4294967295
 800fc5c:	e7ed      	b.n	800fc3a <_strtol_l.isra.0+0xa2>
 800fc5e:	1c53      	adds	r3, r2, #1
 800fc60:	d108      	bne.n	800fc74 <_strtol_l.isra.0+0xdc>
 800fc62:	2322      	movs	r3, #34	@ 0x22
 800fc64:	f8ce 3000 	str.w	r3, [lr]
 800fc68:	4660      	mov	r0, ip
 800fc6a:	f1b8 0f00 	cmp.w	r8, #0
 800fc6e:	d0a0      	beq.n	800fbb2 <_strtol_l.isra.0+0x1a>
 800fc70:	1e69      	subs	r1, r5, #1
 800fc72:	e006      	b.n	800fc82 <_strtol_l.isra.0+0xea>
 800fc74:	b106      	cbz	r6, 800fc78 <_strtol_l.isra.0+0xe0>
 800fc76:	4240      	negs	r0, r0
 800fc78:	f1b8 0f00 	cmp.w	r8, #0
 800fc7c:	d099      	beq.n	800fbb2 <_strtol_l.isra.0+0x1a>
 800fc7e:	2a00      	cmp	r2, #0
 800fc80:	d1f6      	bne.n	800fc70 <_strtol_l.isra.0+0xd8>
 800fc82:	f8c8 1000 	str.w	r1, [r8]
 800fc86:	e794      	b.n	800fbb2 <_strtol_l.isra.0+0x1a>
 800fc88:	08011421 	.word	0x08011421

0800fc8c <_strtol_r>:
 800fc8c:	f7ff bf84 	b.w	800fb98 <_strtol_l.isra.0>

0800fc90 <__ssputs_r>:
 800fc90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc94:	688e      	ldr	r6, [r1, #8]
 800fc96:	461f      	mov	r7, r3
 800fc98:	42be      	cmp	r6, r7
 800fc9a:	680b      	ldr	r3, [r1, #0]
 800fc9c:	4682      	mov	sl, r0
 800fc9e:	460c      	mov	r4, r1
 800fca0:	4690      	mov	r8, r2
 800fca2:	d82d      	bhi.n	800fd00 <__ssputs_r+0x70>
 800fca4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fca8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fcac:	d026      	beq.n	800fcfc <__ssputs_r+0x6c>
 800fcae:	6965      	ldr	r5, [r4, #20]
 800fcb0:	6909      	ldr	r1, [r1, #16]
 800fcb2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fcb6:	eba3 0901 	sub.w	r9, r3, r1
 800fcba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fcbe:	1c7b      	adds	r3, r7, #1
 800fcc0:	444b      	add	r3, r9
 800fcc2:	106d      	asrs	r5, r5, #1
 800fcc4:	429d      	cmp	r5, r3
 800fcc6:	bf38      	it	cc
 800fcc8:	461d      	movcc	r5, r3
 800fcca:	0553      	lsls	r3, r2, #21
 800fccc:	d527      	bpl.n	800fd1e <__ssputs_r+0x8e>
 800fcce:	4629      	mov	r1, r5
 800fcd0:	f7fe fc74 	bl	800e5bc <_malloc_r>
 800fcd4:	4606      	mov	r6, r0
 800fcd6:	b360      	cbz	r0, 800fd32 <__ssputs_r+0xa2>
 800fcd8:	6921      	ldr	r1, [r4, #16]
 800fcda:	464a      	mov	r2, r9
 800fcdc:	f7fd fdff 	bl	800d8de <memcpy>
 800fce0:	89a3      	ldrh	r3, [r4, #12]
 800fce2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fce6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fcea:	81a3      	strh	r3, [r4, #12]
 800fcec:	6126      	str	r6, [r4, #16]
 800fcee:	6165      	str	r5, [r4, #20]
 800fcf0:	444e      	add	r6, r9
 800fcf2:	eba5 0509 	sub.w	r5, r5, r9
 800fcf6:	6026      	str	r6, [r4, #0]
 800fcf8:	60a5      	str	r5, [r4, #8]
 800fcfa:	463e      	mov	r6, r7
 800fcfc:	42be      	cmp	r6, r7
 800fcfe:	d900      	bls.n	800fd02 <__ssputs_r+0x72>
 800fd00:	463e      	mov	r6, r7
 800fd02:	6820      	ldr	r0, [r4, #0]
 800fd04:	4632      	mov	r2, r6
 800fd06:	4641      	mov	r1, r8
 800fd08:	f000 f9c6 	bl	8010098 <memmove>
 800fd0c:	68a3      	ldr	r3, [r4, #8]
 800fd0e:	1b9b      	subs	r3, r3, r6
 800fd10:	60a3      	str	r3, [r4, #8]
 800fd12:	6823      	ldr	r3, [r4, #0]
 800fd14:	4433      	add	r3, r6
 800fd16:	6023      	str	r3, [r4, #0]
 800fd18:	2000      	movs	r0, #0
 800fd1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fd1e:	462a      	mov	r2, r5
 800fd20:	f000 fd7b 	bl	801081a <_realloc_r>
 800fd24:	4606      	mov	r6, r0
 800fd26:	2800      	cmp	r0, #0
 800fd28:	d1e0      	bne.n	800fcec <__ssputs_r+0x5c>
 800fd2a:	6921      	ldr	r1, [r4, #16]
 800fd2c:	4650      	mov	r0, sl
 800fd2e:	f7fe fbd1 	bl	800e4d4 <_free_r>
 800fd32:	230c      	movs	r3, #12
 800fd34:	f8ca 3000 	str.w	r3, [sl]
 800fd38:	89a3      	ldrh	r3, [r4, #12]
 800fd3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fd3e:	81a3      	strh	r3, [r4, #12]
 800fd40:	f04f 30ff 	mov.w	r0, #4294967295
 800fd44:	e7e9      	b.n	800fd1a <__ssputs_r+0x8a>
	...

0800fd48 <_svfiprintf_r>:
 800fd48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd4c:	4698      	mov	r8, r3
 800fd4e:	898b      	ldrh	r3, [r1, #12]
 800fd50:	061b      	lsls	r3, r3, #24
 800fd52:	b09d      	sub	sp, #116	@ 0x74
 800fd54:	4607      	mov	r7, r0
 800fd56:	460d      	mov	r5, r1
 800fd58:	4614      	mov	r4, r2
 800fd5a:	d510      	bpl.n	800fd7e <_svfiprintf_r+0x36>
 800fd5c:	690b      	ldr	r3, [r1, #16]
 800fd5e:	b973      	cbnz	r3, 800fd7e <_svfiprintf_r+0x36>
 800fd60:	2140      	movs	r1, #64	@ 0x40
 800fd62:	f7fe fc2b 	bl	800e5bc <_malloc_r>
 800fd66:	6028      	str	r0, [r5, #0]
 800fd68:	6128      	str	r0, [r5, #16]
 800fd6a:	b930      	cbnz	r0, 800fd7a <_svfiprintf_r+0x32>
 800fd6c:	230c      	movs	r3, #12
 800fd6e:	603b      	str	r3, [r7, #0]
 800fd70:	f04f 30ff 	mov.w	r0, #4294967295
 800fd74:	b01d      	add	sp, #116	@ 0x74
 800fd76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd7a:	2340      	movs	r3, #64	@ 0x40
 800fd7c:	616b      	str	r3, [r5, #20]
 800fd7e:	2300      	movs	r3, #0
 800fd80:	9309      	str	r3, [sp, #36]	@ 0x24
 800fd82:	2320      	movs	r3, #32
 800fd84:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fd88:	f8cd 800c 	str.w	r8, [sp, #12]
 800fd8c:	2330      	movs	r3, #48	@ 0x30
 800fd8e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ff2c <_svfiprintf_r+0x1e4>
 800fd92:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fd96:	f04f 0901 	mov.w	r9, #1
 800fd9a:	4623      	mov	r3, r4
 800fd9c:	469a      	mov	sl, r3
 800fd9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fda2:	b10a      	cbz	r2, 800fda8 <_svfiprintf_r+0x60>
 800fda4:	2a25      	cmp	r2, #37	@ 0x25
 800fda6:	d1f9      	bne.n	800fd9c <_svfiprintf_r+0x54>
 800fda8:	ebba 0b04 	subs.w	fp, sl, r4
 800fdac:	d00b      	beq.n	800fdc6 <_svfiprintf_r+0x7e>
 800fdae:	465b      	mov	r3, fp
 800fdb0:	4622      	mov	r2, r4
 800fdb2:	4629      	mov	r1, r5
 800fdb4:	4638      	mov	r0, r7
 800fdb6:	f7ff ff6b 	bl	800fc90 <__ssputs_r>
 800fdba:	3001      	adds	r0, #1
 800fdbc:	f000 80a7 	beq.w	800ff0e <_svfiprintf_r+0x1c6>
 800fdc0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fdc2:	445a      	add	r2, fp
 800fdc4:	9209      	str	r2, [sp, #36]	@ 0x24
 800fdc6:	f89a 3000 	ldrb.w	r3, [sl]
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	f000 809f 	beq.w	800ff0e <_svfiprintf_r+0x1c6>
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	f04f 32ff 	mov.w	r2, #4294967295
 800fdd6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fdda:	f10a 0a01 	add.w	sl, sl, #1
 800fdde:	9304      	str	r3, [sp, #16]
 800fde0:	9307      	str	r3, [sp, #28]
 800fde2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fde6:	931a      	str	r3, [sp, #104]	@ 0x68
 800fde8:	4654      	mov	r4, sl
 800fdea:	2205      	movs	r2, #5
 800fdec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fdf0:	484e      	ldr	r0, [pc, #312]	@ (800ff2c <_svfiprintf_r+0x1e4>)
 800fdf2:	f7f0 fa85 	bl	8000300 <memchr>
 800fdf6:	9a04      	ldr	r2, [sp, #16]
 800fdf8:	b9d8      	cbnz	r0, 800fe32 <_svfiprintf_r+0xea>
 800fdfa:	06d0      	lsls	r0, r2, #27
 800fdfc:	bf44      	itt	mi
 800fdfe:	2320      	movmi	r3, #32
 800fe00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fe04:	0711      	lsls	r1, r2, #28
 800fe06:	bf44      	itt	mi
 800fe08:	232b      	movmi	r3, #43	@ 0x2b
 800fe0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fe0e:	f89a 3000 	ldrb.w	r3, [sl]
 800fe12:	2b2a      	cmp	r3, #42	@ 0x2a
 800fe14:	d015      	beq.n	800fe42 <_svfiprintf_r+0xfa>
 800fe16:	9a07      	ldr	r2, [sp, #28]
 800fe18:	4654      	mov	r4, sl
 800fe1a:	2000      	movs	r0, #0
 800fe1c:	f04f 0c0a 	mov.w	ip, #10
 800fe20:	4621      	mov	r1, r4
 800fe22:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fe26:	3b30      	subs	r3, #48	@ 0x30
 800fe28:	2b09      	cmp	r3, #9
 800fe2a:	d94b      	bls.n	800fec4 <_svfiprintf_r+0x17c>
 800fe2c:	b1b0      	cbz	r0, 800fe5c <_svfiprintf_r+0x114>
 800fe2e:	9207      	str	r2, [sp, #28]
 800fe30:	e014      	b.n	800fe5c <_svfiprintf_r+0x114>
 800fe32:	eba0 0308 	sub.w	r3, r0, r8
 800fe36:	fa09 f303 	lsl.w	r3, r9, r3
 800fe3a:	4313      	orrs	r3, r2
 800fe3c:	9304      	str	r3, [sp, #16]
 800fe3e:	46a2      	mov	sl, r4
 800fe40:	e7d2      	b.n	800fde8 <_svfiprintf_r+0xa0>
 800fe42:	9b03      	ldr	r3, [sp, #12]
 800fe44:	1d19      	adds	r1, r3, #4
 800fe46:	681b      	ldr	r3, [r3, #0]
 800fe48:	9103      	str	r1, [sp, #12]
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	bfbb      	ittet	lt
 800fe4e:	425b      	neglt	r3, r3
 800fe50:	f042 0202 	orrlt.w	r2, r2, #2
 800fe54:	9307      	strge	r3, [sp, #28]
 800fe56:	9307      	strlt	r3, [sp, #28]
 800fe58:	bfb8      	it	lt
 800fe5a:	9204      	strlt	r2, [sp, #16]
 800fe5c:	7823      	ldrb	r3, [r4, #0]
 800fe5e:	2b2e      	cmp	r3, #46	@ 0x2e
 800fe60:	d10a      	bne.n	800fe78 <_svfiprintf_r+0x130>
 800fe62:	7863      	ldrb	r3, [r4, #1]
 800fe64:	2b2a      	cmp	r3, #42	@ 0x2a
 800fe66:	d132      	bne.n	800fece <_svfiprintf_r+0x186>
 800fe68:	9b03      	ldr	r3, [sp, #12]
 800fe6a:	1d1a      	adds	r2, r3, #4
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	9203      	str	r2, [sp, #12]
 800fe70:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fe74:	3402      	adds	r4, #2
 800fe76:	9305      	str	r3, [sp, #20]
 800fe78:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ff3c <_svfiprintf_r+0x1f4>
 800fe7c:	7821      	ldrb	r1, [r4, #0]
 800fe7e:	2203      	movs	r2, #3
 800fe80:	4650      	mov	r0, sl
 800fe82:	f7f0 fa3d 	bl	8000300 <memchr>
 800fe86:	b138      	cbz	r0, 800fe98 <_svfiprintf_r+0x150>
 800fe88:	9b04      	ldr	r3, [sp, #16]
 800fe8a:	eba0 000a 	sub.w	r0, r0, sl
 800fe8e:	2240      	movs	r2, #64	@ 0x40
 800fe90:	4082      	lsls	r2, r0
 800fe92:	4313      	orrs	r3, r2
 800fe94:	3401      	adds	r4, #1
 800fe96:	9304      	str	r3, [sp, #16]
 800fe98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe9c:	4824      	ldr	r0, [pc, #144]	@ (800ff30 <_svfiprintf_r+0x1e8>)
 800fe9e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fea2:	2206      	movs	r2, #6
 800fea4:	f7f0 fa2c 	bl	8000300 <memchr>
 800fea8:	2800      	cmp	r0, #0
 800feaa:	d036      	beq.n	800ff1a <_svfiprintf_r+0x1d2>
 800feac:	4b21      	ldr	r3, [pc, #132]	@ (800ff34 <_svfiprintf_r+0x1ec>)
 800feae:	bb1b      	cbnz	r3, 800fef8 <_svfiprintf_r+0x1b0>
 800feb0:	9b03      	ldr	r3, [sp, #12]
 800feb2:	3307      	adds	r3, #7
 800feb4:	f023 0307 	bic.w	r3, r3, #7
 800feb8:	3308      	adds	r3, #8
 800feba:	9303      	str	r3, [sp, #12]
 800febc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800febe:	4433      	add	r3, r6
 800fec0:	9309      	str	r3, [sp, #36]	@ 0x24
 800fec2:	e76a      	b.n	800fd9a <_svfiprintf_r+0x52>
 800fec4:	fb0c 3202 	mla	r2, ip, r2, r3
 800fec8:	460c      	mov	r4, r1
 800feca:	2001      	movs	r0, #1
 800fecc:	e7a8      	b.n	800fe20 <_svfiprintf_r+0xd8>
 800fece:	2300      	movs	r3, #0
 800fed0:	3401      	adds	r4, #1
 800fed2:	9305      	str	r3, [sp, #20]
 800fed4:	4619      	mov	r1, r3
 800fed6:	f04f 0c0a 	mov.w	ip, #10
 800feda:	4620      	mov	r0, r4
 800fedc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fee0:	3a30      	subs	r2, #48	@ 0x30
 800fee2:	2a09      	cmp	r2, #9
 800fee4:	d903      	bls.n	800feee <_svfiprintf_r+0x1a6>
 800fee6:	2b00      	cmp	r3, #0
 800fee8:	d0c6      	beq.n	800fe78 <_svfiprintf_r+0x130>
 800feea:	9105      	str	r1, [sp, #20]
 800feec:	e7c4      	b.n	800fe78 <_svfiprintf_r+0x130>
 800feee:	fb0c 2101 	mla	r1, ip, r1, r2
 800fef2:	4604      	mov	r4, r0
 800fef4:	2301      	movs	r3, #1
 800fef6:	e7f0      	b.n	800feda <_svfiprintf_r+0x192>
 800fef8:	ab03      	add	r3, sp, #12
 800fefa:	9300      	str	r3, [sp, #0]
 800fefc:	462a      	mov	r2, r5
 800fefe:	4b0e      	ldr	r3, [pc, #56]	@ (800ff38 <_svfiprintf_r+0x1f0>)
 800ff00:	a904      	add	r1, sp, #16
 800ff02:	4638      	mov	r0, r7
 800ff04:	f7fc fd04 	bl	800c910 <_printf_float>
 800ff08:	1c42      	adds	r2, r0, #1
 800ff0a:	4606      	mov	r6, r0
 800ff0c:	d1d6      	bne.n	800febc <_svfiprintf_r+0x174>
 800ff0e:	89ab      	ldrh	r3, [r5, #12]
 800ff10:	065b      	lsls	r3, r3, #25
 800ff12:	f53f af2d 	bmi.w	800fd70 <_svfiprintf_r+0x28>
 800ff16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ff18:	e72c      	b.n	800fd74 <_svfiprintf_r+0x2c>
 800ff1a:	ab03      	add	r3, sp, #12
 800ff1c:	9300      	str	r3, [sp, #0]
 800ff1e:	462a      	mov	r2, r5
 800ff20:	4b05      	ldr	r3, [pc, #20]	@ (800ff38 <_svfiprintf_r+0x1f0>)
 800ff22:	a904      	add	r1, sp, #16
 800ff24:	4638      	mov	r0, r7
 800ff26:	f7fc ff7b 	bl	800ce20 <_printf_i>
 800ff2a:	e7ed      	b.n	800ff08 <_svfiprintf_r+0x1c0>
 800ff2c:	0801121d 	.word	0x0801121d
 800ff30:	08011227 	.word	0x08011227
 800ff34:	0800c911 	.word	0x0800c911
 800ff38:	0800fc91 	.word	0x0800fc91
 800ff3c:	08011223 	.word	0x08011223

0800ff40 <__sflush_r>:
 800ff40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ff44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff48:	0716      	lsls	r6, r2, #28
 800ff4a:	4605      	mov	r5, r0
 800ff4c:	460c      	mov	r4, r1
 800ff4e:	d454      	bmi.n	800fffa <__sflush_r+0xba>
 800ff50:	684b      	ldr	r3, [r1, #4]
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	dc02      	bgt.n	800ff5c <__sflush_r+0x1c>
 800ff56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	dd48      	ble.n	800ffee <__sflush_r+0xae>
 800ff5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ff5e:	2e00      	cmp	r6, #0
 800ff60:	d045      	beq.n	800ffee <__sflush_r+0xae>
 800ff62:	2300      	movs	r3, #0
 800ff64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ff68:	682f      	ldr	r7, [r5, #0]
 800ff6a:	6a21      	ldr	r1, [r4, #32]
 800ff6c:	602b      	str	r3, [r5, #0]
 800ff6e:	d030      	beq.n	800ffd2 <__sflush_r+0x92>
 800ff70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ff72:	89a3      	ldrh	r3, [r4, #12]
 800ff74:	0759      	lsls	r1, r3, #29
 800ff76:	d505      	bpl.n	800ff84 <__sflush_r+0x44>
 800ff78:	6863      	ldr	r3, [r4, #4]
 800ff7a:	1ad2      	subs	r2, r2, r3
 800ff7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ff7e:	b10b      	cbz	r3, 800ff84 <__sflush_r+0x44>
 800ff80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ff82:	1ad2      	subs	r2, r2, r3
 800ff84:	2300      	movs	r3, #0
 800ff86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ff88:	6a21      	ldr	r1, [r4, #32]
 800ff8a:	4628      	mov	r0, r5
 800ff8c:	47b0      	blx	r6
 800ff8e:	1c43      	adds	r3, r0, #1
 800ff90:	89a3      	ldrh	r3, [r4, #12]
 800ff92:	d106      	bne.n	800ffa2 <__sflush_r+0x62>
 800ff94:	6829      	ldr	r1, [r5, #0]
 800ff96:	291d      	cmp	r1, #29
 800ff98:	d82b      	bhi.n	800fff2 <__sflush_r+0xb2>
 800ff9a:	4a2a      	ldr	r2, [pc, #168]	@ (8010044 <__sflush_r+0x104>)
 800ff9c:	40ca      	lsrs	r2, r1
 800ff9e:	07d6      	lsls	r6, r2, #31
 800ffa0:	d527      	bpl.n	800fff2 <__sflush_r+0xb2>
 800ffa2:	2200      	movs	r2, #0
 800ffa4:	6062      	str	r2, [r4, #4]
 800ffa6:	04d9      	lsls	r1, r3, #19
 800ffa8:	6922      	ldr	r2, [r4, #16]
 800ffaa:	6022      	str	r2, [r4, #0]
 800ffac:	d504      	bpl.n	800ffb8 <__sflush_r+0x78>
 800ffae:	1c42      	adds	r2, r0, #1
 800ffb0:	d101      	bne.n	800ffb6 <__sflush_r+0x76>
 800ffb2:	682b      	ldr	r3, [r5, #0]
 800ffb4:	b903      	cbnz	r3, 800ffb8 <__sflush_r+0x78>
 800ffb6:	6560      	str	r0, [r4, #84]	@ 0x54
 800ffb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ffba:	602f      	str	r7, [r5, #0]
 800ffbc:	b1b9      	cbz	r1, 800ffee <__sflush_r+0xae>
 800ffbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ffc2:	4299      	cmp	r1, r3
 800ffc4:	d002      	beq.n	800ffcc <__sflush_r+0x8c>
 800ffc6:	4628      	mov	r0, r5
 800ffc8:	f7fe fa84 	bl	800e4d4 <_free_r>
 800ffcc:	2300      	movs	r3, #0
 800ffce:	6363      	str	r3, [r4, #52]	@ 0x34
 800ffd0:	e00d      	b.n	800ffee <__sflush_r+0xae>
 800ffd2:	2301      	movs	r3, #1
 800ffd4:	4628      	mov	r0, r5
 800ffd6:	47b0      	blx	r6
 800ffd8:	4602      	mov	r2, r0
 800ffda:	1c50      	adds	r0, r2, #1
 800ffdc:	d1c9      	bne.n	800ff72 <__sflush_r+0x32>
 800ffde:	682b      	ldr	r3, [r5, #0]
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d0c6      	beq.n	800ff72 <__sflush_r+0x32>
 800ffe4:	2b1d      	cmp	r3, #29
 800ffe6:	d001      	beq.n	800ffec <__sflush_r+0xac>
 800ffe8:	2b16      	cmp	r3, #22
 800ffea:	d11e      	bne.n	801002a <__sflush_r+0xea>
 800ffec:	602f      	str	r7, [r5, #0]
 800ffee:	2000      	movs	r0, #0
 800fff0:	e022      	b.n	8010038 <__sflush_r+0xf8>
 800fff2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fff6:	b21b      	sxth	r3, r3
 800fff8:	e01b      	b.n	8010032 <__sflush_r+0xf2>
 800fffa:	690f      	ldr	r7, [r1, #16]
 800fffc:	2f00      	cmp	r7, #0
 800fffe:	d0f6      	beq.n	800ffee <__sflush_r+0xae>
 8010000:	0793      	lsls	r3, r2, #30
 8010002:	680e      	ldr	r6, [r1, #0]
 8010004:	bf08      	it	eq
 8010006:	694b      	ldreq	r3, [r1, #20]
 8010008:	600f      	str	r7, [r1, #0]
 801000a:	bf18      	it	ne
 801000c:	2300      	movne	r3, #0
 801000e:	eba6 0807 	sub.w	r8, r6, r7
 8010012:	608b      	str	r3, [r1, #8]
 8010014:	f1b8 0f00 	cmp.w	r8, #0
 8010018:	dde9      	ble.n	800ffee <__sflush_r+0xae>
 801001a:	6a21      	ldr	r1, [r4, #32]
 801001c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801001e:	4643      	mov	r3, r8
 8010020:	463a      	mov	r2, r7
 8010022:	4628      	mov	r0, r5
 8010024:	47b0      	blx	r6
 8010026:	2800      	cmp	r0, #0
 8010028:	dc08      	bgt.n	801003c <__sflush_r+0xfc>
 801002a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801002e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010032:	81a3      	strh	r3, [r4, #12]
 8010034:	f04f 30ff 	mov.w	r0, #4294967295
 8010038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801003c:	4407      	add	r7, r0
 801003e:	eba8 0800 	sub.w	r8, r8, r0
 8010042:	e7e7      	b.n	8010014 <__sflush_r+0xd4>
 8010044:	20400001 	.word	0x20400001

08010048 <_fflush_r>:
 8010048:	b538      	push	{r3, r4, r5, lr}
 801004a:	690b      	ldr	r3, [r1, #16]
 801004c:	4605      	mov	r5, r0
 801004e:	460c      	mov	r4, r1
 8010050:	b913      	cbnz	r3, 8010058 <_fflush_r+0x10>
 8010052:	2500      	movs	r5, #0
 8010054:	4628      	mov	r0, r5
 8010056:	bd38      	pop	{r3, r4, r5, pc}
 8010058:	b118      	cbz	r0, 8010062 <_fflush_r+0x1a>
 801005a:	6a03      	ldr	r3, [r0, #32]
 801005c:	b90b      	cbnz	r3, 8010062 <_fflush_r+0x1a>
 801005e:	f7fd fa8f 	bl	800d580 <__sinit>
 8010062:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010066:	2b00      	cmp	r3, #0
 8010068:	d0f3      	beq.n	8010052 <_fflush_r+0xa>
 801006a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801006c:	07d0      	lsls	r0, r2, #31
 801006e:	d404      	bmi.n	801007a <_fflush_r+0x32>
 8010070:	0599      	lsls	r1, r3, #22
 8010072:	d402      	bmi.n	801007a <_fflush_r+0x32>
 8010074:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010076:	f7fd fc30 	bl	800d8da <__retarget_lock_acquire_recursive>
 801007a:	4628      	mov	r0, r5
 801007c:	4621      	mov	r1, r4
 801007e:	f7ff ff5f 	bl	800ff40 <__sflush_r>
 8010082:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010084:	07da      	lsls	r2, r3, #31
 8010086:	4605      	mov	r5, r0
 8010088:	d4e4      	bmi.n	8010054 <_fflush_r+0xc>
 801008a:	89a3      	ldrh	r3, [r4, #12]
 801008c:	059b      	lsls	r3, r3, #22
 801008e:	d4e1      	bmi.n	8010054 <_fflush_r+0xc>
 8010090:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010092:	f7fd fc23 	bl	800d8dc <__retarget_lock_release_recursive>
 8010096:	e7dd      	b.n	8010054 <_fflush_r+0xc>

08010098 <memmove>:
 8010098:	4288      	cmp	r0, r1
 801009a:	b510      	push	{r4, lr}
 801009c:	eb01 0402 	add.w	r4, r1, r2
 80100a0:	d902      	bls.n	80100a8 <memmove+0x10>
 80100a2:	4284      	cmp	r4, r0
 80100a4:	4623      	mov	r3, r4
 80100a6:	d807      	bhi.n	80100b8 <memmove+0x20>
 80100a8:	1e43      	subs	r3, r0, #1
 80100aa:	42a1      	cmp	r1, r4
 80100ac:	d008      	beq.n	80100c0 <memmove+0x28>
 80100ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80100b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80100b6:	e7f8      	b.n	80100aa <memmove+0x12>
 80100b8:	4402      	add	r2, r0
 80100ba:	4601      	mov	r1, r0
 80100bc:	428a      	cmp	r2, r1
 80100be:	d100      	bne.n	80100c2 <memmove+0x2a>
 80100c0:	bd10      	pop	{r4, pc}
 80100c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80100c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80100ca:	e7f7      	b.n	80100bc <memmove+0x24>

080100cc <strncmp>:
 80100cc:	b510      	push	{r4, lr}
 80100ce:	b16a      	cbz	r2, 80100ec <strncmp+0x20>
 80100d0:	3901      	subs	r1, #1
 80100d2:	1884      	adds	r4, r0, r2
 80100d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80100d8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80100dc:	429a      	cmp	r2, r3
 80100de:	d103      	bne.n	80100e8 <strncmp+0x1c>
 80100e0:	42a0      	cmp	r0, r4
 80100e2:	d001      	beq.n	80100e8 <strncmp+0x1c>
 80100e4:	2a00      	cmp	r2, #0
 80100e6:	d1f5      	bne.n	80100d4 <strncmp+0x8>
 80100e8:	1ad0      	subs	r0, r2, r3
 80100ea:	bd10      	pop	{r4, pc}
 80100ec:	4610      	mov	r0, r2
 80100ee:	e7fc      	b.n	80100ea <strncmp+0x1e>

080100f0 <_sbrk_r>:
 80100f0:	b538      	push	{r3, r4, r5, lr}
 80100f2:	4d06      	ldr	r5, [pc, #24]	@ (801010c <_sbrk_r+0x1c>)
 80100f4:	2300      	movs	r3, #0
 80100f6:	4604      	mov	r4, r0
 80100f8:	4608      	mov	r0, r1
 80100fa:	602b      	str	r3, [r5, #0]
 80100fc:	f7f1 fe44 	bl	8001d88 <_sbrk>
 8010100:	1c43      	adds	r3, r0, #1
 8010102:	d102      	bne.n	801010a <_sbrk_r+0x1a>
 8010104:	682b      	ldr	r3, [r5, #0]
 8010106:	b103      	cbz	r3, 801010a <_sbrk_r+0x1a>
 8010108:	6023      	str	r3, [r4, #0]
 801010a:	bd38      	pop	{r3, r4, r5, pc}
 801010c:	240050a8 	.word	0x240050a8

08010110 <nan>:
 8010110:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010118 <nan+0x8>
 8010114:	4770      	bx	lr
 8010116:	bf00      	nop
 8010118:	00000000 	.word	0x00000000
 801011c:	7ff80000 	.word	0x7ff80000

08010120 <__assert_func>:
 8010120:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010122:	4614      	mov	r4, r2
 8010124:	461a      	mov	r2, r3
 8010126:	4b09      	ldr	r3, [pc, #36]	@ (801014c <__assert_func+0x2c>)
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	4605      	mov	r5, r0
 801012c:	68d8      	ldr	r0, [r3, #12]
 801012e:	b14c      	cbz	r4, 8010144 <__assert_func+0x24>
 8010130:	4b07      	ldr	r3, [pc, #28]	@ (8010150 <__assert_func+0x30>)
 8010132:	9100      	str	r1, [sp, #0]
 8010134:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010138:	4906      	ldr	r1, [pc, #24]	@ (8010154 <__assert_func+0x34>)
 801013a:	462b      	mov	r3, r5
 801013c:	f000 fba8 	bl	8010890 <fiprintf>
 8010140:	f000 fbb8 	bl	80108b4 <abort>
 8010144:	4b04      	ldr	r3, [pc, #16]	@ (8010158 <__assert_func+0x38>)
 8010146:	461c      	mov	r4, r3
 8010148:	e7f3      	b.n	8010132 <__assert_func+0x12>
 801014a:	bf00      	nop
 801014c:	24000020 	.word	0x24000020
 8010150:	08011236 	.word	0x08011236
 8010154:	08011243 	.word	0x08011243
 8010158:	08011271 	.word	0x08011271

0801015c <_calloc_r>:
 801015c:	b570      	push	{r4, r5, r6, lr}
 801015e:	fba1 5402 	umull	r5, r4, r1, r2
 8010162:	b934      	cbnz	r4, 8010172 <_calloc_r+0x16>
 8010164:	4629      	mov	r1, r5
 8010166:	f7fe fa29 	bl	800e5bc <_malloc_r>
 801016a:	4606      	mov	r6, r0
 801016c:	b928      	cbnz	r0, 801017a <_calloc_r+0x1e>
 801016e:	4630      	mov	r0, r6
 8010170:	bd70      	pop	{r4, r5, r6, pc}
 8010172:	220c      	movs	r2, #12
 8010174:	6002      	str	r2, [r0, #0]
 8010176:	2600      	movs	r6, #0
 8010178:	e7f9      	b.n	801016e <_calloc_r+0x12>
 801017a:	462a      	mov	r2, r5
 801017c:	4621      	mov	r1, r4
 801017e:	f7fd fad0 	bl	800d722 <memset>
 8010182:	e7f4      	b.n	801016e <_calloc_r+0x12>

08010184 <rshift>:
 8010184:	6903      	ldr	r3, [r0, #16]
 8010186:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801018a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801018e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010192:	f100 0414 	add.w	r4, r0, #20
 8010196:	dd45      	ble.n	8010224 <rshift+0xa0>
 8010198:	f011 011f 	ands.w	r1, r1, #31
 801019c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80101a0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80101a4:	d10c      	bne.n	80101c0 <rshift+0x3c>
 80101a6:	f100 0710 	add.w	r7, r0, #16
 80101aa:	4629      	mov	r1, r5
 80101ac:	42b1      	cmp	r1, r6
 80101ae:	d334      	bcc.n	801021a <rshift+0x96>
 80101b0:	1a9b      	subs	r3, r3, r2
 80101b2:	009b      	lsls	r3, r3, #2
 80101b4:	1eea      	subs	r2, r5, #3
 80101b6:	4296      	cmp	r6, r2
 80101b8:	bf38      	it	cc
 80101ba:	2300      	movcc	r3, #0
 80101bc:	4423      	add	r3, r4
 80101be:	e015      	b.n	80101ec <rshift+0x68>
 80101c0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80101c4:	f1c1 0820 	rsb	r8, r1, #32
 80101c8:	40cf      	lsrs	r7, r1
 80101ca:	f105 0e04 	add.w	lr, r5, #4
 80101ce:	46a1      	mov	r9, r4
 80101d0:	4576      	cmp	r6, lr
 80101d2:	46f4      	mov	ip, lr
 80101d4:	d815      	bhi.n	8010202 <rshift+0x7e>
 80101d6:	1a9a      	subs	r2, r3, r2
 80101d8:	0092      	lsls	r2, r2, #2
 80101da:	3a04      	subs	r2, #4
 80101dc:	3501      	adds	r5, #1
 80101de:	42ae      	cmp	r6, r5
 80101e0:	bf38      	it	cc
 80101e2:	2200      	movcc	r2, #0
 80101e4:	18a3      	adds	r3, r4, r2
 80101e6:	50a7      	str	r7, [r4, r2]
 80101e8:	b107      	cbz	r7, 80101ec <rshift+0x68>
 80101ea:	3304      	adds	r3, #4
 80101ec:	1b1a      	subs	r2, r3, r4
 80101ee:	42a3      	cmp	r3, r4
 80101f0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80101f4:	bf08      	it	eq
 80101f6:	2300      	moveq	r3, #0
 80101f8:	6102      	str	r2, [r0, #16]
 80101fa:	bf08      	it	eq
 80101fc:	6143      	streq	r3, [r0, #20]
 80101fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010202:	f8dc c000 	ldr.w	ip, [ip]
 8010206:	fa0c fc08 	lsl.w	ip, ip, r8
 801020a:	ea4c 0707 	orr.w	r7, ip, r7
 801020e:	f849 7b04 	str.w	r7, [r9], #4
 8010212:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010216:	40cf      	lsrs	r7, r1
 8010218:	e7da      	b.n	80101d0 <rshift+0x4c>
 801021a:	f851 cb04 	ldr.w	ip, [r1], #4
 801021e:	f847 cf04 	str.w	ip, [r7, #4]!
 8010222:	e7c3      	b.n	80101ac <rshift+0x28>
 8010224:	4623      	mov	r3, r4
 8010226:	e7e1      	b.n	80101ec <rshift+0x68>

08010228 <__hexdig_fun>:
 8010228:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801022c:	2b09      	cmp	r3, #9
 801022e:	d802      	bhi.n	8010236 <__hexdig_fun+0xe>
 8010230:	3820      	subs	r0, #32
 8010232:	b2c0      	uxtb	r0, r0
 8010234:	4770      	bx	lr
 8010236:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801023a:	2b05      	cmp	r3, #5
 801023c:	d801      	bhi.n	8010242 <__hexdig_fun+0x1a>
 801023e:	3847      	subs	r0, #71	@ 0x47
 8010240:	e7f7      	b.n	8010232 <__hexdig_fun+0xa>
 8010242:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8010246:	2b05      	cmp	r3, #5
 8010248:	d801      	bhi.n	801024e <__hexdig_fun+0x26>
 801024a:	3827      	subs	r0, #39	@ 0x27
 801024c:	e7f1      	b.n	8010232 <__hexdig_fun+0xa>
 801024e:	2000      	movs	r0, #0
 8010250:	4770      	bx	lr
	...

08010254 <__gethex>:
 8010254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010258:	b085      	sub	sp, #20
 801025a:	468a      	mov	sl, r1
 801025c:	9302      	str	r3, [sp, #8]
 801025e:	680b      	ldr	r3, [r1, #0]
 8010260:	9001      	str	r0, [sp, #4]
 8010262:	4690      	mov	r8, r2
 8010264:	1c9c      	adds	r4, r3, #2
 8010266:	46a1      	mov	r9, r4
 8010268:	f814 0b01 	ldrb.w	r0, [r4], #1
 801026c:	2830      	cmp	r0, #48	@ 0x30
 801026e:	d0fa      	beq.n	8010266 <__gethex+0x12>
 8010270:	eba9 0303 	sub.w	r3, r9, r3
 8010274:	f1a3 0b02 	sub.w	fp, r3, #2
 8010278:	f7ff ffd6 	bl	8010228 <__hexdig_fun>
 801027c:	4605      	mov	r5, r0
 801027e:	2800      	cmp	r0, #0
 8010280:	d168      	bne.n	8010354 <__gethex+0x100>
 8010282:	49a0      	ldr	r1, [pc, #640]	@ (8010504 <__gethex+0x2b0>)
 8010284:	2201      	movs	r2, #1
 8010286:	4648      	mov	r0, r9
 8010288:	f7ff ff20 	bl	80100cc <strncmp>
 801028c:	4607      	mov	r7, r0
 801028e:	2800      	cmp	r0, #0
 8010290:	d167      	bne.n	8010362 <__gethex+0x10e>
 8010292:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010296:	4626      	mov	r6, r4
 8010298:	f7ff ffc6 	bl	8010228 <__hexdig_fun>
 801029c:	2800      	cmp	r0, #0
 801029e:	d062      	beq.n	8010366 <__gethex+0x112>
 80102a0:	4623      	mov	r3, r4
 80102a2:	7818      	ldrb	r0, [r3, #0]
 80102a4:	2830      	cmp	r0, #48	@ 0x30
 80102a6:	4699      	mov	r9, r3
 80102a8:	f103 0301 	add.w	r3, r3, #1
 80102ac:	d0f9      	beq.n	80102a2 <__gethex+0x4e>
 80102ae:	f7ff ffbb 	bl	8010228 <__hexdig_fun>
 80102b2:	fab0 f580 	clz	r5, r0
 80102b6:	096d      	lsrs	r5, r5, #5
 80102b8:	f04f 0b01 	mov.w	fp, #1
 80102bc:	464a      	mov	r2, r9
 80102be:	4616      	mov	r6, r2
 80102c0:	3201      	adds	r2, #1
 80102c2:	7830      	ldrb	r0, [r6, #0]
 80102c4:	f7ff ffb0 	bl	8010228 <__hexdig_fun>
 80102c8:	2800      	cmp	r0, #0
 80102ca:	d1f8      	bne.n	80102be <__gethex+0x6a>
 80102cc:	498d      	ldr	r1, [pc, #564]	@ (8010504 <__gethex+0x2b0>)
 80102ce:	2201      	movs	r2, #1
 80102d0:	4630      	mov	r0, r6
 80102d2:	f7ff fefb 	bl	80100cc <strncmp>
 80102d6:	2800      	cmp	r0, #0
 80102d8:	d13f      	bne.n	801035a <__gethex+0x106>
 80102da:	b944      	cbnz	r4, 80102ee <__gethex+0x9a>
 80102dc:	1c74      	adds	r4, r6, #1
 80102de:	4622      	mov	r2, r4
 80102e0:	4616      	mov	r6, r2
 80102e2:	3201      	adds	r2, #1
 80102e4:	7830      	ldrb	r0, [r6, #0]
 80102e6:	f7ff ff9f 	bl	8010228 <__hexdig_fun>
 80102ea:	2800      	cmp	r0, #0
 80102ec:	d1f8      	bne.n	80102e0 <__gethex+0x8c>
 80102ee:	1ba4      	subs	r4, r4, r6
 80102f0:	00a7      	lsls	r7, r4, #2
 80102f2:	7833      	ldrb	r3, [r6, #0]
 80102f4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80102f8:	2b50      	cmp	r3, #80	@ 0x50
 80102fa:	d13e      	bne.n	801037a <__gethex+0x126>
 80102fc:	7873      	ldrb	r3, [r6, #1]
 80102fe:	2b2b      	cmp	r3, #43	@ 0x2b
 8010300:	d033      	beq.n	801036a <__gethex+0x116>
 8010302:	2b2d      	cmp	r3, #45	@ 0x2d
 8010304:	d034      	beq.n	8010370 <__gethex+0x11c>
 8010306:	1c71      	adds	r1, r6, #1
 8010308:	2400      	movs	r4, #0
 801030a:	7808      	ldrb	r0, [r1, #0]
 801030c:	f7ff ff8c 	bl	8010228 <__hexdig_fun>
 8010310:	1e43      	subs	r3, r0, #1
 8010312:	b2db      	uxtb	r3, r3
 8010314:	2b18      	cmp	r3, #24
 8010316:	d830      	bhi.n	801037a <__gethex+0x126>
 8010318:	f1a0 0210 	sub.w	r2, r0, #16
 801031c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010320:	f7ff ff82 	bl	8010228 <__hexdig_fun>
 8010324:	f100 3cff 	add.w	ip, r0, #4294967295
 8010328:	fa5f fc8c 	uxtb.w	ip, ip
 801032c:	f1bc 0f18 	cmp.w	ip, #24
 8010330:	f04f 030a 	mov.w	r3, #10
 8010334:	d91e      	bls.n	8010374 <__gethex+0x120>
 8010336:	b104      	cbz	r4, 801033a <__gethex+0xe6>
 8010338:	4252      	negs	r2, r2
 801033a:	4417      	add	r7, r2
 801033c:	f8ca 1000 	str.w	r1, [sl]
 8010340:	b1ed      	cbz	r5, 801037e <__gethex+0x12a>
 8010342:	f1bb 0f00 	cmp.w	fp, #0
 8010346:	bf0c      	ite	eq
 8010348:	2506      	moveq	r5, #6
 801034a:	2500      	movne	r5, #0
 801034c:	4628      	mov	r0, r5
 801034e:	b005      	add	sp, #20
 8010350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010354:	2500      	movs	r5, #0
 8010356:	462c      	mov	r4, r5
 8010358:	e7b0      	b.n	80102bc <__gethex+0x68>
 801035a:	2c00      	cmp	r4, #0
 801035c:	d1c7      	bne.n	80102ee <__gethex+0x9a>
 801035e:	4627      	mov	r7, r4
 8010360:	e7c7      	b.n	80102f2 <__gethex+0x9e>
 8010362:	464e      	mov	r6, r9
 8010364:	462f      	mov	r7, r5
 8010366:	2501      	movs	r5, #1
 8010368:	e7c3      	b.n	80102f2 <__gethex+0x9e>
 801036a:	2400      	movs	r4, #0
 801036c:	1cb1      	adds	r1, r6, #2
 801036e:	e7cc      	b.n	801030a <__gethex+0xb6>
 8010370:	2401      	movs	r4, #1
 8010372:	e7fb      	b.n	801036c <__gethex+0x118>
 8010374:	fb03 0002 	mla	r0, r3, r2, r0
 8010378:	e7ce      	b.n	8010318 <__gethex+0xc4>
 801037a:	4631      	mov	r1, r6
 801037c:	e7de      	b.n	801033c <__gethex+0xe8>
 801037e:	eba6 0309 	sub.w	r3, r6, r9
 8010382:	3b01      	subs	r3, #1
 8010384:	4629      	mov	r1, r5
 8010386:	2b07      	cmp	r3, #7
 8010388:	dc0a      	bgt.n	80103a0 <__gethex+0x14c>
 801038a:	9801      	ldr	r0, [sp, #4]
 801038c:	f7fe f9a2 	bl	800e6d4 <_Balloc>
 8010390:	4604      	mov	r4, r0
 8010392:	b940      	cbnz	r0, 80103a6 <__gethex+0x152>
 8010394:	4b5c      	ldr	r3, [pc, #368]	@ (8010508 <__gethex+0x2b4>)
 8010396:	4602      	mov	r2, r0
 8010398:	21e4      	movs	r1, #228	@ 0xe4
 801039a:	485c      	ldr	r0, [pc, #368]	@ (801050c <__gethex+0x2b8>)
 801039c:	f7ff fec0 	bl	8010120 <__assert_func>
 80103a0:	3101      	adds	r1, #1
 80103a2:	105b      	asrs	r3, r3, #1
 80103a4:	e7ef      	b.n	8010386 <__gethex+0x132>
 80103a6:	f100 0a14 	add.w	sl, r0, #20
 80103aa:	2300      	movs	r3, #0
 80103ac:	4655      	mov	r5, sl
 80103ae:	469b      	mov	fp, r3
 80103b0:	45b1      	cmp	r9, r6
 80103b2:	d337      	bcc.n	8010424 <__gethex+0x1d0>
 80103b4:	f845 bb04 	str.w	fp, [r5], #4
 80103b8:	eba5 050a 	sub.w	r5, r5, sl
 80103bc:	10ad      	asrs	r5, r5, #2
 80103be:	6125      	str	r5, [r4, #16]
 80103c0:	4658      	mov	r0, fp
 80103c2:	f7fe fa79 	bl	800e8b8 <__hi0bits>
 80103c6:	016d      	lsls	r5, r5, #5
 80103c8:	f8d8 6000 	ldr.w	r6, [r8]
 80103cc:	1a2d      	subs	r5, r5, r0
 80103ce:	42b5      	cmp	r5, r6
 80103d0:	dd54      	ble.n	801047c <__gethex+0x228>
 80103d2:	1bad      	subs	r5, r5, r6
 80103d4:	4629      	mov	r1, r5
 80103d6:	4620      	mov	r0, r4
 80103d8:	f7fe fe02 	bl	800efe0 <__any_on>
 80103dc:	4681      	mov	r9, r0
 80103de:	b178      	cbz	r0, 8010400 <__gethex+0x1ac>
 80103e0:	1e6b      	subs	r3, r5, #1
 80103e2:	1159      	asrs	r1, r3, #5
 80103e4:	f003 021f 	and.w	r2, r3, #31
 80103e8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80103ec:	f04f 0901 	mov.w	r9, #1
 80103f0:	fa09 f202 	lsl.w	r2, r9, r2
 80103f4:	420a      	tst	r2, r1
 80103f6:	d003      	beq.n	8010400 <__gethex+0x1ac>
 80103f8:	454b      	cmp	r3, r9
 80103fa:	dc36      	bgt.n	801046a <__gethex+0x216>
 80103fc:	f04f 0902 	mov.w	r9, #2
 8010400:	4629      	mov	r1, r5
 8010402:	4620      	mov	r0, r4
 8010404:	f7ff febe 	bl	8010184 <rshift>
 8010408:	442f      	add	r7, r5
 801040a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801040e:	42bb      	cmp	r3, r7
 8010410:	da42      	bge.n	8010498 <__gethex+0x244>
 8010412:	9801      	ldr	r0, [sp, #4]
 8010414:	4621      	mov	r1, r4
 8010416:	f7fe f99d 	bl	800e754 <_Bfree>
 801041a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801041c:	2300      	movs	r3, #0
 801041e:	6013      	str	r3, [r2, #0]
 8010420:	25a3      	movs	r5, #163	@ 0xa3
 8010422:	e793      	b.n	801034c <__gethex+0xf8>
 8010424:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010428:	2a2e      	cmp	r2, #46	@ 0x2e
 801042a:	d012      	beq.n	8010452 <__gethex+0x1fe>
 801042c:	2b20      	cmp	r3, #32
 801042e:	d104      	bne.n	801043a <__gethex+0x1e6>
 8010430:	f845 bb04 	str.w	fp, [r5], #4
 8010434:	f04f 0b00 	mov.w	fp, #0
 8010438:	465b      	mov	r3, fp
 801043a:	7830      	ldrb	r0, [r6, #0]
 801043c:	9303      	str	r3, [sp, #12]
 801043e:	f7ff fef3 	bl	8010228 <__hexdig_fun>
 8010442:	9b03      	ldr	r3, [sp, #12]
 8010444:	f000 000f 	and.w	r0, r0, #15
 8010448:	4098      	lsls	r0, r3
 801044a:	ea4b 0b00 	orr.w	fp, fp, r0
 801044e:	3304      	adds	r3, #4
 8010450:	e7ae      	b.n	80103b0 <__gethex+0x15c>
 8010452:	45b1      	cmp	r9, r6
 8010454:	d8ea      	bhi.n	801042c <__gethex+0x1d8>
 8010456:	492b      	ldr	r1, [pc, #172]	@ (8010504 <__gethex+0x2b0>)
 8010458:	9303      	str	r3, [sp, #12]
 801045a:	2201      	movs	r2, #1
 801045c:	4630      	mov	r0, r6
 801045e:	f7ff fe35 	bl	80100cc <strncmp>
 8010462:	9b03      	ldr	r3, [sp, #12]
 8010464:	2800      	cmp	r0, #0
 8010466:	d1e1      	bne.n	801042c <__gethex+0x1d8>
 8010468:	e7a2      	b.n	80103b0 <__gethex+0x15c>
 801046a:	1ea9      	subs	r1, r5, #2
 801046c:	4620      	mov	r0, r4
 801046e:	f7fe fdb7 	bl	800efe0 <__any_on>
 8010472:	2800      	cmp	r0, #0
 8010474:	d0c2      	beq.n	80103fc <__gethex+0x1a8>
 8010476:	f04f 0903 	mov.w	r9, #3
 801047a:	e7c1      	b.n	8010400 <__gethex+0x1ac>
 801047c:	da09      	bge.n	8010492 <__gethex+0x23e>
 801047e:	1b75      	subs	r5, r6, r5
 8010480:	4621      	mov	r1, r4
 8010482:	9801      	ldr	r0, [sp, #4]
 8010484:	462a      	mov	r2, r5
 8010486:	f7fe fb75 	bl	800eb74 <__lshift>
 801048a:	1b7f      	subs	r7, r7, r5
 801048c:	4604      	mov	r4, r0
 801048e:	f100 0a14 	add.w	sl, r0, #20
 8010492:	f04f 0900 	mov.w	r9, #0
 8010496:	e7b8      	b.n	801040a <__gethex+0x1b6>
 8010498:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801049c:	42bd      	cmp	r5, r7
 801049e:	dd6f      	ble.n	8010580 <__gethex+0x32c>
 80104a0:	1bed      	subs	r5, r5, r7
 80104a2:	42ae      	cmp	r6, r5
 80104a4:	dc34      	bgt.n	8010510 <__gethex+0x2bc>
 80104a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80104aa:	2b02      	cmp	r3, #2
 80104ac:	d022      	beq.n	80104f4 <__gethex+0x2a0>
 80104ae:	2b03      	cmp	r3, #3
 80104b0:	d024      	beq.n	80104fc <__gethex+0x2a8>
 80104b2:	2b01      	cmp	r3, #1
 80104b4:	d115      	bne.n	80104e2 <__gethex+0x28e>
 80104b6:	42ae      	cmp	r6, r5
 80104b8:	d113      	bne.n	80104e2 <__gethex+0x28e>
 80104ba:	2e01      	cmp	r6, #1
 80104bc:	d10b      	bne.n	80104d6 <__gethex+0x282>
 80104be:	9a02      	ldr	r2, [sp, #8]
 80104c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80104c4:	6013      	str	r3, [r2, #0]
 80104c6:	2301      	movs	r3, #1
 80104c8:	6123      	str	r3, [r4, #16]
 80104ca:	f8ca 3000 	str.w	r3, [sl]
 80104ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80104d0:	2562      	movs	r5, #98	@ 0x62
 80104d2:	601c      	str	r4, [r3, #0]
 80104d4:	e73a      	b.n	801034c <__gethex+0xf8>
 80104d6:	1e71      	subs	r1, r6, #1
 80104d8:	4620      	mov	r0, r4
 80104da:	f7fe fd81 	bl	800efe0 <__any_on>
 80104de:	2800      	cmp	r0, #0
 80104e0:	d1ed      	bne.n	80104be <__gethex+0x26a>
 80104e2:	9801      	ldr	r0, [sp, #4]
 80104e4:	4621      	mov	r1, r4
 80104e6:	f7fe f935 	bl	800e754 <_Bfree>
 80104ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80104ec:	2300      	movs	r3, #0
 80104ee:	6013      	str	r3, [r2, #0]
 80104f0:	2550      	movs	r5, #80	@ 0x50
 80104f2:	e72b      	b.n	801034c <__gethex+0xf8>
 80104f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	d1f3      	bne.n	80104e2 <__gethex+0x28e>
 80104fa:	e7e0      	b.n	80104be <__gethex+0x26a>
 80104fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d1dd      	bne.n	80104be <__gethex+0x26a>
 8010502:	e7ee      	b.n	80104e2 <__gethex+0x28e>
 8010504:	0801121b 	.word	0x0801121b
 8010508:	080111b1 	.word	0x080111b1
 801050c:	08011272 	.word	0x08011272
 8010510:	1e6f      	subs	r7, r5, #1
 8010512:	f1b9 0f00 	cmp.w	r9, #0
 8010516:	d130      	bne.n	801057a <__gethex+0x326>
 8010518:	b127      	cbz	r7, 8010524 <__gethex+0x2d0>
 801051a:	4639      	mov	r1, r7
 801051c:	4620      	mov	r0, r4
 801051e:	f7fe fd5f 	bl	800efe0 <__any_on>
 8010522:	4681      	mov	r9, r0
 8010524:	117a      	asrs	r2, r7, #5
 8010526:	2301      	movs	r3, #1
 8010528:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801052c:	f007 071f 	and.w	r7, r7, #31
 8010530:	40bb      	lsls	r3, r7
 8010532:	4213      	tst	r3, r2
 8010534:	4629      	mov	r1, r5
 8010536:	4620      	mov	r0, r4
 8010538:	bf18      	it	ne
 801053a:	f049 0902 	orrne.w	r9, r9, #2
 801053e:	f7ff fe21 	bl	8010184 <rshift>
 8010542:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8010546:	1b76      	subs	r6, r6, r5
 8010548:	2502      	movs	r5, #2
 801054a:	f1b9 0f00 	cmp.w	r9, #0
 801054e:	d047      	beq.n	80105e0 <__gethex+0x38c>
 8010550:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010554:	2b02      	cmp	r3, #2
 8010556:	d015      	beq.n	8010584 <__gethex+0x330>
 8010558:	2b03      	cmp	r3, #3
 801055a:	d017      	beq.n	801058c <__gethex+0x338>
 801055c:	2b01      	cmp	r3, #1
 801055e:	d109      	bne.n	8010574 <__gethex+0x320>
 8010560:	f019 0f02 	tst.w	r9, #2
 8010564:	d006      	beq.n	8010574 <__gethex+0x320>
 8010566:	f8da 3000 	ldr.w	r3, [sl]
 801056a:	ea49 0903 	orr.w	r9, r9, r3
 801056e:	f019 0f01 	tst.w	r9, #1
 8010572:	d10e      	bne.n	8010592 <__gethex+0x33e>
 8010574:	f045 0510 	orr.w	r5, r5, #16
 8010578:	e032      	b.n	80105e0 <__gethex+0x38c>
 801057a:	f04f 0901 	mov.w	r9, #1
 801057e:	e7d1      	b.n	8010524 <__gethex+0x2d0>
 8010580:	2501      	movs	r5, #1
 8010582:	e7e2      	b.n	801054a <__gethex+0x2f6>
 8010584:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010586:	f1c3 0301 	rsb	r3, r3, #1
 801058a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801058c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801058e:	2b00      	cmp	r3, #0
 8010590:	d0f0      	beq.n	8010574 <__gethex+0x320>
 8010592:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010596:	f104 0314 	add.w	r3, r4, #20
 801059a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801059e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80105a2:	f04f 0c00 	mov.w	ip, #0
 80105a6:	4618      	mov	r0, r3
 80105a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80105ac:	f1b2 3fff 	cmp.w	r2, #4294967295
 80105b0:	d01b      	beq.n	80105ea <__gethex+0x396>
 80105b2:	3201      	adds	r2, #1
 80105b4:	6002      	str	r2, [r0, #0]
 80105b6:	2d02      	cmp	r5, #2
 80105b8:	f104 0314 	add.w	r3, r4, #20
 80105bc:	d13c      	bne.n	8010638 <__gethex+0x3e4>
 80105be:	f8d8 2000 	ldr.w	r2, [r8]
 80105c2:	3a01      	subs	r2, #1
 80105c4:	42b2      	cmp	r2, r6
 80105c6:	d109      	bne.n	80105dc <__gethex+0x388>
 80105c8:	1171      	asrs	r1, r6, #5
 80105ca:	2201      	movs	r2, #1
 80105cc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80105d0:	f006 061f 	and.w	r6, r6, #31
 80105d4:	fa02 f606 	lsl.w	r6, r2, r6
 80105d8:	421e      	tst	r6, r3
 80105da:	d13a      	bne.n	8010652 <__gethex+0x3fe>
 80105dc:	f045 0520 	orr.w	r5, r5, #32
 80105e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80105e2:	601c      	str	r4, [r3, #0]
 80105e4:	9b02      	ldr	r3, [sp, #8]
 80105e6:	601f      	str	r7, [r3, #0]
 80105e8:	e6b0      	b.n	801034c <__gethex+0xf8>
 80105ea:	4299      	cmp	r1, r3
 80105ec:	f843 cc04 	str.w	ip, [r3, #-4]
 80105f0:	d8d9      	bhi.n	80105a6 <__gethex+0x352>
 80105f2:	68a3      	ldr	r3, [r4, #8]
 80105f4:	459b      	cmp	fp, r3
 80105f6:	db17      	blt.n	8010628 <__gethex+0x3d4>
 80105f8:	6861      	ldr	r1, [r4, #4]
 80105fa:	9801      	ldr	r0, [sp, #4]
 80105fc:	3101      	adds	r1, #1
 80105fe:	f7fe f869 	bl	800e6d4 <_Balloc>
 8010602:	4681      	mov	r9, r0
 8010604:	b918      	cbnz	r0, 801060e <__gethex+0x3ba>
 8010606:	4b1a      	ldr	r3, [pc, #104]	@ (8010670 <__gethex+0x41c>)
 8010608:	4602      	mov	r2, r0
 801060a:	2184      	movs	r1, #132	@ 0x84
 801060c:	e6c5      	b.n	801039a <__gethex+0x146>
 801060e:	6922      	ldr	r2, [r4, #16]
 8010610:	3202      	adds	r2, #2
 8010612:	f104 010c 	add.w	r1, r4, #12
 8010616:	0092      	lsls	r2, r2, #2
 8010618:	300c      	adds	r0, #12
 801061a:	f7fd f960 	bl	800d8de <memcpy>
 801061e:	4621      	mov	r1, r4
 8010620:	9801      	ldr	r0, [sp, #4]
 8010622:	f7fe f897 	bl	800e754 <_Bfree>
 8010626:	464c      	mov	r4, r9
 8010628:	6923      	ldr	r3, [r4, #16]
 801062a:	1c5a      	adds	r2, r3, #1
 801062c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010630:	6122      	str	r2, [r4, #16]
 8010632:	2201      	movs	r2, #1
 8010634:	615a      	str	r2, [r3, #20]
 8010636:	e7be      	b.n	80105b6 <__gethex+0x362>
 8010638:	6922      	ldr	r2, [r4, #16]
 801063a:	455a      	cmp	r2, fp
 801063c:	dd0b      	ble.n	8010656 <__gethex+0x402>
 801063e:	2101      	movs	r1, #1
 8010640:	4620      	mov	r0, r4
 8010642:	f7ff fd9f 	bl	8010184 <rshift>
 8010646:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801064a:	3701      	adds	r7, #1
 801064c:	42bb      	cmp	r3, r7
 801064e:	f6ff aee0 	blt.w	8010412 <__gethex+0x1be>
 8010652:	2501      	movs	r5, #1
 8010654:	e7c2      	b.n	80105dc <__gethex+0x388>
 8010656:	f016 061f 	ands.w	r6, r6, #31
 801065a:	d0fa      	beq.n	8010652 <__gethex+0x3fe>
 801065c:	4453      	add	r3, sl
 801065e:	f1c6 0620 	rsb	r6, r6, #32
 8010662:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010666:	f7fe f927 	bl	800e8b8 <__hi0bits>
 801066a:	42b0      	cmp	r0, r6
 801066c:	dbe7      	blt.n	801063e <__gethex+0x3ea>
 801066e:	e7f0      	b.n	8010652 <__gethex+0x3fe>
 8010670:	080111b1 	.word	0x080111b1

08010674 <L_shift>:
 8010674:	f1c2 0208 	rsb	r2, r2, #8
 8010678:	0092      	lsls	r2, r2, #2
 801067a:	b570      	push	{r4, r5, r6, lr}
 801067c:	f1c2 0620 	rsb	r6, r2, #32
 8010680:	6843      	ldr	r3, [r0, #4]
 8010682:	6804      	ldr	r4, [r0, #0]
 8010684:	fa03 f506 	lsl.w	r5, r3, r6
 8010688:	432c      	orrs	r4, r5
 801068a:	40d3      	lsrs	r3, r2
 801068c:	6004      	str	r4, [r0, #0]
 801068e:	f840 3f04 	str.w	r3, [r0, #4]!
 8010692:	4288      	cmp	r0, r1
 8010694:	d3f4      	bcc.n	8010680 <L_shift+0xc>
 8010696:	bd70      	pop	{r4, r5, r6, pc}

08010698 <__match>:
 8010698:	b530      	push	{r4, r5, lr}
 801069a:	6803      	ldr	r3, [r0, #0]
 801069c:	3301      	adds	r3, #1
 801069e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80106a2:	b914      	cbnz	r4, 80106aa <__match+0x12>
 80106a4:	6003      	str	r3, [r0, #0]
 80106a6:	2001      	movs	r0, #1
 80106a8:	bd30      	pop	{r4, r5, pc}
 80106aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80106ae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80106b2:	2d19      	cmp	r5, #25
 80106b4:	bf98      	it	ls
 80106b6:	3220      	addls	r2, #32
 80106b8:	42a2      	cmp	r2, r4
 80106ba:	d0f0      	beq.n	801069e <__match+0x6>
 80106bc:	2000      	movs	r0, #0
 80106be:	e7f3      	b.n	80106a8 <__match+0x10>

080106c0 <__hexnan>:
 80106c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106c4:	680b      	ldr	r3, [r1, #0]
 80106c6:	6801      	ldr	r1, [r0, #0]
 80106c8:	115e      	asrs	r6, r3, #5
 80106ca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80106ce:	f013 031f 	ands.w	r3, r3, #31
 80106d2:	b087      	sub	sp, #28
 80106d4:	bf18      	it	ne
 80106d6:	3604      	addne	r6, #4
 80106d8:	2500      	movs	r5, #0
 80106da:	1f37      	subs	r7, r6, #4
 80106dc:	4682      	mov	sl, r0
 80106de:	4690      	mov	r8, r2
 80106e0:	9301      	str	r3, [sp, #4]
 80106e2:	f846 5c04 	str.w	r5, [r6, #-4]
 80106e6:	46b9      	mov	r9, r7
 80106e8:	463c      	mov	r4, r7
 80106ea:	9502      	str	r5, [sp, #8]
 80106ec:	46ab      	mov	fp, r5
 80106ee:	784a      	ldrb	r2, [r1, #1]
 80106f0:	1c4b      	adds	r3, r1, #1
 80106f2:	9303      	str	r3, [sp, #12]
 80106f4:	b342      	cbz	r2, 8010748 <__hexnan+0x88>
 80106f6:	4610      	mov	r0, r2
 80106f8:	9105      	str	r1, [sp, #20]
 80106fa:	9204      	str	r2, [sp, #16]
 80106fc:	f7ff fd94 	bl	8010228 <__hexdig_fun>
 8010700:	2800      	cmp	r0, #0
 8010702:	d151      	bne.n	80107a8 <__hexnan+0xe8>
 8010704:	9a04      	ldr	r2, [sp, #16]
 8010706:	9905      	ldr	r1, [sp, #20]
 8010708:	2a20      	cmp	r2, #32
 801070a:	d818      	bhi.n	801073e <__hexnan+0x7e>
 801070c:	9b02      	ldr	r3, [sp, #8]
 801070e:	459b      	cmp	fp, r3
 8010710:	dd13      	ble.n	801073a <__hexnan+0x7a>
 8010712:	454c      	cmp	r4, r9
 8010714:	d206      	bcs.n	8010724 <__hexnan+0x64>
 8010716:	2d07      	cmp	r5, #7
 8010718:	dc04      	bgt.n	8010724 <__hexnan+0x64>
 801071a:	462a      	mov	r2, r5
 801071c:	4649      	mov	r1, r9
 801071e:	4620      	mov	r0, r4
 8010720:	f7ff ffa8 	bl	8010674 <L_shift>
 8010724:	4544      	cmp	r4, r8
 8010726:	d952      	bls.n	80107ce <__hexnan+0x10e>
 8010728:	2300      	movs	r3, #0
 801072a:	f1a4 0904 	sub.w	r9, r4, #4
 801072e:	f844 3c04 	str.w	r3, [r4, #-4]
 8010732:	f8cd b008 	str.w	fp, [sp, #8]
 8010736:	464c      	mov	r4, r9
 8010738:	461d      	mov	r5, r3
 801073a:	9903      	ldr	r1, [sp, #12]
 801073c:	e7d7      	b.n	80106ee <__hexnan+0x2e>
 801073e:	2a29      	cmp	r2, #41	@ 0x29
 8010740:	d157      	bne.n	80107f2 <__hexnan+0x132>
 8010742:	3102      	adds	r1, #2
 8010744:	f8ca 1000 	str.w	r1, [sl]
 8010748:	f1bb 0f00 	cmp.w	fp, #0
 801074c:	d051      	beq.n	80107f2 <__hexnan+0x132>
 801074e:	454c      	cmp	r4, r9
 8010750:	d206      	bcs.n	8010760 <__hexnan+0xa0>
 8010752:	2d07      	cmp	r5, #7
 8010754:	dc04      	bgt.n	8010760 <__hexnan+0xa0>
 8010756:	462a      	mov	r2, r5
 8010758:	4649      	mov	r1, r9
 801075a:	4620      	mov	r0, r4
 801075c:	f7ff ff8a 	bl	8010674 <L_shift>
 8010760:	4544      	cmp	r4, r8
 8010762:	d936      	bls.n	80107d2 <__hexnan+0x112>
 8010764:	f1a8 0204 	sub.w	r2, r8, #4
 8010768:	4623      	mov	r3, r4
 801076a:	f853 1b04 	ldr.w	r1, [r3], #4
 801076e:	f842 1f04 	str.w	r1, [r2, #4]!
 8010772:	429f      	cmp	r7, r3
 8010774:	d2f9      	bcs.n	801076a <__hexnan+0xaa>
 8010776:	1b3b      	subs	r3, r7, r4
 8010778:	f023 0303 	bic.w	r3, r3, #3
 801077c:	3304      	adds	r3, #4
 801077e:	3401      	adds	r4, #1
 8010780:	3e03      	subs	r6, #3
 8010782:	42b4      	cmp	r4, r6
 8010784:	bf88      	it	hi
 8010786:	2304      	movhi	r3, #4
 8010788:	4443      	add	r3, r8
 801078a:	2200      	movs	r2, #0
 801078c:	f843 2b04 	str.w	r2, [r3], #4
 8010790:	429f      	cmp	r7, r3
 8010792:	d2fb      	bcs.n	801078c <__hexnan+0xcc>
 8010794:	683b      	ldr	r3, [r7, #0]
 8010796:	b91b      	cbnz	r3, 80107a0 <__hexnan+0xe0>
 8010798:	4547      	cmp	r7, r8
 801079a:	d128      	bne.n	80107ee <__hexnan+0x12e>
 801079c:	2301      	movs	r3, #1
 801079e:	603b      	str	r3, [r7, #0]
 80107a0:	2005      	movs	r0, #5
 80107a2:	b007      	add	sp, #28
 80107a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107a8:	3501      	adds	r5, #1
 80107aa:	2d08      	cmp	r5, #8
 80107ac:	f10b 0b01 	add.w	fp, fp, #1
 80107b0:	dd06      	ble.n	80107c0 <__hexnan+0x100>
 80107b2:	4544      	cmp	r4, r8
 80107b4:	d9c1      	bls.n	801073a <__hexnan+0x7a>
 80107b6:	2300      	movs	r3, #0
 80107b8:	f844 3c04 	str.w	r3, [r4, #-4]
 80107bc:	2501      	movs	r5, #1
 80107be:	3c04      	subs	r4, #4
 80107c0:	6822      	ldr	r2, [r4, #0]
 80107c2:	f000 000f 	and.w	r0, r0, #15
 80107c6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80107ca:	6020      	str	r0, [r4, #0]
 80107cc:	e7b5      	b.n	801073a <__hexnan+0x7a>
 80107ce:	2508      	movs	r5, #8
 80107d0:	e7b3      	b.n	801073a <__hexnan+0x7a>
 80107d2:	9b01      	ldr	r3, [sp, #4]
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	d0dd      	beq.n	8010794 <__hexnan+0xd4>
 80107d8:	f1c3 0320 	rsb	r3, r3, #32
 80107dc:	f04f 32ff 	mov.w	r2, #4294967295
 80107e0:	40da      	lsrs	r2, r3
 80107e2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80107e6:	4013      	ands	r3, r2
 80107e8:	f846 3c04 	str.w	r3, [r6, #-4]
 80107ec:	e7d2      	b.n	8010794 <__hexnan+0xd4>
 80107ee:	3f04      	subs	r7, #4
 80107f0:	e7d0      	b.n	8010794 <__hexnan+0xd4>
 80107f2:	2004      	movs	r0, #4
 80107f4:	e7d5      	b.n	80107a2 <__hexnan+0xe2>

080107f6 <__ascii_mbtowc>:
 80107f6:	b082      	sub	sp, #8
 80107f8:	b901      	cbnz	r1, 80107fc <__ascii_mbtowc+0x6>
 80107fa:	a901      	add	r1, sp, #4
 80107fc:	b142      	cbz	r2, 8010810 <__ascii_mbtowc+0x1a>
 80107fe:	b14b      	cbz	r3, 8010814 <__ascii_mbtowc+0x1e>
 8010800:	7813      	ldrb	r3, [r2, #0]
 8010802:	600b      	str	r3, [r1, #0]
 8010804:	7812      	ldrb	r2, [r2, #0]
 8010806:	1e10      	subs	r0, r2, #0
 8010808:	bf18      	it	ne
 801080a:	2001      	movne	r0, #1
 801080c:	b002      	add	sp, #8
 801080e:	4770      	bx	lr
 8010810:	4610      	mov	r0, r2
 8010812:	e7fb      	b.n	801080c <__ascii_mbtowc+0x16>
 8010814:	f06f 0001 	mvn.w	r0, #1
 8010818:	e7f8      	b.n	801080c <__ascii_mbtowc+0x16>

0801081a <_realloc_r>:
 801081a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801081e:	4607      	mov	r7, r0
 8010820:	4614      	mov	r4, r2
 8010822:	460d      	mov	r5, r1
 8010824:	b921      	cbnz	r1, 8010830 <_realloc_r+0x16>
 8010826:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801082a:	4611      	mov	r1, r2
 801082c:	f7fd bec6 	b.w	800e5bc <_malloc_r>
 8010830:	b92a      	cbnz	r2, 801083e <_realloc_r+0x24>
 8010832:	f7fd fe4f 	bl	800e4d4 <_free_r>
 8010836:	4625      	mov	r5, r4
 8010838:	4628      	mov	r0, r5
 801083a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801083e:	f000 f840 	bl	80108c2 <_malloc_usable_size_r>
 8010842:	4284      	cmp	r4, r0
 8010844:	4606      	mov	r6, r0
 8010846:	d802      	bhi.n	801084e <_realloc_r+0x34>
 8010848:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801084c:	d8f4      	bhi.n	8010838 <_realloc_r+0x1e>
 801084e:	4621      	mov	r1, r4
 8010850:	4638      	mov	r0, r7
 8010852:	f7fd feb3 	bl	800e5bc <_malloc_r>
 8010856:	4680      	mov	r8, r0
 8010858:	b908      	cbnz	r0, 801085e <_realloc_r+0x44>
 801085a:	4645      	mov	r5, r8
 801085c:	e7ec      	b.n	8010838 <_realloc_r+0x1e>
 801085e:	42b4      	cmp	r4, r6
 8010860:	4622      	mov	r2, r4
 8010862:	4629      	mov	r1, r5
 8010864:	bf28      	it	cs
 8010866:	4632      	movcs	r2, r6
 8010868:	f7fd f839 	bl	800d8de <memcpy>
 801086c:	4629      	mov	r1, r5
 801086e:	4638      	mov	r0, r7
 8010870:	f7fd fe30 	bl	800e4d4 <_free_r>
 8010874:	e7f1      	b.n	801085a <_realloc_r+0x40>

08010876 <__ascii_wctomb>:
 8010876:	4603      	mov	r3, r0
 8010878:	4608      	mov	r0, r1
 801087a:	b141      	cbz	r1, 801088e <__ascii_wctomb+0x18>
 801087c:	2aff      	cmp	r2, #255	@ 0xff
 801087e:	d904      	bls.n	801088a <__ascii_wctomb+0x14>
 8010880:	228a      	movs	r2, #138	@ 0x8a
 8010882:	601a      	str	r2, [r3, #0]
 8010884:	f04f 30ff 	mov.w	r0, #4294967295
 8010888:	4770      	bx	lr
 801088a:	700a      	strb	r2, [r1, #0]
 801088c:	2001      	movs	r0, #1
 801088e:	4770      	bx	lr

08010890 <fiprintf>:
 8010890:	b40e      	push	{r1, r2, r3}
 8010892:	b503      	push	{r0, r1, lr}
 8010894:	4601      	mov	r1, r0
 8010896:	ab03      	add	r3, sp, #12
 8010898:	4805      	ldr	r0, [pc, #20]	@ (80108b0 <fiprintf+0x20>)
 801089a:	f853 2b04 	ldr.w	r2, [r3], #4
 801089e:	6800      	ldr	r0, [r0, #0]
 80108a0:	9301      	str	r3, [sp, #4]
 80108a2:	f000 f83f 	bl	8010924 <_vfiprintf_r>
 80108a6:	b002      	add	sp, #8
 80108a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80108ac:	b003      	add	sp, #12
 80108ae:	4770      	bx	lr
 80108b0:	24000020 	.word	0x24000020

080108b4 <abort>:
 80108b4:	b508      	push	{r3, lr}
 80108b6:	2006      	movs	r0, #6
 80108b8:	f000 fa08 	bl	8010ccc <raise>
 80108bc:	2001      	movs	r0, #1
 80108be:	f7f1 f9eb 	bl	8001c98 <_exit>

080108c2 <_malloc_usable_size_r>:
 80108c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80108c6:	1f18      	subs	r0, r3, #4
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	bfbc      	itt	lt
 80108cc:	580b      	ldrlt	r3, [r1, r0]
 80108ce:	18c0      	addlt	r0, r0, r3
 80108d0:	4770      	bx	lr

080108d2 <__sfputc_r>:
 80108d2:	6893      	ldr	r3, [r2, #8]
 80108d4:	3b01      	subs	r3, #1
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	b410      	push	{r4}
 80108da:	6093      	str	r3, [r2, #8]
 80108dc:	da08      	bge.n	80108f0 <__sfputc_r+0x1e>
 80108de:	6994      	ldr	r4, [r2, #24]
 80108e0:	42a3      	cmp	r3, r4
 80108e2:	db01      	blt.n	80108e8 <__sfputc_r+0x16>
 80108e4:	290a      	cmp	r1, #10
 80108e6:	d103      	bne.n	80108f0 <__sfputc_r+0x1e>
 80108e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80108ec:	f000 b932 	b.w	8010b54 <__swbuf_r>
 80108f0:	6813      	ldr	r3, [r2, #0]
 80108f2:	1c58      	adds	r0, r3, #1
 80108f4:	6010      	str	r0, [r2, #0]
 80108f6:	7019      	strb	r1, [r3, #0]
 80108f8:	4608      	mov	r0, r1
 80108fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80108fe:	4770      	bx	lr

08010900 <__sfputs_r>:
 8010900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010902:	4606      	mov	r6, r0
 8010904:	460f      	mov	r7, r1
 8010906:	4614      	mov	r4, r2
 8010908:	18d5      	adds	r5, r2, r3
 801090a:	42ac      	cmp	r4, r5
 801090c:	d101      	bne.n	8010912 <__sfputs_r+0x12>
 801090e:	2000      	movs	r0, #0
 8010910:	e007      	b.n	8010922 <__sfputs_r+0x22>
 8010912:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010916:	463a      	mov	r2, r7
 8010918:	4630      	mov	r0, r6
 801091a:	f7ff ffda 	bl	80108d2 <__sfputc_r>
 801091e:	1c43      	adds	r3, r0, #1
 8010920:	d1f3      	bne.n	801090a <__sfputs_r+0xa>
 8010922:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010924 <_vfiprintf_r>:
 8010924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010928:	460d      	mov	r5, r1
 801092a:	b09d      	sub	sp, #116	@ 0x74
 801092c:	4614      	mov	r4, r2
 801092e:	4698      	mov	r8, r3
 8010930:	4606      	mov	r6, r0
 8010932:	b118      	cbz	r0, 801093c <_vfiprintf_r+0x18>
 8010934:	6a03      	ldr	r3, [r0, #32]
 8010936:	b90b      	cbnz	r3, 801093c <_vfiprintf_r+0x18>
 8010938:	f7fc fe22 	bl	800d580 <__sinit>
 801093c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801093e:	07d9      	lsls	r1, r3, #31
 8010940:	d405      	bmi.n	801094e <_vfiprintf_r+0x2a>
 8010942:	89ab      	ldrh	r3, [r5, #12]
 8010944:	059a      	lsls	r2, r3, #22
 8010946:	d402      	bmi.n	801094e <_vfiprintf_r+0x2a>
 8010948:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801094a:	f7fc ffc6 	bl	800d8da <__retarget_lock_acquire_recursive>
 801094e:	89ab      	ldrh	r3, [r5, #12]
 8010950:	071b      	lsls	r3, r3, #28
 8010952:	d501      	bpl.n	8010958 <_vfiprintf_r+0x34>
 8010954:	692b      	ldr	r3, [r5, #16]
 8010956:	b99b      	cbnz	r3, 8010980 <_vfiprintf_r+0x5c>
 8010958:	4629      	mov	r1, r5
 801095a:	4630      	mov	r0, r6
 801095c:	f000 f938 	bl	8010bd0 <__swsetup_r>
 8010960:	b170      	cbz	r0, 8010980 <_vfiprintf_r+0x5c>
 8010962:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010964:	07dc      	lsls	r4, r3, #31
 8010966:	d504      	bpl.n	8010972 <_vfiprintf_r+0x4e>
 8010968:	f04f 30ff 	mov.w	r0, #4294967295
 801096c:	b01d      	add	sp, #116	@ 0x74
 801096e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010972:	89ab      	ldrh	r3, [r5, #12]
 8010974:	0598      	lsls	r0, r3, #22
 8010976:	d4f7      	bmi.n	8010968 <_vfiprintf_r+0x44>
 8010978:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801097a:	f7fc ffaf 	bl	800d8dc <__retarget_lock_release_recursive>
 801097e:	e7f3      	b.n	8010968 <_vfiprintf_r+0x44>
 8010980:	2300      	movs	r3, #0
 8010982:	9309      	str	r3, [sp, #36]	@ 0x24
 8010984:	2320      	movs	r3, #32
 8010986:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801098a:	f8cd 800c 	str.w	r8, [sp, #12]
 801098e:	2330      	movs	r3, #48	@ 0x30
 8010990:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010b40 <_vfiprintf_r+0x21c>
 8010994:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010998:	f04f 0901 	mov.w	r9, #1
 801099c:	4623      	mov	r3, r4
 801099e:	469a      	mov	sl, r3
 80109a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80109a4:	b10a      	cbz	r2, 80109aa <_vfiprintf_r+0x86>
 80109a6:	2a25      	cmp	r2, #37	@ 0x25
 80109a8:	d1f9      	bne.n	801099e <_vfiprintf_r+0x7a>
 80109aa:	ebba 0b04 	subs.w	fp, sl, r4
 80109ae:	d00b      	beq.n	80109c8 <_vfiprintf_r+0xa4>
 80109b0:	465b      	mov	r3, fp
 80109b2:	4622      	mov	r2, r4
 80109b4:	4629      	mov	r1, r5
 80109b6:	4630      	mov	r0, r6
 80109b8:	f7ff ffa2 	bl	8010900 <__sfputs_r>
 80109bc:	3001      	adds	r0, #1
 80109be:	f000 80a7 	beq.w	8010b10 <_vfiprintf_r+0x1ec>
 80109c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80109c4:	445a      	add	r2, fp
 80109c6:	9209      	str	r2, [sp, #36]	@ 0x24
 80109c8:	f89a 3000 	ldrb.w	r3, [sl]
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	f000 809f 	beq.w	8010b10 <_vfiprintf_r+0x1ec>
 80109d2:	2300      	movs	r3, #0
 80109d4:	f04f 32ff 	mov.w	r2, #4294967295
 80109d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80109dc:	f10a 0a01 	add.w	sl, sl, #1
 80109e0:	9304      	str	r3, [sp, #16]
 80109e2:	9307      	str	r3, [sp, #28]
 80109e4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80109e8:	931a      	str	r3, [sp, #104]	@ 0x68
 80109ea:	4654      	mov	r4, sl
 80109ec:	2205      	movs	r2, #5
 80109ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80109f2:	4853      	ldr	r0, [pc, #332]	@ (8010b40 <_vfiprintf_r+0x21c>)
 80109f4:	f7ef fc84 	bl	8000300 <memchr>
 80109f8:	9a04      	ldr	r2, [sp, #16]
 80109fa:	b9d8      	cbnz	r0, 8010a34 <_vfiprintf_r+0x110>
 80109fc:	06d1      	lsls	r1, r2, #27
 80109fe:	bf44      	itt	mi
 8010a00:	2320      	movmi	r3, #32
 8010a02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010a06:	0713      	lsls	r3, r2, #28
 8010a08:	bf44      	itt	mi
 8010a0a:	232b      	movmi	r3, #43	@ 0x2b
 8010a0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010a10:	f89a 3000 	ldrb.w	r3, [sl]
 8010a14:	2b2a      	cmp	r3, #42	@ 0x2a
 8010a16:	d015      	beq.n	8010a44 <_vfiprintf_r+0x120>
 8010a18:	9a07      	ldr	r2, [sp, #28]
 8010a1a:	4654      	mov	r4, sl
 8010a1c:	2000      	movs	r0, #0
 8010a1e:	f04f 0c0a 	mov.w	ip, #10
 8010a22:	4621      	mov	r1, r4
 8010a24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010a28:	3b30      	subs	r3, #48	@ 0x30
 8010a2a:	2b09      	cmp	r3, #9
 8010a2c:	d94b      	bls.n	8010ac6 <_vfiprintf_r+0x1a2>
 8010a2e:	b1b0      	cbz	r0, 8010a5e <_vfiprintf_r+0x13a>
 8010a30:	9207      	str	r2, [sp, #28]
 8010a32:	e014      	b.n	8010a5e <_vfiprintf_r+0x13a>
 8010a34:	eba0 0308 	sub.w	r3, r0, r8
 8010a38:	fa09 f303 	lsl.w	r3, r9, r3
 8010a3c:	4313      	orrs	r3, r2
 8010a3e:	9304      	str	r3, [sp, #16]
 8010a40:	46a2      	mov	sl, r4
 8010a42:	e7d2      	b.n	80109ea <_vfiprintf_r+0xc6>
 8010a44:	9b03      	ldr	r3, [sp, #12]
 8010a46:	1d19      	adds	r1, r3, #4
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	9103      	str	r1, [sp, #12]
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	bfbb      	ittet	lt
 8010a50:	425b      	neglt	r3, r3
 8010a52:	f042 0202 	orrlt.w	r2, r2, #2
 8010a56:	9307      	strge	r3, [sp, #28]
 8010a58:	9307      	strlt	r3, [sp, #28]
 8010a5a:	bfb8      	it	lt
 8010a5c:	9204      	strlt	r2, [sp, #16]
 8010a5e:	7823      	ldrb	r3, [r4, #0]
 8010a60:	2b2e      	cmp	r3, #46	@ 0x2e
 8010a62:	d10a      	bne.n	8010a7a <_vfiprintf_r+0x156>
 8010a64:	7863      	ldrb	r3, [r4, #1]
 8010a66:	2b2a      	cmp	r3, #42	@ 0x2a
 8010a68:	d132      	bne.n	8010ad0 <_vfiprintf_r+0x1ac>
 8010a6a:	9b03      	ldr	r3, [sp, #12]
 8010a6c:	1d1a      	adds	r2, r3, #4
 8010a6e:	681b      	ldr	r3, [r3, #0]
 8010a70:	9203      	str	r2, [sp, #12]
 8010a72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010a76:	3402      	adds	r4, #2
 8010a78:	9305      	str	r3, [sp, #20]
 8010a7a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010b50 <_vfiprintf_r+0x22c>
 8010a7e:	7821      	ldrb	r1, [r4, #0]
 8010a80:	2203      	movs	r2, #3
 8010a82:	4650      	mov	r0, sl
 8010a84:	f7ef fc3c 	bl	8000300 <memchr>
 8010a88:	b138      	cbz	r0, 8010a9a <_vfiprintf_r+0x176>
 8010a8a:	9b04      	ldr	r3, [sp, #16]
 8010a8c:	eba0 000a 	sub.w	r0, r0, sl
 8010a90:	2240      	movs	r2, #64	@ 0x40
 8010a92:	4082      	lsls	r2, r0
 8010a94:	4313      	orrs	r3, r2
 8010a96:	3401      	adds	r4, #1
 8010a98:	9304      	str	r3, [sp, #16]
 8010a9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a9e:	4829      	ldr	r0, [pc, #164]	@ (8010b44 <_vfiprintf_r+0x220>)
 8010aa0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010aa4:	2206      	movs	r2, #6
 8010aa6:	f7ef fc2b 	bl	8000300 <memchr>
 8010aaa:	2800      	cmp	r0, #0
 8010aac:	d03f      	beq.n	8010b2e <_vfiprintf_r+0x20a>
 8010aae:	4b26      	ldr	r3, [pc, #152]	@ (8010b48 <_vfiprintf_r+0x224>)
 8010ab0:	bb1b      	cbnz	r3, 8010afa <_vfiprintf_r+0x1d6>
 8010ab2:	9b03      	ldr	r3, [sp, #12]
 8010ab4:	3307      	adds	r3, #7
 8010ab6:	f023 0307 	bic.w	r3, r3, #7
 8010aba:	3308      	adds	r3, #8
 8010abc:	9303      	str	r3, [sp, #12]
 8010abe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ac0:	443b      	add	r3, r7
 8010ac2:	9309      	str	r3, [sp, #36]	@ 0x24
 8010ac4:	e76a      	b.n	801099c <_vfiprintf_r+0x78>
 8010ac6:	fb0c 3202 	mla	r2, ip, r2, r3
 8010aca:	460c      	mov	r4, r1
 8010acc:	2001      	movs	r0, #1
 8010ace:	e7a8      	b.n	8010a22 <_vfiprintf_r+0xfe>
 8010ad0:	2300      	movs	r3, #0
 8010ad2:	3401      	adds	r4, #1
 8010ad4:	9305      	str	r3, [sp, #20]
 8010ad6:	4619      	mov	r1, r3
 8010ad8:	f04f 0c0a 	mov.w	ip, #10
 8010adc:	4620      	mov	r0, r4
 8010ade:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010ae2:	3a30      	subs	r2, #48	@ 0x30
 8010ae4:	2a09      	cmp	r2, #9
 8010ae6:	d903      	bls.n	8010af0 <_vfiprintf_r+0x1cc>
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	d0c6      	beq.n	8010a7a <_vfiprintf_r+0x156>
 8010aec:	9105      	str	r1, [sp, #20]
 8010aee:	e7c4      	b.n	8010a7a <_vfiprintf_r+0x156>
 8010af0:	fb0c 2101 	mla	r1, ip, r1, r2
 8010af4:	4604      	mov	r4, r0
 8010af6:	2301      	movs	r3, #1
 8010af8:	e7f0      	b.n	8010adc <_vfiprintf_r+0x1b8>
 8010afa:	ab03      	add	r3, sp, #12
 8010afc:	9300      	str	r3, [sp, #0]
 8010afe:	462a      	mov	r2, r5
 8010b00:	4b12      	ldr	r3, [pc, #72]	@ (8010b4c <_vfiprintf_r+0x228>)
 8010b02:	a904      	add	r1, sp, #16
 8010b04:	4630      	mov	r0, r6
 8010b06:	f7fb ff03 	bl	800c910 <_printf_float>
 8010b0a:	4607      	mov	r7, r0
 8010b0c:	1c78      	adds	r0, r7, #1
 8010b0e:	d1d6      	bne.n	8010abe <_vfiprintf_r+0x19a>
 8010b10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010b12:	07d9      	lsls	r1, r3, #31
 8010b14:	d405      	bmi.n	8010b22 <_vfiprintf_r+0x1fe>
 8010b16:	89ab      	ldrh	r3, [r5, #12]
 8010b18:	059a      	lsls	r2, r3, #22
 8010b1a:	d402      	bmi.n	8010b22 <_vfiprintf_r+0x1fe>
 8010b1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010b1e:	f7fc fedd 	bl	800d8dc <__retarget_lock_release_recursive>
 8010b22:	89ab      	ldrh	r3, [r5, #12]
 8010b24:	065b      	lsls	r3, r3, #25
 8010b26:	f53f af1f 	bmi.w	8010968 <_vfiprintf_r+0x44>
 8010b2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010b2c:	e71e      	b.n	801096c <_vfiprintf_r+0x48>
 8010b2e:	ab03      	add	r3, sp, #12
 8010b30:	9300      	str	r3, [sp, #0]
 8010b32:	462a      	mov	r2, r5
 8010b34:	4b05      	ldr	r3, [pc, #20]	@ (8010b4c <_vfiprintf_r+0x228>)
 8010b36:	a904      	add	r1, sp, #16
 8010b38:	4630      	mov	r0, r6
 8010b3a:	f7fc f971 	bl	800ce20 <_printf_i>
 8010b3e:	e7e4      	b.n	8010b0a <_vfiprintf_r+0x1e6>
 8010b40:	0801121d 	.word	0x0801121d
 8010b44:	08011227 	.word	0x08011227
 8010b48:	0800c911 	.word	0x0800c911
 8010b4c:	08010901 	.word	0x08010901
 8010b50:	08011223 	.word	0x08011223

08010b54 <__swbuf_r>:
 8010b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b56:	460e      	mov	r6, r1
 8010b58:	4614      	mov	r4, r2
 8010b5a:	4605      	mov	r5, r0
 8010b5c:	b118      	cbz	r0, 8010b66 <__swbuf_r+0x12>
 8010b5e:	6a03      	ldr	r3, [r0, #32]
 8010b60:	b90b      	cbnz	r3, 8010b66 <__swbuf_r+0x12>
 8010b62:	f7fc fd0d 	bl	800d580 <__sinit>
 8010b66:	69a3      	ldr	r3, [r4, #24]
 8010b68:	60a3      	str	r3, [r4, #8]
 8010b6a:	89a3      	ldrh	r3, [r4, #12]
 8010b6c:	071a      	lsls	r2, r3, #28
 8010b6e:	d501      	bpl.n	8010b74 <__swbuf_r+0x20>
 8010b70:	6923      	ldr	r3, [r4, #16]
 8010b72:	b943      	cbnz	r3, 8010b86 <__swbuf_r+0x32>
 8010b74:	4621      	mov	r1, r4
 8010b76:	4628      	mov	r0, r5
 8010b78:	f000 f82a 	bl	8010bd0 <__swsetup_r>
 8010b7c:	b118      	cbz	r0, 8010b86 <__swbuf_r+0x32>
 8010b7e:	f04f 37ff 	mov.w	r7, #4294967295
 8010b82:	4638      	mov	r0, r7
 8010b84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010b86:	6823      	ldr	r3, [r4, #0]
 8010b88:	6922      	ldr	r2, [r4, #16]
 8010b8a:	1a98      	subs	r0, r3, r2
 8010b8c:	6963      	ldr	r3, [r4, #20]
 8010b8e:	b2f6      	uxtb	r6, r6
 8010b90:	4283      	cmp	r3, r0
 8010b92:	4637      	mov	r7, r6
 8010b94:	dc05      	bgt.n	8010ba2 <__swbuf_r+0x4e>
 8010b96:	4621      	mov	r1, r4
 8010b98:	4628      	mov	r0, r5
 8010b9a:	f7ff fa55 	bl	8010048 <_fflush_r>
 8010b9e:	2800      	cmp	r0, #0
 8010ba0:	d1ed      	bne.n	8010b7e <__swbuf_r+0x2a>
 8010ba2:	68a3      	ldr	r3, [r4, #8]
 8010ba4:	3b01      	subs	r3, #1
 8010ba6:	60a3      	str	r3, [r4, #8]
 8010ba8:	6823      	ldr	r3, [r4, #0]
 8010baa:	1c5a      	adds	r2, r3, #1
 8010bac:	6022      	str	r2, [r4, #0]
 8010bae:	701e      	strb	r6, [r3, #0]
 8010bb0:	6962      	ldr	r2, [r4, #20]
 8010bb2:	1c43      	adds	r3, r0, #1
 8010bb4:	429a      	cmp	r2, r3
 8010bb6:	d004      	beq.n	8010bc2 <__swbuf_r+0x6e>
 8010bb8:	89a3      	ldrh	r3, [r4, #12]
 8010bba:	07db      	lsls	r3, r3, #31
 8010bbc:	d5e1      	bpl.n	8010b82 <__swbuf_r+0x2e>
 8010bbe:	2e0a      	cmp	r6, #10
 8010bc0:	d1df      	bne.n	8010b82 <__swbuf_r+0x2e>
 8010bc2:	4621      	mov	r1, r4
 8010bc4:	4628      	mov	r0, r5
 8010bc6:	f7ff fa3f 	bl	8010048 <_fflush_r>
 8010bca:	2800      	cmp	r0, #0
 8010bcc:	d0d9      	beq.n	8010b82 <__swbuf_r+0x2e>
 8010bce:	e7d6      	b.n	8010b7e <__swbuf_r+0x2a>

08010bd0 <__swsetup_r>:
 8010bd0:	b538      	push	{r3, r4, r5, lr}
 8010bd2:	4b29      	ldr	r3, [pc, #164]	@ (8010c78 <__swsetup_r+0xa8>)
 8010bd4:	4605      	mov	r5, r0
 8010bd6:	6818      	ldr	r0, [r3, #0]
 8010bd8:	460c      	mov	r4, r1
 8010bda:	b118      	cbz	r0, 8010be4 <__swsetup_r+0x14>
 8010bdc:	6a03      	ldr	r3, [r0, #32]
 8010bde:	b90b      	cbnz	r3, 8010be4 <__swsetup_r+0x14>
 8010be0:	f7fc fcce 	bl	800d580 <__sinit>
 8010be4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010be8:	0719      	lsls	r1, r3, #28
 8010bea:	d422      	bmi.n	8010c32 <__swsetup_r+0x62>
 8010bec:	06da      	lsls	r2, r3, #27
 8010bee:	d407      	bmi.n	8010c00 <__swsetup_r+0x30>
 8010bf0:	2209      	movs	r2, #9
 8010bf2:	602a      	str	r2, [r5, #0]
 8010bf4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010bf8:	81a3      	strh	r3, [r4, #12]
 8010bfa:	f04f 30ff 	mov.w	r0, #4294967295
 8010bfe:	e033      	b.n	8010c68 <__swsetup_r+0x98>
 8010c00:	0758      	lsls	r0, r3, #29
 8010c02:	d512      	bpl.n	8010c2a <__swsetup_r+0x5a>
 8010c04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010c06:	b141      	cbz	r1, 8010c1a <__swsetup_r+0x4a>
 8010c08:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010c0c:	4299      	cmp	r1, r3
 8010c0e:	d002      	beq.n	8010c16 <__swsetup_r+0x46>
 8010c10:	4628      	mov	r0, r5
 8010c12:	f7fd fc5f 	bl	800e4d4 <_free_r>
 8010c16:	2300      	movs	r3, #0
 8010c18:	6363      	str	r3, [r4, #52]	@ 0x34
 8010c1a:	89a3      	ldrh	r3, [r4, #12]
 8010c1c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010c20:	81a3      	strh	r3, [r4, #12]
 8010c22:	2300      	movs	r3, #0
 8010c24:	6063      	str	r3, [r4, #4]
 8010c26:	6923      	ldr	r3, [r4, #16]
 8010c28:	6023      	str	r3, [r4, #0]
 8010c2a:	89a3      	ldrh	r3, [r4, #12]
 8010c2c:	f043 0308 	orr.w	r3, r3, #8
 8010c30:	81a3      	strh	r3, [r4, #12]
 8010c32:	6923      	ldr	r3, [r4, #16]
 8010c34:	b94b      	cbnz	r3, 8010c4a <__swsetup_r+0x7a>
 8010c36:	89a3      	ldrh	r3, [r4, #12]
 8010c38:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010c3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010c40:	d003      	beq.n	8010c4a <__swsetup_r+0x7a>
 8010c42:	4621      	mov	r1, r4
 8010c44:	4628      	mov	r0, r5
 8010c46:	f000 f883 	bl	8010d50 <__smakebuf_r>
 8010c4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c4e:	f013 0201 	ands.w	r2, r3, #1
 8010c52:	d00a      	beq.n	8010c6a <__swsetup_r+0x9a>
 8010c54:	2200      	movs	r2, #0
 8010c56:	60a2      	str	r2, [r4, #8]
 8010c58:	6962      	ldr	r2, [r4, #20]
 8010c5a:	4252      	negs	r2, r2
 8010c5c:	61a2      	str	r2, [r4, #24]
 8010c5e:	6922      	ldr	r2, [r4, #16]
 8010c60:	b942      	cbnz	r2, 8010c74 <__swsetup_r+0xa4>
 8010c62:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010c66:	d1c5      	bne.n	8010bf4 <__swsetup_r+0x24>
 8010c68:	bd38      	pop	{r3, r4, r5, pc}
 8010c6a:	0799      	lsls	r1, r3, #30
 8010c6c:	bf58      	it	pl
 8010c6e:	6962      	ldrpl	r2, [r4, #20]
 8010c70:	60a2      	str	r2, [r4, #8]
 8010c72:	e7f4      	b.n	8010c5e <__swsetup_r+0x8e>
 8010c74:	2000      	movs	r0, #0
 8010c76:	e7f7      	b.n	8010c68 <__swsetup_r+0x98>
 8010c78:	24000020 	.word	0x24000020

08010c7c <_raise_r>:
 8010c7c:	291f      	cmp	r1, #31
 8010c7e:	b538      	push	{r3, r4, r5, lr}
 8010c80:	4605      	mov	r5, r0
 8010c82:	460c      	mov	r4, r1
 8010c84:	d904      	bls.n	8010c90 <_raise_r+0x14>
 8010c86:	2316      	movs	r3, #22
 8010c88:	6003      	str	r3, [r0, #0]
 8010c8a:	f04f 30ff 	mov.w	r0, #4294967295
 8010c8e:	bd38      	pop	{r3, r4, r5, pc}
 8010c90:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010c92:	b112      	cbz	r2, 8010c9a <_raise_r+0x1e>
 8010c94:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010c98:	b94b      	cbnz	r3, 8010cae <_raise_r+0x32>
 8010c9a:	4628      	mov	r0, r5
 8010c9c:	f000 f830 	bl	8010d00 <_getpid_r>
 8010ca0:	4622      	mov	r2, r4
 8010ca2:	4601      	mov	r1, r0
 8010ca4:	4628      	mov	r0, r5
 8010ca6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010caa:	f000 b817 	b.w	8010cdc <_kill_r>
 8010cae:	2b01      	cmp	r3, #1
 8010cb0:	d00a      	beq.n	8010cc8 <_raise_r+0x4c>
 8010cb2:	1c59      	adds	r1, r3, #1
 8010cb4:	d103      	bne.n	8010cbe <_raise_r+0x42>
 8010cb6:	2316      	movs	r3, #22
 8010cb8:	6003      	str	r3, [r0, #0]
 8010cba:	2001      	movs	r0, #1
 8010cbc:	e7e7      	b.n	8010c8e <_raise_r+0x12>
 8010cbe:	2100      	movs	r1, #0
 8010cc0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010cc4:	4620      	mov	r0, r4
 8010cc6:	4798      	blx	r3
 8010cc8:	2000      	movs	r0, #0
 8010cca:	e7e0      	b.n	8010c8e <_raise_r+0x12>

08010ccc <raise>:
 8010ccc:	4b02      	ldr	r3, [pc, #8]	@ (8010cd8 <raise+0xc>)
 8010cce:	4601      	mov	r1, r0
 8010cd0:	6818      	ldr	r0, [r3, #0]
 8010cd2:	f7ff bfd3 	b.w	8010c7c <_raise_r>
 8010cd6:	bf00      	nop
 8010cd8:	24000020 	.word	0x24000020

08010cdc <_kill_r>:
 8010cdc:	b538      	push	{r3, r4, r5, lr}
 8010cde:	4d07      	ldr	r5, [pc, #28]	@ (8010cfc <_kill_r+0x20>)
 8010ce0:	2300      	movs	r3, #0
 8010ce2:	4604      	mov	r4, r0
 8010ce4:	4608      	mov	r0, r1
 8010ce6:	4611      	mov	r1, r2
 8010ce8:	602b      	str	r3, [r5, #0]
 8010cea:	f7f0 ffc5 	bl	8001c78 <_kill>
 8010cee:	1c43      	adds	r3, r0, #1
 8010cf0:	d102      	bne.n	8010cf8 <_kill_r+0x1c>
 8010cf2:	682b      	ldr	r3, [r5, #0]
 8010cf4:	b103      	cbz	r3, 8010cf8 <_kill_r+0x1c>
 8010cf6:	6023      	str	r3, [r4, #0]
 8010cf8:	bd38      	pop	{r3, r4, r5, pc}
 8010cfa:	bf00      	nop
 8010cfc:	240050a8 	.word	0x240050a8

08010d00 <_getpid_r>:
 8010d00:	f7f0 bfb2 	b.w	8001c68 <_getpid>

08010d04 <__swhatbuf_r>:
 8010d04:	b570      	push	{r4, r5, r6, lr}
 8010d06:	460c      	mov	r4, r1
 8010d08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d0c:	2900      	cmp	r1, #0
 8010d0e:	b096      	sub	sp, #88	@ 0x58
 8010d10:	4615      	mov	r5, r2
 8010d12:	461e      	mov	r6, r3
 8010d14:	da0d      	bge.n	8010d32 <__swhatbuf_r+0x2e>
 8010d16:	89a3      	ldrh	r3, [r4, #12]
 8010d18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010d1c:	f04f 0100 	mov.w	r1, #0
 8010d20:	bf14      	ite	ne
 8010d22:	2340      	movne	r3, #64	@ 0x40
 8010d24:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010d28:	2000      	movs	r0, #0
 8010d2a:	6031      	str	r1, [r6, #0]
 8010d2c:	602b      	str	r3, [r5, #0]
 8010d2e:	b016      	add	sp, #88	@ 0x58
 8010d30:	bd70      	pop	{r4, r5, r6, pc}
 8010d32:	466a      	mov	r2, sp
 8010d34:	f000 f848 	bl	8010dc8 <_fstat_r>
 8010d38:	2800      	cmp	r0, #0
 8010d3a:	dbec      	blt.n	8010d16 <__swhatbuf_r+0x12>
 8010d3c:	9901      	ldr	r1, [sp, #4]
 8010d3e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010d42:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010d46:	4259      	negs	r1, r3
 8010d48:	4159      	adcs	r1, r3
 8010d4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d4e:	e7eb      	b.n	8010d28 <__swhatbuf_r+0x24>

08010d50 <__smakebuf_r>:
 8010d50:	898b      	ldrh	r3, [r1, #12]
 8010d52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010d54:	079d      	lsls	r5, r3, #30
 8010d56:	4606      	mov	r6, r0
 8010d58:	460c      	mov	r4, r1
 8010d5a:	d507      	bpl.n	8010d6c <__smakebuf_r+0x1c>
 8010d5c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010d60:	6023      	str	r3, [r4, #0]
 8010d62:	6123      	str	r3, [r4, #16]
 8010d64:	2301      	movs	r3, #1
 8010d66:	6163      	str	r3, [r4, #20]
 8010d68:	b003      	add	sp, #12
 8010d6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010d6c:	ab01      	add	r3, sp, #4
 8010d6e:	466a      	mov	r2, sp
 8010d70:	f7ff ffc8 	bl	8010d04 <__swhatbuf_r>
 8010d74:	9f00      	ldr	r7, [sp, #0]
 8010d76:	4605      	mov	r5, r0
 8010d78:	4639      	mov	r1, r7
 8010d7a:	4630      	mov	r0, r6
 8010d7c:	f7fd fc1e 	bl	800e5bc <_malloc_r>
 8010d80:	b948      	cbnz	r0, 8010d96 <__smakebuf_r+0x46>
 8010d82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d86:	059a      	lsls	r2, r3, #22
 8010d88:	d4ee      	bmi.n	8010d68 <__smakebuf_r+0x18>
 8010d8a:	f023 0303 	bic.w	r3, r3, #3
 8010d8e:	f043 0302 	orr.w	r3, r3, #2
 8010d92:	81a3      	strh	r3, [r4, #12]
 8010d94:	e7e2      	b.n	8010d5c <__smakebuf_r+0xc>
 8010d96:	89a3      	ldrh	r3, [r4, #12]
 8010d98:	6020      	str	r0, [r4, #0]
 8010d9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010d9e:	81a3      	strh	r3, [r4, #12]
 8010da0:	9b01      	ldr	r3, [sp, #4]
 8010da2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010da6:	b15b      	cbz	r3, 8010dc0 <__smakebuf_r+0x70>
 8010da8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010dac:	4630      	mov	r0, r6
 8010dae:	f000 f81d 	bl	8010dec <_isatty_r>
 8010db2:	b128      	cbz	r0, 8010dc0 <__smakebuf_r+0x70>
 8010db4:	89a3      	ldrh	r3, [r4, #12]
 8010db6:	f023 0303 	bic.w	r3, r3, #3
 8010dba:	f043 0301 	orr.w	r3, r3, #1
 8010dbe:	81a3      	strh	r3, [r4, #12]
 8010dc0:	89a3      	ldrh	r3, [r4, #12]
 8010dc2:	431d      	orrs	r5, r3
 8010dc4:	81a5      	strh	r5, [r4, #12]
 8010dc6:	e7cf      	b.n	8010d68 <__smakebuf_r+0x18>

08010dc8 <_fstat_r>:
 8010dc8:	b538      	push	{r3, r4, r5, lr}
 8010dca:	4d07      	ldr	r5, [pc, #28]	@ (8010de8 <_fstat_r+0x20>)
 8010dcc:	2300      	movs	r3, #0
 8010dce:	4604      	mov	r4, r0
 8010dd0:	4608      	mov	r0, r1
 8010dd2:	4611      	mov	r1, r2
 8010dd4:	602b      	str	r3, [r5, #0]
 8010dd6:	f7f0 ffaf 	bl	8001d38 <_fstat>
 8010dda:	1c43      	adds	r3, r0, #1
 8010ddc:	d102      	bne.n	8010de4 <_fstat_r+0x1c>
 8010dde:	682b      	ldr	r3, [r5, #0]
 8010de0:	b103      	cbz	r3, 8010de4 <_fstat_r+0x1c>
 8010de2:	6023      	str	r3, [r4, #0]
 8010de4:	bd38      	pop	{r3, r4, r5, pc}
 8010de6:	bf00      	nop
 8010de8:	240050a8 	.word	0x240050a8

08010dec <_isatty_r>:
 8010dec:	b538      	push	{r3, r4, r5, lr}
 8010dee:	4d06      	ldr	r5, [pc, #24]	@ (8010e08 <_isatty_r+0x1c>)
 8010df0:	2300      	movs	r3, #0
 8010df2:	4604      	mov	r4, r0
 8010df4:	4608      	mov	r0, r1
 8010df6:	602b      	str	r3, [r5, #0]
 8010df8:	f7f0 ffae 	bl	8001d58 <_isatty>
 8010dfc:	1c43      	adds	r3, r0, #1
 8010dfe:	d102      	bne.n	8010e06 <_isatty_r+0x1a>
 8010e00:	682b      	ldr	r3, [r5, #0]
 8010e02:	b103      	cbz	r3, 8010e06 <_isatty_r+0x1a>
 8010e04:	6023      	str	r3, [r4, #0]
 8010e06:	bd38      	pop	{r3, r4, r5, pc}
 8010e08:	240050a8 	.word	0x240050a8

08010e0c <_init>:
 8010e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e0e:	bf00      	nop
 8010e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e12:	bc08      	pop	{r3}
 8010e14:	469e      	mov	lr, r3
 8010e16:	4770      	bx	lr

08010e18 <_fini>:
 8010e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e1a:	bf00      	nop
 8010e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e1e:	bc08      	pop	{r3}
 8010e20:	469e      	mov	lr, r3
 8010e22:	4770      	bx	lr
