## This is a most popular repository list for SystemVerilog sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 7891 | 602 | 23 | 9 months ago | [tiny-gpu](https://github.com/adam-maj/tiny-gpu)/1 | A minimal GPU design in Verilog to learn how GPUs work from the ground up |
| 2703 | 813 | 1684 | 12 hours ago | [opentitan](https://github.com/lowRISC/opentitan)/2 | OpenTitan: Open source silicon root of trust |
| 1475 | 583 | 218 | 5 days ago | [ibex](https://github.com/lowRISC/ibex)/3 | Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy. |
| 1214 | 277 | 55 | a month ago | [axi](https://github.com/pulp-platform/axi)/4 | AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication |
| 1174 | 26 | 10 | 4 years ago | [MinecraftHDL](https://github.com/itsfrank/MinecraftHDL)/5 | A Verilog synthesis flow for Minecraft redstone circuits |
| 1133 | 122 | 15 | 1 year, 24 days ago | [hdmi](https://github.com/hdl-util/hdmi)/6 | Send video/audio over HDMI on an FPGA |
| 1042 | 102 | 20 | 7 months ago | [rsd](https://github.com/rsd-devel/rsd)/7 | RSD: RISC-V Out-of-Order Superscalar Processor |
| 1013 | 436 | 60 | 7 months ago | [cv32e40p](https://github.com/openhwgroup/cv32e40p)/8 | CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform |
| 932 | 106 | 11 | 3 months ago | [VeriGPU](https://github.com/hughperkins/VeriGPU)/9 | OpenSource GPU, in Verilog, loosely based on RISC-V ISA |
| 899 | 284 | 4 | 3 months ago | [scr1](https://github.com/syntacore/scr1)/10 | SCR1 is a high-quality open-source RISC-V MCU core in Verilog |
| 860 | 132 | 11 | 4 years ago | [swerv_eh1](https://github.com/westerndigitalcorporation/swerv_eh1)/11 | A directory of Western Digital’s RISC-V SweRV Cores |
| 848 | 224 | 22 | 2 years ago | [Cores-VeeR-EH1](https://github.com/chipsalliance/Cores-VeeR-EH1)/12 | VeeR EH1 core |
| 666 | 63 | 4 | 3 months ago | [lets-prove-leftpad](https://github.com/hwayne/lets-prove-leftpad)/13 | Proving leftpad correct two-dozen different ways |
| 658 | 185 | 72 | 16 days ago | [black-parrot](https://github.com/black-parrot/black-parrot)/14 | A Linux-capable RISC-V multicore for and by the world |
| 625 | 54 | 9 | a month ago | [projf-explore](https://github.com/projf/projf-explore)/15 | Project F brings FPGAs to life with exciting open-source designs you can build on. |
| 595 | 148 | 49 | 1 year, 6 months ago | [lowrisc-chip](https://github.com/lowRISC/lowrisc-chip)/16 | The root repo for lowRISC project and FPGA demos. |
| 585 | 101 | 0 | 4 years ago | [nontrivial-mips](https://github.com/trivialmips/nontrivial-mips)/17 | NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux. |
| 574 | 154 | 40 | 22 days ago | [common_cells](https://github.com/pulp-platform/common_cells)/18 | Common SystemVerilog components |
| 551 | 101 | 166 | 2 days ago | [basejump_stl](https://github.com/bespoke-silicon-group/basejump_stl)/19 | BaseJump STL: A Standard Template Library for SystemVerilog |
| 513 | 210 | 0 | 3 years ago | [uvmprimer](https://github.com/raysalemi/uvmprimer)/20 | Contains the code examples from The UVM Primer Book sorted by chapters. |
| 474 | 116 | 33 | 2 years ago | [pulp](https://github.com/pulp-platform/pulp)/21 | This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores. |
| 456 | 122 | 48 | 14 days ago | [cvfpu](https://github.com/openhwgroup/cvfpu)/22 | Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats. |
| 414 | 176 | 5 | 7 years ago | [SystemVerilogReference](https://github.com/VerificationExcellence/SystemVerilogReference)/23 | training labs and examples |
| 401 | 173 | 128 | 8 months ago | [pulpissimo](https://github.com/pulp-platform/pulpissimo)/24 | This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster. |
| 392 | 40 | 6 | 6 years ago | [deepfloat](https://github.com/facebookresearch/deepfloat)/25 | An exploration of log domain "alternative floating point" for hardware ML/AI accelerators. |
| 383 | 76 | 6 | 1 year, 5 months ago | [USTC-RVSoC](https://github.com/WangXuan95/USTC-RVSoC)/26 | An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。 |
| 381 | 108 | 8 | 7 months ago | [tvip-axi](https://github.com/taichi-ishitani/tvip-axi)/27 | AMBA AXI VIP |
| 373 | 39 | 31 | 22 days ago | [nestang](https://github.com/nand2mario/nestang)/28 | NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards |
| 349 | 102 | 0 | 2 years ago | [100DaysOfRTL](https://github.com/raulbehl/100DaysOfRTL)/29 | 100 Days of RTL |
| 313 | 53 | 5 | 8 months ago | [RV12](https://github.com/RoaLogic/RV12)/30 | RISC-V CPU Core |
| 311 | 263 | 29 | 17 hours ago | [cvw](https://github.com/openhwgroup/cvw)/31 | CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F,  M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals. |
| 306 | 74 | 82 | a month ago | [sv-tests](https://github.com/chipsalliance/sv-tests)/32 | Test suite designed to check compliance with the SystemVerilog standard. |
| 281 | 72 | 14 | 1 year, 7 months ago | [NiteFury-and-LiteFury](https://github.com/RHSResearchLLC/NiteFury-and-LiteFury)/33 | Public repository for Litefury & Nitefury |
| 275 | 60 | 0 | 6 years ago | [logic](https://github.com/tymonx/logic)/34 | CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs. |
| 270 | 92 | 52 | a month ago | [verilog-mode](https://github.com/veripool/verilog-mode)/35 | Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org. |
| 263 | 78 | 21 | 4 days ago | [Cores-VeeR-EL2](https://github.com/chipsalliance/Cores-VeeR-EL2)/36 | VeeR EL2 Core |
| 258 | 156 | 2 | 6 years ago | [UVMReference](https://github.com/VerificationExcellence/UVMReference)/37 | Reference examples and short projects using UVM Methodology |
| 245 | 64 | 91 | a month ago | [bsg_manycore](https://github.com/bespoke-silicon-group/bsg_manycore)/38 | Tile based architecture designed for computing efficiency, scalability and generality |
| 244 | 80 | 39 | 7 months ago | [riscv-dbg](https://github.com/pulp-platform/riscv-dbg)/39 | RISC-V Debug Support for our PULP RISC-V Cores |
| 237 | 75 | 15 | 12 days ago | [Coyote](https://github.com/fpgasystems/Coyote)/40 | Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms. |
| 226 | 35 | 6 | 19 days ago | [verilog-eval](https://github.com/NVlabs/verilog-eval)/41 | Verilog evaluation benchmark for large language model |
| 226 | 59 | 14 | 2 years ago | [Cores-VeeR-EH2](https://github.com/chipsalliance/Cores-VeeR-EH2)/42 | None |
| 225 | 53 | 36 | 3 months ago | [cv32e40x](https://github.com/openhwgroup/cv32e40x)/43 | 4 stage, in-order, compute RISC-V core based on the CV32E40P |
| 219 | 52 | 0 | 1 year, 3 months ago | [snitch](https://github.com/pulp-platform/snitch)/44 | ⛔ DEPRECATED ⛔ Lean but mean RISC-V system! |
| 209 | 43 | 3 | 4 years ago | [SuperScalar-RISCV-CPU](https://github.com/risclite/SuperScalar-RISCV-CPU)/45 | SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz. |
| 201 | 9 | 9 | 25 days ago | [openfpga-NES](https://github.com/agg23/openfpga-NES)/46 | NES for the Analogue Pocket |
| 196 | 13 | 2 | 2 months ago | [eurorack-pmod](https://github.com/apfaudio/eurorack-pmod)/47 | A eurorack-friendly audio frontend compatible with many FPGA boards, based on the AK4619VN audio CODEC. |
| 195 | 62 | 100 | a month ago | [svunit](https://github.com/svunit/svunit)/48 | None |
| 193 | 16 | 4 | a day ago | [SoomRV](https://github.com/mathis-s/SoomRV)/49 | A simple superscalar out-of-order RISC-V microprocessor |
| 181 | 100 | 2 | 7 years ago | [uvm-tutorial-for-candy-lovers](https://github.com/cluelogic/uvm-tutorial-for-candy-lovers)/50 | Source code repo for UVM Tutorial for Candy Lovers |
| 180 | 77 | 50 | 10 days ago | [NES_MiSTer](https://github.com/MiSTer-devel/NES_MiSTer)/51 | None |
| 180 | 29 | 0 | 7 years ago | [systemverilog.io](https://github.com/subbdue/systemverilog.io)/52 | Code used in |
| 177 | 49 | 0 | 5 days ago | [APS](https://github.com/MPSU/APS)/53 | Методические материалы по разработке процессора архитектуры RISC-V |
| 176 | 21 | 0 | 3 years ago | [riscv-simple-sv](https://github.com/tilk/riscv-simple-sv)/54 | A simple RISC V core for teaching |
| 175 | 29 | 20 | 14 days ago | [FlooNoC](https://github.com/pulp-platform/FlooNoC)/55 | A Fast, Low-Overhead On-chip Network |
| 175 | 44 | 9 | 1 year, 7 days ago | [coolgirl-famicom-multicart](https://github.com/ClusterM/coolgirl-famicom-multicart)/56 | Ultimate multigame cartridge for Nintendo Famicom |
| 172 | 56 | 79 | 1 year, 1 month ago | [core-v-mcu](https://github.com/openhwgroup/core-v-mcu)/57 | This is the CORE-V MCU project, hosting CORE-V's embedded-class cores. |
| 168 | 46 | 5 | 2 years ago | [tnoc](https://github.com/taichi-ishitani/tnoc)/58 | Network on Chip Implementation written in SytemVerilog |
| 167 | 16 | 18 | 1 year, 4 months ago | [Saturn_MiSTer](https://github.com/srg320/Saturn_MiSTer)/59 | None |
| 164 | 63 | 0 | 6 years ago | [AMBA_APB_SRAM](https://github.com/courageheart/AMBA_APB_SRAM)/60 | AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM and can be used as standalone Verification IP (VIP).  |
| 162 | 42 | 1 | 10 months ago | [fpga-npu](https://github.com/intel/fpga-npu)/61 | None |
| 161 | 35 | 1 | 3 months ago | [ravenoc](https://github.com/aignacio/ravenoc)/62 | RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications |
| 145 | 19 | 13 | a month ago | [MiSTeryNano](https://github.com/harbaum/MiSTeryNano)/63 | Atari STE MiSTery core for the Tang Nano 20k FPGA |
| 145 | 64 | 1 | 8 years ago | [AHB2](https://github.com/GodelMachine/AHB2)/64 | AMBA AHB 2.0 VIP in SystemVerilog UVM |
| 145 | 22 | 4 | 4 months ago | [starshipraider](https://github.com/azonenberg/starshipraider)/65 | Open hardware test equipment |
| 144 | 31 | 4 | 4 years ago | [fx68k](https://github.com/ijor/fx68k)/66 | FX68K 68000 cycle accurate SystemVerilog core |
| 143 | 24 | 4 | 3 months ago | [cv32e40s](https://github.com/openhwgroup/cv32e40s)/67 | 4 stage, in-order, secure RISC-V core based on the CV32E40P |
| 139 | 30 | 0 | 5 years ago | [CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2](https://github.com/karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2)/68 | A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Accelerator |
| 133 | 26 | 12 | 7 days ago | [axi-crossbar](https://github.com/dpretet/axi-crossbar)/69 | An AXI4 crossbar implementation in SystemVerilog |
| 130 | 30 | 0 | 4 months ago | [FPGA-Application-Development-and-Simulation](https://github.com/loykylewong/FPGA-Application-Development-and-Simulation)/70 | 《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS). |
| 130 | 11 | 1 | 6 months ago | [tiny-tpu](https://github.com/eevaain/tiny-tpu)/71 | A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1. |
| 127 | 30 | 1 | 8 hours ago | [sv-tutorial](https://github.com/ARC-Lab-UF/sv-tutorial)/72 | SystemVerilog Tutorial |
| 125 | 68 | 1 | 6 years ago | [UVM-Examples](https://github.com/mayurkubavat/UVM-Examples)/73 | UVM examples and projects |
| 122 | 36 | 5 | 4 years ago | [AXI](https://github.com/kumarrishav14/AXI)/74 | VIP for AXI Protocol |
| 121 | 39 | 0 | 6 years ago | [NoCRouter](https://github.com/agalimberti/NoCRouter)/75 | RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni |
| 121 | 46 | 3 | 4 years ago | [zcash-fpga](https://github.com/ZcashFoundation/zcash-fpga)/76 | Zcash FPGA acceleration engine |
| 121 | 29 | 14 | 2 months ago | [iDMA](https://github.com/pulp-platform/iDMA)/77 | A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA) |
| 116 | 28 | 0 | 4 months ago | [RecoNIC](https://github.com/Xilinx/RecoNIC)/78 | RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing. |
| 116 | 4 | 1 | 1 year, 6 months ago | [analogue-pocket-utils](https://github.com/agg23/analogue-pocket-utils)/79 | Collection of IP and information on how to develop for openFPGA and Analogue Pocket |
| 114 | 2 | 1 | 9 months ago | [fpga-tamagotchi](https://github.com/agg23/fpga-tamagotchi)/80 | Tamagotchi P1 for Analogue Pocket and MiSTer |
| 113 | 25 | 0 | 4 years ago | [RISC-V-Vector](https://github.com/ic-lab-duth/RISC-V-Vector)/81 | Vector processor for RISC-V vector ISA |
| 113 | 22 | 2 | 2 years ago | [AXI-SDCard-High-Speed-Controller](https://github.com/lizhirui/AXI-SDCard-High-Speed-Controller)/82 | A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s) |
| 110 | 52 | 0 | 7 years ago | [axi-uvm](https://github.com/marcoz001/axi-uvm)/83 | yet another AXI testbench repo. ;)  This is for my UVM practice.  https://marcoz001.github.io/axi-uvm/ |
| 109 | 25 | 2 | 5 months ago | [register_interface](https://github.com/pulp-platform/register_interface)/84 | Generic Register Interface (contains various adapters) |
| 108 | 71 | 20 | a month ago | [open-nic-shell](https://github.com/Xilinx/open-nic-shell)/85 | AMD OpenNIC Shell includes the HDL source files |
| 106 | 21 | 2 | 1 year, 5 months ago | [Shuhai](https://github.com/RC4ML/Shuhai)/86 | Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4, on a Xilinx FPGA [FCCM 20] |
| 105 | 35 | 0 | 5 years ago | [TrivialMIPS](https://github.com/trivialmips/TrivialMIPS)/87 | MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support |
| 104 | 33 | 4 | 29 days ago | [intel-fpga-bbb](https://github.com/OPAE/intel-fpga-bbb)/88 | Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs |
| 104 | 45 | 1 | 6 years ago | [Deep-Neural-Network-Hardware-Accelerator](https://github.com/StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator)/89 | SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK Software |
| 103 | 12 | 1 | 15 days ago | [ViT-FPGA-TPU](https://github.com/gnodipac886/ViT-FPGA-TPU)/90 | FPGA based Vision Transformer accelerator (Harvard CS205) |
| 102 | 21 | 1 | 3 months ago | [VGK-DMA-BYPASS](https://github.com/kilmu1337/VGK-DMA-BYPASS)/91 | None |
| 101 | 17 | 5 | 2 years ago | [pspin](https://github.com/spcl/pspin)/92 | PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing |
| 100 | 29 | 2 | 6 years ago | [parallella-riscv](https://github.com/eliaskousk/parallella-riscv)/93 | RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards |
| 100 | 39 | 3 | 3 years ago | [wav-lpddr-hw](https://github.com/waviousllc/wav-lpddr-hw)/94 | Wavious DDR (WDDR) Physical interface (PHY) Hardware |
| 99 | 25 | 3 | 1 year, 10 months ago | [hero](https://github.com/pulp-platform/hero)/95 | Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware. |
| 97 | 18 | 16 | 27 days ago | [cheriot-ibex](https://github.com/microsoft/cheriot-ibex)/96 | cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core. |
| 97 | 17 | 2 | a month ago | [edn8-pro-pub](https://github.com/krikzz/edn8-pro-pub)/97 | EverDrive N8 PRO dev sources |
| 96 | 14 | 1 | 5 months ago | [reDIP-SID](https://github.com/daglem/reDIP-SID)/98 | MOS 6581 / 8580 SID FPGA emulation platform |
| 95 | 10 | 3 | 6 years ago | [tiny-synth](https://github.com/gundy/tiny-synth)/99 | Verilog code for a simple synth module; developed on TinyFPGA BX |
| 94 | 33 | 2 | 8 months ago | [FEC](https://github.com/dshekhalev/FEC)/100 | FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo) |
| 94 | 22 | 2 | 4 years ago | [AXI4_Interconnect](https://github.com/Verdvana/AXI4_Interconnect)/101 | AXI总线连接器 |
| 94 | 46 | 9 | 3 months ago | [kria-vitis-platforms](https://github.com/Xilinx/kria-vitis-platforms)/102 | Kria Vitis platforms and overlays |
| 92 | 30 | 2 | 1 year, 5 months ago | [FPGA-SATA-HBA](https://github.com/WangXuan95/FPGA-SATA-HBA)/103 | A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器，用来读写硬盘。 |
| 92 | 27 | 0 | 4 years ago | [axi4-interface](https://github.com/mmxsrup/axi4-interface)/104 | AXI4 and AXI4-Lite interface definitions |
| 91 | 38 | 0 | 7 years ago | [ISP_UVM](https://github.com/nelsoncsc/ISP_UVM)/105 | A Framework for Design and Verification of Image Processing Applications using UVM |
| 91 | 10 | 7 | a month ago | [mega-ed-pub](https://github.com/krikzz/mega-ed-pub)/106 | Mega EverDrive dev sources |
| 91 | 20 | 2 | 5 months ago | [UH-JLS](https://github.com/WangXuan95/UH-JLS)/107 | An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器，用来进行无损图像压缩。 |
| 88 | 4 | 0 | 5 months ago | [FazyRV](https://github.com/meiniKi/FazyRV)/108 | A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants. |
| 88 | 42 | 1 | 9 months ago | [fpga-partial-reconfig](https://github.com/intel/fpga-partial-reconfig)/109 | Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow |
| 87 | 19 | 0 | 1 year, 5 months ago | [uvm-verilator](https://github.com/chipsalliance/uvm-verilator)/110 | None |
| 85 | 19 | 16 | 8 months ago | [riscv-iommu](https://github.com/zero-day-labs/riscv-iommu)/111 | IOMMU IP compliant with the RISC-V IOMMU Specification v1.0 |
| 84 | 27 | 1 | 9 months ago | [ahb3lite_interconnect](https://github.com/RoaLogic/ahb3lite_interconnect)/112 | AHB3-Lite Interconnect |
| 84 | 37 | 0 | 15 hours ago | [SystemVerilogCourse](https://github.com/mbits-mirafra/SystemVerilogCourse)/113 | This is a detailed SystemVerilog course  |
| 84 | 11 | 1 | 5 months ago | [muntjac](https://github.com/lowRISC/muntjac)/114 | 64-bit multicore Linux-capable RISC-V processor |
| 83 | 44 | 103 | 15 hours ago | [caliptra-rtl](https://github.com/chipsalliance/caliptra-rtl)/115 | HW Design Collateral  for Caliptra RoT IP |
| 83 | 5 | 0 | 1 year, 2 months ago | [sargantana](https://github.com/bsc-loca/sargantana)/116 | None |
| 83 | 50 | 0 | 7 years ago | [SystemVerilogAssertions](https://github.com/VerificationExcellence/SystemVerilogAssertions)/117 | Examples and reference for System Verilog Assertions |
| 82 | 20 | 1 | 1 year, 7 months ago | [AHB-to-APB-Bridge-Verification](https://github.com/Siddhi-95/AHB-to-APB-Bridge-Verification)/118 | Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology. |
| 80 | 20 | 1 | 3 months ago | [yuu_ahb](https://github.com/seabeam/yuu_ahb)/119 | UVM AHB VIP |
| 78 | 12 | 4 | 1 year, 9 months ago | [nerv](https://github.com/YosysHQ/nerv)/120 | Naive Educational RISC V processor |
| 78 | 26 | 15 | 3 years ago | [LM-RISCV-DV](https://github.com/Lampro-Mellon/LM-RISCV-DV)/121 | An Open-Source Design and Verification Environment for RISC-V |
| 77 | 26 | 0 | 6 years ago | [SystemVerilogSHA256](https://github.com/unixb0y/SystemVerilogSHA256)/122 | SHA256 in (System-) Verilog / Open Source FPGA Miner |
| 76 | 36 | 3 | 7 years ago | [uvm_agents](https://github.com/dovstamler/uvm_agents)/123 | UVM agents |
| 75 | 33 | 0 | 10 months ago | [BrianHG-DDR3-Controller](https://github.com/BrianHGinc/BrianHG-DDR3-Controller)/124 | DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port.  VGA/HDMI multiwindow video controller with alpha-blended layers.  Docs & TBs included. |
| 74 | 21 | 36 | 3 hours ago | [Saturn_MiSTer](https://github.com/MiSTer-devel/Saturn_MiSTer)/125 | Sega Saturn for MiSTer |
| 74 | 21 | 2 | 7 years ago | [svaunit](https://github.com/amiq-consulting/svaunit)/126 | SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA) |
| 73 | 21 | 1 | 5 months ago | [uvm-core](https://github.com/accellera-official/uvm-core)/127 | None |
| 73 | 23 | 2 | 5 years ago | [System-Verilog-Packet-Library](https://github.com/sach/System-Verilog-Packet-Library)/128 | System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers |
| 73 | 15 | 18 | 3 years ago | [prjuray](https://github.com/f4pga/prjuray)/129 | Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format. |
| 72 | 7 | 4 | 5 months ago | [enso](https://github.com/crossroadsfpga/enso)/130 | Ensō is a high-performance streaming interface for NIC-application communication. |
| 72 | 10 | 1 | 18 days ago | [cgra4ml](https://github.com/KastnerRG/cgra4ml)/131 | An Open Workflow to Build Custom SoCs and run Deep Models at the Edge |
| 73 | 30 | 0 | 7 years ago | [DDR4MemoryController](https://github.com/ananthbhat94/DDR4MemoryController)/132 | HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution. |
| 72 | 19 | 3 | 5 years ago | [chipfail-glitcher](https://github.com/chipfail/chipfail-glitcher)/133 | None |
| 71 | 22 | 8 | 6 days ago | [pulp_cluster](https://github.com/pulp-platform/pulp_cluster)/134 | The multi-core cluster of a PULP system. |
| 71 | 29 | 8 | 9 years ago | [amiq_apb](https://github.com/amiq-consulting/amiq_apb)/135 | SystemVerilog VIP for AMBA APB protocol |
| 70 | 9 | 15 | 2 years ago | [kronos](https://github.com/SonalPinto/kronos)/136 | Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations |
| 69 | 7 | 0 | 2 months ago | [writeups](https://github.com/Pusty/writeups)/137 | Writeups for CTFs |
| 69 | 12 | 15 | 9 months ago | [CX](https://github.com/grayresearch/CX)/138 | Proposed RISC-V Composable Custom Extensions Specification |
| 68 | 38 | 0 | 3 years ago | [h265_decoder](https://github.com/tishi43/h265_decoder)/139 | H265 decoder write in verilog, verified on Xilinx ZYNQ7035 |
| 68 | 17 | 8 | 10 months ago | [cva5](https://github.com/openhwgroup/cva5)/140 | The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations. |
| 67 | 16 | 0 | 4 years ago | [mipi-csi-2](https://github.com/hdl-util/mipi-csi-2)/141 | Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA |
| 64 | 10 | 1 | 6 months ago | [Toolbox](https://github.com/HDLForBeginners/Toolbox)/142 | None |
| 64 | 25 | 4 | 24 days ago | [cv-hpdcache](https://github.com/openhwgroup/cv-hpdcache)/143 | RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores |
| 63 | 81 | 2 | 13 days ago | [systemverilog-homework](https://github.com/yuri-panchul/systemverilog-homework)/144 | SystemVerilog language-oriented exercises |
| 62 | 7 | 139 | 27 days ago | [silver](https://github.com/melt-umn/silver)/145 | An attribute grammar-based programming language for composable language extensions |
| 62 | 13 | 4 | 10 days ago | [antikernel-ipcores](https://github.com/azonenberg/antikernel-ipcores)/146 | FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations |
| 61 | 9 | 0 | 1 year, 1 month ago | [Verilog-SystemVerilog-Guide](https://github.com/mikeroyal/Verilog-SystemVerilog-Guide)/147 | Verilog/SystemVerilog Guide |
| 61 | 29 | 5 | 2 years ago | [davos](https://github.com/fpgasystems/davos)/148 | Distributed Accelerator OS |
| 61 | 2 | 9 | 1 year, 4 months ago | [fpga-gameandwatch](https://github.com/agg23/fpga-gameandwatch)/149 | Game and Watch for Analogue Pocket and MiSTer |
| 60 | 26 | 20 | 9 months ago | [core-v-xif](https://github.com/openhwgroup/core-v-xif)/150 | RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions |
| 60 | 23 | 1 | 3 years ago | [eth_vlg](https://github.com/hypernyan/eth_vlg)/151 | None |
| 60 | 16 | 4 | 6 months ago | [axi_riscv_atomics](https://github.com/pulp-platform/axi_riscv_atomics)/152 | AXI Adapter(s) for RISC-V Atomic Operations |
| 60 | 11 | 1 | 2 years ago | [sigma_delta_converters](https://github.com/davemuscle/sigma_delta_converters)/153 | Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components |
| 59 | 6 | 0 | 2 months ago | [pequeno_riscv](https://github.com/iammituraj/pequeno_riscv)/154 | Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA. |
| 58 | 30 | 12 | 4 years ago | [riscv-vip](https://github.com/jerralph/riscv-vip)/155 | For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug |
| 57 | 16 | 0 | 1 year, 4 months ago | [async_FIFO](https://github.com/dadongshangu/async_FIFO)/156 | This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me.  The design is based on Cliff Cumming's paper and the UVM is coded by me(Xianghzi Meng) |
| 57 | 18 | 9 | 14 days ago | [S32X_MiSTer](https://github.com/MiSTer-devel/S32X_MiSTer)/157 | Sega 32X implementation for MiSTer |
| 57 | 40 | 3 | 4 years ago | [axi4_vip](https://github.com/muneebullashariff/axi4_vip)/158 | Verification IP for APB protocol |
| 57 | 5 | 0 | 3 months ago | [Convolutional-Neural-Network-using-SystemVerilog](https://github.com/Kobzon86/Convolutional-Neural-Network-using-SystemVerilog)/159 | Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS ) |
| 56 | 8 | 5 | a month ago | [zerosoc](https://github.com/siliconcompiler/zerosoc)/160 | Demo SoC for SiliconCompiler. |
| 55 | 3 | 0 | 2 years ago | [Design-Pattern-in-SV](https://github.com/hanysalah/Design-Pattern-in-SV)/161 | This repo is created to include illustrative examples on object oriented design pattern in SV |
| 54 | 26 | 3 | 1 year, 1 month ago | [labs-with-cva6](https://github.com/sifferman/labs-with-cva6)/162 | Advanced Architecture Labs with CVA6 |
| 54 | 8 | 1 | 6 days ago | [croc](https://github.com/pulp-platform/croc)/163 | A PULP SoC for education, easy to understand and extend with a full flow for a physical design. |
| 53 | 15 | 1 | 7 years ago | [clarvi](https://github.com/ucam-comparch/clarvi)/164 | Clarvi simple RISC-V processor for teaching |
| 53 | 13 | 0 | 4 years ago | [DDR4_controller](https://github.com/oprecomp/DDR4_controller)/165 | None |
| 53 | 16 | 0 | 4 years ago | [fpga_snark_prover](https://github.com/bsdevlin/fpga_snark_prover)/166 | An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs |
| 53 | 39 | 0 | 10 years ago | [combinator-uvm](https://github.com/doswellf/combinator-uvm)/167 | UVM Testbench For SystemVerilog Combinator Implementation |
| 52 | 9 | 2 | 3 years ago | [fwrisc](https://github.com/Featherweight-IP/fwrisc)/168 | Featherweight RISC-V implementation |
| 52 | 9 | 1 | 3 years ago | [SNN-FPGA](https://github.com/CestSansImportance/SNN-FPGA)/169 | Spiking Neural Network RTL Implementation |
| 51 | 16 | 8 | 3 years ago | [bigpulp](https://github.com/pulp-platform/bigpulp)/170 | ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform |
| 51 | 8 | 0 | 5 years ago | [cdc](https://github.com/dpretet/cdc)/171 | Repository gathering basic modules for CDC purpose |
| 48 | 9 | 0 | 6 years ago | [zynq-sandbox](https://github.com/swetland/zynq-sandbox)/172 | a playground for xilinx zynq fpga experiments |
| 48 | 13 | 1 | 9 months ago | [axi_dma](https://github.com/aignacio/axi_dma)/173 | General Purpose AXI Direct Memory Access |
| 48 | 40 | 4 | a month ago | [LUMOS](https://github.com/IUST-Computer-Organization/LUMOS)/174 | Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor |
| 48 | 13 | 1 | 4 years ago | [Async_FIFO_Verification](https://github.com/akzare/Async_FIFO_Verification)/175 | Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM. |
| 48 | 6 | 0 | 4 years ago | [ctf-writeups](https://github.com/hyperreality/ctf-writeups)/176 | Detailed writeups of how I solved infosec Capture The Flag (CTF) challenges |
| 48 | 14 | 0 | 3 years ago | [ahb2apb-bridge](https://github.com/Travissss/ahb2apb-bridge)/177 | An  uvm verification env for ahb2apb bridge |
| 48 | 16 | 0 | 6 years ago | [example_uvm](https://github.com/emwzq/example_uvm)/178 | UVM实战随书源码 |
| 48 | 23 | 1 | 9 years ago | [fpga-hash-table](https://github.com/johan92/fpga-hash-table)/179 | Simple hash table on Verilog (SystemVerilog) |
| 48 | 0 | 0 | 5 years ago | [gateware](https://github.com/swetland/gateware)/180 | A collection of little open source FPGA hobby projects |
| 48 | 13 | 0 | 5 years ago | [vdf-fpga](https://github.com/supranational/vdf-fpga)/181 | Implementation of an RSA VDF evaluator targeting FPGAs. |
| 47 | 17 | 2 | 1 year, 7 months ago | [10g-low-latency-ethernet](https://github.com/ttchisholm/10g-low-latency-ethernet)/182 | 10G Low Latency Ethernet |
| 47 | 11 | 1 | 7 years ago | [virtio](https://github.com/tymonx/virtio)/183 | Virtio implementation in SystemVerilog |
| 46 | 13 | 1 | 8 years ago | [openhmc](https://github.com/unihd-cag/openhmc)/184 | openHMC - an open source Hybrid Memory Cube Controller |
| 46 | 29 | 0 | 8 years ago | [FM_Radio](https://github.com/pbing/FM_Radio)/185 | Simple mono FM Radio. |
| 46 | 4 | 0 | 2 days ago | [esnet-smartnic-hw](https://github.com/esnet/esnet-smartnic-hw)/186 | ESnet SmartNIC hardware design repository. |
| 46 | 5 | 0 | 4 years ago | [Superscalar-HIT-Core-NSCSCC2020](https://github.com/Superscalar-HIT-Core/Superscalar-HIT-Core-NSCSCC2020)/187 | a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog |
| 46 | 28 | 2 | 10 years ago | [amba3-vip](https://github.com/luuvish/amba3-vip)/188 | amba3 apb/axi vip |
| 45 | 26 | 1 | 11 years ago | [uvm](https://github.com/accellera/uvm)/189 | None |
| 45 | 15 | 1 | 4 years ago | [altera-pcie](https://github.com/makestuff/altera-pcie)/190 | Simple framework for building PCIe-based solutions for Altera FPGAs |
| 45 | 29 | 6 | 1 year, 5 months ago | [tech_cells_generic](https://github.com/pulp-platform/tech_cells_generic)/191 | Technology dependent cells instantiated in the design for generic process (simulation, FPGA) |
| 45 | 14 | 2 | a month ago | [common_verification](https://github.com/pulp-platform/common_verification)/192 | SystemVerilog modules and classes commonly used for verification |
| 44 | 8 | 6 | 4 years ago | [svreal](https://github.com/sgherbst/svreal)/193 | Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats |
| 44 | 24 | 3 | 1 year, 5 months ago | [uvm_gen](https://github.com/hjking/uvm_gen)/194 | UVM Generator |
| 44 | 7 | 3 | 3 years ago | [croyde-riscv](https://github.com/ben-marshall/croyde-riscv)/195 | A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions. |
| 43 | 6 | 1 | 5 years ago | [fpga-flight-controller](https://github.com/kvablack/fpga-flight-controller)/196 | Final project for CS 429H (computer architecture), fall freshman year. Built over the course of 2 weeks. |
| 43 | 26 | 2 | 11 months ago | [ddr5_phy](https://github.com/Shehab-Naga/ddr5_phy)/197 | DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision |
| 43 | 9 | 0 | 3 years ago | [tinyGPU](https://github.com/shehanmunasinghe/tinyGPU)/198 | tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog |
| 43 | 13 | 4 | 5 days ago | [redmule](https://github.com/pulp-platform/redmule)/199 | None |
| 42 | 13 | 0 | 3 years ago | [JSONinSV](https://github.com/zhouchuanrui/JSONinSV)/200 | JSON lib in Systemverilog |
| 42 | 10 | 0 | 20 hours ago | [taxi](https://github.com/fpganinja/taxi)/201 | AXI, AXI stream, Ethernet, and PCIe components in System Verilog |
| 42 | 3 | 0 | 4 years ago | [FDU1.1-NSCSCC](https://github.com/NSCSCC-2020-Fudan/FDU1.1-NSCSCC)/202 | 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品 |
| 42 | 8 | 0 | 1 year, 9 months ago | [UnarySim](https://github.com/diwu1990/UnarySim)/203 | This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top Pick for 2020. |
| 42 | 16 | 2 | 3 years ago | [pp-sp-reference-design](https://github.com/j-marjanovic/pp-sp-reference-design)/204 | None |
| 42 | 7 | 0 | 2 years ago | [Hands-on-FPGA-class](https://github.com/tinyvision-ai-inc/Hands-on-FPGA-class)/205 | None |
| 41 | 16 | 0 | 4 years ago | [SPI-Interface](https://github.com/Anjali-287/SPI-Interface)/206 | UVM Testbench to verify serial transmission of data between SPI master and slave |
| 41 | 8 | 0 | 7 years ago | [zedboard_axi4_master_burst_example](https://github.com/k0nze/zedboard_axi4_master_burst_example)/207 | Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard) |
| 41 | 75 | 4 | 3 years ago | [i2c_vip](https://github.com/muneebullashariff/i2c_vip)/208 | Verification IP for I2C protocol |
| 41 | 21 | 4 | 6 years ago | [fpu](https://github.com/pulp-platform/fpu)/209 | None |
| 41 | 19 | 2 | 9 months ago | [ahb3lite_apb_bridge](https://github.com/RoaLogic/ahb3lite_apb_bridge)/210 | Parameterised Asynchronous AHB3-Lite to APB4 Bridge. |
| 41 | 15 | 0 | 2 years ago | [DDR5_PHY_WriteOperation](https://github.com/abdelrhman-oun/DDR5_PHY_WriteOperation)/211 | None |
| 40 | 6 | 2 | 4 years ago | [CHIPKIT](https://github.com/whatmough/CHIPKIT)/212 | CHIPKIT: An agile, reusable open-source framework for rapid test chip development |
| 40 | 30 | 4 | a month ago | [cva6-softcore-contest](https://github.com/ThalesGroup/cva6-softcore-contest)/213 | National RISC-V student contest CV32A6 |
| 40 | 13 | 0 | 2 years ago | [uvm_example](https://github.com/howard789/uvm_example)/214 | This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/ |
| 40 | 19 | 0 | 5 years ago | [DeepFreeze](https://github.com/ARM-software/DeepFreeze)/215 | None |
| 40 | 17 | 1 | 6 years ago | [UART](https://github.com/darthsider/UART)/216 | UART design in SV and verification using UVM and SV |
| 40 | 18 | 1 | 1 year, 9 months ago | [intel-training-modules](https://github.com/ARC-Lab-UF/intel-training-modules)/217 | None |
| 40 | 9 | 0 | 6 years ago | [fpga-virtual-console](https://github.com/Harry-Chen/fpga-virtual-console)/218 | VT220-compatible console on Cyclone IV EP4CE55F23I7 |
| 40 | 15 | 1 | 1 year, 7 months ago | [100-Days-of-RTL-code](https://github.com/KOTHAVANI/100-Days-of-RTL-code)/219 | None |
| 39 | 12 | 1 | 3 years ago | [XS-Verilog-Library](https://github.com/OpenXiangShan/XS-Verilog-Library)/220 | None |
| 39 | 2 | 0 | 29 days ago | [HaDes-V](https://github.com/tscheipel/HaDes-V)/221 | HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V processor using SystemVerilog and FPGA tools. Developed by TU Graz's EAS Group, this resource combines hands-on exercises in hardware/software co-design with practical implementation on the Basys3 FPGA board. |
| 39 | 13 | 0 | 1 year, 9 months ago | [fpga-ethernet-udp](https://github.com/adamchristiansen/fpga-ethernet-udp)/222 | An HDL design for sending data over Ethernet |
| 39 | 7 | 1 | 9 years ago | [fpga_fast_serial_sort](https://github.com/Poofjunior/fpga_fast_serial_sort)/223 |  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially |
| 38 | 10 | 0 | 2 years ago | [DUA](https://github.com/microsoft/DUA)/224 | DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine boundaries, DUA provides global names and a common interface for communicating across various resources, the underlying network automatically routing traffic and managing resource multiplexing. |
| 38 | 10 | 0 | 5 years ago | [PIEO-Scheduler](https://github.com/vishal1303/PIEO-Scheduler)/225 | A Fast, Scalable and Programmable Packet Scheduler in Hardware |
| 38 | 17 | 1 | 7 years ago | [easyUVM](https://github.com/nelsoncsc/easyUVM)/226 | A simple UVM example with DPI  |
| 38 | 25 | 4 | 3 years ago | [axi_mem_if](https://github.com/pulp-platform/axi_mem_if)/227 | Simple single-port AXI memory interface |
| 38 | 13 | 0 | 10 years ago | [aes128-hdl](https://github.com/mbgh/aes128-hdl)/228 | A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process. |
| 38 | 21 | 1 | 4 years ago | [UVM-APB_RAL](https://github.com/JoseIuri/UVM-APB_RAL)/229 | This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT. |
| 38 | 12 | 2 | 7 years ago | [NAND-Flash-Memory-Controller-verification](https://github.com/vinodsake/NAND-Flash-Memory-Controller-verification)/230 | None |
| 38 | 3 | 0 | 7 months ago | [LainCore](https://github.com/LainChip/LainCore)/231 | Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven. |
| 38 | 5 | 1 | 2 years ago | [riscv-proc](https://github.com/NAvi349/riscv-proc)/232 | 32-bit 5-Stage Pipelined RISC V RV32I Core |
| 38 | 15 | 0 | 1 year, 1 month ago | [UVMCourse](https://github.com/mbits-mirafra/UVMCourse)/233 | Structured UVM Course |
| 38 | 2 | 0 | 2 years ago | [risc-v-single-cycle](https://github.com/martinKindall/risc-v-single-cycle)/234 | A Single Cycle Risc-V 32 bit CPU |
| 37 | 7 | 0 | 1 year, 9 months ago | [PDPU](https://github.com/qleenju/PDPU)/235 | PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications |
| 37 | 6 | 0 | 3 years ago | [justctf-2019](https://github.com/justcatthefish/justctf-2019)/236 | justCTF 2019 challenges sources |
| 37 | 15 | 0 | 2 years ago | [nes_ecp5](https://github.com/ironsteel/nes_ecp5)/237 | NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board |
| 37 | 6 | 2 | 2 years ago | [SVA-AXI4-FVIP](https://github.com/YosysHQ-GmbH/SVA-AXI4-FVIP)/238 | YosysHQ SVA AXI Properties |
| 37 | 8 | 1 | 3 years ago | [proto245](https://github.com/esynr3z/proto245)/239 | 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol) |
| 37 | 7 | 3 | 2 months ago | [ITA](https://github.com/pulp-platform/ITA)/240 | None |
| 37 | 5 | 0 | 2 months ago | [pzbcm](https://github.com/pezy-computing/pzbcm)/241 | Basic Common Modules |
| 37 | 19 | 23 | 30 days ago | [sonata-system](https://github.com/lowRISC/sonata-system)/242 | A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI |
| 37 | 10 | 2 | 5 years ago | [custom_uvm_report_server](https://github.com/kaushalmodi/custom_uvm_report_server)/243 | Customized UVM Report Server |
| 36 | 14 | 4 | 3 years ago | [apb-uart-uvm-env](https://github.com/Lampro-Mellon/apb-uart-uvm-env)/244 | None |
| 36 | 8 | 0 | 10 months ago | [OpenC910_Modified](https://github.com/Advanced-Microelectronics-Group/OpenC910_Modified)/245 | commit rtl and build cosim env |
| 36 | 1 | 3 | 2 years ago | [openfpga-pokemonmini](https://github.com/agg23/openfpga-pokemonmini)/246 | None |
| 36 | 14 | 5 | 9 months ago | [plic](https://github.com/RoaLogic/plic)/247 | Platform Level Interrupt Controller |
| 35 | 35 | 0 | 7 years ago | [Sampling-Model](https://github.com/MatrixAINetwork/Sampling-Model)/248 | Hardware of sampling model |
| 35 | 9 | 0 | 8 years ago | [systemverilog-design-patterns](https://github.com/tenthousandfailures/systemverilog-design-patterns)/249 | None |
| 35 | 8 | 1 | 5 months ago | [riscv-aia](https://github.com/zero-day-labs/riscv-aia)/250 | AIA IP compliant with the RISC-V AIA spec |
| 35 | 10 | 0 | a month ago | [riscv-tests-intro](https://github.com/riscv-tests-intro/riscv-tests-intro)/251 | Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер" |
| 35 | 3 | 0 | 8 months ago | [CDIM](https://github.com/Maxpicca-Li/CDIM)/252 | CQU Dual Issue Machine |
| 34 | 1 | 0 | 3 years ago | [Pathsy](https://github.com/NotCamelCase/Pathsy)/253 | Simple Path Tracer on an FPGA |
| 34 | 14 | 0 | 7 years ago | [AES](https://github.com/cjdrake/AES)/254 | Advanced Encryption Standard (AES) SystemVerilog Core |
| 34 | 11 | 0 | 10 years ago | [DDR4Sim](https://github.com/bhunt2/DDR4Sim)/255 | DDR4 Simulation Project in System Verilog |
| 34 | 11 | 1 | 4 years ago | [ava-core](https://github.com/AI-Vector-Accelerator/ava-core)/256 | A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8) |
| 34 | 3 | 0 | a month ago | [NTUEE_DIGITAL_CIRCUIT_LAB_24FALL](https://github.com/shawntsai0312/NTUEE_DIGITAL_CIRCUIT_LAB_24FALL)/257 | NTUEE Digital Circuit Lab 24Fall |
| 34 | 18 | 2 | 4 years ago | [ZX_Spectrum-128K_MIST](https://github.com/sorgelig/ZX_Spectrum-128K_MIST)/258 | ZX Spectrum 128K for MIST Board |
| 34 | 12 | 0 | 5 years ago | [Sirius](https://github.com/name1e5s/Sirius)/259 | Asymmetric dual issue in-order microprocessor. |
| 34 | 5 | 1 | 10 months ago | [my_verilog_projects](https://github.com/dumpo/my_verilog_projects)/260 | 数字IC秋招项目、手撕代码 |
| 33 | 7 | 0 | 4 years ago | [FPGA-OS](https://github.com/WukLab/FPGA-OS)/261 | None |
| 33 | 7 | 0 | 7 years ago | [sv_image](https://github.com/nelsoncsc/sv_image)/262 | Reusable image processing modules in SystemVerilog |
| 33 | 10 | 1 | 1 year, 8 months ago | [tarsier](https://github.com/raiker/tarsier)/263 | None |
| 33 | 12 | 0 | 6 years ago | [usb20dev](https://github.com/esynr3z/usb20dev)/264 | USB 2.0 FS Device controller IP core written in SystemVerilog |
| 33 | 13 | 0 | 11 years ago | [UVM](https://github.com/chiggs/UVM)/265 | Mirror of the Universal Verification Methodology from sourceforge |
| 33 | 15 | 0 | 3 years ago | [ece_4305](https://github.com/aseddin/ece_4305)/266 | Code associated with Cal Poly Pomona's ECE 4305 |
| 33 | 16 | 1 | 6 years ago | [combinational-bnn](https://github.com/EEESlab/combinational-bnn)/267 | System Verilog code describing a fully combinational binarized neural network. |
| 33 | 14 | 0 | 7 years ago | [AMBA_AXI3](https://github.com/yvnr4you/AMBA_AXI3)/268 | System Verilog and Emulation. Written all the five channels. |
| 33 | 9 | 0 | 3 years ago | [axi_vip_demo](https://github.com/esynr3z/axi_vip_demo)/269 | Xilinx AXI VIP example of use |
| 33 | 3 | 0 | 2 years ago | [100DaysofRTL](https://github.com/snbk001/100DaysofRTL)/270 | 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Counter, Mux using case, JK flip flop, T flip flop, positive edge detection, Priority encoder, Barrel shifter, Signed Magnitude adder, Free Running Counter, Mod-m Counter, Edge Detector mealy Moore |
| 32 | 9 | 0 | 9 years ago | [USBCore](https://github.com/ObKo/USBCore)/271 | USB Full-Speed/Hi-Speed Device Controller core for FPGA |
| 32 | 10 | 0 | 5 years ago | [ahb3_uvm_tb](https://github.com/designsolver/ahb3_uvm_tb)/272 | AMBA 3 AHB UVM TB |
| 32 | 7 | 4 | 1 year, 8 months ago | [riscv-multi-core-lotr](https://github.com/amichai-bd/riscv-multi-core-lotr)/273 | RISCV core RV32I/E.4 threads in a ring architecture   |
| 32 | 6 | 0 | 1 year, 6 months ago | [fpga_practice](https://github.com/wdxm657/fpga_practice)/274 | None |
| 32 | 3 | 0 | 3 years ago | [rtl-fuzz-lab](https://github.com/ekiwi/rtl-fuzz-lab)/275 | A Modular Open-Source Hardware Fuzzing Framework |
| 32 | 0 | 0 | 2 years ago | [openfpga-spacerace](https://github.com/ericlewis/openfpga-spacerace)/276 | FPGA implementation of Arcade Space Race (Atari, 1973) for Analogue Pocket. |
| 32 | 15 | 0 | 7 years ago | [uvm_debug](https://github.com/uvmdebug/uvm_debug)/277 | UVM interactive debug library |
| 32 | 12 | 1 | 4 years ago | [sv-1800-2012](https://github.com/gvekony/sv-1800-2012)/278 | IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definition for VS Code |
| 31 | 10 | 0 | 4 years ago | [yuu_apb](https://github.com/seabeam/yuu_apb)/279 | UVM APB VIP, part of AMBA3&AMBA4 feature supported |
| 31 | 10 | 10 | 3 months ago | [tnCart](https://github.com/buppu3/tnCart)/280 | FPGA cartridge for MSX |
| 31 | 7 | 0 | 3 years ago | [axi_vip_master](https://github.com/nahidrn/axi_vip_master)/281 | Sample UVM code for axi ram dut |
| 31 | 10 | 1 | 4 years ago | [csi2_rx](https://github.com/hellgate202/csi2_rx)/282 | MIPI CSI-2 RX |
| 31 | 2 | 3 | 5 years ago | [nanoFOX](https://github.com/Dmitriy0111/nanoFOX)/283 | A small RISC-V core (SystemVerilog) |
| 31 | 16 | 0 | 5 years ago | [anycore-riscv-src](https://github.com/anycore/anycore-riscv-src)/284 | The RTL source for AnyCore RISC-V |
| 31 | 3 | 0 | 2 years ago | [AES](https://github.com/Open-Source-Hardware-Initiative/AES)/285 | Open Source AES |
| 30 | 5 | 0 | 2 years ago | [SystemVerilog-Bitmap-Library-AXI-Image-VIP](https://github.com/Aperture-Electronic/SystemVerilog-Bitmap-Library-AXI-Image-VIP)/286 | Bitmap Processing Library & AXI-Stream Video Image VIP |
| 30 | 11 | 0 | 9 months ago | [uvm_tb_cross_bar](https://github.com/yuravg/uvm_tb_cross_bar)/287 | SystemVerilog UVM testbench example |
| 30 | 10 | 0 | 1 year, 4 months ago | [DRIM-S](https://github.com/ic-lab-duth/DRIM-S)/288 | DUTH RISC-V Superscalar Microprocessor |
| 30 | 7 | 0 | 2 years ago | [SSRL_work](https://github.com/wenxuan-hu/SSRL_work)/289 | work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework |
| 30 | 11 | 0 | 7 days ago | [Tiny_But_Mighty_I2C_Master_Verilog](https://github.com/0xArt/Tiny_But_Mighty_I2C_Master_Verilog)/290 | I2C Master Verilog module |
| 29 | 13 | 1 | 4 years ago | [UVM_Verification](https://github.com/avashist003/UVM_Verification)/291 | Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence |
| 29 | 3 | 0 | 5 years ago | [fpga-guitar-pedal](https://github.com/carsonrobles/fpga-guitar-pedal)/292 | FPGA based guitar effect station. |
| 29 | 1 | 0 | 2 years ago | [wd65c02](https://github.com/CompuSAR/wd65c02)/293 | Cycle accurate FPGA implementation of various 6502 CPU variants |
| 29 | 27 | 55 | a month ago | [pyslint](https://github.com/AsFigo/pyslint)/294 | SystemVerilog Linter based on pyslang |
| 29 | 5 | 0 | 3 years ago | [NekoIchi](https://github.com/ecilasun/NekoIchi)/295 | A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board |
| 29 | 4 | 1 | 1 year, 10 months ago | [nim-systemverilog-dpic](https://github.com/kaushalmodi/nim-systemverilog-dpic)/296 | Using Nim to interface with SystemVerilog test benches via DPI-C |
| 29 | 10 | 1 | 4 months ago | [sauria](https://github.com/bsc-loca/sauria)/297 | SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator based on a GeMM systolic array engine. |
| 29 | 23 | 2 | 29 days ago | [Hamming-ECC](https://github.com/RoaLogic/Hamming-ECC)/298 | Hamming ECC Encoder and Decoder to protect memories |
| 28 | 19 | 0 | 4 years ago | [sdio_linux_fpga](https://github.com/balmerdx/sdio_linux_fpga)/299 | Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S) |
| 28 | 12 | 0 | 5 years ago | [ahb2apb_bridge_vip](https://github.com/designsolver/ahb2apb_bridge_vip)/300 | AHB to APB Bridge VIP |
| 28 | 5 | 0 | 7 months ago | [svx](https://github.com/mxg/svx)/301 | SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity |
| 28 | 15 | 0 | 3 days ago | [MPSoC-DV](https://github.com/PacoReinaCampo/MPSoC-DV)/302 | Multi-Processor System on Chip verified with UVM/OSVVM/FV |
| 28 | 13 | 2 | 3 years ago | [GPCore](https://github.com/alaasal/GPCore)/303 | This is the base repo for our graduation project in AlexU 21 |
| 28 | 9 | 0 | 4 years ago | [virtio-fpga-bridge](https://github.com/RSPwFPGAs/virtio-fpga-bridge)/304 | Virtio front-end and back-end bridge, implemented with FPGA. |
| 28 | 15 | 0 | 2 years ago | [axi-bfm](https://github.com/muzafferkal/axi-bfm)/305 | AXI3 Bus Functional Models (Initiator & Target)  |
| 28 | 3 | 0 | 3 years ago | [RISC-V-Vector-Processor](https://github.com/martinriis/RISC-V-Vector-Processor)/306 | 256-bit vector processor based on the RISC-V vector (V) extension |
| 28 | 4 | 0 | 3 years ago | [de10lite-hdl](https://github.com/hildebrandmw/de10lite-hdl)/307 | Verilog for interacting with components of the DE10-Lite board. |
| 28 | 7 | 1 | 1 year, 3 months ago | [tvip-apb](https://github.com/taichi-ishitani/tvip-apb)/308 | Verification IP for AMBA APB Protocol |
| 28 | 9 | 5 | 1 year, 11 months ago | [azadi-soc](https://github.com/merledu/azadi-soc)/309 | Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip. |
| 28 | 12 | 2 | 2 years ago | [axi4_avip](https://github.com/muneeb-mbytes/axi4_avip)/310 | Development of AXI4 Accelerated VIP |
| 27 | 14 | 2 | 9 years ago | [jtag_dpi](https://github.com/pulp-platform/jtag_dpi)/311 | JTAG DPI module for SystemVerilog RTL simulations |
| 27 | 9 | 1 | 7 years ago | [RFNoC-HLS-ATSC-RX](https://github.com/Xilinx/RFNoC-HLS-ATSC-RX)/312 | None |
| 27 | 4 | 0 | 7 years ago | [verilog-sid-mos6581](https://github.com/thomask77/verilog-sid-mos6581)/313 | MOS6581 SID chip emulator in SystemVerilog |
| 27 | 17 | 0 | 4 years ago | [ExtremeDV_UVM](https://github.com/zhajio1988/ExtremeDV_UVM)/314 | UVM resource from github, run simulation use YASAsim flow |
| 27 | 9 | 0 | 6 years ago | [ahb_sramc](https://github.com/flyskywalker/ahb_sramc)/315 | ahb scram controller, design and verification |
| 27 | 14 | 8 | 4 months ago | [zynq-parrot](https://github.com/black-parrot-hdk/zynq-parrot)/316 | BlackParrot on Zynq |
| 27 | 13 | 7 | 13 days ago | [FPGA_pract](https://github.com/MPSU/FPGA_pract)/317 | Методические материалы курса "Практикум по ПЛИС" |
| 27 | 11 | 11 | 1 year, 6 months ago | [cv32e41p](https://github.com/openhwgroup/cv32e41p)/318 | 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions |
| 27 | 8 | 0 | 6 years ago | [Verification-of-FIFO-using-SystemVerilog](https://github.com/gokulbalagopal/Verification-of-FIFO-using-SystemVerilog)/319 | Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog. Created components like generator, driver, monitor, scoreboard, interface, environment, and testbench.  |
| 27 | 16 | 0 | 6 years ago | [uvm-components](https://github.com/pulp-platform/uvm-components)/320 | Contains commonly used UVM components (agents, environments and tests). |
| 27 | 5 | 0 | 6 years ago | [mil1553-spi](https://github.com/zhelnio/mil1553-spi)/321 | MIL-STD-1553 <-> SPI bridge |
| 26 | 5 | 2 | 7 years ago | [micro-besm](https://github.com/besm6/micro-besm)/322 | Replica of micro-BESM computer |
| 26 | 2 | 0 | 4 years ago | [i2c](https://github.com/hdl-util/i2c)/323 | Fully featured implementation of Inter-IC (I2C) bus master for FPGAs |
| 26 | 4 | 5 | 9 months ago | [libsv](https://github.com/bensampson5/libsv)/324 | An open source, parameterized SystemVerilog digital hardware IP library |
| 26 | 7 | 0 | 9 years ago | [system-verilog-patterns](https://github.com/luuvish/system-verilog-patterns)/325 | SystemVerilog Design Patterns |
| 26 | 4 | 0 | 3 years ago | [digital_ic_verification](https://github.com/programer-guan/digital_ic_verification)/326 | 数字IC验证案例（SV and UVM） |
| 26 | 7 | 0 | 3 days ago | [MPSoC-NoC](https://github.com/PacoReinaCampo/MPSoC-NoC)/327 | Network on Chip for MPSoC |
| 26 | 19 | 3 | 1 year, 11 months ago | [yamm](https://github.com/amiq-consulting/yamm)/328 | YAMM package repository |
| 26 | 4 | 0 | 3 years ago | [RISC-V-Pipelined-Processor](https://github.com/AkeelMedina22/RISC-V-Pipelined-Processor)/329 | A Verilog based 5-stage fully functional pipelined RISC-V Processor code. |
| 26 | 11 | 6 | 10 years ago | [HardwareModules](https://github.com/Poofjunior/HardwareModules)/330 | A collection of portable hardware modules |
| 26 | 1 | 0 | 1 year, 10 months ago | [100daysofRTL](https://github.com/hughbyrne10/100daysofRTL)/331 | 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves committing to working on RTL based digital designs for 100 consecutive days. The goal is to build a solid foundation of knowledge and experience in the field. |
| 27 | 27 | 41 | 11 months ago | [axi4_avip](https://github.com/mbits-mirafra/axi4_avip)/332 | None |
| 26 | 23 | 2 | 4 years ago | [apb_vip](https://github.com/muneebullashariff/apb_vip)/333 | Verification IP for APB protocol |
| 25 | 1 | 0 | 11 days ago | [tang-nano-9k--riscv--cache-psram](https://github.com/calint/tang-nano-9k--riscv--cache-psram)/334 | RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card |
| 25 | 4 | 0 | 2 months ago | [tot6502](https://github.com/krikzz/tot6502)/335 | None |
| 25 | 16 | 0 | 8 years ago | [second_edition](https://github.com/advanced-uvm/second_edition)/336 | Code for the second edition of Advanced UVM. |
| 25 | 9 | 0 | 4 years ago | [basic_cache_core](https://github.com/ljgibbslf/basic_cache_core)/337 | None |
| 25 | 5 | 1 | 8 years ago | [sv_csv_parser](https://github.com/Mochenx/sv_csv_parser)/338 | A CSV file parser, written in SystemVerilog |
| 25 | 4 | 37 | 3 years ago | [dragonphy2](https://github.com/StanfordVLSI/dragonphy2)/339 | Open Source PHY v2 |
| 25 | 4 | 0 | 2 years ago | [SystemVerilog_Design_Verification](https://github.com/avashist003/SystemVerilog_Design_Verification)/340 | Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog |
| 25 | 5 | 0 | 4 months ago | [env-xs-ov-00-bpu](https://github.com/XS-MLVP/env-xs-ov-00-bpu)/341 | 香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境 |
| 25 | 12 | 0 | 3 years ago | [virtio-fpga](https://github.com/RSPwFPGAs/virtio-fpga)/342 | A platform for emulating Virtio devices with FPGAs |
| 25 | 6 | 0 | 4 years ago | [AXI_SRAM](https://github.com/Verdvana/AXI_SRAM)/343 | 支持AXI总线协议的8k×8 SP SRAM |
| 25 | 15 | 0 | 7 years ago | [hw_interview_questions](https://github.com/pengwubj/hw_interview_questions)/344 | A collection of commonly asked RTL design interview questions |
| 25 | 5 | 0 | 1 year, 6 months ago | [clint](https://github.com/pulp-platform/clint)/345 | RISC-V Core Local Interrupt Controller (CLINT) |
| 25 | 2 | 0 | 4 years ago | [nerv](https://github.com/SymbioticEDA/nerv)/346 | Naive Educational RISC-V -- A simple single-stage RV32I processor |
| 25 | 13 | 0 | 4 months ago | [riscvISACOV](https://github.com/riscv-verification/riscvISACOV)/347 | SystemVerilog Functional Coverage for RISC-V ISA |
| 25 | 3 | 0 | 10 months ago | [SystemVerilog-For-Verification](https://github.com/karimmahmoud22/SystemVerilog-For-Verification)/348 | None |
| 25 | 9 | 0 | 1 year, 7 days ago | [aib-protocols](https://github.com/chipsalliance/aib-protocols)/349 | None |
| 25 | 7 | 1 | 5 years ago | [Gaia](https://github.com/isuckatdrifting/Gaia)/350 | Generate UVM testbench framework template files with Python 3 |
| 25 | 8 | 0 | 5 years ago | [cortex-m0-soft-microcontroller](https://github.com/vfinotti/cortex-m0-soft-microcontroller)/351 | Soft-microcontroller implementation of an ARM Cortex-M0 |
| 24 | 0 | 0 | 9 months ago | [aura-core](https://github.com/tastynoob/aura-core)/352 | "aura" my super-scalar O3 cpu core |
| 24 | 3 | 0 | 4 years ago | [adapter](https://github.com/NetTLP/adapter)/353 | An FPGA-based NetTLP adapter  |
| 24 | 1 | 0 | 4 years ago | [soff-hardware-opae](https://github.com/mcrl/soff-hardware-opae)/354 | None |
| 24 | 8 | 2 | 3 years ago | [AXI-DMA-master-verification](https://github.com/letitbe0201/AXI-DMA-master-verification)/355 | None |
| 24 | 7 | 2 | 3 months ago | [AutoChip](https://github.com/shailja-thakur/AutoChip)/356 | None |
| 24 | 4 | 3 | 4 months ago | [friscv](https://github.com/dpretet/friscv)/357 | RISCV CPU implementation in SystemVerilog |
| 24 | 33 | 6 | 8 years ago | [axi_spi_slave](https://github.com/pulp-platform/axi_spi_slave)/358 | None |
| 24 | 4 | 1 | 2 years ago | [AXI-Ethernet-UVM](https://github.com/kkenshin1/AXI-Ethernet-UVM)/359 | A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM |
| 24 | 4 | 0 | 27 days ago | [megaboom](https://github.com/The-OpenROAD-Project/megaboom)/360 | None |
| 24 | 9 | 1 | 4 months ago | [pfr-wilson-city](https://github.com/intel/pfr-wilson-city)/361 | None |
| 24 | 10 | 1 | 4 years ago | [stream-ebpc](https://github.com/pulp-platform/stream-ebpc)/362 | Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Lukas Cavigelli, Georg Rutishauser, Luca Benini. |
| 24 | 15 | 0 | 6 years ago | [uvm_auto](https://github.com/mingzhang952/uvm_auto)/363 | uvm auto generator |
| 23 | 15 | 12 | 1 year, 10 months ago | [axi_llc](https://github.com/pulp-platform/axi_llc)/364 | None |
| 23 | 3 | 2 | 4 years ago | [DMA8237A](https://github.com/srishis/DMA8237A)/365 | System Verilog based RTL design of DMA controller for 8086 microprocessor based systems. |
| 23 | 12 | 1 | 1 year, 2 months ago | [LimeADPD](https://github.com/myriadrf/LimeADPD)/366 | Lime Adaptive Digital Predistortion |
| 23 | 7 | 0 | 3 days ago | [SoC-DV](https://github.com/PacoReinaCampo/SoC-DV)/367 | System on Chip verified with UVM/OSVVM/FV |
| 23 | 4 | 0 | 1 year, 2 months ago | [tiny5](https://github.com/xerpi/tiny5)/368 | RISC-V Processor Implementation (RV32IM, TileLink-UL) |
| 23 | 7 | 0 | 4 years ago | [svlib](https://github.com/recogni/svlib)/369 | svlib from http://www.verilab.com/resources/svlib/ |
| 23 | 4 | 1 | 4 years ago | [hardware](https://github.com/supranational/hardware)/370 | Low level arithmetic primitives in RTL |
| 23 | 9 | 0 | 4 years ago | [fpga-webinar-2020](https://github.com/stcmtk/fpga-webinar-2020)/371 | None |
| 23 | 5 | 0 | 2 years ago | [uvm_code_gen](https://github.com/antoinemadec/uvm_code_gen)/372 | Simple template-based UVM code generator |
| 23 | 16 | 10 | 3 years ago | [spi_avip](https://github.com/muneeb-mbytes/spi_avip)/373 | SPI protocol Accelerated VIP  |
| 23 | 40 | 5 | 2 years ago | [ivl_uvm](https://github.com/AsFigo/ivl_uvm)/374 | Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach. |
| 23 | 6 | 1 | 3 years ago | [System-Verilog-bootcamp](https://github.com/Suntrakanesh/System-Verilog-bootcamp)/375 | System Verilog BootCamp |
| 22 | 13 | 3 | 9 years ago | [JetStream-hardware](https://github.com/maltevesper/JetStream-hardware)/376 | None |
| 22 | 2 | 0 | 4 years ago | [FPGA_Gameboy_Watch](https://github.com/dovoto/FPGA_Gameboy_Watch)/377 | Full gameboy and gameboy color Verilog Implenentation |
| 22 | 12 | 3 | 2 years ago | [apb_avip](https://github.com/muneeb-mbytes/apb_avip)/378 | ABP Accelerated VIP |
| 22 | 10 | 0 | 3 months ago | [serial_link](https://github.com/pulp-platform/serial_link)/379 | A simple, scalable, source-synchronous, all-digital DDR link |
| 22 | 12 | 1 | 1 year, 5 months ago | [evsoc](https://github.com/Efinix-Inc/evsoc)/380 | This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions. |
| 22 | 9 | 1 | 6 years ago | [uvm-1.2](https://github.com/gchinna/uvm-1.2)/381 | uvm-1.2 library files from: http://www.accellera.org/images/downloads/standards/uvm/uvm-1.2.tar.gz |
| 22 | 6 | 0 | 11 months ago | [Pre_Silicon-AHB-to_APB-Verification](https://github.com/Ghonimo/Pre_Silicon-AHB-to_APB-Verification)/382 | Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀 |
| 22 | 5 | 0 | 5 years ago | [RISC_VERIF_DEMO_0](https://github.com/MushroomZQ/RISC_VERIF_DEMO_0)/383 | a very simple risc_cpu verification demo with uvm |
| 22 | 2 | 0 | 3 years ago | [FPGA-Video-Processing](https://github.com/georgeyhere/FPGA-Video-Processing)/384 | Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA |
| 22 | 12 | 0 | 6 years ago | [simple-alu-uvm](https://github.com/A-T-Kristensen/simple-alu-uvm)/385 | This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit |
| 22 | 5 | 7 | 2 years ago | [pito_riscv](https://github.com/hossein1387/pito_riscv)/386 | A Barrel design of RV32I |
| 22 | 2 | 0 | 5 years ago | [MNIST_Classification_FPGA](https://github.com/grant4001/MNIST_Classification_FPGA)/387 | None |
| 22 | 2 | 0 | 1 year, 1 month ago | [veriloglabs](https://github.com/chenshuo/veriloglabs)/388 | Undergraduate digital circuit laboratory |
| 22 | 5 | 0 | 1 year, 11 months ago | [Realtime-Bicubic-16X-SuperResolution-IP](https://github.com/Aperture-Electronic/Realtime-Bicubic-16X-SuperResolution-IP)/389 | APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS |
| 22 | 4 | 0 | 4 years ago | [UVM_Verification_for_P2S_Data_Converter](https://github.com/Dongtata2020/UVM_Verification_for_P2S_Data_Converter)/390 | 为了学习UVM验证相关知识，需要动手尝试实际的项目。作为一个初学者，难以接触到实际的项目，于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中，挑选出一个简单的小设计，作为我的验证对象，并围绕它编写了UVM验证环境。 |
| 22 | 8 | 0 | 4 years ago | [chronos](https://github.com/SwarmArch/chronos)/391 | The Chronos FPGA Framework to accelerate ordered applications |
| 22 | 16 | 2 | 6 years ago | [Design-and-Verification-of-DDR3-Memory-Controller](https://github.com/tej-chavan/Design-and-Verification-of-DDR3-Memory-Controller)/392 | The memory model was leveraged from micron.  |
| 22 | 15 | 0 | 9 months ago | [ahb3lite_memory](https://github.com/RoaLogic/ahb3lite_memory)/393 | Multi-Technology RAM with AHB3Lite interface |
| 21 | 5 | 0 | 3 years ago | [pcieledblink](https://github.com/racerxdl/pcieledblink)/394 | Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards) |
| 21 | 4 | 0 | 2 years ago | [RISCV-LAB](https://github.com/wenqi-wang20/RISCV-LAB)/395 | 清华大学计算机系零字班计算机组成原理大实验作业。 |
| 21 | 10 | 0 | 3 days ago | [SoC-RISCV](https://github.com/PacoReinaCampo/SoC-RISCV)/396 | System on Chip with RISCV-32 / RISCV-64 / RISCV-128 |
| 21 | 13 | 0 | 7 years ago | [mil-std-1553b-soc](https://github.com/fpga-soc/mil-std-1553b-soc)/397 | development interface mil-std-1553b for system on chip |
| 21 | 4 | 0 | 4 years ago | [mipi-ccs](https://github.com/hdl-util/mipi-ccs)/398 | Control a MIPI Camera over I2C |
| 21 | 2 | 4 | 9 months ago | [hyperbus](https://github.com/pulp-platform/hyperbus)/399 | None |
| 21 | 6 | 1 | 7 months ago | [tue](https://github.com/taichi-ishitani/tue)/400 | Useful UVM extensions |
| 21 | 8 | 0 | 4 years ago | [uart2bustestbench](https://github.com/hanysalah/uart2bustestbench)/401 | UVM Verification IP to uart2bus IP.  |
| 21 | 1 | 0 | 6 years ago | [rastrgrafx](https://github.com/toivoh/rastrgrafx)/402 | FPGA implementation of a simple scanline based 2d graphics engine |
| 21 | 5 | 0 | 5 years ago | [UvmEnvUartApb](https://github.com/nguyenquanicd/UvmEnvUartApb)/403 | This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetigating the UVM env. |
| 21 | 6 | 0 | 4 years ago | [sv_practice](https://github.com/harpreetbhatia/sv_practice)/404 | Practice exercises for SystemVerilog, UVM .. |
| 21 | 2 | 0 | 2 years ago | [uvm-mcdf](https://github.com/KafCoppelia/uvm-mcdf)/405 | Mirror of william_william/uvm-mcdf on Gitee |
| 21 | 7 | 0 | 9 years ago | [AMBA-3-AHB--LITE-Protocol-Design-and-Verification](https://github.com/bvnirliptha/AMBA-3-AHB--LITE-Protocol-Design-and-Verification)/406 | -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the bus and check for protocol violations. -Implemented constraint randomization and OOPs verification techniques. |
| 21 | 6 | 1 | 1 year, 5 months ago | [damo_ctl_cham](https://github.com/alibaba-damo-academy/damo_ctl_cham)/407 | None |
| 21 | 6 | 1 | 4 years ago | [fasthash](https://github.com/pgroupATusc/fasthash)/408 | Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020 |
| 20 | 3 | 0 | 5 years ago | [Single-Cycle-Processor](https://github.com/tianrenz2/Single-Cycle-Processor)/409 | Single-Cycle RISC-V Processor in systemverylog |
| 20 | 4 | 0 | 3 years ago | [uvm_sin_cos_table](https://github.com/vlotnik/uvm_sin_cos_table)/410 | Contains source code for sin/cos table verification using UVM |
| 20 | 7 | 2 | 2 years ago | [pulpino__spi_master__ip_verification](https://github.com/muneeb-mbytes/pulpino__spi_master__ip_verification)/411 | To verify the SPI Master IP using the APB and SPI AVIPs |
| 20 | 9 | 0 | 5 years ago | [SystemVerilog-UART](https://github.com/medalotte/SystemVerilog-UART)/412 | Simple UART transmitter and receiver |
| 20 | 2 | 0 | 2 years ago | [softcoreA](https://github.com/ForwardCom/softcoreA)/413 | softcore for ForwardCom |
| 20 | 8 | 0 | 6 years ago | [dma-driver](https://github.com/fpgasystems/dma-driver)/414 | None |
| 20 | 13 | 0 | 7 years ago | [fpgasimulation](https://github.com/raysalemi/fpgasimulation)/415 | Example files for the book FPGA SIMULATION |
| 20 | 2 | 0 | 3 years ago | [A_Formal_Tale_Chapter_I_AMBA](https://github.com/dh73/A_Formal_Tale_Chapter_I_AMBA)/416 | AXI Formal Verification IP |
| 20 | 28 | 4 | 6 years ago | [axi_spi_master](https://github.com/pulp-platform/axi_spi_master)/417 | None |
| 20 | 23 | 1 | 1 year, 10 months ago | [go2uvm](https://github.com/go2uvm/go2uvm)/418 | Main repo for Go2UVM source code, examples and apps |
| 20 | 1 | 0 | 2 years ago | [sar6502](https://github.com/CompuSAR/sar6502)/419 | 6502 FPGA implementation |
| 20 | 2 | 0 | 2 years ago | [verilog-format](https://github.com/jiegec/verilog-format)/420 | A naive verilog/systemverilog formatter |
| 20 | 3 | 0 | 5 years ago | [sva_basics](https://github.com/openformal/sva_basics)/421 | This repository is compilation of basics of System Verilog Assertions in context of formal verification |
| 20 | 7 | 33 | 3 months ago | [yoYoLint](https://github.com/AsFigo/yoYoLint)/422 | SystemVerilog RTL Linter for YoSys |
| 19 | 7 | 0 | 2 months ago | [DRIM](https://github.com/ic-lab-duth/DRIM)/423 | DUTH RISC-V Microprocessor |
| 19 | 7 | 0 | 10 years ago | [Drexel-ECEC575](https://github.com/JulianKemmerer/Drexel-ECEC575)/424 | None |
| 19 | 4 | 10 | 1 year, 9 months ago | [clic](https://github.com/pulp-platform/clic)/425 | RISC-V fast interrupt controller |
| 19 | 0 | 0 | 4 days ago | [GenshinCPU](https://github.com/gilgamsh/GenshinCPU)/426 | Our repository for NSCSCC |
| 19 | 14 | 0 | 7 years ago | [FPGA-CNN](https://github.com/brianhill11/FPGA-CNN)/427 | This repo is for ECE44x (Fall2015-Spring2016) |
| 19 | 35 | 6 | 5 years ago | [axi_node](https://github.com/pulp-platform/axi_node)/428 | AXI X-Bar |
| 19 | 8 | 0 | 1 year, 4 months ago | [Saturn](https://github.com/srg320/Saturn)/429 | None |
| 19 | 4 | 5 | 6 months ago | [neureka](https://github.com/pulp-platform/neureka)/430 | 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters |
| 19 | 2 | 1 | 3 months ago | [fplib](https://github.com/SkyworksSolutionsInc/fplib)/431 | Fixed point math library for SystemVerilog |
| 19 | 6 | 2 | 11 months ago | [trace_debugger](https://github.com/pulp-platform/trace_debugger)/432 | Capture retired instructions of a RISC-V Core and compress them to a sequence of packets. |
| 19 | 19 | 5 | 6 months ago | [hwpe-stream](https://github.com/pulp-platform/hwpe-stream)/433 | IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system |
| 19 | 6 | 0 | 4 years ago | [yuu_vip_gen](https://github.com/seabeam/yuu_vip_gen)/434 | UVM VIP architecture generator |
| 19 | 15 | 18 | 1 year, 4 months ago | [fpu_div_sqrt_mvp](https://github.com/pulp-platform/fpu_div_sqrt_mvp)/435 | [UNRELEASED] FP div/sqrt unit for transprecision |
| 19 | 1 | 0 | 5 years ago | [tn_serv](https://github.com/ciniml/tn_serv)/436 | SERV RISC-V sample for Tang Nano FPGA board |
| 19 | 7 | 0 | 6 years ago | [Cryptography-in-Systemverilog](https://github.com/zhouchuanrui/Cryptography-in-Systemverilog)/437 | A collection of cryptographic algorthms implemented in SystemVerilog |
| 19 | 4 | 1 | 6 years ago | [EllipticCurves_SystemVerilog](https://github.com/ljhsiun2/EllipticCurves_SystemVerilog)/438 | Elgamal's over Elliptic Curves |
| 19 | 2 | 0 | 8 years ago | [AMBA](https://github.com/rgwan/AMBA)/439 | Collection of IPs based on AMBA (AHB, APB, AXI) protocols |
| 19 | 7 | 0 | 3 days ago | [PU-RISCV](https://github.com/PacoReinaCampo/PU-RISCV)/440 | Processing Unit with RISCV-32 / RISCV-64 / RISCV-128 |
| 19 | 4 | 0 | 19 days ago | [uvm_apb](https://github.com/smartfoxdata/uvm_apb)/441 | uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol |
| 18 | 10 | 0 | 10 years ago | [SystemVerilog](https://github.com/yuxuanZh/SystemVerilog)/442 | This is a code repo for previous projects in Digital Design & Verification |
| 18 | 5 | 0 | 7 years ago | [lzrw1-compression-core](https://github.com/pbridd/lzrw1-compression-core)/443 | This is the repository for a verilog implementation of a lzrw1 compression core |
| 18 | 7 | 1 | 2 days ago | [BRISKI](https://github.com/riadhbenabdelhamid/BRISKI)/444 | BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput and compute density to increase the amount of cores in many-core design without sacrificing performance. |
| 18 | 6 | 0 | 8 years ago | [physical_coding_library](https://github.com/amiq-consulting/physical_coding_library)/445 | None |
| 18 | 1 | 0 | 5 years ago | [alibabacloud-fpga](https://github.com/aliyun/alibabacloud-fpga)/446 | None |
| 18 | 0 | 0 | 7 months ago | [SVK-AMBA-VIP](https://github.com/JakodYuan/SVK-AMBA-VIP)/447 | Simple AMBA VIP, Include axi/ahb/apb |
| 18 | 21 | 2 | 5 years ago | [axi2apb](https://github.com/pulp-platform/axi2apb)/448 | None |
| 18 | 2 | 0 | 6 months ago | [wired](https://github.com/gmlayer0/wired)/449 | Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor. |
| 18 | 6 | 0 | 6 months ago | [skid_buffer](https://github.com/iammituraj/skid_buffer)/450 | Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog. |
| 18 | 3 | 1 | a month ago | [GettingVerilatorStartedWithUVM](https://github.com/MikeCovrado/GettingVerilatorStartedWithUVM)/451 | Simple UVM environment for experimenting with Verilator. |
| 18 | 4 | 0 | 6 months ago | [topaz](https://github.com/mxg/topaz)/452 | None |
| 18 | 9 | 1 | 4 years ago | [UVM_UART_Example](https://github.com/WeiChungWu/UVM_UART_Example)/453 | An UVM example of UART |
| 18 | 5 | 0 | 6 months ago | [wifi_legacy](https://github.com/Shocka-Zulu/wifi_legacy)/454 | None |
| 18 | 1 | 0 | 2 years ago | [mips_cpu](https://github.com/martinKindall/mips_cpu)/455 | Single Cycle 32 bit MIPS |
| 18 | 1 | 0 | 9 years ago | [uvm-utest](https://github.com/nosnhojn/uvm-utest)/456 | None |
| 18 | 5 | 2 | 2 years ago | [riscv](https://github.com/QmppmQ/riscv)/457 | None |
| 18 | 0 | 0 | 2 years ago | [sne](https://github.com/pulp-platform/sne)/458 | None |
| 18 | 6 | 1 | 6 years ago | [ariane-ethernet](https://github.com/lowRISC/ariane-ethernet)/459 | open-source Ethenet media access controller for Ariane on Genesys-2 |
| 18 | 8 | 16 | 7 months ago | [core-v-mcu-uvm](https://github.com/openhwgroup/core-v-mcu-uvm)/460 | CORE-V MCU UVM Environment and Test Bench |
| 18 | 1 | 0 | 8 months ago | [iceboy](https://github.com/msinger/iceboy)/461 | Game Boy clone for Lattice iCE40 FPGAs |
| 17 | 11 | 0 | 9 months ago | [adv_dbg_if](https://github.com/RoaLogic/adv_dbg_if)/462 | Universal Advanced JTAG Debug Interface |
| 17 | 1 | 1 | 6 months ago | [ebrick-demo](https://github.com/zeroasiccorp/ebrick-demo)/463 | Demo: how to create a custom EBRICK |
| 17 | 7 | 5 | 11 months ago | [Helios_scalable_QEC](https://github.com/NamiLiy/Helios_scalable_QEC)/464 | FPGA implementation of distributed union find algorithm |
| 17 | 5 | 1 | 3 months ago | [rtl8852ae-bar-controller-pcileech](https://github.com/Simonrak/rtl8852ae-bar-controller-pcileech)/465 | rtl8852ae bar controller pcileech |
| 17 | 8 | 0 | 4 years ago | [HFRC](https://github.com/yamnchalich/HFRC)/466 | High Frame Rate Camera Project compatible with a MicroZed 7020 SoC + FMC Carrier Board |
| 17 | 5 | 1 | 9 years ago | [AHB-SystemVerilog](https://github.com/forever-gk/AHB-SystemVerilog)/467 | None |
| 17 | 3 | 0 | 4 years ago | [NF5](https://github.com/NUDT-NF5/NF5)/468 | A simple 5-stage Pipeline RISC-V core |
| 17 | 0 | 0 | 3 years ago | [SPI-UVM-Testbench](https://github.com/Mohamed-Younis/SPI-UVM-Testbench)/469 | None |
| 17 | 1 | 2 | 1 year, 1 month ago | [epGB](https://github.com/ep2k/epGB)/470 | Game Boy / Game Boy Color emulator running on an FPGA |
| 17 | 0 | 1 | 3 months ago | [computer-msx](https://github.com/opengateware/computer-msx)/471 | MSX Compatible Gateware IP Core |
| 17 | 3 | 1 | 3 days ago | [verilog2vhdl](https://github.com/PacoReinaCampo/verilog2vhdl)/472 | Hardware Description Language Translator |
| 17 | 4 | 0 | 9 years ago | [AHB-APB_Bridge_UVM_Env](https://github.com/Gateway91/AHB-APB_Bridge_UVM_Env)/473 | AHB-APB UVM Verification Environment |
| 17 | 3 | 0 | 2 years ago | [iommu-rtl](https://github.com/ved-rivos/iommu-rtl)/474 | RISC-V IOMMU in verilog |
| 17 | 1 | 0 | 1 year, 3 months ago | [cod22-grp64](https://github.com/c7w/cod22-grp64)/475 | >>> 异常中断 + 虚存页表 + 分支预测 + TLB + Cache + Flash + VGA + uCore |
| 17 | 13 | 1 | 18 days ago | [synth_school_verif_tasks](https://github.com/serge0699/synth_school_verif_tasks)/476 | Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем  |
| 17 | 0 | 0 | 1 year, 5 months ago | [mill](https://github.com/CircuitCoder/mill)/477 | RV32I by cats |
| 17 | 8 | 6 | 4 years ago | [hackdac_2018_beta](https://github.com/hackdac/hackdac_2018_beta)/478 | The SoC used for the beta phase of Hack@DAC 2018. |
| 17 | 4 | 0 | 19 days ago | [uvm_axi4lite](https://github.com/smartfoxdata/uvm_axi4lite)/479 | uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol |
| 17 | 13 | 4 | 4 years ago | [spi_vip](https://github.com/muneebullashariff/spi_vip)/480 | Verification IP for SPI protocol |
| 17 | 0 | 0 | 1 year, 1 month ago | [Digital-Circuits-and-Systems](https://github.com/krz-max/Digital-Circuits-and-Systems)/481 | [NYCU 2021 Spring] Digital Circuits and Systems |
| 17 | 5 | 1 | 16 hours ago | [verilator-verification-features-tests](https://github.com/antmicro/verilator-verification-features-tests)/482 | None |
| 17 | 3 | 1 | 6 years ago | [axi4lite2uart](https://github.com/JoseIuri/axi4lite2uart)/483 | This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface. |
| 17 | 2 | 0 | 6 years ago | [AHB2APB-bridge-IP-core-verification](https://github.com/deekshithkrishnegowda/AHB2APB-bridge-IP-core-verification)/484 | Maven Silicon Project |
| 17 | 5 | 0 | 2 months ago | [multi_power_sequencer](https://github.com/intel/multi_power_sequencer)/485 | Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, such as dynamic adjustments and debug via PMBus, adjustable timing, power rail grouping, etc. |
| 17 | 1 | 1 | 2 years ago | [svlogger](https://github.com/dpretet/svlogger)/486 | SystemVerilog Logger  |
| 17 | 5 | 0 | 3 years ago | [bster](https://github.com/dpretet/bster)/487 | Implementation of a binary search tree algorithm in a FPGA/ASIC IP |
| 17 | 7 | 0 | 8 months ago | [hardware-bugbase](https://github.com/efeslab/hardware-bugbase)/488 | None |
| 16 | 6 | 0 | 6 years ago | [tinyfpga-bx-demos](https://github.com/gundy/tinyfpga-bx-demos)/489 | Some simple demo routines for the TinyFPGA BX |
| 16 | 11 | 3 | 5 years ago | [uart_vip](https://github.com/muneebullashariff/uart_vip)/490 | Verification IP for UART protocol |
| 16 | 9 | 0 | a day ago | [verilator_ext_tests](https://github.com/verilator/verilator_ext_tests)/491 | Extended and external tests for Verilator testing |
| 16 | 4 | 0 | 3 years ago | [falco](https://github.com/eisl-nctu/falco)/492 | A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs. |
| 16 | 5 | 3 | 2 months ago | [tree-sitter-systemverilog](https://github.com/gmlarumbe/tree-sitter-systemverilog)/493 | Rewrite of tree-sitter-verilog |
| 16 | 4 | 0 | 4 years ago | [sva-demos](https://github.com/SymbioticEDA/sva-demos)/494 | SVA examples and demonstration |
| 16 | 6 | 0 | 7 years ago | [fpga-projects](https://github.com/alisemi/fpga-projects)/495 | FPGA Projects written using SystemVerilog, Verilog, and VHDL are put here in seperate folders. |
| 16 | 2 | 21 | 4 hours ago | [bedrock-rtl](https://github.com/xlsynth/bedrock-rtl)/496 | High quality and composable RTL libraries in SystemVerilog |
| 16 | 12 | 11 | 5 years ago | [osd-hw](https://github.com/opensocdebug/osd-hw)/497 | Open SoC Debug Hardware Reference Implementation |
| 16 | 4 | 0 | 6 years ago | [zero-riscy](https://github.com/tom01h/zero-riscy)/498 | zero-riscy CPU Core |
| 16 | 7 | 0 | 4 years ago | [uvm_candy_lover](https://github.com/zhajio1988/uvm_candy_lover)/499 | :candy:UVM candy lover testbench  which uses YASA as simulation script |
| 16 | 30 | 0 | 11 months ago | [Projeto_IH_RISC-V](https://github.com/nathaliafab/Projeto_IH_RISC-V)/500 | Arquivos base para o projeto da disciplina Infraestrutura de Hardware (IF674) no CIn-UFPE. |
| 16 | 10 | 0 | 10 months ago | [ahb3lite_pkg](https://github.com/RoaLogic/ahb3lite_pkg)/501 | Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces |
| 16 | 5 | 1 | 4 years ago | [Synchronous-FIFO-UVM-TB](https://github.com/Anjali-287/Synchronous-FIFO-UVM-TB)/502 | UVM Testbench for synchronus fifo |
| 16 | 5 | 0 | 3 days ago | [vhdl2verilog](https://github.com/PacoReinaCampo/vhdl2verilog)/503 | Hardware Description Language Translator |
| 16 | 3 | 0 | 7 years ago | [tia-infrastructure](https://github.com/arcade-lab/tia-infrastructure)/504 | None |
| 16 | 1 | 0 | 1 year, 5 months ago | [MSD-FCCM23](https://github.com/CASR-HKU/MSD-FCCM23)/505 | Open-source of MSD framework |
| 16 | 3 | 0 | 4 years ago | [AxiCores](https://github.com/Cognoscan/AxiCores)/506 | AXI4-Compatible Verilog Cores, along with some helper modules. |
| 16 | 1 | 0 | a month ago | [ApogeoRV](https://github.com/GabbedT/ApogeoRV)/507 | A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions. |
| 16 | 7 | 0 | 6 months ago | [FIFOs](https://github.com/iammituraj/FIFOs)/508 | Register-based and RAM-based FIFOs designed in Verilog/System Verilog. |
| 16 | 3 | 0 | 1 year, 1 month ago | [100-Days-of-RTL](https://github.com/karribharathi/100-Days-of-RTL)/509 | None |
| 16 | 4 | 0 | 4 years ago | [AMBA_APB](https://github.com/kumarrishav14/AMBA_APB)/510 | To design test bench of the APB protocol |
| 16 | 8 | 15 | 2 years ago | [UVMF](https://github.com/muneeb-mbytes/UVMF)/511 | None |
| 16 | 4 | 0 | 8 years ago | [sms](https://github.com/celesteneary/sms)/512 | Sega Master System in SystemVerilog |
| 16 | 8 | 0 | 10 months ago | [ARM-Lab](https://github.com/BaylorComputerEngineering/ARM-Lab)/513 | ELC 3338 ARM lab files for students |
| 16 | 2 | 1 | 4 years ago | [Shenjing-RTL](https://github.com/Angela-WangBo/Shenjing-RTL)/514 | This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator |
| 15 | 8 | 0 | 7 years ago | [uvm_reg_to_ipxact](https://github.com/amiq-consulting/uvm_reg_to_ipxact)/515 | None |
| 15 | 4 | 12 | 6 years ago | [svmock](https://github.com/svunit/svmock)/516 | A mock framework for use with SVUnit |
| 15 | 2 | 0 | 6 years ago | [AXI_Verification](https://github.com/muguang123/AXI_Verification)/517 | Verification AXI-4 bus standard using UVM and System Verilog |
| 15 | 4 | 8 | 1 year, 9 months ago | [diablo](https://github.com/skudlur/diablo)/518 | diablo is an Out-Of-Order 64-bit RISC-V processor.  |
| 15 | 4 | 0 | 5 years ago | [UVM_Python_UVMC](https://github.com/JoseIuri/UVM_Python_UVMC)/519 | This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor®. |
| 15 | 2 | 6 | 2 years ago | [mycpu](https://github.com/HITSZ-NSCSCC22/mycpu)/520 | HITSZ 404 NOT FOUND NSCSCC22 project |
| 15 | 5 | 1 | 3 years ago | [rbe](https://github.com/pulp-platform/rbe)/521 | Reconfigurable Binary Engine |
| 15 | 83 | 8 | 11 months ago | [AXI_FIFO_BFM](https://github.com/apriya-ram/AXI_FIFO_BFM)/522 | AXI4 with a FIFO integrated with VIP |
| 15 | 9 | 0 | 1 year, 5 months ago | [resnet_fpga](https://github.com/nikulshr/resnet_fpga)/523 | UCSD CSE 237D Spring '20 Course Project |
| 15 | 6 | 0 | 4 years ago | [SpikingNeuralNet](https://github.com/nikitabuzov/SpikingNeuralNet)/524 | Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons |
| 15 | 12 | 2 | 5 days ago | [ofs-platform-afu-bbb](https://github.com/OFS/ofs-platform-afu-bbb)/525 | OFS Platform Components |
| 15 | 3 | 0 | 8 years ago | [bsodomizer-hd-c5g](https://github.com/joegrand/bsodomizer-hd-c5g)/526 | BSODomizer HD: HDL for Cyclone V GX Starter Kit |
| 15 | 6 | 0 | 19 days ago | [uvm_axi](https://github.com/smartfoxdata/uvm_axi)/527 | uvm_axi is a uvm package for modeling and verifying AXI protocol |
| 15 | 4 | 0 | 5 years ago | [radio_modulation](https://github.com/da-steve101/radio_modulation)/528 | Classify modulation of signals |
| 15 | 13 | 4 | 2 months ago | [apb](https://github.com/pulp-platform/apb)/529 | APB Logic |
| 15 | 2 | 0 | 4 years ago | [jarvisuk](https://github.com/shady831213/jarvisuk)/530 | Just A Really Very Impressive Systemverilog UVM Kit |
| 15 | 6 | 0 | 3 years ago | [PS-GPU](https://github.com/Laxer3a/PS-GPU)/531 | GPU Re-Implementation for PS1 Game Console. |
| 15 | 10 | 0 | 5 years ago | [R2FFT](https://github.com/yoonisi/R2FFT)/532 | R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC. |
| 15 | 5 | 0 | 2 years ago | [gpu](https://github.com/nockieboy/gpu)/533 | Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer. |
| 15 | 4 | 1 | 3 years ago | [FINN_MatrixVector_RTL](https://github.com/asadalam/FINN_MatrixVector_RTL)/534 | Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.github.io/FINN_MatrixVector_RTL/ |
| 15 | 2 | 0 | 2 years ago | [tinylabs-cores](https://github.com/tinylabs/tinylabs-cores)/535 | Fusesoc compatible rtl cores |
| 15 | 9 | 0 | 7 years ago | [AES-Processor](https://github.com/kinap/AES-Processor)/536 | AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emulation Competition 2016. |
| 15 | 0 | 0 | 2 years ago | [AXI2APB-Bridge-Design-and-Verification](https://github.com/mahmutefil/AXI2APB-Bridge-Design-and-Verification)/537 | In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the preferred AXI bus will be axi4-lite and the APB bus will be APB3. You can find the more detailed information about the bridge protocol by looking at the AXI to APB Bridge LogiCORE IP Product Guide.  |
| 15 | 7 | 3 | 4 hours ago | [i3c_avip](https://github.com/mbits-mirafra/i3c_avip)/538 | Verification IP project for I3C protocol  |
| 15 | 3 | 0 | 5 years ago | [ahb_lite_bus](https://github.com/aignacio/ahb_lite_bus)/539 | AHB Bus lite v3.0 |
| 15 | 4 | 1 | 5 years ago | [NaplesPU](https://github.com/AlessandroCilardo/NaplesPU)/540 | The official NaplesPU hardware code repository |
| 15 | 5 | 0 | 3 years ago | [FIFO_SystemVerilog_Assertion](https://github.com/avashist003/FIFO_SystemVerilog_Assertion)/541 | Synchronous FIFO design & verification using systemVerilog Assertions |
| 15 | 1 | 0 | 3 years ago | [SNN-FPGA-Implementation](https://github.com/oshears/SNN-FPGA-Implementation)/542 | None |
| 15 | 1 | 0 | 1 year, 15 days ago | [usb_pd_monitor](https://github.com/charkster/usb_pd_monitor)/543 | USB PD cc pin monitor implemented in a Tang Nano 9K FPGA. |
| 15 | 10 | 0 | 15 days ago | [apb_avip](https://github.com/mbits-mirafra/apb_avip)/544 | None |
| 15 | 4 | 6 | a day ago | [i3c-core](https://github.com/chipsalliance/i3c-core)/545 | None |
| 15 | 4 | 0 | 1 year, 4 months ago | [SH](https://github.com/srg320/SH)/546 | None |
| 15 | 3 | 1 | 10 months ago | [BBQ](https://github.com/cmu-snap/BBQ)/547 | Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24. |
| 15 | 13 | 0 | 7 years ago | [gpio_agent](https://github.com/imokanj/gpio_agent)/548 | General Purpose I/O agent written in UVM |
| 14 | 3 | 1 | 9 months ago | [len5](https://github.com/vlsi-lab/len5)/549 | LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip. |
| 14 | 3 | 0 | 2 years ago | [dpll](https://github.com/jsloan256/dpll)/550 | A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog testbench demonstrating a full generator, driver, monitor, and scoreboard testbench environment. |
| 14 | 1 | 0 | 1 year, 5 months ago | [simcommand](https://github.com/euphoric-hardware/simcommand)/551 | SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest. |
| 14 | 5 | 0 | 9 years ago | [constraintlayering](https://github.com/tenthousandfailures/constraintlayering)/552 | SystemVerilog Constraint Layering via Reusable Randomization Policy Classes Examples |
| 14 | 0 | 0 | 2 years ago | [sata-sniffer](https://github.com/azonenberg/sata-sniffer)/553 | SATA sniffing |
| 14 | 2 | 0 | 1 year, 7 months ago | [tinyvers](https://github.com/KULeuven-MICAS/tinyvers)/554 | TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system. |
| 14 | 3 | 0 | 3 years ago | [systemverilog_design_pattern](https://github.com/holdenQWER/systemverilog_design_pattern)/555 | The source code of blog |
| 14 | 5 | 0 | 2 years ago | [BTHOWeN](https://github.com/ZSusskind/BTHOWeN)/556 | Code to accompany "Weightless Neural Networks for Efficient Edge Inference", PACT 2022 |
| 14 | 2 | 2 | 8 years ago | [nand2tetris_fpga](https://github.com/theapi/nand2tetris_fpga)/557 | nand2tetris on an fpga |
| 14 | 0 | 5 | 6 months ago | [CedarSim.jl](https://github.com/CedarEDA/CedarSim.jl)/558 | Analog Circuit Simulator |
| 14 | 8 | 0 | 3 years ago | [UVM_TestBench_For_Single_Port_RAM](https://github.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM)/559 | A complete UVM TB for verification of single port 64KB RAM |
| 14 | 3 | 0 | 4 years ago | [andes-vector-riscv-dv](https://github.com/chad-q/andes-vector-riscv-dv)/560 | Andes Vector Extension support added to riscv-dv |
| 14 | 2 | 0 | 1 year, 17 days ago | [15DaysofUVM](https://github.com/Artityagi123456789/15DaysofUVM)/561 | None |
| 14 | 3 | 1 | 14 days ago | [RayVLite](https://github.com/ProjectLOREM/RayVLite)/562 | RayV Lite LFI & LLSI project support files. |
| 14 | 3 | 0 | 6 years ago | [FFT](https://github.com/nelsoncsc/FFT)/563 | Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm |
| 14 | 7 | 0 | 8 months ago | [Design-and-UVM-TB-of-RISC-V-Microprocessor](https://github.com/Youssefmdany/Design-and-UVM-TB-of-RISC-V-Microprocessor)/564 | Design and UVM-TB of RISC -V Microprocessor |
| 14 | 8 | 0 | 2 years ago | [vck190-base-trd](https://github.com/Xilinx/vck190-base-trd)/565 | None |
| 14 | 5 | 27 | 2 months ago | [fpga_mafia](https://github.com/FPGA-MAFIA/fpga_mafia)/566 | Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.  |
| 14 | 3 | 0 | 2 months ago | [hazardflow](https://github.com/kaist-cp/hazardflow)/567 | HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK! |
| 14 | 1 | 5 | 6 years ago | [verilog-c](https://github.com/rajdeep87/verilog-c)/568 | ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.   |
| 14 | 2 | 1 | 6 months ago | [MX-for-FPGA](https://github.com/ebby-s/MX-for-FPGA)/569 | Implementation of Microscaling data formats in SystemVerilog. |
| 14 | 3 | 0 | 6 months ago | [BOOMCore](https://github.com/Tanggling/BOOMCore)/570 | This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dual-emission architecture. |
| 14 | 2 | 0 | 2 years ago | [uvm_modem](https://github.com/vlotnik/uvm_modem)/571 | UVM components for DSP tasks (MODulation/DEModulation) |
| 14 | 1 | 0 | 1 year, 6 months ago | [RISC-V_Microprogrammed](https://github.com/AliLRS/RISC-V_Microprogrammed)/572 | None |
| 14 | 1 | 5 | 9 months ago | [arcade-irem_m92](https://github.com/opengateware/arcade-irem_m92)/573 | Irem M92 Arcade Compatible Gateware IP Core |
| 14 | 2 | 12 | a day ago | [adams-bridge](https://github.com/chipsalliance/adams-bridge)/574 | Post-Quantum Cryptography IP Core (Crystals-Dilithium) |
| 14 | 7 | 0 | 6 years ago | [apb_vip](https://github.com/asveske/apb_vip)/575 | APB VIP (UVM) |
| 14 | 13 | 0 | 6 years ago | [DecisionTrees](https://github.com/fpgasystems/DecisionTrees)/576 | Decision Trees Inference |
| 14 | 6 | 1 | 2 months ago | [i2c_avip](https://github.com/muneeb-mbytes/i2c_avip)/577 | I2C Accelerated VIP |
| 14 | 5 | 1 | 1 year, 3 months ago | [RISC-V-Pipeline](https://github.com/estufa-cin-ufpe/RISC-V-Pipeline)/578 | 32-bit 5-stage pipelined RISC-V processor in SystemVerilog |
| 14 | 3 | 0 | 6 years ago | [WbXbc](https://github.com/hotwolf/WbXbc)/579 | HDL components to build a customized Wishbone crossbar switch  |
| 14 | 4 | 0 | 6 years ago | [A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM](https://github.com/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM)/580 | A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence generates addresses and allows the driver to tell the BFM which slave to choose. Subsequently four monitors and scoreboards record each slave’s test results. |
| 14 | 16 | 3 | 1 year, 9 months ago | [adv_dbg_if](https://github.com/pulp-platform/adv_dbg_if)/581 | Advanced Debug Interface |
| 13 | 8 | 0 | 4 years ago | [UVM-example](https://github.com/chenyangbing/UVM-example)/582 | UVM  |
| 13 | 5 | 0 | 9 months ago | [apb4_mux](https://github.com/RoaLogic/apb4_mux)/583 | APB4 Multiplexor |
| 13 | 8 | 1 | 5 years ago | [wb2axi](https://github.com/wallento/wb2axi)/584 | Wishbone to ARM AMBA 4 AXI |
| 13 | 3 | 7 | 4 years ago | [reflection](https://github.com/tudortimi/reflection)/585 | Reflection API for SystemVerilog |
| 13 | 9 | 0 | 1 year, 3 months ago | [gnn-acceleration-framework-with-FPGA](https://github.com/I-Doctor/gnn-acceleration-framework-with-FPGA)/586 | including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware verilog code that can be implemented on FPGA |
| 13 | 1 | 1 | 3 years ago | [HDR-Imaging-with-FPGA](https://github.com/ChienKaiMa/HDR-Imaging-with-FPGA)/587 | High Dynamic Range imaging with Altera DE2-115. |
| 13 | 2 | 0 | 2 years ago | [ne16](https://github.com/pulp-platform/ne16)/588 | Neural Engine, 16 input channels |
| 13 | 4 | 1 | 2 years ago | [Spiking-Neural-Network-Accelerator-EE552-project](https://github.com/zwhexplorer/Spiking-Neural-Network-Accelerator-EE552-project)/589 | Spiking Neural Network Accelerator |
| 13 | 5 | 2 | 5 days ago | [ofs-agx7-pcie-attach](https://github.com/OFS/ofs-agx7-pcie-attach)/590 | None |
| 13 | 1 | 0 | 6 months ago | [SUSTech_CS202_MineCPU](https://github.com/LunaQu4kez/SUSTech_CS202_MineCPU)/591 | SUSTech 2024 Spring CS202 Course Project RISC-V 5-Stage-Pipeline CPU |
| 13 | 1 | 0 | 1 year, 10 months ago | [RISC-V-Single-Cycle-Processor](https://github.com/Fahad-Habib/RISC-V-Single-Cycle-Processor)/592 | Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA |
| 13 | 5 | 0 | 6 years ago | [rv32cpu](https://github.com/bwitherspoon/rv32cpu)/593 | A RISC-V processor |
| 13 | 3 | 1 | 3 months ago | [RTL_Designs](https://github.com/Tooba12322/RTL_Designs)/594 | None |
| 13 | 0 | 0 | 8 months ago | [buptLab-digital_design](https://github.com/agicy/buptLab-digital_design)/595 | 北京邮电大学 2023-2024 春季学期《数字逻辑与数字系统课程设计》——电子钟、药片装瓶系统和贪吃蛇 |
| 13 | 4 | 1 | 8 months ago | [ELAU](https://github.com/pulp-platform/ELAU)/596 | None |
| 13 | 2 | 0 | 10 years ago | [USB-Host](https://github.com/kkudrolli/USB-Host)/597 | Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the bus. |
| 13 | 5 | 0 | 5 years ago | [YasaUvk](https://github.com/zhajio1988/YasaUvk)/598 | :bug:UVM verification kits which uses YASA as simulation script |
| 13 | 5 | 0 | 3 days ago | [MPSoC-RISCV](https://github.com/PacoReinaCampo/MPSoC-RISCV)/599 | Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128 |
| 13 | 4 | 3 | 3 years ago | [DPU-TRD-ZCU104](https://github.com/luunguyen97/DPU-TRD-ZCU104)/600 | None |
| 13 | 1 | 0 | 4 years ago | [DE10-GPU](https://github.com/Quaker762/DE10-GPU)/601 | GPU for OENG1167 in Verilog HDL for DE10 series boards |
| 13 | 8 | 0 | 7 years ago | [clk_rst_agent](https://github.com/imokanj/clk_rst_agent)/602 | UVM Clock and Reset Agent |
| 13 | 2 | 10 | 3 months ago | [dekatronpc](https://github.com/radiolok/dekatronpc)/603 | DekatronPC - vacuum tube and cold-cathode tube based computer |
| 13 | 2 | 0 | 2 years ago | [KFPC-XT](https://github.com/kitune-san/KFPC-XT)/604 | XT-like PC written in SystemVerilog  |
| 13 | 4 | 1 | 1 year, 18 days ago | [PeakRDL-verilog](https://github.com/hughjackson/PeakRDL-verilog)/605 | Generate verilog register file from systemRDL description |
| 13 | 1 | 0 | 3 years ago | [RISC-V-core](https://github.com/yoshi-ki/RISC-V-core)/606 | None |
| 13 | 1 | 0 | 1 year, 3 months ago | [SystemVerilog-Tutorials](https://github.com/muhammedkocaoglu/SystemVerilog-Tutorials)/607 | SystemVerilog derslerinde yazdığım kodları içermektedir. |
| 13 | 3 | 0 | 2 months ago | [vpi](https://github.com/tudortimi/vpi)/608 | SystemVerilog wrapper over the Verilog Programming Interface (VPI) |
| 13 | 1 | 0 | 2 years ago | [RISCV-CPU](https://github.com/Weierstras-s/RISCV-CPU)/609 | None |
| 13 | 0 | 0 | 7 months ago | [spiking-neural-networks-hardware](https://github.com/NikhilMukraj/spiking-neural-networks-hardware)/610 | An FPGA design for simulating biological neurons |
| 13 | 1 | 2 | 2 months ago | [beehive](https://github.com/beehive-fpga/beehive)/611 | None |
| 13 | 7 | 0 | 4 years ago | [pulpino_soc_uvm_testbench](https://github.com/muneebullashariff/pulpino_soc_uvm_testbench)/612 | UVM testbench for verifying the Pulpino SoC   |
| 13 | 7 | 0 | 8 months ago | [Async_FIFO](https://github.com/Verdvana/Async_FIFO)/613 | 位宽和深度可定制的异步FIFO |
| 13 | 0 | 0 | 11 days ago | [rv64core](https://github.com/dsheffie/rv64core)/614 | None |
| 12 | 6 | 5 | 1 year, 6 months ago | [MathLib](https://github.com/AsFigo/MathLib)/615 | MathLib DAC 2023 version |
| 12 | 1 | 0 | 1 year, 5 months ago | [FPGA-Mandelbrot](https://github.com/Rain92/FPGA-Mandelbrot)/616 | A fast, parametrized Mandelbrot generator written in SystemVerilog. |
| 12 | 0 | 0 | 1 year, 3 months ago | [AGNA-FCCM2023](https://github.com/CASR-HKU/AGNA-FCCM2023)/617 | None |
| 12 | 1 | 0 | 5 years ago | [crc_calc](https://github.com/hellgate202/crc_calc)/618 | Simple and effective parallel CRC calculator written in synthesizable SystemVerilog |
| 12 | 0 | 0 | 3 years ago | [RISC-V-SoC-Design](https://github.com/nietzhuang/RISC-V-SoC-Design)/619 | Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories. |
| 12 | 1 | 0 | 1 year, 5 months ago | [fpga_dsp](https://github.com/ghz-ws/fpga_dsp)/620 | DSP by FPGA |
| 12 | 5 | 0 | 8 months ago | [tvip-common](https://github.com/taichi-ishitani/tvip-common)/621 | None |
| 12 | 9 | 0 | 9 months ago | [apb4_gpio](https://github.com/RoaLogic/apb4_gpio)/622 | General Purpose IO with APB4 interface |
| 12 | 4 | 0 | 6 years ago | [regModel](https://github.com/briandong/regModel)/623 | This script builds the UVM register model, based on pre-defined address map in markdown (mk) style |
| 12 | 2 | 1 | 4 years ago | [FPGA-Oscilloscope](https://github.com/Hong-Ming/FPGA-Oscilloscope)/624 | Building a simple oscilloscope using FPGA board and PCB. |
| 12 | 1 | 0 | 5 years ago | [fpga-filter-implementation](https://github.com/nmikstas/fpga-filter-implementation)/625 | FIR and LMS filter implementations in FPGAs |
| 12 | 1 | 0 | 3 years ago | [RiSC-16](https://github.com/Ashwin-Rajesh/RiSC-16)/626 | RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instruction set simulator and a random instruction generator in system verilog and a rudimetary assembler in python |
| 12 | 6 | 0 | 3 days ago | [MPSoC-DMA](https://github.com/PacoReinaCampo/MPSoC-DMA)/627 | Direct Access Memory for MPSoC |
| 12 | 5 | 1 | 6 years ago | [Serial-Multiplier](https://github.com/flasonil/Serial-Multiplier)/628 | 16 bit serial multiplier in SystemVerilog |
| 12 | 9 | 0 | 7 years ago | [Implementation-of-AMBA-AXI3-protocol](https://github.com/HunterBitos/Implementation-of-AMBA-AXI3-protocol)/629 | Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System Verilog simulator and the Mentor Graphics Veloce hardware emulator. |
| 12 | 0 | 0 | 5 years ago | [fpga-blit](https://github.com/aiju/fpga-blit)/630 | FPGA implementation of the Blit terminal |
| 12 | 2 | 0 | 1 year, 6 months ago | [fpga_screensaver](https://github.com/sifferman/fpga_screensaver)/631 | This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board. |
| 12 | 1 | 0 | 19 days ago | [verilog-basic](https://github.com/OpenEDF/verilog-basic)/632 | learn the combinational and sequential logic circuit. |
| 12 | 6 | 30 | 5 days ago | [caliptra-ss](https://github.com/chipsalliance/caliptra-ss)/633 | HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls. |
| 12 | 11 | 7 | 7 months ago | [hci](https://github.com/pulp-platform/hci)/634 | Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores |
| 12 | 1 | 0 | 6 years ago | [NN_Network_On_Chip](https://github.com/eanchlia/NN_Network_On_Chip)/635 | Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to interface four instances of neural engine with AHB bus to create NOC. |
| 12 | 8 | 1 | 1 year, 10 months ago | [asfigo_sva_verilator](https://github.com/svenka3/asfigo_sva_verilator)/636 | Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.  |
| 12 | 0 | 0 | 10 days ago | [tcore-rv32imc](https://github.com/kerimturak/tcore-rv32imc)/637 | None |
| 12 | 1 | 0 | 2 years ago | [RISC-V-vector-processor](https://github.com/Nikola2444/RISC-V-vector-processor)/638 | None |
| 12 | 20 | 0 | 5 years ago | [Simple_UVM](https://github.com/JoseIuri/Simple_UVM)/639 | Implements a simple UVM based testbench for a simple memory DUT. |
| 12 | 8 | 1 | 5 years ago | [pulpissimo-zcu102](https://github.com/cmcmicrosystems/pulpissimo-zcu102)/640 | Implementation of a 32-bit single core risc-v platfrom  for Xilinx zcu102 board |
| 12 | 1 | 0 | 6 months ago | [apb](https://github.com/iammituraj/apb)/641 | APB master and slave developed in RTL. |
| 12 | 9 | 0 | 3 years ago | [sv-digital-design](https://github.com/fcayci/sv-digital-design)/642 | SystemVerilog examples for a digital design course |
| 12 | 4 | 0 | 5 years ago | [Hastlayer-Hardware-Framework---Catapult](https://github.com/Lombiq/Hastlayer-Hardware-Framework---Catapult)/643 | Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details. |
| 12 | 19 | 26 | 6 hours ago | [testbenches](https://github.com/analogdevicesinc/testbenches)/644 | Testbenches for HDL projects |
| 12 | 3 | 0 | 5 years ago | [pic16f-antastic](https://github.com/kiwih/pic16f-antastic)/645 | A synthesizable picmicro-midrange clone for FPGAs |
| 12 | 2 | 0 | 14 days ago | [rggen-sv-rtl](https://github.com/rggen/rggen-sv-rtl)/646 | Common SystemVerilog RTL modules for RgGen |
| 12 | 4 | 0 | 7 years ago | [Last-Level-Cache-Simulator](https://github.com/vinodsake/Last-Level-Cache-Simulator)/647 | None |
| 12 | 5 | 2 | 2 years ago | [UVM_AXI4-Stream](https://github.com/makararasi/UVM_AXI4-Stream)/648 | None |
| 12 | 3 | 0 | 9 years ago | [Func_Verif_MMU_Code_Source](https://github.com/GuiZhaoCodeSource/Func_Verif_MMU_Code_Source)/649 | Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache |
| 12 | 12 | 1 | 2 months ago | [ELEC5566M-Resources](https://github.com/leeds-embedded-systems/ELEC5566M-Resources)/650 | University-provided resources for ELEC5566M: FPGA Design |
| 12 | 5 | 0 | 1 year, 4 months ago | [VerilogPolarCodes](https://github.com/j1s1e1/VerilogPolarCodes)/651 | Polar coding, decoding, and testing |
| 12 | 3 | 0 | 9 years ago | [jtag_vip_uvm](https://github.com/emmanouil-komninos/jtag_vip_uvm)/652 | None |
| 12 | 7 | 3 | 6 years ago | [Verification-of-APB-Protocol-using-UVM](https://github.com/gokulbalagopal/Verification-of-APB-Protocol-using-UVM)/653 | Built a test environment using UVM Methodology to verify APB Protocol. |
| 12 | 5 | 0 | 1 year, 10 months ago | [procyon](https://github.com/0ctobyte/procyon)/654 | Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor. |
| 12 | 5 | 0 | 9 years ago | [cagt](https://github.com/amiq-consulting/cagt)/655 | Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast an UVM based agent for any protocol. |
| 12 | 2 | 0 | 3 days ago | [MPSoC-NTM](https://github.com/PacoReinaCampo/MPSoC-NTM)/656 | Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV |
| 12 | 7 | 0 | 6 years ago | [ROUTER-1-3](https://github.com/kumarswamy12/ROUTER-1-3)/657 | verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL |
| 12 | 4 | 0 | 7 days ago | [esnet-fpga-library](https://github.com/esnet/esnet-fpga-library)/658 | ESnet general-purpose FPGA design library. |
| 12 | 15 | 3 | 8 months ago | [cluster_interconnect](https://github.com/pulp-platform/cluster_interconnect)/659 | None |
| 12 | 1 | 0 | 1 year, 1 month ago | [2D-Systolic-Array-Multiplier](https://github.com/tms4517/2D-Systolic-Array-Multiplier)/660 | 2D Systolic Array Multiplier |
| 11 | 4 | 0 | 3 months ago | [SNN-DSE](https://github.com/githubofaliyev/SNN-DSE)/661 | Hardware and software implementation of Sparsely-active SNNs |
| 11 | 3 | 0 | 2 years ago | [sim_3do](https://github.com/ElectronAsh/sim_3do)/662 | Verilator / Imgui sim for 3DO FPGA core attempt |
| 11 | 1 | 0 | 1 year, 4 months ago | [methane](https://github.com/enkerewpo/methane)/663 | A polyphonic synthesizer built on fpga and esp32 |
| 11 | 0 | 3 | 2 years ago | [waveform-generator](https://github.com/semify-eda/waveform-generator)/664 | Waveform Generator |
| 11 | 1 | 0 | 8 months ago | [nscscc2023](https://github.com/rand-fly/nscscc2023)/665 | None |
| 11 | 2 | 0 | 4 years ago | [I2C_UVM_APB](https://github.com/Harshil1995/I2C_UVM_APB)/666 | Formulated testbench using System Verilog and UVM and verified I2C bus controller with APB interface |
| 11 | 0 | 1 | 6 months ago | [Tiny_LeViT_Hardware_Accelerator](https://github.com/BoChen-Ye/Tiny_LeViT_Hardware_Accelerator)/667 | This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer. |
| 11 | 1 | 0 | 6 years ago | [loac-tirinhas](https://github.com/GustavoDinizMonteiro/loac-tirinhas)/668 | None |
| 11 | 22 | 3 | 5 years ago | [apb_timer](https://github.com/pulp-platform/apb_timer)/669 | APB Timer Unit |
| 11 | 7 | 0 | 9 months ago | [ahb3lite_timer](https://github.com/RoaLogic/ahb3lite_timer)/670 | RISC-V compliant Timer IP |
| 11 | 5 | 2 | 27 days ago | [gpio](https://github.com/pulp-platform/gpio)/671 | Parametric GPIO Peripheral  |
| 11 | 2 | 0 | 4 years ago | [Correlator](https://github.com/Jefferson-Lopes/Correlator)/672 | Autocorrelation and cross-correlation signal  |
| 11 | 4 | 6 | 2 months ago | [obi](https://github.com/pulp-platform/obi)/673 | OBI SystemVerilog synthesizable interconnect IPs for on-chip communication |
| 11 | 1 | 0 | 8 years ago | [Ethernet_switch_verification](https://github.com/rakeshgehalot/Ethernet_switch_verification)/674 | Verification of Ethernet Switch System Verilog |
| 11 | 1 | 1 | 1 year, 11 months ago | [6th-AI-Edge-Contest](https://github.com/shin-yamashita/6th-AI-Edge-Contest)/675 | RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds. |
| 11 | 2 | 0 | 22 hours ago | [verilog-ts-mode](https://github.com/gmlarumbe/verilog-ts-mode)/676 | Emacs Verilog Tree-sitter Major-mode |
| 11 | 2 | 0 | 4 months ago | [ml4dv](https://github.com/ZixiBenZhang/ml4dv)/677 | LLM4DV |
| 11 | 0 | 0 | 2 years ago | [CDIM-SoC](https://github.com/cyyself/CDIM-SoC)/678 | SoC for CQU Dual Issue Machine |
| 11 | 1 | 0 | 2 years ago | [EECS-470-FinalProject](https://github.com/wshenyi/EECS-470-FinalProject)/679 | A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture. |
| 11 | 3 | 0 | 1 year, 3 months ago | [apb_uvc_verilator](https://github.com/AsFigo/apb_uvc_verilator)/680 | APB UVC ported to Verilator |
| 11 | 1 | 0 | 3 years ago | [fpga_cnn](https://github.com/liuch00/fpga_cnn)/681 | 基于FPGA的CNN图像分类系统 |
| 11 | 8 | 0 | 4 years ago | [cpubook-code](https://github.com/amane-uehara/cpubook-code)/682 | 書籍「作ろう！CPU」のサンプルコード |
| 11 | 11 | 1 | 7 months ago | [realtek-wifi-bar-controller](https://github.com/yxlnqs/realtek-wifi-bar-controller)/683 | sounds ud idk  |
| 11 | 3 | 0 | 2 months ago | [verilog_library](https://github.com/hyf6661669/verilog_library)/684 | HYF's high quality verilog codes |
| 11 | 3 | 1 | 1 year, 5 months ago | [rp32](https://github.com/jeras/rp32)/685 | RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle). |
| 11 | 4 | 1 | 11 months ago | [ace](https://github.com/pulp-platform/ace)/686 | None |
| 11 | 3 | 0 | 2 years ago | [Universal_Verification_Methodology](https://github.com/Psichico/Universal_Verification_Methodology)/687 | None |
| 11 | 15 | 2 | 7 years ago | [apb_uart_sv](https://github.com/pulp-platform/apb_uart_sv)/688 | None |
| 11 | 1 | 0 | 3 years ago | [tage-predictor](https://github.com/aaronshappell/tage-predictor)/689 | SystemVerilog implemention of the TAGE branch predictor |
| 11 | 1 | 1 | 8 years ago | [nasti-ddrx-mc](https://github.com/diadatp/nasti-ddrx-mc)/690 | NASTI slave compliant DDRx memory controller. |
| 11 | 1 | 0 | 4 years ago | [wiphy](https://github.com/bwitherspoon/wiphy)/691 | Software-defined radio (SDR) IEEE 802.11 baseband in SystemVerilog |
| 11 | 9 | 0 | 6 years ago | [Tri-Mode-Ethernet-MAC-10-100-1000-](https://github.com/jomonkjoy/Tri-Mode-Ethernet-MAC-10-100-1000-)/692 | Ethernet-MAC System verilog |
| 11 | 0 | 3 | 1 year, 24 days ago | [mapache64](https://github.com/ucsbieee/mapache64)/693 | Custom 6502 Video Game Console |
| 11 | 2 | 0 | 6 years ago | [BPSKModem](https://github.com/stephanosio/BPSKModem)/694 | Binary Phase Shift Keying (BPSK) Modem |
| 11 | 4 | 0 | 8 years ago | [UVM-Verification-Testbench-For-FIFO](https://github.com/rdou/UVM-Verification-Testbench-For-FIFO)/695 | A complete UVM verification testbench for FIFO |
| 11 | 0 | 0 | 2 years ago | [UART-Design-simulation-using-verilog](https://github.com/Srisrijakka1/UART-Design-simulation-using-verilog)/696 | None |
| 11 | 2 | 0 | 7 years ago | [MAC_BFM](https://github.com/jchengX/MAC_BFM)/697 | wifi |
| 11 | 1 | 0 | 1 year, 5 months ago | [AMBA](https://github.com/tom-urkin/AMBA)/698 | AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog |
| 11 | 10 | 0 | 3 years ago | [iob-interconnect](https://github.com/IObundle/iob-interconnect)/699 | handle bus interconnection |
| 11 | 3 | 0 | 3 years ago | [meduram](https://github.com/dpretet/meduram)/700 | Multi-port BRAM IP for ASIC and FPGA |
| 11 | 0 | 0 | 5 years ago | [configgpgpu](https://github.com/gjlies/configgpgpu)/701 | A configurable general purpose graphics processing unit for  |
| 11 | 0 | 0 | 1 year, 2 months ago | [Encoder_JPEG](https://github.com/BigPig-Bro/Encoder_JPEG)/702 | 在FPGA端实现JPEG编码（开发中…… |
| 11 | 2 | 0 | 3 years ago | [riscv-processor](https://github.com/mmxsrup/riscv-processor)/703 | RV32I Single Cycle Processor (CPU) |
| 11 | 10 | 1 | 2 days ago | [hier-icache](https://github.com/pulp-platform/hier-icache)/704 | None |
| 11 | 1 | 1 | 3 years ago | [cherrycore](https://github.com/evanmays/cherrycore)/705 | AI Training Chip |
| 10 | 0 | 1 | 4 years ago | [leg](https://github.com/Matt8898/leg)/706 | None |
| 10 | 1 | 0 | 3 years ago | [Ria](https://github.com/UMJI-VE450-21SU/Ria)/707 | UM-SJTU JI VE450 2021 Summer Capstone Design Project |
| 10 | 1 | 0 | 2 years ago | [mips-cpu](https://github.com/kang-0909/mips-cpu)/708 | MIPS CPU in verilog |
| 10 | 3 | 0 | 4 years ago | [image-processing](https://github.com/hdl-util/image-processing)/709 | SystemVerilog code for image processing tasks like demosaicing |
| 10 | 3 | 0 | 4 years ago | [SRAM_UVM](https://github.com/kumarrishav14/SRAM_UVM)/710 | UVM Testbench for a SRAM |
| 10 | 2 | 0 | 1 year, 5 months ago | [SVNES](https://github.com/zhiyb/SVNES)/711 | NES implementation using SystemVerilog (WIP) |
| 10 | 0 | 0 | 2 months ago | [RPCNIC](https://github.com/RC4ML/RPCNIC)/712 | RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025] |
| 10 | 4 | 0 | 5 years ago | [vdf-fpga-round1-results](https://github.com/supranational/vdf-fpga-round1-results)/713 | None |
| 10 | 2 | 0 | 1 year, 9 months ago | [pci-edu](https://github.com/JasonBrave/pci-edu)/714 | SystemVerilog implemention of QEMU PCI edu device |
| 10 | 2 | 0 | 6 years ago | [Matrix-MAC-Unit](https://github.com/AleksandarKostovic/Matrix-MAC-Unit)/715 | Matrix Multiply and Accumulate unit written in System Verilog |
| 10 | 1 | 0 | 5 years ago | [ARM-Single-Cycle-Processor](https://github.com/GeorgeSangillo/ARM-Single-Cycle-Processor)/716 | Design and simulate a simplified ARM single-cycle processor using SystemVerilog. |
| 10 | 4 | 18 | 2 months ago | [hippomenes](https://github.com/perlindgren/hippomenes)/717 | In love with Atalanta |
| 10 | 0 | 0 | 19 days ago | [digital-design-suite](https://github.com/talha1200/digital-design-suite)/718 | None |
| 10 | 1 | 0 | 4 months ago | [SystemVerilog_UART](https://github.com/jswtyc/SystemVerilog_UART)/719 | The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock frequency, baud rate, and parity check. |
| 10 | 1 | 0 | 10 months ago | [-100dasofSystemVerilog](https://github.com/Artityagi123456789/-100dasofSystemVerilog)/720 | System Verilog using Functional Verification |
| 10 | 5 | 0 | 1 year, 4 months ago | [VerilogTurboCodeMaxProduct](https://github.com/j1s1e1/VerilogTurboCodeMaxProduct)/721 | Turbo coder and decoder |
| 10 | 1 | 0 | 5 months ago | [Marian](https://github.com/soc-hub-fi/Marian)/722 | Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions |
| 10 | 1 | 2 | 1 year, 2 months ago | [pulp-ethernet](https://github.com/pulp-platform/pulp-ethernet)/723 | None |
| 10 | 3 | 0 | 8 years ago | [UVM-Verification-Testbench-For-SimpleBus](https://github.com/rdou/UVM-Verification-Testbench-For-SimpleBus)/724 | None |
| 10 | 4 | 0 | 11 months ago | [Formal-Verification-of-an-AHB2APB-Bridge](https://github.com/Ghonimo/Formal-Verification-of-an-AHB2APB-Bridge)/725 | Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation including a final report and project progression presentation. |
| 10 | 1 | 15 | 4 years ago | [DMA8237A_VERIF](https://github.com/srishis/DMA8237A_VERIF)/726 | Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench |
| 10 | 1 | 2 | 1 year, 2 months ago | [core_tile](https://github.com/bsc-loca/core_tile)/727 | None |
| 10 | 2 | 0 | 2 years ago | [e32e](https://github.com/ecilasun/e32e)/728 | Latest in the line of the E32 processors with better/generic cache placement |
| 10 | 3 | 0 | 16 years ago | [i2c_master_slave_core](https://github.com/freecores/i2c_master_slave_core)/729 | I2C master/slave Core |
| 10 | 5 | 0 | 3 years ago | [UVM](https://github.com/XinlueLiu/UVM)/730 | Learn UVM by small projects |
| 10 | 4 | 0 | 8 years ago | [systemverilog](https://github.com/zstechly/systemverilog)/731 | System Verilog Presentation / example code I wrote to use as a template for future test benches |
| 10 | 3 | 0 | 28 days ago | [cv-hpdcache-verif](https://github.com/openhwgroup/cv-hpdcache-verif)/732 | Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller. |
| 10 | 1 | 0 | 4 years ago | [FPGA_AudioVisualizer](https://github.com/kennych418/FPGA_AudioVisualizer)/733 | Using an Altera DE10-Lite FPGA development board to simulate an FFT processor. Audio input frequencies will be visualized onto a VGA display. |
| 10 | 6 | 1 | 2 years ago | [FIFO_UVM_Verification](https://github.com/ishfaqahmed29/FIFO_UVM_Verification)/734 | Synchronous FIFO Testbench  |
| 10 | 6 | 9 | 10 years ago | [NetEmulation](https://github.com/UCLONG/NetEmulation)/735 | Software Simulation and Hardware Synthesis of Electrical and Optical Interconnection Networks |
| 10 | 0 | 0 | 6 years ago | [VLSI_Lab2](https://github.com/mediaic/VLSI_Lab2)/736 | RTL + Verfication + Synthesis + APR |
| 10 | 1 | 0 | 1 year, 4 months ago | [SV_Examples](https://github.com/jnestor/SV_Examples)/737 | SystemVerilog examples - common building blocks |
| 10 | 2 | 0 | 3 years ago | [sgbm](https://github.com/tishi43/sgbm)/738 | implementation of opencv sgbm(disparity map extract) on FPGA |
| 10 | 12 | 1 | 1 year, 21 days ago | [memory](https://github.com/RoaLogic/memory)/739 | Generic memory implementations |
| 10 | 2 | 1 | 2 years ago | [TerraCresta](https://github.com/va7deo/TerraCresta)/740 | Nichibutsu Terra Cresta for MiSTerFPGA |
| 10 | 3 | 5 | 11 years ago | [freecellera-uvm](https://github.com/Freecellera/freecellera-uvm)/741 | Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org) |
| 10 | 2 | 0 | 15 days ago | [uvm_starter](https://github.com/smartfoxdata/uvm_starter)/742 | uvm_starter is a simple template for starting uvm projects |
| 10 | 1 | 0 | 3 months ago | [437_OoO](https://github.com/zlagpacan/437_OoO)/743 | Dual-Core Out-of-Order MIPS CPU Design |
| 10 | 3 | 0 | 3 years ago | [go.debug](https://github.com/semify-eda/go.debug)/744 | Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster |
| 10 | 1 | 0 | 5 years ago | [ahb3lite_dma](https://github.com/vfinotti/ahb3lite_dma)/745 | DMA core compatible with AHB3-Lite  |
| 10 | 6 | 0 | 5 years ago | [System-Verilog-Practice](https://github.com/AbhishekTaur/System-Verilog-Practice)/746 | Repository for system verilog labs from cadence |
| 10 | 0 | 0 | 2 days ago | [100DaysOfRTL](https://github.com/kartiksamtani/100DaysOfRTL)/747 | This is a passion project where I aim to explore the RTL design topics of my interest. |
| 10 | 2 | 0 | 4 years ago | [yuu_clock](https://github.com/seabeam/yuu_clock)/748 | UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available |
| 10 | 3 | 8 | 1 year, 9 months ago | [rvc_asap](https://github.com/amichai-bd/rvc_asap)/749 | riscv-core-as-simple-as-passible |
| 10 | 3 | 2 | 4 months ago | [riscv-iopmp](https://github.com/zero-day-labs/riscv-iopmp)/750 | IOPMP IP  |
| 10 | 2 | 0 | 4 years ago | [SV_I2S_RX_CORE](https://github.com/rubinsteina13/SV_I2S_RX_CORE)/751 | Synthesizable SystemVerilog IP-Core of the I2S Receiver |
| 10 | 1 | 0 | 2 years ago | [axi4_lib](https://github.com/hellgate202/axi4_lib)/752 | AXI4 Interface Library |
| 10 | 22 | 1 | 6 years ago | [apb_spi_master](https://github.com/pulp-platform/apb_spi_master)/753 | None |
| 10 | 1 | 0 | 3 years ago | [config_policy_pattern](https://github.com/jmcneal/config_policy_pattern)/754 | Support code for DVCon 2021 paper submission |
| 10 | 1 | 0 | a month ago | [108-RTL-Projects](https://github.com/Abhishek-Sharma182005/108-RTL-Projects)/755 | Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simple digital circuits to complex system designs. , you'll find valuable resources here to enhance your hardware design skills. |
| 10 | 2 | 0 | 4 years ago | [axi-vip](https://github.com/SymbiFlow/axi-vip)/756 | None |
| 10 | 2 | 0 | 7 months ago | [Network-On-Chip](https://github.com/mohasnik/Network-On-Chip)/757 | RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer units, routing units, switch allocators, switches, routers, and nodes, along with comprehensive high-level testing scenarios. Developed as part of a Core-Based Embedded System Design course. |
| 10 | 9 | 0 | 10 years ago | [802.15.4](https://github.com/jkopanski/802.15.4)/758 | Medium Access Control layer of 802.15.4 |
| 10 | 7 | 6 | 6 months ago | [redundancy_cells](https://github.com/pulp-platform/redundancy_cells)/759 | SystemVerilog IPs and Modules for architectural redundancy designs. |
| 10 | 1 | 0 | 3 years ago | [riscv-processor](https://github.com/hashi0203/riscv-processor)/760 | None |
| 10 | 1 | 1 | 2 years ago | [FabricHDL](https://github.com/MinecraftMachina/FabricHDL)/761 | A Verilog synthesis flow for Minecraft redstone circuits |
| 10 | 1 | 0 | 3 years ago | [SE-VGA](https://github.com/techav-homebrew/SE-VGA)/762 | Mirror the Mac SE video over VGA |
| 10 | 14 | 4 | 6 months ago | [verif_elective_miet](https://github.com/serge0699/verif_elective_miet)/763 | Репозиторий факультатива по функциональной верификации НИУ МИЭТ |
| 10 | 3 | 0 | 6 years ago | [wishbone](https://github.com/semahawk/wishbone)/764 | Trying to learn Wishbone by implementing few master/slave devices |
| 10 | 4 | 0 | 5 months ago | [NPU_X_Interface](https://github.com/habibaouinti/NPU_X_Interface)/765 | Implementation of an NPU that can be integrated into a RISC- V core through X-Interface. |
| 10 | 0 | 0 | 3 months ago | [SystemVerilog_Constraints](https://github.com/TheRA1A/SystemVerilog_Constraints)/766 | None |
| 10 | 1 | 0 | 5 years ago | [twn_generator](https://github.com/da-steve101/twn_generator)/767 | Generate an FPGA design for a TWN |
| 10 | 3 | 0 | 9 months ago | [CIMulator](https://github.com/adervay1/CIMulator)/768 | a Computing In Memory emULATOR framework |
| 9 | 4 | 1 | 5 years ago | [uvmBasics](https://github.com/adibis/uvmBasics)/769 | Basics of UVM via an APB slave |
| 9 | 1 | 0 | 3 years ago | [RNN_Accelerator](https://github.com/CPEN-391-TEAM-7/RNN_Accelerator)/770 | Verilog Code for RNN accelerator module/submodules |
| 9 | 0 | 0 | 10 months ago | [pipelined-rv32i](https://github.com/pietroglyph/pipelined-rv32i)/771 | A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA) |
| 9 | 0 | 0 | 1 year, 11 months ago | [Vehicle-License-Plate-Recognition-on-FPGA](https://github.com/DOUDIU/Vehicle-License-Plate-Recognition-on-FPGA)/772 | None |
| 9 | 0 | 0 | 1 year, 7 months ago | [ARM-SingleCycle-Instructions-Implementation](https://github.com/hewertonfl/ARM-SingleCycle-Instructions-Implementation)/773 | None |
| 9 | 1 | 0 | 2 years ago | [RISC-pipelined-processor](https://github.com/SarahElzayat/RISC-pipelined-processor)/774 | 5 stages RISC pipelined processor with multiple instructions implemented in verilog including ALU Operations, Interrupts as a state machine, Jumps and branching instructions, Memory operations and more.. following Harvard architecture. |
| 9 | 5 | 0 | 2 years ago | [pulpino__spi_master__subsystem_verification](https://github.com/mbits-mirafra/pulpino__spi_master__subsystem_verification)/775 | None |
| 9 | 4 | 0 | a month ago | [cpu-medium](https://github.com/taneroksuz/cpu-medium)/776 | 6-stage in-order dual-issue superscalar risc-v cpu with floating point unit |
| 9 | 3 | 0 | 7 years ago | [FP51_fast_core](https://github.com/PulseRain/FP51_fast_core)/777 | PulseRain FP51-1T MCU core |
| 9 | 0 | 1 | 7 days ago | [sar6502-sync](https://github.com/CompuSAR/sar6502-sync)/778 | A synchronous bus version of the cycle and bus accurate 6502 |
| 9 | 2 | 0 | 1 year, 6 months ago | [FlexRV32](https://github.com/andreili/FlexRV32)/779 | The second implementation of RISC-V architecture, step-by-step. |
| 9 | 1 | 0 | 7 years ago | [basic_uvmc_oct](https://github.com/nelsoncsc/basic_uvmc_oct)/780 | A simple UVM testbench using UVM Connect and Octave |
| 9 | 2 | 0 | 1 year, 2 months ago | [Verilog_TCP](https://github.com/ZiyangYE/Verilog_TCP)/781 | Highly specialized TCP module. Simple and high-performance. No ARP support. |
| 9 | 1 | 0 | 5 years ago | [UVM_Python](https://github.com/JoseIuri/UVM_Python)/782 | This repository contains an example of the connection between an UVM Testbench and a Python reference model. |
| 9 | 5 | 0 | 2 years ago | [spi_avip](https://github.com/mbits-mirafra/spi_avip)/783 | None |
| 9 | 0 | 0 | 1 year, 22 days ago | [boa-risc-v](https://github.com/robotman2412/boa-risc-v)/784 | My second attempt at a RISC-V CPU with learnings form my previous attempt. |
| 9 | 9 | 2 | 3 years ago | [keccak-verilog](https://github.com/jmoles/keccak-verilog)/785 | A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak. |
| 9 | 2 | 0 | 3 years ago | [vga_interface](https://github.com/Rain92/vga_interface)/786 | None |
| 9 | 1 | 0 | 5 years ago | [SystemVerilog-Assertions](https://github.com/chandanpalai/SystemVerilog-Assertions)/787 | Examples of assertions used in SystemVerilog. Made for udemy course by M. Ramdas |
| 9 | 4 | 0 | 3 years ago | [wav-d2d-hw](https://github.com/waviousllc/wav-d2d-hw)/788 | Wavious High Speed Die-to-die |
| 9 | 6 | 0 | 3 years ago | [minimal-risc-v-cpu](https://github.com/Ludini1/minimal-risc-v-cpu)/789 | None |
| 9 | 0 | 0 | 2 years ago | [LeNet-Verilog-Simulate-FP16](https://github.com/SuperLiaoXH/LeNet-Verilog-Simulate-FP16)/790 | 目前在进行卷积神经网络的算子设计，该版本为基于LeNet网络的纯仿真版本 |
| 9 | 0 | 0 | 1 year, 6 months ago | [simple_loong_cpu](https://github.com/LainChip/simple_loong_cpu)/791 | simple version of Lain Core, loongarch32r cpu core |
| 9 | 2 | 0 | 2 years ago | [G76-Mini](https://github.com/mtabini/G76-Mini)/792 | An inexpensive VGA circuit designed specifically for homebrew 8-bit computers |
| 9 | 3 | 0 | a month ago | [the-hardisc](https://github.com/janomach/the-hardisc)/793 | Hardened RISC-V core |
| 9 | 4 | 0 | 1 year, 5 months ago | [Super_SPI_Master_Verilog](https://github.com/0xArt/Super_SPI_Master_Verilog)/794 | SPI Master Verilog module |
| 9 | 3 | 0 | 2 years ago | [ahb-tl-bridge](https://github.com/antmicro/ahb-tl-bridge)/795 | SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge |
| 9 | 1 | 0 | 4 years ago | [NUSADC](https://github.com/USCPOSH/NUSADC)/796 | Repository for ISSCC 2020 paper. |
| 9 | 5 | 0 | 8 years ago | [sva_traces](https://github.com/go2uvm/sva_traces)/797 | Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors |
| 10 | 8 | 3 | a month ago | [verible-formatter-action](https://github.com/chipsalliance/verible-formatter-action)/798 | None |
| 9 | 5 | 0 | 9 months ago | [axi-dma-controller](https://github.com/donlon/axi-dma-controller)/799 | Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. Work in Progress. |
| 9 | 2 | 0 | 2 years ago | [adsbenchmark](https://github.com/Infineon/adsbenchmark)/800 | Benchmark circuits for analog defect simulation including P2427 standard validation |
| 9 | 14 | 2 | 2 years ago | [hwpe-mac-engine](https://github.com/pulp-platform/hwpe-mac-engine)/801 | An example Hardware Processing Engine |
| 9 | 0 | 0 | 1 year, 6 months ago | [EE405-Advanced-Digital-Systems-Design](https://github.com/stellagarden/EE405-Advanced-Digital-Systems-Design)/802 | Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator |
| 9 | 8 | 1 | 3 months ago | [fpu_ss](https://github.com/pulp-platform/fpu_ss)/803 | CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor |
| 9 | 0 | 0 | 4 years ago | [stBlitter](https://github.com/ijor/stBlitter)/804 | None |
| 9 | 2 | 0 | 2 years ago | [UVM_RAL_DMA](https://github.com/Nimausfi/UVM_RAL_DMA)/805 | None |
| 9 | 8 | 2 | 2 months ago | [cheriot-safe](https://github.com/microsoft/cheriot-safe)/806 | Repo for CHERI development system |
| 9 | 0 | 0 | 8 years ago | [stack](https://github.com/drom/stack)/807 | Stack machine blocks. |
| 9 | 2 | 0 | 3 years ago | [manila-ice](https://github.com/joshtyler/manila-ice)/808 | Lattice iCE HX4K Development Board |
| 9 | 1 | 0 | 4 years ago | [UART_UVM_Project](https://github.com/mehaltalukder/UART_UVM_Project)/809 | Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog |
| 9 | 1 | 0 | 6 years ago | [dnn-rtl](https://github.com/Csuk0914/dnn-rtl)/810 | Verilog RTL Implementation of DNN |
| 9 | 31 | 34 | a day ago | [cvw-arch-verif](https://github.com/openhwgroup/cvw-arch-verif)/811 | The purpose of the repo is to support CORE-V Wally architectural verification |
| 9 | 5 | 0 | 9 months ago | [universal_jtag_tap](https://github.com/RoaLogic/universal_jtag_tap)/812 | Universal JTAG TAP Controller |
| 9 | 6 | 0 | 6 years ago | [QCM](https://github.com/yeehui1988/QCM)/813 | Quantum Circuit Modelling Using State Vector and Heisenberg Representations |
| 9 | 0 | 0 | 2 years ago | [rv5stage](https://github.com/monkey2000/rv5stage)/814 | My very first attempt on pipelined RV32I processor |
| 9 | 1 | 0 | 4 years ago | [Karatsuba_multiplier_HDL](https://github.com/JC-S/Karatsuba_multiplier_HDL)/815 | This is a SystemVerilog HDL implementation of Karatsuba multiplier. |
| 9 | 4 | 0 | 5 months ago | [dram_rtl_sim](https://github.com/pulp-platform/dram_rtl_sim)/816 | None |
| 9 | 0 | 0 | 1 year, 3 months ago | [PocketAlphaMission](https://github.com/RndMnkIII/PocketAlphaMission)/817 | SNK ASO/Alpha Mission gateware IP Core |
| 9 | 3 | 0 | 19 days ago | [axi4lite_gpio](https://github.com/smartfoxdata/axi4lite_gpio)/818 | General purpose IO port with AXI4-Lite interface |
| 9 | 4 | 2 | 3 years ago | [arm_watchdog](https://github.com/kumarrishav14/arm_watchdog)/819 | Verification IP for Watchdog |
| 9 | 3 | 0 | 6 months ago | [RV64IMAC](https://github.com/MuhammadMajiid/RV64IMAC)/820 | RV64IMAC modelling using System Verilog HDL |
| 9 | 2 | 0 | 7 years ago | [DualCoreProcessor](https://github.com/ghosh17/DualCoreProcessor)/821 | ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor |
| 9 | 6 | 0 | 6 years ago | [amba_sys_ip](https://github.com/mballance/amba_sys_ip)/822 | AMBA-protocol system IP |
| 9 | 3 | 13 | 6 years ago | [hardcloud](https://github.com/omphardcloud/hardcloud)/823 | FPGA as an OpenMP Offloading Device. |
| 9 | 1 | 0 | 2 years ago | [tbcm](https://github.com/taichi-ishitani/tbcm)/824 | Basic Common Modules |
| 9 | 3 | 0 | 11 years ago | [aes_decrypt_fpga](https://github.com/freecores/aes_decrypt_fpga)/825 | AES Decryption Core for FPGA |
| 9 | 1 | 0 | 2 years ago | [DPU_DAG_Processing_Unit](https://github.com/nimish15shah/DPU_DAG_Processing_Unit)/826 | RTL code for the DPU chip designed for irregular graphs |
| 9 | 1 | 0 | 6 months ago | [RV-SCNN](https://github.com/BaoBao-zhu/RV-SCNN)/827 | A Custom RISC-V Instruction Extension for SNN and CNN Computation |
| 9 | 3 | 2 | 1 year, 9 months ago | [sigasi_demos](https://github.com/sigasi/sigasi_demos)/828 | None |
| 9 | 3 | 0 | 3 years ago | [hdl_common](https://github.com/joshtyler/hdl_common)/829 | None |
| 9 | 3 | 0 | 3 years ago | [JSON.sv](https://github.com/milestone12/JSON.sv)/830 | SystemVerilog package for reading, manipulating, and writing JSON-formatted data |
| 9 | 2 | 1 | 1 year, 3 months ago | [sv_waveterm](https://github.com/PeterMonsson/sv_waveterm)/831 | None |
| 9 | 2 | 0 | 4 years ago | [pynq-audio](https://github.com/reed-foster/pynq-audio)/832 | RTL and python for using the ADAU1761 audio codec on the Pynq-Z2 board from TUL |
| 9 | 0 | 0 | 3 years ago | [HDLBits](https://github.com/HDLForBeginners/HDLBits)/833 | None |
| 8 | 0 | 0 | 7 years ago | [LC3-Verification](https://github.com/kbbuch/LC3-Verification)/834 | Verification of a 5 stage LC3 pipelined CPU with System Verilog and Mentor Graphics ModelSim |
| 8 | 1 | 0 | 4 years ago | [MIPS-CPU](https://github.com/hakula139/MIPS-CPU)/835 | A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog |
| 8 | 4 | 0 | 8 years ago | [GNSS-verilog-signal-simulator](https://github.com/iDoka/GNSS-verilog-signal-simulator)/836 | GNSS Signal Generator writen on Verilog HDL for SDR platform (currently BladeRF) |
| 8 | 4 | 0 | 6 years ago | [alu_tb](https://github.com/adibis/alu_tb)/837 | Basic ALU testbench written in UVM for experiments |
| 8 | 0 | 0 | 4 years ago | [risc-uproc](https://github.com/stong/risc-uproc)/838 | Toy RISC microprocessor in Verilog for Altera FPGA |
| 8 | 1 | 0 | 1 year, 9 months ago | [AMBA-SVA](https://github.com/xiaochuang-lxc/AMBA-SVA)/839 | ARM AMBA 4 AXI4,AXI4-lite,AXI4-stream SVAs (BP063) MiscellaneousBP063 |
| 8 | 3 | 0 | 3 years ago | [router_verification](https://github.com/Mr-southerly/router_verification)/840 | 路科验证V0实验，完成一个router设计的验证工作 |
| 8 | 4 | 0 | 6 years ago | [Distributed-DecisionTrees](https://github.com/fpgasystems/Distributed-DecisionTrees)/841 | None |
| 8 | 22 | 3 | 3 years ago | [rv_plic](https://github.com/lowRISC/rv_plic)/842 | Implementation of a RISC-V-compatible Platform Interrupt Controller (PLIC). DEPRECATED in favour of the OpenTitan PLIC: https://github.com/lowRISC/opentitan/tree/master/hw/ip/rv_plic |
| 8 | 3 | 1 | 1 year, 6 months ago | [svlint-action](https://github.com/dalance/svlint-action)/843 | None |
| 8 | 0 | 0 | 4 years ago | [pipeline](https://github.com/Menci/pipeline)/844 | Pipelined MIPS processor in Verilog |
| 8 | 3 | 0 | 5 years ago | [Documents_for_ic](https://github.com/zhouzaixin/Documents_for_ic)/845 | None |
| 8 | 4 | 2 | 1 year, 4 months ago | [PokemonMini_MiSTer](https://github.com/MiSTer-devel/PokemonMini_MiSTer)/846 | Pokemon Mini for MiSTer |
| 8 | 1 | 0 | 5 years ago | [MLP-FeedForward-RTL-Acceleration](https://github.com/Mehdi0xC/MLP-FeedForward-RTL-Acceleration)/847 | Register Transfer Level Acceleration of FeedForward Propagation in 2-Layer Perceptron Networks (My B.Sc. Thesis, Phase 3/3) |
| 8 | 2 | 0 | 2 years ago | [vivado_design_space_explorer_template](https://github.com/pConst/vivado_design_space_explorer_template)/848 | Iterative compilation and reporting scripts for AMD / Xilinx Vivado |
| 8 | 9 | 6 | 2 years ago | [ibex_super_system](https://github.com/GregAC/ibex_super_system)/849 | Ibex Super System is DEPRECATED, and has become the Ibex Demo System: https://github.com/lowRISC/ibex-demo-system which is maintained by lowRISC. |
| 8 | 1 | 0 | 3 years ago | [MultilevelTLB](https://github.com/NazerkeT/MultilevelTLB)/850 | Multilevel TLB implementation workspace for (CVA6) Ariane Core during summer GSoC'21 |
| 8 | 4 | 1 | 6 years ago | [CDC_FIFO_Design](https://github.com/jomonkjoy/CDC_FIFO_Design)/851 | Multi-bit Synchronization across Clock Domains |
| 8 | 2 | 0 | 5 months ago | [TimeTagger-FPGALink-Reference](https://github.com/swabianinstruments/TimeTagger-FPGALink-Reference)/852 | TimeTagger FPGALink Reference |
| 8 | 1 | 0 | 6 years ago | [AHB_APB-Bridge](https://github.com/Shivanagender123/AHB_APB-Bridge)/853 | This is normal basic UVM testbench for AMBA Bridge AHB_APB |
| 8 | 0 | 0 | 4 years ago | [ECE385-Tank-World-on-FPGA](https://github.com/TaoHeyi/ECE385-Tank-World-on-FPGA)/854 | Repos for ECE385 final project |
| 8 | 3 | 2 | 3 years ago | [vsdfpga](https://github.com/shivanishah269/vsdfpga)/855 | Implementation of Mixed Signal SoC (RISCV based Core + PLL) on FPGA |
| 8 | 16 | 1 | 9 years ago | [apb_i2c](https://github.com/pulp-platform/apb_i2c)/856 | None |
| 8 | 0 | 0 | 1 year, 11 months ago | [SystemVerilog](https://github.com/suisuisi/SystemVerilog)/857 | SystemVerilog of syntax and Practices |
| 8 | 0 | 0 | 2 years ago | [uvm-mcdf_v2](https://github.com/KafCoppelia/uvm-mcdf_v2)/858 | Mirror of william_william/uvm-mcdf_v2 on Gitee |
| 8 | 3 | 0 | 7 years ago | [apb_uvm](https://github.com/chan-henry/apb_uvm)/859 | Advanced Peripheral Bus (APB) UVM testbench project |
| 8 | 1 | 0 | 2 years ago | [SystemVerilog-Codes](https://github.com/Hazem-ali/SystemVerilog-Codes)/860 | System Verilog codes with their testbench |
| 8 | 1 | 0 | 2 years ago | [OoO_processor](https://github.com/guanzetong/OoO_processor)/861 | An R10K-style Out-of-Order, Arbitrary-way Superscalar, Simultaneous Multithreading RISC-V Processor in SystemVerilog |
| 8 | 2 | 1 | 2 years ago | [YM2149_PSG_system](https://github.com/nockieboy/YM2149_PSG_system)/862 | YM2149 / AY-3-8910 Programmable Sound Generator in SystemVerilog and Verilog. Offers dual PSGs, programmable stereo mixer with bass and treble controls, standard I2S 44.1KHz or 48KHz 16-bit digital audio out, and built-in floating point system clock divider/generator. |
| 8 | 0 | 0 | 5 years ago | [zedboard_cnn](https://github.com/ZivFung/zedboard_cnn)/863 | Vivado project of hardware Implementation of CNN on Xilinx Zedboard.   |
| 8 | 15 | 3 | 2 years ago | [udma_core](https://github.com/pulp-platform/udma_core)/864 | None |
| 8 | 20 | 0 | 3 years ago | [apb_gpio](https://github.com/pulp-platform/apb_gpio)/865 | None |
| 8 | 1 | 0 | 1 year, 1 month ago | [udma_uart_vip](https://github.com/accelr-net/udma_uart_vip)/866 | VIP and simulation scripts for PULP's UDMA UART module |
| 8 | 9 | 1 | 3 years ago | [azadi](https://github.com/merledu/azadi)/867 | [Deprecated] Azadi is an SoC with 32 bit RISC-V CPU core. |
| 8 | 0 | 0 | 1 year, 22 days ago | [Computer-Aided-Design-F2024](https://github.com/MobinaMhr/Computer-Aided-Design-F2024)/868 | CAD course projects in the Fall semester of the University of Tehran under the supervision of Dr.Modarresi.  |
| 8 | 2 | 0 | 6 years ago | [4Issue-7Stage-OutOfOrder-Superscalar-RISCV-CPU-ArianeBased](https://github.com/cheimu/4Issue-7Stage-OutOfOrder-Superscalar-RISCV-CPU-ArianeBased)/869 | None |
| 9 | 6 | 0 | 6 years ago | [PCIe-Controller](https://github.com/jomonkjoy/PCIe-Controller)/870 | PCI Express ® Base Specification  Revision 3.0  |
| 8 | 4 | 0 | 6 years ago | [fpga_cnn_train](https://github.com/GkyHub/fpga_cnn_train)/871 | None |
| 8 | 1 | 0 | 2 years ago | [uCodedRiscV](https://github.com/andmiele/uCodedRiscV)/872 | A simple micro-coded (micro-programmed control unit) multi-cycle 32-bit RISC-V CPU written in System Verilog |
| 8 | 1 | 0 | 3 years ago | [SystemVerilog_Coursework](https://github.com/zli87/SystemVerilog_Coursework)/873 | These are some coursework related to SystemVerilog Design & Verification in a graduate-level course, Integrated_Circuit_Design_Laboratory_IC_Lab, at NCTU. |
| 8 | 2 | 0 | a month ago | [RISCV-SuperScalar--BLAZE-CORE](https://github.com/haydenbeames/RISCV-SuperScalar--BLAZE-CORE)/874 | A completely configurable RISC-V Out of Order Core with a base model geared towards maximizing performance |
| 8 | 3 | 0 | 5 years ago | [AXI_BFM](https://github.com/C-L-G/AXI_BFM)/875 | AXI 总线验证 模块 |
| 8 | 5 | 0 | 3 days ago | [UVM](https://github.com/PacoReinaCampo/UVM)/876 | Standard Universal Verification Methodology |
| 8 | 0 | 0 | 7 years ago | [FPGABreakout](https://github.com/lewis262626/FPGABreakout)/877 | ES3B2 Breakout/Pong clone |
| 8 | 0 | 0 | 4 years ago | [fpnew-wrapper](https://github.com/jiegec/fpnew-wrapper)/878 | A chisel3 wrapper for pulp-platform/fpnew |
| 8 | 1 | 0 | 1 year, 8 months ago | [RISCV-multi-cycle-processor](https://github.com/Amirarsalan-sn/RISCV-multi-cycle-processor)/879 | A multi-cycle processor designed according to the instruction set(assembly language) of RISC-V using the System Verilog HDL |
| 8 | 2 | 0 | 4 years ago | [FirstX2P](https://github.com/nguyenquanicd/FirstX2P)/880 | This is the AXI-to-APB bridge which only supports convert AXI-32bit to APB-32 bit |
| 8 | 4 | 0 | 2 years ago | [advanced-riscv-verification-methodologies](https://github.com/openhwgroup/advanced-riscv-verification-methodologies)/881 | Advanced Verification Methodologies for RISC-V and related IP |
| 8 | 2 | 0 | 7 years ago | [sv_math](https://github.com/nelsoncsc/sv_math)/882 | Reusable math modules (multiplication, division, square root and logarithm) in SystemVerilog |
| 8 | 2 | 0 | 8 months ago | [Design-and-UVM-Verification-of-an-ALU](https://github.com/Youssefmdany/Design-and-UVM-Verification-of-an-ALU)/883 | Design and UVM Verification of an ALU |
| 8 | 0 | 1 | 1 year, 2 months ago | [CS202-CS214-Computer-Organization-Project](https://github.com/IskXCr/CS202-CS214-Computer-Organization-Project)/884 | SUSTech CS202/CS214 Computer Organization Project. Streams Bad Apple. |
| 8 | 0 | 0 | 1 year, 11 months ago | [ALU-Verification-using-SystemVerilog](https://github.com/tonyalfred/ALU-Verification-using-SystemVerilog)/885 | Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was verified using QuestaSim. |
| 8 | 2 | 2 | 4 years ago | [fpga-vr-remap](https://github.com/colinpate/fpga-vr-remap)/886 | None |
| 8 | 2 | 0 | 5 months ago | [Float](https://github.com/robfinch/Float)/887 | Floating point code in System Verilog |
| 8 | 0 | 0 | 1 year, 11 months ago | [KF8259](https://github.com/kitune-san/KF8259)/888 | 8259/8259A-like Interrupt Controller written in SystemVerilog |
| 8 | 0 | 0 | 4 years ago | [gemmm2s](https://github.com/sthornington/gemmm2s)/889 | Verilog module for converting from AXI4 MM of Zynq GEM Ethernet DMA to AXI-Stream with packet boundaries |
| 9 | 0 | 0 | 1 year, 10 days ago | [MiSTer-Discrete](https://github.com/jopdorp/MiSTer-Discrete)/890 | None |
| 8 | 1 | 0 | 5 months ago | [muntjac-soc](https://github.com/nbdd0121/muntjac-soc)/891 | SoC for muntjac |
| 8 | 3 | 0 | 4 years ago | [ip_amba_ahb_ms_rtl_v](https://github.com/PXVI/ip_amba_ahb_ms_rtl_v)/892 | RTL design for the AMBA AHB protocol. |
| 8 | 1 | 1 | 1 year, 6 months ago | [ethernet_w5300](https://github.com/zhang-stephen/ethernet_w5300)/893 | Wiznet w5300 driver code, powered by SystemVerilog |
| 8 | 5 | 0 | 4 years ago | [yuu_common](https://github.com/seabeam/yuu_common)/894 | Common SV utils library |
| 8 | 5 | 0 | 5 years ago | [uvm_study](https://github.com/kdurant/uvm_study)/895 | study uvm step by step |
| 8 | 2 | 0 | 9 years ago | [Bloom_pattern_search](https://github.com/m1a1x1/Bloom_pattern_search)/896 | Pattern searche based on Bloom algorithm. |
| 8 | 2 | 2 | 3 years ago | [axi-io-pmp](https://github.com/pulp-platform/axi-io-pmp)/897 | Input / Output Physical Memory Protection Unit for RISC-V |
| 8 | 1 | 0 | 3 years ago | [SystemVerilog-HDMI-encoder-serializer-PLL-generator](https://github.com/BrianHGinc/SystemVerilog-HDMI-encoder-serializer-PLL-generator)/898 | SystemVerilog HDMI encoder, serializer & PLL generator.  Tested on Cyclone IV-E, Compatible with Quartus 13.0 through Quartus Prime 20.1. |
| 8 | 0 | 0 | 6 months ago | [simply5](https://github.com/kasun-buddhi/simply5)/899 | This is simple 64 bit RISC-V core.  |
| 8 | 0 | 0 | 11 months ago | [SUSTech_CS202-Organization_2023s_Project-CPU](https://github.com/OctCarp/SUSTech_CS202-Organization_2023s_Project-CPU)/900 | (Verilog+MIPS+FPGA MINISYS) (121/100): Single Cycle CPU: Our project of CS202 2023 Spring: Computer Organization, SUSTech. Taught by Prof. Jin ZHANG. |
| 8 | 14 | 1 | 8 years ago | [core2axi](https://github.com/pulp-platform/core2axi)/901 | Core protocol to AXI bridge |
| 8 | 1 | 0 | 18 hours ago | [uberClock](https://github.com/chili-chips-ba/uberClock)/902 | Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numerical sauce. The best of all is that the sauce is not secret, but fully open to the public. |
| 8 | 0 | 0 | 1 year, 29 days ago | [GDD_MCU](https://github.com/AndreyyTs/GDD_MCU)/903 | None |
| 8 | 2 | 0 | 5 years ago | [AES_GCM](https://github.com/Yucao42/AES_GCM)/904 | Try to implement GCM-AES encryption algorithm on FPGA hardware and test it by software. |
| 8 | 0 | 0 | 6 months ago | [Verification-of-an-Asynchronous-FIFO-using-UVM-SVA](https://github.com/AbdelrahmanYassien11/Verification-of-an-Asynchronous-FIFO-using-UVM-SVA)/905 | Verification of an Asynchronous FIFO using UVM & SVA |
| 8 | 5 | 0 | 2 months ago | [APB-SPI-Controller-Verification](https://github.com/VimfulDang/APB-SPI-Controller-Verification)/906 | UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC24xx microcontroller specification. |
| 7 | 5 | 0 | 5 years ago | [RISCV_MCU_CYCLONEV](https://github.com/rafafigueredoviana/RISCV_MCU_CYCLONEV)/907 | A basic implementation of the RISCV core into a DE10nano FPGA board. |
| 7 | 0 | 0 | 1 year, 4 days ago | [LaunchMIPS](https://github.com/Maxpicca-Li/LaunchMIPS)/908 | None |
| 7 | 2 | 0 | 5 years ago | [YM2149](https://github.com/EisernSchild/YM2149)/909 | Yamaha YM2149 / General Instrument AY-3-8910 Sound Chip HDL core |
| 7 | 0 | 0 | 7 years ago | [NibblerCPU](https://github.com/bchangip/NibblerCPU)/910 | 4-bit CPU written in SystemVerilog |
| 7 | 1 | 0 | 2 years ago | [apb_watchdog-](https://github.com/flashbangout/apb_watchdog-)/911 | apb_watchdog的uvm验证代码 |
| 7 | 2 | 0 | 6 years ago | [fpga-ssd1306-to-vga](https://github.com/afiskon/fpga-ssd1306-to-vga)/912 | ICE40 FPGA configuration: SSD1306 to VGA converter |
| 7 | 0 | 0 | 1 year, 9 months ago | [HIT-CS32201-Assignments-Fall-2022](https://github.com/vonbrank/HIT-CS32201-Assignments-Fall-2022)/913 | 哈工大《计算机组织与体系结构》实验 - 2022年秋 | HIT Computer Architecture Course Assignments - Fall 2022 |
| 7 | 2 | 0 | 11 months ago | [soc_model_rt_analysis](https://github.com/pulp-platform/soc_model_rt_analysis)/914 | None |
| 7 | 0 | 0 | 7 months ago | [pztb-core](https://github.com/pezy-computing/pztb-core)/915 | None |
| 7 | 2 | 0 | 3 years ago | [ez-risc-v-cpu](https://github.com/risc-v-cpu/ez-risc-v-cpu)/916 | risc-v cpu core and soc |
| 7 | 1 | 1 | 4 years ago | [Design-and-Verification-of-DDR3-SDRAM-memory-controller](https://github.com/gvsrmk/Design-and-Verification-of-DDR3-SDRAM-memory-controller)/917 | Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for setting up the interfaces and writing tasks for various operations. Performed randomized, Constrained, and directed test cases to validate our DUT. |
| 7 | 4 | 0 | 3 years ago | [PSMA-benchmark](https://github.com/KULeuven-MICAS/PSMA-benchmark)/918 | Benchmark fo state-of-the-art Precision Scalable MAC Arrays (PSMAs) |
| 7 | 5 | 13 | 3 months ago | [SVALint](https://github.com/AsFigo/SVALint)/919 | Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users can roll out their own linters!  |
| 7 | 4 | 1 | 1 year, 8 months ago | [sdram-controller](https://github.com/agg23/sdram-controller)/920 | A HDL SDRAM controller designed for retro hardware and FPGAs |
| 7 | 0 | 0 | 3 years ago | [icesugar-playground](https://github.com/yodalee/icesugar-playground)/921 | repository to store some of my icesugar-pro verilog project |
| 7 | 0 | 0 | 4 years ago | [vitis_rtl](https://github.com/carljohnsen/vitis_rtl)/922 | Examples of Vitis projects, which utilize RTL kernels. |
| 7 | 0 | 0 | 10 years ago | [rp8](https://github.com/jeras/rp8)/923 | RISC processor 8bit (AVR ISA), RTL based on 'navre' |
| 7 | 0 | 0 | 1 year, 10 months ago | [GA](https://github.com/Space-Odie/GA)/924 | Genetic Algo - Verilog |
| 7 | 6 | 1 | 6 years ago | [Portable-Stimulus](https://github.com/kariannekk/Portable-Stimulus)/925 | None |
| 7 | 3 | 0 | 4 years ago | [amiq_reg_agt](https://github.com/amiq-consulting/amiq_reg_agt)/926 | Register Agent |
| 7 | 0 | 0 | 2 years ago | [MIPS_CPU](https://github.com/MineQihang/MIPS_CPU)/927 | 重庆大学硬件综合设计：MIPS组 |
| 7 | 4 | 0 | 2 years ago | [tl-ahb-bridge](https://github.com/antmicro/tl-ahb-bridge)/928 | This project contains a SystemVerilog implementation of the TileLink UL (Uncached Lightweight) to AHB bridge. |
| 7 | 0 | 1 | 2 months ago | [hardware-design](https://github.com/openkasugai/hardware-design)/929 | None |
| 7 | 1 | 0 | 6 years ago | [APB_PWM](https://github.com/flasonil/APB_PWM)/930 | Pulse Width Modulator programmed through an Advanced Peripheral Bus interface |
| 7 | 2 | 0 | 5 years ago | [SimpleAdder-UVM](https://github.com/tamannarupani/SimpleAdder-UVM)/931 | A simple adder implementation and verification using UVM 1.2 |
| 7 | 2 | 0 | 4 years ago | [clock-domain-crossing](https://github.com/hdl-util/clock-domain-crossing)/932 | Utilities for clock-domain crossing with an FPGA |
| 7 | 9 | 0 | 6 years ago | [DDR4-Memory-Controller](https://github.com/sriramvb/DDR4-Memory-Controller)/933 | None |
| 7 | 7 | 0 | 4 years ago | [PulseRain_RISCV_MCU](https://github.com/PulseRain/PulseRain_RISCV_MCU)/934 | PulseRain RISC-V MCU |
| 7 | 0 | 0 | 2 years ago | [UVM_example-amplifier](https://github.com/TooyamaYuuouji/UVM_example-amplifier)/935 | A simple UVM project. The DUT(RTL) is a simple amplifier. |
| 7 | 7 | 4 | 1 year, 6 months ago | [ofd](https://github.com/smirnovich/ofd)/936 | Open FPGA Debug core |
| 7 | 6 | 0 | 23 days ago | [asyn_fifo_uvm_verify](https://github.com/pzressinno/asyn_fifo_uvm_verify)/937 | None |
| 7 | 1 | 16 | 2 years ago | [RV32I-MAF-project](https://github.com/ChrisShakkour/RV32I-MAF-project)/938 | Designinig a Pipeline in-order 5 stage RISC-V core RV32I-MAF |
| 7 | 1 | 2 | 2 years ago | [ProcessORC](https://github.com/LTDS-Capo/ProcessORC)/939 | None |
| 7 | 1 | 0 | 4 years ago | [AHB-with-FIFO](https://github.com/Emi-Pushpam/AHB-with-FIFO)/940 | UVM methodology |
| 7 | 3 | 0 | 6 years ago | [Neural-Network-Layer-Generator](https://github.com/SalomeDevkule7/Neural-Network-Layer-Generator)/941 | Application Specific Integrated Circuit(ASIC) |
| 7 | 0 | 0 | 6 months ago | [RISC-V-Microprogrammed](https://github.com/Bahram03/RISC-V-Microprogrammed)/942 | None |
| 7 | 4 | 1 | 6 years ago | [shared-buffer-hw](https://github.com/apsarras/shared-buffer-hw)/943 | A multi-queue buffer with dynamic buffer space allocation and its Formal Verification TB |
| 7 | 1 | 0 | 3 months ago | [V9958-Super](https://github.com/dinoboards/V9958-Super)/944 | FPGA Tang Nano 20K implemention of V9958 128K for Yellow MSX Boards (forked from https://github.com/lfantoniosi/tn_vdp) |
| 7 | 2 | 0 | 1 year, 1 month ago | [IpLibrary](https://github.com/Luke7412/IpLibrary)/945 | Library containing various VHDL IPs |
| 7 | 1 | 0 | 2 years ago | [SPI](https://github.com/tom-urkin/SPI)/946 | SPI protocol modules in SystemVerilog |
| 7 | 3 | 1 | 4 years ago | [digital_circuits](https://github.com/anthonyabeo/digital_circuits)/947 | A collection of digital logic circuits |
| 7 | 1 | 0 | 1 year, 23 days ago | [Songs](https://github.com/ridvancelikcs/Songs)/948 | monophonic songs on the fpga board (BASYS3) |
| 7 | 0 | 0 | 6 years ago | [Router1x3-Design-Verification](https://github.com/deekshithkrishnegowda/Router1x3-Design-Verification)/949 | Maven Silicon Project |
| 7 | 0 | 7 | 10 months ago | [rip-cpu](https://github.com/Reservoir-In-Processor/rip-cpu)/950 | "Reservoir in Processor" implemented in SystemVerilog based on RISC-V ISA |
| 7 | 1 | 0 | 1 year, 2 months ago | [DCD_MultiBankMemory](https://github.com/Vor-Art/DCD_MultiBankMemory)/951 | SystemVerilog implementation of a multi-bank memory as part of "[F23] Digital Circuit Design" course |
| 7 | 0 | 0 | 3 years ago | [arm-cpu](https://github.com/takah29/arm-cpu)/952 | Armv5 single-cycle processor |
| 7 | 1 | 0 | 3 years ago | [FIFO_UVM_Testbench_Reactive_Stimulus](https://github.com/Vivek-Dave/FIFO_UVM_Testbench_Reactive_Stimulus)/953 | UVM TestBench For Verification Of Synchronous FIFO With Reactive Stimulus  |
| 7 | 1 | 0 | 3 days ago | [SoC-FinTech](https://github.com/PacoReinaCampo/SoC-FinTech)/954 | Financial Technology with SoC-NTM verified with UVM/OSVVM/FV |
| 7 | 0 | 0 | 8 months ago | [MIPS32-Pipeline](https://github.com/Boreas618/MIPS32-Pipeline)/955 | MIPS32 CPU & Verilator |
| 7 | 4 | 0 | 8 years ago | [hawkins](https://github.com/advanced-uvm/hawkins)/956 | None |
| 7 | 5 | 0 | 5 years ago | [uvm-phase-jumping](https://github.com/PedroHSCavalcante/uvm-phase-jumping)/957 | Simple UVM phase jumping |
| 7 | 2 | 0 | 5 years ago | [FPGA_UNDERWAY_SALES_MACHINE](https://github.com/scp10086/FPGA_UNDERWAY_SALES_MACHINE)/958 | 这是东南大学信息科学与工程学院大三短学期的FPGA开发，我们要做一个南京地铁售票机 |
| 7 | 2 | 1 | 3 years ago | [nekoyon](https://github.com/ecilasun/nekoyon)/959 | Fourth iteration of the Neko series of SoC |
| 7 | 2 | 0 | 7 years ago | [nnFPGA](https://github.com/elegz/nnFPGA)/960 | RTL for neural nets |
| 7 | 0 | 0 | 3 years ago | [CORDIC-UART-Artix-7](https://github.com/grant4001/CORDIC-UART-Artix-7)/961 | None |
| 7 | 0 | 0 | 2 years ago | [KFPS2KB](https://github.com/kitune-san/KFPS2KB)/962 | Simple PS/2 keyboard controller written in SystemVerilog |
| 7 | 0 | 0 | 6 months ago | [openchips](https://github.com/getinstachip/openchips)/963 | The community's verilog module registry for VPM |
| 7 | 1 | 0 | 4 years ago | [PandaZero](https://github.com/Panda-Cores/PandaZero)/964 | A pipelined, in-order implementation of the RV32I ISA |
| 7 | 8 | 0 | 1 year, 10 months ago | [cayde](https://github.com/skudlur/cayde)/965 | cayde is 32-bit RISC-V core written in SystemVerilog |
| 7 | 2 | 0 | 4 months ago | [iir_filter](https://github.com/hdlguy/iir_filter)/966 | IIR digital filter implemented using Vivado HLS and C++ |
| 7 | 0 | 1 | 2 years ago | [AccelGraph](https://github.com/atmughrabi/AccelGraph)/967 | Graph Processing Framework that supports || OpenMP || CAPI |
| 7 | 4 | 1 | 1 year, 3 months ago | [HWMgmt-Module-DCSCM-LTPI](https://github.com/opencomputeproject/HWMgmt-Module-DCSCM-LTPI)/968 | DC-SCM LTPI Reference Implementation |
| 7 | 1 | 0 | 2 years ago | [amiq_fifo](https://github.com/amiq-consulting/amiq_fifo)/969 | Functional Coverage Patterns for FIFO |
| 7 | 1 | 0 | 8 years ago | [wishbone_uvc](https://github.com/alexzhang007/wishbone_uvc)/970 | Wishbone protocol open source universal verification component (UVC). It is easy to be used in UVM verification environment for opencpu.  |
| 7 | 2 | 0 | 10 months ago | [MP](https://github.com/SEU-MSLab/MP)/971 | The software and hardware implementation of Memory Polynomial algorithm |
| 7 | 3 | 0 | 4 years ago | [Memory](https://github.com/chenyangbing/Memory)/972 | None |
| 7 | 3 | 0 | 2 years ago | [Phigent_Heimdallr](https://github.com/PhigentRobotics/Phigent_Heimdallr)/973 | Phigent Heimdallr project use the SOM develop kits implemented a stereo application which can be deployed in the automotive vehicles etc. |
| 7 | 0 | 0 | 3 years ago | [FIFO-BIST](https://github.com/takatz28/FIFO-BIST)/974 | Final project for the class "Application Specific Integrated Circuit Development" |
| 7 | 2 | 0 | 5 months ago | [Multi-core-Paillier-Acceleration-System](https://github.com/DOUDIU/Multi-core-Paillier-Acceleration-System)/975 | This work presents the RTL design of a multi-core Paillier acceleration system. It supports four types of acceleration: Paillier encryption, Paillier decryption, homomorphic addition, and homomorphic scalar multiplication. |
| 7 | 1 | 0 | 1 year, 10 months ago | [rfPhoenix](https://github.com/robfinch/rfPhoenix)/976 | rfPhoenix CPU / GPGPU core |
| 7 | 2 | 1 | 5 years ago | [tlrb_aib_phy](https://github.com/lmco/tlrb_aib_phy)/977 | TLRB AIB PHY RTL |
| 7 | 1 | 0 | 3 years ago | [memory_verification_using_system_verilog](https://github.com/teekamkhandelwal/memory_verification_using_system_verilog)/978 | In this respiratory having two verification methods first have without scoreboard and monitor and second with includes all component |
| 7 | 0 | 0 | 1 year, 3 months ago | [HUST-Interface-Technology](https://github.com/nivag8899/HUST-Interface-Technology)/979 | 华中科技大学2021级计算机学院接口技术 |
| 7 | 2 | 0 | 7 years ago | [AHB5](https://github.com/aunics/AHB5)/980 | AMBA AHB 5.0 VIP in SystemVerilog based on UVM |
| 7 | 3 | 0 | 4 years ago | [yuu_amba](https://github.com/seabeam/yuu_amba)/981 | UVM amba infrastructure |
| 7 | 0 | 0 | 1 year, 2 months ago | [Tiny-TPU](https://github.com/guanrenyang/Tiny-TPU)/982 | None |
| 7 | 0 | 0 | 3 years ago | [DCLab](https://github.com/victoresque/DCLab)/983 | Digital Circuits Lab (2017 Spring) @ National Taiwan University |
| 7 | 0 | 0 | a month ago | [vfa](https://github.com/serge0699/vfa)/984 | Репозиторий канала Verification For All |
| 7 | 7 | 0 | 6 years ago | [UPF](https://github.com/mayurkubavat/UPF)/985 | Constructs for Unified Low Power Format (UPF) with Verilog/SystemVeriog designs |
| 7 | 0 | 0 | 2 years ago | [2-Way-Superscalar-P6-Processor](https://github.com/dywsjtu/2-Way-Superscalar-P6-Processor)/986 |  2 Way Superscalar P6 Out of Order Processor |
| 7 | 3 | 0 | 5 years ago | [axi4_aib_bridge](https://github.com/lmco/axi4_aib_bridge)/987 | AXI4/AIB Bridge RTL |
| 7 | 16 | 0 | 3 years ago | [SVGameBoy](https://github.com/kitsuneh/SVGameBoy)/988 | A systemVerilog implementation of Game Boy on DE1-SoC |
| 7 | 6 | 0 | 2 years ago | [coco-ibex](https://github.com/isec-tugraz/coco-ibex)/989 | None |
| 7 | 1 | 0 | 1 year, 1 month ago | [gelato](https://github.com/dolce-project/gelato)/990 | Gelato: General-purpose Lightweight GPU supporting RISC-V ISA with SIMT extension |
| 7 | 3 | 1 | 10 months ago | [spif](https://github.com/SpiNNakerManchester/spif)/991 | SpiNNaker peripheral interface |
| 7 | 1 | 0 | 1 year, 8 months ago | [verilog_UDP](https://github.com/ZiyangYE/verilog_UDP)/992 | None |
| 7 | 0 | 1 | 1 year, 9 months ago | [xsofs](https://github.com/parsa-epfl/xsofs)/993 | XiangShan over FireSim |
| 7 | 3 | 0 | 5 years ago | [riffa_arria10_stratix5](https://github.com/saleh1204/riffa_arria10_stratix5)/994 | RIFFA Interface for Intel (Altera) Arria 10 GX & Stratix V GS Development Boards |
| 7 | 4 | 1 | 5 years ago | [HDLBits](https://github.com/kenzhang82/HDLBits)/995 | None |
| 7 | 4 | 0 | 8 years ago | [verification-gentleman-blog-code](https://github.com/tudortimi/verification-gentleman-blog-code)/996 | Example code for Verification Gentleman blog |
| 7 | 2 | 0 | 6 years ago | [verilog_ips](https://github.com/GuzTech/verilog_ips)/997 | Various IPs implemented in Verilog |
| 7 | 0 | 0 | 1 year, 2 months ago | [OpenExSys_NoC](https://github.com/Aquaticfuller/OpenExSys_NoC)/998 | OpenExSys_NoC a mesh-based network on chip IP. |
| 7 | 0 | 0 | 2 years ago | [SNN-on-FPGA](https://github.com/Minz9/SNN-on-FPGA)/999 | SNN on FPGA |
| 7 | 3 | 0 | 6 years ago | [zpu-avalanche](https://github.com/sergev/zpu-avalanche)/1000 | Implementation of ZPU processor in Verilog |