Module: Rs232Tx
Clock Signal: clk
Input: clk (width: 1)
Input: data (width: 8)
Input: send (width: 1)
Output: UART_TX (width: 1)
Output: sending (width: 1)
Output: uart_ovf (width: 1)
Sensitive: clk
Reg: timeout
Reg: sendbuf
Reg: uart_ovf
Reg: sending
Wire: _02_
Wire: _03_
Wire: _09_
Wire: _12_
Wire: _05_
Wire: _11_
Wire: _04_
Wire: _13_
Wire: _14_
Wire: _06_
Wire: _07_
Wire: _10_
Wire: _01_
Wire: _08_
Wire: _00_
Wire: _15_
Operator: Eq
Operator: Eq
Operator: Partselect
Operator: Land
Operator: Land
Operator: Land
Operator: Ulnot
Operator: Cond
Operator: Cond
Operator: Cond
Operator: Cond
Operator: Cond
Operator: Partselect
Operator: Cond
Operator: Cond
Operator: Concat
Operator: Cond
Operator: Concat
Operator: Partselect
Operator: Cond
Operator: Minus
Operator: Pointer
