AND GATE 
AND GATE CONTAINS 2 INPUTS 1 OUTPUT
A.B=Y
A  B  Y
0  0  0
0  1  0
1  0  0
1  1  1
RTL LOGIC 
MODULE ANDGATE(A,B,Y);
INPUT A,B;
OUTPUT Y;
ASSIGN Y=A&B;
ENDMODULE
TESTBENCH
module andgate_tb
wire t_y;
reg t_a,t_b;
andgate my_gate(.a(t_a),.b(t_b),.y(t_Y));
intial
begin
$monitor(t_a,t_b,t_y);
t_a=1'b0;
t_b=1'bo;
#5
t_a=1'b0;
t_b=1'b1;
#5
t_a=1'b1;
t_b=1'b0;
#5
t_a=1'b1;
t_b=1'b1;
end 
endmodule