#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Apr 02 16:45:47 2021
# Process ID: 65460
# Current directory: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/impl_1/top.vdi
# Journal file: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'timestone/dormammu'
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'timestone/dormammu/inst'
Finished Parsing XDC File [c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'timestone/dormammu/inst'
Parsing XDC File [c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'timestone/dormammu/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.301 ; gain = 513.691
Finished Parsing XDC File [c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'timestone/dormammu/inst'
Parsing XDC File [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched '[0]'. [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:56]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched '[1]'. [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:57]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched '[2]'. [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:58]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:58]
WARNING: [Vivado 12-584] No ports matched '[3]'. [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:59]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched '[4]'. [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:60]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched '[5]'. [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:61]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:61]
WARNING: [Vivado 12-584] No ports matched '[6]'. [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:62]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:62]
Finished Parsing XDC File [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1003.371 ; gain = 791.281
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.543 . Memory (MB): peak = 1003.371 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 19b1e8ad7

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19b1e8ad7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1009.887 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 19b1e8ad7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1009.887 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 40 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 17e525d3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1009.887 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 17e525d3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1009.887 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1009.887 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17e525d3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1009.887 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17e525d3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1009.887 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 7 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1009.887 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/impl_1/top_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1009.887 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1009.887 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'timestone/FSM_sequential_state[1]_i_2' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	realitystone/FSM_sequential_state_reg[0] {FDRE}
	realitystone/FSM_sequential_state_reg[1] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b074f7a8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1035.113 ; gain = 25.227

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: c78de496

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1035.113 ; gain = 25.227

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: c78de496

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1035.113 ; gain = 25.227
Phase 1 Placer Initialization | Checksum: c78de496

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1035.113 ; gain = 25.227

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 144ec0678

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.113 ; gain = 25.227

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 144ec0678

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.113 ; gain = 25.227

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23b64cf59

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.113 ; gain = 25.227

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25fdc8170

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.113 ; gain = 25.227

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25fdc8170

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.113 ; gain = 25.227

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 26ead3947

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.113 ; gain = 25.227

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 11596455e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.113 ; gain = 25.227

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1339344bb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.113 ; gain = 25.227

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1339344bb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.113 ; gain = 25.227
Phase 3 Detail Placement | Checksum: 1339344bb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.113 ; gain = 25.227

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=195.028. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 162eb6174

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.113 ; gain = 25.227
Phase 4.1 Post Commit Optimization | Checksum: 162eb6174

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.113 ; gain = 25.227

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 162eb6174

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.113 ; gain = 25.227

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 162eb6174

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.113 ; gain = 25.227

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13a5ea1e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.113 ; gain = 25.227
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13a5ea1e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.113 ; gain = 25.227
Ending Placer Task | Checksum: d5073c3a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.113 ; gain = 25.227
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 8 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1035.113 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/impl_1/top_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1035.113 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1035.113 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1035.113 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5735ebd0 ConstDB: 0 ShapeSum: 7dd1506a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b6edc4c1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b6edc4c1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b6edc4c1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b6edc4c1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f7d9889e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238
INFO: [Route 35-416] Intermediate Timing Summary | WNS=195.027| TNS=0.000  | WHS=-0.319 | THS=-15.608|

Phase 2 Router Initialization | Checksum: 14929a28f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 198cc4c23

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1b16778ae

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238
INFO: [Route 35-416] Intermediate Timing Summary | WNS=193.733| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1493aa596

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238
Phase 4 Rip-up And Reroute | Checksum: 1493aa596

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1493aa596

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1493aa596

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238
Phase 5 Delay and Skew Optimization | Checksum: 1493aa596

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1585fb755

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238
INFO: [Route 35-416] Intermediate Timing Summary | WNS=193.828| TNS=0.000  | WHS=0.146  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1585fb755

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238
Phase 6 Post Hold Fix | Checksum: 1585fb755

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0319885 %
  Global Horizontal Routing Utilization  = 0.0375107 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14c7985b8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14c7985b8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e02e9110

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=193.828| TNS=0.000  | WHS=0.146  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e02e9110

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1184.352 ; gain = 149.238

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 8 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1184.352 ; gain = 149.238
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1184.352 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/impl_1/top_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/impl_1/top_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 8 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Fri Apr 02 16:46:46 2021...
