$date
	Sat Apr 18 19:17:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module detect_sequence_test $end
$var wire 3 ! state [0:2] $end
$var wire 1 " out $end
$var reg 1 # clk $end
$var reg 1 $ in $end
$var reg 1 % reset $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 1 $ in $end
$var wire 1 % reset $end
$var reg 3 & NS [0:2] $end
$var reg 3 ' PS [0:2] $end
$var reg 1 " out $end
$var reg 3 ( state [0:2] $end
$upscope $end
$upscope $end
$enddefinitions $end
#150
$dumpvars
b1 (
b1 '
b1 &
0%
1$
1#
0"
b1 !
$end
#200
0#
#220
b10 &
0$
#250
b0 &
b10 !
b10 (
b10 '
1#
#300
0#
#320
b11 &
1$
#350
b1 &
b11 !
b11 (
b11 '
1#
#400
0#
#450
b1 !
b1 (
b1 '
1#
#500
0#
#520
b10 &
0$
#550
b0 &
b10 !
b10 (
b10 '
1#
#600
0#
#620
b11 &
1$
#650
b1 &
b11 !
b11 (
b11 '
1#
#700
0#
#720
b100 &
0$
#750
b0 &
b100 !
b100 (
b100 '
1#
#800
0#
#820
b101 &
1$
#850
b1 &
b101 !
b101 (
b101 '
1#
#900
0#
#920
b100 &
1"
0$
#950
b0 &
0"
b100 !
b100 (
b100 '
1#
#1000
0#
#1020
b101 &
1$
#1050
b1 &
b101 !
b101 (
b101 '
1#
#1100
0#
#1120
b100 &
1"
0$
#1150
b0 &
0"
b100 !
b100 (
b100 '
1#
#1200
0#
#1250
b0 !
b0 (
b0 '
1#
#1300
0#
#1320
b1 &
1$
#1350
b1 !
b1 (
b1 '
1#
#1400
0#
#1420
b10 &
0$
#1450
b0 &
b10 !
b10 (
b10 '
1#
#1500
0#
#1520
b11 &
1$
#1550
b1 &
b11 !
b11 (
b11 '
1#
#1600
0#
#1620
b100 &
0$
#1650
b0 &
b100 !
b100 (
b100 '
1#
#1700
0#
#1720
b101 &
1$
#1750
b1 &
b101 !
b101 (
b101 '
1#
#1800
0#
#1820
b100 &
1"
0$
#1850
b0 &
0"
b100 !
b100 (
b100 '
1#
#1900
0#
#1950
b0 !
b0 (
b0 '
1#
#2000
0#
#2020
b1 &
1$
#2050
b1 !
b1 (
b1 '
1#
#2100
0#
#2120
