
TestDMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a24  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08007b30  08007b30  00017b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b9c  08007b9c  0002017c  2**0
                  CONTENTS
  4 .ARM          00000000  08007b9c  08007b9c  0002017c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007b9c  08007b9c  0002017c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b9c  08007b9c  00017b9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007ba0  08007ba0  00017ba0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000017c  20000000  08007ba4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000028b0  2000017c  08007d20  0002017c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002a2c  08007d20  00022a2c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001287a  00000000  00000000  000201a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002ddd  00000000  00000000  00032a1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c00  00000000  00000000  00035800  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a98  00000000  00000000  00036400  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016b65  00000000  00000000  00036e98  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d42c  00000000  00000000  0004d9fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007217f  00000000  00000000  0005ae29  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ccfa8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002eb0  00000000  00000000  000cd024  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000017c 	.word	0x2000017c
 8000128:	00000000 	.word	0x00000000
 800012c:	08007b18 	.word	0x08007b18

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000180 	.word	0x20000180
 8000148:	08007b18 	.word	0x08007b18

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	isReadyToSend = 0;
 8000152:	4b25      	ldr	r3, [pc, #148]	; (80001e8 <main+0x9c>)
 8000154:	2200      	movs	r2, #0
 8000156:	701a      	strb	r2, [r3, #0]
	isTransmited = 1;
 8000158:	4b24      	ldr	r3, [pc, #144]	; (80001ec <main+0xa0>)
 800015a:	2201      	movs	r2, #1
 800015c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800015e:	f000 fae9 	bl	8000734 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000162:	f000 f84b 	bl	80001fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000166:	f000 f903 	bl	8000370 <MX_GPIO_Init>
  MX_DMA_Init();
 800016a:	f000 f8e3 	bl	8000334 <MX_DMA_Init>
  MX_ADC1_Init();
 800016e:	f000 f8a3 	bl	80002b8 <MX_ADC1_Init>
  MX_USB_DEVICE_Init();
 8000172:	f006 fff5 	bl	8007160 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  //HAL_ADC_Start(&hadc1); //_DMA(&hadc1, &dataFromADC, TRACE_SIZE);
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&dataFromADC, TRACE_SIZE * 2);
 8000176:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800017a:	491d      	ldr	r1, [pc, #116]	; (80001f0 <main+0xa4>)
 800017c:	481d      	ldr	r0, [pc, #116]	; (80001f4 <main+0xa8>)
 800017e:	f000 fc13 	bl	80009a8 <HAL_ADC_Start_DMA>
		  HAL_ADC_PollForConversion(&hadc1, 0);
		  dataFromADC[i] = HAL_ADC_GetValue(&hadc1);
	  }
	  memcpy(&dataToTransmit, &dataFromADC, TRACE_SIZE * sizeof(uint16_t));
	  *///isReadyToSend = 1;
	  if(isReadyToSend == 1) {
 8000182:	4b19      	ldr	r3, [pc, #100]	; (80001e8 <main+0x9c>)
 8000184:	781b      	ldrb	r3, [r3, #0]
 8000186:	2b01      	cmp	r3, #1
 8000188:	d1fb      	bne.n	8000182 <main+0x36>
	  		  	  memcpy(dataToTransmit, &dataFromADC, TRACE_SIZE / 2);
	  		  	  while(CDC_Transmit_FS(dataToTransmit, TRACE_SIZE / 2) != USBD_OK);
	  		  }*/

	  		  //CDC_Transmit_FS(dataToTransmit, TRACE_SIZE);
		  	  uint16_t startSymbol = 0xFFFF;
 800018a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800018e:	80fb      	strh	r3, [r7, #6]
		  	 while(CDC_Transmit_FS((uint8_t*)&startSymbol, sizeof(uint16_t)) == USBD_BUSY);
 8000190:	bf00      	nop
 8000192:	1dbb      	adds	r3, r7, #6
 8000194:	2102      	movs	r1, #2
 8000196:	4618      	mov	r0, r3
 8000198:	f007 f8a0 	bl	80072dc <CDC_Transmit_FS>
 800019c:	4603      	mov	r3, r0
 800019e:	2b01      	cmp	r3, #1
 80001a0:	d0f7      	beq.n	8000192 <main+0x46>
	  		  //while(CDC_Transmit_FS((uint8_t*)&dataFromADC/*&dataToTransmit*/, TRACE_SIZE * sizeof(uint16_t)) == USBD_BUSY);
		  	 while(CDC_Transmit_FS((uint8_t*)&dataToTransmit, TRACE_SIZE * sizeof(uint16_t)) == USBD_BUSY);
 80001a2:	bf00      	nop
 80001a4:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80001a8:	4813      	ldr	r0, [pc, #76]	; (80001f8 <main+0xac>)
 80001aa:	f007 f897 	bl	80072dc <CDC_Transmit_FS>
 80001ae:	4603      	mov	r3, r0
 80001b0:	2b01      	cmp	r3, #1
 80001b2:	d0f7      	beq.n	80001a4 <main+0x58>
	  		  startSymbol = 0xFFFE;
 80001b4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80001b8:	80fb      	strh	r3, [r7, #6]
	  		 while(CDC_Transmit_FS((uint8_t*)&startSymbol, sizeof(uint16_t)) == USBD_BUSY);
 80001ba:	bf00      	nop
 80001bc:	1dbb      	adds	r3, r7, #6
 80001be:	2102      	movs	r1, #2
 80001c0:	4618      	mov	r0, r3
 80001c2:	f007 f88b 	bl	80072dc <CDC_Transmit_FS>
 80001c6:	4603      	mov	r3, r0
 80001c8:	2b01      	cmp	r3, #1
 80001ca:	d0f7      	beq.n	80001bc <main+0x70>
//HAL_Delay(500);
	  		  isReadyToSend = 0;
 80001cc:	4b06      	ldr	r3, [pc, #24]	; (80001e8 <main+0x9c>)
 80001ce:	2200      	movs	r2, #0
 80001d0:	701a      	strb	r2, [r3, #0]
	  		  //for (uint16_t i = 0; i < TRACE_SIZE * 2; i++) {
	  		//	  dataToTransmit[i] = 123;
	  		  //}
	  		  isTransmited = 1;
 80001d2:	4b06      	ldr	r3, [pc, #24]	; (80001ec <main+0xa0>)
 80001d4:	2201      	movs	r2, #1
 80001d6:	701a      	strb	r2, [r3, #0]
	  		  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&dataFromADC, TRACE_SIZE * 2);
 80001d8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80001dc:	4904      	ldr	r1, [pc, #16]	; (80001f0 <main+0xa4>)
 80001de:	4805      	ldr	r0, [pc, #20]	; (80001f4 <main+0xa8>)
 80001e0:	f000 fbe2 	bl	80009a8 <HAL_ADC_Start_DMA>
	  if(isReadyToSend == 1) {
 80001e4:	e7cd      	b.n	8000182 <main+0x36>
 80001e6:	bf00      	nop
 80001e8:	200003bc 	.word	0x200003bc
 80001ec:	200003f0 	.word	0x200003f0
 80001f0:	20000c08 	.word	0x20000c08
 80001f4:	200003c0 	.word	0x200003c0
 80001f8:	20000438 	.word	0x20000438

080001fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b094      	sub	sp, #80	; 0x50
 8000200:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000202:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000206:	2228      	movs	r2, #40	; 0x28
 8000208:	2100      	movs	r1, #0
 800020a:	4618      	mov	r0, r3
 800020c:	f007 fc7b 	bl	8007b06 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000210:	f107 0314 	add.w	r3, r7, #20
 8000214:	2200      	movs	r2, #0
 8000216:	601a      	str	r2, [r3, #0]
 8000218:	605a      	str	r2, [r3, #4]
 800021a:	609a      	str	r2, [r3, #8]
 800021c:	60da      	str	r2, [r3, #12]
 800021e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000220:	1d3b      	adds	r3, r7, #4
 8000222:	2200      	movs	r2, #0
 8000224:	601a      	str	r2, [r3, #0]
 8000226:	605a      	str	r2, [r3, #4]
 8000228:	609a      	str	r2, [r3, #8]
 800022a:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800022c:	2301      	movs	r3, #1
 800022e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000230:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000234:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000236:	2300      	movs	r3, #0
 8000238:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800023a:	2301      	movs	r3, #1
 800023c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800023e:	2302      	movs	r3, #2
 8000240:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000242:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000246:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000248:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800024c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800024e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000252:	4618      	mov	r0, r3
 8000254:	f002 fed2 	bl	8002ffc <HAL_RCC_OscConfig>
 8000258:	4603      	mov	r3, r0
 800025a:	2b00      	cmp	r3, #0
 800025c:	d001      	beq.n	8000262 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800025e:	f000 f901 	bl	8000464 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000262:	230f      	movs	r3, #15
 8000264:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000266:	2302      	movs	r3, #2
 8000268:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800026a:	2300      	movs	r3, #0
 800026c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800026e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000272:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000274:	2300      	movs	r3, #0
 8000276:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000278:	f107 0314 	add.w	r3, r7, #20
 800027c:	2101      	movs	r1, #1
 800027e:	4618      	mov	r0, r3
 8000280:	f003 f93c 	bl	80034fc <HAL_RCC_ClockConfig>
 8000284:	4603      	mov	r3, r0
 8000286:	2b00      	cmp	r3, #0
 8000288:	d001      	beq.n	800028e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800028a:	f000 f8eb 	bl	8000464 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800028e:	2312      	movs	r3, #18
 8000290:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8000292:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000296:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000298:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800029c:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800029e:	1d3b      	adds	r3, r7, #4
 80002a0:	4618      	mov	r0, r3
 80002a2:	f003 fa95 	bl	80037d0 <HAL_RCCEx_PeriphCLKConfig>
 80002a6:	4603      	mov	r3, r0
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d001      	beq.n	80002b0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80002ac:	f000 f8da 	bl	8000464 <Error_Handler>
  }
}
 80002b0:	bf00      	nop
 80002b2:	3750      	adds	r7, #80	; 0x50
 80002b4:	46bd      	mov	sp, r7
 80002b6:	bd80      	pop	{r7, pc}

080002b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b084      	sub	sp, #16
 80002bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002be:	1d3b      	adds	r3, r7, #4
 80002c0:	2200      	movs	r2, #0
 80002c2:	601a      	str	r2, [r3, #0]
 80002c4:	605a      	str	r2, [r3, #4]
 80002c6:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 80002c8:	4b18      	ldr	r3, [pc, #96]	; (800032c <MX_ADC1_Init+0x74>)
 80002ca:	4a19      	ldr	r2, [pc, #100]	; (8000330 <MX_ADC1_Init+0x78>)
 80002cc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80002ce:	4b17      	ldr	r3, [pc, #92]	; (800032c <MX_ADC1_Init+0x74>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80002d4:	4b15      	ldr	r3, [pc, #84]	; (800032c <MX_ADC1_Init+0x74>)
 80002d6:	2201      	movs	r2, #1
 80002d8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002da:	4b14      	ldr	r3, [pc, #80]	; (800032c <MX_ADC1_Init+0x74>)
 80002dc:	2200      	movs	r2, #0
 80002de:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80002e0:	4b12      	ldr	r3, [pc, #72]	; (800032c <MX_ADC1_Init+0x74>)
 80002e2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80002e6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002e8:	4b10      	ldr	r3, [pc, #64]	; (800032c <MX_ADC1_Init+0x74>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80002ee:	4b0f      	ldr	r3, [pc, #60]	; (800032c <MX_ADC1_Init+0x74>)
 80002f0:	2201      	movs	r2, #1
 80002f2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002f4:	480d      	ldr	r0, [pc, #52]	; (800032c <MX_ADC1_Init+0x74>)
 80002f6:	f000 fa7f 	bl	80007f8 <HAL_ADC_Init>
 80002fa:	4603      	mov	r3, r0
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d001      	beq.n	8000304 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000300:	f000 f8b0 	bl	8000464 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000304:	2300      	movs	r3, #0
 8000306:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000308:	2301      	movs	r3, #1
 800030a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800030c:	2300      	movs	r3, #0
 800030e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000310:	1d3b      	adds	r3, r7, #4
 8000312:	4619      	mov	r1, r3
 8000314:	4805      	ldr	r0, [pc, #20]	; (800032c <MX_ADC1_Init+0x74>)
 8000316:	f000 fc73 	bl	8000c00 <HAL_ADC_ConfigChannel>
 800031a:	4603      	mov	r3, r0
 800031c:	2b00      	cmp	r3, #0
 800031e:	d001      	beq.n	8000324 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000320:	f000 f8a0 	bl	8000464 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000324:	bf00      	nop
 8000326:	3710      	adds	r7, #16
 8000328:	46bd      	mov	sp, r7
 800032a:	bd80      	pop	{r7, pc}
 800032c:	200003c0 	.word	0x200003c0
 8000330:	40012400 	.word	0x40012400

08000334 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b082      	sub	sp, #8
 8000338:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800033a:	4b0c      	ldr	r3, [pc, #48]	; (800036c <MX_DMA_Init+0x38>)
 800033c:	695b      	ldr	r3, [r3, #20]
 800033e:	4a0b      	ldr	r2, [pc, #44]	; (800036c <MX_DMA_Init+0x38>)
 8000340:	f043 0301 	orr.w	r3, r3, #1
 8000344:	6153      	str	r3, [r2, #20]
 8000346:	4b09      	ldr	r3, [pc, #36]	; (800036c <MX_DMA_Init+0x38>)
 8000348:	695b      	ldr	r3, [r3, #20]
 800034a:	f003 0301 	and.w	r3, r3, #1
 800034e:	607b      	str	r3, [r7, #4]
 8000350:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000352:	2200      	movs	r2, #0
 8000354:	2100      	movs	r1, #0
 8000356:	200b      	movs	r0, #11
 8000358:	f000 ff13 	bl	8001182 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800035c:	200b      	movs	r0, #11
 800035e:	f000 ff2c 	bl	80011ba <HAL_NVIC_EnableIRQ>

}
 8000362:	bf00      	nop
 8000364:	3708      	adds	r7, #8
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	40021000 	.word	0x40021000

08000370 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000370:	b480      	push	{r7}
 8000372:	b085      	sub	sp, #20
 8000374:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000376:	4b14      	ldr	r3, [pc, #80]	; (80003c8 <MX_GPIO_Init+0x58>)
 8000378:	699b      	ldr	r3, [r3, #24]
 800037a:	4a13      	ldr	r2, [pc, #76]	; (80003c8 <MX_GPIO_Init+0x58>)
 800037c:	f043 0310 	orr.w	r3, r3, #16
 8000380:	6193      	str	r3, [r2, #24]
 8000382:	4b11      	ldr	r3, [pc, #68]	; (80003c8 <MX_GPIO_Init+0x58>)
 8000384:	699b      	ldr	r3, [r3, #24]
 8000386:	f003 0310 	and.w	r3, r3, #16
 800038a:	60fb      	str	r3, [r7, #12]
 800038c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800038e:	4b0e      	ldr	r3, [pc, #56]	; (80003c8 <MX_GPIO_Init+0x58>)
 8000390:	699b      	ldr	r3, [r3, #24]
 8000392:	4a0d      	ldr	r2, [pc, #52]	; (80003c8 <MX_GPIO_Init+0x58>)
 8000394:	f043 0320 	orr.w	r3, r3, #32
 8000398:	6193      	str	r3, [r2, #24]
 800039a:	4b0b      	ldr	r3, [pc, #44]	; (80003c8 <MX_GPIO_Init+0x58>)
 800039c:	699b      	ldr	r3, [r3, #24]
 800039e:	f003 0320 	and.w	r3, r3, #32
 80003a2:	60bb      	str	r3, [r7, #8]
 80003a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003a6:	4b08      	ldr	r3, [pc, #32]	; (80003c8 <MX_GPIO_Init+0x58>)
 80003a8:	699b      	ldr	r3, [r3, #24]
 80003aa:	4a07      	ldr	r2, [pc, #28]	; (80003c8 <MX_GPIO_Init+0x58>)
 80003ac:	f043 0304 	orr.w	r3, r3, #4
 80003b0:	6193      	str	r3, [r2, #24]
 80003b2:	4b05      	ldr	r3, [pc, #20]	; (80003c8 <MX_GPIO_Init+0x58>)
 80003b4:	699b      	ldr	r3, [r3, #24]
 80003b6:	f003 0304 	and.w	r3, r3, #4
 80003ba:	607b      	str	r3, [r7, #4]
 80003bc:	687b      	ldr	r3, [r7, #4]

}
 80003be:	bf00      	nop
 80003c0:	3714      	adds	r7, #20
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bc80      	pop	{r7}
 80003c6:	4770      	bx	lr
 80003c8:	40021000 	.word	0x40021000

080003cc <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b082      	sub	sp, #8
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
	//HAL_ADC_Stop_DMA(&hadc1);
	if (isTransmited == 1) {
 80003d4:	4b0b      	ldr	r3, [pc, #44]	; (8000404 <HAL_ADC_ConvCpltCallback+0x38>)
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	2b01      	cmp	r3, #1
 80003da:	d10e      	bne.n	80003fa <HAL_ADC_ConvCpltCallback+0x2e>
		memcpy(&dataToTransmit, &dataFromADC, TRACE_SIZE * sizeof(uint16_t));
 80003dc:	4a0a      	ldr	r2, [pc, #40]	; (8000408 <HAL_ADC_ConvCpltCallback+0x3c>)
 80003de:	4b0b      	ldr	r3, [pc, #44]	; (800040c <HAL_ADC_ConvCpltCallback+0x40>)
 80003e0:	4610      	mov	r0, r2
 80003e2:	4619      	mov	r1, r3
 80003e4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80003e8:	461a      	mov	r2, r3
 80003ea:	f007 fb81 	bl	8007af0 <memcpy>
		isReadyToSend = 1;
 80003ee:	4b08      	ldr	r3, [pc, #32]	; (8000410 <HAL_ADC_ConvCpltCallback+0x44>)
 80003f0:	2201      	movs	r2, #1
 80003f2:	701a      	strb	r2, [r3, #0]
		isTransmited = 0;
 80003f4:	4b03      	ldr	r3, [pc, #12]	; (8000404 <HAL_ADC_ConvCpltCallback+0x38>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	701a      	strb	r2, [r3, #0]
	}
}
 80003fa:	bf00      	nop
 80003fc:	3708      	adds	r7, #8
 80003fe:	46bd      	mov	sp, r7
 8000400:	bd80      	pop	{r7, pc}
 8000402:	bf00      	nop
 8000404:	200003f0 	.word	0x200003f0
 8000408:	20000438 	.word	0x20000438
 800040c:	20000c08 	.word	0x20000c08
 8000410:	200003bc 	.word	0x200003bc

08000414 <HAL_ADC_ConvHalfCpltCallback>:


void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b082      	sub	sp, #8
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop_DMA(&hadc1);
 800041c:	480c      	ldr	r0, [pc, #48]	; (8000450 <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 800041e:	f000 fba1 	bl	8000b64 <HAL_ADC_Stop_DMA>
	if (isTransmited == 1) {
 8000422:	4b0c      	ldr	r3, [pc, #48]	; (8000454 <HAL_ADC_ConvHalfCpltCallback+0x40>)
 8000424:	781b      	ldrb	r3, [r3, #0]
 8000426:	2b01      	cmp	r3, #1
 8000428:	d10e      	bne.n	8000448 <HAL_ADC_ConvHalfCpltCallback+0x34>
		memcpy(&dataToTransmit, &dataFromADC, TRACE_SIZE * sizeof(uint16_t));
 800042a:	4a0b      	ldr	r2, [pc, #44]	; (8000458 <HAL_ADC_ConvHalfCpltCallback+0x44>)
 800042c:	4b0b      	ldr	r3, [pc, #44]	; (800045c <HAL_ADC_ConvHalfCpltCallback+0x48>)
 800042e:	4610      	mov	r0, r2
 8000430:	4619      	mov	r1, r3
 8000432:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000436:	461a      	mov	r2, r3
 8000438:	f007 fb5a 	bl	8007af0 <memcpy>
		isReadyToSend = 1;
 800043c:	4b08      	ldr	r3, [pc, #32]	; (8000460 <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 800043e:	2201      	movs	r2, #1
 8000440:	701a      	strb	r2, [r3, #0]
		isTransmited = 0;
 8000442:	4b04      	ldr	r3, [pc, #16]	; (8000454 <HAL_ADC_ConvHalfCpltCallback+0x40>)
 8000444:	2200      	movs	r2, #0
 8000446:	701a      	strb	r2, [r3, #0]
	}
}
 8000448:	bf00      	nop
 800044a:	3708      	adds	r7, #8
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}
 8000450:	200003c0 	.word	0x200003c0
 8000454:	200003f0 	.word	0x200003f0
 8000458:	20000438 	.word	0x20000438
 800045c:	20000c08 	.word	0x20000c08
 8000460:	200003bc 	.word	0x200003bc

08000464 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000468:	bf00      	nop
 800046a:	46bd      	mov	sp, r7
 800046c:	bc80      	pop	{r7}
 800046e:	4770      	bx	lr

08000470 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b084      	sub	sp, #16
 8000474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000476:	4b27      	ldr	r3, [pc, #156]	; (8000514 <HAL_MspInit+0xa4>)
 8000478:	699b      	ldr	r3, [r3, #24]
 800047a:	4a26      	ldr	r2, [pc, #152]	; (8000514 <HAL_MspInit+0xa4>)
 800047c:	f043 0301 	orr.w	r3, r3, #1
 8000480:	6193      	str	r3, [r2, #24]
 8000482:	4b24      	ldr	r3, [pc, #144]	; (8000514 <HAL_MspInit+0xa4>)
 8000484:	699b      	ldr	r3, [r3, #24]
 8000486:	f003 0301 	and.w	r3, r3, #1
 800048a:	60bb      	str	r3, [r7, #8]
 800048c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800048e:	4b21      	ldr	r3, [pc, #132]	; (8000514 <HAL_MspInit+0xa4>)
 8000490:	69db      	ldr	r3, [r3, #28]
 8000492:	4a20      	ldr	r2, [pc, #128]	; (8000514 <HAL_MspInit+0xa4>)
 8000494:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000498:	61d3      	str	r3, [r2, #28]
 800049a:	4b1e      	ldr	r3, [pc, #120]	; (8000514 <HAL_MspInit+0xa4>)
 800049c:	69db      	ldr	r3, [r3, #28]
 800049e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004a2:	607b      	str	r3, [r7, #4]
 80004a4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 80004a6:	2200      	movs	r2, #0
 80004a8:	2101      	movs	r1, #1
 80004aa:	f06f 000b 	mvn.w	r0, #11
 80004ae:	f000 fe68 	bl	8001182 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 80004b2:	2200      	movs	r2, #0
 80004b4:	2101      	movs	r1, #1
 80004b6:	f06f 000a 	mvn.w	r0, #10
 80004ba:	f000 fe62 	bl	8001182 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 80004be:	2200      	movs	r2, #0
 80004c0:	2101      	movs	r1, #1
 80004c2:	f06f 0009 	mvn.w	r0, #9
 80004c6:	f000 fe5c 	bl	8001182 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 80004ca:	2200      	movs	r2, #0
 80004cc:	2101      	movs	r1, #1
 80004ce:	f06f 0004 	mvn.w	r0, #4
 80004d2:	f000 fe56 	bl	8001182 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
 80004d6:	2200      	movs	r2, #0
 80004d8:	2101      	movs	r1, #1
 80004da:	f06f 0003 	mvn.w	r0, #3
 80004de:	f000 fe50 	bl	8001182 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 80004e2:	2200      	movs	r2, #0
 80004e4:	2101      	movs	r1, #1
 80004e6:	f06f 0001 	mvn.w	r0, #1
 80004ea:	f000 fe4a 	bl	8001182 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004ee:	4b0a      	ldr	r3, [pc, #40]	; (8000518 <HAL_MspInit+0xa8>)
 80004f0:	685b      	ldr	r3, [r3, #4]
 80004f2:	60fb      	str	r3, [r7, #12]
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004fa:	60fb      	str	r3, [r7, #12]
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000502:	60fb      	str	r3, [r7, #12]
 8000504:	4a04      	ldr	r2, [pc, #16]	; (8000518 <HAL_MspInit+0xa8>)
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800050a:	bf00      	nop
 800050c:	3710      	adds	r7, #16
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	40021000 	.word	0x40021000
 8000518:	40010000 	.word	0x40010000

0800051c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b088      	sub	sp, #32
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000524:	f107 0310 	add.w	r3, r7, #16
 8000528:	2200      	movs	r2, #0
 800052a:	601a      	str	r2, [r3, #0]
 800052c:	605a      	str	r2, [r3, #4]
 800052e:	609a      	str	r2, [r3, #8]
 8000530:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	4a29      	ldr	r2, [pc, #164]	; (80005dc <HAL_ADC_MspInit+0xc0>)
 8000538:	4293      	cmp	r3, r2
 800053a:	d14a      	bne.n	80005d2 <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800053c:	4b28      	ldr	r3, [pc, #160]	; (80005e0 <HAL_ADC_MspInit+0xc4>)
 800053e:	699b      	ldr	r3, [r3, #24]
 8000540:	4a27      	ldr	r2, [pc, #156]	; (80005e0 <HAL_ADC_MspInit+0xc4>)
 8000542:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000546:	6193      	str	r3, [r2, #24]
 8000548:	4b25      	ldr	r3, [pc, #148]	; (80005e0 <HAL_ADC_MspInit+0xc4>)
 800054a:	699b      	ldr	r3, [r3, #24]
 800054c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000550:	60fb      	str	r3, [r7, #12]
 8000552:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000554:	4b22      	ldr	r3, [pc, #136]	; (80005e0 <HAL_ADC_MspInit+0xc4>)
 8000556:	699b      	ldr	r3, [r3, #24]
 8000558:	4a21      	ldr	r2, [pc, #132]	; (80005e0 <HAL_ADC_MspInit+0xc4>)
 800055a:	f043 0304 	orr.w	r3, r3, #4
 800055e:	6193      	str	r3, [r2, #24]
 8000560:	4b1f      	ldr	r3, [pc, #124]	; (80005e0 <HAL_ADC_MspInit+0xc4>)
 8000562:	699b      	ldr	r3, [r3, #24]
 8000564:	f003 0304 	and.w	r3, r3, #4
 8000568:	60bb      	str	r3, [r7, #8]
 800056a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800056c:	2301      	movs	r3, #1
 800056e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000570:	2303      	movs	r3, #3
 8000572:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000574:	f107 0310 	add.w	r3, r7, #16
 8000578:	4619      	mov	r1, r3
 800057a:	481a      	ldr	r0, [pc, #104]	; (80005e4 <HAL_ADC_MspInit+0xc8>)
 800057c:	f001 f860 	bl	8001640 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000580:	4b19      	ldr	r3, [pc, #100]	; (80005e8 <HAL_ADC_MspInit+0xcc>)
 8000582:	4a1a      	ldr	r2, [pc, #104]	; (80005ec <HAL_ADC_MspInit+0xd0>)
 8000584:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000586:	4b18      	ldr	r3, [pc, #96]	; (80005e8 <HAL_ADC_MspInit+0xcc>)
 8000588:	2200      	movs	r2, #0
 800058a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800058c:	4b16      	ldr	r3, [pc, #88]	; (80005e8 <HAL_ADC_MspInit+0xcc>)
 800058e:	2200      	movs	r2, #0
 8000590:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000592:	4b15      	ldr	r3, [pc, #84]	; (80005e8 <HAL_ADC_MspInit+0xcc>)
 8000594:	2280      	movs	r2, #128	; 0x80
 8000596:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000598:	4b13      	ldr	r3, [pc, #76]	; (80005e8 <HAL_ADC_MspInit+0xcc>)
 800059a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800059e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80005a0:	4b11      	ldr	r3, [pc, #68]	; (80005e8 <HAL_ADC_MspInit+0xcc>)
 80005a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80005a6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80005a8:	4b0f      	ldr	r3, [pc, #60]	; (80005e8 <HAL_ADC_MspInit+0xcc>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80005ae:	4b0e      	ldr	r3, [pc, #56]	; (80005e8 <HAL_ADC_MspInit+0xcc>)
 80005b0:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80005b4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80005b6:	480c      	ldr	r0, [pc, #48]	; (80005e8 <HAL_ADC_MspInit+0xcc>)
 80005b8:	f000 fe1a 	bl	80011f0 <HAL_DMA_Init>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d001      	beq.n	80005c6 <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 80005c2:	f7ff ff4f 	bl	8000464 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	4a07      	ldr	r2, [pc, #28]	; (80005e8 <HAL_ADC_MspInit+0xcc>)
 80005ca:	621a      	str	r2, [r3, #32]
 80005cc:	4a06      	ldr	r2, [pc, #24]	; (80005e8 <HAL_ADC_MspInit+0xcc>)
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80005d2:	bf00      	nop
 80005d4:	3720      	adds	r7, #32
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	40012400 	.word	0x40012400
 80005e0:	40021000 	.word	0x40021000
 80005e4:	40010800 	.word	0x40010800
 80005e8:	200003f4 	.word	0x200003f4
 80005ec:	40020008 	.word	0x40020008

080005f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80005f4:	bf00      	nop
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bc80      	pop	{r7}
 80005fa:	4770      	bx	lr

080005fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000600:	e7fe      	b.n	8000600 <HardFault_Handler+0x4>

08000602 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000602:	b480      	push	{r7}
 8000604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000606:	e7fe      	b.n	8000606 <MemManage_Handler+0x4>

08000608 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800060c:	e7fe      	b.n	800060c <BusFault_Handler+0x4>

0800060e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800060e:	b480      	push	{r7}
 8000610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000612:	e7fe      	b.n	8000612 <UsageFault_Handler+0x4>

08000614 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000618:	bf00      	nop
 800061a:	46bd      	mov	sp, r7
 800061c:	bc80      	pop	{r7}
 800061e:	4770      	bx	lr

08000620 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000624:	bf00      	nop
 8000626:	46bd      	mov	sp, r7
 8000628:	bc80      	pop	{r7}
 800062a:	4770      	bx	lr

0800062c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000630:	bf00      	nop
 8000632:	46bd      	mov	sp, r7
 8000634:	bc80      	pop	{r7}
 8000636:	4770      	bx	lr

08000638 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800063c:	f000 f8c0 	bl	80007c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000640:	bf00      	nop
 8000642:	bd80      	pop	{r7, pc}

08000644 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000648:	4802      	ldr	r0, [pc, #8]	; (8000654 <DMA1_Channel1_IRQHandler+0x10>)
 800064a:	f000 fec5 	bl	80013d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800064e:	bf00      	nop
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	200003f4 	.word	0x200003f4

08000658 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800065c:	4802      	ldr	r0, [pc, #8]	; (8000668 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 800065e:	f001 fa7a 	bl	8001b56 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8000662:	bf00      	nop
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	20002740 	.word	0x20002740

0800066c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000670:	4802      	ldr	r0, [pc, #8]	; (800067c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000672:	f001 fa70 	bl	8001b56 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000676:	bf00      	nop
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	20002740 	.word	0x20002740

08000680 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000684:	4b15      	ldr	r3, [pc, #84]	; (80006dc <SystemInit+0x5c>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a14      	ldr	r2, [pc, #80]	; (80006dc <SystemInit+0x5c>)
 800068a:	f043 0301 	orr.w	r3, r3, #1
 800068e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000690:	4b12      	ldr	r3, [pc, #72]	; (80006dc <SystemInit+0x5c>)
 8000692:	685a      	ldr	r2, [r3, #4]
 8000694:	4911      	ldr	r1, [pc, #68]	; (80006dc <SystemInit+0x5c>)
 8000696:	4b12      	ldr	r3, [pc, #72]	; (80006e0 <SystemInit+0x60>)
 8000698:	4013      	ands	r3, r2
 800069a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800069c:	4b0f      	ldr	r3, [pc, #60]	; (80006dc <SystemInit+0x5c>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a0e      	ldr	r2, [pc, #56]	; (80006dc <SystemInit+0x5c>)
 80006a2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80006a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80006aa:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006ac:	4b0b      	ldr	r3, [pc, #44]	; (80006dc <SystemInit+0x5c>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a0a      	ldr	r2, [pc, #40]	; (80006dc <SystemInit+0x5c>)
 80006b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006b6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80006b8:	4b08      	ldr	r3, [pc, #32]	; (80006dc <SystemInit+0x5c>)
 80006ba:	685b      	ldr	r3, [r3, #4]
 80006bc:	4a07      	ldr	r2, [pc, #28]	; (80006dc <SystemInit+0x5c>)
 80006be:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80006c2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80006c4:	4b05      	ldr	r3, [pc, #20]	; (80006dc <SystemInit+0x5c>)
 80006c6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80006ca:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80006cc:	4b05      	ldr	r3, [pc, #20]	; (80006e4 <SystemInit+0x64>)
 80006ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80006d2:	609a      	str	r2, [r3, #8]
#endif 
}
 80006d4:	bf00      	nop
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bc80      	pop	{r7}
 80006da:	4770      	bx	lr
 80006dc:	40021000 	.word	0x40021000
 80006e0:	f8ff0000 	.word	0xf8ff0000
 80006e4:	e000ed00 	.word	0xe000ed00

080006e8 <Reset_Handler>:
  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */  movs r1, #0
 80006e8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80006ea:	e003      	b.n	80006f4 <LoopCopyDataInit>

080006ec <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80006ec:	4b0b      	ldr	r3, [pc, #44]	; (800071c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80006ee:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80006f0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80006f2:	3104      	adds	r1, #4

080006f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80006f4:	480a      	ldr	r0, [pc, #40]	; (8000720 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80006f6:	4b0b      	ldr	r3, [pc, #44]	; (8000724 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80006f8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80006fa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80006fc:	d3f6      	bcc.n	80006ec <CopyDataInit>
  ldr r2, =_sbss
 80006fe:	4a0a      	ldr	r2, [pc, #40]	; (8000728 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000700:	e002      	b.n	8000708 <LoopFillZerobss>

08000702 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000702:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000704:	f842 3b04 	str.w	r3, [r2], #4

08000708 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000708:	4b08      	ldr	r3, [pc, #32]	; (800072c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800070a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800070c:	d3f9      	bcc.n	8000702 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800070e:	f7ff ffb7 	bl	8000680 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000712:	f007 f9c9 	bl	8007aa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000716:	f7ff fd19 	bl	800014c <main>
  bx lr
 800071a:	4770      	bx	lr
  ldr r3, =_sidata
 800071c:	08007ba4 	.word	0x08007ba4
  ldr r0, =_sdata
 8000720:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000724:	2000017c 	.word	0x2000017c
  ldr r2, =_sbss
 8000728:	2000017c 	.word	0x2000017c
  ldr r3, = _ebss
 800072c:	20002a2c 	.word	0x20002a2c

08000730 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000730:	e7fe      	b.n	8000730 <ADC1_2_IRQHandler>
	...

08000734 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000738:	4b08      	ldr	r3, [pc, #32]	; (800075c <HAL_Init+0x28>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a07      	ldr	r2, [pc, #28]	; (800075c <HAL_Init+0x28>)
 800073e:	f043 0310 	orr.w	r3, r3, #16
 8000742:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000744:	2003      	movs	r0, #3
 8000746:	f000 fd11 	bl	800116c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800074a:	2001      	movs	r0, #1
 800074c:	f000 f808 	bl	8000760 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000750:	f7ff fe8e 	bl	8000470 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000754:	2300      	movs	r3, #0
}
 8000756:	4618      	mov	r0, r3
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	40022000 	.word	0x40022000

08000760 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000768:	4b12      	ldr	r3, [pc, #72]	; (80007b4 <HAL_InitTick+0x54>)
 800076a:	681a      	ldr	r2, [r3, #0]
 800076c:	4b12      	ldr	r3, [pc, #72]	; (80007b8 <HAL_InitTick+0x58>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	4619      	mov	r1, r3
 8000772:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000776:	fbb3 f3f1 	udiv	r3, r3, r1
 800077a:	fbb2 f3f3 	udiv	r3, r2, r3
 800077e:	4618      	mov	r0, r3
 8000780:	f000 fd29 	bl	80011d6 <HAL_SYSTICK_Config>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
 800078c:	e00e      	b.n	80007ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	2b0f      	cmp	r3, #15
 8000792:	d80a      	bhi.n	80007aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000794:	2200      	movs	r2, #0
 8000796:	6879      	ldr	r1, [r7, #4]
 8000798:	f04f 30ff 	mov.w	r0, #4294967295
 800079c:	f000 fcf1 	bl	8001182 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007a0:	4a06      	ldr	r2, [pc, #24]	; (80007bc <HAL_InitTick+0x5c>)
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007a6:	2300      	movs	r3, #0
 80007a8:	e000      	b.n	80007ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007aa:	2301      	movs	r3, #1
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	3708      	adds	r7, #8
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	20000000 	.word	0x20000000
 80007b8:	20000008 	.word	0x20000008
 80007bc:	20000004 	.word	0x20000004

080007c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007c4:	4b05      	ldr	r3, [pc, #20]	; (80007dc <HAL_IncTick+0x1c>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	461a      	mov	r2, r3
 80007ca:	4b05      	ldr	r3, [pc, #20]	; (80007e0 <HAL_IncTick+0x20>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4413      	add	r3, r2
 80007d0:	4a03      	ldr	r2, [pc, #12]	; (80007e0 <HAL_IncTick+0x20>)
 80007d2:	6013      	str	r3, [r2, #0]
}
 80007d4:	bf00      	nop
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bc80      	pop	{r7}
 80007da:	4770      	bx	lr
 80007dc:	20000008 	.word	0x20000008
 80007e0:	20001ba8 	.word	0x20001ba8

080007e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  return uwTick;
 80007e8:	4b02      	ldr	r3, [pc, #8]	; (80007f4 <HAL_GetTick+0x10>)
 80007ea:	681b      	ldr	r3, [r3, #0]
}
 80007ec:	4618      	mov	r0, r3
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bc80      	pop	{r7}
 80007f2:	4770      	bx	lr
 80007f4:	20001ba8 	.word	0x20001ba8

080007f8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b086      	sub	sp, #24
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000800:	2300      	movs	r3, #0
 8000802:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000804:	2300      	movs	r3, #0
 8000806:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000808:	2300      	movs	r3, #0
 800080a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800080c:	2300      	movs	r3, #0
 800080e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d101      	bne.n	800081a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000816:	2301      	movs	r3, #1
 8000818:	e0be      	b.n	8000998 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	689b      	ldr	r3, [r3, #8]
 800081e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000824:	2b00      	cmp	r3, #0
 8000826:	d109      	bne.n	800083c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	2200      	movs	r2, #0
 800082c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	2200      	movs	r2, #0
 8000832:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f7ff fe70 	bl	800051c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800083c:	6878      	ldr	r0, [r7, #4]
 800083e:	f000 fb29 	bl	8000e94 <ADC_ConversionStop_Disable>
 8000842:	4603      	mov	r3, r0
 8000844:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800084a:	f003 0310 	and.w	r3, r3, #16
 800084e:	2b00      	cmp	r3, #0
 8000850:	f040 8099 	bne.w	8000986 <HAL_ADC_Init+0x18e>
 8000854:	7dfb      	ldrb	r3, [r7, #23]
 8000856:	2b00      	cmp	r3, #0
 8000858:	f040 8095 	bne.w	8000986 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000860:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000864:	f023 0302 	bic.w	r3, r3, #2
 8000868:	f043 0202 	orr.w	r2, r3, #2
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000878:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	7b1b      	ldrb	r3, [r3, #12]
 800087e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000880:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000882:	68ba      	ldr	r2, [r7, #8]
 8000884:	4313      	orrs	r3, r2
 8000886:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	689b      	ldr	r3, [r3, #8]
 800088c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000890:	d003      	beq.n	800089a <HAL_ADC_Init+0xa2>
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	689b      	ldr	r3, [r3, #8]
 8000896:	2b01      	cmp	r3, #1
 8000898:	d102      	bne.n	80008a0 <HAL_ADC_Init+0xa8>
 800089a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800089e:	e000      	b.n	80008a2 <HAL_ADC_Init+0xaa>
 80008a0:	2300      	movs	r3, #0
 80008a2:	693a      	ldr	r2, [r7, #16]
 80008a4:	4313      	orrs	r3, r2
 80008a6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	7d1b      	ldrb	r3, [r3, #20]
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d119      	bne.n	80008e4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	7b1b      	ldrb	r3, [r3, #12]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d109      	bne.n	80008cc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	699b      	ldr	r3, [r3, #24]
 80008bc:	3b01      	subs	r3, #1
 80008be:	035a      	lsls	r2, r3, #13
 80008c0:	693b      	ldr	r3, [r7, #16]
 80008c2:	4313      	orrs	r3, r2
 80008c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80008c8:	613b      	str	r3, [r7, #16]
 80008ca:	e00b      	b.n	80008e4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008d0:	f043 0220 	orr.w	r2, r3, #32
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008dc:	f043 0201 	orr.w	r2, r3, #1
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	685b      	ldr	r3, [r3, #4]
 80008ea:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	693a      	ldr	r2, [r7, #16]
 80008f4:	430a      	orrs	r2, r1
 80008f6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	689a      	ldr	r2, [r3, #8]
 80008fe:	4b28      	ldr	r3, [pc, #160]	; (80009a0 <HAL_ADC_Init+0x1a8>)
 8000900:	4013      	ands	r3, r2
 8000902:	687a      	ldr	r2, [r7, #4]
 8000904:	6812      	ldr	r2, [r2, #0]
 8000906:	68b9      	ldr	r1, [r7, #8]
 8000908:	430b      	orrs	r3, r1
 800090a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	689b      	ldr	r3, [r3, #8]
 8000910:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000914:	d003      	beq.n	800091e <HAL_ADC_Init+0x126>
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	689b      	ldr	r3, [r3, #8]
 800091a:	2b01      	cmp	r3, #1
 800091c:	d104      	bne.n	8000928 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	691b      	ldr	r3, [r3, #16]
 8000922:	3b01      	subs	r3, #1
 8000924:	051b      	lsls	r3, r3, #20
 8000926:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800092e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	68fa      	ldr	r2, [r7, #12]
 8000938:	430a      	orrs	r2, r1
 800093a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	689a      	ldr	r2, [r3, #8]
 8000942:	4b18      	ldr	r3, [pc, #96]	; (80009a4 <HAL_ADC_Init+0x1ac>)
 8000944:	4013      	ands	r3, r2
 8000946:	68ba      	ldr	r2, [r7, #8]
 8000948:	429a      	cmp	r2, r3
 800094a:	d10b      	bne.n	8000964 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2200      	movs	r2, #0
 8000950:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000956:	f023 0303 	bic.w	r3, r3, #3
 800095a:	f043 0201 	orr.w	r2, r3, #1
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000962:	e018      	b.n	8000996 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000968:	f023 0312 	bic.w	r3, r3, #18
 800096c:	f043 0210 	orr.w	r2, r3, #16
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000978:	f043 0201 	orr.w	r2, r3, #1
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000980:	2301      	movs	r3, #1
 8000982:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000984:	e007      	b.n	8000996 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800098a:	f043 0210 	orr.w	r2, r3, #16
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000992:	2301      	movs	r3, #1
 8000994:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000996:	7dfb      	ldrb	r3, [r7, #23]
}
 8000998:	4618      	mov	r0, r3
 800099a:	3718      	adds	r7, #24
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	ffe1f7fd 	.word	0xffe1f7fd
 80009a4:	ff1f0efe 	.word	0xff1f0efe

080009a8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b086      	sub	sp, #24
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	60f8      	str	r0, [r7, #12]
 80009b0:	60b9      	str	r1, [r7, #8]
 80009b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009b4:	2300      	movs	r3, #0
 80009b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a64      	ldr	r2, [pc, #400]	; (8000b50 <HAL_ADC_Start_DMA+0x1a8>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d004      	beq.n	80009cc <HAL_ADC_Start_DMA+0x24>
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4a63      	ldr	r2, [pc, #396]	; (8000b54 <HAL_ADC_Start_DMA+0x1ac>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d106      	bne.n	80009da <HAL_ADC_Start_DMA+0x32>
 80009cc:	4b60      	ldr	r3, [pc, #384]	; (8000b50 <HAL_ADC_Start_DMA+0x1a8>)
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	f040 80b3 	bne.w	8000b40 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d101      	bne.n	80009e8 <HAL_ADC_Start_DMA+0x40>
 80009e4:	2302      	movs	r3, #2
 80009e6:	e0ae      	b.n	8000b46 <HAL_ADC_Start_DMA+0x19e>
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	2201      	movs	r2, #1
 80009ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80009f0:	68f8      	ldr	r0, [r7, #12]
 80009f2:	f000 f9fd 	bl	8000df0 <ADC_Enable>
 80009f6:	4603      	mov	r3, r0
 80009f8:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80009fa:	7dfb      	ldrb	r3, [r7, #23]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	f040 809a 	bne.w	8000b36 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a06:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000a0a:	f023 0301 	bic.w	r3, r3, #1
 8000a0e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a4e      	ldr	r2, [pc, #312]	; (8000b54 <HAL_ADC_Start_DMA+0x1ac>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d105      	bne.n	8000a2c <HAL_ADC_Start_DMA+0x84>
 8000a20:	4b4b      	ldr	r3, [pc, #300]	; (8000b50 <HAL_ADC_Start_DMA+0x1a8>)
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d115      	bne.n	8000a58 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a30:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d026      	beq.n	8000a94 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a4a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000a4e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000a56:	e01d      	b.n	8000a94 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a5c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a39      	ldr	r2, [pc, #228]	; (8000b50 <HAL_ADC_Start_DMA+0x1a8>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d004      	beq.n	8000a78 <HAL_ADC_Start_DMA+0xd0>
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4a38      	ldr	r2, [pc, #224]	; (8000b54 <HAL_ADC_Start_DMA+0x1ac>)
 8000a74:	4293      	cmp	r3, r2
 8000a76:	d10d      	bne.n	8000a94 <HAL_ADC_Start_DMA+0xec>
 8000a78:	4b35      	ldr	r3, [pc, #212]	; (8000b50 <HAL_ADC_Start_DMA+0x1a8>)
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d007      	beq.n	8000a94 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a88:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000a8c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a98:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d006      	beq.n	8000aae <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aa4:	f023 0206 	bic.w	r2, r3, #6
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	62da      	str	r2, [r3, #44]	; 0x2c
 8000aac:	e002      	b.n	8000ab4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	6a1b      	ldr	r3, [r3, #32]
 8000ac0:	4a25      	ldr	r2, [pc, #148]	; (8000b58 <HAL_ADC_Start_DMA+0x1b0>)
 8000ac2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	6a1b      	ldr	r3, [r3, #32]
 8000ac8:	4a24      	ldr	r2, [pc, #144]	; (8000b5c <HAL_ADC_Start_DMA+0x1b4>)
 8000aca:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	6a1b      	ldr	r3, [r3, #32]
 8000ad0:	4a23      	ldr	r2, [pc, #140]	; (8000b60 <HAL_ADC_Start_DMA+0x1b8>)
 8000ad2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	f06f 0202 	mvn.w	r2, #2
 8000adc:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	689a      	ldr	r2, [r3, #8]
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000aec:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	6a18      	ldr	r0, [r3, #32]
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	334c      	adds	r3, #76	; 0x4c
 8000af8:	4619      	mov	r1, r3
 8000afa:	68ba      	ldr	r2, [r7, #8]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	f000 fbd1 	bl	80012a4 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	689b      	ldr	r3, [r3, #8]
 8000b08:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000b0c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000b10:	d108      	bne.n	8000b24 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	689a      	ldr	r2, [r3, #8]
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000b20:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000b22:	e00f      	b.n	8000b44 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	689a      	ldr	r2, [r3, #8]
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000b32:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000b34:	e006      	b.n	8000b44 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8000b3e:	e001      	b.n	8000b44 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000b40:	2301      	movs	r3, #1
 8000b42:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000b44:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3718      	adds	r7, #24
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	40012400 	.word	0x40012400
 8000b54:	40012800 	.word	0x40012800
 8000b58:	08000f09 	.word	0x08000f09
 8000b5c:	08000f85 	.word	0x08000f85
 8000b60:	08000fa1 	.word	0x08000fa1

08000b64 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b084      	sub	sp, #16
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d101      	bne.n	8000b7e <HAL_ADC_Stop_DMA+0x1a>
 8000b7a:	2302      	movs	r3, #2
 8000b7c:	e033      	b.n	8000be6 <HAL_ADC_Stop_DMA+0x82>
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2201      	movs	r2, #1
 8000b82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000b86:	6878      	ldr	r0, [r7, #4]
 8000b88:	f000 f984 	bl	8000e94 <ADC_ConversionStop_Disable>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8000b90:	7bfb      	ldrb	r3, [r7, #15]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d122      	bne.n	8000bdc <HAL_ADC_Stop_DMA+0x78>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	689a      	ldr	r2, [r3, #8]
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000ba4:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	6a1b      	ldr	r3, [r3, #32]
 8000baa:	4618      	mov	r0, r3
 8000bac:	f000 fbd9 	bl	8001362 <HAL_DMA_Abort>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	73fb      	strb	r3, [r7, #15]
    
    /* Check if DMA channel effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8000bb4:	7bfb      	ldrb	r3, [r7, #15]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d10a      	bne.n	8000bd0 <HAL_ADC_Stop_DMA+0x6c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bbe:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000bc2:	f023 0301 	bic.w	r3, r3, #1
 8000bc6:	f043 0201 	orr.w	r2, r3, #1
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	629a      	str	r2, [r3, #40]	; 0x28
 8000bce:	e005      	b.n	8000bdc <HAL_ADC_Stop_DMA+0x78>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bd4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2200      	movs	r2, #0
 8000be0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8000be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	3710      	adds	r7, #16
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}

08000bee <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	b083      	sub	sp, #12
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000bf6:	bf00      	nop
 8000bf8:	370c      	adds	r7, #12
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bc80      	pop	{r7}
 8000bfe:	4770      	bx	lr

08000c00 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000c00:	b480      	push	{r7}
 8000c02:	b085      	sub	sp, #20
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d101      	bne.n	8000c20 <HAL_ADC_ConfigChannel+0x20>
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	e0dc      	b.n	8000dda <HAL_ADC_ConfigChannel+0x1da>
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2201      	movs	r2, #1
 8000c24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	2b06      	cmp	r3, #6
 8000c2e:	d81c      	bhi.n	8000c6a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	685a      	ldr	r2, [r3, #4]
 8000c3a:	4613      	mov	r3, r2
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	4413      	add	r3, r2
 8000c40:	3b05      	subs	r3, #5
 8000c42:	221f      	movs	r2, #31
 8000c44:	fa02 f303 	lsl.w	r3, r2, r3
 8000c48:	43db      	mvns	r3, r3
 8000c4a:	4019      	ands	r1, r3
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	6818      	ldr	r0, [r3, #0]
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	685a      	ldr	r2, [r3, #4]
 8000c54:	4613      	mov	r3, r2
 8000c56:	009b      	lsls	r3, r3, #2
 8000c58:	4413      	add	r3, r2
 8000c5a:	3b05      	subs	r3, #5
 8000c5c:	fa00 f203 	lsl.w	r2, r0, r3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	430a      	orrs	r2, r1
 8000c66:	635a      	str	r2, [r3, #52]	; 0x34
 8000c68:	e03c      	b.n	8000ce4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	2b0c      	cmp	r3, #12
 8000c70:	d81c      	bhi.n	8000cac <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	685a      	ldr	r2, [r3, #4]
 8000c7c:	4613      	mov	r3, r2
 8000c7e:	009b      	lsls	r3, r3, #2
 8000c80:	4413      	add	r3, r2
 8000c82:	3b23      	subs	r3, #35	; 0x23
 8000c84:	221f      	movs	r2, #31
 8000c86:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8a:	43db      	mvns	r3, r3
 8000c8c:	4019      	ands	r1, r3
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	6818      	ldr	r0, [r3, #0]
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	685a      	ldr	r2, [r3, #4]
 8000c96:	4613      	mov	r3, r2
 8000c98:	009b      	lsls	r3, r3, #2
 8000c9a:	4413      	add	r3, r2
 8000c9c:	3b23      	subs	r3, #35	; 0x23
 8000c9e:	fa00 f203 	lsl.w	r2, r0, r3
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	430a      	orrs	r2, r1
 8000ca8:	631a      	str	r2, [r3, #48]	; 0x30
 8000caa:	e01b      	b.n	8000ce4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	685a      	ldr	r2, [r3, #4]
 8000cb6:	4613      	mov	r3, r2
 8000cb8:	009b      	lsls	r3, r3, #2
 8000cba:	4413      	add	r3, r2
 8000cbc:	3b41      	subs	r3, #65	; 0x41
 8000cbe:	221f      	movs	r2, #31
 8000cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc4:	43db      	mvns	r3, r3
 8000cc6:	4019      	ands	r1, r3
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	6818      	ldr	r0, [r3, #0]
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	685a      	ldr	r2, [r3, #4]
 8000cd0:	4613      	mov	r3, r2
 8000cd2:	009b      	lsls	r3, r3, #2
 8000cd4:	4413      	add	r3, r2
 8000cd6:	3b41      	subs	r3, #65	; 0x41
 8000cd8:	fa00 f203 	lsl.w	r2, r0, r3
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	430a      	orrs	r2, r1
 8000ce2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	2b09      	cmp	r3, #9
 8000cea:	d91c      	bls.n	8000d26 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	68d9      	ldr	r1, [r3, #12]
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	681a      	ldr	r2, [r3, #0]
 8000cf6:	4613      	mov	r3, r2
 8000cf8:	005b      	lsls	r3, r3, #1
 8000cfa:	4413      	add	r3, r2
 8000cfc:	3b1e      	subs	r3, #30
 8000cfe:	2207      	movs	r2, #7
 8000d00:	fa02 f303 	lsl.w	r3, r2, r3
 8000d04:	43db      	mvns	r3, r3
 8000d06:	4019      	ands	r1, r3
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	6898      	ldr	r0, [r3, #8]
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	4613      	mov	r3, r2
 8000d12:	005b      	lsls	r3, r3, #1
 8000d14:	4413      	add	r3, r2
 8000d16:	3b1e      	subs	r3, #30
 8000d18:	fa00 f203 	lsl.w	r2, r0, r3
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	430a      	orrs	r2, r1
 8000d22:	60da      	str	r2, [r3, #12]
 8000d24:	e019      	b.n	8000d5a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	6919      	ldr	r1, [r3, #16]
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	4613      	mov	r3, r2
 8000d32:	005b      	lsls	r3, r3, #1
 8000d34:	4413      	add	r3, r2
 8000d36:	2207      	movs	r2, #7
 8000d38:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3c:	43db      	mvns	r3, r3
 8000d3e:	4019      	ands	r1, r3
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	6898      	ldr	r0, [r3, #8]
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	4613      	mov	r3, r2
 8000d4a:	005b      	lsls	r3, r3, #1
 8000d4c:	4413      	add	r3, r2
 8000d4e:	fa00 f203 	lsl.w	r2, r0, r3
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	430a      	orrs	r2, r1
 8000d58:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	2b10      	cmp	r3, #16
 8000d60:	d003      	beq.n	8000d6a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000d66:	2b11      	cmp	r3, #17
 8000d68:	d132      	bne.n	8000dd0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a1d      	ldr	r2, [pc, #116]	; (8000de4 <HAL_ADC_ConfigChannel+0x1e4>)
 8000d70:	4293      	cmp	r3, r2
 8000d72:	d125      	bne.n	8000dc0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	689b      	ldr	r3, [r3, #8]
 8000d7a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d126      	bne.n	8000dd0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	689a      	ldr	r2, [r3, #8]
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000d90:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2b10      	cmp	r3, #16
 8000d98:	d11a      	bne.n	8000dd0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000d9a:	4b13      	ldr	r3, [pc, #76]	; (8000de8 <HAL_ADC_ConfigChannel+0x1e8>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a13      	ldr	r2, [pc, #76]	; (8000dec <HAL_ADC_ConfigChannel+0x1ec>)
 8000da0:	fba2 2303 	umull	r2, r3, r2, r3
 8000da4:	0c9a      	lsrs	r2, r3, #18
 8000da6:	4613      	mov	r3, r2
 8000da8:	009b      	lsls	r3, r3, #2
 8000daa:	4413      	add	r3, r2
 8000dac:	005b      	lsls	r3, r3, #1
 8000dae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000db0:	e002      	b.n	8000db8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000db2:	68bb      	ldr	r3, [r7, #8]
 8000db4:	3b01      	subs	r3, #1
 8000db6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d1f9      	bne.n	8000db2 <HAL_ADC_ConfigChannel+0x1b2>
 8000dbe:	e007      	b.n	8000dd0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dc4:	f043 0220 	orr.w	r2, r3, #32
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3714      	adds	r7, #20
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bc80      	pop	{r7}
 8000de2:	4770      	bx	lr
 8000de4:	40012400 	.word	0x40012400
 8000de8:	20000000 	.word	0x20000000
 8000dec:	431bde83 	.word	0x431bde83

08000df0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	689b      	ldr	r3, [r3, #8]
 8000e06:	f003 0301 	and.w	r3, r3, #1
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d039      	beq.n	8000e82 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	689a      	ldr	r2, [r3, #8]
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f042 0201 	orr.w	r2, r2, #1
 8000e1c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000e1e:	4b1b      	ldr	r3, [pc, #108]	; (8000e8c <ADC_Enable+0x9c>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a1b      	ldr	r2, [pc, #108]	; (8000e90 <ADC_Enable+0xa0>)
 8000e24:	fba2 2303 	umull	r2, r3, r2, r3
 8000e28:	0c9b      	lsrs	r3, r3, #18
 8000e2a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000e2c:	e002      	b.n	8000e34 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000e2e:	68bb      	ldr	r3, [r7, #8]
 8000e30:	3b01      	subs	r3, #1
 8000e32:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d1f9      	bne.n	8000e2e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000e3a:	f7ff fcd3 	bl	80007e4 <HAL_GetTick>
 8000e3e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000e40:	e018      	b.n	8000e74 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000e42:	f7ff fccf 	bl	80007e4 <HAL_GetTick>
 8000e46:	4602      	mov	r2, r0
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	1ad3      	subs	r3, r2, r3
 8000e4c:	2b02      	cmp	r3, #2
 8000e4e:	d911      	bls.n	8000e74 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e54:	f043 0210 	orr.w	r2, r3, #16
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e60:	f043 0201 	orr.w	r2, r3, #1
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8000e70:	2301      	movs	r3, #1
 8000e72:	e007      	b.n	8000e84 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	689b      	ldr	r3, [r3, #8]
 8000e7a:	f003 0301 	and.w	r3, r3, #1
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d1df      	bne.n	8000e42 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000e82:	2300      	movs	r3, #0
}
 8000e84:	4618      	mov	r0, r3
 8000e86:	3710      	adds	r7, #16
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	20000000 	.word	0x20000000
 8000e90:	431bde83 	.word	0x431bde83

08000e94 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	689b      	ldr	r3, [r3, #8]
 8000ea6:	f003 0301 	and.w	r3, r3, #1
 8000eaa:	2b01      	cmp	r3, #1
 8000eac:	d127      	bne.n	8000efe <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	689a      	ldr	r2, [r3, #8]
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f022 0201 	bic.w	r2, r2, #1
 8000ebc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000ebe:	f7ff fc91 	bl	80007e4 <HAL_GetTick>
 8000ec2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000ec4:	e014      	b.n	8000ef0 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000ec6:	f7ff fc8d 	bl	80007e4 <HAL_GetTick>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	1ad3      	subs	r3, r2, r3
 8000ed0:	2b02      	cmp	r3, #2
 8000ed2:	d90d      	bls.n	8000ef0 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ed8:	f043 0210 	orr.w	r2, r3, #16
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ee4:	f043 0201 	orr.w	r2, r3, #1
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8000eec:	2301      	movs	r3, #1
 8000eee:	e007      	b.n	8000f00 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	689b      	ldr	r3, [r3, #8]
 8000ef6:	f003 0301 	and.w	r3, r3, #1
 8000efa:	2b01      	cmp	r3, #1
 8000efc:	d0e3      	beq.n	8000ec6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000efe:	2300      	movs	r3, #0
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3710      	adds	r7, #16
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f14:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f1a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d127      	bne.n	8000f72 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f26:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	689b      	ldr	r3, [r3, #8]
 8000f34:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000f38:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000f3c:	d115      	bne.n	8000f6a <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d111      	bne.n	8000f6a <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d105      	bne.n	8000f6a <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f62:	f043 0201 	orr.w	r2, r3, #1
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8000f6a:	68f8      	ldr	r0, [r7, #12]
 8000f6c:	f7ff fa2e 	bl	80003cc <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8000f70:	e004      	b.n	8000f7c <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	6a1b      	ldr	r3, [r3, #32]
 8000f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f78:	6878      	ldr	r0, [r7, #4]
 8000f7a:	4798      	blx	r3
}
 8000f7c:	bf00      	nop
 8000f7e:	3710      	adds	r7, #16
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f90:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8000f92:	68f8      	ldr	r0, [r7, #12]
 8000f94:	f7ff fa3e 	bl	8000414 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000f98:	bf00      	nop
 8000f9a:	3710      	adds	r7, #16
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fac:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fb2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fbe:	f043 0204 	orr.w	r2, r3, #4
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8000fc6:	68f8      	ldr	r0, [r7, #12]
 8000fc8:	f7ff fe11 	bl	8000bee <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000fcc:	bf00      	nop
 8000fce:	3710      	adds	r7, #16
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b085      	sub	sp, #20
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	f003 0307 	and.w	r3, r3, #7
 8000fe2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fe4:	4b0c      	ldr	r3, [pc, #48]	; (8001018 <__NVIC_SetPriorityGrouping+0x44>)
 8000fe6:	68db      	ldr	r3, [r3, #12]
 8000fe8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fea:	68ba      	ldr	r2, [r7, #8]
 8000fec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ffc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001000:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001004:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001006:	4a04      	ldr	r2, [pc, #16]	; (8001018 <__NVIC_SetPriorityGrouping+0x44>)
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	60d3      	str	r3, [r2, #12]
}
 800100c:	bf00      	nop
 800100e:	3714      	adds	r7, #20
 8001010:	46bd      	mov	sp, r7
 8001012:	bc80      	pop	{r7}
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	e000ed00 	.word	0xe000ed00

0800101c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001020:	4b04      	ldr	r3, [pc, #16]	; (8001034 <__NVIC_GetPriorityGrouping+0x18>)
 8001022:	68db      	ldr	r3, [r3, #12]
 8001024:	0a1b      	lsrs	r3, r3, #8
 8001026:	f003 0307 	and.w	r3, r3, #7
}
 800102a:	4618      	mov	r0, r3
 800102c:	46bd      	mov	sp, r7
 800102e:	bc80      	pop	{r7}
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	e000ed00 	.word	0xe000ed00

08001038 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	4603      	mov	r3, r0
 8001040:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001046:	2b00      	cmp	r3, #0
 8001048:	db0b      	blt.n	8001062 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	f003 021f 	and.w	r2, r3, #31
 8001050:	4906      	ldr	r1, [pc, #24]	; (800106c <__NVIC_EnableIRQ+0x34>)
 8001052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001056:	095b      	lsrs	r3, r3, #5
 8001058:	2001      	movs	r0, #1
 800105a:	fa00 f202 	lsl.w	r2, r0, r2
 800105e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001062:	bf00      	nop
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	bc80      	pop	{r7}
 800106a:	4770      	bx	lr
 800106c:	e000e100 	.word	0xe000e100

08001070 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	6039      	str	r1, [r7, #0]
 800107a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800107c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001080:	2b00      	cmp	r3, #0
 8001082:	db0a      	blt.n	800109a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	b2da      	uxtb	r2, r3
 8001088:	490c      	ldr	r1, [pc, #48]	; (80010bc <__NVIC_SetPriority+0x4c>)
 800108a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800108e:	0112      	lsls	r2, r2, #4
 8001090:	b2d2      	uxtb	r2, r2
 8001092:	440b      	add	r3, r1
 8001094:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001098:	e00a      	b.n	80010b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	b2da      	uxtb	r2, r3
 800109e:	4908      	ldr	r1, [pc, #32]	; (80010c0 <__NVIC_SetPriority+0x50>)
 80010a0:	79fb      	ldrb	r3, [r7, #7]
 80010a2:	f003 030f 	and.w	r3, r3, #15
 80010a6:	3b04      	subs	r3, #4
 80010a8:	0112      	lsls	r2, r2, #4
 80010aa:	b2d2      	uxtb	r2, r2
 80010ac:	440b      	add	r3, r1
 80010ae:	761a      	strb	r2, [r3, #24]
}
 80010b0:	bf00      	nop
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bc80      	pop	{r7}
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	e000e100 	.word	0xe000e100
 80010c0:	e000ed00 	.word	0xe000ed00

080010c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b089      	sub	sp, #36	; 0x24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	60f8      	str	r0, [r7, #12]
 80010cc:	60b9      	str	r1, [r7, #8]
 80010ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010d8:	69fb      	ldr	r3, [r7, #28]
 80010da:	f1c3 0307 	rsb	r3, r3, #7
 80010de:	2b04      	cmp	r3, #4
 80010e0:	bf28      	it	cs
 80010e2:	2304      	movcs	r3, #4
 80010e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010e6:	69fb      	ldr	r3, [r7, #28]
 80010e8:	3304      	adds	r3, #4
 80010ea:	2b06      	cmp	r3, #6
 80010ec:	d902      	bls.n	80010f4 <NVIC_EncodePriority+0x30>
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	3b03      	subs	r3, #3
 80010f2:	e000      	b.n	80010f6 <NVIC_EncodePriority+0x32>
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010f8:	f04f 32ff 	mov.w	r2, #4294967295
 80010fc:	69bb      	ldr	r3, [r7, #24]
 80010fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001102:	43da      	mvns	r2, r3
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	401a      	ands	r2, r3
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800110c:	f04f 31ff 	mov.w	r1, #4294967295
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	fa01 f303 	lsl.w	r3, r1, r3
 8001116:	43d9      	mvns	r1, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800111c:	4313      	orrs	r3, r2
         );
}
 800111e:	4618      	mov	r0, r3
 8001120:	3724      	adds	r7, #36	; 0x24
 8001122:	46bd      	mov	sp, r7
 8001124:	bc80      	pop	{r7}
 8001126:	4770      	bx	lr

08001128 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	3b01      	subs	r3, #1
 8001134:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001138:	d301      	bcc.n	800113e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800113a:	2301      	movs	r3, #1
 800113c:	e00f      	b.n	800115e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800113e:	4a0a      	ldr	r2, [pc, #40]	; (8001168 <SysTick_Config+0x40>)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	3b01      	subs	r3, #1
 8001144:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001146:	210f      	movs	r1, #15
 8001148:	f04f 30ff 	mov.w	r0, #4294967295
 800114c:	f7ff ff90 	bl	8001070 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001150:	4b05      	ldr	r3, [pc, #20]	; (8001168 <SysTick_Config+0x40>)
 8001152:	2200      	movs	r2, #0
 8001154:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001156:	4b04      	ldr	r3, [pc, #16]	; (8001168 <SysTick_Config+0x40>)
 8001158:	2207      	movs	r2, #7
 800115a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800115c:	2300      	movs	r3, #0
}
 800115e:	4618      	mov	r0, r3
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	e000e010 	.word	0xe000e010

0800116c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f7ff ff2d 	bl	8000fd4 <__NVIC_SetPriorityGrouping>
}
 800117a:	bf00      	nop
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}

08001182 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001182:	b580      	push	{r7, lr}
 8001184:	b086      	sub	sp, #24
 8001186:	af00      	add	r7, sp, #0
 8001188:	4603      	mov	r3, r0
 800118a:	60b9      	str	r1, [r7, #8]
 800118c:	607a      	str	r2, [r7, #4]
 800118e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001190:	2300      	movs	r3, #0
 8001192:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001194:	f7ff ff42 	bl	800101c <__NVIC_GetPriorityGrouping>
 8001198:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800119a:	687a      	ldr	r2, [r7, #4]
 800119c:	68b9      	ldr	r1, [r7, #8]
 800119e:	6978      	ldr	r0, [r7, #20]
 80011a0:	f7ff ff90 	bl	80010c4 <NVIC_EncodePriority>
 80011a4:	4602      	mov	r2, r0
 80011a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011aa:	4611      	mov	r1, r2
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff ff5f 	bl	8001070 <__NVIC_SetPriority>
}
 80011b2:	bf00      	nop
 80011b4:	3718      	adds	r7, #24
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}

080011ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b082      	sub	sp, #8
 80011be:	af00      	add	r7, sp, #0
 80011c0:	4603      	mov	r3, r0
 80011c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff ff35 	bl	8001038 <__NVIC_EnableIRQ>
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b082      	sub	sp, #8
 80011da:	af00      	add	r7, sp, #0
 80011dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011de:	6878      	ldr	r0, [r7, #4]
 80011e0:	f7ff ffa2 	bl	8001128 <SysTick_Config>
 80011e4:	4603      	mov	r3, r0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
	...

080011f0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b085      	sub	sp, #20
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80011f8:	2300      	movs	r3, #0
 80011fa:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d101      	bne.n	8001206 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	e043      	b.n	800128e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	461a      	mov	r2, r3
 800120c:	4b22      	ldr	r3, [pc, #136]	; (8001298 <HAL_DMA_Init+0xa8>)
 800120e:	4413      	add	r3, r2
 8001210:	4a22      	ldr	r2, [pc, #136]	; (800129c <HAL_DMA_Init+0xac>)
 8001212:	fba2 2303 	umull	r2, r3, r2, r3
 8001216:	091b      	lsrs	r3, r3, #4
 8001218:	009a      	lsls	r2, r3, #2
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a1f      	ldr	r2, [pc, #124]	; (80012a0 <HAL_DMA_Init+0xb0>)
 8001222:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2202      	movs	r2, #2
 8001228:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800123a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800123e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001248:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	68db      	ldr	r3, [r3, #12]
 800124e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001254:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	695b      	ldr	r3, [r3, #20]
 800125a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001260:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	69db      	ldr	r3, [r3, #28]
 8001266:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001268:	68fa      	ldr	r2, [r7, #12]
 800126a:	4313      	orrs	r3, r2
 800126c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	68fa      	ldr	r2, [r7, #12]
 8001274:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2200      	movs	r2, #0
 800127a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2201      	movs	r2, #1
 8001280:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2200      	movs	r2, #0
 8001288:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800128c:	2300      	movs	r3, #0
}
 800128e:	4618      	mov	r0, r3
 8001290:	3714      	adds	r7, #20
 8001292:	46bd      	mov	sp, r7
 8001294:	bc80      	pop	{r7}
 8001296:	4770      	bx	lr
 8001298:	bffdfff8 	.word	0xbffdfff8
 800129c:	cccccccd 	.word	0xcccccccd
 80012a0:	40020000 	.word	0x40020000

080012a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	60b9      	str	r1, [r7, #8]
 80012ae:	607a      	str	r2, [r7, #4]
 80012b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80012b2:	2300      	movs	r3, #0
 80012b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d101      	bne.n	80012c4 <HAL_DMA_Start_IT+0x20>
 80012c0:	2302      	movs	r3, #2
 80012c2:	e04a      	b.n	800135a <HAL_DMA_Start_IT+0xb6>
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	2201      	movs	r2, #1
 80012c8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d13a      	bne.n	800134c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	2202      	movs	r2, #2
 80012da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	2200      	movs	r2, #0
 80012e2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f022 0201 	bic.w	r2, r2, #1
 80012f2:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	687a      	ldr	r2, [r7, #4]
 80012f8:	68b9      	ldr	r1, [r7, #8]
 80012fa:	68f8      	ldr	r0, [r7, #12]
 80012fc:	f000 f972 	bl	80015e4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001304:	2b00      	cmp	r3, #0
 8001306:	d008      	beq.n	800131a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f042 020e 	orr.w	r2, r2, #14
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	e00f      	b.n	800133a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f022 0204 	bic.w	r2, r2, #4
 8001328:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f042 020a 	orr.w	r2, r2, #10
 8001338:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f042 0201 	orr.w	r2, r2, #1
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	e005      	b.n	8001358 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	2200      	movs	r2, #0
 8001350:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001354:	2302      	movs	r3, #2
 8001356:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001358:	7dfb      	ldrb	r3, [r7, #23]
}
 800135a:	4618      	mov	r0, r3
 800135c:	3718      	adds	r7, #24
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001362:	b480      	push	{r7}
 8001364:	b085      	sub	sp, #20
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800136a:	2300      	movs	r3, #0
 800136c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001374:	2b02      	cmp	r3, #2
 8001376:	d008      	beq.n	800138a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2204      	movs	r2, #4
 800137c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2200      	movs	r2, #0
 8001382:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e020      	b.n	80013cc <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f022 020e 	bic.w	r2, r2, #14
 8001398:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f022 0201 	bic.w	r2, r2, #1
 80013a8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013b2:	2101      	movs	r1, #1
 80013b4:	fa01 f202 	lsl.w	r2, r1, r2
 80013b8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2201      	movs	r2, #1
 80013be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2200      	movs	r2, #0
 80013c6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3714      	adds	r7, #20
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bc80      	pop	{r7}
 80013d4:	4770      	bx	lr
	...

080013d8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f4:	2204      	movs	r2, #4
 80013f6:	409a      	lsls	r2, r3
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	4013      	ands	r3, r2
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d04f      	beq.n	80014a0 <HAL_DMA_IRQHandler+0xc8>
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	f003 0304 	and.w	r3, r3, #4
 8001406:	2b00      	cmp	r3, #0
 8001408:	d04a      	beq.n	80014a0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f003 0320 	and.w	r3, r3, #32
 8001414:	2b00      	cmp	r3, #0
 8001416:	d107      	bne.n	8001428 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f022 0204 	bic.w	r2, r2, #4
 8001426:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a66      	ldr	r2, [pc, #408]	; (80015c8 <HAL_DMA_IRQHandler+0x1f0>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d029      	beq.n	8001486 <HAL_DMA_IRQHandler+0xae>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a65      	ldr	r2, [pc, #404]	; (80015cc <HAL_DMA_IRQHandler+0x1f4>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d022      	beq.n	8001482 <HAL_DMA_IRQHandler+0xaa>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a63      	ldr	r2, [pc, #396]	; (80015d0 <HAL_DMA_IRQHandler+0x1f8>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d01a      	beq.n	800147c <HAL_DMA_IRQHandler+0xa4>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a62      	ldr	r2, [pc, #392]	; (80015d4 <HAL_DMA_IRQHandler+0x1fc>)
 800144c:	4293      	cmp	r3, r2
 800144e:	d012      	beq.n	8001476 <HAL_DMA_IRQHandler+0x9e>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a60      	ldr	r2, [pc, #384]	; (80015d8 <HAL_DMA_IRQHandler+0x200>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d00a      	beq.n	8001470 <HAL_DMA_IRQHandler+0x98>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a5f      	ldr	r2, [pc, #380]	; (80015dc <HAL_DMA_IRQHandler+0x204>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d102      	bne.n	800146a <HAL_DMA_IRQHandler+0x92>
 8001464:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001468:	e00e      	b.n	8001488 <HAL_DMA_IRQHandler+0xb0>
 800146a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800146e:	e00b      	b.n	8001488 <HAL_DMA_IRQHandler+0xb0>
 8001470:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001474:	e008      	b.n	8001488 <HAL_DMA_IRQHandler+0xb0>
 8001476:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800147a:	e005      	b.n	8001488 <HAL_DMA_IRQHandler+0xb0>
 800147c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001480:	e002      	b.n	8001488 <HAL_DMA_IRQHandler+0xb0>
 8001482:	2340      	movs	r3, #64	; 0x40
 8001484:	e000      	b.n	8001488 <HAL_DMA_IRQHandler+0xb0>
 8001486:	2304      	movs	r3, #4
 8001488:	4a55      	ldr	r2, [pc, #340]	; (80015e0 <HAL_DMA_IRQHandler+0x208>)
 800148a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001490:	2b00      	cmp	r3, #0
 8001492:	f000 8094 	beq.w	80015be <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800149a:	6878      	ldr	r0, [r7, #4]
 800149c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800149e:	e08e      	b.n	80015be <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a4:	2202      	movs	r2, #2
 80014a6:	409a      	lsls	r2, r3
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	4013      	ands	r3, r2
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d056      	beq.n	800155e <HAL_DMA_IRQHandler+0x186>
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d051      	beq.n	800155e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f003 0320 	and.w	r3, r3, #32
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d10b      	bne.n	80014e0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f022 020a 	bic.w	r2, r2, #10
 80014d6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2201      	movs	r2, #1
 80014dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a38      	ldr	r2, [pc, #224]	; (80015c8 <HAL_DMA_IRQHandler+0x1f0>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d029      	beq.n	800153e <HAL_DMA_IRQHandler+0x166>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a37      	ldr	r2, [pc, #220]	; (80015cc <HAL_DMA_IRQHandler+0x1f4>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d022      	beq.n	800153a <HAL_DMA_IRQHandler+0x162>
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a35      	ldr	r2, [pc, #212]	; (80015d0 <HAL_DMA_IRQHandler+0x1f8>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d01a      	beq.n	8001534 <HAL_DMA_IRQHandler+0x15c>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a34      	ldr	r2, [pc, #208]	; (80015d4 <HAL_DMA_IRQHandler+0x1fc>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d012      	beq.n	800152e <HAL_DMA_IRQHandler+0x156>
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a32      	ldr	r2, [pc, #200]	; (80015d8 <HAL_DMA_IRQHandler+0x200>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d00a      	beq.n	8001528 <HAL_DMA_IRQHandler+0x150>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a31      	ldr	r2, [pc, #196]	; (80015dc <HAL_DMA_IRQHandler+0x204>)
 8001518:	4293      	cmp	r3, r2
 800151a:	d102      	bne.n	8001522 <HAL_DMA_IRQHandler+0x14a>
 800151c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001520:	e00e      	b.n	8001540 <HAL_DMA_IRQHandler+0x168>
 8001522:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001526:	e00b      	b.n	8001540 <HAL_DMA_IRQHandler+0x168>
 8001528:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800152c:	e008      	b.n	8001540 <HAL_DMA_IRQHandler+0x168>
 800152e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001532:	e005      	b.n	8001540 <HAL_DMA_IRQHandler+0x168>
 8001534:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001538:	e002      	b.n	8001540 <HAL_DMA_IRQHandler+0x168>
 800153a:	2320      	movs	r3, #32
 800153c:	e000      	b.n	8001540 <HAL_DMA_IRQHandler+0x168>
 800153e:	2302      	movs	r3, #2
 8001540:	4a27      	ldr	r2, [pc, #156]	; (80015e0 <HAL_DMA_IRQHandler+0x208>)
 8001542:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2200      	movs	r2, #0
 8001548:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001550:	2b00      	cmp	r3, #0
 8001552:	d034      	beq.n	80015be <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800155c:	e02f      	b.n	80015be <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001562:	2208      	movs	r2, #8
 8001564:	409a      	lsls	r2, r3
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	4013      	ands	r3, r2
 800156a:	2b00      	cmp	r3, #0
 800156c:	d028      	beq.n	80015c0 <HAL_DMA_IRQHandler+0x1e8>
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	f003 0308 	and.w	r3, r3, #8
 8001574:	2b00      	cmp	r3, #0
 8001576:	d023      	beq.n	80015c0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f022 020e 	bic.w	r2, r2, #14
 8001586:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001590:	2101      	movs	r1, #1
 8001592:	fa01 f202 	lsl.w	r2, r1, r2
 8001596:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2201      	movs	r2, #1
 800159c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2201      	movs	r2, #1
 80015a2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2200      	movs	r2, #0
 80015aa:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d004      	beq.n	80015c0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	4798      	blx	r3
    }
  }
  return;
 80015be:	bf00      	nop
 80015c0:	bf00      	nop
}
 80015c2:	3710      	adds	r7, #16
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40020008 	.word	0x40020008
 80015cc:	4002001c 	.word	0x4002001c
 80015d0:	40020030 	.word	0x40020030
 80015d4:	40020044 	.word	0x40020044
 80015d8:	40020058 	.word	0x40020058
 80015dc:	4002006c 	.word	0x4002006c
 80015e0:	40020000 	.word	0x40020000

080015e4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	60f8      	str	r0, [r7, #12]
 80015ec:	60b9      	str	r1, [r7, #8]
 80015ee:	607a      	str	r2, [r7, #4]
 80015f0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015fa:	2101      	movs	r1, #1
 80015fc:	fa01 f202 	lsl.w	r2, r1, r2
 8001600:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	683a      	ldr	r2, [r7, #0]
 8001608:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	2b10      	cmp	r3, #16
 8001610:	d108      	bne.n	8001624 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	68ba      	ldr	r2, [r7, #8]
 8001620:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001622:	e007      	b.n	8001634 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	68ba      	ldr	r2, [r7, #8]
 800162a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	687a      	ldr	r2, [r7, #4]
 8001632:	60da      	str	r2, [r3, #12]
}
 8001634:	bf00      	nop
 8001636:	3714      	adds	r7, #20
 8001638:	46bd      	mov	sp, r7
 800163a:	bc80      	pop	{r7}
 800163c:	4770      	bx	lr
	...

08001640 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001640:	b480      	push	{r7}
 8001642:	b08b      	sub	sp, #44	; 0x2c
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800164a:	2300      	movs	r3, #0
 800164c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800164e:	2300      	movs	r3, #0
 8001650:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001652:	e127      	b.n	80018a4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001654:	2201      	movs	r2, #1
 8001656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001658:	fa02 f303 	lsl.w	r3, r2, r3
 800165c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	69fa      	ldr	r2, [r7, #28]
 8001664:	4013      	ands	r3, r2
 8001666:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001668:	69ba      	ldr	r2, [r7, #24]
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	429a      	cmp	r2, r3
 800166e:	f040 8116 	bne.w	800189e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	2b12      	cmp	r3, #18
 8001678:	d034      	beq.n	80016e4 <HAL_GPIO_Init+0xa4>
 800167a:	2b12      	cmp	r3, #18
 800167c:	d80d      	bhi.n	800169a <HAL_GPIO_Init+0x5a>
 800167e:	2b02      	cmp	r3, #2
 8001680:	d02b      	beq.n	80016da <HAL_GPIO_Init+0x9a>
 8001682:	2b02      	cmp	r3, #2
 8001684:	d804      	bhi.n	8001690 <HAL_GPIO_Init+0x50>
 8001686:	2b00      	cmp	r3, #0
 8001688:	d031      	beq.n	80016ee <HAL_GPIO_Init+0xae>
 800168a:	2b01      	cmp	r3, #1
 800168c:	d01c      	beq.n	80016c8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800168e:	e048      	b.n	8001722 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001690:	2b03      	cmp	r3, #3
 8001692:	d043      	beq.n	800171c <HAL_GPIO_Init+0xdc>
 8001694:	2b11      	cmp	r3, #17
 8001696:	d01b      	beq.n	80016d0 <HAL_GPIO_Init+0x90>
          break;
 8001698:	e043      	b.n	8001722 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800169a:	4a89      	ldr	r2, [pc, #548]	; (80018c0 <HAL_GPIO_Init+0x280>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d026      	beq.n	80016ee <HAL_GPIO_Init+0xae>
 80016a0:	4a87      	ldr	r2, [pc, #540]	; (80018c0 <HAL_GPIO_Init+0x280>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d806      	bhi.n	80016b4 <HAL_GPIO_Init+0x74>
 80016a6:	4a87      	ldr	r2, [pc, #540]	; (80018c4 <HAL_GPIO_Init+0x284>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d020      	beq.n	80016ee <HAL_GPIO_Init+0xae>
 80016ac:	4a86      	ldr	r2, [pc, #536]	; (80018c8 <HAL_GPIO_Init+0x288>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d01d      	beq.n	80016ee <HAL_GPIO_Init+0xae>
          break;
 80016b2:	e036      	b.n	8001722 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80016b4:	4a85      	ldr	r2, [pc, #532]	; (80018cc <HAL_GPIO_Init+0x28c>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d019      	beq.n	80016ee <HAL_GPIO_Init+0xae>
 80016ba:	4a85      	ldr	r2, [pc, #532]	; (80018d0 <HAL_GPIO_Init+0x290>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d016      	beq.n	80016ee <HAL_GPIO_Init+0xae>
 80016c0:	4a84      	ldr	r2, [pc, #528]	; (80018d4 <HAL_GPIO_Init+0x294>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d013      	beq.n	80016ee <HAL_GPIO_Init+0xae>
          break;
 80016c6:	e02c      	b.n	8001722 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	623b      	str	r3, [r7, #32]
          break;
 80016ce:	e028      	b.n	8001722 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	3304      	adds	r3, #4
 80016d6:	623b      	str	r3, [r7, #32]
          break;
 80016d8:	e023      	b.n	8001722 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	68db      	ldr	r3, [r3, #12]
 80016de:	3308      	adds	r3, #8
 80016e0:	623b      	str	r3, [r7, #32]
          break;
 80016e2:	e01e      	b.n	8001722 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	330c      	adds	r3, #12
 80016ea:	623b      	str	r3, [r7, #32]
          break;
 80016ec:	e019      	b.n	8001722 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d102      	bne.n	80016fc <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80016f6:	2304      	movs	r3, #4
 80016f8:	623b      	str	r3, [r7, #32]
          break;
 80016fa:	e012      	b.n	8001722 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	2b01      	cmp	r3, #1
 8001702:	d105      	bne.n	8001710 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001704:	2308      	movs	r3, #8
 8001706:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	69fa      	ldr	r2, [r7, #28]
 800170c:	611a      	str	r2, [r3, #16]
          break;
 800170e:	e008      	b.n	8001722 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001710:	2308      	movs	r3, #8
 8001712:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	69fa      	ldr	r2, [r7, #28]
 8001718:	615a      	str	r2, [r3, #20]
          break;
 800171a:	e002      	b.n	8001722 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800171c:	2300      	movs	r3, #0
 800171e:	623b      	str	r3, [r7, #32]
          break;
 8001720:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	2bff      	cmp	r3, #255	; 0xff
 8001726:	d801      	bhi.n	800172c <HAL_GPIO_Init+0xec>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	e001      	b.n	8001730 <HAL_GPIO_Init+0xf0>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	3304      	adds	r3, #4
 8001730:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001732:	69bb      	ldr	r3, [r7, #24]
 8001734:	2bff      	cmp	r3, #255	; 0xff
 8001736:	d802      	bhi.n	800173e <HAL_GPIO_Init+0xfe>
 8001738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	e002      	b.n	8001744 <HAL_GPIO_Init+0x104>
 800173e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001740:	3b08      	subs	r3, #8
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	210f      	movs	r1, #15
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	fa01 f303 	lsl.w	r3, r1, r3
 8001752:	43db      	mvns	r3, r3
 8001754:	401a      	ands	r2, r3
 8001756:	6a39      	ldr	r1, [r7, #32]
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	fa01 f303 	lsl.w	r3, r1, r3
 800175e:	431a      	orrs	r2, r3
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800176c:	2b00      	cmp	r3, #0
 800176e:	f000 8096 	beq.w	800189e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001772:	4b59      	ldr	r3, [pc, #356]	; (80018d8 <HAL_GPIO_Init+0x298>)
 8001774:	699b      	ldr	r3, [r3, #24]
 8001776:	4a58      	ldr	r2, [pc, #352]	; (80018d8 <HAL_GPIO_Init+0x298>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	6193      	str	r3, [r2, #24]
 800177e:	4b56      	ldr	r3, [pc, #344]	; (80018d8 <HAL_GPIO_Init+0x298>)
 8001780:	699b      	ldr	r3, [r3, #24]
 8001782:	f003 0301 	and.w	r3, r3, #1
 8001786:	60bb      	str	r3, [r7, #8]
 8001788:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800178a:	4a54      	ldr	r2, [pc, #336]	; (80018dc <HAL_GPIO_Init+0x29c>)
 800178c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800178e:	089b      	lsrs	r3, r3, #2
 8001790:	3302      	adds	r3, #2
 8001792:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001796:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800179a:	f003 0303 	and.w	r3, r3, #3
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	220f      	movs	r2, #15
 80017a2:	fa02 f303 	lsl.w	r3, r2, r3
 80017a6:	43db      	mvns	r3, r3
 80017a8:	68fa      	ldr	r2, [r7, #12]
 80017aa:	4013      	ands	r3, r2
 80017ac:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a4b      	ldr	r2, [pc, #300]	; (80018e0 <HAL_GPIO_Init+0x2a0>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d013      	beq.n	80017de <HAL_GPIO_Init+0x19e>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a4a      	ldr	r2, [pc, #296]	; (80018e4 <HAL_GPIO_Init+0x2a4>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d00d      	beq.n	80017da <HAL_GPIO_Init+0x19a>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a49      	ldr	r2, [pc, #292]	; (80018e8 <HAL_GPIO_Init+0x2a8>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d007      	beq.n	80017d6 <HAL_GPIO_Init+0x196>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a48      	ldr	r2, [pc, #288]	; (80018ec <HAL_GPIO_Init+0x2ac>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d101      	bne.n	80017d2 <HAL_GPIO_Init+0x192>
 80017ce:	2303      	movs	r3, #3
 80017d0:	e006      	b.n	80017e0 <HAL_GPIO_Init+0x1a0>
 80017d2:	2304      	movs	r3, #4
 80017d4:	e004      	b.n	80017e0 <HAL_GPIO_Init+0x1a0>
 80017d6:	2302      	movs	r3, #2
 80017d8:	e002      	b.n	80017e0 <HAL_GPIO_Init+0x1a0>
 80017da:	2301      	movs	r3, #1
 80017dc:	e000      	b.n	80017e0 <HAL_GPIO_Init+0x1a0>
 80017de:	2300      	movs	r3, #0
 80017e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017e2:	f002 0203 	and.w	r2, r2, #3
 80017e6:	0092      	lsls	r2, r2, #2
 80017e8:	4093      	lsls	r3, r2
 80017ea:	68fa      	ldr	r2, [r7, #12]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80017f0:	493a      	ldr	r1, [pc, #232]	; (80018dc <HAL_GPIO_Init+0x29c>)
 80017f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f4:	089b      	lsrs	r3, r3, #2
 80017f6:	3302      	adds	r3, #2
 80017f8:	68fa      	ldr	r2, [r7, #12]
 80017fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001806:	2b00      	cmp	r3, #0
 8001808:	d006      	beq.n	8001818 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800180a:	4b39      	ldr	r3, [pc, #228]	; (80018f0 <HAL_GPIO_Init+0x2b0>)
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	4938      	ldr	r1, [pc, #224]	; (80018f0 <HAL_GPIO_Init+0x2b0>)
 8001810:	69bb      	ldr	r3, [r7, #24]
 8001812:	4313      	orrs	r3, r2
 8001814:	600b      	str	r3, [r1, #0]
 8001816:	e006      	b.n	8001826 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001818:	4b35      	ldr	r3, [pc, #212]	; (80018f0 <HAL_GPIO_Init+0x2b0>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	69bb      	ldr	r3, [r7, #24]
 800181e:	43db      	mvns	r3, r3
 8001820:	4933      	ldr	r1, [pc, #204]	; (80018f0 <HAL_GPIO_Init+0x2b0>)
 8001822:	4013      	ands	r3, r2
 8001824:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d006      	beq.n	8001840 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001832:	4b2f      	ldr	r3, [pc, #188]	; (80018f0 <HAL_GPIO_Init+0x2b0>)
 8001834:	685a      	ldr	r2, [r3, #4]
 8001836:	492e      	ldr	r1, [pc, #184]	; (80018f0 <HAL_GPIO_Init+0x2b0>)
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	4313      	orrs	r3, r2
 800183c:	604b      	str	r3, [r1, #4]
 800183e:	e006      	b.n	800184e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001840:	4b2b      	ldr	r3, [pc, #172]	; (80018f0 <HAL_GPIO_Init+0x2b0>)
 8001842:	685a      	ldr	r2, [r3, #4]
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	43db      	mvns	r3, r3
 8001848:	4929      	ldr	r1, [pc, #164]	; (80018f0 <HAL_GPIO_Init+0x2b0>)
 800184a:	4013      	ands	r3, r2
 800184c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d006      	beq.n	8001868 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800185a:	4b25      	ldr	r3, [pc, #148]	; (80018f0 <HAL_GPIO_Init+0x2b0>)
 800185c:	689a      	ldr	r2, [r3, #8]
 800185e:	4924      	ldr	r1, [pc, #144]	; (80018f0 <HAL_GPIO_Init+0x2b0>)
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	4313      	orrs	r3, r2
 8001864:	608b      	str	r3, [r1, #8]
 8001866:	e006      	b.n	8001876 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001868:	4b21      	ldr	r3, [pc, #132]	; (80018f0 <HAL_GPIO_Init+0x2b0>)
 800186a:	689a      	ldr	r2, [r3, #8]
 800186c:	69bb      	ldr	r3, [r7, #24]
 800186e:	43db      	mvns	r3, r3
 8001870:	491f      	ldr	r1, [pc, #124]	; (80018f0 <HAL_GPIO_Init+0x2b0>)
 8001872:	4013      	ands	r3, r2
 8001874:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800187e:	2b00      	cmp	r3, #0
 8001880:	d006      	beq.n	8001890 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001882:	4b1b      	ldr	r3, [pc, #108]	; (80018f0 <HAL_GPIO_Init+0x2b0>)
 8001884:	68da      	ldr	r2, [r3, #12]
 8001886:	491a      	ldr	r1, [pc, #104]	; (80018f0 <HAL_GPIO_Init+0x2b0>)
 8001888:	69bb      	ldr	r3, [r7, #24]
 800188a:	4313      	orrs	r3, r2
 800188c:	60cb      	str	r3, [r1, #12]
 800188e:	e006      	b.n	800189e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001890:	4b17      	ldr	r3, [pc, #92]	; (80018f0 <HAL_GPIO_Init+0x2b0>)
 8001892:	68da      	ldr	r2, [r3, #12]
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	43db      	mvns	r3, r3
 8001898:	4915      	ldr	r1, [pc, #84]	; (80018f0 <HAL_GPIO_Init+0x2b0>)
 800189a:	4013      	ands	r3, r2
 800189c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800189e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a0:	3301      	adds	r3, #1
 80018a2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018aa:	fa22 f303 	lsr.w	r3, r2, r3
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	f47f aed0 	bne.w	8001654 <HAL_GPIO_Init+0x14>
  }
}
 80018b4:	bf00      	nop
 80018b6:	372c      	adds	r7, #44	; 0x2c
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bc80      	pop	{r7}
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	10210000 	.word	0x10210000
 80018c4:	10110000 	.word	0x10110000
 80018c8:	10120000 	.word	0x10120000
 80018cc:	10310000 	.word	0x10310000
 80018d0:	10320000 	.word	0x10320000
 80018d4:	10220000 	.word	0x10220000
 80018d8:	40021000 	.word	0x40021000
 80018dc:	40010000 	.word	0x40010000
 80018e0:	40010800 	.word	0x40010800
 80018e4:	40010c00 	.word	0x40010c00
 80018e8:	40011000 	.word	0x40011000
 80018ec:	40011400 	.word	0x40011400
 80018f0:	40010400 	.word	0x40010400

080018f4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80018f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018f6:	b08b      	sub	sp, #44	; 0x2c
 80018f8:	af06      	add	r7, sp, #24
 80018fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d101      	bne.n	8001906 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e0fd      	b.n	8001b02 <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800190c:	b2db      	uxtb	r3, r3
 800190e:	2b00      	cmp	r3, #0
 8001910:	d106      	bne.n	8001920 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2200      	movs	r2, #0
 8001916:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f005 fe12 	bl	8007544 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2203      	movs	r2, #3
 8001924:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4618      	mov	r0, r3
 800192e:	f002 f82b 	bl	8003988 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	603b      	str	r3, [r7, #0]
 8001938:	687e      	ldr	r6, [r7, #4]
 800193a:	466d      	mov	r5, sp
 800193c:	f106 0410 	add.w	r4, r6, #16
 8001940:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001942:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001944:	6823      	ldr	r3, [r4, #0]
 8001946:	602b      	str	r3, [r5, #0]
 8001948:	1d33      	adds	r3, r6, #4
 800194a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800194c:	6838      	ldr	r0, [r7, #0]
 800194e:	f001 fff5 	bl	800393c <USB_CoreInit>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d005      	beq.n	8001964 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2202      	movs	r2, #2
 800195c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e0ce      	b.n	8001b02 <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2100      	movs	r1, #0
 800196a:	4618      	mov	r0, r3
 800196c:	f002 f826 	bl	80039bc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001970:	2300      	movs	r3, #0
 8001972:	73fb      	strb	r3, [r7, #15]
 8001974:	e04c      	b.n	8001a10 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001976:	7bfb      	ldrb	r3, [r7, #15]
 8001978:	6879      	ldr	r1, [r7, #4]
 800197a:	1c5a      	adds	r2, r3, #1
 800197c:	4613      	mov	r3, r2
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	4413      	add	r3, r2
 8001982:	00db      	lsls	r3, r3, #3
 8001984:	440b      	add	r3, r1
 8001986:	3301      	adds	r3, #1
 8001988:	2201      	movs	r2, #1
 800198a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800198c:	7bfb      	ldrb	r3, [r7, #15]
 800198e:	6879      	ldr	r1, [r7, #4]
 8001990:	1c5a      	adds	r2, r3, #1
 8001992:	4613      	mov	r3, r2
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	4413      	add	r3, r2
 8001998:	00db      	lsls	r3, r3, #3
 800199a:	440b      	add	r3, r1
 800199c:	7bfa      	ldrb	r2, [r7, #15]
 800199e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80019a0:	7bfa      	ldrb	r2, [r7, #15]
 80019a2:	7bfb      	ldrb	r3, [r7, #15]
 80019a4:	b298      	uxth	r0, r3
 80019a6:	6879      	ldr	r1, [r7, #4]
 80019a8:	4613      	mov	r3, r2
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	4413      	add	r3, r2
 80019ae:	00db      	lsls	r3, r3, #3
 80019b0:	440b      	add	r3, r1
 80019b2:	3336      	adds	r3, #54	; 0x36
 80019b4:	4602      	mov	r2, r0
 80019b6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80019b8:	7bfb      	ldrb	r3, [r7, #15]
 80019ba:	6879      	ldr	r1, [r7, #4]
 80019bc:	1c5a      	adds	r2, r3, #1
 80019be:	4613      	mov	r3, r2
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	4413      	add	r3, r2
 80019c4:	00db      	lsls	r3, r3, #3
 80019c6:	440b      	add	r3, r1
 80019c8:	3303      	adds	r3, #3
 80019ca:	2200      	movs	r2, #0
 80019cc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80019ce:	7bfa      	ldrb	r2, [r7, #15]
 80019d0:	6879      	ldr	r1, [r7, #4]
 80019d2:	4613      	mov	r3, r2
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	4413      	add	r3, r2
 80019d8:	00db      	lsls	r3, r3, #3
 80019da:	440b      	add	r3, r1
 80019dc:	3338      	adds	r3, #56	; 0x38
 80019de:	2200      	movs	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80019e2:	7bfa      	ldrb	r2, [r7, #15]
 80019e4:	6879      	ldr	r1, [r7, #4]
 80019e6:	4613      	mov	r3, r2
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	4413      	add	r3, r2
 80019ec:	00db      	lsls	r3, r3, #3
 80019ee:	440b      	add	r3, r1
 80019f0:	333c      	adds	r3, #60	; 0x3c
 80019f2:	2200      	movs	r2, #0
 80019f4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80019f6:	7bfa      	ldrb	r2, [r7, #15]
 80019f8:	6879      	ldr	r1, [r7, #4]
 80019fa:	4613      	mov	r3, r2
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	4413      	add	r3, r2
 8001a00:	00db      	lsls	r3, r3, #3
 8001a02:	440b      	add	r3, r1
 8001a04:	3340      	adds	r3, #64	; 0x40
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a0a:	7bfb      	ldrb	r3, [r7, #15]
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	73fb      	strb	r3, [r7, #15]
 8001a10:	7bfa      	ldrb	r2, [r7, #15]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	429a      	cmp	r2, r3
 8001a18:	d3ad      	bcc.n	8001976 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	73fb      	strb	r3, [r7, #15]
 8001a1e:	e044      	b.n	8001aaa <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001a20:	7bfa      	ldrb	r2, [r7, #15]
 8001a22:	6879      	ldr	r1, [r7, #4]
 8001a24:	4613      	mov	r3, r2
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	4413      	add	r3, r2
 8001a2a:	00db      	lsls	r3, r3, #3
 8001a2c:	440b      	add	r3, r1
 8001a2e:	f203 1369 	addw	r3, r3, #361	; 0x169
 8001a32:	2200      	movs	r2, #0
 8001a34:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001a36:	7bfa      	ldrb	r2, [r7, #15]
 8001a38:	6879      	ldr	r1, [r7, #4]
 8001a3a:	4613      	mov	r3, r2
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	4413      	add	r3, r2
 8001a40:	00db      	lsls	r3, r3, #3
 8001a42:	440b      	add	r3, r1
 8001a44:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001a48:	7bfa      	ldrb	r2, [r7, #15]
 8001a4a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001a4c:	7bfa      	ldrb	r2, [r7, #15]
 8001a4e:	6879      	ldr	r1, [r7, #4]
 8001a50:	4613      	mov	r3, r2
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	4413      	add	r3, r2
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	440b      	add	r3, r1
 8001a5a:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001a5e:	2200      	movs	r2, #0
 8001a60:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001a62:	7bfa      	ldrb	r2, [r7, #15]
 8001a64:	6879      	ldr	r1, [r7, #4]
 8001a66:	4613      	mov	r3, r2
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	4413      	add	r3, r2
 8001a6c:	00db      	lsls	r3, r3, #3
 8001a6e:	440b      	add	r3, r1
 8001a70:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001a78:	7bfa      	ldrb	r2, [r7, #15]
 8001a7a:	6879      	ldr	r1, [r7, #4]
 8001a7c:	4613      	mov	r3, r2
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	4413      	add	r3, r2
 8001a82:	00db      	lsls	r3, r3, #3
 8001a84:	440b      	add	r3, r1
 8001a86:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001a8e:	7bfa      	ldrb	r2, [r7, #15]
 8001a90:	6879      	ldr	r1, [r7, #4]
 8001a92:	4613      	mov	r3, r2
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	4413      	add	r3, r2
 8001a98:	00db      	lsls	r3, r3, #3
 8001a9a:	440b      	add	r3, r1
 8001a9c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001aa4:	7bfb      	ldrb	r3, [r7, #15]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	73fb      	strb	r3, [r7, #15]
 8001aaa:	7bfa      	ldrb	r2, [r7, #15]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d3b5      	bcc.n	8001a20 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	603b      	str	r3, [r7, #0]
 8001aba:	687e      	ldr	r6, [r7, #4]
 8001abc:	466d      	mov	r5, sp
 8001abe:	f106 0410 	add.w	r4, r6, #16
 8001ac2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ac4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ac6:	6823      	ldr	r3, [r4, #0]
 8001ac8:	602b      	str	r3, [r5, #0]
 8001aca:	1d33      	adds	r3, r6, #4
 8001acc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ace:	6838      	ldr	r0, [r7, #0]
 8001ad0:	f001 ff80 	bl	80039d4 <USB_DevInit>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d005      	beq.n	8001ae6 <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2202      	movs	r2, #2
 8001ade:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e00d      	b.n	8001b02 <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2201      	movs	r2, #1
 8001af2:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f003 ff1a 	bl	8005934 <USB_DevDisconnect>

  return HAL_OK;
 8001b00:	2300      	movs	r3, #0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3714      	adds	r7, #20
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001b0a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b082      	sub	sp, #8
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001b18:	2b01      	cmp	r3, #1
 8001b1a:	d101      	bne.n	8001b20 <HAL_PCD_Start+0x16>
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	e016      	b.n	8001b4e <HAL_PCD_Start+0x44>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2201      	movs	r2, #1
 8001b24:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f001 ff15 	bl	800395c <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001b32:	2101      	movs	r1, #1
 8001b34:	6878      	ldr	r0, [r7, #4]
 8001b36:	f005 ff80 	bl	8007a3a <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f003 feee 	bl	8005920 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2200      	movs	r2, #0
 8001b48:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	b088      	sub	sp, #32
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4618      	mov	r0, r3
 8001b64:	f003 fef0 	bl	8005948 <USB_ReadInterrupts>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b72:	d102      	bne.n	8001b7a <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f000 fb61 	bl	800223c <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f003 fee2 	bl	8005948 <USB_ReadInterrupts>
 8001b84:	4603      	mov	r3, r0
 8001b86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b8e:	d112      	bne.n	8001bb6 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001b98:	b29a      	uxth	r2, r3
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ba2:	b292      	uxth	r2, r2
 8001ba4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f005 fd4e 	bl	800764a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001bae:	2100      	movs	r1, #0
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	f000 f925 	bl	8001e00 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f003 fec4 	bl	8005948 <USB_ReadInterrupts>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bc6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001bca:	d10b      	bne.n	8001be4 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001bd4:	b29a      	uxth	r2, r3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001bde:	b292      	uxth	r2, r2
 8001be0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4618      	mov	r0, r3
 8001bea:	f003 fead 	bl	8005948 <USB_ReadInterrupts>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001bf4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001bf8:	d10b      	bne.n	8001c12 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001c02:	b29a      	uxth	r2, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c0c:	b292      	uxth	r2, r2
 8001c0e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f003 fe96 	bl	8005948 <USB_ReadInterrupts>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c26:	d126      	bne.n	8001c76 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001c30:	b29a      	uxth	r2, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f022 0204 	bic.w	r2, r2, #4
 8001c3a:	b292      	uxth	r2, r2
 8001c3c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001c48:	b29a      	uxth	r2, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f022 0208 	bic.w	r2, r2, #8
 8001c52:	b292      	uxth	r2, r2
 8001c54:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	f005 fd2f 	bl	80076bc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001c66:	b29a      	uxth	r2, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001c70:	b292      	uxth	r2, r2
 8001c72:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f003 fe64 	bl	8005948 <USB_ReadInterrupts>
 8001c80:	4603      	mov	r3, r0
 8001c82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001c8a:	f040 8084 	bne.w	8001d96 <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8001c8e:	2300      	movs	r3, #0
 8001c90:	77fb      	strb	r3, [r7, #31]
 8001c92:	e011      	b.n	8001cb8 <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	461a      	mov	r2, r3
 8001c9a:	7ffb      	ldrb	r3, [r7, #31]
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	441a      	add	r2, r3
 8001ca0:	7ffb      	ldrb	r3, [r7, #31]
 8001ca2:	8812      	ldrh	r2, [r2, #0]
 8001ca4:	b292      	uxth	r2, r2
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	f107 0120 	add.w	r1, r7, #32
 8001cac:	440b      	add	r3, r1
 8001cae:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8001cb2:	7ffb      	ldrb	r3, [r7, #31]
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	77fb      	strb	r3, [r7, #31]
 8001cb8:	7ffb      	ldrb	r3, [r7, #31]
 8001cba:	2b07      	cmp	r3, #7
 8001cbc:	d9ea      	bls.n	8001c94 <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001cc6:	b29a      	uxth	r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f042 0201 	orr.w	r2, r2, #1
 8001cd0:	b292      	uxth	r2, r2
 8001cd2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001cde:	b29a      	uxth	r2, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f022 0201 	bic.w	r2, r2, #1
 8001ce8:	b292      	uxth	r2, r2
 8001cea:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8001cee:	bf00      	nop
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001cf8:	b29b      	uxth	r3, r3
 8001cfa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d0f6      	beq.n	8001cf0 <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001d0a:	b29a      	uxth	r2, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d14:	b292      	uxth	r2, r2
 8001d16:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	77fb      	strb	r3, [r7, #31]
 8001d1e:	e010      	b.n	8001d42 <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8001d20:	7ffb      	ldrb	r3, [r7, #31]
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	6812      	ldr	r2, [r2, #0]
 8001d26:	4611      	mov	r1, r2
 8001d28:	7ffa      	ldrb	r2, [r7, #31]
 8001d2a:	0092      	lsls	r2, r2, #2
 8001d2c:	440a      	add	r2, r1
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	f107 0120 	add.w	r1, r7, #32
 8001d34:	440b      	add	r3, r1
 8001d36:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8001d3a:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8001d3c:	7ffb      	ldrb	r3, [r7, #31]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	77fb      	strb	r3, [r7, #31]
 8001d42:	7ffb      	ldrb	r3, [r7, #31]
 8001d44:	2b07      	cmp	r3, #7
 8001d46:	d9eb      	bls.n	8001d20 <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001d50:	b29a      	uxth	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f042 0208 	orr.w	r2, r2, #8
 8001d5a:	b292      	uxth	r2, r2
 8001d5c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001d68:	b29a      	uxth	r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d72:	b292      	uxth	r2, r2
 8001d74:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001d80:	b29a      	uxth	r2, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f042 0204 	orr.w	r2, r2, #4
 8001d8a:	b292      	uxth	r2, r2
 8001d8c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f005 fc79 	bl	8007688 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f003 fdd4 	bl	8005948 <USB_ReadInterrupts>
 8001da0:	4603      	mov	r3, r0
 8001da2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001da6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001daa:	d10e      	bne.n	8001dca <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001db4:	b29a      	uxth	r2, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001dbe:	b292      	uxth	r2, r2
 8001dc0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f005 fc32 	bl	800762e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f003 fdba 	bl	8005948 <USB_ReadInterrupts>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001dde:	d10b      	bne.n	8001df8 <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001de8:	b29a      	uxth	r2, r3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001df2:	b292      	uxth	r2, r2
 8001df4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8001df8:	bf00      	nop
 8001dfa:	3720      	adds	r7, #32
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	460b      	mov	r3, r1
 8001e0a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d101      	bne.n	8001e1a <HAL_PCD_SetAddress+0x1a>
 8001e16:	2302      	movs	r3, #2
 8001e18:	e013      	b.n	8001e42 <HAL_PCD_SetAddress+0x42>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	78fa      	ldrb	r2, [r7, #3]
 8001e26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	78fa      	ldrb	r2, [r7, #3]
 8001e30:	4611      	mov	r1, r2
 8001e32:	4618      	mov	r0, r3
 8001e34:	f003 fd61 	bl	80058fa <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b084      	sub	sp, #16
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
 8001e52:	4608      	mov	r0, r1
 8001e54:	4611      	mov	r1, r2
 8001e56:	461a      	mov	r2, r3
 8001e58:	4603      	mov	r3, r0
 8001e5a:	70fb      	strb	r3, [r7, #3]
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	803b      	strh	r3, [r7, #0]
 8001e60:	4613      	mov	r3, r2
 8001e62:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001e64:	2300      	movs	r3, #0
 8001e66:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001e68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	da0e      	bge.n	8001e8e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e70:	78fb      	ldrb	r3, [r7, #3]
 8001e72:	f003 0307 	and.w	r3, r3, #7
 8001e76:	1c5a      	adds	r2, r3, #1
 8001e78:	4613      	mov	r3, r2
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	4413      	add	r3, r2
 8001e7e:	00db      	lsls	r3, r3, #3
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	4413      	add	r3, r2
 8001e84:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2201      	movs	r2, #1
 8001e8a:	705a      	strb	r2, [r3, #1]
 8001e8c:	e00e      	b.n	8001eac <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e8e:	78fb      	ldrb	r3, [r7, #3]
 8001e90:	f003 0207 	and.w	r2, r3, #7
 8001e94:	4613      	mov	r3, r2
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	4413      	add	r3, r2
 8001e9a:	00db      	lsls	r3, r3, #3
 8001e9c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	4413      	add	r3, r2
 8001ea4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001eac:	78fb      	ldrb	r3, [r7, #3]
 8001eae:	f003 0307 	and.w	r3, r3, #7
 8001eb2:	b2da      	uxtb	r2, r3
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001eb8:	883a      	ldrh	r2, [r7, #0]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	78ba      	ldrb	r2, [r7, #2]
 8001ec2:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	785b      	ldrb	r3, [r3, #1]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d004      	beq.n	8001ed6 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	b29a      	uxth	r2, r3
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001ed6:	78bb      	ldrb	r3, [r7, #2]
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d102      	bne.n	8001ee2 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d101      	bne.n	8001ef0 <HAL_PCD_EP_Open+0xa6>
 8001eec:	2302      	movs	r3, #2
 8001eee:	e00e      	b.n	8001f0e <HAL_PCD_EP_Open+0xc4>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	68f9      	ldr	r1, [r7, #12]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f001 fd88 	bl	8003a14 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8001f0c:	7afb      	ldrb	r3, [r7, #11]
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3710      	adds	r7, #16
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b084      	sub	sp, #16
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
 8001f1e:	460b      	mov	r3, r1
 8001f20:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001f22:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	da0e      	bge.n	8001f48 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f2a:	78fb      	ldrb	r3, [r7, #3]
 8001f2c:	f003 0307 	and.w	r3, r3, #7
 8001f30:	1c5a      	adds	r2, r3, #1
 8001f32:	4613      	mov	r3, r2
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	4413      	add	r3, r2
 8001f38:	00db      	lsls	r3, r3, #3
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2201      	movs	r2, #1
 8001f44:	705a      	strb	r2, [r3, #1]
 8001f46:	e00e      	b.n	8001f66 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f48:	78fb      	ldrb	r3, [r7, #3]
 8001f4a:	f003 0207 	and.w	r2, r3, #7
 8001f4e:	4613      	mov	r3, r2
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	4413      	add	r3, r2
 8001f54:	00db      	lsls	r3, r3, #3
 8001f56:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2200      	movs	r2, #0
 8001f64:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001f66:	78fb      	ldrb	r3, [r7, #3]
 8001f68:	f003 0307 	and.w	r3, r3, #7
 8001f6c:	b2da      	uxtb	r2, r3
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d101      	bne.n	8001f80 <HAL_PCD_EP_Close+0x6a>
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	e00e      	b.n	8001f9e <HAL_PCD_EP_Close+0x88>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	68f9      	ldr	r1, [r7, #12]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f002 f8aa 	bl	80040e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2200      	movs	r2, #0
 8001f98:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}

08001fa6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b086      	sub	sp, #24
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	60f8      	str	r0, [r7, #12]
 8001fae:	607a      	str	r2, [r7, #4]
 8001fb0:	603b      	str	r3, [r7, #0]
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fb6:	7afb      	ldrb	r3, [r7, #11]
 8001fb8:	f003 0207 	and.w	r2, r3, #7
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	4413      	add	r3, r2
 8001fc2:	00db      	lsls	r3, r3, #3
 8001fc4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001fc8:	68fa      	ldr	r2, [r7, #12]
 8001fca:	4413      	add	r3, r2
 8001fcc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	687a      	ldr	r2, [r7, #4]
 8001fd2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	683a      	ldr	r2, [r7, #0]
 8001fd8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001fe6:	7afb      	ldrb	r3, [r7, #11]
 8001fe8:	f003 0307 	and.w	r3, r3, #7
 8001fec:	b2da      	uxtb	r2, r3
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001ff2:	7afb      	ldrb	r3, [r7, #11]
 8001ff4:	f003 0307 	and.w	r3, r3, #7
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d106      	bne.n	800200a <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	6979      	ldr	r1, [r7, #20]
 8002002:	4618      	mov	r0, r3
 8002004:	f002 fa5c 	bl	80044c0 <USB_EPStartXfer>
 8002008:	e005      	b.n	8002016 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	6979      	ldr	r1, [r7, #20]
 8002010:	4618      	mov	r0, r3
 8002012:	f002 fa55 	bl	80044c0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002016:	2300      	movs	r3, #0
}
 8002018:	4618      	mov	r0, r3
 800201a:	3718      	adds	r7, #24
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	460b      	mov	r3, r1
 800202a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800202c:	78fb      	ldrb	r3, [r7, #3]
 800202e:	f003 0207 	and.w	r2, r3, #7
 8002032:	6879      	ldr	r1, [r7, #4]
 8002034:	4613      	mov	r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	00db      	lsls	r3, r3, #3
 800203c:	440b      	add	r3, r1
 800203e:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8002042:	681b      	ldr	r3, [r3, #0]
}
 8002044:	4618      	mov	r0, r3
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	bc80      	pop	{r7}
 800204c:	4770      	bx	lr

0800204e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	b086      	sub	sp, #24
 8002052:	af00      	add	r7, sp, #0
 8002054:	60f8      	str	r0, [r7, #12]
 8002056:	607a      	str	r2, [r7, #4]
 8002058:	603b      	str	r3, [r7, #0]
 800205a:	460b      	mov	r3, r1
 800205c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800205e:	7afb      	ldrb	r3, [r7, #11]
 8002060:	f003 0307 	and.w	r3, r3, #7
 8002064:	1c5a      	adds	r2, r3, #1
 8002066:	4613      	mov	r3, r2
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	4413      	add	r3, r2
 800206c:	00db      	lsls	r3, r3, #3
 800206e:	68fa      	ldr	r2, [r7, #12]
 8002070:	4413      	add	r3, r2
 8002072:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	683a      	ldr	r2, [r7, #0]
 800207e:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	683a      	ldr	r2, [r7, #0]
 800208c:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	2200      	movs	r2, #0
 8002092:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	2201      	movs	r2, #1
 8002098:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800209a:	7afb      	ldrb	r3, [r7, #11]
 800209c:	f003 0307 	and.w	r3, r3, #7
 80020a0:	b2da      	uxtb	r2, r3
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80020a6:	7afb      	ldrb	r3, [r7, #11]
 80020a8:	f003 0307 	and.w	r3, r3, #7
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d106      	bne.n	80020be <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	6979      	ldr	r1, [r7, #20]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f002 fa02 	bl	80044c0 <USB_EPStartXfer>
 80020bc:	e005      	b.n	80020ca <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	6979      	ldr	r1, [r7, #20]
 80020c4:	4618      	mov	r0, r3
 80020c6:	f002 f9fb 	bl	80044c0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80020ca:	2300      	movs	r3, #0
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3718      	adds	r7, #24
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}

080020d4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	460b      	mov	r3, r1
 80020de:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80020e0:	78fb      	ldrb	r3, [r7, #3]
 80020e2:	f003 0207 	and.w	r2, r3, #7
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d901      	bls.n	80020f2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e04c      	b.n	800218c <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80020f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	da0e      	bge.n	8002118 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020fa:	78fb      	ldrb	r3, [r7, #3]
 80020fc:	f003 0307 	and.w	r3, r3, #7
 8002100:	1c5a      	adds	r2, r3, #1
 8002102:	4613      	mov	r3, r2
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	4413      	add	r3, r2
 8002108:	00db      	lsls	r3, r3, #3
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	4413      	add	r3, r2
 800210e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2201      	movs	r2, #1
 8002114:	705a      	strb	r2, [r3, #1]
 8002116:	e00c      	b.n	8002132 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002118:	78fa      	ldrb	r2, [r7, #3]
 800211a:	4613      	mov	r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	4413      	add	r3, r2
 8002120:	00db      	lsls	r3, r3, #3
 8002122:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	4413      	add	r3, r2
 800212a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2200      	movs	r2, #0
 8002130:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	2201      	movs	r2, #1
 8002136:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002138:	78fb      	ldrb	r3, [r7, #3]
 800213a:	f003 0307 	and.w	r3, r3, #7
 800213e:	b2da      	uxtb	r2, r3
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800214a:	2b01      	cmp	r3, #1
 800214c:	d101      	bne.n	8002152 <HAL_PCD_EP_SetStall+0x7e>
 800214e:	2302      	movs	r3, #2
 8002150:	e01c      	b.n	800218c <HAL_PCD_EP_SetStall+0xb8>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2201      	movs	r2, #1
 8002156:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	68f9      	ldr	r1, [r7, #12]
 8002160:	4618      	mov	r0, r3
 8002162:	f003 facd 	bl	8005700 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002166:	78fb      	ldrb	r3, [r7, #3]
 8002168:	f003 0307 	and.w	r3, r3, #7
 800216c:	2b00      	cmp	r3, #0
 800216e:	d108      	bne.n	8002182 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800217a:	4619      	mov	r1, r3
 800217c:	4610      	mov	r0, r2
 800217e:	f003 fbf2 	bl	8005966 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2200      	movs	r2, #0
 8002186:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	3710      	adds	r7, #16
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	460b      	mov	r3, r1
 800219e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80021a0:	78fb      	ldrb	r3, [r7, #3]
 80021a2:	f003 020f 	and.w	r2, r3, #15
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	429a      	cmp	r2, r3
 80021ac:	d901      	bls.n	80021b2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e040      	b.n	8002234 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80021b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	da0e      	bge.n	80021d8 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021ba:	78fb      	ldrb	r3, [r7, #3]
 80021bc:	f003 0307 	and.w	r3, r3, #7
 80021c0:	1c5a      	adds	r2, r3, #1
 80021c2:	4613      	mov	r3, r2
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	4413      	add	r3, r2
 80021c8:	00db      	lsls	r3, r3, #3
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	4413      	add	r3, r2
 80021ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2201      	movs	r2, #1
 80021d4:	705a      	strb	r2, [r3, #1]
 80021d6:	e00e      	b.n	80021f6 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021d8:	78fb      	ldrb	r3, [r7, #3]
 80021da:	f003 0207 	and.w	r2, r3, #7
 80021de:	4613      	mov	r3, r2
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	4413      	add	r3, r2
 80021e4:	00db      	lsls	r3, r3, #3
 80021e6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	4413      	add	r3, r2
 80021ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2200      	movs	r2, #0
 80021f4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2200      	movs	r2, #0
 80021fa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80021fc:	78fb      	ldrb	r3, [r7, #3]
 80021fe:	f003 0307 	and.w	r3, r3, #7
 8002202:	b2da      	uxtb	r2, r3
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800220e:	2b01      	cmp	r3, #1
 8002210:	d101      	bne.n	8002216 <HAL_PCD_EP_ClrStall+0x82>
 8002212:	2302      	movs	r3, #2
 8002214:	e00e      	b.n	8002234 <HAL_PCD_EP_ClrStall+0xa0>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2201      	movs	r2, #1
 800221a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	68f9      	ldr	r1, [r7, #12]
 8002224:	4618      	mov	r0, r3
 8002226:	f003 fabb 	bl	80057a0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002232:	2300      	movs	r3, #0
}
 8002234:	4618      	mov	r0, r3
 8002236:	3710      	adds	r7, #16
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b08e      	sub	sp, #56	; 0x38
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002244:	e2df      	b.n	8002806 <PCD_EP_ISR_Handler+0x5ca>
  {
    wIstr = hpcd->Instance->ISTR;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800224e:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002250:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002252:	b2db      	uxtb	r3, r3
 8002254:	f003 030f 	and.w	r3, r3, #15
 8002258:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 800225c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002260:	2b00      	cmp	r3, #0
 8002262:	f040 8158 	bne.w	8002516 <PCD_EP_ISR_Handler+0x2da>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002266:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002268:	f003 0310 	and.w	r3, r3, #16
 800226c:	2b00      	cmp	r3, #0
 800226e:	d152      	bne.n	8002316 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	881b      	ldrh	r3, [r3, #0]
 8002276:	b29b      	uxth	r3, r3
 8002278:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800227c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002280:	81fb      	strh	r3, [r7, #14]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	89fb      	ldrh	r3, [r7, #14]
 8002288:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800228c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002290:	b29b      	uxth	r3, r3
 8002292:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	3328      	adds	r3, #40	; 0x28
 8002298:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	461a      	mov	r2, r3
 80022a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	4413      	add	r3, r2
 80022ae:	3302      	adds	r3, #2
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	6812      	ldr	r2, [r2, #0]
 80022b6:	4413      	add	r3, r2
 80022b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022bc:	881b      	ldrh	r3, [r3, #0]
 80022be:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80022c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80022c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c8:	695a      	ldr	r2, [r3, #20]
 80022ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	441a      	add	r2, r3
 80022d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d2:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80022d4:	2100      	movs	r1, #0
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f005 f98f 	bl	80075fa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	f000 828e 	beq.w	8002806 <PCD_EP_ISR_Handler+0x5ca>
 80022ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ec:	699b      	ldr	r3, [r3, #24]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	f040 8289 	bne.w	8002806 <PCD_EP_ISR_Handler+0x5ca>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002300:	b2da      	uxtb	r2, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	b292      	uxth	r2, r2
 8002308:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2200      	movs	r2, #0
 8002310:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002314:	e277      	b.n	8002806 <PCD_EP_ISR_Handler+0x5ca>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800231c:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	881b      	ldrh	r3, [r3, #0]
 8002324:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002326:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002328:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800232c:	2b00      	cmp	r3, #0
 800232e:	d034      	beq.n	800239a <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002338:	b29b      	uxth	r3, r3
 800233a:	461a      	mov	r2, r3
 800233c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	00db      	lsls	r3, r3, #3
 8002342:	4413      	add	r3, r2
 8002344:	3306      	adds	r3, #6
 8002346:	005b      	lsls	r3, r3, #1
 8002348:	687a      	ldr	r2, [r7, #4]
 800234a:	6812      	ldr	r2, [r2, #0]
 800234c:	4413      	add	r3, r2
 800234e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002352:	881b      	ldrh	r3, [r3, #0]
 8002354:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800235a:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6818      	ldr	r0, [r3, #0]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8002366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002368:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800236a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800236c:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800236e:	b29b      	uxth	r3, r3
 8002370:	f003 fb48 	bl	8005a04 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	881b      	ldrh	r3, [r3, #0]
 800237a:	b29a      	uxth	r2, r3
 800237c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002380:	4013      	ands	r3, r2
 8002382:	823b      	strh	r3, [r7, #16]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	8a3a      	ldrh	r2, [r7, #16]
 800238a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800238e:	b292      	uxth	r2, r2
 8002390:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002392:	6878      	ldr	r0, [r7, #4]
 8002394:	f005 f904 	bl	80075a0 <HAL_PCD_SetupStageCallback>
 8002398:	e235      	b.n	8002806 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800239a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800239e:	2b00      	cmp	r3, #0
 80023a0:	f280 8231 	bge.w	8002806 <PCD_EP_ISR_Handler+0x5ca>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	881b      	ldrh	r3, [r3, #0]
 80023aa:	b29a      	uxth	r2, r3
 80023ac:	f640 738f 	movw	r3, #3983	; 0xf8f
 80023b0:	4013      	ands	r3, r2
 80023b2:	83bb      	strh	r3, [r7, #28]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	8bba      	ldrh	r2, [r7, #28]
 80023ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80023be:	b292      	uxth	r2, r2
 80023c0:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80023ca:	b29b      	uxth	r3, r3
 80023cc:	461a      	mov	r2, r3
 80023ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	00db      	lsls	r3, r3, #3
 80023d4:	4413      	add	r3, r2
 80023d6:	3306      	adds	r3, #6
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	6812      	ldr	r2, [r2, #0]
 80023de:	4413      	add	r3, r2
 80023e0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80023e4:	881b      	ldrh	r3, [r3, #0]
 80023e6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80023ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ec:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80023ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f0:	69db      	ldr	r3, [r3, #28]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d019      	beq.n	800242a <PCD_EP_ISR_Handler+0x1ee>
 80023f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f8:	695b      	ldr	r3, [r3, #20]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d015      	beq.n	800242a <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6818      	ldr	r0, [r3, #0]
 8002402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002404:	6959      	ldr	r1, [r3, #20]
 8002406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002408:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800240a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800240e:	b29b      	uxth	r3, r3
 8002410:	f003 faf8 	bl	8005a04 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002416:	695a      	ldr	r2, [r3, #20]
 8002418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241a:	69db      	ldr	r3, [r3, #28]
 800241c:	441a      	add	r2, r3
 800241e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002420:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002422:	2100      	movs	r1, #0
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	f005 f8cd 	bl	80075c4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	61bb      	str	r3, [r7, #24]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002438:	b29b      	uxth	r3, r3
 800243a:	461a      	mov	r2, r3
 800243c:	69bb      	ldr	r3, [r7, #24]
 800243e:	4413      	add	r3, r2
 8002440:	61bb      	str	r3, [r7, #24]
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002448:	617b      	str	r3, [r7, #20]
 800244a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244c:	691b      	ldr	r3, [r3, #16]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d112      	bne.n	8002478 <PCD_EP_ISR_Handler+0x23c>
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	881b      	ldrh	r3, [r3, #0]
 8002456:	b29b      	uxth	r3, r3
 8002458:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800245c:	b29a      	uxth	r2, r3
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	801a      	strh	r2, [r3, #0]
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	881b      	ldrh	r3, [r3, #0]
 8002466:	b29b      	uxth	r3, r3
 8002468:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800246c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002470:	b29a      	uxth	r2, r3
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	801a      	strh	r2, [r3, #0]
 8002476:	e02f      	b.n	80024d8 <PCD_EP_ISR_Handler+0x29c>
 8002478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800247a:	691b      	ldr	r3, [r3, #16]
 800247c:	2b3e      	cmp	r3, #62	; 0x3e
 800247e:	d813      	bhi.n	80024a8 <PCD_EP_ISR_Handler+0x26c>
 8002480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002482:	691b      	ldr	r3, [r3, #16]
 8002484:	085b      	lsrs	r3, r3, #1
 8002486:	633b      	str	r3, [r7, #48]	; 0x30
 8002488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248a:	691b      	ldr	r3, [r3, #16]
 800248c:	f003 0301 	and.w	r3, r3, #1
 8002490:	2b00      	cmp	r3, #0
 8002492:	d002      	beq.n	800249a <PCD_EP_ISR_Handler+0x25e>
 8002494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002496:	3301      	adds	r3, #1
 8002498:	633b      	str	r3, [r7, #48]	; 0x30
 800249a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800249c:	b29b      	uxth	r3, r3
 800249e:	029b      	lsls	r3, r3, #10
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	801a      	strh	r2, [r3, #0]
 80024a6:	e017      	b.n	80024d8 <PCD_EP_ISR_Handler+0x29c>
 80024a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024aa:	691b      	ldr	r3, [r3, #16]
 80024ac:	095b      	lsrs	r3, r3, #5
 80024ae:	633b      	str	r3, [r7, #48]	; 0x30
 80024b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b2:	691b      	ldr	r3, [r3, #16]
 80024b4:	f003 031f 	and.w	r3, r3, #31
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d102      	bne.n	80024c2 <PCD_EP_ISR_Handler+0x286>
 80024bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024be:	3b01      	subs	r3, #1
 80024c0:	633b      	str	r3, [r7, #48]	; 0x30
 80024c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024c4:	b29b      	uxth	r3, r3
 80024c6:	029b      	lsls	r3, r3, #10
 80024c8:	b29b      	uxth	r3, r3
 80024ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80024ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80024d2:	b29a      	uxth	r2, r3
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	881b      	ldrh	r3, [r3, #0]
 80024de:	b29b      	uxth	r3, r3
 80024e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024e8:	827b      	strh	r3, [r7, #18]
 80024ea:	8a7b      	ldrh	r3, [r7, #18]
 80024ec:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80024f0:	827b      	strh	r3, [r7, #18]
 80024f2:	8a7b      	ldrh	r3, [r7, #18]
 80024f4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80024f8:	827b      	strh	r3, [r7, #18]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	8a7b      	ldrh	r3, [r7, #18]
 8002500:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002504:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002508:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800250c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002510:	b29b      	uxth	r3, r3
 8002512:	8013      	strh	r3, [r2, #0]
 8002514:	e177      	b.n	8002806 <PCD_EP_ISR_Handler+0x5ca>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	461a      	mov	r2, r3
 800251c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	4413      	add	r3, r2
 8002524:	881b      	ldrh	r3, [r3, #0]
 8002526:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002528:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800252c:	2b00      	cmp	r3, #0
 800252e:	f280 80ea 	bge.w	8002706 <PCD_EP_ISR_Handler+0x4ca>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	461a      	mov	r2, r3
 8002538:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	4413      	add	r3, r2
 8002540:	881b      	ldrh	r3, [r3, #0]
 8002542:	b29a      	uxth	r2, r3
 8002544:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002548:	4013      	ands	r3, r2
 800254a:	853b      	strh	r3, [r7, #40]	; 0x28
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	461a      	mov	r2, r3
 8002552:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	4413      	add	r3, r2
 800255a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800255c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002560:	b292      	uxth	r2, r2
 8002562:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002564:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8002568:	4613      	mov	r3, r2
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	4413      	add	r3, r2
 800256e:	00db      	lsls	r3, r3, #3
 8002570:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002574:	687a      	ldr	r2, [r7, #4]
 8002576:	4413      	add	r3, r2
 8002578:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800257a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800257c:	7b1b      	ldrb	r3, [r3, #12]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d122      	bne.n	80025c8 <PCD_EP_ISR_Handler+0x38c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800258a:	b29b      	uxth	r3, r3
 800258c:	461a      	mov	r2, r3
 800258e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	00db      	lsls	r3, r3, #3
 8002594:	4413      	add	r3, r2
 8002596:	3306      	adds	r3, #6
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	6812      	ldr	r2, [r2, #0]
 800259e:	4413      	add	r3, r2
 80025a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80025a4:	881b      	ldrh	r3, [r3, #0]
 80025a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025aa:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 80025ac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	f000 8087 	beq.w	80026c2 <PCD_EP_ISR_Handler+0x486>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6818      	ldr	r0, [r3, #0]
 80025b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ba:	6959      	ldr	r1, [r3, #20]
 80025bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025be:	88da      	ldrh	r2, [r3, #6]
 80025c0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80025c2:	f003 fa1f 	bl	8005a04 <USB_ReadPMA>
 80025c6:	e07c      	b.n	80026c2 <PCD_EP_ISR_Handler+0x486>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80025c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ca:	78db      	ldrb	r3, [r3, #3]
 80025cc:	2b02      	cmp	r3, #2
 80025ce:	d108      	bne.n	80025e2 <PCD_EP_ISR_Handler+0x3a6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80025d0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80025d2:	461a      	mov	r2, r3
 80025d4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f000 f923 	bl	8002822 <HAL_PCD_EP_DB_Receive>
 80025dc:	4603      	mov	r3, r0
 80025de:	86fb      	strh	r3, [r7, #54]	; 0x36
 80025e0:	e06f      	b.n	80026c2 <PCD_EP_ISR_Handler+0x486>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	461a      	mov	r2, r3
 80025e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	4413      	add	r3, r2
 80025f0:	881b      	ldrh	r3, [r3, #0]
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80025f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025fc:	847b      	strh	r3, [r7, #34]	; 0x22
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	461a      	mov	r2, r3
 8002604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	441a      	add	r2, r3
 800260c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800260e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002612:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002616:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800261a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800261e:	b29b      	uxth	r3, r3
 8002620:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	461a      	mov	r2, r3
 8002628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	4413      	add	r3, r2
 8002630:	881b      	ldrh	r3, [r3, #0]
 8002632:	b29b      	uxth	r3, r3
 8002634:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002638:	2b00      	cmp	r3, #0
 800263a:	d021      	beq.n	8002680 <PCD_EP_ISR_Handler+0x444>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002644:	b29b      	uxth	r3, r3
 8002646:	461a      	mov	r2, r3
 8002648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	00db      	lsls	r3, r3, #3
 800264e:	4413      	add	r3, r2
 8002650:	3302      	adds	r3, #2
 8002652:	005b      	lsls	r3, r3, #1
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	6812      	ldr	r2, [r2, #0]
 8002658:	4413      	add	r3, r2
 800265a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800265e:	881b      	ldrh	r3, [r3, #0]
 8002660:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002664:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8002666:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002668:	2b00      	cmp	r3, #0
 800266a:	d02a      	beq.n	80026c2 <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6818      	ldr	r0, [r3, #0]
 8002670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002672:	6959      	ldr	r1, [r3, #20]
 8002674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002676:	891a      	ldrh	r2, [r3, #8]
 8002678:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800267a:	f003 f9c3 	bl	8005a04 <USB_ReadPMA>
 800267e:	e020      	b.n	80026c2 <PCD_EP_ISR_Handler+0x486>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002688:	b29b      	uxth	r3, r3
 800268a:	461a      	mov	r2, r3
 800268c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	00db      	lsls	r3, r3, #3
 8002692:	4413      	add	r3, r2
 8002694:	3306      	adds	r3, #6
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	6812      	ldr	r2, [r2, #0]
 800269c:	4413      	add	r3, r2
 800269e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80026a2:	881b      	ldrh	r3, [r3, #0]
 80026a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026a8:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80026aa:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d008      	beq.n	80026c2 <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6818      	ldr	r0, [r3, #0]
 80026b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b6:	6959      	ldr	r1, [r3, #20]
 80026b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ba:	895a      	ldrh	r2, [r3, #10]
 80026bc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80026be:	f003 f9a1 	bl	8005a04 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80026c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c4:	69da      	ldr	r2, [r3, #28]
 80026c6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80026c8:	441a      	add	r2, r3
 80026ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026cc:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80026ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d0:	695a      	ldr	r2, [r3, #20]
 80026d2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80026d4:	441a      	add	r2, r3
 80026d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d8:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80026da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026dc:	699b      	ldr	r3, [r3, #24]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d004      	beq.n	80026ec <PCD_EP_ISR_Handler+0x4b0>
 80026e2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80026e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e6:	691b      	ldr	r3, [r3, #16]
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d206      	bcs.n	80026fa <PCD_EP_ISR_Handler+0x4be>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80026ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	4619      	mov	r1, r3
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f004 ff66 	bl	80075c4 <HAL_PCD_DataOutStageCallback>
 80026f8:	e005      	b.n	8002706 <PCD_EP_ISR_Handler+0x4ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002700:	4618      	mov	r0, r3
 8002702:	f001 fedd 	bl	80044c0 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002706:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002708:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800270c:	2b00      	cmp	r3, #0
 800270e:	d07a      	beq.n	8002806 <PCD_EP_ISR_Handler+0x5ca>
      {
        ep = &hpcd->IN_ep[epindex];
 8002710:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002714:	1c5a      	adds	r2, r3, #1
 8002716:	4613      	mov	r3, r2
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	4413      	add	r3, r2
 800271c:	00db      	lsls	r3, r3, #3
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	4413      	add	r3, r2
 8002722:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	461a      	mov	r2, r3
 800272a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	4413      	add	r3, r2
 8002732:	881b      	ldrh	r3, [r3, #0]
 8002734:	b29b      	uxth	r3, r3
 8002736:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800273a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800273e:	843b      	strh	r3, [r7, #32]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	461a      	mov	r2, r3
 8002746:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	441a      	add	r2, r3
 800274e:	8c3b      	ldrh	r3, [r7, #32]
 8002750:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002754:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002758:	b29b      	uxth	r3, r3
 800275a:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 800275c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275e:	78db      	ldrb	r3, [r3, #3]
 8002760:	2b02      	cmp	r3, #2
 8002762:	d108      	bne.n	8002776 <PCD_EP_ISR_Handler+0x53a>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8002764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002766:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 8002768:	2b02      	cmp	r3, #2
 800276a:	d146      	bne.n	80027fa <PCD_EP_ISR_Handler+0x5be>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 800276c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800276e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002772:	2b00      	cmp	r3, #0
 8002774:	d141      	bne.n	80027fa <PCD_EP_ISR_Handler+0x5be>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800277e:	b29b      	uxth	r3, r3
 8002780:	461a      	mov	r2, r3
 8002782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	00db      	lsls	r3, r3, #3
 8002788:	4413      	add	r3, r2
 800278a:	3302      	adds	r3, #2
 800278c:	005b      	lsls	r3, r3, #1
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	6812      	ldr	r2, [r2, #0]
 8002792:	4413      	add	r3, r2
 8002794:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002798:	881b      	ldrh	r3, [r3, #0]
 800279a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800279e:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 80027a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a2:	699a      	ldr	r2, [r3, #24]
 80027a4:	8bfb      	ldrh	r3, [r7, #30]
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d906      	bls.n	80027b8 <PCD_EP_ISR_Handler+0x57c>
          {
            ep->xfer_len -= TxByteNbre;
 80027aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ac:	699a      	ldr	r2, [r3, #24]
 80027ae:	8bfb      	ldrh	r3, [r7, #30]
 80027b0:	1ad2      	subs	r2, r2, r3
 80027b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b4:	619a      	str	r2, [r3, #24]
 80027b6:	e002      	b.n	80027be <PCD_EP_ISR_Handler+0x582>
          }
          else
          {
            ep->xfer_len = 0U;
 80027b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ba:	2200      	movs	r2, #0
 80027bc:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 80027be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c0:	699b      	ldr	r3, [r3, #24]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d106      	bne.n	80027d4 <PCD_EP_ISR_Handler+0x598>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80027c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	4619      	mov	r1, r3
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f004 ff14 	bl	80075fa <HAL_PCD_DataInStageCallback>
 80027d2:	e018      	b.n	8002806 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 80027d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d6:	695a      	ldr	r2, [r3, #20]
 80027d8:	8bfb      	ldrh	r3, [r7, #30]
 80027da:	441a      	add	r2, r3
 80027dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027de:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 80027e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e2:	69da      	ldr	r2, [r3, #28]
 80027e4:	8bfb      	ldrh	r3, [r7, #30]
 80027e6:	441a      	add	r2, r3
 80027e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ea:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80027f2:	4618      	mov	r0, r3
 80027f4:	f001 fe64 	bl	80044c0 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 80027f8:	e005      	b.n	8002806 <PCD_EP_ISR_Handler+0x5ca>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80027fa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80027fc:	461a      	mov	r2, r3
 80027fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f000 f91b 	bl	8002a3c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800280e:	b29b      	uxth	r3, r3
 8002810:	b21b      	sxth	r3, r3
 8002812:	2b00      	cmp	r3, #0
 8002814:	f6ff ad17 	blt.w	8002246 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002818:	2300      	movs	r3, #0
}
 800281a:	4618      	mov	r0, r3
 800281c:	3738      	adds	r7, #56	; 0x38
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}

08002822 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002822:	b580      	push	{r7, lr}
 8002824:	b088      	sub	sp, #32
 8002826:	af00      	add	r7, sp, #0
 8002828:	60f8      	str	r0, [r7, #12]
 800282a:	60b9      	str	r1, [r7, #8]
 800282c:	4613      	mov	r3, r2
 800282e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002830:	88fb      	ldrh	r3, [r7, #6]
 8002832:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d07e      	beq.n	8002938 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002842:	b29b      	uxth	r3, r3
 8002844:	461a      	mov	r2, r3
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	00db      	lsls	r3, r3, #3
 800284c:	4413      	add	r3, r2
 800284e:	3302      	adds	r3, #2
 8002850:	005b      	lsls	r3, r3, #1
 8002852:	68fa      	ldr	r2, [r7, #12]
 8002854:	6812      	ldr	r2, [r2, #0]
 8002856:	4413      	add	r3, r2
 8002858:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800285c:	881b      	ldrh	r3, [r3, #0]
 800285e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002862:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	699a      	ldr	r2, [r3, #24]
 8002868:	8b7b      	ldrh	r3, [r7, #26]
 800286a:	429a      	cmp	r2, r3
 800286c:	d306      	bcc.n	800287c <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	699a      	ldr	r2, [r3, #24]
 8002872:	8b7b      	ldrh	r3, [r7, #26]
 8002874:	1ad2      	subs	r2, r2, r3
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	619a      	str	r2, [r3, #24]
 800287a:	e002      	b.n	8002882 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	2200      	movs	r2, #0
 8002880:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	699b      	ldr	r3, [r3, #24]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d123      	bne.n	80028d2 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	461a      	mov	r2, r3
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	4413      	add	r3, r2
 8002898:	881b      	ldrh	r3, [r3, #0]
 800289a:	b29b      	uxth	r3, r3
 800289c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80028a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028a4:	833b      	strh	r3, [r7, #24]
 80028a6:	8b3b      	ldrh	r3, [r7, #24]
 80028a8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80028ac:	833b      	strh	r3, [r7, #24]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	461a      	mov	r2, r3
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	441a      	add	r2, r3
 80028bc:	8b3b      	ldrh	r3, [r7, #24]
 80028be:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80028c2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80028c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80028d2:	88fb      	ldrh	r3, [r7, #6]
 80028d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d01f      	beq.n	800291c <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	461a      	mov	r2, r3
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	4413      	add	r3, r2
 80028ea:	881b      	ldrh	r3, [r3, #0]
 80028ec:	b29b      	uxth	r3, r3
 80028ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80028f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028f6:	82fb      	strh	r3, [r7, #22]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	461a      	mov	r2, r3
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	441a      	add	r2, r3
 8002906:	8afb      	ldrh	r3, [r7, #22]
 8002908:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800290c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002910:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002914:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002918:	b29b      	uxth	r3, r3
 800291a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800291c:	8b7b      	ldrh	r3, [r7, #26]
 800291e:	2b00      	cmp	r3, #0
 8002920:	f000 8087 	beq.w	8002a32 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	6818      	ldr	r0, [r3, #0]
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	6959      	ldr	r1, [r3, #20]
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	891a      	ldrh	r2, [r3, #8]
 8002930:	8b7b      	ldrh	r3, [r7, #26]
 8002932:	f003 f867 	bl	8005a04 <USB_ReadPMA>
 8002936:	e07c      	b.n	8002a32 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002940:	b29b      	uxth	r3, r3
 8002942:	461a      	mov	r2, r3
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	00db      	lsls	r3, r3, #3
 800294a:	4413      	add	r3, r2
 800294c:	3306      	adds	r3, #6
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	68fa      	ldr	r2, [r7, #12]
 8002952:	6812      	ldr	r2, [r2, #0]
 8002954:	4413      	add	r3, r2
 8002956:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800295a:	881b      	ldrh	r3, [r3, #0]
 800295c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002960:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	699a      	ldr	r2, [r3, #24]
 8002966:	8b7b      	ldrh	r3, [r7, #26]
 8002968:	429a      	cmp	r2, r3
 800296a:	d306      	bcc.n	800297a <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	699a      	ldr	r2, [r3, #24]
 8002970:	8b7b      	ldrh	r3, [r7, #26]
 8002972:	1ad2      	subs	r2, r2, r3
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	619a      	str	r2, [r3, #24]
 8002978:	e002      	b.n	8002980 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	2200      	movs	r2, #0
 800297e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	699b      	ldr	r3, [r3, #24]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d123      	bne.n	80029d0 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	461a      	mov	r2, r3
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	781b      	ldrb	r3, [r3, #0]
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	4413      	add	r3, r2
 8002996:	881b      	ldrh	r3, [r3, #0]
 8002998:	b29b      	uxth	r3, r3
 800299a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800299e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029a2:	83fb      	strh	r3, [r7, #30]
 80029a4:	8bfb      	ldrh	r3, [r7, #30]
 80029a6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80029aa:	83fb      	strh	r3, [r7, #30]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	461a      	mov	r2, r3
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	441a      	add	r2, r3
 80029ba:	8bfb      	ldrh	r3, [r7, #30]
 80029bc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80029c0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80029c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80029d0:	88fb      	ldrh	r3, [r7, #6]
 80029d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d11f      	bne.n	8002a1a <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	461a      	mov	r2, r3
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	4413      	add	r3, r2
 80029e8:	881b      	ldrh	r3, [r3, #0]
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80029f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029f4:	83bb      	strh	r3, [r7, #28]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	461a      	mov	r2, r3
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	441a      	add	r2, r3
 8002a04:	8bbb      	ldrh	r3, [r7, #28]
 8002a06:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002a0a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002a0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a12:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002a1a:	8b7b      	ldrh	r3, [r7, #26]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d008      	beq.n	8002a32 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6818      	ldr	r0, [r3, #0]
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	6959      	ldr	r1, [r3, #20]
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	895a      	ldrh	r2, [r3, #10]
 8002a2c:	8b7b      	ldrh	r3, [r7, #26]
 8002a2e:	f002 ffe9 	bl	8005a04 <USB_ReadPMA>
    }
  }

  return count;
 8002a32:	8b7b      	ldrh	r3, [r7, #26]
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3720      	adds	r7, #32
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b092      	sub	sp, #72	; 0x48
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	4613      	mov	r3, r2
 8002a48:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002a4a:	88fb      	ldrh	r3, [r7, #6]
 8002a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	f000 8132 	beq.w	8002cba <HAL_PCD_EP_DB_Transmit+0x27e>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	461a      	mov	r2, r3
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	00db      	lsls	r3, r3, #3
 8002a68:	4413      	add	r3, r2
 8002a6a:	3302      	adds	r3, #2
 8002a6c:	005b      	lsls	r3, r3, #1
 8002a6e:	68fa      	ldr	r2, [r7, #12]
 8002a70:	6812      	ldr	r2, [r2, #0]
 8002a72:	4413      	add	r3, r2
 8002a74:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002a78:	881b      	ldrh	r3, [r3, #0]
 8002a7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a7e:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len > TxByteNbre)
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	699a      	ldr	r2, [r3, #24]
 8002a84:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d906      	bls.n	8002a98 <HAL_PCD_EP_DB_Transmit+0x5c>
    {
      ep->xfer_len -= TxByteNbre;
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	699a      	ldr	r2, [r3, #24]
 8002a8e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002a90:	1ad2      	subs	r2, r2, r3
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	619a      	str	r2, [r3, #24]
 8002a96:	e002      	b.n	8002a9e <HAL_PCD_EP_DB_Transmit+0x62>
    }
    else
    {
      ep->xfer_len = 0U;
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d12c      	bne.n	8002b00 <HAL_PCD_EP_DB_Transmit+0xc4>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	4619      	mov	r1, r3
 8002aac:	68f8      	ldr	r0, [r7, #12]
 8002aae:	f004 fda4 	bl	80075fa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002ab2:	88fb      	ldrh	r3, [r7, #6]
 8002ab4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f000 822f 	beq.w	8002f1c <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	4413      	add	r3, r2
 8002acc:	881b      	ldrh	r3, [r3, #0]
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ad4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ad8:	827b      	strh	r3, [r7, #18]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	461a      	mov	r2, r3
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	441a      	add	r2, r3
 8002ae8:	8a7b      	ldrh	r3, [r7, #18]
 8002aea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002aee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002af2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002af6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	8013      	strh	r3, [r2, #0]
 8002afe:	e20d      	b.n	8002f1c <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002b00:	88fb      	ldrh	r3, [r7, #6]
 8002b02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d01f      	beq.n	8002b4a <HAL_PCD_EP_DB_Transmit+0x10e>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	461a      	mov	r2, r3
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	4413      	add	r3, r2
 8002b18:	881b      	ldrh	r3, [r3, #0]
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b24:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	461a      	mov	r2, r3
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	441a      	add	r2, r3
 8002b34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002b36:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002b3a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002b3e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b46:	b29b      	uxth	r3, r3
 8002b48:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	f040 81e3 	bne.w	8002f1c <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	695a      	ldr	r2, [r3, #20]
 8002b5a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002b5c:	441a      	add	r2, r3
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	69da      	ldr	r2, [r3, #28]
 8002b66:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002b68:	441a      	add	r2, r3
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	6a1a      	ldr	r2, [r3, #32]
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	691b      	ldr	r3, [r3, #16]
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d309      	bcc.n	8002b8e <HAL_PCD_EP_DB_Transmit+0x152>
        {
          len = ep->maxpacket;
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	691b      	ldr	r3, [r3, #16]
 8002b7e:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	6a1a      	ldr	r2, [r3, #32]
 8002b84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b86:	1ad2      	subs	r2, r2, r3
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	621a      	str	r2, [r3, #32]
 8002b8c:	e014      	b.n	8002bb8 <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else if (ep->xfer_len_db == 0U)
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	6a1b      	ldr	r3, [r3, #32]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d106      	bne.n	8002ba4 <HAL_PCD_EP_DB_Transmit+0x168>
        {
          len = TxByteNbre;
 8002b96:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002b98:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002ba2:	e009      	b.n	8002bb8 <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	6a1b      	ldr	r3, [r3, #32]
 8002bb0:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	785b      	ldrb	r3, [r3, #1]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d155      	bne.n	8002c6c <HAL_PCD_EP_DB_Transmit+0x230>
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	61bb      	str	r3, [r7, #24]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	4413      	add	r3, r2
 8002bd6:	61bb      	str	r3, [r7, #24]
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	011a      	lsls	r2, r3, #4
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	4413      	add	r3, r2
 8002be2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002be6:	617b      	str	r3, [r7, #20]
 8002be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d112      	bne.n	8002c14 <HAL_PCD_EP_DB_Transmit+0x1d8>
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	881b      	ldrh	r3, [r3, #0]
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002bf8:	b29a      	uxth	r2, r3
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	801a      	strh	r2, [r3, #0]
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	881b      	ldrh	r3, [r3, #0]
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c0c:	b29a      	uxth	r2, r3
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	801a      	strh	r2, [r3, #0]
 8002c12:	e047      	b.n	8002ca4 <HAL_PCD_EP_DB_Transmit+0x268>
 8002c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c16:	2b3e      	cmp	r3, #62	; 0x3e
 8002c18:	d811      	bhi.n	8002c3e <HAL_PCD_EP_DB_Transmit+0x202>
 8002c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c1c:	085b      	lsrs	r3, r3, #1
 8002c1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c22:	f003 0301 	and.w	r3, r3, #1
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d002      	beq.n	8002c30 <HAL_PCD_EP_DB_Transmit+0x1f4>
 8002c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	029b      	lsls	r3, r3, #10
 8002c36:	b29a      	uxth	r2, r3
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	801a      	strh	r2, [r3, #0]
 8002c3c:	e032      	b.n	8002ca4 <HAL_PCD_EP_DB_Transmit+0x268>
 8002c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c40:	095b      	lsrs	r3, r3, #5
 8002c42:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c46:	f003 031f 	and.w	r3, r3, #31
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d102      	bne.n	8002c54 <HAL_PCD_EP_DB_Transmit+0x218>
 8002c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c50:	3b01      	subs	r3, #1
 8002c52:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c56:	b29b      	uxth	r3, r3
 8002c58:	029b      	lsls	r3, r3, #10
 8002c5a:	b29b      	uxth	r3, r3
 8002c5c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c60:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c64:	b29a      	uxth	r2, r3
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	801a      	strh	r2, [r3, #0]
 8002c6a:	e01b      	b.n	8002ca4 <HAL_PCD_EP_DB_Transmit+0x268>
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	785b      	ldrb	r3, [r3, #1]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d117      	bne.n	8002ca4 <HAL_PCD_EP_DB_Transmit+0x268>
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	623b      	str	r3, [r7, #32]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	461a      	mov	r2, r3
 8002c86:	6a3b      	ldr	r3, [r7, #32]
 8002c88:	4413      	add	r3, r2
 8002c8a:	623b      	str	r3, [r7, #32]
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	011a      	lsls	r2, r3, #4
 8002c92:	6a3b      	ldr	r3, [r7, #32]
 8002c94:	4413      	add	r3, r2
 8002c96:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002c9a:	61fb      	str	r3, [r7, #28]
 8002c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c9e:	b29a      	uxth	r2, r3
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6818      	ldr	r0, [r3, #0]
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	6959      	ldr	r1, [r3, #20]
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	891a      	ldrh	r2, [r3, #8]
 8002cb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cb2:	b29b      	uxth	r3, r3
 8002cb4:	f002 fe62 	bl	800597c <USB_WritePMA>
 8002cb8:	e130      	b.n	8002f1c <HAL_PCD_EP_DB_Transmit+0x4e0>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002cc2:	b29b      	uxth	r3, r3
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	781b      	ldrb	r3, [r3, #0]
 8002cca:	00db      	lsls	r3, r3, #3
 8002ccc:	4413      	add	r3, r2
 8002cce:	3306      	adds	r3, #6
 8002cd0:	005b      	lsls	r3, r3, #1
 8002cd2:	68fa      	ldr	r2, [r7, #12]
 8002cd4:	6812      	ldr	r2, [r2, #0]
 8002cd6:	4413      	add	r3, r2
 8002cd8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002cdc:	881b      	ldrh	r3, [r3, #0]
 8002cde:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ce2:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len >= TxByteNbre)
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	699a      	ldr	r2, [r3, #24]
 8002ce8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d306      	bcc.n	8002cfc <HAL_PCD_EP_DB_Transmit+0x2c0>
    {
      ep->xfer_len -= TxByteNbre;
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	699a      	ldr	r2, [r3, #24]
 8002cf2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002cf4:	1ad2      	subs	r2, r2, r3
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	619a      	str	r2, [r3, #24]
 8002cfa:	e002      	b.n	8002d02 <HAL_PCD_EP_DB_Transmit+0x2c6>
    }
    else
    {
      ep->xfer_len = 0U;
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	699b      	ldr	r3, [r3, #24]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d12c      	bne.n	8002d64 <HAL_PCD_EP_DB_Transmit+0x328>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	4619      	mov	r1, r3
 8002d10:	68f8      	ldr	r0, [r7, #12]
 8002d12:	f004 fc72 	bl	80075fa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002d16:	88fb      	ldrh	r3, [r7, #6]
 8002d18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f040 80fd 	bne.w	8002f1c <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	461a      	mov	r2, r3
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	781b      	ldrb	r3, [r3, #0]
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	4413      	add	r3, r2
 8002d30:	881b      	ldrh	r3, [r3, #0]
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d3c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	461a      	mov	r2, r3
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	441a      	add	r2, r3
 8002d4c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002d4e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002d52:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002d56:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002d5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d5e:	b29b      	uxth	r3, r3
 8002d60:	8013      	strh	r3, [r2, #0]
 8002d62:	e0db      	b.n	8002f1c <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002d64:	88fb      	ldrh	r3, [r7, #6]
 8002d66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d11f      	bne.n	8002dae <HAL_PCD_EP_DB_Transmit+0x372>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	461a      	mov	r2, r3
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	4413      	add	r3, r2
 8002d7c:	881b      	ldrh	r3, [r3, #0]
 8002d7e:	b29b      	uxth	r3, r3
 8002d80:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d88:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	461a      	mov	r2, r3
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	441a      	add	r2, r3
 8002d98:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002d9a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002d9e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002da2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002da6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	f040 80b1 	bne.w	8002f1c <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	695a      	ldr	r2, [r3, #20]
 8002dbe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002dc0:	441a      	add	r2, r3
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	69da      	ldr	r2, [r3, #28]
 8002dca:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002dcc:	441a      	add	r2, r3
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	6a1a      	ldr	r2, [r3, #32]
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	691b      	ldr	r3, [r3, #16]
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d309      	bcc.n	8002df2 <HAL_PCD_EP_DB_Transmit+0x3b6>
        {
          len = ep->maxpacket;
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	691b      	ldr	r3, [r3, #16]
 8002de2:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	6a1a      	ldr	r2, [r3, #32]
 8002de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dea:	1ad2      	subs	r2, r2, r3
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	621a      	str	r2, [r3, #32]
 8002df0:	e014      	b.n	8002e1c <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else if (ep->xfer_len_db == 0U)
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	6a1b      	ldr	r3, [r3, #32]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d106      	bne.n	8002e08 <HAL_PCD_EP_DB_Transmit+0x3cc>
        {
          len = TxByteNbre;
 8002dfa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002dfc:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002e06:	e009      	b.n	8002e1c <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else
        {
          len = ep->xfer_len_db;
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	6a1b      	ldr	r3, [r3, #32]
 8002e0c:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	2200      	movs	r2, #0
 8002e12:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	2200      	movs	r2, #0
 8002e18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	637b      	str	r3, [r7, #52]	; 0x34
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	785b      	ldrb	r3, [r3, #1]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d155      	bne.n	8002ed6 <HAL_PCD_EP_DB_Transmit+0x49a>
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	647b      	str	r3, [r7, #68]	; 0x44
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e3e:	4413      	add	r3, r2
 8002e40:	647b      	str	r3, [r7, #68]	; 0x44
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	011a      	lsls	r2, r3, #4
 8002e48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e4a:	4413      	add	r3, r2
 8002e4c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002e50:	643b      	str	r3, [r7, #64]	; 0x40
 8002e52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d112      	bne.n	8002e7e <HAL_PCD_EP_DB_Transmit+0x442>
 8002e58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e5a:	881b      	ldrh	r3, [r3, #0]
 8002e5c:	b29b      	uxth	r3, r3
 8002e5e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002e62:	b29a      	uxth	r2, r3
 8002e64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e66:	801a      	strh	r2, [r3, #0]
 8002e68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e6a:	881b      	ldrh	r3, [r3, #0]
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e76:	b29a      	uxth	r2, r3
 8002e78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e7a:	801a      	strh	r2, [r3, #0]
 8002e7c:	e044      	b.n	8002f08 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8002e7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e80:	2b3e      	cmp	r3, #62	; 0x3e
 8002e82:	d811      	bhi.n	8002ea8 <HAL_PCD_EP_DB_Transmit+0x46c>
 8002e84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e86:	085b      	lsrs	r3, r3, #1
 8002e88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e8c:	f003 0301 	and.w	r3, r3, #1
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d002      	beq.n	8002e9a <HAL_PCD_EP_DB_Transmit+0x45e>
 8002e94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e96:	3301      	adds	r3, #1
 8002e98:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	029b      	lsls	r3, r3, #10
 8002ea0:	b29a      	uxth	r2, r3
 8002ea2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ea4:	801a      	strh	r2, [r3, #0]
 8002ea6:	e02f      	b.n	8002f08 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8002ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eaa:	095b      	lsrs	r3, r3, #5
 8002eac:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eb0:	f003 031f 	and.w	r3, r3, #31
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d102      	bne.n	8002ebe <HAL_PCD_EP_DB_Transmit+0x482>
 8002eb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ebe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	029b      	lsls	r3, r3, #10
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002eca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ece:	b29a      	uxth	r2, r3
 8002ed0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ed2:	801a      	strh	r2, [r3, #0]
 8002ed4:	e018      	b.n	8002f08 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	785b      	ldrb	r3, [r3, #1]
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d114      	bne.n	8002f08 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	461a      	mov	r2, r3
 8002eea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eec:	4413      	add	r3, r2
 8002eee:	637b      	str	r3, [r7, #52]	; 0x34
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	011a      	lsls	r2, r3, #4
 8002ef6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ef8:	4413      	add	r3, r2
 8002efa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002efe:	633b      	str	r3, [r7, #48]	; 0x30
 8002f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f02:	b29a      	uxth	r2, r3
 8002f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f06:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6818      	ldr	r0, [r3, #0]
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	6959      	ldr	r1, [r3, #20]
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	895a      	ldrh	r2, [r3, #10]
 8002f14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	f002 fd30 	bl	800597c <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	461a      	mov	r2, r3
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	4413      	add	r3, r2
 8002f2a:	881b      	ldrh	r3, [r3, #0]
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f36:	823b      	strh	r3, [r7, #16]
 8002f38:	8a3b      	ldrh	r3, [r7, #16]
 8002f3a:	f083 0310 	eor.w	r3, r3, #16
 8002f3e:	823b      	strh	r3, [r7, #16]
 8002f40:	8a3b      	ldrh	r3, [r7, #16]
 8002f42:	f083 0320 	eor.w	r3, r3, #32
 8002f46:	823b      	strh	r3, [r7, #16]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	441a      	add	r2, r3
 8002f56:	8a3b      	ldrh	r3, [r7, #16]
 8002f58:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002f5c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002f60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3748      	adds	r7, #72	; 0x48
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}

08002f76 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8002f76:	b480      	push	{r7}
 8002f78:	b087      	sub	sp, #28
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	60f8      	str	r0, [r7, #12]
 8002f7e:	607b      	str	r3, [r7, #4]
 8002f80:	460b      	mov	r3, r1
 8002f82:	817b      	strh	r3, [r7, #10]
 8002f84:	4613      	mov	r3, r2
 8002f86:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002f88:	897b      	ldrh	r3, [r7, #10]
 8002f8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d00b      	beq.n	8002fac <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f94:	897b      	ldrh	r3, [r7, #10]
 8002f96:	f003 0307 	and.w	r3, r3, #7
 8002f9a:	1c5a      	adds	r2, r3, #1
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	4413      	add	r3, r2
 8002fa2:	00db      	lsls	r3, r3, #3
 8002fa4:	68fa      	ldr	r2, [r7, #12]
 8002fa6:	4413      	add	r3, r2
 8002fa8:	617b      	str	r3, [r7, #20]
 8002faa:	e009      	b.n	8002fc0 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002fac:	897a      	ldrh	r2, [r7, #10]
 8002fae:	4613      	mov	r3, r2
 8002fb0:	009b      	lsls	r3, r3, #2
 8002fb2:	4413      	add	r3, r2
 8002fb4:	00db      	lsls	r3, r3, #3
 8002fb6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	4413      	add	r3, r2
 8002fbe:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002fc0:	893b      	ldrh	r3, [r7, #8]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d107      	bne.n	8002fd6 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	80da      	strh	r2, [r3, #6]
 8002fd4:	e00b      	b.n	8002fee <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	2201      	movs	r2, #1
 8002fda:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	b29a      	uxth	r2, r3
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	0c1b      	lsrs	r3, r3, #16
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8002fee:	2300      	movs	r3, #0
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	371c      	adds	r7, #28
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bc80      	pop	{r7}
 8002ff8:	4770      	bx	lr
	...

08002ffc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b086      	sub	sp, #24
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e26c      	b.n	80034e8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0301 	and.w	r3, r3, #1
 8003016:	2b00      	cmp	r3, #0
 8003018:	f000 8087 	beq.w	800312a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800301c:	4b92      	ldr	r3, [pc, #584]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f003 030c 	and.w	r3, r3, #12
 8003024:	2b04      	cmp	r3, #4
 8003026:	d00c      	beq.n	8003042 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003028:	4b8f      	ldr	r3, [pc, #572]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f003 030c 	and.w	r3, r3, #12
 8003030:	2b08      	cmp	r3, #8
 8003032:	d112      	bne.n	800305a <HAL_RCC_OscConfig+0x5e>
 8003034:	4b8c      	ldr	r3, [pc, #560]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800303c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003040:	d10b      	bne.n	800305a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003042:	4b89      	ldr	r3, [pc, #548]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d06c      	beq.n	8003128 <HAL_RCC_OscConfig+0x12c>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d168      	bne.n	8003128 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e246      	b.n	80034e8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003062:	d106      	bne.n	8003072 <HAL_RCC_OscConfig+0x76>
 8003064:	4b80      	ldr	r3, [pc, #512]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a7f      	ldr	r2, [pc, #508]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 800306a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800306e:	6013      	str	r3, [r2, #0]
 8003070:	e02e      	b.n	80030d0 <HAL_RCC_OscConfig+0xd4>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d10c      	bne.n	8003094 <HAL_RCC_OscConfig+0x98>
 800307a:	4b7b      	ldr	r3, [pc, #492]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a7a      	ldr	r2, [pc, #488]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 8003080:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003084:	6013      	str	r3, [r2, #0]
 8003086:	4b78      	ldr	r3, [pc, #480]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a77      	ldr	r2, [pc, #476]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 800308c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003090:	6013      	str	r3, [r2, #0]
 8003092:	e01d      	b.n	80030d0 <HAL_RCC_OscConfig+0xd4>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800309c:	d10c      	bne.n	80030b8 <HAL_RCC_OscConfig+0xbc>
 800309e:	4b72      	ldr	r3, [pc, #456]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a71      	ldr	r2, [pc, #452]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 80030a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030a8:	6013      	str	r3, [r2, #0]
 80030aa:	4b6f      	ldr	r3, [pc, #444]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a6e      	ldr	r2, [pc, #440]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 80030b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030b4:	6013      	str	r3, [r2, #0]
 80030b6:	e00b      	b.n	80030d0 <HAL_RCC_OscConfig+0xd4>
 80030b8:	4b6b      	ldr	r3, [pc, #428]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a6a      	ldr	r2, [pc, #424]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 80030be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030c2:	6013      	str	r3, [r2, #0]
 80030c4:	4b68      	ldr	r3, [pc, #416]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a67      	ldr	r2, [pc, #412]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 80030ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030ce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d013      	beq.n	8003100 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d8:	f7fd fb84 	bl	80007e4 <HAL_GetTick>
 80030dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030de:	e008      	b.n	80030f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030e0:	f7fd fb80 	bl	80007e4 <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	2b64      	cmp	r3, #100	; 0x64
 80030ec:	d901      	bls.n	80030f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e1fa      	b.n	80034e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030f2:	4b5d      	ldr	r3, [pc, #372]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d0f0      	beq.n	80030e0 <HAL_RCC_OscConfig+0xe4>
 80030fe:	e014      	b.n	800312a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003100:	f7fd fb70 	bl	80007e4 <HAL_GetTick>
 8003104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003106:	e008      	b.n	800311a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003108:	f7fd fb6c 	bl	80007e4 <HAL_GetTick>
 800310c:	4602      	mov	r2, r0
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	2b64      	cmp	r3, #100	; 0x64
 8003114:	d901      	bls.n	800311a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e1e6      	b.n	80034e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800311a:	4b53      	ldr	r3, [pc, #332]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d1f0      	bne.n	8003108 <HAL_RCC_OscConfig+0x10c>
 8003126:	e000      	b.n	800312a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003128:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0302 	and.w	r3, r3, #2
 8003132:	2b00      	cmp	r3, #0
 8003134:	d063      	beq.n	80031fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003136:	4b4c      	ldr	r3, [pc, #304]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f003 030c 	and.w	r3, r3, #12
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00b      	beq.n	800315a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003142:	4b49      	ldr	r3, [pc, #292]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f003 030c 	and.w	r3, r3, #12
 800314a:	2b08      	cmp	r3, #8
 800314c:	d11c      	bne.n	8003188 <HAL_RCC_OscConfig+0x18c>
 800314e:	4b46      	ldr	r3, [pc, #280]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d116      	bne.n	8003188 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800315a:	4b43      	ldr	r3, [pc, #268]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	2b00      	cmp	r3, #0
 8003164:	d005      	beq.n	8003172 <HAL_RCC_OscConfig+0x176>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	691b      	ldr	r3, [r3, #16]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d001      	beq.n	8003172 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e1ba      	b.n	80034e8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003172:	4b3d      	ldr	r3, [pc, #244]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	00db      	lsls	r3, r3, #3
 8003180:	4939      	ldr	r1, [pc, #228]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 8003182:	4313      	orrs	r3, r2
 8003184:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003186:	e03a      	b.n	80031fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	691b      	ldr	r3, [r3, #16]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d020      	beq.n	80031d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003190:	4b36      	ldr	r3, [pc, #216]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003192:	2201      	movs	r2, #1
 8003194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003196:	f7fd fb25 	bl	80007e4 <HAL_GetTick>
 800319a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800319c:	e008      	b.n	80031b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800319e:	f7fd fb21 	bl	80007e4 <HAL_GetTick>
 80031a2:	4602      	mov	r2, r0
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d901      	bls.n	80031b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80031ac:	2303      	movs	r3, #3
 80031ae:	e19b      	b.n	80034e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031b0:	4b2d      	ldr	r3, [pc, #180]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0302 	and.w	r3, r3, #2
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d0f0      	beq.n	800319e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031bc:	4b2a      	ldr	r3, [pc, #168]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	695b      	ldr	r3, [r3, #20]
 80031c8:	00db      	lsls	r3, r3, #3
 80031ca:	4927      	ldr	r1, [pc, #156]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 80031cc:	4313      	orrs	r3, r2
 80031ce:	600b      	str	r3, [r1, #0]
 80031d0:	e015      	b.n	80031fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031d2:	4b26      	ldr	r3, [pc, #152]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031d8:	f7fd fb04 	bl	80007e4 <HAL_GetTick>
 80031dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031de:	e008      	b.n	80031f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031e0:	f7fd fb00 	bl	80007e4 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d901      	bls.n	80031f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e17a      	b.n	80034e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031f2:	4b1d      	ldr	r3, [pc, #116]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0302 	and.w	r3, r3, #2
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d1f0      	bne.n	80031e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0308 	and.w	r3, r3, #8
 8003206:	2b00      	cmp	r3, #0
 8003208:	d03a      	beq.n	8003280 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	699b      	ldr	r3, [r3, #24]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d019      	beq.n	8003246 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003212:	4b17      	ldr	r3, [pc, #92]	; (8003270 <HAL_RCC_OscConfig+0x274>)
 8003214:	2201      	movs	r2, #1
 8003216:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003218:	f7fd fae4 	bl	80007e4 <HAL_GetTick>
 800321c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800321e:	e008      	b.n	8003232 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003220:	f7fd fae0 	bl	80007e4 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b02      	cmp	r3, #2
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e15a      	b.n	80034e8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003232:	4b0d      	ldr	r3, [pc, #52]	; (8003268 <HAL_RCC_OscConfig+0x26c>)
 8003234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003236:	f003 0302 	and.w	r3, r3, #2
 800323a:	2b00      	cmp	r3, #0
 800323c:	d0f0      	beq.n	8003220 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800323e:	2001      	movs	r0, #1
 8003240:	f000 faa8 	bl	8003794 <RCC_Delay>
 8003244:	e01c      	b.n	8003280 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003246:	4b0a      	ldr	r3, [pc, #40]	; (8003270 <HAL_RCC_OscConfig+0x274>)
 8003248:	2200      	movs	r2, #0
 800324a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800324c:	f7fd faca 	bl	80007e4 <HAL_GetTick>
 8003250:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003252:	e00f      	b.n	8003274 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003254:	f7fd fac6 	bl	80007e4 <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	2b02      	cmp	r3, #2
 8003260:	d908      	bls.n	8003274 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e140      	b.n	80034e8 <HAL_RCC_OscConfig+0x4ec>
 8003266:	bf00      	nop
 8003268:	40021000 	.word	0x40021000
 800326c:	42420000 	.word	0x42420000
 8003270:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003274:	4b9e      	ldr	r3, [pc, #632]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 8003276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003278:	f003 0302 	and.w	r3, r3, #2
 800327c:	2b00      	cmp	r3, #0
 800327e:	d1e9      	bne.n	8003254 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0304 	and.w	r3, r3, #4
 8003288:	2b00      	cmp	r3, #0
 800328a:	f000 80a6 	beq.w	80033da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800328e:	2300      	movs	r3, #0
 8003290:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003292:	4b97      	ldr	r3, [pc, #604]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 8003294:	69db      	ldr	r3, [r3, #28]
 8003296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d10d      	bne.n	80032ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800329e:	4b94      	ldr	r3, [pc, #592]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 80032a0:	69db      	ldr	r3, [r3, #28]
 80032a2:	4a93      	ldr	r2, [pc, #588]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 80032a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032a8:	61d3      	str	r3, [r2, #28]
 80032aa:	4b91      	ldr	r3, [pc, #580]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 80032ac:	69db      	ldr	r3, [r3, #28]
 80032ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032b2:	60bb      	str	r3, [r7, #8]
 80032b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032b6:	2301      	movs	r3, #1
 80032b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032ba:	4b8e      	ldr	r3, [pc, #568]	; (80034f4 <HAL_RCC_OscConfig+0x4f8>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d118      	bne.n	80032f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032c6:	4b8b      	ldr	r3, [pc, #556]	; (80034f4 <HAL_RCC_OscConfig+0x4f8>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a8a      	ldr	r2, [pc, #552]	; (80034f4 <HAL_RCC_OscConfig+0x4f8>)
 80032cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032d2:	f7fd fa87 	bl	80007e4 <HAL_GetTick>
 80032d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032d8:	e008      	b.n	80032ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032da:	f7fd fa83 	bl	80007e4 <HAL_GetTick>
 80032de:	4602      	mov	r2, r0
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	2b64      	cmp	r3, #100	; 0x64
 80032e6:	d901      	bls.n	80032ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e0fd      	b.n	80034e8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032ec:	4b81      	ldr	r3, [pc, #516]	; (80034f4 <HAL_RCC_OscConfig+0x4f8>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d0f0      	beq.n	80032da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d106      	bne.n	800330e <HAL_RCC_OscConfig+0x312>
 8003300:	4b7b      	ldr	r3, [pc, #492]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 8003302:	6a1b      	ldr	r3, [r3, #32]
 8003304:	4a7a      	ldr	r2, [pc, #488]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 8003306:	f043 0301 	orr.w	r3, r3, #1
 800330a:	6213      	str	r3, [r2, #32]
 800330c:	e02d      	b.n	800336a <HAL_RCC_OscConfig+0x36e>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d10c      	bne.n	8003330 <HAL_RCC_OscConfig+0x334>
 8003316:	4b76      	ldr	r3, [pc, #472]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 8003318:	6a1b      	ldr	r3, [r3, #32]
 800331a:	4a75      	ldr	r2, [pc, #468]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 800331c:	f023 0301 	bic.w	r3, r3, #1
 8003320:	6213      	str	r3, [r2, #32]
 8003322:	4b73      	ldr	r3, [pc, #460]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 8003324:	6a1b      	ldr	r3, [r3, #32]
 8003326:	4a72      	ldr	r2, [pc, #456]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 8003328:	f023 0304 	bic.w	r3, r3, #4
 800332c:	6213      	str	r3, [r2, #32]
 800332e:	e01c      	b.n	800336a <HAL_RCC_OscConfig+0x36e>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	2b05      	cmp	r3, #5
 8003336:	d10c      	bne.n	8003352 <HAL_RCC_OscConfig+0x356>
 8003338:	4b6d      	ldr	r3, [pc, #436]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 800333a:	6a1b      	ldr	r3, [r3, #32]
 800333c:	4a6c      	ldr	r2, [pc, #432]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 800333e:	f043 0304 	orr.w	r3, r3, #4
 8003342:	6213      	str	r3, [r2, #32]
 8003344:	4b6a      	ldr	r3, [pc, #424]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 8003346:	6a1b      	ldr	r3, [r3, #32]
 8003348:	4a69      	ldr	r2, [pc, #420]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 800334a:	f043 0301 	orr.w	r3, r3, #1
 800334e:	6213      	str	r3, [r2, #32]
 8003350:	e00b      	b.n	800336a <HAL_RCC_OscConfig+0x36e>
 8003352:	4b67      	ldr	r3, [pc, #412]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 8003354:	6a1b      	ldr	r3, [r3, #32]
 8003356:	4a66      	ldr	r2, [pc, #408]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 8003358:	f023 0301 	bic.w	r3, r3, #1
 800335c:	6213      	str	r3, [r2, #32]
 800335e:	4b64      	ldr	r3, [pc, #400]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 8003360:	6a1b      	ldr	r3, [r3, #32]
 8003362:	4a63      	ldr	r2, [pc, #396]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 8003364:	f023 0304 	bic.w	r3, r3, #4
 8003368:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d015      	beq.n	800339e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003372:	f7fd fa37 	bl	80007e4 <HAL_GetTick>
 8003376:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003378:	e00a      	b.n	8003390 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800337a:	f7fd fa33 	bl	80007e4 <HAL_GetTick>
 800337e:	4602      	mov	r2, r0
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	1ad3      	subs	r3, r2, r3
 8003384:	f241 3288 	movw	r2, #5000	; 0x1388
 8003388:	4293      	cmp	r3, r2
 800338a:	d901      	bls.n	8003390 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e0ab      	b.n	80034e8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003390:	4b57      	ldr	r3, [pc, #348]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 8003392:	6a1b      	ldr	r3, [r3, #32]
 8003394:	f003 0302 	and.w	r3, r3, #2
 8003398:	2b00      	cmp	r3, #0
 800339a:	d0ee      	beq.n	800337a <HAL_RCC_OscConfig+0x37e>
 800339c:	e014      	b.n	80033c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800339e:	f7fd fa21 	bl	80007e4 <HAL_GetTick>
 80033a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033a4:	e00a      	b.n	80033bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033a6:	f7fd fa1d 	bl	80007e4 <HAL_GetTick>
 80033aa:	4602      	mov	r2, r0
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d901      	bls.n	80033bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80033b8:	2303      	movs	r3, #3
 80033ba:	e095      	b.n	80034e8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033bc:	4b4c      	ldr	r3, [pc, #304]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 80033be:	6a1b      	ldr	r3, [r3, #32]
 80033c0:	f003 0302 	and.w	r3, r3, #2
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d1ee      	bne.n	80033a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80033c8:	7dfb      	ldrb	r3, [r7, #23]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d105      	bne.n	80033da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033ce:	4b48      	ldr	r3, [pc, #288]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 80033d0:	69db      	ldr	r3, [r3, #28]
 80033d2:	4a47      	ldr	r2, [pc, #284]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 80033d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	69db      	ldr	r3, [r3, #28]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	f000 8081 	beq.w	80034e6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033e4:	4b42      	ldr	r3, [pc, #264]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f003 030c 	and.w	r3, r3, #12
 80033ec:	2b08      	cmp	r3, #8
 80033ee:	d061      	beq.n	80034b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	69db      	ldr	r3, [r3, #28]
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d146      	bne.n	8003486 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033f8:	4b3f      	ldr	r3, [pc, #252]	; (80034f8 <HAL_RCC_OscConfig+0x4fc>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033fe:	f7fd f9f1 	bl	80007e4 <HAL_GetTick>
 8003402:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003404:	e008      	b.n	8003418 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003406:	f7fd f9ed 	bl	80007e4 <HAL_GetTick>
 800340a:	4602      	mov	r2, r0
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	2b02      	cmp	r3, #2
 8003412:	d901      	bls.n	8003418 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e067      	b.n	80034e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003418:	4b35      	ldr	r3, [pc, #212]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003420:	2b00      	cmp	r3, #0
 8003422:	d1f0      	bne.n	8003406 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a1b      	ldr	r3, [r3, #32]
 8003428:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800342c:	d108      	bne.n	8003440 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800342e:	4b30      	ldr	r3, [pc, #192]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	492d      	ldr	r1, [pc, #180]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 800343c:	4313      	orrs	r3, r2
 800343e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003440:	4b2b      	ldr	r3, [pc, #172]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6a19      	ldr	r1, [r3, #32]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003450:	430b      	orrs	r3, r1
 8003452:	4927      	ldr	r1, [pc, #156]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 8003454:	4313      	orrs	r3, r2
 8003456:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003458:	4b27      	ldr	r3, [pc, #156]	; (80034f8 <HAL_RCC_OscConfig+0x4fc>)
 800345a:	2201      	movs	r2, #1
 800345c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800345e:	f7fd f9c1 	bl	80007e4 <HAL_GetTick>
 8003462:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003464:	e008      	b.n	8003478 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003466:	f7fd f9bd 	bl	80007e4 <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	2b02      	cmp	r3, #2
 8003472:	d901      	bls.n	8003478 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e037      	b.n	80034e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003478:	4b1d      	ldr	r3, [pc, #116]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d0f0      	beq.n	8003466 <HAL_RCC_OscConfig+0x46a>
 8003484:	e02f      	b.n	80034e6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003486:	4b1c      	ldr	r3, [pc, #112]	; (80034f8 <HAL_RCC_OscConfig+0x4fc>)
 8003488:	2200      	movs	r2, #0
 800348a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800348c:	f7fd f9aa 	bl	80007e4 <HAL_GetTick>
 8003490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003492:	e008      	b.n	80034a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003494:	f7fd f9a6 	bl	80007e4 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e020      	b.n	80034e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034a6:	4b12      	ldr	r3, [pc, #72]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d1f0      	bne.n	8003494 <HAL_RCC_OscConfig+0x498>
 80034b2:	e018      	b.n	80034e6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	69db      	ldr	r3, [r3, #28]
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d101      	bne.n	80034c0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e013      	b.n	80034e8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80034c0:	4b0b      	ldr	r3, [pc, #44]	; (80034f0 <HAL_RCC_OscConfig+0x4f4>)
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a1b      	ldr	r3, [r3, #32]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d106      	bne.n	80034e2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034de:	429a      	cmp	r2, r3
 80034e0:	d001      	beq.n	80034e6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e000      	b.n	80034e8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80034e6:	2300      	movs	r3, #0
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3718      	adds	r7, #24
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}
 80034f0:	40021000 	.word	0x40021000
 80034f4:	40007000 	.word	0x40007000
 80034f8:	42420060 	.word	0x42420060

080034fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d101      	bne.n	8003510 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	e0d0      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003510:	4b6a      	ldr	r3, [pc, #424]	; (80036bc <HAL_RCC_ClockConfig+0x1c0>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0307 	and.w	r3, r3, #7
 8003518:	683a      	ldr	r2, [r7, #0]
 800351a:	429a      	cmp	r2, r3
 800351c:	d910      	bls.n	8003540 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800351e:	4b67      	ldr	r3, [pc, #412]	; (80036bc <HAL_RCC_ClockConfig+0x1c0>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f023 0207 	bic.w	r2, r3, #7
 8003526:	4965      	ldr	r1, [pc, #404]	; (80036bc <HAL_RCC_ClockConfig+0x1c0>)
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	4313      	orrs	r3, r2
 800352c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800352e:	4b63      	ldr	r3, [pc, #396]	; (80036bc <HAL_RCC_ClockConfig+0x1c0>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0307 	and.w	r3, r3, #7
 8003536:	683a      	ldr	r2, [r7, #0]
 8003538:	429a      	cmp	r2, r3
 800353a:	d001      	beq.n	8003540 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e0b8      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 0302 	and.w	r3, r3, #2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d020      	beq.n	800358e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0304 	and.w	r3, r3, #4
 8003554:	2b00      	cmp	r3, #0
 8003556:	d005      	beq.n	8003564 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003558:	4b59      	ldr	r3, [pc, #356]	; (80036c0 <HAL_RCC_ClockConfig+0x1c4>)
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	4a58      	ldr	r2, [pc, #352]	; (80036c0 <HAL_RCC_ClockConfig+0x1c4>)
 800355e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003562:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0308 	and.w	r3, r3, #8
 800356c:	2b00      	cmp	r3, #0
 800356e:	d005      	beq.n	800357c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003570:	4b53      	ldr	r3, [pc, #332]	; (80036c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	4a52      	ldr	r2, [pc, #328]	; (80036c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003576:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800357a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800357c:	4b50      	ldr	r3, [pc, #320]	; (80036c0 <HAL_RCC_ClockConfig+0x1c4>)
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	494d      	ldr	r1, [pc, #308]	; (80036c0 <HAL_RCC_ClockConfig+0x1c4>)
 800358a:	4313      	orrs	r3, r2
 800358c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0301 	and.w	r3, r3, #1
 8003596:	2b00      	cmp	r3, #0
 8003598:	d040      	beq.n	800361c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d107      	bne.n	80035b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035a2:	4b47      	ldr	r3, [pc, #284]	; (80036c0 <HAL_RCC_ClockConfig+0x1c4>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d115      	bne.n	80035da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e07f      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d107      	bne.n	80035ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035ba:	4b41      	ldr	r3, [pc, #260]	; (80036c0 <HAL_RCC_ClockConfig+0x1c4>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d109      	bne.n	80035da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e073      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035ca:	4b3d      	ldr	r3, [pc, #244]	; (80036c0 <HAL_RCC_ClockConfig+0x1c4>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d101      	bne.n	80035da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e06b      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035da:	4b39      	ldr	r3, [pc, #228]	; (80036c0 <HAL_RCC_ClockConfig+0x1c4>)
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	f023 0203 	bic.w	r2, r3, #3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	4936      	ldr	r1, [pc, #216]	; (80036c0 <HAL_RCC_ClockConfig+0x1c4>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035ec:	f7fd f8fa 	bl	80007e4 <HAL_GetTick>
 80035f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035f2:	e00a      	b.n	800360a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035f4:	f7fd f8f6 	bl	80007e4 <HAL_GetTick>
 80035f8:	4602      	mov	r2, r0
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003602:	4293      	cmp	r3, r2
 8003604:	d901      	bls.n	800360a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e053      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800360a:	4b2d      	ldr	r3, [pc, #180]	; (80036c0 <HAL_RCC_ClockConfig+0x1c4>)
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f003 020c 	and.w	r2, r3, #12
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	429a      	cmp	r2, r3
 800361a:	d1eb      	bne.n	80035f4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800361c:	4b27      	ldr	r3, [pc, #156]	; (80036bc <HAL_RCC_ClockConfig+0x1c0>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0307 	and.w	r3, r3, #7
 8003624:	683a      	ldr	r2, [r7, #0]
 8003626:	429a      	cmp	r2, r3
 8003628:	d210      	bcs.n	800364c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800362a:	4b24      	ldr	r3, [pc, #144]	; (80036bc <HAL_RCC_ClockConfig+0x1c0>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f023 0207 	bic.w	r2, r3, #7
 8003632:	4922      	ldr	r1, [pc, #136]	; (80036bc <HAL_RCC_ClockConfig+0x1c0>)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	4313      	orrs	r3, r2
 8003638:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800363a:	4b20      	ldr	r3, [pc, #128]	; (80036bc <HAL_RCC_ClockConfig+0x1c0>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0307 	and.w	r3, r3, #7
 8003642:	683a      	ldr	r2, [r7, #0]
 8003644:	429a      	cmp	r2, r3
 8003646:	d001      	beq.n	800364c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e032      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 0304 	and.w	r3, r3, #4
 8003654:	2b00      	cmp	r3, #0
 8003656:	d008      	beq.n	800366a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003658:	4b19      	ldr	r3, [pc, #100]	; (80036c0 <HAL_RCC_ClockConfig+0x1c4>)
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	4916      	ldr	r1, [pc, #88]	; (80036c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003666:	4313      	orrs	r3, r2
 8003668:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0308 	and.w	r3, r3, #8
 8003672:	2b00      	cmp	r3, #0
 8003674:	d009      	beq.n	800368a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003676:	4b12      	ldr	r3, [pc, #72]	; (80036c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	691b      	ldr	r3, [r3, #16]
 8003682:	00db      	lsls	r3, r3, #3
 8003684:	490e      	ldr	r1, [pc, #56]	; (80036c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003686:	4313      	orrs	r3, r2
 8003688:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800368a:	f000 f821 	bl	80036d0 <HAL_RCC_GetSysClockFreq>
 800368e:	4601      	mov	r1, r0
 8003690:	4b0b      	ldr	r3, [pc, #44]	; (80036c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	091b      	lsrs	r3, r3, #4
 8003696:	f003 030f 	and.w	r3, r3, #15
 800369a:	4a0a      	ldr	r2, [pc, #40]	; (80036c4 <HAL_RCC_ClockConfig+0x1c8>)
 800369c:	5cd3      	ldrb	r3, [r2, r3]
 800369e:	fa21 f303 	lsr.w	r3, r1, r3
 80036a2:	4a09      	ldr	r2, [pc, #36]	; (80036c8 <HAL_RCC_ClockConfig+0x1cc>)
 80036a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80036a6:	4b09      	ldr	r3, [pc, #36]	; (80036cc <HAL_RCC_ClockConfig+0x1d0>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7fd f858 	bl	8000760 <HAL_InitTick>

  return HAL_OK;
 80036b0:	2300      	movs	r3, #0
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3710      	adds	r7, #16
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	40022000 	.word	0x40022000
 80036c0:	40021000 	.word	0x40021000
 80036c4:	08007b8c 	.word	0x08007b8c
 80036c8:	20000000 	.word	0x20000000
 80036cc:	20000004 	.word	0x20000004

080036d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036d0:	b490      	push	{r4, r7}
 80036d2:	b08a      	sub	sp, #40	; 0x28
 80036d4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80036d6:	4b2a      	ldr	r3, [pc, #168]	; (8003780 <HAL_RCC_GetSysClockFreq+0xb0>)
 80036d8:	1d3c      	adds	r4, r7, #4
 80036da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80036dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80036e0:	4b28      	ldr	r3, [pc, #160]	; (8003784 <HAL_RCC_GetSysClockFreq+0xb4>)
 80036e2:	881b      	ldrh	r3, [r3, #0]
 80036e4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80036e6:	2300      	movs	r3, #0
 80036e8:	61fb      	str	r3, [r7, #28]
 80036ea:	2300      	movs	r3, #0
 80036ec:	61bb      	str	r3, [r7, #24]
 80036ee:	2300      	movs	r3, #0
 80036f0:	627b      	str	r3, [r7, #36]	; 0x24
 80036f2:	2300      	movs	r3, #0
 80036f4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80036f6:	2300      	movs	r3, #0
 80036f8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80036fa:	4b23      	ldr	r3, [pc, #140]	; (8003788 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	f003 030c 	and.w	r3, r3, #12
 8003706:	2b04      	cmp	r3, #4
 8003708:	d002      	beq.n	8003710 <HAL_RCC_GetSysClockFreq+0x40>
 800370a:	2b08      	cmp	r3, #8
 800370c:	d003      	beq.n	8003716 <HAL_RCC_GetSysClockFreq+0x46>
 800370e:	e02d      	b.n	800376c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003710:	4b1e      	ldr	r3, [pc, #120]	; (800378c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003712:	623b      	str	r3, [r7, #32]
      break;
 8003714:	e02d      	b.n	8003772 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	0c9b      	lsrs	r3, r3, #18
 800371a:	f003 030f 	and.w	r3, r3, #15
 800371e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003722:	4413      	add	r3, r2
 8003724:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003728:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d013      	beq.n	800375c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003734:	4b14      	ldr	r3, [pc, #80]	; (8003788 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	0c5b      	lsrs	r3, r3, #17
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003742:	4413      	add	r3, r2
 8003744:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003748:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	4a0f      	ldr	r2, [pc, #60]	; (800378c <HAL_RCC_GetSysClockFreq+0xbc>)
 800374e:	fb02 f203 	mul.w	r2, r2, r3
 8003752:	69bb      	ldr	r3, [r7, #24]
 8003754:	fbb2 f3f3 	udiv	r3, r2, r3
 8003758:	627b      	str	r3, [r7, #36]	; 0x24
 800375a:	e004      	b.n	8003766 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	4a0c      	ldr	r2, [pc, #48]	; (8003790 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003760:	fb02 f303 	mul.w	r3, r2, r3
 8003764:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003768:	623b      	str	r3, [r7, #32]
      break;
 800376a:	e002      	b.n	8003772 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800376c:	4b07      	ldr	r3, [pc, #28]	; (800378c <HAL_RCC_GetSysClockFreq+0xbc>)
 800376e:	623b      	str	r3, [r7, #32]
      break;
 8003770:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003772:	6a3b      	ldr	r3, [r7, #32]
}
 8003774:	4618      	mov	r0, r3
 8003776:	3728      	adds	r7, #40	; 0x28
 8003778:	46bd      	mov	sp, r7
 800377a:	bc90      	pop	{r4, r7}
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	08007b30 	.word	0x08007b30
 8003784:	08007b40 	.word	0x08007b40
 8003788:	40021000 	.word	0x40021000
 800378c:	007a1200 	.word	0x007a1200
 8003790:	003d0900 	.word	0x003d0900

08003794 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800379c:	4b0a      	ldr	r3, [pc, #40]	; (80037c8 <RCC_Delay+0x34>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a0a      	ldr	r2, [pc, #40]	; (80037cc <RCC_Delay+0x38>)
 80037a2:	fba2 2303 	umull	r2, r3, r2, r3
 80037a6:	0a5b      	lsrs	r3, r3, #9
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	fb02 f303 	mul.w	r3, r2, r3
 80037ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80037b0:	bf00      	nop
  }
  while (Delay --);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	1e5a      	subs	r2, r3, #1
 80037b6:	60fa      	str	r2, [r7, #12]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d1f9      	bne.n	80037b0 <RCC_Delay+0x1c>
}
 80037bc:	bf00      	nop
 80037be:	3714      	adds	r7, #20
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bc80      	pop	{r7}
 80037c4:	4770      	bx	lr
 80037c6:	bf00      	nop
 80037c8:	20000000 	.word	0x20000000
 80037cc:	10624dd3 	.word	0x10624dd3

080037d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b086      	sub	sp, #24
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80037d8:	2300      	movs	r3, #0
 80037da:	613b      	str	r3, [r7, #16]
 80037dc:	2300      	movs	r3, #0
 80037de:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0301 	and.w	r3, r3, #1
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d07d      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80037ec:	2300      	movs	r3, #0
 80037ee:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037f0:	4b4f      	ldr	r3, [pc, #316]	; (8003930 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037f2:	69db      	ldr	r3, [r3, #28]
 80037f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d10d      	bne.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037fc:	4b4c      	ldr	r3, [pc, #304]	; (8003930 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037fe:	69db      	ldr	r3, [r3, #28]
 8003800:	4a4b      	ldr	r2, [pc, #300]	; (8003930 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003802:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003806:	61d3      	str	r3, [r2, #28]
 8003808:	4b49      	ldr	r3, [pc, #292]	; (8003930 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800380a:	69db      	ldr	r3, [r3, #28]
 800380c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003810:	60bb      	str	r3, [r7, #8]
 8003812:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003814:	2301      	movs	r3, #1
 8003816:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003818:	4b46      	ldr	r3, [pc, #280]	; (8003934 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003820:	2b00      	cmp	r3, #0
 8003822:	d118      	bne.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003824:	4b43      	ldr	r3, [pc, #268]	; (8003934 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a42      	ldr	r2, [pc, #264]	; (8003934 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800382a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800382e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003830:	f7fc ffd8 	bl	80007e4 <HAL_GetTick>
 8003834:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003836:	e008      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003838:	f7fc ffd4 	bl	80007e4 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	2b64      	cmp	r3, #100	; 0x64
 8003844:	d901      	bls.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e06d      	b.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800384a:	4b3a      	ldr	r3, [pc, #232]	; (8003934 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003852:	2b00      	cmp	r3, #0
 8003854:	d0f0      	beq.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003856:	4b36      	ldr	r3, [pc, #216]	; (8003930 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003858:	6a1b      	ldr	r3, [r3, #32]
 800385a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800385e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d02e      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800386e:	68fa      	ldr	r2, [r7, #12]
 8003870:	429a      	cmp	r2, r3
 8003872:	d027      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003874:	4b2e      	ldr	r3, [pc, #184]	; (8003930 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003876:	6a1b      	ldr	r3, [r3, #32]
 8003878:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800387c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800387e:	4b2e      	ldr	r3, [pc, #184]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003880:	2201      	movs	r2, #1
 8003882:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003884:	4b2c      	ldr	r3, [pc, #176]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003886:	2200      	movs	r2, #0
 8003888:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800388a:	4a29      	ldr	r2, [pc, #164]	; (8003930 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f003 0301 	and.w	r3, r3, #1
 8003896:	2b00      	cmp	r3, #0
 8003898:	d014      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800389a:	f7fc ffa3 	bl	80007e4 <HAL_GetTick>
 800389e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038a0:	e00a      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038a2:	f7fc ff9f 	bl	80007e4 <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d901      	bls.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80038b4:	2303      	movs	r3, #3
 80038b6:	e036      	b.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038b8:	4b1d      	ldr	r3, [pc, #116]	; (8003930 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038ba:	6a1b      	ldr	r3, [r3, #32]
 80038bc:	f003 0302 	and.w	r3, r3, #2
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d0ee      	beq.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038c4:	4b1a      	ldr	r3, [pc, #104]	; (8003930 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038c6:	6a1b      	ldr	r3, [r3, #32]
 80038c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	4917      	ldr	r1, [pc, #92]	; (8003930 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80038d6:	7dfb      	ldrb	r3, [r7, #23]
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d105      	bne.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038dc:	4b14      	ldr	r3, [pc, #80]	; (8003930 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038de:	69db      	ldr	r3, [r3, #28]
 80038e0:	4a13      	ldr	r2, [pc, #76]	; (8003930 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038e6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0302 	and.w	r3, r3, #2
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d008      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038f4:	4b0e      	ldr	r3, [pc, #56]	; (8003930 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	490b      	ldr	r1, [pc, #44]	; (8003930 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003902:	4313      	orrs	r3, r2
 8003904:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0310 	and.w	r3, r3, #16
 800390e:	2b00      	cmp	r3, #0
 8003910:	d008      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003912:	4b07      	ldr	r3, [pc, #28]	; (8003930 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	68db      	ldr	r3, [r3, #12]
 800391e:	4904      	ldr	r1, [pc, #16]	; (8003930 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003920:	4313      	orrs	r3, r2
 8003922:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003924:	2300      	movs	r3, #0
}
 8003926:	4618      	mov	r0, r3
 8003928:	3718      	adds	r7, #24
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	40021000 	.word	0x40021000
 8003934:	40007000 	.word	0x40007000
 8003938:	42420440 	.word	0x42420440

0800393c <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800393c:	b084      	sub	sp, #16
 800393e:	b480      	push	{r7}
 8003940:	b083      	sub	sp, #12
 8003942:	af00      	add	r7, sp, #0
 8003944:	6078      	str	r0, [r7, #4]
 8003946:	f107 0014 	add.w	r0, r7, #20
 800394a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800394e:	2300      	movs	r3, #0
}
 8003950:	4618      	mov	r0, r3
 8003952:	370c      	adds	r7, #12
 8003954:	46bd      	mov	sp, r7
 8003956:	bc80      	pop	{r7}
 8003958:	b004      	add	sp, #16
 800395a:	4770      	bx	lr

0800395c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800395c:	b480      	push	{r7}
 800395e:	b085      	sub	sp, #20
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800396c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003970:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	b29a      	uxth	r2, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3714      	adds	r7, #20
 8003982:	46bd      	mov	sp, r7
 8003984:	bc80      	pop	{r7}
 8003986:	4770      	bx	lr

08003988 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003988:	b480      	push	{r7}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003990:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003994:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800399c:	b29a      	uxth	r2, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	43db      	mvns	r3, r3
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	4013      	ands	r3, r2
 80039a8:	b29a      	uxth	r2, r3
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3714      	adds	r7, #20
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bc80      	pop	{r7}
 80039ba:	4770      	bx	lr

080039bc <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	460b      	mov	r3, r1
 80039c6:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	370c      	adds	r7, #12
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bc80      	pop	{r7}
 80039d2:	4770      	bx	lr

080039d4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80039d4:	b084      	sub	sp, #16
 80039d6:	b480      	push	{r7}
 80039d8:	b083      	sub	sp, #12
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6078      	str	r0, [r7, #4]
 80039de:	f107 0014 	add.w	r0, r7, #20
 80039e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2201      	movs	r2, #1
 80039ea:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8003a06:	2300      	movs	r3, #0
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	370c      	adds	r7, #12
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bc80      	pop	{r7}
 8003a10:	b004      	add	sp, #16
 8003a12:	4770      	bx	lr

08003a14 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b09b      	sub	sp, #108	; 0x6c
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003a24:	687a      	ldr	r2, [r7, #4]
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	4413      	add	r3, r2
 8003a2e:	881b      	ldrh	r3, [r3, #0]
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8003a36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a3a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	78db      	ldrb	r3, [r3, #3]
 8003a42:	2b03      	cmp	r3, #3
 8003a44:	d81f      	bhi.n	8003a86 <USB_ActivateEndpoint+0x72>
 8003a46:	a201      	add	r2, pc, #4	; (adr r2, 8003a4c <USB_ActivateEndpoint+0x38>)
 8003a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a4c:	08003a5d 	.word	0x08003a5d
 8003a50:	08003a79 	.word	0x08003a79
 8003a54:	08003a8f 	.word	0x08003a8f
 8003a58:	08003a6b 	.word	0x08003a6b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003a5c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003a60:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a64:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8003a68:	e012      	b.n	8003a90 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8003a6a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003a6e:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8003a72:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8003a76:	e00b      	b.n	8003a90 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003a78:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003a7c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a80:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8003a84:	e004      	b.n	8003a90 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8003a8c:	e000      	b.n	8003a90 <USB_ActivateEndpoint+0x7c>
      break;
 8003a8e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	441a      	add	r2, r3
 8003a9a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003a9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003aa2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003aa6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003aaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003ab2:	687a      	ldr	r2, [r7, #4]
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	4413      	add	r3, r2
 8003abc:	881b      	ldrh	r3, [r3, #0]
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ac4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ac8:	b29a      	uxth	r2, r3
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	441a      	add	r2, r3
 8003ae0:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8003ae4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ae8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003aec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003af0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	7b1b      	ldrb	r3, [r3, #12]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	f040 8149 	bne.w	8003d94 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	785b      	ldrb	r3, [r3, #1]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	f000 8084 	beq.w	8003c14 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	617b      	str	r3, [r7, #20]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	461a      	mov	r2, r3
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	617b      	str	r3, [r7, #20]
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	781b      	ldrb	r3, [r3, #0]
 8003b24:	011a      	lsls	r2, r3, #4
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	4413      	add	r3, r2
 8003b2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b2e:	613b      	str	r3, [r7, #16]
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	88db      	ldrh	r3, [r3, #6]
 8003b34:	085b      	lsrs	r3, r3, #1
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	005b      	lsls	r3, r3, #1
 8003b3a:	b29a      	uxth	r2, r3
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003b40:	687a      	ldr	r2, [r7, #4]
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	781b      	ldrb	r3, [r3, #0]
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	4413      	add	r3, r2
 8003b4a:	881b      	ldrh	r3, [r3, #0]
 8003b4c:	81fb      	strh	r3, [r7, #14]
 8003b4e:	89fb      	ldrh	r3, [r7, #14]
 8003b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d01b      	beq.n	8003b90 <USB_ActivateEndpoint+0x17c>
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	781b      	ldrb	r3, [r3, #0]
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	4413      	add	r3, r2
 8003b62:	881b      	ldrh	r3, [r3, #0]
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b6e:	81bb      	strh	r3, [r7, #12]
 8003b70:	687a      	ldr	r2, [r7, #4]
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	441a      	add	r2, r3
 8003b7a:	89bb      	ldrh	r3, [r7, #12]
 8003b7c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003b80:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003b84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b88:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	78db      	ldrb	r3, [r3, #3]
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d020      	beq.n	8003bda <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003b98:	687a      	ldr	r2, [r7, #4]
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	781b      	ldrb	r3, [r3, #0]
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	4413      	add	r3, r2
 8003ba2:	881b      	ldrh	r3, [r3, #0]
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003baa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bae:	813b      	strh	r3, [r7, #8]
 8003bb0:	893b      	ldrh	r3, [r7, #8]
 8003bb2:	f083 0320 	eor.w	r3, r3, #32
 8003bb6:	813b      	strh	r3, [r7, #8]
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	441a      	add	r2, r3
 8003bc2:	893b      	ldrh	r3, [r7, #8]
 8003bc4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003bc8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003bcc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003bd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	8013      	strh	r3, [r2, #0]
 8003bd8:	e27f      	b.n	80040da <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003bda:	687a      	ldr	r2, [r7, #4]
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	781b      	ldrb	r3, [r3, #0]
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	4413      	add	r3, r2
 8003be4:	881b      	ldrh	r3, [r3, #0]
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bf0:	817b      	strh	r3, [r7, #10]
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	441a      	add	r2, r3
 8003bfc:	897b      	ldrh	r3, [r7, #10]
 8003bfe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003c02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003c06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	8013      	strh	r3, [r2, #0]
 8003c12:	e262      	b.n	80040da <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	461a      	mov	r2, r3
 8003c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c24:	4413      	add	r3, r2
 8003c26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	011a      	lsls	r2, r3, #4
 8003c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c30:	4413      	add	r3, r2
 8003c32:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003c36:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	88db      	ldrh	r3, [r3, #6]
 8003c3c:	085b      	lsrs	r3, r3, #1
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	005b      	lsls	r3, r3, #1
 8003c42:	b29a      	uxth	r2, r3
 8003c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c46:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	627b      	str	r3, [r7, #36]	; 0x24
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c52:	b29b      	uxth	r3, r3
 8003c54:	461a      	mov	r2, r3
 8003c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c58:	4413      	add	r3, r2
 8003c5a:	627b      	str	r3, [r7, #36]	; 0x24
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	011a      	lsls	r2, r3, #4
 8003c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c64:	4413      	add	r3, r2
 8003c66:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003c6a:	623b      	str	r3, [r7, #32]
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	691b      	ldr	r3, [r3, #16]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d112      	bne.n	8003c9a <USB_ActivateEndpoint+0x286>
 8003c74:	6a3b      	ldr	r3, [r7, #32]
 8003c76:	881b      	ldrh	r3, [r3, #0]
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003c7e:	b29a      	uxth	r2, r3
 8003c80:	6a3b      	ldr	r3, [r7, #32]
 8003c82:	801a      	strh	r2, [r3, #0]
 8003c84:	6a3b      	ldr	r3, [r7, #32]
 8003c86:	881b      	ldrh	r3, [r3, #0]
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c92:	b29a      	uxth	r2, r3
 8003c94:	6a3b      	ldr	r3, [r7, #32]
 8003c96:	801a      	strh	r2, [r3, #0]
 8003c98:	e02f      	b.n	8003cfa <USB_ActivateEndpoint+0x2e6>
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	691b      	ldr	r3, [r3, #16]
 8003c9e:	2b3e      	cmp	r3, #62	; 0x3e
 8003ca0:	d813      	bhi.n	8003cca <USB_ActivateEndpoint+0x2b6>
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	085b      	lsrs	r3, r3, #1
 8003ca8:	663b      	str	r3, [r7, #96]	; 0x60
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d002      	beq.n	8003cbc <USB_ActivateEndpoint+0x2a8>
 8003cb6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003cb8:	3301      	adds	r3, #1
 8003cba:	663b      	str	r3, [r7, #96]	; 0x60
 8003cbc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	029b      	lsls	r3, r3, #10
 8003cc2:	b29a      	uxth	r2, r3
 8003cc4:	6a3b      	ldr	r3, [r7, #32]
 8003cc6:	801a      	strh	r2, [r3, #0]
 8003cc8:	e017      	b.n	8003cfa <USB_ActivateEndpoint+0x2e6>
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	691b      	ldr	r3, [r3, #16]
 8003cce:	095b      	lsrs	r3, r3, #5
 8003cd0:	663b      	str	r3, [r7, #96]	; 0x60
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	691b      	ldr	r3, [r3, #16]
 8003cd6:	f003 031f 	and.w	r3, r3, #31
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d102      	bne.n	8003ce4 <USB_ActivateEndpoint+0x2d0>
 8003cde:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ce0:	3b01      	subs	r3, #1
 8003ce2:	663b      	str	r3, [r7, #96]	; 0x60
 8003ce4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	029b      	lsls	r3, r3, #10
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003cf0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cf4:	b29a      	uxth	r2, r3
 8003cf6:	6a3b      	ldr	r3, [r7, #32]
 8003cf8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	009b      	lsls	r3, r3, #2
 8003d02:	4413      	add	r3, r2
 8003d04:	881b      	ldrh	r3, [r3, #0]
 8003d06:	83fb      	strh	r3, [r7, #30]
 8003d08:	8bfb      	ldrh	r3, [r7, #30]
 8003d0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d01b      	beq.n	8003d4a <USB_ActivateEndpoint+0x336>
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	009b      	lsls	r3, r3, #2
 8003d1a:	4413      	add	r3, r2
 8003d1c:	881b      	ldrh	r3, [r3, #0]
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d28:	83bb      	strh	r3, [r7, #28]
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	441a      	add	r2, r3
 8003d34:	8bbb      	ldrh	r3, [r7, #28]
 8003d36:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003d3a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003d3e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	009b      	lsls	r3, r3, #2
 8003d52:	4413      	add	r3, r2
 8003d54:	881b      	ldrh	r3, [r3, #0]
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d60:	837b      	strh	r3, [r7, #26]
 8003d62:	8b7b      	ldrh	r3, [r7, #26]
 8003d64:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003d68:	837b      	strh	r3, [r7, #26]
 8003d6a:	8b7b      	ldrh	r3, [r7, #26]
 8003d6c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003d70:	837b      	strh	r3, [r7, #26]
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	441a      	add	r2, r3
 8003d7c:	8b7b      	ldrh	r3, [r7, #26]
 8003d7e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003d82:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003d86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d8e:	b29b      	uxth	r3, r3
 8003d90:	8013      	strh	r3, [r2, #0]
 8003d92:	e1a2      	b.n	80040da <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	4413      	add	r3, r2
 8003d9e:	881b      	ldrh	r3, [r3, #0]
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003da6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003daa:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	441a      	add	r2, r3
 8003db8:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8003dbc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003dc0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003dc4:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8003dc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	65bb      	str	r3, [r7, #88]	; 0x58
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	461a      	mov	r2, r3
 8003dde:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003de0:	4413      	add	r3, r2
 8003de2:	65bb      	str	r3, [r7, #88]	; 0x58
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	011a      	lsls	r2, r3, #4
 8003dea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003dec:	4413      	add	r3, r2
 8003dee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003df2:	657b      	str	r3, [r7, #84]	; 0x54
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	891b      	ldrh	r3, [r3, #8]
 8003df8:	085b      	lsrs	r3, r3, #1
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	b29a      	uxth	r2, r3
 8003e00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e02:	801a      	strh	r2, [r3, #0]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	653b      	str	r3, [r7, #80]	; 0x50
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	461a      	mov	r2, r3
 8003e12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e14:	4413      	add	r3, r2
 8003e16:	653b      	str	r3, [r7, #80]	; 0x50
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	011a      	lsls	r2, r3, #4
 8003e1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e20:	4413      	add	r3, r2
 8003e22:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003e26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	895b      	ldrh	r3, [r3, #10]
 8003e2c:	085b      	lsrs	r3, r3, #1
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	005b      	lsls	r3, r3, #1
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e36:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	785b      	ldrb	r3, [r3, #1]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	f040 8091 	bne.w	8003f64 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	4413      	add	r3, r2
 8003e4c:	881b      	ldrh	r3, [r3, #0]
 8003e4e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8003e50:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8003e52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d01b      	beq.n	8003e92 <USB_ActivateEndpoint+0x47e>
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	009b      	lsls	r3, r3, #2
 8003e62:	4413      	add	r3, r2
 8003e64:	881b      	ldrh	r3, [r3, #0]
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e70:	877b      	strh	r3, [r7, #58]	; 0x3a
 8003e72:	687a      	ldr	r2, [r7, #4]
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	781b      	ldrb	r3, [r3, #0]
 8003e78:	009b      	lsls	r3, r3, #2
 8003e7a:	441a      	add	r2, r3
 8003e7c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8003e7e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003e82:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003e86:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	781b      	ldrb	r3, [r3, #0]
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	4413      	add	r3, r2
 8003e9c:	881b      	ldrh	r3, [r3, #0]
 8003e9e:	873b      	strh	r3, [r7, #56]	; 0x38
 8003ea0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d01b      	beq.n	8003ee2 <USB_ActivateEndpoint+0x4ce>
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	009b      	lsls	r3, r3, #2
 8003eb2:	4413      	add	r3, r2
 8003eb4:	881b      	ldrh	r3, [r3, #0]
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ebc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ec0:	86fb      	strh	r3, [r7, #54]	; 0x36
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	441a      	add	r2, r3
 8003ecc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003ece:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ed2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003ed6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003eda:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003ede:	b29b      	uxth	r3, r3
 8003ee0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	4413      	add	r3, r2
 8003eec:	881b      	ldrh	r3, [r3, #0]
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ef4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ef8:	86bb      	strh	r3, [r7, #52]	; 0x34
 8003efa:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8003efc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003f00:	86bb      	strh	r3, [r7, #52]	; 0x34
 8003f02:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8003f04:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003f08:	86bb      	strh	r3, [r7, #52]	; 0x34
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	009b      	lsls	r3, r3, #2
 8003f12:	441a      	add	r2, r3
 8003f14:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8003f16:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003f1a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003f1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	4413      	add	r3, r2
 8003f34:	881b      	ldrh	r3, [r3, #0]
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f40:	867b      	strh	r3, [r7, #50]	; 0x32
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	441a      	add	r2, r3
 8003f4c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8003f4e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003f52:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003f56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	8013      	strh	r3, [r2, #0]
 8003f62:	e0ba      	b.n	80040da <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	781b      	ldrb	r3, [r3, #0]
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	4413      	add	r3, r2
 8003f6e:	881b      	ldrh	r3, [r3, #0]
 8003f70:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8003f74:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003f78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d01d      	beq.n	8003fbc <USB_ActivateEndpoint+0x5a8>
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	4413      	add	r3, r2
 8003f8a:	881b      	ldrh	r3, [r3, #0]
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f96:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	441a      	add	r2, r3
 8003fa4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003fa8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003fac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003fb0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003fb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fb8:	b29b      	uxth	r3, r3
 8003fba:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	4413      	add	r3, r2
 8003fc6:	881b      	ldrh	r3, [r3, #0]
 8003fc8:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8003fcc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8003fd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d01d      	beq.n	8004014 <USB_ActivateEndpoint+0x600>
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	781b      	ldrb	r3, [r3, #0]
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	4413      	add	r3, r2
 8003fe2:	881b      	ldrh	r3, [r3, #0]
 8003fe4:	b29b      	uxth	r3, r3
 8003fe6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fee:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	441a      	add	r2, r3
 8003ffc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8004000:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004004:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004008:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800400c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004010:	b29b      	uxth	r3, r3
 8004012:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	78db      	ldrb	r3, [r3, #3]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d024      	beq.n	8004066 <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	781b      	ldrb	r3, [r3, #0]
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	4413      	add	r3, r2
 8004026:	881b      	ldrh	r3, [r3, #0]
 8004028:	b29b      	uxth	r3, r3
 800402a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800402e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004032:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8004036:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800403a:	f083 0320 	eor.w	r3, r3, #32
 800403e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	781b      	ldrb	r3, [r3, #0]
 8004048:	009b      	lsls	r3, r3, #2
 800404a:	441a      	add	r2, r3
 800404c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004050:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004054:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004058:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800405c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004060:	b29b      	uxth	r3, r3
 8004062:	8013      	strh	r3, [r2, #0]
 8004064:	e01d      	b.n	80040a2 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	781b      	ldrb	r3, [r3, #0]
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	4413      	add	r3, r2
 8004070:	881b      	ldrh	r3, [r3, #0]
 8004072:	b29b      	uxth	r3, r3
 8004074:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004078:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800407c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	441a      	add	r2, r3
 800408a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800408e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004092:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004096:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800409a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800409e:	b29b      	uxth	r3, r3
 80040a0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	4413      	add	r3, r2
 80040ac:	881b      	ldrh	r3, [r3, #0]
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040b8:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	441a      	add	r2, r3
 80040c4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80040c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80040ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80040ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80040da:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80040de:	4618      	mov	r0, r3
 80040e0:	376c      	adds	r7, #108	; 0x6c
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bc80      	pop	{r7}
 80040e6:	4770      	bx	lr

080040e8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b08d      	sub	sp, #52	; 0x34
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	7b1b      	ldrb	r3, [r3, #12]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	f040 808e 	bne.w	8004218 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	785b      	ldrb	r3, [r3, #1]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d044      	beq.n	800418e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	4413      	add	r3, r2
 800410e:	881b      	ldrh	r3, [r3, #0]
 8004110:	81bb      	strh	r3, [r7, #12]
 8004112:	89bb      	ldrh	r3, [r7, #12]
 8004114:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004118:	2b00      	cmp	r3, #0
 800411a:	d01b      	beq.n	8004154 <USB_DeactivateEndpoint+0x6c>
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	4413      	add	r3, r2
 8004126:	881b      	ldrh	r3, [r3, #0]
 8004128:	b29b      	uxth	r3, r3
 800412a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800412e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004132:	817b      	strh	r3, [r7, #10]
 8004134:	687a      	ldr	r2, [r7, #4]
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	781b      	ldrb	r3, [r3, #0]
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	441a      	add	r2, r3
 800413e:	897b      	ldrh	r3, [r7, #10]
 8004140:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004144:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004148:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800414c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004150:	b29b      	uxth	r3, r3
 8004152:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	781b      	ldrb	r3, [r3, #0]
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	4413      	add	r3, r2
 800415e:	881b      	ldrh	r3, [r3, #0]
 8004160:	b29b      	uxth	r3, r3
 8004162:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004166:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800416a:	813b      	strh	r3, [r7, #8]
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	781b      	ldrb	r3, [r3, #0]
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	441a      	add	r2, r3
 8004176:	893b      	ldrh	r3, [r7, #8]
 8004178:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800417c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004180:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004184:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004188:	b29b      	uxth	r3, r3
 800418a:	8013      	strh	r3, [r2, #0]
 800418c:	e192      	b.n	80044b4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	4413      	add	r3, r2
 8004198:	881b      	ldrh	r3, [r3, #0]
 800419a:	827b      	strh	r3, [r7, #18]
 800419c:	8a7b      	ldrh	r3, [r7, #18]
 800419e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d01b      	beq.n	80041de <USB_DeactivateEndpoint+0xf6>
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	009b      	lsls	r3, r3, #2
 80041ae:	4413      	add	r3, r2
 80041b0:	881b      	ldrh	r3, [r3, #0]
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041bc:	823b      	strh	r3, [r7, #16]
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	009b      	lsls	r3, r3, #2
 80041c6:	441a      	add	r2, r3
 80041c8:	8a3b      	ldrh	r3, [r7, #16]
 80041ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80041ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80041d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80041d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041da:	b29b      	uxth	r3, r3
 80041dc:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	4413      	add	r3, r2
 80041e8:	881b      	ldrh	r3, [r3, #0]
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80041f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041f4:	81fb      	strh	r3, [r7, #14]
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	781b      	ldrb	r3, [r3, #0]
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	441a      	add	r2, r3
 8004200:	89fb      	ldrh	r3, [r7, #14]
 8004202:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004206:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800420a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800420e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004212:	b29b      	uxth	r3, r3
 8004214:	8013      	strh	r3, [r2, #0]
 8004216:	e14d      	b.n	80044b4 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	785b      	ldrb	r3, [r3, #1]
 800421c:	2b00      	cmp	r3, #0
 800421e:	f040 80a5 	bne.w	800436c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	781b      	ldrb	r3, [r3, #0]
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	4413      	add	r3, r2
 800422c:	881b      	ldrh	r3, [r3, #0]
 800422e:	843b      	strh	r3, [r7, #32]
 8004230:	8c3b      	ldrh	r3, [r7, #32]
 8004232:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004236:	2b00      	cmp	r3, #0
 8004238:	d01b      	beq.n	8004272 <USB_DeactivateEndpoint+0x18a>
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	4413      	add	r3, r2
 8004244:	881b      	ldrh	r3, [r3, #0]
 8004246:	b29b      	uxth	r3, r3
 8004248:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800424c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004250:	83fb      	strh	r3, [r7, #30]
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	441a      	add	r2, r3
 800425c:	8bfb      	ldrh	r3, [r7, #30]
 800425e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004262:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004266:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800426a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800426e:	b29b      	uxth	r3, r3
 8004270:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	781b      	ldrb	r3, [r3, #0]
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	4413      	add	r3, r2
 800427c:	881b      	ldrh	r3, [r3, #0]
 800427e:	83bb      	strh	r3, [r7, #28]
 8004280:	8bbb      	ldrh	r3, [r7, #28]
 8004282:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004286:	2b00      	cmp	r3, #0
 8004288:	d01b      	beq.n	80042c2 <USB_DeactivateEndpoint+0x1da>
 800428a:	687a      	ldr	r2, [r7, #4]
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	781b      	ldrb	r3, [r3, #0]
 8004290:	009b      	lsls	r3, r3, #2
 8004292:	4413      	add	r3, r2
 8004294:	881b      	ldrh	r3, [r3, #0]
 8004296:	b29b      	uxth	r3, r3
 8004298:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800429c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042a0:	837b      	strh	r3, [r7, #26]
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	441a      	add	r2, r3
 80042ac:	8b7b      	ldrh	r3, [r7, #26]
 80042ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80042b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80042b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042ba:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80042be:	b29b      	uxth	r3, r3
 80042c0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	781b      	ldrb	r3, [r3, #0]
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	4413      	add	r3, r2
 80042cc:	881b      	ldrh	r3, [r3, #0]
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042d8:	833b      	strh	r3, [r7, #24]
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	441a      	add	r2, r3
 80042e4:	8b3b      	ldrh	r3, [r7, #24]
 80042e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80042ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80042ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042f2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	781b      	ldrb	r3, [r3, #0]
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	4413      	add	r3, r2
 8004304:	881b      	ldrh	r3, [r3, #0]
 8004306:	b29b      	uxth	r3, r3
 8004308:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800430c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004310:	82fb      	strh	r3, [r7, #22]
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	781b      	ldrb	r3, [r3, #0]
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	441a      	add	r2, r3
 800431c:	8afb      	ldrh	r3, [r7, #22]
 800431e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004322:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004326:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800432a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800432e:	b29b      	uxth	r3, r3
 8004330:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	4413      	add	r3, r2
 800433c:	881b      	ldrh	r3, [r3, #0]
 800433e:	b29b      	uxth	r3, r3
 8004340:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004344:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004348:	82bb      	strh	r3, [r7, #20]
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	781b      	ldrb	r3, [r3, #0]
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	441a      	add	r2, r3
 8004354:	8abb      	ldrh	r3, [r7, #20]
 8004356:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800435a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800435e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004362:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004366:	b29b      	uxth	r3, r3
 8004368:	8013      	strh	r3, [r2, #0]
 800436a:	e0a3      	b.n	80044b4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	4413      	add	r3, r2
 8004376:	881b      	ldrh	r3, [r3, #0]
 8004378:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800437a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800437c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d01b      	beq.n	80043bc <USB_DeactivateEndpoint+0x2d4>
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	4413      	add	r3, r2
 800438e:	881b      	ldrh	r3, [r3, #0]
 8004390:	b29b      	uxth	r3, r3
 8004392:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004396:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800439a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	441a      	add	r2, r3
 80043a6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80043a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80043ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80043b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80043b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	4413      	add	r3, r2
 80043c6:	881b      	ldrh	r3, [r3, #0]
 80043c8:	857b      	strh	r3, [r7, #42]	; 0x2a
 80043ca:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80043cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d01b      	beq.n	800440c <USB_DeactivateEndpoint+0x324>
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	4413      	add	r3, r2
 80043de:	881b      	ldrh	r3, [r3, #0]
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043ea:	853b      	strh	r3, [r7, #40]	; 0x28
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	441a      	add	r2, r3
 80043f6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80043f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80043fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004400:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004404:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004408:	b29b      	uxth	r3, r3
 800440a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800440c:	687a      	ldr	r2, [r7, #4]
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	781b      	ldrb	r3, [r3, #0]
 8004412:	009b      	lsls	r3, r3, #2
 8004414:	4413      	add	r3, r2
 8004416:	881b      	ldrh	r3, [r3, #0]
 8004418:	b29b      	uxth	r3, r3
 800441a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800441e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004422:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004424:	687a      	ldr	r2, [r7, #4]
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	441a      	add	r2, r3
 800442e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004430:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004434:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004438:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800443c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004440:	b29b      	uxth	r3, r3
 8004442:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	781b      	ldrb	r3, [r3, #0]
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	4413      	add	r3, r2
 800444e:	881b      	ldrh	r3, [r3, #0]
 8004450:	b29b      	uxth	r3, r3
 8004452:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004456:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800445a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800445c:	687a      	ldr	r2, [r7, #4]
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	781b      	ldrb	r3, [r3, #0]
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	441a      	add	r2, r3
 8004466:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004468:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800446c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004470:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004474:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004478:	b29b      	uxth	r3, r3
 800447a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	781b      	ldrb	r3, [r3, #0]
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	4413      	add	r3, r2
 8004486:	881b      	ldrh	r3, [r3, #0]
 8004488:	b29b      	uxth	r3, r3
 800448a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800448e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004492:	847b      	strh	r3, [r7, #34]	; 0x22
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	441a      	add	r2, r3
 800449e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80044a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80044a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80044a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80044ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3734      	adds	r7, #52	; 0x34
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bc80      	pop	{r7}
 80044be:	4770      	bx	lr

080044c0 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b0c4      	sub	sp, #272	; 0x110
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	1d3b      	adds	r3, r7, #4
 80044c8:	6018      	str	r0, [r3, #0]
 80044ca:	463b      	mov	r3, r7
 80044cc:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80044ce:	463b      	mov	r3, r7
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	785b      	ldrb	r3, [r3, #1]
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	f040 8557 	bne.w	8004f88 <USB_EPStartXfer+0xac8>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80044da:	463b      	mov	r3, r7
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	699a      	ldr	r2, [r3, #24]
 80044e0:	463b      	mov	r3, r7
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d905      	bls.n	80044f6 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 80044ea:	463b      	mov	r3, r7
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	691b      	ldr	r3, [r3, #16]
 80044f0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80044f4:	e004      	b.n	8004500 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 80044f6:	463b      	mov	r3, r7
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	699b      	ldr	r3, [r3, #24]
 80044fc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8004500:	463b      	mov	r3, r7
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	7b1b      	ldrb	r3, [r3, #12]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d12c      	bne.n	8004564 <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800450a:	463b      	mov	r3, r7
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	6959      	ldr	r1, [r3, #20]
 8004510:	463b      	mov	r3, r7
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	88da      	ldrh	r2, [r3, #6]
 8004516:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800451a:	b29b      	uxth	r3, r3
 800451c:	1d38      	adds	r0, r7, #4
 800451e:	6800      	ldr	r0, [r0, #0]
 8004520:	f001 fa2c 	bl	800597c <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004524:	1d3b      	adds	r3, r7, #4
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	617b      	str	r3, [r7, #20]
 800452a:	1d3b      	adds	r3, r7, #4
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004532:	b29b      	uxth	r3, r3
 8004534:	461a      	mov	r2, r3
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	4413      	add	r3, r2
 800453a:	617b      	str	r3, [r7, #20]
 800453c:	463b      	mov	r3, r7
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	781b      	ldrb	r3, [r3, #0]
 8004542:	011a      	lsls	r2, r3, #4
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	4413      	add	r3, r2
 8004548:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800454c:	f107 0310 	add.w	r3, r7, #16
 8004550:	601a      	str	r2, [r3, #0]
 8004552:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004556:	b29a      	uxth	r2, r3
 8004558:	f107 0310 	add.w	r3, r7, #16
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	801a      	strh	r2, [r3, #0]
 8004560:	f000 bcdd 	b.w	8004f1e <USB_EPStartXfer+0xa5e>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8004564:	463b      	mov	r3, r7
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	78db      	ldrb	r3, [r3, #3]
 800456a:	2b02      	cmp	r3, #2
 800456c:	f040 8347 	bne.w	8004bfe <USB_EPStartXfer+0x73e>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8004570:	463b      	mov	r3, r7
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	6a1a      	ldr	r2, [r3, #32]
 8004576:	463b      	mov	r3, r7
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	429a      	cmp	r2, r3
 800457e:	f240 82eb 	bls.w	8004b58 <USB_EPStartXfer+0x698>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8004582:	1d3b      	adds	r3, r7, #4
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	463b      	mov	r3, r7
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	4413      	add	r3, r2
 8004590:	881b      	ldrh	r3, [r3, #0]
 8004592:	b29b      	uxth	r3, r3
 8004594:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004598:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800459c:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 80045a0:	1d3b      	adds	r3, r7, #4
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	463b      	mov	r3, r7
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	781b      	ldrb	r3, [r3, #0]
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	441a      	add	r2, r3
 80045ae:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80045b2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80045b6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80045ba:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80045be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80045c6:	463b      	mov	r3, r7
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	6a1a      	ldr	r2, [r3, #32]
 80045cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80045d0:	1ad2      	subs	r2, r2, r3
 80045d2:	463b      	mov	r3, r7
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80045d8:	1d3b      	adds	r3, r7, #4
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	463b      	mov	r3, r7
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	781b      	ldrb	r3, [r3, #0]
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	4413      	add	r3, r2
 80045e6:	881b      	ldrh	r3, [r3, #0]
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	f000 8159 	beq.w	80048a6 <USB_EPStartXfer+0x3e6>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80045f4:	1d3b      	adds	r3, r7, #4
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	637b      	str	r3, [r7, #52]	; 0x34
 80045fa:	463b      	mov	r3, r7
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	785b      	ldrb	r3, [r3, #1]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d164      	bne.n	80046ce <USB_EPStartXfer+0x20e>
 8004604:	1d3b      	adds	r3, r7, #4
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	62fb      	str	r3, [r7, #44]	; 0x2c
 800460a:	1d3b      	adds	r3, r7, #4
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004612:	b29b      	uxth	r3, r3
 8004614:	461a      	mov	r2, r3
 8004616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004618:	4413      	add	r3, r2
 800461a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800461c:	463b      	mov	r3, r7
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	781b      	ldrb	r3, [r3, #0]
 8004622:	011a      	lsls	r2, r3, #4
 8004624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004626:	4413      	add	r3, r2
 8004628:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800462c:	62bb      	str	r3, [r7, #40]	; 0x28
 800462e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004632:	2b00      	cmp	r3, #0
 8004634:	d112      	bne.n	800465c <USB_EPStartXfer+0x19c>
 8004636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004638:	881b      	ldrh	r3, [r3, #0]
 800463a:	b29b      	uxth	r3, r3
 800463c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004640:	b29a      	uxth	r2, r3
 8004642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004644:	801a      	strh	r2, [r3, #0]
 8004646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004648:	881b      	ldrh	r3, [r3, #0]
 800464a:	b29b      	uxth	r3, r3
 800464c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004650:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004654:	b29a      	uxth	r2, r3
 8004656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004658:	801a      	strh	r2, [r3, #0]
 800465a:	e054      	b.n	8004706 <USB_EPStartXfer+0x246>
 800465c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004660:	2b3e      	cmp	r3, #62	; 0x3e
 8004662:	d817      	bhi.n	8004694 <USB_EPStartXfer+0x1d4>
 8004664:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004668:	085b      	lsrs	r3, r3, #1
 800466a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800466e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004672:	f003 0301 	and.w	r3, r3, #1
 8004676:	2b00      	cmp	r3, #0
 8004678:	d004      	beq.n	8004684 <USB_EPStartXfer+0x1c4>
 800467a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800467e:	3301      	adds	r3, #1
 8004680:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004684:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004688:	b29b      	uxth	r3, r3
 800468a:	029b      	lsls	r3, r3, #10
 800468c:	b29a      	uxth	r2, r3
 800468e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004690:	801a      	strh	r2, [r3, #0]
 8004692:	e038      	b.n	8004706 <USB_EPStartXfer+0x246>
 8004694:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004698:	095b      	lsrs	r3, r3, #5
 800469a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800469e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80046a2:	f003 031f 	and.w	r3, r3, #31
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d104      	bne.n	80046b4 <USB_EPStartXfer+0x1f4>
 80046aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80046ae:	3b01      	subs	r3, #1
 80046b0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80046b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	029b      	lsls	r3, r3, #10
 80046bc:	b29b      	uxth	r3, r3
 80046be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80046c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80046c6:	b29a      	uxth	r2, r3
 80046c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ca:	801a      	strh	r2, [r3, #0]
 80046cc:	e01b      	b.n	8004706 <USB_EPStartXfer+0x246>
 80046ce:	463b      	mov	r3, r7
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	785b      	ldrb	r3, [r3, #1]
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d116      	bne.n	8004706 <USB_EPStartXfer+0x246>
 80046d8:	1d3b      	adds	r3, r7, #4
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80046e0:	b29b      	uxth	r3, r3
 80046e2:	461a      	mov	r2, r3
 80046e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046e6:	4413      	add	r3, r2
 80046e8:	637b      	str	r3, [r7, #52]	; 0x34
 80046ea:	463b      	mov	r3, r7
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	781b      	ldrb	r3, [r3, #0]
 80046f0:	011a      	lsls	r2, r3, #4
 80046f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046f4:	4413      	add	r3, r2
 80046f6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80046fa:	633b      	str	r3, [r7, #48]	; 0x30
 80046fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004700:	b29a      	uxth	r2, r3
 8004702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004704:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004706:	463b      	mov	r3, r7
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	895b      	ldrh	r3, [r3, #10]
 800470c:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004710:	463b      	mov	r3, r7
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	6959      	ldr	r1, [r3, #20]
 8004716:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800471a:	b29b      	uxth	r3, r3
 800471c:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8004720:	1d38      	adds	r0, r7, #4
 8004722:	6800      	ldr	r0, [r0, #0]
 8004724:	f001 f92a 	bl	800597c <USB_WritePMA>
            ep->xfer_buff += len;
 8004728:	463b      	mov	r3, r7
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	695a      	ldr	r2, [r3, #20]
 800472e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004732:	441a      	add	r2, r3
 8004734:	463b      	mov	r3, r7
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800473a:	463b      	mov	r3, r7
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	6a1a      	ldr	r2, [r3, #32]
 8004740:	463b      	mov	r3, r7
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	691b      	ldr	r3, [r3, #16]
 8004746:	429a      	cmp	r2, r3
 8004748:	d909      	bls.n	800475e <USB_EPStartXfer+0x29e>
            {
              ep->xfer_len_db -= len;
 800474a:	463b      	mov	r3, r7
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	6a1a      	ldr	r2, [r3, #32]
 8004750:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004754:	1ad2      	subs	r2, r2, r3
 8004756:	463b      	mov	r3, r7
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	621a      	str	r2, [r3, #32]
 800475c:	e008      	b.n	8004770 <USB_EPStartXfer+0x2b0>
            }
            else
            {
              len = ep->xfer_len_db;
 800475e:	463b      	mov	r3, r7
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	6a1b      	ldr	r3, [r3, #32]
 8004764:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8004768:	463b      	mov	r3, r7
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2200      	movs	r2, #0
 800476e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004770:	463b      	mov	r3, r7
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	785b      	ldrb	r3, [r3, #1]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d164      	bne.n	8004844 <USB_EPStartXfer+0x384>
 800477a:	1d3b      	adds	r3, r7, #4
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	61fb      	str	r3, [r7, #28]
 8004780:	1d3b      	adds	r3, r7, #4
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004788:	b29b      	uxth	r3, r3
 800478a:	461a      	mov	r2, r3
 800478c:	69fb      	ldr	r3, [r7, #28]
 800478e:	4413      	add	r3, r2
 8004790:	61fb      	str	r3, [r7, #28]
 8004792:	463b      	mov	r3, r7
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	011a      	lsls	r2, r3, #4
 800479a:	69fb      	ldr	r3, [r7, #28]
 800479c:	4413      	add	r3, r2
 800479e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80047a2:	61bb      	str	r3, [r7, #24]
 80047a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d112      	bne.n	80047d2 <USB_EPStartXfer+0x312>
 80047ac:	69bb      	ldr	r3, [r7, #24]
 80047ae:	881b      	ldrh	r3, [r3, #0]
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80047b6:	b29a      	uxth	r2, r3
 80047b8:	69bb      	ldr	r3, [r7, #24]
 80047ba:	801a      	strh	r2, [r3, #0]
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	881b      	ldrh	r3, [r3, #0]
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80047c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80047ca:	b29a      	uxth	r2, r3
 80047cc:	69bb      	ldr	r3, [r7, #24]
 80047ce:	801a      	strh	r2, [r3, #0]
 80047d0:	e057      	b.n	8004882 <USB_EPStartXfer+0x3c2>
 80047d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80047d6:	2b3e      	cmp	r3, #62	; 0x3e
 80047d8:	d817      	bhi.n	800480a <USB_EPStartXfer+0x34a>
 80047da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80047de:	085b      	lsrs	r3, r3, #1
 80047e0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80047e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80047e8:	f003 0301 	and.w	r3, r3, #1
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d004      	beq.n	80047fa <USB_EPStartXfer+0x33a>
 80047f0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80047f4:	3301      	adds	r3, #1
 80047f6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80047fa:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80047fe:	b29b      	uxth	r3, r3
 8004800:	029b      	lsls	r3, r3, #10
 8004802:	b29a      	uxth	r2, r3
 8004804:	69bb      	ldr	r3, [r7, #24]
 8004806:	801a      	strh	r2, [r3, #0]
 8004808:	e03b      	b.n	8004882 <USB_EPStartXfer+0x3c2>
 800480a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800480e:	095b      	lsrs	r3, r3, #5
 8004810:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8004814:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004818:	f003 031f 	and.w	r3, r3, #31
 800481c:	2b00      	cmp	r3, #0
 800481e:	d104      	bne.n	800482a <USB_EPStartXfer+0x36a>
 8004820:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8004824:	3b01      	subs	r3, #1
 8004826:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800482a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800482e:	b29b      	uxth	r3, r3
 8004830:	029b      	lsls	r3, r3, #10
 8004832:	b29b      	uxth	r3, r3
 8004834:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004838:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800483c:	b29a      	uxth	r2, r3
 800483e:	69bb      	ldr	r3, [r7, #24]
 8004840:	801a      	strh	r2, [r3, #0]
 8004842:	e01e      	b.n	8004882 <USB_EPStartXfer+0x3c2>
 8004844:	463b      	mov	r3, r7
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	785b      	ldrb	r3, [r3, #1]
 800484a:	2b01      	cmp	r3, #1
 800484c:	d119      	bne.n	8004882 <USB_EPStartXfer+0x3c2>
 800484e:	1d3b      	adds	r3, r7, #4
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	627b      	str	r3, [r7, #36]	; 0x24
 8004854:	1d3b      	adds	r3, r7, #4
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800485c:	b29b      	uxth	r3, r3
 800485e:	461a      	mov	r2, r3
 8004860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004862:	4413      	add	r3, r2
 8004864:	627b      	str	r3, [r7, #36]	; 0x24
 8004866:	463b      	mov	r3, r7
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	781b      	ldrb	r3, [r3, #0]
 800486c:	011a      	lsls	r2, r3, #4
 800486e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004870:	4413      	add	r3, r2
 8004872:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004876:	623b      	str	r3, [r7, #32]
 8004878:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800487c:	b29a      	uxth	r2, r3
 800487e:	6a3b      	ldr	r3, [r7, #32]
 8004880:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8004882:	463b      	mov	r3, r7
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	891b      	ldrh	r3, [r3, #8]
 8004888:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800488c:	463b      	mov	r3, r7
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	6959      	ldr	r1, [r3, #20]
 8004892:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004896:	b29b      	uxth	r3, r3
 8004898:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 800489c:	1d38      	adds	r0, r7, #4
 800489e:	6800      	ldr	r0, [r0, #0]
 80048a0:	f001 f86c 	bl	800597c <USB_WritePMA>
 80048a4:	e33b      	b.n	8004f1e <USB_EPStartXfer+0xa5e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80048a6:	463b      	mov	r3, r7
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	785b      	ldrb	r3, [r3, #1]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d164      	bne.n	800497a <USB_EPStartXfer+0x4ba>
 80048b0:	1d3b      	adds	r3, r7, #4
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048b6:	1d3b      	adds	r3, r7, #4
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80048be:	b29b      	uxth	r3, r3
 80048c0:	461a      	mov	r2, r3
 80048c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048c4:	4413      	add	r3, r2
 80048c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048c8:	463b      	mov	r3, r7
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	781b      	ldrb	r3, [r3, #0]
 80048ce:	011a      	lsls	r2, r3, #4
 80048d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048d2:	4413      	add	r3, r2
 80048d4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80048d8:	64bb      	str	r3, [r7, #72]	; 0x48
 80048da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d112      	bne.n	8004908 <USB_EPStartXfer+0x448>
 80048e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048e4:	881b      	ldrh	r3, [r3, #0]
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80048ec:	b29a      	uxth	r2, r3
 80048ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048f0:	801a      	strh	r2, [r3, #0]
 80048f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048f4:	881b      	ldrh	r3, [r3, #0]
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004900:	b29a      	uxth	r2, r3
 8004902:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004904:	801a      	strh	r2, [r3, #0]
 8004906:	e057      	b.n	80049b8 <USB_EPStartXfer+0x4f8>
 8004908:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800490c:	2b3e      	cmp	r3, #62	; 0x3e
 800490e:	d817      	bhi.n	8004940 <USB_EPStartXfer+0x480>
 8004910:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004914:	085b      	lsrs	r3, r3, #1
 8004916:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800491a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800491e:	f003 0301 	and.w	r3, r3, #1
 8004922:	2b00      	cmp	r3, #0
 8004924:	d004      	beq.n	8004930 <USB_EPStartXfer+0x470>
 8004926:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800492a:	3301      	adds	r3, #1
 800492c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8004930:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004934:	b29b      	uxth	r3, r3
 8004936:	029b      	lsls	r3, r3, #10
 8004938:	b29a      	uxth	r2, r3
 800493a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800493c:	801a      	strh	r2, [r3, #0]
 800493e:	e03b      	b.n	80049b8 <USB_EPStartXfer+0x4f8>
 8004940:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004944:	095b      	lsrs	r3, r3, #5
 8004946:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800494a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800494e:	f003 031f 	and.w	r3, r3, #31
 8004952:	2b00      	cmp	r3, #0
 8004954:	d104      	bne.n	8004960 <USB_EPStartXfer+0x4a0>
 8004956:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800495a:	3b01      	subs	r3, #1
 800495c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8004960:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004964:	b29b      	uxth	r3, r3
 8004966:	029b      	lsls	r3, r3, #10
 8004968:	b29b      	uxth	r3, r3
 800496a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800496e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004972:	b29a      	uxth	r2, r3
 8004974:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004976:	801a      	strh	r2, [r3, #0]
 8004978:	e01e      	b.n	80049b8 <USB_EPStartXfer+0x4f8>
 800497a:	463b      	mov	r3, r7
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	785b      	ldrb	r3, [r3, #1]
 8004980:	2b01      	cmp	r3, #1
 8004982:	d119      	bne.n	80049b8 <USB_EPStartXfer+0x4f8>
 8004984:	1d3b      	adds	r3, r7, #4
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	657b      	str	r3, [r7, #84]	; 0x54
 800498a:	1d3b      	adds	r3, r7, #4
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004992:	b29b      	uxth	r3, r3
 8004994:	461a      	mov	r2, r3
 8004996:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004998:	4413      	add	r3, r2
 800499a:	657b      	str	r3, [r7, #84]	; 0x54
 800499c:	463b      	mov	r3, r7
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	781b      	ldrb	r3, [r3, #0]
 80049a2:	011a      	lsls	r2, r3, #4
 80049a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049a6:	4413      	add	r3, r2
 80049a8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80049ac:	653b      	str	r3, [r7, #80]	; 0x50
 80049ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80049b2:	b29a      	uxth	r2, r3
 80049b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80049b6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80049b8:	463b      	mov	r3, r7
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	891b      	ldrh	r3, [r3, #8]
 80049be:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80049c2:	463b      	mov	r3, r7
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	6959      	ldr	r1, [r3, #20]
 80049c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80049d2:	1d38      	adds	r0, r7, #4
 80049d4:	6800      	ldr	r0, [r0, #0]
 80049d6:	f000 ffd1 	bl	800597c <USB_WritePMA>
            ep->xfer_buff += len;
 80049da:	463b      	mov	r3, r7
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	695a      	ldr	r2, [r3, #20]
 80049e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80049e4:	441a      	add	r2, r3
 80049e6:	463b      	mov	r3, r7
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80049ec:	463b      	mov	r3, r7
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	6a1a      	ldr	r2, [r3, #32]
 80049f2:	463b      	mov	r3, r7
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	691b      	ldr	r3, [r3, #16]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d909      	bls.n	8004a10 <USB_EPStartXfer+0x550>
            {
              ep->xfer_len_db -= len;
 80049fc:	463b      	mov	r3, r7
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	6a1a      	ldr	r2, [r3, #32]
 8004a02:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004a06:	1ad2      	subs	r2, r2, r3
 8004a08:	463b      	mov	r3, r7
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	621a      	str	r2, [r3, #32]
 8004a0e:	e008      	b.n	8004a22 <USB_EPStartXfer+0x562>
            }
            else
            {
              len = ep->xfer_len_db;
 8004a10:	463b      	mov	r3, r7
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	6a1b      	ldr	r3, [r3, #32]
 8004a16:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8004a1a:	463b      	mov	r3, r7
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004a22:	1d3b      	adds	r3, r7, #4
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	647b      	str	r3, [r7, #68]	; 0x44
 8004a28:	463b      	mov	r3, r7
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	785b      	ldrb	r3, [r3, #1]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d164      	bne.n	8004afc <USB_EPStartXfer+0x63c>
 8004a32:	1d3b      	adds	r3, r7, #4
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a38:	1d3b      	adds	r3, r7, #4
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a40:	b29b      	uxth	r3, r3
 8004a42:	461a      	mov	r2, r3
 8004a44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a46:	4413      	add	r3, r2
 8004a48:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a4a:	463b      	mov	r3, r7
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	781b      	ldrb	r3, [r3, #0]
 8004a50:	011a      	lsls	r2, r3, #4
 8004a52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a54:	4413      	add	r3, r2
 8004a56:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004a5a:	63bb      	str	r3, [r7, #56]	; 0x38
 8004a5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d112      	bne.n	8004a8a <USB_EPStartXfer+0x5ca>
 8004a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a66:	881b      	ldrh	r3, [r3, #0]
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004a6e:	b29a      	uxth	r2, r3
 8004a70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a72:	801a      	strh	r2, [r3, #0]
 8004a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a76:	881b      	ldrh	r3, [r3, #0]
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a82:	b29a      	uxth	r2, r3
 8004a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a86:	801a      	strh	r2, [r3, #0]
 8004a88:	e054      	b.n	8004b34 <USB_EPStartXfer+0x674>
 8004a8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004a8e:	2b3e      	cmp	r3, #62	; 0x3e
 8004a90:	d817      	bhi.n	8004ac2 <USB_EPStartXfer+0x602>
 8004a92:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004a96:	085b      	lsrs	r3, r3, #1
 8004a98:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8004a9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004aa0:	f003 0301 	and.w	r3, r3, #1
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d004      	beq.n	8004ab2 <USB_EPStartXfer+0x5f2>
 8004aa8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004aac:	3301      	adds	r3, #1
 8004aae:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8004ab2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	029b      	lsls	r3, r3, #10
 8004aba:	b29a      	uxth	r2, r3
 8004abc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004abe:	801a      	strh	r2, [r3, #0]
 8004ac0:	e038      	b.n	8004b34 <USB_EPStartXfer+0x674>
 8004ac2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004ac6:	095b      	lsrs	r3, r3, #5
 8004ac8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8004acc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004ad0:	f003 031f 	and.w	r3, r3, #31
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d104      	bne.n	8004ae2 <USB_EPStartXfer+0x622>
 8004ad8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004adc:	3b01      	subs	r3, #1
 8004ade:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8004ae2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	029b      	lsls	r3, r3, #10
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004af0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004af4:	b29a      	uxth	r2, r3
 8004af6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004af8:	801a      	strh	r2, [r3, #0]
 8004afa:	e01b      	b.n	8004b34 <USB_EPStartXfer+0x674>
 8004afc:	463b      	mov	r3, r7
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	785b      	ldrb	r3, [r3, #1]
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d116      	bne.n	8004b34 <USB_EPStartXfer+0x674>
 8004b06:	1d3b      	adds	r3, r7, #4
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	461a      	mov	r2, r3
 8004b12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b14:	4413      	add	r3, r2
 8004b16:	647b      	str	r3, [r7, #68]	; 0x44
 8004b18:	463b      	mov	r3, r7
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	781b      	ldrb	r3, [r3, #0]
 8004b1e:	011a      	lsls	r2, r3, #4
 8004b20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b22:	4413      	add	r3, r2
 8004b24:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004b28:	643b      	str	r3, [r7, #64]	; 0x40
 8004b2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004b2e:	b29a      	uxth	r2, r3
 8004b30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b32:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004b34:	463b      	mov	r3, r7
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	895b      	ldrh	r3, [r3, #10]
 8004b3a:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004b3e:	463b      	mov	r3, r7
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	6959      	ldr	r1, [r3, #20]
 8004b44:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004b48:	b29b      	uxth	r3, r3
 8004b4a:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8004b4e:	1d38      	adds	r0, r7, #4
 8004b50:	6800      	ldr	r0, [r0, #0]
 8004b52:	f000 ff13 	bl	800597c <USB_WritePMA>
 8004b56:	e1e2      	b.n	8004f1e <USB_EPStartXfer+0xa5e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8004b58:	463b      	mov	r3, r7
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8004b62:	1d3b      	adds	r3, r7, #4
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	463b      	mov	r3, r7
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	781b      	ldrb	r3, [r3, #0]
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	4413      	add	r3, r2
 8004b70:	881b      	ldrh	r3, [r3, #0]
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8004b78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b7c:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8004b80:	1d3b      	adds	r3, r7, #4
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	463b      	mov	r3, r7
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	781b      	ldrb	r3, [r3, #0]
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	441a      	add	r2, r3
 8004b8e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8004b92:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004b96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004b9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004ba6:	1d3b      	adds	r3, r7, #4
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	663b      	str	r3, [r7, #96]	; 0x60
 8004bac:	1d3b      	adds	r3, r7, #4
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004bba:	4413      	add	r3, r2
 8004bbc:	663b      	str	r3, [r7, #96]	; 0x60
 8004bbe:	463b      	mov	r3, r7
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	781b      	ldrb	r3, [r3, #0]
 8004bc4:	011a      	lsls	r2, r3, #4
 8004bc6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004bc8:	4413      	add	r3, r2
 8004bca:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004bce:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004bd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004bd4:	b29a      	uxth	r2, r3
 8004bd6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bd8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8004bda:	463b      	mov	r3, r7
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	891b      	ldrh	r3, [r3, #8]
 8004be0:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004be4:	463b      	mov	r3, r7
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	6959      	ldr	r1, [r3, #20]
 8004bea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004bee:	b29b      	uxth	r3, r3
 8004bf0:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8004bf4:	1d38      	adds	r0, r7, #4
 8004bf6:	6800      	ldr	r0, [r0, #0]
 8004bf8:	f000 fec0 	bl	800597c <USB_WritePMA>
 8004bfc:	e18f      	b.n	8004f1e <USB_EPStartXfer+0xa5e>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004bfe:	1d3b      	adds	r3, r7, #4
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	463b      	mov	r3, r7
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	781b      	ldrb	r3, [r3, #0]
 8004c08:	009b      	lsls	r3, r3, #2
 8004c0a:	4413      	add	r3, r2
 8004c0c:	881b      	ldrh	r3, [r3, #0]
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	f000 808f 	beq.w	8004d38 <USB_EPStartXfer+0x878>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004c1a:	1d3b      	adds	r3, r7, #4
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	67bb      	str	r3, [r7, #120]	; 0x78
 8004c20:	463b      	mov	r3, r7
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	785b      	ldrb	r3, [r3, #1]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d164      	bne.n	8004cf4 <USB_EPStartXfer+0x834>
 8004c2a:	1d3b      	adds	r3, r7, #4
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	673b      	str	r3, [r7, #112]	; 0x70
 8004c30:	1d3b      	adds	r3, r7, #4
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004c3e:	4413      	add	r3, r2
 8004c40:	673b      	str	r3, [r7, #112]	; 0x70
 8004c42:	463b      	mov	r3, r7
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	781b      	ldrb	r3, [r3, #0]
 8004c48:	011a      	lsls	r2, r3, #4
 8004c4a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004c4c:	4413      	add	r3, r2
 8004c4e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004c52:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004c54:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d112      	bne.n	8004c82 <USB_EPStartXfer+0x7c2>
 8004c5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c5e:	881b      	ldrh	r3, [r3, #0]
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004c66:	b29a      	uxth	r2, r3
 8004c68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c6a:	801a      	strh	r2, [r3, #0]
 8004c6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c6e:	881b      	ldrh	r3, [r3, #0]
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c7a:	b29a      	uxth	r2, r3
 8004c7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c7e:	801a      	strh	r2, [r3, #0]
 8004c80:	e054      	b.n	8004d2c <USB_EPStartXfer+0x86c>
 8004c82:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004c86:	2b3e      	cmp	r3, #62	; 0x3e
 8004c88:	d817      	bhi.n	8004cba <USB_EPStartXfer+0x7fa>
 8004c8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004c8e:	085b      	lsrs	r3, r3, #1
 8004c90:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8004c94:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004c98:	f003 0301 	and.w	r3, r3, #1
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d004      	beq.n	8004caa <USB_EPStartXfer+0x7ea>
 8004ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ca4:	3301      	adds	r3, #1
 8004ca6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8004caa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	029b      	lsls	r3, r3, #10
 8004cb2:	b29a      	uxth	r2, r3
 8004cb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cb6:	801a      	strh	r2, [r3, #0]
 8004cb8:	e038      	b.n	8004d2c <USB_EPStartXfer+0x86c>
 8004cba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004cbe:	095b      	lsrs	r3, r3, #5
 8004cc0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8004cc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004cc8:	f003 031f 	and.w	r3, r3, #31
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d104      	bne.n	8004cda <USB_EPStartXfer+0x81a>
 8004cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8004cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cde:	b29b      	uxth	r3, r3
 8004ce0:	029b      	lsls	r3, r3, #10
 8004ce2:	b29b      	uxth	r3, r3
 8004ce4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ce8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004cec:	b29a      	uxth	r2, r3
 8004cee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cf0:	801a      	strh	r2, [r3, #0]
 8004cf2:	e01b      	b.n	8004d2c <USB_EPStartXfer+0x86c>
 8004cf4:	463b      	mov	r3, r7
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	785b      	ldrb	r3, [r3, #1]
 8004cfa:	2b01      	cmp	r3, #1
 8004cfc:	d116      	bne.n	8004d2c <USB_EPStartXfer+0x86c>
 8004cfe:	1d3b      	adds	r3, r7, #4
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	461a      	mov	r2, r3
 8004d0a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d0c:	4413      	add	r3, r2
 8004d0e:	67bb      	str	r3, [r7, #120]	; 0x78
 8004d10:	463b      	mov	r3, r7
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	781b      	ldrb	r3, [r3, #0]
 8004d16:	011a      	lsls	r2, r3, #4
 8004d18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d1a:	4413      	add	r3, r2
 8004d1c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004d20:	677b      	str	r3, [r7, #116]	; 0x74
 8004d22:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004d26:	b29a      	uxth	r2, r3
 8004d28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d2a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8004d2c:	463b      	mov	r3, r7
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	895b      	ldrh	r3, [r3, #10]
 8004d32:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 8004d36:	e097      	b.n	8004e68 <USB_EPStartXfer+0x9a8>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004d38:	463b      	mov	r3, r7
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	785b      	ldrb	r3, [r3, #1]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d168      	bne.n	8004e14 <USB_EPStartXfer+0x954>
 8004d42:	1d3b      	adds	r3, r7, #4
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004d4a:	1d3b      	adds	r3, r7, #4
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	461a      	mov	r2, r3
 8004d56:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004d5a:	4413      	add	r3, r2
 8004d5c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004d60:	463b      	mov	r3, r7
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	781b      	ldrb	r3, [r3, #0]
 8004d66:	011a      	lsls	r2, r3, #4
 8004d68:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004d6c:	4413      	add	r3, r2
 8004d6e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004d72:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004d74:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d112      	bne.n	8004da2 <USB_EPStartXfer+0x8e2>
 8004d7c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004d7e:	881b      	ldrh	r3, [r3, #0]
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004d86:	b29a      	uxth	r2, r3
 8004d88:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004d8a:	801a      	strh	r2, [r3, #0]
 8004d8c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004d8e:	881b      	ldrh	r3, [r3, #0]
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d9a:	b29a      	uxth	r2, r3
 8004d9c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004d9e:	801a      	strh	r2, [r3, #0]
 8004da0:	e05d      	b.n	8004e5e <USB_EPStartXfer+0x99e>
 8004da2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004da6:	2b3e      	cmp	r3, #62	; 0x3e
 8004da8:	d817      	bhi.n	8004dda <USB_EPStartXfer+0x91a>
 8004daa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004dae:	085b      	lsrs	r3, r3, #1
 8004db0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8004db4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d004      	beq.n	8004dca <USB_EPStartXfer+0x90a>
 8004dc0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8004dca:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004dce:	b29b      	uxth	r3, r3
 8004dd0:	029b      	lsls	r3, r3, #10
 8004dd2:	b29a      	uxth	r2, r3
 8004dd4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004dd6:	801a      	strh	r2, [r3, #0]
 8004dd8:	e041      	b.n	8004e5e <USB_EPStartXfer+0x99e>
 8004dda:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004dde:	095b      	lsrs	r3, r3, #5
 8004de0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8004de4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004de8:	f003 031f 	and.w	r3, r3, #31
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d104      	bne.n	8004dfa <USB_EPStartXfer+0x93a>
 8004df0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004df4:	3b01      	subs	r3, #1
 8004df6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8004dfa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	029b      	lsls	r3, r3, #10
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e0c:	b29a      	uxth	r2, r3
 8004e0e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004e10:	801a      	strh	r2, [r3, #0]
 8004e12:	e024      	b.n	8004e5e <USB_EPStartXfer+0x99e>
 8004e14:	463b      	mov	r3, r7
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	785b      	ldrb	r3, [r3, #1]
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d11f      	bne.n	8004e5e <USB_EPStartXfer+0x99e>
 8004e1e:	1d3b      	adds	r3, r7, #4
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004e26:	1d3b      	adds	r3, r7, #4
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	461a      	mov	r2, r3
 8004e32:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004e36:	4413      	add	r3, r2
 8004e38:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004e3c:	463b      	mov	r3, r7
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	781b      	ldrb	r3, [r3, #0]
 8004e42:	011a      	lsls	r2, r3, #4
 8004e44:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004e48:	4413      	add	r3, r2
 8004e4a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004e4e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004e52:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004e56:	b29a      	uxth	r2, r3
 8004e58:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004e5c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8004e5e:	463b      	mov	r3, r7
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	891b      	ldrh	r3, [r3, #8]
 8004e64:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004e68:	463b      	mov	r3, r7
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	6959      	ldr	r1, [r3, #20]
 8004e6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8004e78:	1d38      	adds	r0, r7, #4
 8004e7a:	6800      	ldr	r0, [r0, #0]
 8004e7c:	f000 fd7e 	bl	800597c <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8004e80:	463b      	mov	r3, r7
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	785b      	ldrb	r3, [r3, #1]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d122      	bne.n	8004ed0 <USB_EPStartXfer+0xa10>
 8004e8a:	1d3b      	adds	r3, r7, #4
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	463b      	mov	r3, r7
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	781b      	ldrb	r3, [r3, #0]
 8004e94:	009b      	lsls	r3, r3, #2
 8004e96:	4413      	add	r3, r2
 8004e98:	881b      	ldrh	r3, [r3, #0]
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ea0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ea4:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8004ea8:	1d3b      	adds	r3, r7, #4
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	463b      	mov	r3, r7
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	781b      	ldrb	r3, [r3, #0]
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	441a      	add	r2, r3
 8004eb6:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8004eba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ebe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ec2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ec6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	8013      	strh	r3, [r2, #0]
 8004ece:	e026      	b.n	8004f1e <USB_EPStartXfer+0xa5e>
 8004ed0:	463b      	mov	r3, r7
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	785b      	ldrb	r3, [r3, #1]
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d121      	bne.n	8004f1e <USB_EPStartXfer+0xa5e>
 8004eda:	1d3b      	adds	r3, r7, #4
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	463b      	mov	r3, r7
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	781b      	ldrb	r3, [r3, #0]
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	4413      	add	r3, r2
 8004ee8:	881b      	ldrh	r3, [r3, #0]
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ef0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ef4:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8004ef8:	1d3b      	adds	r3, r7, #4
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	463b      	mov	r3, r7
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	781b      	ldrb	r3, [r3, #0]
 8004f02:	009b      	lsls	r3, r3, #2
 8004f04:	441a      	add	r2, r3
 8004f06:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8004f0a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f0e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f12:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004f16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004f1e:	1d3b      	adds	r3, r7, #4
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	463b      	mov	r3, r7
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	781b      	ldrb	r3, [r3, #0]
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	4413      	add	r3, r2
 8004f2c:	881b      	ldrh	r3, [r3, #0]
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	f107 020e 	add.w	r2, r7, #14
 8004f34:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f3c:	8013      	strh	r3, [r2, #0]
 8004f3e:	f107 030e 	add.w	r3, r7, #14
 8004f42:	f107 020e 	add.w	r2, r7, #14
 8004f46:	8812      	ldrh	r2, [r2, #0]
 8004f48:	f082 0210 	eor.w	r2, r2, #16
 8004f4c:	801a      	strh	r2, [r3, #0]
 8004f4e:	f107 030e 	add.w	r3, r7, #14
 8004f52:	f107 020e 	add.w	r2, r7, #14
 8004f56:	8812      	ldrh	r2, [r2, #0]
 8004f58:	f082 0220 	eor.w	r2, r2, #32
 8004f5c:	801a      	strh	r2, [r3, #0]
 8004f5e:	1d3b      	adds	r3, r7, #4
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	463b      	mov	r3, r7
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	781b      	ldrb	r3, [r3, #0]
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	441a      	add	r2, r3
 8004f6c:	f107 030e 	add.w	r3, r7, #14
 8004f70:	881b      	ldrh	r3, [r3, #0]
 8004f72:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f76:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	8013      	strh	r3, [r2, #0]
 8004f86:	e3b5      	b.n	80056f4 <USB_EPStartXfer+0x1234>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8004f88:	463b      	mov	r3, r7
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	7b1b      	ldrb	r3, [r3, #12]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	f040 8090 	bne.w	80050b4 <USB_EPStartXfer+0xbf4>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8004f94:	463b      	mov	r3, r7
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	699a      	ldr	r2, [r3, #24]
 8004f9a:	463b      	mov	r3, r7
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	691b      	ldr	r3, [r3, #16]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d90e      	bls.n	8004fc2 <USB_EPStartXfer+0xb02>
      {
        len = ep->maxpacket;
 8004fa4:	463b      	mov	r3, r7
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	691b      	ldr	r3, [r3, #16]
 8004faa:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 8004fae:	463b      	mov	r3, r7
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	699a      	ldr	r2, [r3, #24]
 8004fb4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004fb8:	1ad2      	subs	r2, r2, r3
 8004fba:	463b      	mov	r3, r7
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	619a      	str	r2, [r3, #24]
 8004fc0:	e008      	b.n	8004fd4 <USB_EPStartXfer+0xb14>
      }
      else
      {
        len = ep->xfer_len;
 8004fc2:	463b      	mov	r3, r7
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 8004fcc:	463b      	mov	r3, r7
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8004fd4:	1d3b      	adds	r3, r7, #4
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004fdc:	1d3b      	adds	r3, r7, #4
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004fec:	4413      	add	r3, r2
 8004fee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004ff2:	463b      	mov	r3, r7
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	011a      	lsls	r2, r3, #4
 8004ffa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004ffe:	4413      	add	r3, r2
 8005000:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005004:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005008:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800500c:	2b00      	cmp	r3, #0
 800500e:	d116      	bne.n	800503e <USB_EPStartXfer+0xb7e>
 8005010:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005014:	881b      	ldrh	r3, [r3, #0]
 8005016:	b29b      	uxth	r3, r3
 8005018:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800501c:	b29a      	uxth	r2, r3
 800501e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005022:	801a      	strh	r2, [r3, #0]
 8005024:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005028:	881b      	ldrh	r3, [r3, #0]
 800502a:	b29b      	uxth	r3, r3
 800502c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005030:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005034:	b29a      	uxth	r2, r3
 8005036:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800503a:	801a      	strh	r2, [r3, #0]
 800503c:	e32c      	b.n	8005698 <USB_EPStartXfer+0x11d8>
 800503e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005042:	2b3e      	cmp	r3, #62	; 0x3e
 8005044:	d818      	bhi.n	8005078 <USB_EPStartXfer+0xbb8>
 8005046:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800504a:	085b      	lsrs	r3, r3, #1
 800504c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8005050:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005054:	f003 0301 	and.w	r3, r3, #1
 8005058:	2b00      	cmp	r3, #0
 800505a:	d004      	beq.n	8005066 <USB_EPStartXfer+0xba6>
 800505c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8005060:	3301      	adds	r3, #1
 8005062:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8005066:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800506a:	b29b      	uxth	r3, r3
 800506c:	029b      	lsls	r3, r3, #10
 800506e:	b29a      	uxth	r2, r3
 8005070:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005074:	801a      	strh	r2, [r3, #0]
 8005076:	e30f      	b.n	8005698 <USB_EPStartXfer+0x11d8>
 8005078:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800507c:	095b      	lsrs	r3, r3, #5
 800507e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8005082:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005086:	f003 031f 	and.w	r3, r3, #31
 800508a:	2b00      	cmp	r3, #0
 800508c:	d104      	bne.n	8005098 <USB_EPStartXfer+0xbd8>
 800508e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8005092:	3b01      	subs	r3, #1
 8005094:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8005098:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800509c:	b29b      	uxth	r3, r3
 800509e:	029b      	lsls	r3, r3, #10
 80050a0:	b29b      	uxth	r3, r3
 80050a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80050a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80050aa:	b29a      	uxth	r2, r3
 80050ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80050b0:	801a      	strh	r2, [r3, #0]
 80050b2:	e2f1      	b.n	8005698 <USB_EPStartXfer+0x11d8>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80050b4:	463b      	mov	r3, r7
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	78db      	ldrb	r3, [r3, #3]
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	f040 818f 	bne.w	80053de <USB_EPStartXfer+0xf1e>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80050c0:	463b      	mov	r3, r7
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	785b      	ldrb	r3, [r3, #1]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d175      	bne.n	80051b6 <USB_EPStartXfer+0xcf6>
 80050ca:	1d3b      	adds	r3, r7, #4
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80050d2:	1d3b      	adds	r3, r7, #4
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80050da:	b29b      	uxth	r3, r3
 80050dc:	461a      	mov	r2, r3
 80050de:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80050e2:	4413      	add	r3, r2
 80050e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80050e8:	463b      	mov	r3, r7
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	011a      	lsls	r2, r3, #4
 80050f0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80050f4:	4413      	add	r3, r2
 80050f6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80050fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80050fe:	463b      	mov	r3, r7
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	691b      	ldr	r3, [r3, #16]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d116      	bne.n	8005136 <USB_EPStartXfer+0xc76>
 8005108:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800510c:	881b      	ldrh	r3, [r3, #0]
 800510e:	b29b      	uxth	r3, r3
 8005110:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005114:	b29a      	uxth	r2, r3
 8005116:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800511a:	801a      	strh	r2, [r3, #0]
 800511c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005120:	881b      	ldrh	r3, [r3, #0]
 8005122:	b29b      	uxth	r3, r3
 8005124:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005128:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800512c:	b29a      	uxth	r2, r3
 800512e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005132:	801a      	strh	r2, [r3, #0]
 8005134:	e065      	b.n	8005202 <USB_EPStartXfer+0xd42>
 8005136:	463b      	mov	r3, r7
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	691b      	ldr	r3, [r3, #16]
 800513c:	2b3e      	cmp	r3, #62	; 0x3e
 800513e:	d81a      	bhi.n	8005176 <USB_EPStartXfer+0xcb6>
 8005140:	463b      	mov	r3, r7
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	691b      	ldr	r3, [r3, #16]
 8005146:	085b      	lsrs	r3, r3, #1
 8005148:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800514c:	463b      	mov	r3, r7
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	691b      	ldr	r3, [r3, #16]
 8005152:	f003 0301 	and.w	r3, r3, #1
 8005156:	2b00      	cmp	r3, #0
 8005158:	d004      	beq.n	8005164 <USB_EPStartXfer+0xca4>
 800515a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800515e:	3301      	adds	r3, #1
 8005160:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005164:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005168:	b29b      	uxth	r3, r3
 800516a:	029b      	lsls	r3, r3, #10
 800516c:	b29a      	uxth	r2, r3
 800516e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005172:	801a      	strh	r2, [r3, #0]
 8005174:	e045      	b.n	8005202 <USB_EPStartXfer+0xd42>
 8005176:	463b      	mov	r3, r7
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	095b      	lsrs	r3, r3, #5
 800517e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005182:	463b      	mov	r3, r7
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	691b      	ldr	r3, [r3, #16]
 8005188:	f003 031f 	and.w	r3, r3, #31
 800518c:	2b00      	cmp	r3, #0
 800518e:	d104      	bne.n	800519a <USB_EPStartXfer+0xcda>
 8005190:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005194:	3b01      	subs	r3, #1
 8005196:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800519a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800519e:	b29b      	uxth	r3, r3
 80051a0:	029b      	lsls	r3, r3, #10
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051ac:	b29a      	uxth	r2, r3
 80051ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80051b2:	801a      	strh	r2, [r3, #0]
 80051b4:	e025      	b.n	8005202 <USB_EPStartXfer+0xd42>
 80051b6:	463b      	mov	r3, r7
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	785b      	ldrb	r3, [r3, #1]
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d120      	bne.n	8005202 <USB_EPStartXfer+0xd42>
 80051c0:	1d3b      	adds	r3, r7, #4
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80051c8:	1d3b      	adds	r3, r7, #4
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	461a      	mov	r2, r3
 80051d4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80051d8:	4413      	add	r3, r2
 80051da:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80051de:	463b      	mov	r3, r7
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	781b      	ldrb	r3, [r3, #0]
 80051e4:	011a      	lsls	r2, r3, #4
 80051e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80051ea:	4413      	add	r3, r2
 80051ec:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80051f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80051f4:	463b      	mov	r3, r7
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	691b      	ldr	r3, [r3, #16]
 80051fa:	b29a      	uxth	r2, r3
 80051fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005200:	801a      	strh	r2, [r3, #0]
 8005202:	1d3b      	adds	r3, r7, #4
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800520a:	463b      	mov	r3, r7
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	785b      	ldrb	r3, [r3, #1]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d175      	bne.n	8005300 <USB_EPStartXfer+0xe40>
 8005214:	1d3b      	adds	r3, r7, #4
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800521c:	1d3b      	adds	r3, r7, #4
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005224:	b29b      	uxth	r3, r3
 8005226:	461a      	mov	r2, r3
 8005228:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800522c:	4413      	add	r3, r2
 800522e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005232:	463b      	mov	r3, r7
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	781b      	ldrb	r3, [r3, #0]
 8005238:	011a      	lsls	r2, r3, #4
 800523a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800523e:	4413      	add	r3, r2
 8005240:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005244:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005248:	463b      	mov	r3, r7
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	691b      	ldr	r3, [r3, #16]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d116      	bne.n	8005280 <USB_EPStartXfer+0xdc0>
 8005252:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005256:	881b      	ldrh	r3, [r3, #0]
 8005258:	b29b      	uxth	r3, r3
 800525a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800525e:	b29a      	uxth	r2, r3
 8005260:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005264:	801a      	strh	r2, [r3, #0]
 8005266:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800526a:	881b      	ldrh	r3, [r3, #0]
 800526c:	b29b      	uxth	r3, r3
 800526e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005272:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005276:	b29a      	uxth	r2, r3
 8005278:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800527c:	801a      	strh	r2, [r3, #0]
 800527e:	e061      	b.n	8005344 <USB_EPStartXfer+0xe84>
 8005280:	463b      	mov	r3, r7
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	691b      	ldr	r3, [r3, #16]
 8005286:	2b3e      	cmp	r3, #62	; 0x3e
 8005288:	d81a      	bhi.n	80052c0 <USB_EPStartXfer+0xe00>
 800528a:	463b      	mov	r3, r7
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	691b      	ldr	r3, [r3, #16]
 8005290:	085b      	lsrs	r3, r3, #1
 8005292:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005296:	463b      	mov	r3, r7
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	691b      	ldr	r3, [r3, #16]
 800529c:	f003 0301 	and.w	r3, r3, #1
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d004      	beq.n	80052ae <USB_EPStartXfer+0xdee>
 80052a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052a8:	3301      	adds	r3, #1
 80052aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80052ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	029b      	lsls	r3, r3, #10
 80052b6:	b29a      	uxth	r2, r3
 80052b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80052bc:	801a      	strh	r2, [r3, #0]
 80052be:	e041      	b.n	8005344 <USB_EPStartXfer+0xe84>
 80052c0:	463b      	mov	r3, r7
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	095b      	lsrs	r3, r3, #5
 80052c8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80052cc:	463b      	mov	r3, r7
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	691b      	ldr	r3, [r3, #16]
 80052d2:	f003 031f 	and.w	r3, r3, #31
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d104      	bne.n	80052e4 <USB_EPStartXfer+0xe24>
 80052da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052de:	3b01      	subs	r3, #1
 80052e0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80052e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	029b      	lsls	r3, r3, #10
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80052f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80052f6:	b29a      	uxth	r2, r3
 80052f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80052fc:	801a      	strh	r2, [r3, #0]
 80052fe:	e021      	b.n	8005344 <USB_EPStartXfer+0xe84>
 8005300:	463b      	mov	r3, r7
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	785b      	ldrb	r3, [r3, #1]
 8005306:	2b01      	cmp	r3, #1
 8005308:	d11c      	bne.n	8005344 <USB_EPStartXfer+0xe84>
 800530a:	1d3b      	adds	r3, r7, #4
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005312:	b29b      	uxth	r3, r3
 8005314:	461a      	mov	r2, r3
 8005316:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800531a:	4413      	add	r3, r2
 800531c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005320:	463b      	mov	r3, r7
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	781b      	ldrb	r3, [r3, #0]
 8005326:	011a      	lsls	r2, r3, #4
 8005328:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800532c:	4413      	add	r3, r2
 800532e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005332:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8005336:	463b      	mov	r3, r7
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	691b      	ldr	r3, [r3, #16]
 800533c:	b29a      	uxth	r2, r3
 800533e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005342:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8005344:	463b      	mov	r3, r7
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	69db      	ldr	r3, [r3, #28]
 800534a:	2b00      	cmp	r3, #0
 800534c:	f000 81a4 	beq.w	8005698 <USB_EPStartXfer+0x11d8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8005350:	1d3b      	adds	r3, r7, #4
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	463b      	mov	r3, r7
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	781b      	ldrb	r3, [r3, #0]
 800535a:	009b      	lsls	r3, r3, #2
 800535c:	4413      	add	r3, r2
 800535e:	881b      	ldrh	r3, [r3, #0]
 8005360:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005364:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8005368:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800536c:	2b00      	cmp	r3, #0
 800536e:	d005      	beq.n	800537c <USB_EPStartXfer+0xebc>
 8005370:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8005374:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005378:	2b00      	cmp	r3, #0
 800537a:	d10d      	bne.n	8005398 <USB_EPStartXfer+0xed8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800537c:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8005380:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005384:	2b00      	cmp	r3, #0
 8005386:	f040 8187 	bne.w	8005698 <USB_EPStartXfer+0x11d8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800538a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800538e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005392:	2b00      	cmp	r3, #0
 8005394:	f040 8180 	bne.w	8005698 <USB_EPStartXfer+0x11d8>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8005398:	1d3b      	adds	r3, r7, #4
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	463b      	mov	r3, r7
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	781b      	ldrb	r3, [r3, #0]
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	4413      	add	r3, r2
 80053a6:	881b      	ldrh	r3, [r3, #0]
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053b2:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 80053b6:	1d3b      	adds	r3, r7, #4
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	463b      	mov	r3, r7
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	009b      	lsls	r3, r3, #2
 80053c2:	441a      	add	r2, r3
 80053c4:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 80053c8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80053cc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80053d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80053d4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80053d8:	b29b      	uxth	r3, r3
 80053da:	8013      	strh	r3, [r2, #0]
 80053dc:	e15c      	b.n	8005698 <USB_EPStartXfer+0x11d8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80053de:	463b      	mov	r3, r7
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	78db      	ldrb	r3, [r3, #3]
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	f040 8155 	bne.w	8005694 <USB_EPStartXfer+0x11d4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80053ea:	463b      	mov	r3, r7
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	699a      	ldr	r2, [r3, #24]
 80053f0:	463b      	mov	r3, r7
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	691b      	ldr	r3, [r3, #16]
 80053f6:	429a      	cmp	r2, r3
 80053f8:	d90e      	bls.n	8005418 <USB_EPStartXfer+0xf58>
        {
          len = ep->maxpacket;
 80053fa:	463b      	mov	r3, r7
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	691b      	ldr	r3, [r3, #16]
 8005400:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 8005404:	463b      	mov	r3, r7
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	699a      	ldr	r2, [r3, #24]
 800540a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800540e:	1ad2      	subs	r2, r2, r3
 8005410:	463b      	mov	r3, r7
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	619a      	str	r2, [r3, #24]
 8005416:	e008      	b.n	800542a <USB_EPStartXfer+0xf6a>
        }
        else
        {
          len = ep->xfer_len;
 8005418:	463b      	mov	r3, r7
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 8005422:	463b      	mov	r3, r7
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	2200      	movs	r2, #0
 8005428:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800542a:	463b      	mov	r3, r7
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	785b      	ldrb	r3, [r3, #1]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d16f      	bne.n	8005514 <USB_EPStartXfer+0x1054>
 8005434:	1d3b      	adds	r3, r7, #4
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800543c:	1d3b      	adds	r3, r7, #4
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005444:	b29b      	uxth	r3, r3
 8005446:	461a      	mov	r2, r3
 8005448:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800544c:	4413      	add	r3, r2
 800544e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005452:	463b      	mov	r3, r7
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	781b      	ldrb	r3, [r3, #0]
 8005458:	011a      	lsls	r2, r3, #4
 800545a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800545e:	4413      	add	r3, r2
 8005460:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005464:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005468:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800546c:	2b00      	cmp	r3, #0
 800546e:	d116      	bne.n	800549e <USB_EPStartXfer+0xfde>
 8005470:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005474:	881b      	ldrh	r3, [r3, #0]
 8005476:	b29b      	uxth	r3, r3
 8005478:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800547c:	b29a      	uxth	r2, r3
 800547e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005482:	801a      	strh	r2, [r3, #0]
 8005484:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005488:	881b      	ldrh	r3, [r3, #0]
 800548a:	b29b      	uxth	r3, r3
 800548c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005490:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005494:	b29a      	uxth	r2, r3
 8005496:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800549a:	801a      	strh	r2, [r3, #0]
 800549c:	e05f      	b.n	800555e <USB_EPStartXfer+0x109e>
 800549e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80054a2:	2b3e      	cmp	r3, #62	; 0x3e
 80054a4:	d818      	bhi.n	80054d8 <USB_EPStartXfer+0x1018>
 80054a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80054aa:	085b      	lsrs	r3, r3, #1
 80054ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80054b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80054b4:	f003 0301 	and.w	r3, r3, #1
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d004      	beq.n	80054c6 <USB_EPStartXfer+0x1006>
 80054bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054c0:	3301      	adds	r3, #1
 80054c2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80054c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054ca:	b29b      	uxth	r3, r3
 80054cc:	029b      	lsls	r3, r3, #10
 80054ce:	b29a      	uxth	r2, r3
 80054d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80054d4:	801a      	strh	r2, [r3, #0]
 80054d6:	e042      	b.n	800555e <USB_EPStartXfer+0x109e>
 80054d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80054dc:	095b      	lsrs	r3, r3, #5
 80054de:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80054e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80054e6:	f003 031f 	and.w	r3, r3, #31
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d104      	bne.n	80054f8 <USB_EPStartXfer+0x1038>
 80054ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054f2:	3b01      	subs	r3, #1
 80054f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80054f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	029b      	lsls	r3, r3, #10
 8005500:	b29b      	uxth	r3, r3
 8005502:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005506:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800550a:	b29a      	uxth	r2, r3
 800550c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005510:	801a      	strh	r2, [r3, #0]
 8005512:	e024      	b.n	800555e <USB_EPStartXfer+0x109e>
 8005514:	463b      	mov	r3, r7
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	785b      	ldrb	r3, [r3, #1]
 800551a:	2b01      	cmp	r3, #1
 800551c:	d11f      	bne.n	800555e <USB_EPStartXfer+0x109e>
 800551e:	1d3b      	adds	r3, r7, #4
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005526:	1d3b      	adds	r3, r7, #4
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800552e:	b29b      	uxth	r3, r3
 8005530:	461a      	mov	r2, r3
 8005532:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005536:	4413      	add	r3, r2
 8005538:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800553c:	463b      	mov	r3, r7
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	781b      	ldrb	r3, [r3, #0]
 8005542:	011a      	lsls	r2, r3, #4
 8005544:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005548:	4413      	add	r3, r2
 800554a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800554e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8005552:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005556:	b29a      	uxth	r2, r3
 8005558:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800555c:	801a      	strh	r2, [r3, #0]
 800555e:	1d3b      	adds	r3, r7, #4
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005566:	463b      	mov	r3, r7
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	785b      	ldrb	r3, [r3, #1]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d16f      	bne.n	8005650 <USB_EPStartXfer+0x1190>
 8005570:	1d3b      	adds	r3, r7, #4
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005578:	1d3b      	adds	r3, r7, #4
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005580:	b29b      	uxth	r3, r3
 8005582:	461a      	mov	r2, r3
 8005584:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005588:	4413      	add	r3, r2
 800558a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800558e:	463b      	mov	r3, r7
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	781b      	ldrb	r3, [r3, #0]
 8005594:	011a      	lsls	r2, r3, #4
 8005596:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800559a:	4413      	add	r3, r2
 800559c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80055a0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80055a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d116      	bne.n	80055da <USB_EPStartXfer+0x111a>
 80055ac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80055b0:	881b      	ldrh	r3, [r3, #0]
 80055b2:	b29b      	uxth	r3, r3
 80055b4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80055b8:	b29a      	uxth	r2, r3
 80055ba:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80055be:	801a      	strh	r2, [r3, #0]
 80055c0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80055c4:	881b      	ldrh	r3, [r3, #0]
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80055cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80055d0:	b29a      	uxth	r2, r3
 80055d2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80055d6:	801a      	strh	r2, [r3, #0]
 80055d8:	e05e      	b.n	8005698 <USB_EPStartXfer+0x11d8>
 80055da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055de:	2b3e      	cmp	r3, #62	; 0x3e
 80055e0:	d818      	bhi.n	8005614 <USB_EPStartXfer+0x1154>
 80055e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055e6:	085b      	lsrs	r3, r3, #1
 80055e8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80055ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055f0:	f003 0301 	and.w	r3, r3, #1
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d004      	beq.n	8005602 <USB_EPStartXfer+0x1142>
 80055f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055fc:	3301      	adds	r3, #1
 80055fe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8005602:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005606:	b29b      	uxth	r3, r3
 8005608:	029b      	lsls	r3, r3, #10
 800560a:	b29a      	uxth	r2, r3
 800560c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005610:	801a      	strh	r2, [r3, #0]
 8005612:	e041      	b.n	8005698 <USB_EPStartXfer+0x11d8>
 8005614:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005618:	095b      	lsrs	r3, r3, #5
 800561a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800561e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005622:	f003 031f 	and.w	r3, r3, #31
 8005626:	2b00      	cmp	r3, #0
 8005628:	d104      	bne.n	8005634 <USB_EPStartXfer+0x1174>
 800562a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800562e:	3b01      	subs	r3, #1
 8005630:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8005634:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005638:	b29b      	uxth	r3, r3
 800563a:	029b      	lsls	r3, r3, #10
 800563c:	b29b      	uxth	r3, r3
 800563e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005642:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005646:	b29a      	uxth	r2, r3
 8005648:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800564c:	801a      	strh	r2, [r3, #0]
 800564e:	e023      	b.n	8005698 <USB_EPStartXfer+0x11d8>
 8005650:	463b      	mov	r3, r7
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	785b      	ldrb	r3, [r3, #1]
 8005656:	2b01      	cmp	r3, #1
 8005658:	d11e      	bne.n	8005698 <USB_EPStartXfer+0x11d8>
 800565a:	1d3b      	adds	r3, r7, #4
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005662:	b29b      	uxth	r3, r3
 8005664:	461a      	mov	r2, r3
 8005666:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800566a:	4413      	add	r3, r2
 800566c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005670:	463b      	mov	r3, r7
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	781b      	ldrb	r3, [r3, #0]
 8005676:	011a      	lsls	r2, r3, #4
 8005678:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800567c:	4413      	add	r3, r2
 800567e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005682:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005686:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800568a:	b29a      	uxth	r2, r3
 800568c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005690:	801a      	strh	r2, [r3, #0]
 8005692:	e001      	b.n	8005698 <USB_EPStartXfer+0x11d8>
      }
      else
      {
        return HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	e02e      	b.n	80056f6 <USB_EPStartXfer+0x1236>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005698:	1d3b      	adds	r3, r7, #4
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	463b      	mov	r3, r7
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	781b      	ldrb	r3, [r3, #0]
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	4413      	add	r3, r2
 80056a6:	881b      	ldrh	r3, [r3, #0]
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80056ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056b2:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80056b6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80056ba:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80056be:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80056c2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80056c6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80056ca:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80056ce:	1d3b      	adds	r3, r7, #4
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	463b      	mov	r3, r7
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	009b      	lsls	r3, r3, #2
 80056da:	441a      	add	r2, r3
 80056dc:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80056e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80056e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80056e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80056ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80056f4:	2300      	movs	r3, #0
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}

08005700 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005700:	b480      	push	{r7}
 8005702:	b085      	sub	sp, #20
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	785b      	ldrb	r3, [r3, #1]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d020      	beq.n	8005754 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	781b      	ldrb	r3, [r3, #0]
 8005718:	009b      	lsls	r3, r3, #2
 800571a:	4413      	add	r3, r2
 800571c:	881b      	ldrh	r3, [r3, #0]
 800571e:	b29b      	uxth	r3, r3
 8005720:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005724:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005728:	81bb      	strh	r3, [r7, #12]
 800572a:	89bb      	ldrh	r3, [r7, #12]
 800572c:	f083 0310 	eor.w	r3, r3, #16
 8005730:	81bb      	strh	r3, [r7, #12]
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	441a      	add	r2, r3
 800573c:	89bb      	ldrh	r3, [r7, #12]
 800573e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005742:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005746:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800574a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800574e:	b29b      	uxth	r3, r3
 8005750:	8013      	strh	r3, [r2, #0]
 8005752:	e01f      	b.n	8005794 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8005754:	687a      	ldr	r2, [r7, #4]
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	781b      	ldrb	r3, [r3, #0]
 800575a:	009b      	lsls	r3, r3, #2
 800575c:	4413      	add	r3, r2
 800575e:	881b      	ldrh	r3, [r3, #0]
 8005760:	b29b      	uxth	r3, r3
 8005762:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800576a:	81fb      	strh	r3, [r7, #14]
 800576c:	89fb      	ldrh	r3, [r7, #14]
 800576e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005772:	81fb      	strh	r3, [r7, #14]
 8005774:	687a      	ldr	r2, [r7, #4]
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	781b      	ldrb	r3, [r3, #0]
 800577a:	009b      	lsls	r3, r3, #2
 800577c:	441a      	add	r2, r3
 800577e:	89fb      	ldrh	r3, [r7, #14]
 8005780:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005784:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005788:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800578c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005790:	b29b      	uxth	r3, r3
 8005792:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	3714      	adds	r7, #20
 800579a:	46bd      	mov	sp, r7
 800579c:	bc80      	pop	{r7}
 800579e:	4770      	bx	lr

080057a0 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b087      	sub	sp, #28
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	7b1b      	ldrb	r3, [r3, #12]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	f040 809d 	bne.w	80058ee <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	785b      	ldrb	r3, [r3, #1]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d04c      	beq.n	8005856 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80057bc:	687a      	ldr	r2, [r7, #4]
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	781b      	ldrb	r3, [r3, #0]
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	4413      	add	r3, r2
 80057c6:	881b      	ldrh	r3, [r3, #0]
 80057c8:	823b      	strh	r3, [r7, #16]
 80057ca:	8a3b      	ldrh	r3, [r7, #16]
 80057cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d01b      	beq.n	800580c <USB_EPClearStall+0x6c>
 80057d4:	687a      	ldr	r2, [r7, #4]
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	781b      	ldrb	r3, [r3, #0]
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	4413      	add	r3, r2
 80057de:	881b      	ldrh	r3, [r3, #0]
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80057e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057ea:	81fb      	strh	r3, [r7, #14]
 80057ec:	687a      	ldr	r2, [r7, #4]
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	009b      	lsls	r3, r3, #2
 80057f4:	441a      	add	r2, r3
 80057f6:	89fb      	ldrh	r3, [r7, #14]
 80057f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80057fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005800:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005804:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005808:	b29b      	uxth	r3, r3
 800580a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	78db      	ldrb	r3, [r3, #3]
 8005810:	2b01      	cmp	r3, #1
 8005812:	d06c      	beq.n	80058ee <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	4413      	add	r3, r2
 800581e:	881b      	ldrh	r3, [r3, #0]
 8005820:	b29b      	uxth	r3, r3
 8005822:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005826:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800582a:	81bb      	strh	r3, [r7, #12]
 800582c:	89bb      	ldrh	r3, [r7, #12]
 800582e:	f083 0320 	eor.w	r3, r3, #32
 8005832:	81bb      	strh	r3, [r7, #12]
 8005834:	687a      	ldr	r2, [r7, #4]
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	009b      	lsls	r3, r3, #2
 800583c:	441a      	add	r2, r3
 800583e:	89bb      	ldrh	r3, [r7, #12]
 8005840:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005844:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005848:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800584c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005850:	b29b      	uxth	r3, r3
 8005852:	8013      	strh	r3, [r2, #0]
 8005854:	e04b      	b.n	80058ee <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	009b      	lsls	r3, r3, #2
 800585e:	4413      	add	r3, r2
 8005860:	881b      	ldrh	r3, [r3, #0]
 8005862:	82fb      	strh	r3, [r7, #22]
 8005864:	8afb      	ldrh	r3, [r7, #22]
 8005866:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800586a:	2b00      	cmp	r3, #0
 800586c:	d01b      	beq.n	80058a6 <USB_EPClearStall+0x106>
 800586e:	687a      	ldr	r2, [r7, #4]
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	781b      	ldrb	r3, [r3, #0]
 8005874:	009b      	lsls	r3, r3, #2
 8005876:	4413      	add	r3, r2
 8005878:	881b      	ldrh	r3, [r3, #0]
 800587a:	b29b      	uxth	r3, r3
 800587c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005880:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005884:	82bb      	strh	r3, [r7, #20]
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	781b      	ldrb	r3, [r3, #0]
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	441a      	add	r2, r3
 8005890:	8abb      	ldrh	r3, [r7, #20]
 8005892:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005896:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800589a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800589e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80058a6:	687a      	ldr	r2, [r7, #4]
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	781b      	ldrb	r3, [r3, #0]
 80058ac:	009b      	lsls	r3, r3, #2
 80058ae:	4413      	add	r3, r2
 80058b0:	881b      	ldrh	r3, [r3, #0]
 80058b2:	b29b      	uxth	r3, r3
 80058b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80058b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058bc:	827b      	strh	r3, [r7, #18]
 80058be:	8a7b      	ldrh	r3, [r7, #18]
 80058c0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80058c4:	827b      	strh	r3, [r7, #18]
 80058c6:	8a7b      	ldrh	r3, [r7, #18]
 80058c8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80058cc:	827b      	strh	r3, [r7, #18]
 80058ce:	687a      	ldr	r2, [r7, #4]
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	781b      	ldrb	r3, [r3, #0]
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	441a      	add	r2, r3
 80058d8:	8a7b      	ldrh	r3, [r7, #18]
 80058da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80058de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80058e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80058e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80058ee:	2300      	movs	r3, #0
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	371c      	adds	r7, #28
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bc80      	pop	{r7}
 80058f8:	4770      	bx	lr

080058fa <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80058fa:	b480      	push	{r7}
 80058fc:	b083      	sub	sp, #12
 80058fe:	af00      	add	r7, sp, #0
 8005900:	6078      	str	r0, [r7, #4]
 8005902:	460b      	mov	r3, r1
 8005904:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8005906:	78fb      	ldrb	r3, [r7, #3]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d103      	bne.n	8005914 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2280      	movs	r2, #128	; 0x80
 8005910:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005914:	2300      	movs	r3, #0
}
 8005916:	4618      	mov	r0, r3
 8005918:	370c      	adds	r7, #12
 800591a:	46bd      	mov	sp, r7
 800591c:	bc80      	pop	{r7}
 800591e:	4770      	bx	lr

08005920 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8005920:	b480      	push	{r7}
 8005922:	b083      	sub	sp, #12
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005928:	2300      	movs	r3, #0
}
 800592a:	4618      	mov	r0, r3
 800592c:	370c      	adds	r7, #12
 800592e:	46bd      	mov	sp, r7
 8005930:	bc80      	pop	{r7}
 8005932:	4770      	bx	lr

08005934 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8005934:	b480      	push	{r7}
 8005936:	b083      	sub	sp, #12
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800593c:	2300      	movs	r3, #0
}
 800593e:	4618      	mov	r0, r3
 8005940:	370c      	adds	r7, #12
 8005942:	46bd      	mov	sp, r7
 8005944:	bc80      	pop	{r7}
 8005946:	4770      	bx	lr

08005948 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8005948:	b480      	push	{r7}
 800594a:	b085      	sub	sp, #20
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005956:	b29b      	uxth	r3, r3
 8005958:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800595a:	68fb      	ldr	r3, [r7, #12]
}
 800595c:	4618      	mov	r0, r3
 800595e:	3714      	adds	r7, #20
 8005960:	46bd      	mov	sp, r7
 8005962:	bc80      	pop	{r7}
 8005964:	4770      	bx	lr

08005966 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8005966:	b480      	push	{r7}
 8005968:	b083      	sub	sp, #12
 800596a:	af00      	add	r7, sp, #0
 800596c:	6078      	str	r0, [r7, #4]
 800596e:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005970:	2300      	movs	r3, #0
}
 8005972:	4618      	mov	r0, r3
 8005974:	370c      	adds	r7, #12
 8005976:	46bd      	mov	sp, r7
 8005978:	bc80      	pop	{r7}
 800597a:	4770      	bx	lr

0800597c <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800597c:	b480      	push	{r7}
 800597e:	b08d      	sub	sp, #52	; 0x34
 8005980:	af00      	add	r7, sp, #0
 8005982:	60f8      	str	r0, [r7, #12]
 8005984:	60b9      	str	r1, [r7, #8]
 8005986:	4611      	mov	r1, r2
 8005988:	461a      	mov	r2, r3
 800598a:	460b      	mov	r3, r1
 800598c:	80fb      	strh	r3, [r7, #6]
 800598e:	4613      	mov	r3, r2
 8005990:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005992:	88bb      	ldrh	r3, [r7, #4]
 8005994:	3301      	adds	r3, #1
 8005996:	085b      	lsrs	r3, r3, #1
 8005998:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80059a2:	88fb      	ldrh	r3, [r7, #6]
 80059a4:	005a      	lsls	r2, r3, #1
 80059a6:	69fb      	ldr	r3, [r7, #28]
 80059a8:	4413      	add	r3, r2
 80059aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059ae:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 80059b0:	6a3b      	ldr	r3, [r7, #32]
 80059b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059b4:	e01e      	b.n	80059f4 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 80059b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b8:	781b      	ldrb	r3, [r3, #0]
 80059ba:	61bb      	str	r3, [r7, #24]
    pBuf++;
 80059bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059be:	3301      	adds	r3, #1
 80059c0:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80059c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c4:	781b      	ldrb	r3, [r3, #0]
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	021b      	lsls	r3, r3, #8
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	461a      	mov	r2, r3
 80059ce:	69bb      	ldr	r3, [r7, #24]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	b29a      	uxth	r2, r3
 80059d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059da:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80059dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059de:	3302      	adds	r3, #2
 80059e0:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 80059e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059e4:	3302      	adds	r3, #2
 80059e6:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 80059e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ea:	3301      	adds	r3, #1
 80059ec:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80059ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059f0:	3b01      	subs	r3, #1
 80059f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d1dd      	bne.n	80059b6 <USB_WritePMA+0x3a>
  }
}
 80059fa:	bf00      	nop
 80059fc:	3734      	adds	r7, #52	; 0x34
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bc80      	pop	{r7}
 8005a02:	4770      	bx	lr

08005a04 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b08b      	sub	sp, #44	; 0x2c
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	60f8      	str	r0, [r7, #12]
 8005a0c:	60b9      	str	r1, [r7, #8]
 8005a0e:	4611      	mov	r1, r2
 8005a10:	461a      	mov	r2, r3
 8005a12:	460b      	mov	r3, r1
 8005a14:	80fb      	strh	r3, [r7, #6]
 8005a16:	4613      	mov	r3, r2
 8005a18:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8005a1a:	88bb      	ldrh	r3, [r7, #4]
 8005a1c:	085b      	lsrs	r3, r3, #1
 8005a1e:	b29b      	uxth	r3, r3
 8005a20:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005a2a:	88fb      	ldrh	r3, [r7, #6]
 8005a2c:	005a      	lsls	r2, r3, #1
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	4413      	add	r3, r2
 8005a32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a36:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8005a38:	69bb      	ldr	r3, [r7, #24]
 8005a3a:	627b      	str	r3, [r7, #36]	; 0x24
 8005a3c:	e01b      	b.n	8005a76 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8005a3e:	6a3b      	ldr	r3, [r7, #32]
 8005a40:	881b      	ldrh	r3, [r3, #0]
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8005a46:	6a3b      	ldr	r3, [r7, #32]
 8005a48:	3302      	adds	r3, #2
 8005a4a:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	b2da      	uxtb	r2, r3
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005a54:	69fb      	ldr	r3, [r7, #28]
 8005a56:	3301      	adds	r3, #1
 8005a58:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	0a1b      	lsrs	r3, r3, #8
 8005a5e:	b2da      	uxtb	r2, r3
 8005a60:	69fb      	ldr	r3, [r7, #28]
 8005a62:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005a64:	69fb      	ldr	r3, [r7, #28]
 8005a66:	3301      	adds	r3, #1
 8005a68:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8005a6a:	6a3b      	ldr	r3, [r7, #32]
 8005a6c:	3302      	adds	r3, #2
 8005a6e:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8005a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a72:	3b01      	subs	r3, #1
 8005a74:	627b      	str	r3, [r7, #36]	; 0x24
 8005a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d1e0      	bne.n	8005a3e <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8005a7c:	88bb      	ldrh	r3, [r7, #4]
 8005a7e:	f003 0301 	and.w	r3, r3, #1
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d007      	beq.n	8005a98 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8005a88:	6a3b      	ldr	r3, [r7, #32]
 8005a8a:	881b      	ldrh	r3, [r3, #0]
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	b2da      	uxtb	r2, r3
 8005a94:	69fb      	ldr	r3, [r7, #28]
 8005a96:	701a      	strb	r2, [r3, #0]
  }
}
 8005a98:	bf00      	nop
 8005a9a:	372c      	adds	r7, #44	; 0x2c
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bc80      	pop	{r7}
 8005aa0:	4770      	bx	lr

08005aa2 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005aa2:	b580      	push	{r7, lr}
 8005aa4:	b084      	sub	sp, #16
 8005aa6:	af00      	add	r7, sp, #0
 8005aa8:	6078      	str	r0, [r7, #4]
 8005aaa:	460b      	mov	r3, r1
 8005aac:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	7c1b      	ldrb	r3, [r3, #16]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d115      	bne.n	8005ae6 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005aba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005abe:	2202      	movs	r2, #2
 8005ac0:	2181      	movs	r1, #129	; 0x81
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f001 fe7d 	bl	80077c2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005ace:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005ad2:	2202      	movs	r2, #2
 8005ad4:	2101      	movs	r1, #1
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f001 fe73 	bl	80077c2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8005ae4:	e012      	b.n	8005b0c <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005ae6:	2340      	movs	r3, #64	; 0x40
 8005ae8:	2202      	movs	r2, #2
 8005aea:	2181      	movs	r1, #129	; 0x81
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	f001 fe68 	bl	80077c2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2201      	movs	r2, #1
 8005af6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005af8:	2340      	movs	r3, #64	; 0x40
 8005afa:	2202      	movs	r2, #2
 8005afc:	2101      	movs	r1, #1
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f001 fe5f 	bl	80077c2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005b0c:	2308      	movs	r3, #8
 8005b0e:	2203      	movs	r2, #3
 8005b10:	2182      	movs	r1, #130	; 0x82
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f001 fe55 	bl	80077c2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005b1e:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005b22:	f001 ff75 	bl	8007a10 <USBD_static_malloc>
 8005b26:	4602      	mov	r2, r0
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d102      	bne.n	8005b3e <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	73fb      	strb	r3, [r7, #15]
 8005b3c:	e026      	b.n	8005b8c <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005b44:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	2200      	movs	r2, #0
 8005b54:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	7c1b      	ldrb	r3, [r3, #16]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d109      	bne.n	8005b7c <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005b6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005b72:	2101      	movs	r1, #1
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f001 ff15 	bl	80079a4 <USBD_LL_PrepareReceive>
 8005b7a:	e007      	b.n	8005b8c <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005b82:	2340      	movs	r3, #64	; 0x40
 8005b84:	2101      	movs	r1, #1
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f001 ff0c 	bl	80079a4 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8005b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3710      	adds	r7, #16
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}

08005b96 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005b96:	b580      	push	{r7, lr}
 8005b98:	b084      	sub	sp, #16
 8005b9a:	af00      	add	r7, sp, #0
 8005b9c:	6078      	str	r0, [r7, #4]
 8005b9e:	460b      	mov	r3, r1
 8005ba0:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8005ba6:	2181      	movs	r1, #129	; 0x81
 8005ba8:	6878      	ldr	r0, [r7, #4]
 8005baa:	f001 fe30 	bl	800780e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005bb4:	2101      	movs	r1, #1
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f001 fe29 	bl	800780e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005bc4:	2182      	movs	r1, #130	; 0x82
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f001 fe21 	bl	800780e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d00e      	beq.n	8005bfa <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005bec:	4618      	mov	r0, r3
 8005bee:	f001 ff1b 	bl	8007a28 <USBD_static_free>
    pdev->pClassData = NULL;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8005bfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	3710      	adds	r7, #16
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}

08005c04 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b086      	sub	sp, #24
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
 8005c0c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005c14:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8005c16:	2300      	movs	r3, #0
 8005c18:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	781b      	ldrb	r3, [r3, #0]
 8005c26:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d039      	beq.n	8005ca2 <USBD_CDC_Setup+0x9e>
 8005c2e:	2b20      	cmp	r3, #32
 8005c30:	d17c      	bne.n	8005d2c <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	88db      	ldrh	r3, [r3, #6]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d029      	beq.n	8005c8e <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	781b      	ldrb	r3, [r3, #0]
 8005c3e:	b25b      	sxtb	r3, r3
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	da11      	bge.n	8005c68 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	683a      	ldr	r2, [r7, #0]
 8005c4e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8005c50:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005c52:	683a      	ldr	r2, [r7, #0]
 8005c54:	88d2      	ldrh	r2, [r2, #6]
 8005c56:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8005c58:	6939      	ldr	r1, [r7, #16]
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	88db      	ldrh	r3, [r3, #6]
 8005c5e:	461a      	mov	r2, r3
 8005c60:	6878      	ldr	r0, [r7, #4]
 8005c62:	f001 f9f9 	bl	8007058 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8005c66:	e068      	b.n	8005d3a <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	785a      	ldrb	r2, [r3, #1]
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	88db      	ldrh	r3, [r3, #6]
 8005c76:	b2da      	uxtb	r2, r3
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8005c7e:	6939      	ldr	r1, [r7, #16]
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	88db      	ldrh	r3, [r3, #6]
 8005c84:	461a      	mov	r2, r3
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f001 fa14 	bl	80070b4 <USBD_CtlPrepareRx>
      break;
 8005c8c:	e055      	b.n	8005d3a <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	683a      	ldr	r2, [r7, #0]
 8005c98:	7850      	ldrb	r0, [r2, #1]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	6839      	ldr	r1, [r7, #0]
 8005c9e:	4798      	blx	r3
      break;
 8005ca0:	e04b      	b.n	8005d3a <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	785b      	ldrb	r3, [r3, #1]
 8005ca6:	2b0a      	cmp	r3, #10
 8005ca8:	d017      	beq.n	8005cda <USBD_CDC_Setup+0xd6>
 8005caa:	2b0b      	cmp	r3, #11
 8005cac:	d029      	beq.n	8005d02 <USBD_CDC_Setup+0xfe>
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d133      	bne.n	8005d1a <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005cb8:	2b03      	cmp	r3, #3
 8005cba:	d107      	bne.n	8005ccc <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8005cbc:	f107 030c 	add.w	r3, r7, #12
 8005cc0:	2202      	movs	r2, #2
 8005cc2:	4619      	mov	r1, r3
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f001 f9c7 	bl	8007058 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005cca:	e02e      	b.n	8005d2a <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8005ccc:	6839      	ldr	r1, [r7, #0]
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f001 f958 	bl	8006f84 <USBD_CtlError>
            ret = USBD_FAIL;
 8005cd4:	2302      	movs	r3, #2
 8005cd6:	75fb      	strb	r3, [r7, #23]
          break;
 8005cd8:	e027      	b.n	8005d2a <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005ce0:	2b03      	cmp	r3, #3
 8005ce2:	d107      	bne.n	8005cf4 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8005ce4:	f107 030f 	add.w	r3, r7, #15
 8005ce8:	2201      	movs	r2, #1
 8005cea:	4619      	mov	r1, r3
 8005cec:	6878      	ldr	r0, [r7, #4]
 8005cee:	f001 f9b3 	bl	8007058 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005cf2:	e01a      	b.n	8005d2a <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8005cf4:	6839      	ldr	r1, [r7, #0]
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f001 f944 	bl	8006f84 <USBD_CtlError>
            ret = USBD_FAIL;
 8005cfc:	2302      	movs	r3, #2
 8005cfe:	75fb      	strb	r3, [r7, #23]
          break;
 8005d00:	e013      	b.n	8005d2a <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d08:	2b03      	cmp	r3, #3
 8005d0a:	d00d      	beq.n	8005d28 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8005d0c:	6839      	ldr	r1, [r7, #0]
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f001 f938 	bl	8006f84 <USBD_CtlError>
            ret = USBD_FAIL;
 8005d14:	2302      	movs	r3, #2
 8005d16:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005d18:	e006      	b.n	8005d28 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8005d1a:	6839      	ldr	r1, [r7, #0]
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f001 f931 	bl	8006f84 <USBD_CtlError>
          ret = USBD_FAIL;
 8005d22:	2302      	movs	r3, #2
 8005d24:	75fb      	strb	r3, [r7, #23]
          break;
 8005d26:	e000      	b.n	8005d2a <USBD_CDC_Setup+0x126>
          break;
 8005d28:	bf00      	nop
      }
      break;
 8005d2a:	e006      	b.n	8005d3a <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8005d2c:	6839      	ldr	r1, [r7, #0]
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f001 f928 	bl	8006f84 <USBD_CtlError>
      ret = USBD_FAIL;
 8005d34:	2302      	movs	r3, #2
 8005d36:	75fb      	strb	r3, [r7, #23]
      break;
 8005d38:	bf00      	nop
  }

  return ret;
 8005d3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3718      	adds	r7, #24
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}

08005d44 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b084      	sub	sp, #16
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
 8005d4c:	460b      	mov	r3, r1
 8005d4e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d56:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005d5e:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d03a      	beq.n	8005de0 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8005d6a:	78fa      	ldrb	r2, [r7, #3]
 8005d6c:	6879      	ldr	r1, [r7, #4]
 8005d6e:	4613      	mov	r3, r2
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	4413      	add	r3, r2
 8005d74:	009b      	lsls	r3, r3, #2
 8005d76:	440b      	add	r3, r1
 8005d78:	331c      	adds	r3, #28
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d029      	beq.n	8005dd4 <USBD_CDC_DataIn+0x90>
 8005d80:	78fa      	ldrb	r2, [r7, #3]
 8005d82:	6879      	ldr	r1, [r7, #4]
 8005d84:	4613      	mov	r3, r2
 8005d86:	009b      	lsls	r3, r3, #2
 8005d88:	4413      	add	r3, r2
 8005d8a:	009b      	lsls	r3, r3, #2
 8005d8c:	440b      	add	r3, r1
 8005d8e:	331c      	adds	r3, #28
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	78f9      	ldrb	r1, [r7, #3]
 8005d94:	68b8      	ldr	r0, [r7, #8]
 8005d96:	460b      	mov	r3, r1
 8005d98:	009b      	lsls	r3, r3, #2
 8005d9a:	440b      	add	r3, r1
 8005d9c:	00db      	lsls	r3, r3, #3
 8005d9e:	4403      	add	r3, r0
 8005da0:	3338      	adds	r3, #56	; 0x38
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	fbb2 f1f3 	udiv	r1, r2, r3
 8005da8:	fb03 f301 	mul.w	r3, r3, r1
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d110      	bne.n	8005dd4 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8005db2:	78fa      	ldrb	r2, [r7, #3]
 8005db4:	6879      	ldr	r1, [r7, #4]
 8005db6:	4613      	mov	r3, r2
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	4413      	add	r3, r2
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	440b      	add	r3, r1
 8005dc0:	331c      	adds	r3, #28
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005dc6:	78f9      	ldrb	r1, [r7, #3]
 8005dc8:	2300      	movs	r3, #0
 8005dca:	2200      	movs	r2, #0
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f001 fdc6 	bl	800795e <USBD_LL_Transmit>
 8005dd2:	e003      	b.n	8005ddc <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	e000      	b.n	8005de2 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8005de0:	2302      	movs	r3, #2
  }
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3710      	adds	r7, #16
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}

08005dea <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005dea:	b580      	push	{r7, lr}
 8005dec:	b084      	sub	sp, #16
 8005dee:	af00      	add	r7, sp, #0
 8005df0:	6078      	str	r0, [r7, #4]
 8005df2:	460b      	mov	r3, r1
 8005df4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005dfc:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005dfe:	78fb      	ldrb	r3, [r7, #3]
 8005e00:	4619      	mov	r1, r3
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f001 fdf1 	bl	80079ea <USBD_LL_GetRxDataSize>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d00d      	beq.n	8005e36 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8005e28:	68fa      	ldr	r2, [r7, #12]
 8005e2a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005e2e:	4611      	mov	r1, r2
 8005e30:	4798      	blx	r3

    return USBD_OK;
 8005e32:	2300      	movs	r3, #0
 8005e34:	e000      	b.n	8005e38 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8005e36:	2302      	movs	r3, #2
  }
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e4e:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d015      	beq.n	8005e86 <USBD_CDC_EP0_RxReady+0x46>
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005e60:	2bff      	cmp	r3, #255	; 0xff
 8005e62:	d010      	beq.n	8005e86 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	68fa      	ldr	r2, [r7, #12]
 8005e6e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8005e72:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8005e74:	68fa      	ldr	r2, [r7, #12]
 8005e76:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005e7a:	b292      	uxth	r2, r2
 8005e7c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	22ff      	movs	r2, #255	; 0xff
 8005e82:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8005e86:	2300      	movs	r3, #0
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3710      	adds	r7, #16
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}

08005e90 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b083      	sub	sp, #12
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2243      	movs	r2, #67	; 0x43
 8005e9c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8005e9e:	4b03      	ldr	r3, [pc, #12]	; (8005eac <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	370c      	adds	r7, #12
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bc80      	pop	{r7}
 8005ea8:	4770      	bx	lr
 8005eaa:	bf00      	nop
 8005eac:	20000094 	.word	0x20000094

08005eb0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b083      	sub	sp, #12
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2243      	movs	r2, #67	; 0x43
 8005ebc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8005ebe:	4b03      	ldr	r3, [pc, #12]	; (8005ecc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	370c      	adds	r7, #12
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bc80      	pop	{r7}
 8005ec8:	4770      	bx	lr
 8005eca:	bf00      	nop
 8005ecc:	20000050 	.word	0x20000050

08005ed0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b083      	sub	sp, #12
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2243      	movs	r2, #67	; 0x43
 8005edc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8005ede:	4b03      	ldr	r3, [pc, #12]	; (8005eec <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	370c      	adds	r7, #12
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bc80      	pop	{r7}
 8005ee8:	4770      	bx	lr
 8005eea:	bf00      	nop
 8005eec:	200000d8 	.word	0x200000d8

08005ef0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	220a      	movs	r2, #10
 8005efc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8005efe:	4b03      	ldr	r3, [pc, #12]	; (8005f0c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	370c      	adds	r7, #12
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bc80      	pop	{r7}
 8005f08:	4770      	bx	lr
 8005f0a:	bf00      	nop
 8005f0c:	2000000c 	.word	0x2000000c

08005f10 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b085      	sub	sp, #20
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8005f1a:	2302      	movs	r3, #2
 8005f1c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d005      	beq.n	8005f30 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	683a      	ldr	r2, [r7, #0]
 8005f28:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005f30:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3714      	adds	r7, #20
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bc80      	pop	{r7}
 8005f3a:	4770      	bx	lr

08005f3c <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b087      	sub	sp, #28
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	60f8      	str	r0, [r7, #12]
 8005f44:	60b9      	str	r1, [r7, #8]
 8005f46:	4613      	mov	r3, r2
 8005f48:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f50:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	68ba      	ldr	r2, [r7, #8]
 8005f56:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8005f5a:	88fa      	ldrh	r2, [r7, #6]
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8005f62:	2300      	movs	r3, #0
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	371c      	adds	r7, #28
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bc80      	pop	{r7}
 8005f6c:	4770      	bx	lr

08005f6e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8005f6e:	b480      	push	{r7}
 8005f70:	b085      	sub	sp, #20
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	6078      	str	r0, [r7, #4]
 8005f76:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f7e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	683a      	ldr	r2, [r7, #0]
 8005f84:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3714      	adds	r7, #20
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bc80      	pop	{r7}
 8005f92:	4770      	bx	lr

08005f94 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fa2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d01c      	beq.n	8005fe8 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d115      	bne.n	8005fe4 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	2181      	movs	r1, #129	; 0x81
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f001 fcbf 	bl	800795e <USBD_LL_Transmit>

      return USBD_OK;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	e002      	b.n	8005fea <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e000      	b.n	8005fea <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8005fe8:	2302      	movs	r3, #2
  }
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3710      	adds	r7, #16
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}

08005ff2 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005ff2:	b580      	push	{r7, lr}
 8005ff4:	b084      	sub	sp, #16
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006000:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006008:	2b00      	cmp	r3, #0
 800600a:	d017      	beq.n	800603c <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	7c1b      	ldrb	r3, [r3, #16]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d109      	bne.n	8006028 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800601a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800601e:	2101      	movs	r1, #1
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f001 fcbf 	bl	80079a4 <USBD_LL_PrepareReceive>
 8006026:	e007      	b.n	8006038 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800602e:	2340      	movs	r3, #64	; 0x40
 8006030:	2101      	movs	r1, #1
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f001 fcb6 	bl	80079a4 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8006038:	2300      	movs	r3, #0
 800603a:	e000      	b.n	800603e <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800603c:	2302      	movs	r3, #2
  }
}
 800603e:	4618      	mov	r0, r3
 8006040:	3710      	adds	r7, #16
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}

08006046 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006046:	b580      	push	{r7, lr}
 8006048:	b084      	sub	sp, #16
 800604a:	af00      	add	r7, sp, #0
 800604c:	60f8      	str	r0, [r7, #12]
 800604e:	60b9      	str	r1, [r7, #8]
 8006050:	4613      	mov	r3, r2
 8006052:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d101      	bne.n	800605e <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800605a:	2302      	movs	r3, #2
 800605c:	e01a      	b.n	8006094 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006064:	2b00      	cmp	r3, #0
 8006066:	d003      	beq.n	8006070 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2200      	movs	r2, #0
 800606c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d003      	beq.n	800607e <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	68ba      	ldr	r2, [r7, #8]
 800607a:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2201      	movs	r2, #1
 8006082:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	79fa      	ldrb	r2, [r7, #7]
 800608a:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800608c:	68f8      	ldr	r0, [r7, #12]
 800608e:	f001 fb23 	bl	80076d8 <USBD_LL_Init>

  return USBD_OK;
 8006092:	2300      	movs	r3, #0
}
 8006094:	4618      	mov	r0, r3
 8006096:	3710      	adds	r7, #16
 8006098:	46bd      	mov	sp, r7
 800609a:	bd80      	pop	{r7, pc}

0800609c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800609c:	b480      	push	{r7}
 800609e:	b085      	sub	sp, #20
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80060a6:	2300      	movs	r3, #0
 80060a8:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d006      	beq.n	80060be <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	683a      	ldr	r2, [r7, #0]
 80060b4:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 80060b8:	2300      	movs	r3, #0
 80060ba:	73fb      	strb	r3, [r7, #15]
 80060bc:	e001      	b.n	80060c2 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80060be:	2302      	movs	r3, #2
 80060c0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80060c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3714      	adds	r7, #20
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bc80      	pop	{r7}
 80060cc:	4770      	bx	lr

080060ce <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80060ce:	b580      	push	{r7, lr}
 80060d0:	b082      	sub	sp, #8
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f001 fb58 	bl	800778c <USBD_LL_Start>

  return USBD_OK;
 80060dc:	2300      	movs	r3, #0
}
 80060de:	4618      	mov	r0, r3
 80060e0:	3708      	adds	r7, #8
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}

080060e6 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80060e6:	b480      	push	{r7}
 80060e8:	b083      	sub	sp, #12
 80060ea:	af00      	add	r7, sp, #0
 80060ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80060ee:	2300      	movs	r3, #0
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	370c      	adds	r7, #12
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bc80      	pop	{r7}
 80060f8:	4770      	bx	lr

080060fa <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80060fa:	b580      	push	{r7, lr}
 80060fc:	b084      	sub	sp, #16
 80060fe:	af00      	add	r7, sp, #0
 8006100:	6078      	str	r0, [r7, #4]
 8006102:	460b      	mov	r3, r1
 8006104:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8006106:	2302      	movs	r3, #2
 8006108:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006110:	2b00      	cmp	r3, #0
 8006112:	d00c      	beq.n	800612e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	78fa      	ldrb	r2, [r7, #3]
 800611e:	4611      	mov	r1, r2
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	4798      	blx	r3
 8006124:	4603      	mov	r3, r0
 8006126:	2b00      	cmp	r3, #0
 8006128:	d101      	bne.n	800612e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800612a:	2300      	movs	r3, #0
 800612c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800612e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006130:	4618      	mov	r0, r3
 8006132:	3710      	adds	r7, #16
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}

08006138 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b082      	sub	sp, #8
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
 8006140:	460b      	mov	r3, r1
 8006142:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	78fa      	ldrb	r2, [r7, #3]
 800614e:	4611      	mov	r1, r2
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	4798      	blx	r3

  return USBD_OK;
 8006154:	2300      	movs	r3, #0
}
 8006156:	4618      	mov	r0, r3
 8006158:	3708      	adds	r7, #8
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}

0800615e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800615e:	b580      	push	{r7, lr}
 8006160:	b082      	sub	sp, #8
 8006162:	af00      	add	r7, sp, #0
 8006164:	6078      	str	r0, [r7, #4]
 8006166:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800616e:	6839      	ldr	r1, [r7, #0]
 8006170:	4618      	mov	r0, r3
 8006172:	f000 fecb 	bl	8006f0c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2201      	movs	r2, #1
 800617a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8006184:	461a      	mov	r2, r3
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006192:	f003 031f 	and.w	r3, r3, #31
 8006196:	2b01      	cmp	r3, #1
 8006198:	d00c      	beq.n	80061b4 <USBD_LL_SetupStage+0x56>
 800619a:	2b01      	cmp	r3, #1
 800619c:	d302      	bcc.n	80061a4 <USBD_LL_SetupStage+0x46>
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d010      	beq.n	80061c4 <USBD_LL_SetupStage+0x66>
 80061a2:	e017      	b.n	80061d4 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80061aa:	4619      	mov	r1, r3
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f000 f9cb 	bl	8006548 <USBD_StdDevReq>
      break;
 80061b2:	e01a      	b.n	80061ea <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80061ba:	4619      	mov	r1, r3
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f000 fa2d 	bl	800661c <USBD_StdItfReq>
      break;
 80061c2:	e012      	b.n	80061ea <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80061ca:	4619      	mov	r1, r3
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f000 fa6b 	bl	80066a8 <USBD_StdEPReq>
      break;
 80061d2:	e00a      	b.n	80061ea <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80061da:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	4619      	mov	r1, r3
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f001 fb32 	bl	800784c <USBD_LL_StallEP>
      break;
 80061e8:	bf00      	nop
  }

  return USBD_OK;
 80061ea:	2300      	movs	r3, #0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3708      	adds	r7, #8
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b086      	sub	sp, #24
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	460b      	mov	r3, r1
 80061fe:	607a      	str	r2, [r7, #4]
 8006200:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8006202:	7afb      	ldrb	r3, [r7, #11]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d14b      	bne.n	80062a0 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800620e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006216:	2b03      	cmp	r3, #3
 8006218:	d134      	bne.n	8006284 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	68da      	ldr	r2, [r3, #12]
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	691b      	ldr	r3, [r3, #16]
 8006222:	429a      	cmp	r2, r3
 8006224:	d919      	bls.n	800625a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	68da      	ldr	r2, [r3, #12]
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	1ad2      	subs	r2, r2, r3
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	68da      	ldr	r2, [r3, #12]
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800623c:	429a      	cmp	r2, r3
 800623e:	d203      	bcs.n	8006248 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8006244:	b29b      	uxth	r3, r3
 8006246:	e002      	b.n	800624e <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800624c:	b29b      	uxth	r3, r3
 800624e:	461a      	mov	r2, r3
 8006250:	6879      	ldr	r1, [r7, #4]
 8006252:	68f8      	ldr	r0, [r7, #12]
 8006254:	f000 ff4c 	bl	80070f0 <USBD_CtlContinueRx>
 8006258:	e038      	b.n	80062cc <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006260:	691b      	ldr	r3, [r3, #16]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d00a      	beq.n	800627c <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800626c:	2b03      	cmp	r3, #3
 800626e:	d105      	bne.n	800627c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006276:	691b      	ldr	r3, [r3, #16]
 8006278:	68f8      	ldr	r0, [r7, #12]
 800627a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800627c:	68f8      	ldr	r0, [r7, #12]
 800627e:	f000 ff49 	bl	8007114 <USBD_CtlSendStatus>
 8006282:	e023      	b.n	80062cc <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800628a:	2b05      	cmp	r3, #5
 800628c:	d11e      	bne.n	80062cc <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2200      	movs	r2, #0
 8006292:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8006296:	2100      	movs	r1, #0
 8006298:	68f8      	ldr	r0, [r7, #12]
 800629a:	f001 fad7 	bl	800784c <USBD_LL_StallEP>
 800629e:	e015      	b.n	80062cc <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80062a6:	699b      	ldr	r3, [r3, #24]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d00d      	beq.n	80062c8 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80062b2:	2b03      	cmp	r3, #3
 80062b4:	d108      	bne.n	80062c8 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80062bc:	699b      	ldr	r3, [r3, #24]
 80062be:	7afa      	ldrb	r2, [r7, #11]
 80062c0:	4611      	mov	r1, r2
 80062c2:	68f8      	ldr	r0, [r7, #12]
 80062c4:	4798      	blx	r3
 80062c6:	e001      	b.n	80062cc <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80062c8:	2302      	movs	r3, #2
 80062ca:	e000      	b.n	80062ce <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80062cc:	2300      	movs	r3, #0
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3718      	adds	r7, #24
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}

080062d6 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80062d6:	b580      	push	{r7, lr}
 80062d8:	b086      	sub	sp, #24
 80062da:	af00      	add	r7, sp, #0
 80062dc:	60f8      	str	r0, [r7, #12]
 80062de:	460b      	mov	r3, r1
 80062e0:	607a      	str	r2, [r7, #4]
 80062e2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80062e4:	7afb      	ldrb	r3, [r7, #11]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d17f      	bne.n	80063ea <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	3314      	adds	r3, #20
 80062ee:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	d15c      	bne.n	80063b4 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80062fa:	697b      	ldr	r3, [r7, #20]
 80062fc:	68da      	ldr	r2, [r3, #12]
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	691b      	ldr	r3, [r3, #16]
 8006302:	429a      	cmp	r2, r3
 8006304:	d915      	bls.n	8006332 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	68da      	ldr	r2, [r3, #12]
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	1ad2      	subs	r2, r2, r3
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	68db      	ldr	r3, [r3, #12]
 8006318:	b29b      	uxth	r3, r3
 800631a:	461a      	mov	r2, r3
 800631c:	6879      	ldr	r1, [r7, #4]
 800631e:	68f8      	ldr	r0, [r7, #12]
 8006320:	f000 feb6 	bl	8007090 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006324:	2300      	movs	r3, #0
 8006326:	2200      	movs	r2, #0
 8006328:	2100      	movs	r1, #0
 800632a:	68f8      	ldr	r0, [r7, #12]
 800632c:	f001 fb3a 	bl	80079a4 <USBD_LL_PrepareReceive>
 8006330:	e04e      	b.n	80063d0 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	697a      	ldr	r2, [r7, #20]
 8006338:	6912      	ldr	r2, [r2, #16]
 800633a:	fbb3 f1f2 	udiv	r1, r3, r2
 800633e:	fb02 f201 	mul.w	r2, r2, r1
 8006342:	1a9b      	subs	r3, r3, r2
 8006344:	2b00      	cmp	r3, #0
 8006346:	d11c      	bne.n	8006382 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	689a      	ldr	r2, [r3, #8]
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8006350:	429a      	cmp	r2, r3
 8006352:	d316      	bcc.n	8006382 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	689a      	ldr	r2, [r3, #8]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800635e:	429a      	cmp	r2, r3
 8006360:	d20f      	bcs.n	8006382 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006362:	2200      	movs	r2, #0
 8006364:	2100      	movs	r1, #0
 8006366:	68f8      	ldr	r0, [r7, #12]
 8006368:	f000 fe92 	bl	8007090 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	2200      	movs	r2, #0
 8006370:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006374:	2300      	movs	r3, #0
 8006376:	2200      	movs	r2, #0
 8006378:	2100      	movs	r1, #0
 800637a:	68f8      	ldr	r0, [r7, #12]
 800637c:	f001 fb12 	bl	80079a4 <USBD_LL_PrepareReceive>
 8006380:	e026      	b.n	80063d0 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006388:	68db      	ldr	r3, [r3, #12]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d00a      	beq.n	80063a4 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006394:	2b03      	cmp	r3, #3
 8006396:	d105      	bne.n	80063a4 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	68f8      	ldr	r0, [r7, #12]
 80063a2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80063a4:	2180      	movs	r1, #128	; 0x80
 80063a6:	68f8      	ldr	r0, [r7, #12]
 80063a8:	f001 fa50 	bl	800784c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80063ac:	68f8      	ldr	r0, [r7, #12]
 80063ae:	f000 fec4 	bl	800713a <USBD_CtlReceiveStatus>
 80063b2:	e00d      	b.n	80063d0 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80063ba:	2b04      	cmp	r3, #4
 80063bc:	d004      	beq.n	80063c8 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d103      	bne.n	80063d0 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80063c8:	2180      	movs	r1, #128	; 0x80
 80063ca:	68f8      	ldr	r0, [r7, #12]
 80063cc:	f001 fa3e 	bl	800784c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d11d      	bne.n	8006416 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80063da:	68f8      	ldr	r0, [r7, #12]
 80063dc:	f7ff fe83 	bl	80060e6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2200      	movs	r2, #0
 80063e4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80063e8:	e015      	b.n	8006416 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80063f0:	695b      	ldr	r3, [r3, #20]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d00d      	beq.n	8006412 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80063fc:	2b03      	cmp	r3, #3
 80063fe:	d108      	bne.n	8006412 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006406:	695b      	ldr	r3, [r3, #20]
 8006408:	7afa      	ldrb	r2, [r7, #11]
 800640a:	4611      	mov	r1, r2
 800640c:	68f8      	ldr	r0, [r7, #12]
 800640e:	4798      	blx	r3
 8006410:	e001      	b.n	8006416 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006412:	2302      	movs	r3, #2
 8006414:	e000      	b.n	8006418 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8006416:	2300      	movs	r3, #0
}
 8006418:	4618      	mov	r0, r3
 800641a:	3718      	adds	r7, #24
 800641c:	46bd      	mov	sp, r7
 800641e:	bd80      	pop	{r7, pc}

08006420 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b082      	sub	sp, #8
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006428:	2340      	movs	r3, #64	; 0x40
 800642a:	2200      	movs	r2, #0
 800642c:	2100      	movs	r1, #0
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f001 f9c7 	bl	80077c2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2201      	movs	r2, #1
 8006438:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2240      	movs	r2, #64	; 0x40
 8006440:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006444:	2340      	movs	r3, #64	; 0x40
 8006446:	2200      	movs	r2, #0
 8006448:	2180      	movs	r1, #128	; 0x80
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f001 f9b9 	bl	80077c2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2201      	movs	r2, #1
 8006454:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2240      	movs	r2, #64	; 0x40
 800645a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2201      	movs	r2, #1
 8006460:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006480:	2b00      	cmp	r3, #0
 8006482:	d009      	beq.n	8006498 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	687a      	ldr	r2, [r7, #4]
 800648e:	6852      	ldr	r2, [r2, #4]
 8006490:	b2d2      	uxtb	r2, r2
 8006492:	4611      	mov	r1, r2
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	4798      	blx	r3
  }

  return USBD_OK;
 8006498:	2300      	movs	r3, #0
}
 800649a:	4618      	mov	r0, r3
 800649c:	3708      	adds	r7, #8
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}

080064a2 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80064a2:	b480      	push	{r7}
 80064a4:	b083      	sub	sp, #12
 80064a6:	af00      	add	r7, sp, #0
 80064a8:	6078      	str	r0, [r7, #4]
 80064aa:	460b      	mov	r3, r1
 80064ac:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	78fa      	ldrb	r2, [r7, #3]
 80064b2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	370c      	adds	r7, #12
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bc80      	pop	{r7}
 80064be:	4770      	bx	lr

080064c0 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b083      	sub	sp, #12
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2204      	movs	r2, #4
 80064d8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80064dc:	2300      	movs	r3, #0
}
 80064de:	4618      	mov	r0, r3
 80064e0:	370c      	adds	r7, #12
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bc80      	pop	{r7}
 80064e6:	4770      	bx	lr

080064e8 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80064f6:	2b04      	cmp	r3, #4
 80064f8:	d105      	bne.n	8006506 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8006506:	2300      	movs	r3, #0
}
 8006508:	4618      	mov	r0, r3
 800650a:	370c      	adds	r7, #12
 800650c:	46bd      	mov	sp, r7
 800650e:	bc80      	pop	{r7}
 8006510:	4770      	bx	lr

08006512 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006512:	b580      	push	{r7, lr}
 8006514:	b082      	sub	sp, #8
 8006516:	af00      	add	r7, sp, #0
 8006518:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006520:	2b03      	cmp	r3, #3
 8006522:	d10b      	bne.n	800653c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800652a:	69db      	ldr	r3, [r3, #28]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d005      	beq.n	800653c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006536:	69db      	ldr	r3, [r3, #28]
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800653c:	2300      	movs	r3, #0
}
 800653e:	4618      	mov	r0, r3
 8006540:	3708      	adds	r7, #8
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
	...

08006548 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
 8006550:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006552:	2300      	movs	r3, #0
 8006554:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	781b      	ldrb	r3, [r3, #0]
 800655a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800655e:	2b20      	cmp	r3, #32
 8006560:	d004      	beq.n	800656c <USBD_StdDevReq+0x24>
 8006562:	2b40      	cmp	r3, #64	; 0x40
 8006564:	d002      	beq.n	800656c <USBD_StdDevReq+0x24>
 8006566:	2b00      	cmp	r3, #0
 8006568:	d008      	beq.n	800657c <USBD_StdDevReq+0x34>
 800656a:	e04c      	b.n	8006606 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	6839      	ldr	r1, [r7, #0]
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	4798      	blx	r3
      break;
 800657a:	e049      	b.n	8006610 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	785b      	ldrb	r3, [r3, #1]
 8006580:	2b09      	cmp	r3, #9
 8006582:	d83a      	bhi.n	80065fa <USBD_StdDevReq+0xb2>
 8006584:	a201      	add	r2, pc, #4	; (adr r2, 800658c <USBD_StdDevReq+0x44>)
 8006586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800658a:	bf00      	nop
 800658c:	080065dd 	.word	0x080065dd
 8006590:	080065f1 	.word	0x080065f1
 8006594:	080065fb 	.word	0x080065fb
 8006598:	080065e7 	.word	0x080065e7
 800659c:	080065fb 	.word	0x080065fb
 80065a0:	080065bf 	.word	0x080065bf
 80065a4:	080065b5 	.word	0x080065b5
 80065a8:	080065fb 	.word	0x080065fb
 80065ac:	080065d3 	.word	0x080065d3
 80065b0:	080065c9 	.word	0x080065c9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80065b4:	6839      	ldr	r1, [r7, #0]
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f000 f9d4 	bl	8006964 <USBD_GetDescriptor>
          break;
 80065bc:	e022      	b.n	8006604 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80065be:	6839      	ldr	r1, [r7, #0]
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f000 fb37 	bl	8006c34 <USBD_SetAddress>
          break;
 80065c6:	e01d      	b.n	8006604 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80065c8:	6839      	ldr	r1, [r7, #0]
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 fb74 	bl	8006cb8 <USBD_SetConfig>
          break;
 80065d0:	e018      	b.n	8006604 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80065d2:	6839      	ldr	r1, [r7, #0]
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f000 fbfd 	bl	8006dd4 <USBD_GetConfig>
          break;
 80065da:	e013      	b.n	8006604 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80065dc:	6839      	ldr	r1, [r7, #0]
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f000 fc2c 	bl	8006e3c <USBD_GetStatus>
          break;
 80065e4:	e00e      	b.n	8006604 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80065e6:	6839      	ldr	r1, [r7, #0]
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f000 fc5a 	bl	8006ea2 <USBD_SetFeature>
          break;
 80065ee:	e009      	b.n	8006604 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80065f0:	6839      	ldr	r1, [r7, #0]
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f000 fc69 	bl	8006eca <USBD_ClrFeature>
          break;
 80065f8:	e004      	b.n	8006604 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80065fa:	6839      	ldr	r1, [r7, #0]
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	f000 fcc1 	bl	8006f84 <USBD_CtlError>
          break;
 8006602:	bf00      	nop
      }
      break;
 8006604:	e004      	b.n	8006610 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8006606:	6839      	ldr	r1, [r7, #0]
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f000 fcbb 	bl	8006f84 <USBD_CtlError>
      break;
 800660e:	bf00      	nop
  }

  return ret;
 8006610:	7bfb      	ldrb	r3, [r7, #15]
}
 8006612:	4618      	mov	r0, r3
 8006614:	3710      	adds	r7, #16
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
 800661a:	bf00      	nop

0800661c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b084      	sub	sp, #16
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
 8006624:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006626:	2300      	movs	r3, #0
 8006628:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	781b      	ldrb	r3, [r3, #0]
 800662e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006632:	2b20      	cmp	r3, #32
 8006634:	d003      	beq.n	800663e <USBD_StdItfReq+0x22>
 8006636:	2b40      	cmp	r3, #64	; 0x40
 8006638:	d001      	beq.n	800663e <USBD_StdItfReq+0x22>
 800663a:	2b00      	cmp	r3, #0
 800663c:	d12a      	bne.n	8006694 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006644:	3b01      	subs	r3, #1
 8006646:	2b02      	cmp	r3, #2
 8006648:	d81d      	bhi.n	8006686 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	889b      	ldrh	r3, [r3, #4]
 800664e:	b2db      	uxtb	r3, r3
 8006650:	2b01      	cmp	r3, #1
 8006652:	d813      	bhi.n	800667c <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	6839      	ldr	r1, [r7, #0]
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	4798      	blx	r3
 8006662:	4603      	mov	r3, r0
 8006664:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	88db      	ldrh	r3, [r3, #6]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d110      	bne.n	8006690 <USBD_StdItfReq+0x74>
 800666e:	7bfb      	ldrb	r3, [r7, #15]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d10d      	bne.n	8006690 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	f000 fd4d 	bl	8007114 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800667a:	e009      	b.n	8006690 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800667c:	6839      	ldr	r1, [r7, #0]
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f000 fc80 	bl	8006f84 <USBD_CtlError>
          break;
 8006684:	e004      	b.n	8006690 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8006686:	6839      	ldr	r1, [r7, #0]
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f000 fc7b 	bl	8006f84 <USBD_CtlError>
          break;
 800668e:	e000      	b.n	8006692 <USBD_StdItfReq+0x76>
          break;
 8006690:	bf00      	nop
      }
      break;
 8006692:	e004      	b.n	800669e <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8006694:	6839      	ldr	r1, [r7, #0]
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f000 fc74 	bl	8006f84 <USBD_CtlError>
      break;
 800669c:	bf00      	nop
  }

  return USBD_OK;
 800669e:	2300      	movs	r3, #0
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3710      	adds	r7, #16
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}

080066a8 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b084      	sub	sp, #16
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
 80066b0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80066b2:	2300      	movs	r3, #0
 80066b4:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	889b      	ldrh	r3, [r3, #4]
 80066ba:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	781b      	ldrb	r3, [r3, #0]
 80066c0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80066c4:	2b20      	cmp	r3, #32
 80066c6:	d004      	beq.n	80066d2 <USBD_StdEPReq+0x2a>
 80066c8:	2b40      	cmp	r3, #64	; 0x40
 80066ca:	d002      	beq.n	80066d2 <USBD_StdEPReq+0x2a>
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d008      	beq.n	80066e2 <USBD_StdEPReq+0x3a>
 80066d0:	e13d      	b.n	800694e <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	6839      	ldr	r1, [r7, #0]
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	4798      	blx	r3
      break;
 80066e0:	e13a      	b.n	8006958 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	781b      	ldrb	r3, [r3, #0]
 80066e6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80066ea:	2b20      	cmp	r3, #32
 80066ec:	d10a      	bne.n	8006704 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	6839      	ldr	r1, [r7, #0]
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	4798      	blx	r3
 80066fc:	4603      	mov	r3, r0
 80066fe:	73fb      	strb	r3, [r7, #15]

        return ret;
 8006700:	7bfb      	ldrb	r3, [r7, #15]
 8006702:	e12a      	b.n	800695a <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	785b      	ldrb	r3, [r3, #1]
 8006708:	2b01      	cmp	r3, #1
 800670a:	d03e      	beq.n	800678a <USBD_StdEPReq+0xe2>
 800670c:	2b03      	cmp	r3, #3
 800670e:	d002      	beq.n	8006716 <USBD_StdEPReq+0x6e>
 8006710:	2b00      	cmp	r3, #0
 8006712:	d070      	beq.n	80067f6 <USBD_StdEPReq+0x14e>
 8006714:	e115      	b.n	8006942 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800671c:	2b02      	cmp	r3, #2
 800671e:	d002      	beq.n	8006726 <USBD_StdEPReq+0x7e>
 8006720:	2b03      	cmp	r3, #3
 8006722:	d015      	beq.n	8006750 <USBD_StdEPReq+0xa8>
 8006724:	e02b      	b.n	800677e <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006726:	7bbb      	ldrb	r3, [r7, #14]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d00c      	beq.n	8006746 <USBD_StdEPReq+0x9e>
 800672c:	7bbb      	ldrb	r3, [r7, #14]
 800672e:	2b80      	cmp	r3, #128	; 0x80
 8006730:	d009      	beq.n	8006746 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8006732:	7bbb      	ldrb	r3, [r7, #14]
 8006734:	4619      	mov	r1, r3
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f001 f888 	bl	800784c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800673c:	2180      	movs	r1, #128	; 0x80
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f001 f884 	bl	800784c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006744:	e020      	b.n	8006788 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8006746:	6839      	ldr	r1, [r7, #0]
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f000 fc1b 	bl	8006f84 <USBD_CtlError>
              break;
 800674e:	e01b      	b.n	8006788 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	885b      	ldrh	r3, [r3, #2]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d10e      	bne.n	8006776 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8006758:	7bbb      	ldrb	r3, [r7, #14]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d00b      	beq.n	8006776 <USBD_StdEPReq+0xce>
 800675e:	7bbb      	ldrb	r3, [r7, #14]
 8006760:	2b80      	cmp	r3, #128	; 0x80
 8006762:	d008      	beq.n	8006776 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	88db      	ldrh	r3, [r3, #6]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d104      	bne.n	8006776 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800676c:	7bbb      	ldrb	r3, [r7, #14]
 800676e:	4619      	mov	r1, r3
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f001 f86b 	bl	800784c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 fccc 	bl	8007114 <USBD_CtlSendStatus>

              break;
 800677c:	e004      	b.n	8006788 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800677e:	6839      	ldr	r1, [r7, #0]
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f000 fbff 	bl	8006f84 <USBD_CtlError>
              break;
 8006786:	bf00      	nop
          }
          break;
 8006788:	e0e0      	b.n	800694c <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006790:	2b02      	cmp	r3, #2
 8006792:	d002      	beq.n	800679a <USBD_StdEPReq+0xf2>
 8006794:	2b03      	cmp	r3, #3
 8006796:	d015      	beq.n	80067c4 <USBD_StdEPReq+0x11c>
 8006798:	e026      	b.n	80067e8 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800679a:	7bbb      	ldrb	r3, [r7, #14]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d00c      	beq.n	80067ba <USBD_StdEPReq+0x112>
 80067a0:	7bbb      	ldrb	r3, [r7, #14]
 80067a2:	2b80      	cmp	r3, #128	; 0x80
 80067a4:	d009      	beq.n	80067ba <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80067a6:	7bbb      	ldrb	r3, [r7, #14]
 80067a8:	4619      	mov	r1, r3
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f001 f84e 	bl	800784c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80067b0:	2180      	movs	r1, #128	; 0x80
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f001 f84a 	bl	800784c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80067b8:	e01c      	b.n	80067f4 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 80067ba:	6839      	ldr	r1, [r7, #0]
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f000 fbe1 	bl	8006f84 <USBD_CtlError>
              break;
 80067c2:	e017      	b.n	80067f4 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	885b      	ldrh	r3, [r3, #2]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d112      	bne.n	80067f2 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80067cc:	7bbb      	ldrb	r3, [r7, #14]
 80067ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d004      	beq.n	80067e0 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80067d6:	7bbb      	ldrb	r3, [r7, #14]
 80067d8:	4619      	mov	r1, r3
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	f001 f855 	bl	800788a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80067e0:	6878      	ldr	r0, [r7, #4]
 80067e2:	f000 fc97 	bl	8007114 <USBD_CtlSendStatus>
              }
              break;
 80067e6:	e004      	b.n	80067f2 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 80067e8:	6839      	ldr	r1, [r7, #0]
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f000 fbca 	bl	8006f84 <USBD_CtlError>
              break;
 80067f0:	e000      	b.n	80067f4 <USBD_StdEPReq+0x14c>
              break;
 80067f2:	bf00      	nop
          }
          break;
 80067f4:	e0aa      	b.n	800694c <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80067fc:	2b02      	cmp	r3, #2
 80067fe:	d002      	beq.n	8006806 <USBD_StdEPReq+0x15e>
 8006800:	2b03      	cmp	r3, #3
 8006802:	d032      	beq.n	800686a <USBD_StdEPReq+0x1c2>
 8006804:	e097      	b.n	8006936 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006806:	7bbb      	ldrb	r3, [r7, #14]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d007      	beq.n	800681c <USBD_StdEPReq+0x174>
 800680c:	7bbb      	ldrb	r3, [r7, #14]
 800680e:	2b80      	cmp	r3, #128	; 0x80
 8006810:	d004      	beq.n	800681c <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8006812:	6839      	ldr	r1, [r7, #0]
 8006814:	6878      	ldr	r0, [r7, #4]
 8006816:	f000 fbb5 	bl	8006f84 <USBD_CtlError>
                break;
 800681a:	e091      	b.n	8006940 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800681c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006820:	2b00      	cmp	r3, #0
 8006822:	da0b      	bge.n	800683c <USBD_StdEPReq+0x194>
 8006824:	7bbb      	ldrb	r3, [r7, #14]
 8006826:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800682a:	4613      	mov	r3, r2
 800682c:	009b      	lsls	r3, r3, #2
 800682e:	4413      	add	r3, r2
 8006830:	009b      	lsls	r3, r3, #2
 8006832:	3310      	adds	r3, #16
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	4413      	add	r3, r2
 8006838:	3304      	adds	r3, #4
 800683a:	e00b      	b.n	8006854 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800683c:	7bbb      	ldrb	r3, [r7, #14]
 800683e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006842:	4613      	mov	r3, r2
 8006844:	009b      	lsls	r3, r3, #2
 8006846:	4413      	add	r3, r2
 8006848:	009b      	lsls	r3, r3, #2
 800684a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	4413      	add	r3, r2
 8006852:	3304      	adds	r3, #4
 8006854:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	2200      	movs	r2, #0
 800685a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	2202      	movs	r2, #2
 8006860:	4619      	mov	r1, r3
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	f000 fbf8 	bl	8007058 <USBD_CtlSendData>
              break;
 8006868:	e06a      	b.n	8006940 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800686a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800686e:	2b00      	cmp	r3, #0
 8006870:	da11      	bge.n	8006896 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006872:	7bbb      	ldrb	r3, [r7, #14]
 8006874:	f003 020f 	and.w	r2, r3, #15
 8006878:	6879      	ldr	r1, [r7, #4]
 800687a:	4613      	mov	r3, r2
 800687c:	009b      	lsls	r3, r3, #2
 800687e:	4413      	add	r3, r2
 8006880:	009b      	lsls	r3, r3, #2
 8006882:	440b      	add	r3, r1
 8006884:	3318      	adds	r3, #24
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d117      	bne.n	80068bc <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800688c:	6839      	ldr	r1, [r7, #0]
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f000 fb78 	bl	8006f84 <USBD_CtlError>
                  break;
 8006894:	e054      	b.n	8006940 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006896:	7bbb      	ldrb	r3, [r7, #14]
 8006898:	f003 020f 	and.w	r2, r3, #15
 800689c:	6879      	ldr	r1, [r7, #4]
 800689e:	4613      	mov	r3, r2
 80068a0:	009b      	lsls	r3, r3, #2
 80068a2:	4413      	add	r3, r2
 80068a4:	009b      	lsls	r3, r3, #2
 80068a6:	440b      	add	r3, r1
 80068a8:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d104      	bne.n	80068bc <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80068b2:	6839      	ldr	r1, [r7, #0]
 80068b4:	6878      	ldr	r0, [r7, #4]
 80068b6:	f000 fb65 	bl	8006f84 <USBD_CtlError>
                  break;
 80068ba:	e041      	b.n	8006940 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80068bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	da0b      	bge.n	80068dc <USBD_StdEPReq+0x234>
 80068c4:	7bbb      	ldrb	r3, [r7, #14]
 80068c6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80068ca:	4613      	mov	r3, r2
 80068cc:	009b      	lsls	r3, r3, #2
 80068ce:	4413      	add	r3, r2
 80068d0:	009b      	lsls	r3, r3, #2
 80068d2:	3310      	adds	r3, #16
 80068d4:	687a      	ldr	r2, [r7, #4]
 80068d6:	4413      	add	r3, r2
 80068d8:	3304      	adds	r3, #4
 80068da:	e00b      	b.n	80068f4 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80068dc:	7bbb      	ldrb	r3, [r7, #14]
 80068de:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80068e2:	4613      	mov	r3, r2
 80068e4:	009b      	lsls	r3, r3, #2
 80068e6:	4413      	add	r3, r2
 80068e8:	009b      	lsls	r3, r3, #2
 80068ea:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80068ee:	687a      	ldr	r2, [r7, #4]
 80068f0:	4413      	add	r3, r2
 80068f2:	3304      	adds	r3, #4
 80068f4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80068f6:	7bbb      	ldrb	r3, [r7, #14]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d002      	beq.n	8006902 <USBD_StdEPReq+0x25a>
 80068fc:	7bbb      	ldrb	r3, [r7, #14]
 80068fe:	2b80      	cmp	r3, #128	; 0x80
 8006900:	d103      	bne.n	800690a <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	2200      	movs	r2, #0
 8006906:	601a      	str	r2, [r3, #0]
 8006908:	e00e      	b.n	8006928 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800690a:	7bbb      	ldrb	r3, [r7, #14]
 800690c:	4619      	mov	r1, r3
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f000 ffda 	bl	80078c8 <USBD_LL_IsStallEP>
 8006914:	4603      	mov	r3, r0
 8006916:	2b00      	cmp	r3, #0
 8006918:	d003      	beq.n	8006922 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	2201      	movs	r2, #1
 800691e:	601a      	str	r2, [r3, #0]
 8006920:	e002      	b.n	8006928 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	2200      	movs	r2, #0
 8006926:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	2202      	movs	r2, #2
 800692c:	4619      	mov	r1, r3
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 fb92 	bl	8007058 <USBD_CtlSendData>
              break;
 8006934:	e004      	b.n	8006940 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8006936:	6839      	ldr	r1, [r7, #0]
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f000 fb23 	bl	8006f84 <USBD_CtlError>
              break;
 800693e:	bf00      	nop
          }
          break;
 8006940:	e004      	b.n	800694c <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8006942:	6839      	ldr	r1, [r7, #0]
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f000 fb1d 	bl	8006f84 <USBD_CtlError>
          break;
 800694a:	bf00      	nop
      }
      break;
 800694c:	e004      	b.n	8006958 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800694e:	6839      	ldr	r1, [r7, #0]
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f000 fb17 	bl	8006f84 <USBD_CtlError>
      break;
 8006956:	bf00      	nop
  }

  return ret;
 8006958:	7bfb      	ldrb	r3, [r7, #15]
}
 800695a:	4618      	mov	r0, r3
 800695c:	3710      	adds	r7, #16
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}
	...

08006964 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b084      	sub	sp, #16
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
 800696c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800696e:	2300      	movs	r3, #0
 8006970:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006972:	2300      	movs	r3, #0
 8006974:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006976:	2300      	movs	r3, #0
 8006978:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	885b      	ldrh	r3, [r3, #2]
 800697e:	0a1b      	lsrs	r3, r3, #8
 8006980:	b29b      	uxth	r3, r3
 8006982:	3b01      	subs	r3, #1
 8006984:	2b06      	cmp	r3, #6
 8006986:	f200 8128 	bhi.w	8006bda <USBD_GetDescriptor+0x276>
 800698a:	a201      	add	r2, pc, #4	; (adr r2, 8006990 <USBD_GetDescriptor+0x2c>)
 800698c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006990:	080069ad 	.word	0x080069ad
 8006994:	080069c5 	.word	0x080069c5
 8006998:	08006a05 	.word	0x08006a05
 800699c:	08006bdb 	.word	0x08006bdb
 80069a0:	08006bdb 	.word	0x08006bdb
 80069a4:	08006b7b 	.word	0x08006b7b
 80069a8:	08006ba7 	.word	0x08006ba7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	7c12      	ldrb	r2, [r2, #16]
 80069b8:	f107 0108 	add.w	r1, r7, #8
 80069bc:	4610      	mov	r0, r2
 80069be:	4798      	blx	r3
 80069c0:	60f8      	str	r0, [r7, #12]
      break;
 80069c2:	e112      	b.n	8006bea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	7c1b      	ldrb	r3, [r3, #16]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d10d      	bne.n	80069e8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80069d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069d4:	f107 0208 	add.w	r2, r7, #8
 80069d8:	4610      	mov	r0, r2
 80069da:	4798      	blx	r3
 80069dc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	3301      	adds	r3, #1
 80069e2:	2202      	movs	r2, #2
 80069e4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80069e6:	e100      	b.n	8006bea <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80069ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069f0:	f107 0208 	add.w	r2, r7, #8
 80069f4:	4610      	mov	r0, r2
 80069f6:	4798      	blx	r3
 80069f8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	3301      	adds	r3, #1
 80069fe:	2202      	movs	r2, #2
 8006a00:	701a      	strb	r2, [r3, #0]
      break;
 8006a02:	e0f2      	b.n	8006bea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	885b      	ldrh	r3, [r3, #2]
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	2b05      	cmp	r3, #5
 8006a0c:	f200 80ac 	bhi.w	8006b68 <USBD_GetDescriptor+0x204>
 8006a10:	a201      	add	r2, pc, #4	; (adr r2, 8006a18 <USBD_GetDescriptor+0xb4>)
 8006a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a16:	bf00      	nop
 8006a18:	08006a31 	.word	0x08006a31
 8006a1c:	08006a65 	.word	0x08006a65
 8006a20:	08006a99 	.word	0x08006a99
 8006a24:	08006acd 	.word	0x08006acd
 8006a28:	08006b01 	.word	0x08006b01
 8006a2c:	08006b35 	.word	0x08006b35
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d00b      	beq.n	8006a54 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	687a      	ldr	r2, [r7, #4]
 8006a46:	7c12      	ldrb	r2, [r2, #16]
 8006a48:	f107 0108 	add.w	r1, r7, #8
 8006a4c:	4610      	mov	r0, r2
 8006a4e:	4798      	blx	r3
 8006a50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006a52:	e091      	b.n	8006b78 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006a54:	6839      	ldr	r1, [r7, #0]
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f000 fa94 	bl	8006f84 <USBD_CtlError>
            err++;
 8006a5c:	7afb      	ldrb	r3, [r7, #11]
 8006a5e:	3301      	adds	r3, #1
 8006a60:	72fb      	strb	r3, [r7, #11]
          break;
 8006a62:	e089      	b.n	8006b78 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d00b      	beq.n	8006a88 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006a76:	689b      	ldr	r3, [r3, #8]
 8006a78:	687a      	ldr	r2, [r7, #4]
 8006a7a:	7c12      	ldrb	r2, [r2, #16]
 8006a7c:	f107 0108 	add.w	r1, r7, #8
 8006a80:	4610      	mov	r0, r2
 8006a82:	4798      	blx	r3
 8006a84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006a86:	e077      	b.n	8006b78 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006a88:	6839      	ldr	r1, [r7, #0]
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f000 fa7a 	bl	8006f84 <USBD_CtlError>
            err++;
 8006a90:	7afb      	ldrb	r3, [r7, #11]
 8006a92:	3301      	adds	r3, #1
 8006a94:	72fb      	strb	r3, [r7, #11]
          break;
 8006a96:	e06f      	b.n	8006b78 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006a9e:	68db      	ldr	r3, [r3, #12]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d00b      	beq.n	8006abc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006aaa:	68db      	ldr	r3, [r3, #12]
 8006aac:	687a      	ldr	r2, [r7, #4]
 8006aae:	7c12      	ldrb	r2, [r2, #16]
 8006ab0:	f107 0108 	add.w	r1, r7, #8
 8006ab4:	4610      	mov	r0, r2
 8006ab6:	4798      	blx	r3
 8006ab8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006aba:	e05d      	b.n	8006b78 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006abc:	6839      	ldr	r1, [r7, #0]
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f000 fa60 	bl	8006f84 <USBD_CtlError>
            err++;
 8006ac4:	7afb      	ldrb	r3, [r7, #11]
 8006ac6:	3301      	adds	r3, #1
 8006ac8:	72fb      	strb	r3, [r7, #11]
          break;
 8006aca:	e055      	b.n	8006b78 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006ad2:	691b      	ldr	r3, [r3, #16]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d00b      	beq.n	8006af0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006ade:	691b      	ldr	r3, [r3, #16]
 8006ae0:	687a      	ldr	r2, [r7, #4]
 8006ae2:	7c12      	ldrb	r2, [r2, #16]
 8006ae4:	f107 0108 	add.w	r1, r7, #8
 8006ae8:	4610      	mov	r0, r2
 8006aea:	4798      	blx	r3
 8006aec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006aee:	e043      	b.n	8006b78 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006af0:	6839      	ldr	r1, [r7, #0]
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f000 fa46 	bl	8006f84 <USBD_CtlError>
            err++;
 8006af8:	7afb      	ldrb	r3, [r7, #11]
 8006afa:	3301      	adds	r3, #1
 8006afc:	72fb      	strb	r3, [r7, #11]
          break;
 8006afe:	e03b      	b.n	8006b78 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006b06:	695b      	ldr	r3, [r3, #20]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d00b      	beq.n	8006b24 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006b12:	695b      	ldr	r3, [r3, #20]
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	7c12      	ldrb	r2, [r2, #16]
 8006b18:	f107 0108 	add.w	r1, r7, #8
 8006b1c:	4610      	mov	r0, r2
 8006b1e:	4798      	blx	r3
 8006b20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006b22:	e029      	b.n	8006b78 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006b24:	6839      	ldr	r1, [r7, #0]
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 fa2c 	bl	8006f84 <USBD_CtlError>
            err++;
 8006b2c:	7afb      	ldrb	r3, [r7, #11]
 8006b2e:	3301      	adds	r3, #1
 8006b30:	72fb      	strb	r3, [r7, #11]
          break;
 8006b32:	e021      	b.n	8006b78 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006b3a:	699b      	ldr	r3, [r3, #24]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d00b      	beq.n	8006b58 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006b46:	699b      	ldr	r3, [r3, #24]
 8006b48:	687a      	ldr	r2, [r7, #4]
 8006b4a:	7c12      	ldrb	r2, [r2, #16]
 8006b4c:	f107 0108 	add.w	r1, r7, #8
 8006b50:	4610      	mov	r0, r2
 8006b52:	4798      	blx	r3
 8006b54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006b56:	e00f      	b.n	8006b78 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006b58:	6839      	ldr	r1, [r7, #0]
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	f000 fa12 	bl	8006f84 <USBD_CtlError>
            err++;
 8006b60:	7afb      	ldrb	r3, [r7, #11]
 8006b62:	3301      	adds	r3, #1
 8006b64:	72fb      	strb	r3, [r7, #11]
          break;
 8006b66:	e007      	b.n	8006b78 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8006b68:	6839      	ldr	r1, [r7, #0]
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 fa0a 	bl	8006f84 <USBD_CtlError>
          err++;
 8006b70:	7afb      	ldrb	r3, [r7, #11]
 8006b72:	3301      	adds	r3, #1
 8006b74:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8006b76:	e038      	b.n	8006bea <USBD_GetDescriptor+0x286>
 8006b78:	e037      	b.n	8006bea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	7c1b      	ldrb	r3, [r3, #16]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d109      	bne.n	8006b96 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006b88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b8a:	f107 0208 	add.w	r2, r7, #8
 8006b8e:	4610      	mov	r0, r2
 8006b90:	4798      	blx	r3
 8006b92:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006b94:	e029      	b.n	8006bea <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006b96:	6839      	ldr	r1, [r7, #0]
 8006b98:	6878      	ldr	r0, [r7, #4]
 8006b9a:	f000 f9f3 	bl	8006f84 <USBD_CtlError>
        err++;
 8006b9e:	7afb      	ldrb	r3, [r7, #11]
 8006ba0:	3301      	adds	r3, #1
 8006ba2:	72fb      	strb	r3, [r7, #11]
      break;
 8006ba4:	e021      	b.n	8006bea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	7c1b      	ldrb	r3, [r3, #16]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d10d      	bne.n	8006bca <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bb6:	f107 0208 	add.w	r2, r7, #8
 8006bba:	4610      	mov	r0, r2
 8006bbc:	4798      	blx	r3
 8006bbe:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	3301      	adds	r3, #1
 8006bc4:	2207      	movs	r2, #7
 8006bc6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006bc8:	e00f      	b.n	8006bea <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006bca:	6839      	ldr	r1, [r7, #0]
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	f000 f9d9 	bl	8006f84 <USBD_CtlError>
        err++;
 8006bd2:	7afb      	ldrb	r3, [r7, #11]
 8006bd4:	3301      	adds	r3, #1
 8006bd6:	72fb      	strb	r3, [r7, #11]
      break;
 8006bd8:	e007      	b.n	8006bea <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006bda:	6839      	ldr	r1, [r7, #0]
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f000 f9d1 	bl	8006f84 <USBD_CtlError>
      err++;
 8006be2:	7afb      	ldrb	r3, [r7, #11]
 8006be4:	3301      	adds	r3, #1
 8006be6:	72fb      	strb	r3, [r7, #11]
      break;
 8006be8:	bf00      	nop
  }

  if (err != 0U)
 8006bea:	7afb      	ldrb	r3, [r7, #11]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d11c      	bne.n	8006c2a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8006bf0:	893b      	ldrh	r3, [r7, #8]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d011      	beq.n	8006c1a <USBD_GetDescriptor+0x2b6>
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	88db      	ldrh	r3, [r3, #6]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d00d      	beq.n	8006c1a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	88da      	ldrh	r2, [r3, #6]
 8006c02:	893b      	ldrh	r3, [r7, #8]
 8006c04:	4293      	cmp	r3, r2
 8006c06:	bf28      	it	cs
 8006c08:	4613      	movcs	r3, r2
 8006c0a:	b29b      	uxth	r3, r3
 8006c0c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006c0e:	893b      	ldrh	r3, [r7, #8]
 8006c10:	461a      	mov	r2, r3
 8006c12:	68f9      	ldr	r1, [r7, #12]
 8006c14:	6878      	ldr	r0, [r7, #4]
 8006c16:	f000 fa1f 	bl	8007058 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	88db      	ldrh	r3, [r3, #6]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d104      	bne.n	8006c2c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8006c22:	6878      	ldr	r0, [r7, #4]
 8006c24:	f000 fa76 	bl	8007114 <USBD_CtlSendStatus>
 8006c28:	e000      	b.n	8006c2c <USBD_GetDescriptor+0x2c8>
    return;
 8006c2a:	bf00      	nop
    }
  }
}
 8006c2c:	3710      	adds	r7, #16
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop

08006c34 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b084      	sub	sp, #16
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
 8006c3c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	889b      	ldrh	r3, [r3, #4]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d130      	bne.n	8006ca8 <USBD_SetAddress+0x74>
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	88db      	ldrh	r3, [r3, #6]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d12c      	bne.n	8006ca8 <USBD_SetAddress+0x74>
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	885b      	ldrh	r3, [r3, #2]
 8006c52:	2b7f      	cmp	r3, #127	; 0x7f
 8006c54:	d828      	bhi.n	8006ca8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	885b      	ldrh	r3, [r3, #2]
 8006c5a:	b2db      	uxtb	r3, r3
 8006c5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c60:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c68:	2b03      	cmp	r3, #3
 8006c6a:	d104      	bne.n	8006c76 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8006c6c:	6839      	ldr	r1, [r7, #0]
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f000 f988 	bl	8006f84 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c74:	e01c      	b.n	8006cb0 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	7bfa      	ldrb	r2, [r7, #15]
 8006c7a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006c7e:	7bfb      	ldrb	r3, [r7, #15]
 8006c80:	4619      	mov	r1, r3
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f000 fe4c 	bl	8007920 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f000 fa43 	bl	8007114 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006c8e:	7bfb      	ldrb	r3, [r7, #15]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d004      	beq.n	8006c9e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2202      	movs	r2, #2
 8006c98:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c9c:	e008      	b.n	8006cb0 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2201      	movs	r2, #1
 8006ca2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ca6:	e003      	b.n	8006cb0 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006ca8:	6839      	ldr	r1, [r7, #0]
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f000 f96a 	bl	8006f84 <USBD_CtlError>
  }
}
 8006cb0:	bf00      	nop
 8006cb2:	3710      	adds	r7, #16
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}

08006cb8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b082      	sub	sp, #8
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	885b      	ldrh	r3, [r3, #2]
 8006cc6:	b2da      	uxtb	r2, r3
 8006cc8:	4b41      	ldr	r3, [pc, #260]	; (8006dd0 <USBD_SetConfig+0x118>)
 8006cca:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006ccc:	4b40      	ldr	r3, [pc, #256]	; (8006dd0 <USBD_SetConfig+0x118>)
 8006cce:	781b      	ldrb	r3, [r3, #0]
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d904      	bls.n	8006cde <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8006cd4:	6839      	ldr	r1, [r7, #0]
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f000 f954 	bl	8006f84 <USBD_CtlError>
 8006cdc:	e075      	b.n	8006dca <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ce4:	2b02      	cmp	r3, #2
 8006ce6:	d002      	beq.n	8006cee <USBD_SetConfig+0x36>
 8006ce8:	2b03      	cmp	r3, #3
 8006cea:	d023      	beq.n	8006d34 <USBD_SetConfig+0x7c>
 8006cec:	e062      	b.n	8006db4 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8006cee:	4b38      	ldr	r3, [pc, #224]	; (8006dd0 <USBD_SetConfig+0x118>)
 8006cf0:	781b      	ldrb	r3, [r3, #0]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d01a      	beq.n	8006d2c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8006cf6:	4b36      	ldr	r3, [pc, #216]	; (8006dd0 <USBD_SetConfig+0x118>)
 8006cf8:	781b      	ldrb	r3, [r3, #0]
 8006cfa:	461a      	mov	r2, r3
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2203      	movs	r2, #3
 8006d04:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006d08:	4b31      	ldr	r3, [pc, #196]	; (8006dd0 <USBD_SetConfig+0x118>)
 8006d0a:	781b      	ldrb	r3, [r3, #0]
 8006d0c:	4619      	mov	r1, r3
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f7ff f9f3 	bl	80060fa <USBD_SetClassConfig>
 8006d14:	4603      	mov	r3, r0
 8006d16:	2b02      	cmp	r3, #2
 8006d18:	d104      	bne.n	8006d24 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8006d1a:	6839      	ldr	r1, [r7, #0]
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	f000 f931 	bl	8006f84 <USBD_CtlError>
            return;
 8006d22:	e052      	b.n	8006dca <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f000 f9f5 	bl	8007114 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006d2a:	e04e      	b.n	8006dca <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f000 f9f1 	bl	8007114 <USBD_CtlSendStatus>
        break;
 8006d32:	e04a      	b.n	8006dca <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8006d34:	4b26      	ldr	r3, [pc, #152]	; (8006dd0 <USBD_SetConfig+0x118>)
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d112      	bne.n	8006d62 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2202      	movs	r2, #2
 8006d40:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8006d44:	4b22      	ldr	r3, [pc, #136]	; (8006dd0 <USBD_SetConfig+0x118>)
 8006d46:	781b      	ldrb	r3, [r3, #0]
 8006d48:	461a      	mov	r2, r3
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8006d4e:	4b20      	ldr	r3, [pc, #128]	; (8006dd0 <USBD_SetConfig+0x118>)
 8006d50:	781b      	ldrb	r3, [r3, #0]
 8006d52:	4619      	mov	r1, r3
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f7ff f9ef 	bl	8006138 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f000 f9da 	bl	8007114 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006d60:	e033      	b.n	8006dca <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8006d62:	4b1b      	ldr	r3, [pc, #108]	; (8006dd0 <USBD_SetConfig+0x118>)
 8006d64:	781b      	ldrb	r3, [r3, #0]
 8006d66:	461a      	mov	r2, r3
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d01d      	beq.n	8006dac <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	b2db      	uxtb	r3, r3
 8006d76:	4619      	mov	r1, r3
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f7ff f9dd 	bl	8006138 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8006d7e:	4b14      	ldr	r3, [pc, #80]	; (8006dd0 <USBD_SetConfig+0x118>)
 8006d80:	781b      	ldrb	r3, [r3, #0]
 8006d82:	461a      	mov	r2, r3
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006d88:	4b11      	ldr	r3, [pc, #68]	; (8006dd0 <USBD_SetConfig+0x118>)
 8006d8a:	781b      	ldrb	r3, [r3, #0]
 8006d8c:	4619      	mov	r1, r3
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f7ff f9b3 	bl	80060fa <USBD_SetClassConfig>
 8006d94:	4603      	mov	r3, r0
 8006d96:	2b02      	cmp	r3, #2
 8006d98:	d104      	bne.n	8006da4 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8006d9a:	6839      	ldr	r1, [r7, #0]
 8006d9c:	6878      	ldr	r0, [r7, #4]
 8006d9e:	f000 f8f1 	bl	8006f84 <USBD_CtlError>
            return;
 8006da2:	e012      	b.n	8006dca <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f000 f9b5 	bl	8007114 <USBD_CtlSendStatus>
        break;
 8006daa:	e00e      	b.n	8006dca <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	f000 f9b1 	bl	8007114 <USBD_CtlSendStatus>
        break;
 8006db2:	e00a      	b.n	8006dca <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8006db4:	6839      	ldr	r1, [r7, #0]
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f000 f8e4 	bl	8006f84 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8006dbc:	4b04      	ldr	r3, [pc, #16]	; (8006dd0 <USBD_SetConfig+0x118>)
 8006dbe:	781b      	ldrb	r3, [r3, #0]
 8006dc0:	4619      	mov	r1, r3
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f7ff f9b8 	bl	8006138 <USBD_ClrClassConfig>
        break;
 8006dc8:	bf00      	nop
    }
  }
}
 8006dca:	3708      	adds	r7, #8
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}
 8006dd0:	20000198 	.word	0x20000198

08006dd4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b082      	sub	sp, #8
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	88db      	ldrh	r3, [r3, #6]
 8006de2:	2b01      	cmp	r3, #1
 8006de4:	d004      	beq.n	8006df0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006de6:	6839      	ldr	r1, [r7, #0]
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 f8cb 	bl	8006f84 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006dee:	e021      	b.n	8006e34 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006df6:	2b01      	cmp	r3, #1
 8006df8:	db17      	blt.n	8006e2a <USBD_GetConfig+0x56>
 8006dfa:	2b02      	cmp	r3, #2
 8006dfc:	dd02      	ble.n	8006e04 <USBD_GetConfig+0x30>
 8006dfe:	2b03      	cmp	r3, #3
 8006e00:	d00b      	beq.n	8006e1a <USBD_GetConfig+0x46>
 8006e02:	e012      	b.n	8006e2a <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2200      	movs	r2, #0
 8006e08:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	3308      	adds	r3, #8
 8006e0e:	2201      	movs	r2, #1
 8006e10:	4619      	mov	r1, r3
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f000 f920 	bl	8007058 <USBD_CtlSendData>
        break;
 8006e18:	e00c      	b.n	8006e34 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	3304      	adds	r3, #4
 8006e1e:	2201      	movs	r2, #1
 8006e20:	4619      	mov	r1, r3
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f000 f918 	bl	8007058 <USBD_CtlSendData>
        break;
 8006e28:	e004      	b.n	8006e34 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8006e2a:	6839      	ldr	r1, [r7, #0]
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f000 f8a9 	bl	8006f84 <USBD_CtlError>
        break;
 8006e32:	bf00      	nop
}
 8006e34:	bf00      	nop
 8006e36:	3708      	adds	r7, #8
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}

08006e3c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b082      	sub	sp, #8
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
 8006e44:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e4c:	3b01      	subs	r3, #1
 8006e4e:	2b02      	cmp	r3, #2
 8006e50:	d81e      	bhi.n	8006e90 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	88db      	ldrh	r3, [r3, #6]
 8006e56:	2b02      	cmp	r3, #2
 8006e58:	d004      	beq.n	8006e64 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8006e5a:	6839      	ldr	r1, [r7, #0]
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f000 f891 	bl	8006f84 <USBD_CtlError>
        break;
 8006e62:	e01a      	b.n	8006e9a <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2201      	movs	r2, #1
 8006e68:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d005      	beq.n	8006e80 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	f043 0202 	orr.w	r2, r3, #2
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	330c      	adds	r3, #12
 8006e84:	2202      	movs	r2, #2
 8006e86:	4619      	mov	r1, r3
 8006e88:	6878      	ldr	r0, [r7, #4]
 8006e8a:	f000 f8e5 	bl	8007058 <USBD_CtlSendData>
      break;
 8006e8e:	e004      	b.n	8006e9a <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8006e90:	6839      	ldr	r1, [r7, #0]
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 f876 	bl	8006f84 <USBD_CtlError>
      break;
 8006e98:	bf00      	nop
  }
}
 8006e9a:	bf00      	nop
 8006e9c:	3708      	adds	r7, #8
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}

08006ea2 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006ea2:	b580      	push	{r7, lr}
 8006ea4:	b082      	sub	sp, #8
 8006ea6:	af00      	add	r7, sp, #0
 8006ea8:	6078      	str	r0, [r7, #4]
 8006eaa:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	885b      	ldrh	r3, [r3, #2]
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	d106      	bne.n	8006ec2 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f000 f929 	bl	8007114 <USBD_CtlSendStatus>
  }
}
 8006ec2:	bf00      	nop
 8006ec4:	3708      	adds	r7, #8
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}

08006eca <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006eca:	b580      	push	{r7, lr}
 8006ecc:	b082      	sub	sp, #8
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	6078      	str	r0, [r7, #4]
 8006ed2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006eda:	3b01      	subs	r3, #1
 8006edc:	2b02      	cmp	r3, #2
 8006ede:	d80b      	bhi.n	8006ef8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	885b      	ldrh	r3, [r3, #2]
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d10c      	bne.n	8006f02 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2200      	movs	r2, #0
 8006eec:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f000 f90f 	bl	8007114 <USBD_CtlSendStatus>
      }
      break;
 8006ef6:	e004      	b.n	8006f02 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8006ef8:	6839      	ldr	r1, [r7, #0]
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f000 f842 	bl	8006f84 <USBD_CtlError>
      break;
 8006f00:	e000      	b.n	8006f04 <USBD_ClrFeature+0x3a>
      break;
 8006f02:	bf00      	nop
  }
}
 8006f04:	bf00      	nop
 8006f06:	3708      	adds	r7, #8
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}

08006f0c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b083      	sub	sp, #12
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
 8006f14:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	781a      	ldrb	r2, [r3, #0]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	785a      	ldrb	r2, [r3, #1]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	3302      	adds	r3, #2
 8006f2a:	781b      	ldrb	r3, [r3, #0]
 8006f2c:	b29a      	uxth	r2, r3
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	3303      	adds	r3, #3
 8006f32:	781b      	ldrb	r3, [r3, #0]
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	021b      	lsls	r3, r3, #8
 8006f38:	b29b      	uxth	r3, r3
 8006f3a:	4413      	add	r3, r2
 8006f3c:	b29a      	uxth	r2, r3
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	3304      	adds	r3, #4
 8006f46:	781b      	ldrb	r3, [r3, #0]
 8006f48:	b29a      	uxth	r2, r3
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	3305      	adds	r3, #5
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	021b      	lsls	r3, r3, #8
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	4413      	add	r3, r2
 8006f58:	b29a      	uxth	r2, r3
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	3306      	adds	r3, #6
 8006f62:	781b      	ldrb	r3, [r3, #0]
 8006f64:	b29a      	uxth	r2, r3
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	3307      	adds	r3, #7
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	021b      	lsls	r3, r3, #8
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	4413      	add	r3, r2
 8006f74:	b29a      	uxth	r2, r3
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	80da      	strh	r2, [r3, #6]

}
 8006f7a:	bf00      	nop
 8006f7c:	370c      	adds	r7, #12
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bc80      	pop	{r7}
 8006f82:	4770      	bx	lr

08006f84 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b082      	sub	sp, #8
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8006f8e:	2180      	movs	r1, #128	; 0x80
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f000 fc5b 	bl	800784c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8006f96:	2100      	movs	r1, #0
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f000 fc57 	bl	800784c <USBD_LL_StallEP>
}
 8006f9e:	bf00      	nop
 8006fa0:	3708      	adds	r7, #8
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}

08006fa6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006fa6:	b580      	push	{r7, lr}
 8006fa8:	b086      	sub	sp, #24
 8006faa:	af00      	add	r7, sp, #0
 8006fac:	60f8      	str	r0, [r7, #12]
 8006fae:	60b9      	str	r1, [r7, #8]
 8006fb0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d032      	beq.n	8007022 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8006fbc:	68f8      	ldr	r0, [r7, #12]
 8006fbe:	f000 f834 	bl	800702a <USBD_GetLen>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	3301      	adds	r3, #1
 8006fc6:	b29b      	uxth	r3, r3
 8006fc8:	005b      	lsls	r3, r3, #1
 8006fca:	b29a      	uxth	r2, r3
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8006fd0:	7dfb      	ldrb	r3, [r7, #23]
 8006fd2:	1c5a      	adds	r2, r3, #1
 8006fd4:	75fa      	strb	r2, [r7, #23]
 8006fd6:	461a      	mov	r2, r3
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	4413      	add	r3, r2
 8006fdc:	687a      	ldr	r2, [r7, #4]
 8006fde:	7812      	ldrb	r2, [r2, #0]
 8006fe0:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8006fe2:	7dfb      	ldrb	r3, [r7, #23]
 8006fe4:	1c5a      	adds	r2, r3, #1
 8006fe6:	75fa      	strb	r2, [r7, #23]
 8006fe8:	461a      	mov	r2, r3
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	4413      	add	r3, r2
 8006fee:	2203      	movs	r2, #3
 8006ff0:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8006ff2:	e012      	b.n	800701a <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	1c5a      	adds	r2, r3, #1
 8006ff8:	60fa      	str	r2, [r7, #12]
 8006ffa:	7dfa      	ldrb	r2, [r7, #23]
 8006ffc:	1c51      	adds	r1, r2, #1
 8006ffe:	75f9      	strb	r1, [r7, #23]
 8007000:	4611      	mov	r1, r2
 8007002:	68ba      	ldr	r2, [r7, #8]
 8007004:	440a      	add	r2, r1
 8007006:	781b      	ldrb	r3, [r3, #0]
 8007008:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800700a:	7dfb      	ldrb	r3, [r7, #23]
 800700c:	1c5a      	adds	r2, r3, #1
 800700e:	75fa      	strb	r2, [r7, #23]
 8007010:	461a      	mov	r2, r3
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	4413      	add	r3, r2
 8007016:	2200      	movs	r2, #0
 8007018:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	781b      	ldrb	r3, [r3, #0]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d1e8      	bne.n	8006ff4 <USBD_GetString+0x4e>
    }
  }
}
 8007022:	bf00      	nop
 8007024:	3718      	adds	r7, #24
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}

0800702a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800702a:	b480      	push	{r7}
 800702c:	b085      	sub	sp, #20
 800702e:	af00      	add	r7, sp, #0
 8007030:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007032:	2300      	movs	r3, #0
 8007034:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8007036:	e005      	b.n	8007044 <USBD_GetLen+0x1a>
  {
    len++;
 8007038:	7bfb      	ldrb	r3, [r7, #15]
 800703a:	3301      	adds	r3, #1
 800703c:	73fb      	strb	r3, [r7, #15]
    buf++;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	3301      	adds	r3, #1
 8007042:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	781b      	ldrb	r3, [r3, #0]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d1f5      	bne.n	8007038 <USBD_GetLen+0xe>
  }

  return len;
 800704c:	7bfb      	ldrb	r3, [r7, #15]
}
 800704e:	4618      	mov	r0, r3
 8007050:	3714      	adds	r7, #20
 8007052:	46bd      	mov	sp, r7
 8007054:	bc80      	pop	{r7}
 8007056:	4770      	bx	lr

08007058 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b084      	sub	sp, #16
 800705c:	af00      	add	r7, sp, #0
 800705e:	60f8      	str	r0, [r7, #12]
 8007060:	60b9      	str	r1, [r7, #8]
 8007062:	4613      	mov	r3, r2
 8007064:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	2202      	movs	r2, #2
 800706a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800706e:	88fa      	ldrh	r2, [r7, #6]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8007074:	88fa      	ldrh	r2, [r7, #6]
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800707a:	88fb      	ldrh	r3, [r7, #6]
 800707c:	68ba      	ldr	r2, [r7, #8]
 800707e:	2100      	movs	r1, #0
 8007080:	68f8      	ldr	r0, [r7, #12]
 8007082:	f000 fc6c 	bl	800795e <USBD_LL_Transmit>

  return USBD_OK;
 8007086:	2300      	movs	r3, #0
}
 8007088:	4618      	mov	r0, r3
 800708a:	3710      	adds	r7, #16
 800708c:	46bd      	mov	sp, r7
 800708e:	bd80      	pop	{r7, pc}

08007090 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b084      	sub	sp, #16
 8007094:	af00      	add	r7, sp, #0
 8007096:	60f8      	str	r0, [r7, #12]
 8007098:	60b9      	str	r1, [r7, #8]
 800709a:	4613      	mov	r3, r2
 800709c:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800709e:	88fb      	ldrh	r3, [r7, #6]
 80070a0:	68ba      	ldr	r2, [r7, #8]
 80070a2:	2100      	movs	r1, #0
 80070a4:	68f8      	ldr	r0, [r7, #12]
 80070a6:	f000 fc5a 	bl	800795e <USBD_LL_Transmit>

  return USBD_OK;
 80070aa:	2300      	movs	r3, #0
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3710      	adds	r7, #16
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}

080070b4 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b084      	sub	sp, #16
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	60f8      	str	r0, [r7, #12]
 80070bc:	60b9      	str	r1, [r7, #8]
 80070be:	4613      	mov	r3, r2
 80070c0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	2203      	movs	r2, #3
 80070c6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80070ca:	88fa      	ldrh	r2, [r7, #6]
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 80070d2:	88fa      	ldrh	r2, [r7, #6]
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80070da:	88fb      	ldrh	r3, [r7, #6]
 80070dc:	68ba      	ldr	r2, [r7, #8]
 80070de:	2100      	movs	r1, #0
 80070e0:	68f8      	ldr	r0, [r7, #12]
 80070e2:	f000 fc5f 	bl	80079a4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80070e6:	2300      	movs	r3, #0
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3710      	adds	r7, #16
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b084      	sub	sp, #16
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	60f8      	str	r0, [r7, #12]
 80070f8:	60b9      	str	r1, [r7, #8]
 80070fa:	4613      	mov	r3, r2
 80070fc:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80070fe:	88fb      	ldrh	r3, [r7, #6]
 8007100:	68ba      	ldr	r2, [r7, #8]
 8007102:	2100      	movs	r1, #0
 8007104:	68f8      	ldr	r0, [r7, #12]
 8007106:	f000 fc4d 	bl	80079a4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800710a:	2300      	movs	r3, #0
}
 800710c:	4618      	mov	r0, r3
 800710e:	3710      	adds	r7, #16
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}

08007114 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b082      	sub	sp, #8
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2204      	movs	r2, #4
 8007120:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007124:	2300      	movs	r3, #0
 8007126:	2200      	movs	r2, #0
 8007128:	2100      	movs	r1, #0
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f000 fc17 	bl	800795e <USBD_LL_Transmit>

  return USBD_OK;
 8007130:	2300      	movs	r3, #0
}
 8007132:	4618      	mov	r0, r3
 8007134:	3708      	adds	r7, #8
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}

0800713a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800713a:	b580      	push	{r7, lr}
 800713c:	b082      	sub	sp, #8
 800713e:	af00      	add	r7, sp, #0
 8007140:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2205      	movs	r2, #5
 8007146:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800714a:	2300      	movs	r3, #0
 800714c:	2200      	movs	r2, #0
 800714e:	2100      	movs	r1, #0
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f000 fc27 	bl	80079a4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007156:	2300      	movs	r3, #0
}
 8007158:	4618      	mov	r0, r3
 800715a:	3708      	adds	r7, #8
 800715c:	46bd      	mov	sp, r7
 800715e:	bd80      	pop	{r7, pc}

08007160 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007164:	2200      	movs	r2, #0
 8007166:	4912      	ldr	r1, [pc, #72]	; (80071b0 <MX_USB_DEVICE_Init+0x50>)
 8007168:	4812      	ldr	r0, [pc, #72]	; (80071b4 <MX_USB_DEVICE_Init+0x54>)
 800716a:	f7fe ff6c 	bl	8006046 <USBD_Init>
 800716e:	4603      	mov	r3, r0
 8007170:	2b00      	cmp	r3, #0
 8007172:	d001      	beq.n	8007178 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007174:	f7f9 f976 	bl	8000464 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007178:	490f      	ldr	r1, [pc, #60]	; (80071b8 <MX_USB_DEVICE_Init+0x58>)
 800717a:	480e      	ldr	r0, [pc, #56]	; (80071b4 <MX_USB_DEVICE_Init+0x54>)
 800717c:	f7fe ff8e 	bl	800609c <USBD_RegisterClass>
 8007180:	4603      	mov	r3, r0
 8007182:	2b00      	cmp	r3, #0
 8007184:	d001      	beq.n	800718a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007186:	f7f9 f96d 	bl	8000464 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800718a:	490c      	ldr	r1, [pc, #48]	; (80071bc <MX_USB_DEVICE_Init+0x5c>)
 800718c:	4809      	ldr	r0, [pc, #36]	; (80071b4 <MX_USB_DEVICE_Init+0x54>)
 800718e:	f7fe febf 	bl	8005f10 <USBD_CDC_RegisterInterface>
 8007192:	4603      	mov	r3, r0
 8007194:	2b00      	cmp	r3, #0
 8007196:	d001      	beq.n	800719c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007198:	f7f9 f964 	bl	8000464 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800719c:	4805      	ldr	r0, [pc, #20]	; (80071b4 <MX_USB_DEVICE_Init+0x54>)
 800719e:	f7fe ff96 	bl	80060ce <USBD_Start>
 80071a2:	4603      	mov	r3, r0
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d001      	beq.n	80071ac <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80071a8:	f7f9 f95c 	bl	8000464 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80071ac:	bf00      	nop
 80071ae:	bd80      	pop	{r7, pc}
 80071b0:	2000012c 	.word	0x2000012c
 80071b4:	20001bac 	.word	0x20001bac
 80071b8:	20000018 	.word	0x20000018
 80071bc:	2000011c 	.word	0x2000011c

080071c0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80071c4:	2200      	movs	r2, #0
 80071c6:	4905      	ldr	r1, [pc, #20]	; (80071dc <CDC_Init_FS+0x1c>)
 80071c8:	4805      	ldr	r0, [pc, #20]	; (80071e0 <CDC_Init_FS+0x20>)
 80071ca:	f7fe feb7 	bl	8005f3c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80071ce:	4905      	ldr	r1, [pc, #20]	; (80071e4 <CDC_Init_FS+0x24>)
 80071d0:	4803      	ldr	r0, [pc, #12]	; (80071e0 <CDC_Init_FS+0x20>)
 80071d2:	f7fe fecc 	bl	8005f6e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80071d6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80071d8:	4618      	mov	r0, r3
 80071da:	bd80      	pop	{r7, pc}
 80071dc:	20002258 	.word	0x20002258
 80071e0:	20001bac 	.word	0x20001bac
 80071e4:	20001e70 	.word	0x20001e70

080071e8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80071e8:	b480      	push	{r7}
 80071ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80071ec:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bc80      	pop	{r7}
 80071f4:	4770      	bx	lr
	...

080071f8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b083      	sub	sp, #12
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	4603      	mov	r3, r0
 8007200:	6039      	str	r1, [r7, #0]
 8007202:	71fb      	strb	r3, [r7, #7]
 8007204:	4613      	mov	r3, r2
 8007206:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007208:	79fb      	ldrb	r3, [r7, #7]
 800720a:	2b23      	cmp	r3, #35	; 0x23
 800720c:	d84a      	bhi.n	80072a4 <CDC_Control_FS+0xac>
 800720e:	a201      	add	r2, pc, #4	; (adr r2, 8007214 <CDC_Control_FS+0x1c>)
 8007210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007214:	080072a5 	.word	0x080072a5
 8007218:	080072a5 	.word	0x080072a5
 800721c:	080072a5 	.word	0x080072a5
 8007220:	080072a5 	.word	0x080072a5
 8007224:	080072a5 	.word	0x080072a5
 8007228:	080072a5 	.word	0x080072a5
 800722c:	080072a5 	.word	0x080072a5
 8007230:	080072a5 	.word	0x080072a5
 8007234:	080072a5 	.word	0x080072a5
 8007238:	080072a5 	.word	0x080072a5
 800723c:	080072a5 	.word	0x080072a5
 8007240:	080072a5 	.word	0x080072a5
 8007244:	080072a5 	.word	0x080072a5
 8007248:	080072a5 	.word	0x080072a5
 800724c:	080072a5 	.word	0x080072a5
 8007250:	080072a5 	.word	0x080072a5
 8007254:	080072a5 	.word	0x080072a5
 8007258:	080072a5 	.word	0x080072a5
 800725c:	080072a5 	.word	0x080072a5
 8007260:	080072a5 	.word	0x080072a5
 8007264:	080072a5 	.word	0x080072a5
 8007268:	080072a5 	.word	0x080072a5
 800726c:	080072a5 	.word	0x080072a5
 8007270:	080072a5 	.word	0x080072a5
 8007274:	080072a5 	.word	0x080072a5
 8007278:	080072a5 	.word	0x080072a5
 800727c:	080072a5 	.word	0x080072a5
 8007280:	080072a5 	.word	0x080072a5
 8007284:	080072a5 	.word	0x080072a5
 8007288:	080072a5 	.word	0x080072a5
 800728c:	080072a5 	.word	0x080072a5
 8007290:	080072a5 	.word	0x080072a5
 8007294:	080072a5 	.word	0x080072a5
 8007298:	080072a5 	.word	0x080072a5
 800729c:	080072a5 	.word	0x080072a5
 80072a0:	080072a5 	.word	0x080072a5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80072a4:	bf00      	nop
  }

  return (USBD_OK);
 80072a6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	370c      	adds	r7, #12
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bc80      	pop	{r7}
 80072b0:	4770      	bx	lr
 80072b2:	bf00      	nop

080072b4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b082      	sub	sp, #8
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
 80072bc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80072be:	6879      	ldr	r1, [r7, #4]
 80072c0:	4805      	ldr	r0, [pc, #20]	; (80072d8 <CDC_Receive_FS+0x24>)
 80072c2:	f7fe fe54 	bl	8005f6e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80072c6:	4804      	ldr	r0, [pc, #16]	; (80072d8 <CDC_Receive_FS+0x24>)
 80072c8:	f7fe fe93 	bl	8005ff2 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80072cc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	3708      	adds	r7, #8
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	20001bac 	.word	0x20001bac

080072dc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b084      	sub	sp, #16
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
 80072e4:	460b      	mov	r3, r1
 80072e6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80072e8:	2300      	movs	r3, #0
 80072ea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80072ec:	4b0d      	ldr	r3, [pc, #52]	; (8007324 <CDC_Transmit_FS+0x48>)
 80072ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072f2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d001      	beq.n	8007302 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80072fe:	2301      	movs	r3, #1
 8007300:	e00b      	b.n	800731a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007302:	887b      	ldrh	r3, [r7, #2]
 8007304:	461a      	mov	r2, r3
 8007306:	6879      	ldr	r1, [r7, #4]
 8007308:	4806      	ldr	r0, [pc, #24]	; (8007324 <CDC_Transmit_FS+0x48>)
 800730a:	f7fe fe17 	bl	8005f3c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800730e:	4805      	ldr	r0, [pc, #20]	; (8007324 <CDC_Transmit_FS+0x48>)
 8007310:	f7fe fe40 	bl	8005f94 <USBD_CDC_TransmitPacket>
 8007314:	4603      	mov	r3, r0
 8007316:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8007318:	7bfb      	ldrb	r3, [r7, #15]
}
 800731a:	4618      	mov	r0, r3
 800731c:	3710      	adds	r7, #16
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}
 8007322:	bf00      	nop
 8007324:	20001bac 	.word	0x20001bac

08007328 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	4603      	mov	r3, r0
 8007330:	6039      	str	r1, [r7, #0]
 8007332:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	2212      	movs	r2, #18
 8007338:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800733a:	4b03      	ldr	r3, [pc, #12]	; (8007348 <USBD_FS_DeviceDescriptor+0x20>)
}
 800733c:	4618      	mov	r0, r3
 800733e:	370c      	adds	r7, #12
 8007340:	46bd      	mov	sp, r7
 8007342:	bc80      	pop	{r7}
 8007344:	4770      	bx	lr
 8007346:	bf00      	nop
 8007348:	20000148 	.word	0x20000148

0800734c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800734c:	b480      	push	{r7}
 800734e:	b083      	sub	sp, #12
 8007350:	af00      	add	r7, sp, #0
 8007352:	4603      	mov	r3, r0
 8007354:	6039      	str	r1, [r7, #0]
 8007356:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	2204      	movs	r2, #4
 800735c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800735e:	4b03      	ldr	r3, [pc, #12]	; (800736c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007360:	4618      	mov	r0, r3
 8007362:	370c      	adds	r7, #12
 8007364:	46bd      	mov	sp, r7
 8007366:	bc80      	pop	{r7}
 8007368:	4770      	bx	lr
 800736a:	bf00      	nop
 800736c:	2000015c 	.word	0x2000015c

08007370 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b082      	sub	sp, #8
 8007374:	af00      	add	r7, sp, #0
 8007376:	4603      	mov	r3, r0
 8007378:	6039      	str	r1, [r7, #0]
 800737a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800737c:	79fb      	ldrb	r3, [r7, #7]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d105      	bne.n	800738e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007382:	683a      	ldr	r2, [r7, #0]
 8007384:	4907      	ldr	r1, [pc, #28]	; (80073a4 <USBD_FS_ProductStrDescriptor+0x34>)
 8007386:	4808      	ldr	r0, [pc, #32]	; (80073a8 <USBD_FS_ProductStrDescriptor+0x38>)
 8007388:	f7ff fe0d 	bl	8006fa6 <USBD_GetString>
 800738c:	e004      	b.n	8007398 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800738e:	683a      	ldr	r2, [r7, #0]
 8007390:	4904      	ldr	r1, [pc, #16]	; (80073a4 <USBD_FS_ProductStrDescriptor+0x34>)
 8007392:	4805      	ldr	r0, [pc, #20]	; (80073a8 <USBD_FS_ProductStrDescriptor+0x38>)
 8007394:	f7ff fe07 	bl	8006fa6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007398:	4b02      	ldr	r3, [pc, #8]	; (80073a4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800739a:	4618      	mov	r0, r3
 800739c:	3708      	adds	r7, #8
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}
 80073a2:	bf00      	nop
 80073a4:	20002640 	.word	0x20002640
 80073a8:	08007b44 	.word	0x08007b44

080073ac <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b082      	sub	sp, #8
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	4603      	mov	r3, r0
 80073b4:	6039      	str	r1, [r7, #0]
 80073b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80073b8:	683a      	ldr	r2, [r7, #0]
 80073ba:	4904      	ldr	r1, [pc, #16]	; (80073cc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80073bc:	4804      	ldr	r0, [pc, #16]	; (80073d0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80073be:	f7ff fdf2 	bl	8006fa6 <USBD_GetString>
  return USBD_StrDesc;
 80073c2:	4b02      	ldr	r3, [pc, #8]	; (80073cc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3708      	adds	r7, #8
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}
 80073cc:	20002640 	.word	0x20002640
 80073d0:	08007b5c 	.word	0x08007b5c

080073d4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b082      	sub	sp, #8
 80073d8:	af00      	add	r7, sp, #0
 80073da:	4603      	mov	r3, r0
 80073dc:	6039      	str	r1, [r7, #0]
 80073de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	221a      	movs	r2, #26
 80073e4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80073e6:	f000 f843 	bl	8007470 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80073ea:	4b02      	ldr	r3, [pc, #8]	; (80073f4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3708      	adds	r7, #8
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}
 80073f4:	20000160 	.word	0x20000160

080073f8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b082      	sub	sp, #8
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	4603      	mov	r3, r0
 8007400:	6039      	str	r1, [r7, #0]
 8007402:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007404:	79fb      	ldrb	r3, [r7, #7]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d105      	bne.n	8007416 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800740a:	683a      	ldr	r2, [r7, #0]
 800740c:	4907      	ldr	r1, [pc, #28]	; (800742c <USBD_FS_ConfigStrDescriptor+0x34>)
 800740e:	4808      	ldr	r0, [pc, #32]	; (8007430 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007410:	f7ff fdc9 	bl	8006fa6 <USBD_GetString>
 8007414:	e004      	b.n	8007420 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007416:	683a      	ldr	r2, [r7, #0]
 8007418:	4904      	ldr	r1, [pc, #16]	; (800742c <USBD_FS_ConfigStrDescriptor+0x34>)
 800741a:	4805      	ldr	r0, [pc, #20]	; (8007430 <USBD_FS_ConfigStrDescriptor+0x38>)
 800741c:	f7ff fdc3 	bl	8006fa6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007420:	4b02      	ldr	r3, [pc, #8]	; (800742c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007422:	4618      	mov	r0, r3
 8007424:	3708      	adds	r7, #8
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}
 800742a:	bf00      	nop
 800742c:	20002640 	.word	0x20002640
 8007430:	08007b70 	.word	0x08007b70

08007434 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b082      	sub	sp, #8
 8007438:	af00      	add	r7, sp, #0
 800743a:	4603      	mov	r3, r0
 800743c:	6039      	str	r1, [r7, #0]
 800743e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007440:	79fb      	ldrb	r3, [r7, #7]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d105      	bne.n	8007452 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007446:	683a      	ldr	r2, [r7, #0]
 8007448:	4907      	ldr	r1, [pc, #28]	; (8007468 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800744a:	4808      	ldr	r0, [pc, #32]	; (800746c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800744c:	f7ff fdab 	bl	8006fa6 <USBD_GetString>
 8007450:	e004      	b.n	800745c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007452:	683a      	ldr	r2, [r7, #0]
 8007454:	4904      	ldr	r1, [pc, #16]	; (8007468 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007456:	4805      	ldr	r0, [pc, #20]	; (800746c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007458:	f7ff fda5 	bl	8006fa6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800745c:	4b02      	ldr	r3, [pc, #8]	; (8007468 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800745e:	4618      	mov	r0, r3
 8007460:	3708      	adds	r7, #8
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop
 8007468:	20002640 	.word	0x20002640
 800746c:	08007b7c 	.word	0x08007b7c

08007470 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b084      	sub	sp, #16
 8007474:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007476:	4b0f      	ldr	r3, [pc, #60]	; (80074b4 <Get_SerialNum+0x44>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800747c:	4b0e      	ldr	r3, [pc, #56]	; (80074b8 <Get_SerialNum+0x48>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007482:	4b0e      	ldr	r3, [pc, #56]	; (80074bc <Get_SerialNum+0x4c>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007488:	68fa      	ldr	r2, [r7, #12]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	4413      	add	r3, r2
 800748e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d009      	beq.n	80074aa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007496:	2208      	movs	r2, #8
 8007498:	4909      	ldr	r1, [pc, #36]	; (80074c0 <Get_SerialNum+0x50>)
 800749a:	68f8      	ldr	r0, [r7, #12]
 800749c:	f000 f814 	bl	80074c8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80074a0:	2204      	movs	r2, #4
 80074a2:	4908      	ldr	r1, [pc, #32]	; (80074c4 <Get_SerialNum+0x54>)
 80074a4:	68b8      	ldr	r0, [r7, #8]
 80074a6:	f000 f80f 	bl	80074c8 <IntToUnicode>
  }
}
 80074aa:	bf00      	nop
 80074ac:	3710      	adds	r7, #16
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd80      	pop	{r7, pc}
 80074b2:	bf00      	nop
 80074b4:	1ffff7e8 	.word	0x1ffff7e8
 80074b8:	1ffff7ec 	.word	0x1ffff7ec
 80074bc:	1ffff7f0 	.word	0x1ffff7f0
 80074c0:	20000162 	.word	0x20000162
 80074c4:	20000172 	.word	0x20000172

080074c8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b087      	sub	sp, #28
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	60f8      	str	r0, [r7, #12]
 80074d0:	60b9      	str	r1, [r7, #8]
 80074d2:	4613      	mov	r3, r2
 80074d4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80074d6:	2300      	movs	r3, #0
 80074d8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80074da:	2300      	movs	r3, #0
 80074dc:	75fb      	strb	r3, [r7, #23]
 80074de:	e027      	b.n	8007530 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	0f1b      	lsrs	r3, r3, #28
 80074e4:	2b09      	cmp	r3, #9
 80074e6:	d80b      	bhi.n	8007500 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	0f1b      	lsrs	r3, r3, #28
 80074ec:	b2da      	uxtb	r2, r3
 80074ee:	7dfb      	ldrb	r3, [r7, #23]
 80074f0:	005b      	lsls	r3, r3, #1
 80074f2:	4619      	mov	r1, r3
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	440b      	add	r3, r1
 80074f8:	3230      	adds	r2, #48	; 0x30
 80074fa:	b2d2      	uxtb	r2, r2
 80074fc:	701a      	strb	r2, [r3, #0]
 80074fe:	e00a      	b.n	8007516 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	0f1b      	lsrs	r3, r3, #28
 8007504:	b2da      	uxtb	r2, r3
 8007506:	7dfb      	ldrb	r3, [r7, #23]
 8007508:	005b      	lsls	r3, r3, #1
 800750a:	4619      	mov	r1, r3
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	440b      	add	r3, r1
 8007510:	3237      	adds	r2, #55	; 0x37
 8007512:	b2d2      	uxtb	r2, r2
 8007514:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	011b      	lsls	r3, r3, #4
 800751a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800751c:	7dfb      	ldrb	r3, [r7, #23]
 800751e:	005b      	lsls	r3, r3, #1
 8007520:	3301      	adds	r3, #1
 8007522:	68ba      	ldr	r2, [r7, #8]
 8007524:	4413      	add	r3, r2
 8007526:	2200      	movs	r2, #0
 8007528:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800752a:	7dfb      	ldrb	r3, [r7, #23]
 800752c:	3301      	adds	r3, #1
 800752e:	75fb      	strb	r3, [r7, #23]
 8007530:	7dfa      	ldrb	r2, [r7, #23]
 8007532:	79fb      	ldrb	r3, [r7, #7]
 8007534:	429a      	cmp	r2, r3
 8007536:	d3d3      	bcc.n	80074e0 <IntToUnicode+0x18>
  }
}
 8007538:	bf00      	nop
 800753a:	371c      	adds	r7, #28
 800753c:	46bd      	mov	sp, r7
 800753e:	bc80      	pop	{r7}
 8007540:	4770      	bx	lr
	...

08007544 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b084      	sub	sp, #16
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a11      	ldr	r2, [pc, #68]	; (8007598 <HAL_PCD_MspInit+0x54>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d11b      	bne.n	800758e <HAL_PCD_MspInit+0x4a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8007556:	4b11      	ldr	r3, [pc, #68]	; (800759c <HAL_PCD_MspInit+0x58>)
 8007558:	69db      	ldr	r3, [r3, #28]
 800755a:	4a10      	ldr	r2, [pc, #64]	; (800759c <HAL_PCD_MspInit+0x58>)
 800755c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007560:	61d3      	str	r3, [r2, #28]
 8007562:	4b0e      	ldr	r3, [pc, #56]	; (800759c <HAL_PCD_MspInit+0x58>)
 8007564:	69db      	ldr	r3, [r3, #28]
 8007566:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800756a:	60fb      	str	r3, [r7, #12]
 800756c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 2, 0);
 800756e:	2200      	movs	r2, #0
 8007570:	2102      	movs	r1, #2
 8007572:	2013      	movs	r0, #19
 8007574:	f7f9 fe05 	bl	8001182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8007578:	2013      	movs	r0, #19
 800757a:	f7f9 fe1e 	bl	80011ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 2, 0);
 800757e:	2200      	movs	r2, #0
 8007580:	2102      	movs	r1, #2
 8007582:	2014      	movs	r0, #20
 8007584:	f7f9 fdfd 	bl	8001182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8007588:	2014      	movs	r0, #20
 800758a:	f7f9 fe16 	bl	80011ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800758e:	bf00      	nop
 8007590:	3710      	adds	r7, #16
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}
 8007596:	bf00      	nop
 8007598:	40005c00 	.word	0x40005c00
 800759c:	40021000 	.word	0x40021000

080075a0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b082      	sub	sp, #8
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 80075b4:	4619      	mov	r1, r3
 80075b6:	4610      	mov	r0, r2
 80075b8:	f7fe fdd1 	bl	800615e <USBD_LL_SetupStage>
}
 80075bc:	bf00      	nop
 80075be:	3708      	adds	r7, #8
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}

080075c4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b082      	sub	sp, #8
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	460b      	mov	r3, r1
 80075ce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 80075d6:	78fa      	ldrb	r2, [r7, #3]
 80075d8:	6879      	ldr	r1, [r7, #4]
 80075da:	4613      	mov	r3, r2
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	4413      	add	r3, r2
 80075e0:	00db      	lsls	r3, r3, #3
 80075e2:	440b      	add	r3, r1
 80075e4:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80075e8:	681a      	ldr	r2, [r3, #0]
 80075ea:	78fb      	ldrb	r3, [r7, #3]
 80075ec:	4619      	mov	r1, r3
 80075ee:	f7fe fe01 	bl	80061f4 <USBD_LL_DataOutStage>
}
 80075f2:	bf00      	nop
 80075f4:	3708      	adds	r7, #8
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}

080075fa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80075fa:	b580      	push	{r7, lr}
 80075fc:	b082      	sub	sp, #8
 80075fe:	af00      	add	r7, sp, #0
 8007600:	6078      	str	r0, [r7, #4]
 8007602:	460b      	mov	r3, r1
 8007604:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800760c:	78fa      	ldrb	r2, [r7, #3]
 800760e:	6879      	ldr	r1, [r7, #4]
 8007610:	4613      	mov	r3, r2
 8007612:	009b      	lsls	r3, r3, #2
 8007614:	4413      	add	r3, r2
 8007616:	00db      	lsls	r3, r3, #3
 8007618:	440b      	add	r3, r1
 800761a:	333c      	adds	r3, #60	; 0x3c
 800761c:	681a      	ldr	r2, [r3, #0]
 800761e:	78fb      	ldrb	r3, [r7, #3]
 8007620:	4619      	mov	r1, r3
 8007622:	f7fe fe58 	bl	80062d6 <USBD_LL_DataInStage>
}
 8007626:	bf00      	nop
 8007628:	3708      	adds	r7, #8
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}

0800762e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800762e:	b580      	push	{r7, lr}
 8007630:	b082      	sub	sp, #8
 8007632:	af00      	add	r7, sp, #0
 8007634:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800763c:	4618      	mov	r0, r3
 800763e:	f7fe ff68 	bl	8006512 <USBD_LL_SOF>
}
 8007642:	bf00      	nop
 8007644:	3708      	adds	r7, #8
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}

0800764a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 800764a:	b580      	push	{r7, lr}
 800764c:	b084      	sub	sp, #16
 800764e:	af00      	add	r7, sp, #0
 8007650:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007652:	2301      	movs	r3, #1
 8007654:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	2b02      	cmp	r3, #2
 800765c:	d001      	beq.n	8007662 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800765e:	f7f8 ff01 	bl	8000464 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8007668:	7bfa      	ldrb	r2, [r7, #15]
 800766a:	4611      	mov	r1, r2
 800766c:	4618      	mov	r0, r3
 800766e:	f7fe ff18 	bl	80064a2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8007678:	4618      	mov	r0, r3
 800767a:	f7fe fed1 	bl	8006420 <USBD_LL_Reset>
}
 800767e:	bf00      	nop
 8007680:	3710      	adds	r7, #16
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}
	...

08007688 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b082      	sub	sp, #8
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8007696:	4618      	mov	r0, r3
 8007698:	f7fe ff12 	bl	80064c0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	699b      	ldr	r3, [r3, #24]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d005      	beq.n	80076b0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80076a4:	4b04      	ldr	r3, [pc, #16]	; (80076b8 <HAL_PCD_SuspendCallback+0x30>)
 80076a6:	691b      	ldr	r3, [r3, #16]
 80076a8:	4a03      	ldr	r2, [pc, #12]	; (80076b8 <HAL_PCD_SuspendCallback+0x30>)
 80076aa:	f043 0306 	orr.w	r3, r3, #6
 80076ae:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80076b0:	bf00      	nop
 80076b2:	3708      	adds	r7, #8
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}
 80076b8:	e000ed00 	.word	0xe000ed00

080076bc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b082      	sub	sp, #8
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80076ca:	4618      	mov	r0, r3
 80076cc:	f7fe ff0c 	bl	80064e8 <USBD_LL_Resume>
}
 80076d0:	bf00      	nop
 80076d2:	3708      	adds	r7, #8
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b082      	sub	sp, #8
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80076e0:	4a28      	ldr	r2, [pc, #160]	; (8007784 <USBD_LL_Init+0xac>)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	4a26      	ldr	r2, [pc, #152]	; (8007784 <USBD_LL_Init+0xac>)
 80076ec:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 80076f0:	4b24      	ldr	r3, [pc, #144]	; (8007784 <USBD_LL_Init+0xac>)
 80076f2:	4a25      	ldr	r2, [pc, #148]	; (8007788 <USBD_LL_Init+0xb0>)
 80076f4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80076f6:	4b23      	ldr	r3, [pc, #140]	; (8007784 <USBD_LL_Init+0xac>)
 80076f8:	2208      	movs	r2, #8
 80076fa:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80076fc:	4b21      	ldr	r3, [pc, #132]	; (8007784 <USBD_LL_Init+0xac>)
 80076fe:	2202      	movs	r2, #2
 8007700:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007702:	4b20      	ldr	r3, [pc, #128]	; (8007784 <USBD_LL_Init+0xac>)
 8007704:	2200      	movs	r2, #0
 8007706:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8007708:	4b1e      	ldr	r3, [pc, #120]	; (8007784 <USBD_LL_Init+0xac>)
 800770a:	2200      	movs	r2, #0
 800770c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800770e:	4b1d      	ldr	r3, [pc, #116]	; (8007784 <USBD_LL_Init+0xac>)
 8007710:	2200      	movs	r2, #0
 8007712:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8007714:	481b      	ldr	r0, [pc, #108]	; (8007784 <USBD_LL_Init+0xac>)
 8007716:	f7fa f8ed 	bl	80018f4 <HAL_PCD_Init>
 800771a:	4603      	mov	r3, r0
 800771c:	2b00      	cmp	r3, #0
 800771e:	d001      	beq.n	8007724 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8007720:	f7f8 fea0 	bl	8000464 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800772a:	2318      	movs	r3, #24
 800772c:	2200      	movs	r2, #0
 800772e:	2100      	movs	r1, #0
 8007730:	f7fb fc21 	bl	8002f76 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800773a:	2358      	movs	r3, #88	; 0x58
 800773c:	2200      	movs	r2, #0
 800773e:	2180      	movs	r1, #128	; 0x80
 8007740:	f7fb fc19 	bl	8002f76 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800774a:	23c0      	movs	r3, #192	; 0xc0
 800774c:	2200      	movs	r2, #0
 800774e:	2181      	movs	r1, #129	; 0x81
 8007750:	f7fb fc11 	bl	8002f76 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800775a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800775e:	2200      	movs	r2, #0
 8007760:	2101      	movs	r1, #1
 8007762:	f7fb fc08 	bl	8002f76 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800776c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007770:	2200      	movs	r2, #0
 8007772:	2182      	movs	r1, #130	; 0x82
 8007774:	f7fb fbff 	bl	8002f76 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8007778:	2300      	movs	r3, #0
}
 800777a:	4618      	mov	r0, r3
 800777c:	3708      	adds	r7, #8
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}
 8007782:	bf00      	nop
 8007784:	20002740 	.word	0x20002740
 8007788:	40005c00 	.word	0x40005c00

0800778c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b084      	sub	sp, #16
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007794:	2300      	movs	r3, #0
 8007796:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007798:	2300      	movs	r3, #0
 800779a:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80077a2:	4618      	mov	r0, r3
 80077a4:	f7fa f9b1 	bl	8001b0a <HAL_PCD_Start>
 80077a8:	4603      	mov	r3, r0
 80077aa:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 80077ac:	7bfb      	ldrb	r3, [r7, #15]
 80077ae:	4618      	mov	r0, r3
 80077b0:	f000 f94e 	bl	8007a50 <USBD_Get_USB_Status>
 80077b4:	4603      	mov	r3, r0
 80077b6:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80077b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3710      	adds	r7, #16
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}

080077c2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80077c2:	b580      	push	{r7, lr}
 80077c4:	b084      	sub	sp, #16
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	6078      	str	r0, [r7, #4]
 80077ca:	4608      	mov	r0, r1
 80077cc:	4611      	mov	r1, r2
 80077ce:	461a      	mov	r2, r3
 80077d0:	4603      	mov	r3, r0
 80077d2:	70fb      	strb	r3, [r7, #3]
 80077d4:	460b      	mov	r3, r1
 80077d6:	70bb      	strb	r3, [r7, #2]
 80077d8:	4613      	mov	r3, r2
 80077da:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077dc:	2300      	movs	r3, #0
 80077de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80077e0:	2300      	movs	r3, #0
 80077e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80077ea:	78bb      	ldrb	r3, [r7, #2]
 80077ec:	883a      	ldrh	r2, [r7, #0]
 80077ee:	78f9      	ldrb	r1, [r7, #3]
 80077f0:	f7fa fb2b 	bl	8001e4a <HAL_PCD_EP_Open>
 80077f4:	4603      	mov	r3, r0
 80077f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80077f8:	7bfb      	ldrb	r3, [r7, #15]
 80077fa:	4618      	mov	r0, r3
 80077fc:	f000 f928 	bl	8007a50 <USBD_Get_USB_Status>
 8007800:	4603      	mov	r3, r0
 8007802:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8007804:	7bbb      	ldrb	r3, [r7, #14]
}
 8007806:	4618      	mov	r0, r3
 8007808:	3710      	adds	r7, #16
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}

0800780e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800780e:	b580      	push	{r7, lr}
 8007810:	b084      	sub	sp, #16
 8007812:	af00      	add	r7, sp, #0
 8007814:	6078      	str	r0, [r7, #4]
 8007816:	460b      	mov	r3, r1
 8007818:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800781a:	2300      	movs	r3, #0
 800781c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800781e:	2300      	movs	r3, #0
 8007820:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007828:	78fa      	ldrb	r2, [r7, #3]
 800782a:	4611      	mov	r1, r2
 800782c:	4618      	mov	r0, r3
 800782e:	f7fa fb72 	bl	8001f16 <HAL_PCD_EP_Close>
 8007832:	4603      	mov	r3, r0
 8007834:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007836:	7bfb      	ldrb	r3, [r7, #15]
 8007838:	4618      	mov	r0, r3
 800783a:	f000 f909 	bl	8007a50 <USBD_Get_USB_Status>
 800783e:	4603      	mov	r3, r0
 8007840:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 8007842:	7bbb      	ldrb	r3, [r7, #14]
}
 8007844:	4618      	mov	r0, r3
 8007846:	3710      	adds	r7, #16
 8007848:	46bd      	mov	sp, r7
 800784a:	bd80      	pop	{r7, pc}

0800784c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b084      	sub	sp, #16
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
 8007854:	460b      	mov	r3, r1
 8007856:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007858:	2300      	movs	r3, #0
 800785a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800785c:	2300      	movs	r3, #0
 800785e:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007866:	78fa      	ldrb	r2, [r7, #3]
 8007868:	4611      	mov	r1, r2
 800786a:	4618      	mov	r0, r3
 800786c:	f7fa fc32 	bl	80020d4 <HAL_PCD_EP_SetStall>
 8007870:	4603      	mov	r3, r0
 8007872:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007874:	7bfb      	ldrb	r3, [r7, #15]
 8007876:	4618      	mov	r0, r3
 8007878:	f000 f8ea 	bl	8007a50 <USBD_Get_USB_Status>
 800787c:	4603      	mov	r3, r0
 800787e:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8007880:	7bbb      	ldrb	r3, [r7, #14]
}
 8007882:	4618      	mov	r0, r3
 8007884:	3710      	adds	r7, #16
 8007886:	46bd      	mov	sp, r7
 8007888:	bd80      	pop	{r7, pc}

0800788a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800788a:	b580      	push	{r7, lr}
 800788c:	b084      	sub	sp, #16
 800788e:	af00      	add	r7, sp, #0
 8007890:	6078      	str	r0, [r7, #4]
 8007892:	460b      	mov	r3, r1
 8007894:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007896:	2300      	movs	r3, #0
 8007898:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800789a:	2300      	movs	r3, #0
 800789c:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80078a4:	78fa      	ldrb	r2, [r7, #3]
 80078a6:	4611      	mov	r1, r2
 80078a8:	4618      	mov	r0, r3
 80078aa:	f7fa fc73 	bl	8002194 <HAL_PCD_EP_ClrStall>
 80078ae:	4603      	mov	r3, r0
 80078b0:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 80078b2:	7bfb      	ldrb	r3, [r7, #15]
 80078b4:	4618      	mov	r0, r3
 80078b6:	f000 f8cb 	bl	8007a50 <USBD_Get_USB_Status>
 80078ba:	4603      	mov	r3, r0
 80078bc:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 80078be:	7bbb      	ldrb	r3, [r7, #14]
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3710      	adds	r7, #16
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}

080078c8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b085      	sub	sp, #20
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	460b      	mov	r3, r1
 80078d2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80078da:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 80078dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	da0c      	bge.n	80078fe <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80078e4:	78fb      	ldrb	r3, [r7, #3]
 80078e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80078ea:	68f9      	ldr	r1, [r7, #12]
 80078ec:	1c5a      	adds	r2, r3, #1
 80078ee:	4613      	mov	r3, r2
 80078f0:	009b      	lsls	r3, r3, #2
 80078f2:	4413      	add	r3, r2
 80078f4:	00db      	lsls	r3, r3, #3
 80078f6:	440b      	add	r3, r1
 80078f8:	3302      	adds	r3, #2
 80078fa:	781b      	ldrb	r3, [r3, #0]
 80078fc:	e00b      	b.n	8007916 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 80078fe:	78fb      	ldrb	r3, [r7, #3]
 8007900:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007904:	68f9      	ldr	r1, [r7, #12]
 8007906:	4613      	mov	r3, r2
 8007908:	009b      	lsls	r3, r3, #2
 800790a:	4413      	add	r3, r2
 800790c:	00db      	lsls	r3, r3, #3
 800790e:	440b      	add	r3, r1
 8007910:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8007914:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007916:	4618      	mov	r0, r3
 8007918:	3714      	adds	r7, #20
 800791a:	46bd      	mov	sp, r7
 800791c:	bc80      	pop	{r7}
 800791e:	4770      	bx	lr

08007920 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b084      	sub	sp, #16
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
 8007928:	460b      	mov	r3, r1
 800792a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800792c:	2300      	movs	r3, #0
 800792e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007930:	2300      	movs	r3, #0
 8007932:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800793a:	78fa      	ldrb	r2, [r7, #3]
 800793c:	4611      	mov	r1, r2
 800793e:	4618      	mov	r0, r3
 8007940:	f7fa fa5e 	bl	8001e00 <HAL_PCD_SetAddress>
 8007944:	4603      	mov	r3, r0
 8007946:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007948:	7bfb      	ldrb	r3, [r7, #15]
 800794a:	4618      	mov	r0, r3
 800794c:	f000 f880 	bl	8007a50 <USBD_Get_USB_Status>
 8007950:	4603      	mov	r3, r0
 8007952:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8007954:	7bbb      	ldrb	r3, [r7, #14]
}
 8007956:	4618      	mov	r0, r3
 8007958:	3710      	adds	r7, #16
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}

0800795e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800795e:	b580      	push	{r7, lr}
 8007960:	b086      	sub	sp, #24
 8007962:	af00      	add	r7, sp, #0
 8007964:	60f8      	str	r0, [r7, #12]
 8007966:	607a      	str	r2, [r7, #4]
 8007968:	461a      	mov	r2, r3
 800796a:	460b      	mov	r3, r1
 800796c:	72fb      	strb	r3, [r7, #11]
 800796e:	4613      	mov	r3, r2
 8007970:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007972:	2300      	movs	r3, #0
 8007974:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007976:	2300      	movs	r3, #0
 8007978:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007980:	893b      	ldrh	r3, [r7, #8]
 8007982:	7af9      	ldrb	r1, [r7, #11]
 8007984:	687a      	ldr	r2, [r7, #4]
 8007986:	f7fa fb62 	bl	800204e <HAL_PCD_EP_Transmit>
 800798a:	4603      	mov	r3, r0
 800798c:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800798e:	7dfb      	ldrb	r3, [r7, #23]
 8007990:	4618      	mov	r0, r3
 8007992:	f000 f85d 	bl	8007a50 <USBD_Get_USB_Status>
 8007996:	4603      	mov	r3, r0
 8007998:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 800799a:	7dbb      	ldrb	r3, [r7, #22]
}
 800799c:	4618      	mov	r0, r3
 800799e:	3718      	adds	r7, #24
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}

080079a4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b086      	sub	sp, #24
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	60f8      	str	r0, [r7, #12]
 80079ac:	607a      	str	r2, [r7, #4]
 80079ae:	461a      	mov	r2, r3
 80079b0:	460b      	mov	r3, r1
 80079b2:	72fb      	strb	r3, [r7, #11]
 80079b4:	4613      	mov	r3, r2
 80079b6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80079b8:	2300      	movs	r3, #0
 80079ba:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80079bc:	2300      	movs	r3, #0
 80079be:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80079c6:	893b      	ldrh	r3, [r7, #8]
 80079c8:	7af9      	ldrb	r1, [r7, #11]
 80079ca:	687a      	ldr	r2, [r7, #4]
 80079cc:	f7fa faeb 	bl	8001fa6 <HAL_PCD_EP_Receive>
 80079d0:	4603      	mov	r3, r0
 80079d2:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 80079d4:	7dfb      	ldrb	r3, [r7, #23]
 80079d6:	4618      	mov	r0, r3
 80079d8:	f000 f83a 	bl	8007a50 <USBD_Get_USB_Status>
 80079dc:	4603      	mov	r3, r0
 80079de:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 80079e0:	7dbb      	ldrb	r3, [r7, #22]
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3718      	adds	r7, #24
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}

080079ea <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80079ea:	b580      	push	{r7, lr}
 80079ec:	b082      	sub	sp, #8
 80079ee:	af00      	add	r7, sp, #0
 80079f0:	6078      	str	r0, [r7, #4]
 80079f2:	460b      	mov	r3, r1
 80079f4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80079fc:	78fa      	ldrb	r2, [r7, #3]
 80079fe:	4611      	mov	r1, r2
 8007a00:	4618      	mov	r0, r3
 8007a02:	f7fa fb0d 	bl	8002020 <HAL_PCD_EP_GetRxCount>
 8007a06:	4603      	mov	r3, r0
}
 8007a08:	4618      	mov	r0, r3
 8007a0a:	3708      	adds	r7, #8
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	bd80      	pop	{r7, pc}

08007a10 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b083      	sub	sp, #12
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007a18:	4b02      	ldr	r3, [pc, #8]	; (8007a24 <USBD_static_malloc+0x14>)
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	370c      	adds	r7, #12
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bc80      	pop	{r7}
 8007a22:	4770      	bx	lr
 8007a24:	2000019c 	.word	0x2000019c

08007a28 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b083      	sub	sp, #12
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]

}
 8007a30:	bf00      	nop
 8007a32:	370c      	adds	r7, #12
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bc80      	pop	{r7}
 8007a38:	4770      	bx	lr

08007a3a <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a3a:	b480      	push	{r7}
 8007a3c:	b083      	sub	sp, #12
 8007a3e:	af00      	add	r7, sp, #0
 8007a40:	6078      	str	r0, [r7, #4]
 8007a42:	460b      	mov	r3, r1
 8007a44:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8007a46:	bf00      	nop
 8007a48:	370c      	adds	r7, #12
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bc80      	pop	{r7}
 8007a4e:	4770      	bx	lr

08007a50 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b085      	sub	sp, #20
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	4603      	mov	r3, r0
 8007a58:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007a5e:	79fb      	ldrb	r3, [r7, #7]
 8007a60:	2b03      	cmp	r3, #3
 8007a62:	d817      	bhi.n	8007a94 <USBD_Get_USB_Status+0x44>
 8007a64:	a201      	add	r2, pc, #4	; (adr r2, 8007a6c <USBD_Get_USB_Status+0x1c>)
 8007a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a6a:	bf00      	nop
 8007a6c:	08007a7d 	.word	0x08007a7d
 8007a70:	08007a83 	.word	0x08007a83
 8007a74:	08007a89 	.word	0x08007a89
 8007a78:	08007a8f 	.word	0x08007a8f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	73fb      	strb	r3, [r7, #15]
    break;
 8007a80:	e00b      	b.n	8007a9a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007a82:	2302      	movs	r3, #2
 8007a84:	73fb      	strb	r3, [r7, #15]
    break;
 8007a86:	e008      	b.n	8007a9a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007a88:	2301      	movs	r3, #1
 8007a8a:	73fb      	strb	r3, [r7, #15]
    break;
 8007a8c:	e005      	b.n	8007a9a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007a8e:	2302      	movs	r3, #2
 8007a90:	73fb      	strb	r3, [r7, #15]
    break;
 8007a92:	e002      	b.n	8007a9a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8007a94:	2302      	movs	r3, #2
 8007a96:	73fb      	strb	r3, [r7, #15]
    break;
 8007a98:	bf00      	nop
  }
  return usb_status;
 8007a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3714      	adds	r7, #20
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bc80      	pop	{r7}
 8007aa4:	4770      	bx	lr
 8007aa6:	bf00      	nop

08007aa8 <__libc_init_array>:
 8007aa8:	b570      	push	{r4, r5, r6, lr}
 8007aaa:	2500      	movs	r5, #0
 8007aac:	4e0c      	ldr	r6, [pc, #48]	; (8007ae0 <__libc_init_array+0x38>)
 8007aae:	4c0d      	ldr	r4, [pc, #52]	; (8007ae4 <__libc_init_array+0x3c>)
 8007ab0:	1ba4      	subs	r4, r4, r6
 8007ab2:	10a4      	asrs	r4, r4, #2
 8007ab4:	42a5      	cmp	r5, r4
 8007ab6:	d109      	bne.n	8007acc <__libc_init_array+0x24>
 8007ab8:	f000 f82e 	bl	8007b18 <_init>
 8007abc:	2500      	movs	r5, #0
 8007abe:	4e0a      	ldr	r6, [pc, #40]	; (8007ae8 <__libc_init_array+0x40>)
 8007ac0:	4c0a      	ldr	r4, [pc, #40]	; (8007aec <__libc_init_array+0x44>)
 8007ac2:	1ba4      	subs	r4, r4, r6
 8007ac4:	10a4      	asrs	r4, r4, #2
 8007ac6:	42a5      	cmp	r5, r4
 8007ac8:	d105      	bne.n	8007ad6 <__libc_init_array+0x2e>
 8007aca:	bd70      	pop	{r4, r5, r6, pc}
 8007acc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007ad0:	4798      	blx	r3
 8007ad2:	3501      	adds	r5, #1
 8007ad4:	e7ee      	b.n	8007ab4 <__libc_init_array+0xc>
 8007ad6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007ada:	4798      	blx	r3
 8007adc:	3501      	adds	r5, #1
 8007ade:	e7f2      	b.n	8007ac6 <__libc_init_array+0x1e>
 8007ae0:	08007b9c 	.word	0x08007b9c
 8007ae4:	08007b9c 	.word	0x08007b9c
 8007ae8:	08007b9c 	.word	0x08007b9c
 8007aec:	08007ba0 	.word	0x08007ba0

08007af0 <memcpy>:
 8007af0:	b510      	push	{r4, lr}
 8007af2:	1e43      	subs	r3, r0, #1
 8007af4:	440a      	add	r2, r1
 8007af6:	4291      	cmp	r1, r2
 8007af8:	d100      	bne.n	8007afc <memcpy+0xc>
 8007afa:	bd10      	pop	{r4, pc}
 8007afc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b04:	e7f7      	b.n	8007af6 <memcpy+0x6>

08007b06 <memset>:
 8007b06:	4603      	mov	r3, r0
 8007b08:	4402      	add	r2, r0
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d100      	bne.n	8007b10 <memset+0xa>
 8007b0e:	4770      	bx	lr
 8007b10:	f803 1b01 	strb.w	r1, [r3], #1
 8007b14:	e7f9      	b.n	8007b0a <memset+0x4>
	...

08007b18 <_init>:
 8007b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b1a:	bf00      	nop
 8007b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b1e:	bc08      	pop	{r3}
 8007b20:	469e      	mov	lr, r3
 8007b22:	4770      	bx	lr

08007b24 <_fini>:
 8007b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b26:	bf00      	nop
 8007b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b2a:	bc08      	pop	{r3}
 8007b2c:	469e      	mov	lr, r3
 8007b2e:	4770      	bx	lr
