#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000275acbeb390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000275acbd7950 .scope package, "amber48_pkg" "amber48_pkg" 3 1;
 .timescale 0 0;
P_00000275acbea330 .param/l "BAU_BYTES" 1 3 8, C4<00000000000000000000000000001000>;
P_00000275acbea368 .param/l "DMEM_DEPTH" 1 3 7, C4<00000000000000000000000100000000>;
P_00000275acbea3a0 .param/l "IMEM_DEPTH" 1 3 6, C4<00000000000000000000000100000000>;
P_00000275acbea3d8 .param/l "REG_ADDR_WIDTH" 1 3 5, C4<00000000000000000000000000000100>;
P_00000275acbea410 .param/l "REG_COUNT" 1 3 4, C4<00000000000000000000000000010000>;
P_00000275acbea448 .param/l "XLEN" 1 3 3, C4<00000000000000000000000000110000>;
enum00000275acb15370 .enum4 (4)
   "ALU_ADD" 4'b0000,
   "ALU_SUB" 4'b0001,
   "ALU_AND" 4'b0010,
   "ALU_OR" 4'b0011,
   "ALU_XOR" 4'b0100,
   "ALU_LSL" 4'b0101,
   "ALU_LSR" 4'b0110,
   "ALU_PASS" 4'b0111
 ;
enum00000275acb8e130 .enum4 (4)
   "BR_NONE" 4'b0000,
   "BR_UNCOND" 4'b0001,
   "BR_EQ" 4'b0010,
   "BR_NE" 4'b0011,
   "BR_LT_U" 4'b0100,
   "BR_LT_S" 4'b0101,
   "BR_GT_U" 4'b0110,
   "BR_GT_S" 4'b0111,
   "BR_ZERO" 4'b1000,
   "BR_NOT_ZERO" 4'b1001
 ;
enum00000275acb8e1d0 .enum4 (3)
   "TRAP_NONE" 3'b000,
   "TRAP_ILLEGAL" 3'b001,
   "TRAP_DATA_FAULT" 3'b010
 ;
S_00000275acbea490 .scope module, "amber48_core_smoke_tb" "amber48_core_smoke_tb" 4 7;
 .timescale -9 -12;
P_00000275acbef9f0 .param/l "EXPECTED_TRAP_VAL" 1 4 11, +C4<00000000000000000000000000000001>;
P_00000275acbefa28 .param/l "MAX_CYCLES_VAL" 1 4 12, +C4<00000000010011000100101101000000>;
P_00000275acbefa60 .param/str "TEST_NAME" 1 4 10, "smoke";
v00000275acc4f2f0_0 .var "actual_trap", 2 0;
v00000275acc4edf0_0 .var "clk", 0 0;
v00000275acc4e530_0 .var "clk_en", 0 0;
v00000275acc4f1b0_0 .var/i "cycle_count", 31 0;
v00000275acc4e0d0_0 .net "dmem_addr", 47 0, L_00000275acc55270;  1 drivers
v00000275acc4f430_0 .net "dmem_rdata", 47 0, v00000275acc4bf10_0;  1 drivers
v00000275acc4e7b0_0 .net "dmem_ready", 0 0, v00000275acc4c050_0;  1 drivers
v00000275acc4f4d0_0 .net "dmem_req", 0 0, L_00000275acbe8e60;  1 drivers
v00000275acc4f570_0 .net "dmem_trap", 0 0, v00000275acc4c410_0;  1 drivers
v00000275acc4fcf0_0 .net "dmem_wdata", 47 0, L_00000275acc55770;  1 drivers
v00000275acc4e850_0 .net "dmem_we", 0 0, L_00000275acc54cd0;  1 drivers
v00000275acc4f610_0 .var "expected_trap_e", 2 0;
v00000275acc4ee90_0 .net "imem_addr", 47 0, v00000275acc4af70_0;  1 drivers
v00000275acc4f6b0_0 .net "imem_data", 47 0, L_00000275acbe9330;  1 drivers
v00000275acc4e990_0 .net "imem_valid", 0 0, v00000275acc4efd0_0;  1 drivers
v00000275acc4f750_0 .net "led_bus", 7 0, v00000275acc4b1f0_0;  1 drivers
v00000275acc4e8f0_0 .net "retired", 0 0, L_00000275acbe9800;  1 drivers
v00000275acc4eb70_0 .var "rst_ni", 0 0;
v00000275acc4ecb0_0 .var "store0_seen", 0 0;
v00000275acc4ec10_0 .net "trap", 0 0, L_00000275acbe8840;  1 drivers
v00000275acc4df90_0 .net "trap_cause", 2 0, L_00000275acc53fb0;  1 drivers
v00000275acc4e030_0 .var "trap_seen", 0 0;
v00000275acc4e2b0_0 .var/i "uart_count", 31 0;
v00000275acc4e170_0 .var/i "uart_index", 31 0;
v00000275acc4f930_0 .net "uart_tx", 0 0, v00000275acc4def0_0;  1 drivers
v00000275acc4e5d0_0 .net "uart_tx_data", 7 0, v00000275acc4caf0_0;  1 drivers
v00000275acc4e210_0 .net "uart_tx_ready", 0 0, L_00000275acc55130;  1 drivers
v00000275acc4e670_0 .net "uart_tx_valid", 0 0, v00000275acc4c7d0_0;  1 drivers
E_00000275acbcc560 .event posedge, v00000275acbc3780_0;
E_00000275acbce2a0 .event anyedge, v00000275acbc4400_0;
S_00000275acb8c9d0 .scope function.str, "trap_to_string" "trap_to_string" 4 48, 4 48 0, S_00000275acbea490;
 .timescale -9 -12;
v00000275acbc3f00_0 .var "trap", 2 0;
; Variable trap_to_string is string return value of scope S_00000275acb8c9d0
TD_amber48_core_smoke_tb.trap_to_string ;
    %load/vec4 v00000275acbc3f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %vpi_func/s 4 53 "$sformatf", "UNKNOWN_%0d", v00000275acbc3f00_0 {0 0 0};
    %ret/str 0; Assign to trap_to_string
    %jmp T_0.4;
T_0.0 ;
    %pushi/str "TRAP_NONE";
    %ret/str 0; Assign to trap_to_string
    %jmp T_0.4;
T_0.1 ;
    %pushi/str "TRAP_ILLEGAL";
    %ret/str 0; Assign to trap_to_string
    %jmp T_0.4;
T_0.2 ;
    %pushi/str "TRAP_DATA_FAULT";
    %ret/str 0; Assign to trap_to_string
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %end;
S_00000275acb8cb60 .scope module, "u_core" "amber48_core" 4 57, 5 1 0, S_00000275acbea490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_ni";
    .port_info 2 /INPUT 1 "clk_en_i";
    .port_info 3 /OUTPUT 48 "imem_addr_o";
    .port_info 4 /INPUT 48 "imem_data_i";
    .port_info 5 /INPUT 1 "imem_valid_i";
    .port_info 6 /OUTPUT 1 "trap_o";
    .port_info 7 /OUTPUT 3 "trap_cause_o";
    .port_info 8 /OUTPUT 1 "retired_o";
    .port_info 9 /OUTPUT 1 "dmem_req_o";
    .port_info 10 /OUTPUT 1 "dmem_we_o";
    .port_info 11 /OUTPUT 48 "dmem_addr_o";
    .port_info 12 /OUTPUT 48 "dmem_wdata_o";
    .port_info 13 /INPUT 48 "dmem_rdata_i";
    .port_info 14 /INPUT 1 "dmem_ready_i";
    .port_info 15 /INPUT 1 "dmem_trap_i";
P_00000275aca89260 .param/l "PC_INCREMENT" 1 5 23, C4<000000000000000000000000000000000000000000001000>;
P_00000275aca89298 .param/l "REG_ZERO" 1 5 24, C4<0000>;
L_00000275acbe9250 .functor AND 1, L_00000275acc4ea30, L_00000275acc4fa70, C4<1>, C4<1>;
L_00000275acbe8920 .functor OR 1, L_00000275acc4ef30, L_00000275acc4f070, C4<0>, C4<0>;
L_00000275acbe99c0 .functor AND 1, L_00000275acbe9250, L_00000275acbe8920, C4<1>, C4<1>;
L_00000275acbe8370 .functor AND 1, L_00000275acbe99c0, L_00000275acc4fb10, C4<1>, C4<1>;
L_00000275acbe8d80 .functor AND 1, L_00000275acc556d0, L_00000275acc54f50, C4<1>, C4<1>;
L_00000275acbe8760 .functor OR 1, L_00000275acc55310, L_00000275acc54d70, C4<0>, C4<0>;
L_00000275acbe8e60 .functor AND 1, L_00000275acbe8d80, L_00000275acbe8760, C4<1>, C4<1>;
L_00000275acbe8ed0 .functor AND 1, L_00000275acc53f10, L_00000275acc559f0, C4<1>, C4<1>;
L_00000275acbe95d0 .functor AND 1, L_00000275acbe8ed0, L_00000275acc55630, C4<1>, C4<1>;
L_00000275acbe9db0 .functor OR 1, L_00000275acc55d10, v00000275acc4c050_0, C4<0>, C4<0>;
L_00000275acbe9170 .functor AND 1, L_00000275acbe95d0, L_00000275acbe9db0, C4<1>, C4<1>;
L_00000275acbe9e90 .functor AND 1, L_00000275acc54c30, L_00000275acc54730, C4<1>, C4<1>;
L_00000275acbe9870 .functor AND 1, L_00000275acbe9e90, L_00000275acc55450, C4<1>, C4<1>;
L_00000275acbe8b50 .functor AND 1, L_00000275acbe9870, v00000275acc4c050_0, C4<1>, C4<1>;
L_00000275acbe8840 .functor AND 1, L_00000275acc55590, L_00000275acc545f0, C4<1>, C4<1>;
L_00000275acbe9800 .functor OR 1, L_00000275acbe9170, L_00000275acbe8b50, C4<0>, C4<0>;
v00000275acbc3be0_0 .net *"_ivl_1", 0 0, L_00000275acc4ea30;  1 drivers
v00000275acbc3dc0_0 .net *"_ivl_11", 0 0, L_00000275acc4f070;  1 drivers
v00000275acbc3e60_0 .net *"_ivl_13", 0 0, L_00000275acbe8920;  1 drivers
v00000275acc49dc0_0 .net *"_ivl_17", 0 0, L_00000275acc4fb10;  1 drivers
v00000275acc4a860_0 .net *"_ivl_23", 0 0, L_00000275acc556d0;  1 drivers
v00000275acc495a0_0 .net *"_ivl_25", 0 0, L_00000275acc54370;  1 drivers
v00000275acc4acc0_0 .net *"_ivl_27", 0 0, L_00000275acc54f50;  1 drivers
v00000275acc4ac20_0 .net *"_ivl_29", 0 0, L_00000275acbe8d80;  1 drivers
v00000275acc4aae0_0 .net *"_ivl_3", 0 0, L_00000275acc4f9d0;  1 drivers
v00000275acc49f00_0 .net *"_ivl_31", 0 0, L_00000275acc55310;  1 drivers
v00000275acc4a2c0_0 .net *"_ivl_33", 0 0, L_00000275acc54d70;  1 drivers
v00000275acc4a4a0_0 .net *"_ivl_35", 0 0, L_00000275acbe8760;  1 drivers
v00000275acc49500_0 .net *"_ivl_45", 0 0, L_00000275acc55950;  1 drivers
v00000275acc4a900_0 .net *"_ivl_47", 47 0, L_00000275acc553b0;  1 drivers
v00000275acc498c0_0 .net *"_ivl_5", 0 0, L_00000275acc4fa70;  1 drivers
v00000275acc49960_0 .net *"_ivl_51", 0 0, L_00000275acc53f10;  1 drivers
v00000275acc49e60_0 .net *"_ivl_53", 0 0, L_00000275acc559f0;  1 drivers
v00000275acc48ec0_0 .net *"_ivl_55", 0 0, L_00000275acbe8ed0;  1 drivers
v00000275acc491e0_0 .net *"_ivl_57", 0 0, L_00000275acc55810;  1 drivers
v00000275acc49fa0_0 .net *"_ivl_59", 0 0, L_00000275acc55630;  1 drivers
v00000275acc49640_0 .net *"_ivl_61", 0 0, L_00000275acbe95d0;  1 drivers
v00000275acc49a00_0 .net *"_ivl_63", 0 0, L_00000275acc54230;  1 drivers
v00000275acc49000_0 .net *"_ivl_65", 0 0, L_00000275acc55d10;  1 drivers
v00000275acc4a040_0 .net *"_ivl_67", 0 0, L_00000275acbe9db0;  1 drivers
v00000275acc49aa0_0 .net *"_ivl_7", 0 0, L_00000275acbe9250;  1 drivers
v00000275acc4a0e0_0 .net *"_ivl_71", 0 0, L_00000275acc54c30;  1 drivers
v00000275acc48f60_0 .net *"_ivl_73", 0 0, L_00000275acc54730;  1 drivers
v00000275acc4a180_0 .net *"_ivl_75", 0 0, L_00000275acbe9e90;  1 drivers
v00000275acc4a5e0_0 .net *"_ivl_77", 0 0, L_00000275acc55a90;  1 drivers
v00000275acc4a540_0 .net *"_ivl_79", 0 0, L_00000275acc55450;  1 drivers
v00000275acc4ad60_0 .net *"_ivl_81", 0 0, L_00000275acbe9870;  1 drivers
v00000275acc4a9a0_0 .net *"_ivl_85", 0 0, L_00000275acc55590;  1 drivers
v00000275acc49b40_0 .net *"_ivl_87", 0 0, L_00000275acc545f0;  1 drivers
v00000275acc4a680_0 .net *"_ivl_9", 0 0, L_00000275acc4ef30;  1 drivers
v00000275acc49be0_0 .net "clk_en_i", 0 0, v00000275acc4e530_0;  1 drivers
v00000275acc4a400_0 .net "clk_i", 0 0, v00000275acc4edf0_0;  1 drivers
v00000275acc4a220_0 .net "dmem_addr_o", 47 0, L_00000275acc55270;  alias, 1 drivers
v00000275acc4a720_0 .net "dmem_rdata_i", 47 0, v00000275acc4bf10_0;  alias, 1 drivers
v00000275acc490a0_0 .net "dmem_ready_i", 0 0, v00000275acc4c050_0;  alias, 1 drivers
v00000275acc4a360_0 .net "dmem_req_o", 0 0, L_00000275acbe8e60;  alias, 1 drivers
v00000275acc49140_0 .net "dmem_trap_i", 0 0, v00000275acc4c410_0;  alias, 1 drivers
v00000275acc4a7c0_0 .net "dmem_wdata_o", 47 0, L_00000275acc55770;  alias, 1 drivers
v00000275acc4aa40_0 .net "dmem_we_o", 0 0, L_00000275acc54cd0;  alias, 1 drivers
v00000275acc49c80_0 .var "ex_stage_next", 260 0;
v00000275acc49280_0 .var "ex_stage_q", 260 0;
v00000275acc49320_0 .var "ex_stage_result", 156 0;
v00000275acc4ab80_0 .net "ex_stage_result_raw", 156 0, L_00000275acbe9100;  1 drivers
v00000275acc493c0_0 .net "id_stage_from_decoder", 123 0, L_00000275acbe9720;  1 drivers
v00000275acc49460_0 .var "id_stage_next", 123 0;
v00000275acc496e0_0 .var "id_stage_q", 123 0;
v00000275acc49780_0 .var "if_stage_next", 96 0;
v00000275acc49820_0 .var "if_stage_q", 96 0;
v00000275acc49d20_0 .net "imem_addr_o", 47 0, v00000275acc4af70_0;  alias, 1 drivers
v00000275acc4cd70_0 .net "imem_data_i", 47 0, L_00000275acbe9330;  alias, 1 drivers
v00000275acc4b3d0_0 .net "imem_valid_i", 0 0, v00000275acc4efd0_0;  alias, 1 drivers
v00000275acc4b650_0 .net "mem_request_pending", 0 0, L_00000275acbe99c0;  1 drivers
v00000275acc4aed0_0 .var "pc_next", 47 0;
v00000275acc4af70_0 .var "pc_q", 47 0;
v00000275acc4b6f0_0 .net "pipeline_stall", 0 0, L_00000275acbe8370;  1 drivers
v00000275acc4ba10_0 .net "retired_o", 0 0, L_00000275acbe9800;  alias, 1 drivers
v00000275acc4b290_0 .var "rf_req", 61 0;
v00000275acc4bfb0_0 .net "rf_rs1", 47 0, v00000275acbc3a00_0;  1 drivers
v00000275acc4c5f0_0 .net "rf_rs2", 47 0, v00000275acbc3960_0;  1 drivers
v00000275acc4c4b0_0 .net "rst_ni", 0 0, v00000275acc4eb70_0;  1 drivers
v00000275acc4bc90_0 .net "store_commit", 0 0, L_00000275acbe8b50;  1 drivers
v00000275acc4c730_0 .net "trap_cause_o", 2 0, L_00000275acc53fb0;  alias, 1 drivers
v00000275acc4b790_0 .net "trap_o", 0 0, L_00000275acbe8840;  alias, 1 drivers
v00000275acc4b8d0_0 .net "writeback_data", 47 0, L_00000275acc54ff0;  1 drivers
v00000275acc4b010_0 .net "writeback_en", 0 0, L_00000275acbe9170;  1 drivers
E_00000275acbce3e0/0 .event anyedge, v00000275acc4af70_0, v00000275acbc5580_0, v00000275acbc5260_0, v00000275acbc54e0_0;
E_00000275acbce3e0/1 .event anyedge, v00000275acc4b3d0_0, v00000275acc4cd70_0, v00000275acc4b6f0_0, v00000275acc496e0_0;
E_00000275acbce3e0/2 .event anyedge, v00000275acc496e0_0, v00000275acbc3a00_0, v00000275acbc3960_0, v00000275acc496e0_0;
E_00000275acbce3e0/3 .event anyedge, v00000275acc496e0_0, v00000275acc496e0_0, v00000275acc496e0_0, v00000275acc496e0_0;
E_00000275acbce3e0/4 .event anyedge, v00000275acc496e0_0, v00000275acc496e0_0, v00000275acc496e0_0, v00000275acc496e0_0;
E_00000275acbce3e0/5 .event anyedge, v00000275acc49320_0, v00000275acc49320_0, v00000275acc49320_0, v00000275acc49320_0;
E_00000275acbce3e0/6 .event anyedge, v00000275acc496e0_0;
E_00000275acbce3e0 .event/or E_00000275acbce3e0/0, E_00000275acbce3e0/1, E_00000275acbce3e0/2, E_00000275acbce3e0/3, E_00000275acbce3e0/4, E_00000275acbce3e0/5, E_00000275acbce3e0/6;
E_00000275acbce560/0 .event anyedge, v00000275acc496e0_0, v00000275acc496e0_0, v00000275acc49320_0, v00000275acc4b010_0;
E_00000275acbce560/1 .event anyedge, v00000275acc4b8d0_0;
E_00000275acbce560 .event/or E_00000275acbce560/0, E_00000275acbce560/1;
E_00000275acbce420/0 .event anyedge, v00000275acbc5120_0, v00000275acbc5120_0, v00000275acbc5120_0, v00000275acbc5120_0;
E_00000275acbce420/1 .event anyedge, v00000275acc490a0_0, v00000275acc49140_0;
E_00000275acbce420 .event/or E_00000275acbce420/0, E_00000275acbce420/1;
L_00000275acc4ea30 .part v00000275acc49280_0, 260, 1;
L_00000275acc4f9d0 .part v00000275acc49280_0, 3, 1;
L_00000275acc4fa70 .reduce/nor L_00000275acc4f9d0;
L_00000275acc4ef30 .part v00000275acc49280_0, 5, 1;
L_00000275acc4f070 .part v00000275acc49280_0, 4, 1;
L_00000275acc4fb10 .reduce/nor v00000275acc4c050_0;
L_00000275acc556d0 .part v00000275acc49320_0, 156, 1;
L_00000275acc54370 .part v00000275acc49320_0, 3, 1;
L_00000275acc54f50 .reduce/nor L_00000275acc54370;
L_00000275acc55310 .part v00000275acc49320_0, 54, 1;
L_00000275acc54d70 .part v00000275acc49320_0, 53, 1;
L_00000275acc54cd0 .part v00000275acc49320_0, 53, 1;
L_00000275acc55270 .part v00000275acc49320_0, 108, 48;
L_00000275acc55770 .part v00000275acc49320_0, 56, 48;
L_00000275acc55950 .part v00000275acc49320_0, 54, 1;
L_00000275acc553b0 .part v00000275acc49320_0, 108, 48;
L_00000275acc54ff0 .functor MUXZ 48, L_00000275acc553b0, v00000275acc4bf10_0, L_00000275acc55950, C4<>;
L_00000275acc53f10 .part v00000275acc49320_0, 156, 1;
L_00000275acc559f0 .part v00000275acc49320_0, 55, 1;
L_00000275acc55810 .part v00000275acc49320_0, 3, 1;
L_00000275acc55630 .reduce/nor L_00000275acc55810;
L_00000275acc54230 .part v00000275acc49320_0, 54, 1;
L_00000275acc55d10 .reduce/nor L_00000275acc54230;
L_00000275acc54c30 .part v00000275acc49320_0, 156, 1;
L_00000275acc54730 .part v00000275acc49320_0, 53, 1;
L_00000275acc55a90 .part v00000275acc49320_0, 3, 1;
L_00000275acc55450 .reduce/nor L_00000275acc55a90;
L_00000275acc55590 .part v00000275acc49320_0, 156, 1;
L_00000275acc545f0 .part v00000275acc49320_0, 3, 1;
L_00000275acc53fb0 .part v00000275acc49320_0, 0, 3;
S_00000275acb5f6d0 .scope module, "u_alu" "amber48_alu" 5 62, 6 1 0, S_00000275acb8cb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 261 "ex_i";
    .port_info 1 /OUTPUT 157 "ex_o";
L_00000275acbe9100 .functor BUFZ 157, v00000275acbc51c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v00000275acbc42c0_0 .var "branch_cmp_b", 47 0;
v00000275acbc54e0_0 .net "ex_i", 260 0, v00000275acc49280_0;  1 drivers
v00000275acbc5120_0 .net "ex_o", 156 0, L_00000275acbe9100;  alias, 1 drivers
v00000275acbc51c0_0 .var "ex_r", 156 0;
v00000275acbc4720_0 .var "operand_b", 47 0;
v00000275acbc4fe0_0 .var "shamt", 5 0;
v00000275acbc4900_0 .var "trap_active", 0 0;
E_00000275acbcd960/0 .event anyedge, v00000275acbc54e0_0, v00000275acbc54e0_0, v00000275acbc54e0_0, v00000275acbc54e0_0;
E_00000275acbcd960/1 .event anyedge, v00000275acbc54e0_0, v00000275acbc54e0_0, v00000275acbc54e0_0, v00000275acbc54e0_0;
E_00000275acbcd960/2 .event anyedge, v00000275acbc54e0_0, v00000275acbc54e0_0, v00000275acbc4720_0, v00000275acbc54e0_0;
E_00000275acbcd960/3 .event anyedge, v00000275acbc54e0_0, v00000275acbc54e0_0, v00000275acbc54e0_0, v00000275acbc54e0_0;
E_00000275acbcd960 .event/or E_00000275acbcd960/0, E_00000275acbcd960/1, E_00000275acbcd960/2, E_00000275acbcd960/3;
S_00000275acb5f860 .scope module, "u_decoder" "amber48_decoder" 5 49, 7 1 0, S_00000275acb8cb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 97 "fetch_i";
    .port_info 1 /OUTPUT 124 "decode_o";
P_00000275acc48990 .param/l "OPCODE_ADD_IMM" 1 7 10, C4<00010001>;
P_00000275acc489c8 .param/l "OPCODE_ADD_REG" 1 7 9, C4<00010000>;
P_00000275acc48a00 .param/l "OPCODE_AND_REG" 1 7 13, C4<00100000>;
P_00000275acc48a38 .param/l "OPCODE_BRANCH_ALWAYS" 1 7 27, C4<01001000>;
P_00000275acc48a70 .param/l "OPCODE_BRANCH_EQ" 1 7 19, C4<01000000>;
P_00000275acc48aa8 .param/l "OPCODE_BRANCH_GTS" 1 7 24, C4<01000101>;
P_00000275acc48ae0 .param/l "OPCODE_BRANCH_GTU" 1 7 23, C4<01000100>;
P_00000275acc48b18 .param/l "OPCODE_BRANCH_LTS" 1 7 22, C4<01000011>;
P_00000275acc48b50 .param/l "OPCODE_BRANCH_LTU" 1 7 21, C4<01000010>;
P_00000275acc48b88 .param/l "OPCODE_BRANCH_NE" 1 7 20, C4<01000001>;
P_00000275acc48bc0 .param/l "OPCODE_BRANCH_NOTZERO" 1 7 26, C4<01000111>;
P_00000275acc48bf8 .param/l "OPCODE_BRANCH_ZERO" 1 7 25, C4<01000110>;
P_00000275acc48c30 .param/l "OPCODE_LOAD" 1 7 28, C4<01100000>;
P_00000275acc48c68 .param/l "OPCODE_LSL" 1 7 17, C4<00110000>;
P_00000275acc48ca0 .param/l "OPCODE_LSR" 1 7 18, C4<00110001>;
P_00000275acc48cd8 .param/l "OPCODE_OR_REG" 1 7 14, C4<00100001>;
P_00000275acc48d10 .param/l "OPCODE_STORE" 1 7 29, C4<01100001>;
P_00000275acc48d48 .param/l "OPCODE_SUB_IMM" 1 7 12, C4<00010011>;
P_00000275acc48d80 .param/l "OPCODE_SUB_REG" 1 7 11, C4<00010010>;
P_00000275acc48db8 .param/l "OPCODE_UPPER_IMM" 1 7 8, C4<00000000>;
P_00000275acc48df0 .param/l "OPCODE_XOR_IMM" 1 7 16, C4<00100011>;
P_00000275acc48e28 .param/l "OPCODE_XOR_REG" 1 7 15, C4<00100010>;
L_00000275acbe9720 .functor BUFZ 124, v00000275acbc5300_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v00000275acbc5260_0 .net "decode_o", 123 0, L_00000275acbe9720;  alias, 1 drivers
v00000275acbc5300_0 .var "decode_r", 123 0;
v00000275acbc5580_0 .net "fetch_i", 96 0, v00000275acc49820_0;  1 drivers
v00000275acbc4540_0 .var "imm_ext", 47 0;
v00000275acbc3aa0_0 .var "opcode", 7 0;
v00000275acbc4680_0 .var "rd_field", 3 0;
v00000275acbc53a0_0 .var "rs1_field", 3 0;
v00000275acbc4a40_0 .var "rs2_field", 3 0;
E_00000275acbcdde0/0 .event anyedge, v00000275acbc5580_0, v00000275acbc5580_0, v00000275acbc5580_0, v00000275acbc5580_0;
E_00000275acbcdde0/1 .event anyedge, v00000275acbc5580_0, v00000275acbc5580_0, v00000275acbc5580_0, v00000275acbc5580_0;
E_00000275acbcdde0 .event/or E_00000275acbcdde0/0, E_00000275acbcdde0/1;
S_00000275acb7b060 .scope module, "u_regfile" "amber48_regfile" 5 54, 8 1 0, S_00000275acb8cb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_ni";
    .port_info 2 /INPUT 62 "req_i";
    .port_info 3 /OUTPUT 48 "rd_a_o";
    .port_info 4 /OUTPUT 48 "rd_b_o";
P_00000275acbce320 .param/l "REG_ZERO" 1 8 13, C4<0000>;
v00000275acbc3780_0 .net "clk_i", 0 0, v00000275acc4edf0_0;  alias, 1 drivers
v00000275acbc4360_0 .var/i "idx", 31 0;
v00000275acbc3a00_0 .var "rd_a_o", 47 0;
v00000275acbc3960_0 .var "rd_b_o", 47 0;
v00000275acbc45e0 .array "regs", 0 15, 47 0;
v00000275acbc3b40_0 .net "req_i", 61 0, v00000275acc4b290_0;  1 drivers
v00000275acbc4400_0 .net "rst_ni", 0 0, v00000275acc4eb70_0;  alias, 1 drivers
v00000275acbc45e0_0 .array/port v00000275acbc45e0, 0;
v00000275acbc45e0_1 .array/port v00000275acbc45e0, 1;
v00000275acbc45e0_2 .array/port v00000275acbc45e0, 2;
E_00000275acbce1a0/0 .event anyedge, v00000275acbc3b40_0, v00000275acbc45e0_0, v00000275acbc45e0_1, v00000275acbc45e0_2;
v00000275acbc45e0_3 .array/port v00000275acbc45e0, 3;
v00000275acbc45e0_4 .array/port v00000275acbc45e0, 4;
v00000275acbc45e0_5 .array/port v00000275acbc45e0, 5;
v00000275acbc45e0_6 .array/port v00000275acbc45e0, 6;
E_00000275acbce1a0/1 .event anyedge, v00000275acbc45e0_3, v00000275acbc45e0_4, v00000275acbc45e0_5, v00000275acbc45e0_6;
v00000275acbc45e0_7 .array/port v00000275acbc45e0, 7;
v00000275acbc45e0_8 .array/port v00000275acbc45e0, 8;
v00000275acbc45e0_9 .array/port v00000275acbc45e0, 9;
v00000275acbc45e0_10 .array/port v00000275acbc45e0, 10;
E_00000275acbce1a0/2 .event anyedge, v00000275acbc45e0_7, v00000275acbc45e0_8, v00000275acbc45e0_9, v00000275acbc45e0_10;
v00000275acbc45e0_11 .array/port v00000275acbc45e0, 11;
v00000275acbc45e0_12 .array/port v00000275acbc45e0, 12;
v00000275acbc45e0_13 .array/port v00000275acbc45e0, 13;
v00000275acbc45e0_14 .array/port v00000275acbc45e0, 14;
E_00000275acbce1a0/3 .event anyedge, v00000275acbc45e0_11, v00000275acbc45e0_12, v00000275acbc45e0_13, v00000275acbc45e0_14;
v00000275acbc45e0_15 .array/port v00000275acbc45e0, 15;
E_00000275acbce1a0/4 .event anyedge, v00000275acbc45e0_15, v00000275acbc3b40_0;
E_00000275acbce1a0 .event/or E_00000275acbce1a0/0, E_00000275acbce1a0/1, E_00000275acbce1a0/2, E_00000275acbce1a0/3, E_00000275acbce1a0/4;
E_00000275acbce1e0/0 .event negedge, v00000275acbc4400_0;
E_00000275acbce1e0/1 .event posedge, v00000275acbc3780_0;
E_00000275acbce1e0 .event/or E_00000275acbce1e0/0, E_00000275acbce1e0/1;
S_00000275acb7b1f0 .scope module, "u_dmem" "amber48_dmem" 4 88, 9 1 0, S_00000275acbea490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_ni";
    .port_info 2 /INPUT 1 "req_i";
    .port_info 3 /INPUT 1 "we_i";
    .port_info 4 /INPUT 48 "addr_i";
    .port_info 5 /INPUT 48 "wdata_i";
    .port_info 6 /OUTPUT 48 "rdata_o";
    .port_info 7 /OUTPUT 1 "ready_o";
    .port_info 8 /OUTPUT 1 "trap_o";
    .port_info 9 /OUTPUT 8 "led_o";
    .port_info 10 /OUTPUT 1 "uart_tx_valid_o";
    .port_info 11 /OUTPUT 8 "uart_tx_data_o";
    .port_info 12 /INPUT 1 "uart_tx_ready_i";
P_00000275acb48900 .param/l "ADDR_LSB" 1 9 22, C4<00000000000000000000000000000011>;
P_00000275acb48938 .param/l "DEPTH" 0 9 5, C4<00000000000000000000000100000000>;
P_00000275acb48970 .param/l "HIGH_MSB" 1 9 24, C4<00000000000000000000000000001011>;
P_00000275acb489a8 .param/l "INDEX_WIDTH" 1 9 23, C4<00000000000000000000000000001000>;
P_00000275acb489e0 .param/str "INIT_FILE" 0 9 4, "\000";
P_00000275acb48a18 .param/l "MMIO_LED_IDX" 1 9 25, C4<00000000000000000000000011111111>;
P_00000275acb48a50 .param/l "MMIO_UART_IDX" 1 9 26, C4<00000000000000000000000011111110>;
v00000275acc4c370_0 .net *"_ivl_10", 31 0, L_00000275acc55090;  1 drivers
L_00000275acc55ed8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000275acc4b0b0_0 .net *"_ivl_13", 23 0, L_00000275acc55ed8;  1 drivers
L_00000275acc55f20 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v00000275acc4c2d0_0 .net/2u *"_ivl_14", 31 0, L_00000275acc55f20;  1 drivers
v00000275acc4b330_0 .net *"_ivl_18", 31 0, L_00000275acc55c70;  1 drivers
L_00000275acc55f68 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000275acc4b970_0 .net *"_ivl_21", 23 0, L_00000275acc55f68;  1 drivers
L_00000275acc55fb0 .functor BUFT 1, C4<00000000000000000000000011111110>, C4<0>, C4<0>, C4<0>;
v00000275acc4c690_0 .net/2u *"_ivl_22", 31 0, L_00000275acc55fb0;  1 drivers
v00000275acc4cb90_0 .net *"_ivl_3", 2 0, L_00000275acc558b0;  1 drivers
v00000275acc4c870_0 .net *"_ivl_7", 36 0, L_00000275acc55b30;  1 drivers
v00000275acc4bab0_0 .net "addr_i", 47 0, L_00000275acc55270;  alias, 1 drivers
v00000275acc4b510_0 .net "addr_index", 7 0, L_00000275acc554f0;  1 drivers
v00000275acc4bb50_0 .net "clk_i", 0 0, v00000275acc4edf0_0;  alias, 1 drivers
v00000275acc4bbf0_0 .net "is_mmio_led", 0 0, L_00000275acc55bd0;  1 drivers
v00000275acc4b150_0 .net "is_mmio_uart", 0 0, L_00000275acc55db0;  1 drivers
v00000275acc4b1f0_0 .var "led_o", 7 0;
v00000275acc4bd30_0 .var "led_q", 7 0;
v00000275acc4b5b0_0 .net "misaligned", 0 0, L_00000275acc54b90;  1 drivers
v00000275acc4bdd0_0 .net "out_of_bounds", 0 0, L_00000275acc54e10;  1 drivers
v00000275acc4be70 .array "ram", 255 0, 47 0;
v00000275acc4bf10_0 .var "rdata_o", 47 0;
v00000275acc4c050_0 .var "ready_o", 0 0;
v00000275acc4c0f0_0 .net "req_i", 0 0, L_00000275acbe8e60;  alias, 1 drivers
v00000275acc4c190_0 .net "rst_ni", 0 0, v00000275acc4eb70_0;  alias, 1 drivers
v00000275acc4c410_0 .var "trap_o", 0 0;
v00000275acc4c550_0 .var "uart_q", 7 0;
v00000275acc4caf0_0 .var "uart_tx_data_o", 7 0;
v00000275acc4c230_0 .net "uart_tx_ready_i", 0 0, L_00000275acc55130;  alias, 1 drivers
v00000275acc4c7d0_0 .var "uart_tx_valid_o", 0 0;
v00000275acc4c910_0 .net "wdata_i", 47 0, L_00000275acc55770;  alias, 1 drivers
v00000275acc4c9b0_0 .net "we_i", 0 0, L_00000275acc54cd0;  alias, 1 drivers
L_00000275acc554f0 .part L_00000275acc55270, 3, 8;
L_00000275acc558b0 .part L_00000275acc55270, 0, 3;
L_00000275acc54b90 .reduce/or L_00000275acc558b0;
L_00000275acc55b30 .part L_00000275acc55270, 11, 37;
L_00000275acc54e10 .reduce/or L_00000275acc55b30;
L_00000275acc55090 .concat [ 8 24 0 0], L_00000275acc554f0, L_00000275acc55ed8;
L_00000275acc55bd0 .cmp/eq 32, L_00000275acc55090, L_00000275acc55f20;
L_00000275acc55c70 .concat [ 8 24 0 0], L_00000275acc554f0, L_00000275acc55f68;
L_00000275acc55db0 .cmp/eq 32, L_00000275acc55c70, L_00000275acc55fb0;
S_00000275acb48a90 .scope begin, "$unm_blk_133" "$unm_blk_133" 9 90, 9 90 0, S_00000275acb7b1f0;
 .timescale -9 -12;
v00000275acc4b470_0 .var "mem_rdata", 47 0;
S_00000275acadb900 .scope begin, "init_zero" "init_zero" 9 43, 9 43 0, S_00000275acb7b1f0;
 .timescale -9 -12;
v00000275acc4b830_0 .var/i "i", 31 0;
S_00000275acc4d9d0 .scope module, "u_imem" "amber48_imem" 4 78, 10 1 0, S_00000275acbea490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_ni";
    .port_info 2 /INPUT 48 "addr_i";
    .port_info 3 /OUTPUT 48 "data_o";
    .port_info 4 /OUTPUT 1 "valid_o";
P_00000275acbd4550 .param/l "ADDR_LSB" 1 10 14, C4<00000000000000000000000000000011>;
P_00000275acbd4588 .param/l "DEPTH" 0 10 5, C4<00000000000000000000000100000000>;
P_00000275acbd45c0 .param/l "INDEX_WIDTH" 1 10 15, C4<00000000000000000000000000001000>;
P_00000275acbd45f8 .param/str "INIT_FILE" 0 10 4, "build/amber48_smoke.hex";
L_00000275acbe9330 .functor BUFZ 48, v00000275acc4f390_0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v00000275acc4ca50_0 .net "addr_i", 47 0, v00000275acc4af70_0;  alias, 1 drivers
v00000275acc4cc30_0 .net "addr_index", 7 0, L_00000275acc547d0;  1 drivers
v00000275acc4ccd0_0 .net "clk_i", 0 0, v00000275acc4edf0_0;  alias, 1 drivers
v00000275acc4e350_0 .net "data_o", 47 0, L_00000275acbe9330;  alias, 1 drivers
v00000275acc4f390_0 .var "data_q", 47 0;
v00000275acc4fbb0 .array "rom", 255 0, 47 0;
v00000275acc4f250_0 .net "rst_ni", 0 0, v00000275acc4eb70_0;  alias, 1 drivers
v00000275acc4efd0_0 .var "valid_o", 0 0;
L_00000275acc547d0 .part v00000275acc4af70_0, 3, 8;
S_00000275acc4d520 .scope module, "u_uart_tx" "amber48_uart_tx" 4 107, 11 1 0, S_00000275acbea490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_ni";
    .port_info 2 /INPUT 8 "data_i";
    .port_info 3 /INPUT 1 "valid_i";
    .port_info 4 /OUTPUT 1 "ready_o";
    .port_info 5 /OUTPUT 1 "tx_o";
P_00000275acb48c20 .param/l "BAUD_RATE" 0 11 3, C4<00000000000011110100001001000000>;
P_00000275acb48c58 .param/l "CLKS_PER_BIT" 1 11 13, C4<00000000000000000000000001100100>;
P_00000275acb48c90 .param/l "CLK_CNT_WIDTH" 1 11 14, C4<00000000000000000000000000000111>;
P_00000275acb48cc8 .param/l "CLOCK_FREQ_HZ" 0 11 2, C4<00000101111101011110000100000000>;
enum00000275acb8ef30 .enum4 (2)
   "IDLE" 2'b00,
   "START" 2'b01,
   "DATA" 2'b10,
   "STOP" 2'b11
 ;
L_00000275acc55ff8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000275acc4ead0_0 .net/2u *"_ivl_0", 1 0, L_00000275acc55ff8;  1 drivers
v00000275acc4fd90_0 .var "bit_idx_q", 2 0;
v00000275acc4e490_0 .var "clk_cnt_q", 6 0;
v00000275acc4ed50_0 .net "clk_i", 0 0, v00000275acc4edf0_0;  alias, 1 drivers
v00000275acc4e710_0 .net "data_i", 7 0, v00000275acc4caf0_0;  alias, 1 drivers
v00000275acc4f7f0_0 .var "data_q", 7 0;
v00000275acc4fc50_0 .net "ready_o", 0 0, L_00000275acc55130;  alias, 1 drivers
v00000275acc4f890_0 .net "rst_ni", 0 0, v00000275acc4eb70_0;  alias, 1 drivers
v00000275acc4e3f0_0 .var "state_q", 1 0;
v00000275acc4def0_0 .var "tx_o", 0 0;
v00000275acc4f110_0 .net "valid_i", 0 0, v00000275acc4c7d0_0;  alias, 1 drivers
L_00000275acc55130 .cmp/eq 2, v00000275acc4e3f0_0, L_00000275acc55ff8;
    .scope S_00000275acb5f860;
T_1 ;
Ewait_0 .event/or E_00000275acbcdde0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 124;
    %store/vec4 v00000275acbc5300_0, 0, 124;
    %load/vec4 v00000275acbc5580_0;
    %parti/u 8, 40, 32;
    %store/vec4 v00000275acbc3aa0_0, 0, 8;
    %load/vec4 v00000275acbc5580_0;
    %parti/u 4, 12, 32;
    %store/vec4 v00000275acbc4680_0, 0, 4;
    %load/vec4 v00000275acbc5580_0;
    %parti/u 4, 20, 32;
    %store/vec4 v00000275acbc53a0_0, 0, 4;
    %load/vec4 v00000275acbc5580_0;
    %parti/u 4, 16, 32;
    %store/vec4 v00000275acbc4a40_0, 0, 4;
    %load/vec4 v00000275acbc5580_0;
    %parti/u 1, 39, 32;
    %replicate 32;
    %load/vec4 v00000275acbc5580_0;
    %parti/u 16, 24, 32;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000275acbc4540_0, 0, 48;
    %load/vec4 v00000275acbc5580_0;
    %parti/u 1, 96, 32;
    %ix/load 4, 123, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 1;
    %load/vec4 v00000275acbc5580_0;
    %parti/u 48, 48, 32;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 48;
    %load/vec4 v00000275acbc53a0_0;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %load/vec4 v00000275acbc4a40_0;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %load/vec4 v00000275acbc4680_0;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %load/vec4 v00000275acbc4540_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 48;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 3;
    %load/vec4 v00000275acbc3aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 8;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 8;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 71, 0, 8;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 8;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 97, 0, 8;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %load/vec4 v00000275acbc5580_0;
    %parti/u 1, 96, 32;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 1;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 3;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
T_1.24 ;
    %jmp T_1.23;
T_1.0 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 1;
    %jmp T_1.23;
T_1.1 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %jmp T_1.23;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 1;
    %jmp T_1.23;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %jmp T_1.23;
T_1.4 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 1;
    %jmp T_1.23;
T_1.5 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %jmp T_1.23;
T_1.6 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %jmp T_1.23;
T_1.7 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %jmp T_1.23;
T_1.8 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 1;
    %jmp T_1.23;
T_1.9 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %jmp T_1.23;
T_1.10 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %jmp T_1.23;
T_1.11 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %jmp T_1.23;
T_1.12 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %jmp T_1.23;
T_1.13 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %jmp T_1.23;
T_1.14 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %jmp T_1.23;
T_1.15 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %jmp T_1.23;
T_1.16 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %jmp T_1.23;
T_1.17 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %jmp T_1.23;
T_1.18 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %jmp T_1.23;
T_1.19 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %jmp T_1.23;
T_1.20 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 1;
    %jmp T_1.23;
T_1.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc5300_0, 4, 4;
    %jmp T_1.23;
T_1.23 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000275acb7b060;
T_2 ;
    %wait E_00000275acbce1e0;
    %load/vec4 v00000275acbc4400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000275acbc4360_0, 0, 32;
T_2.2 ;
    %load/vec4 v00000275acbc4360_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 48;
    %ix/getv/s 3, v00000275acbc4360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000275acbc45e0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000275acbc4360_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000275acbc4360_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000275acbc3b40_0;
    %parti/u 1, 48, 32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v00000275acbc3b40_0;
    %parti/u 4, 49, 32;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v00000275acbc3b40_0;
    %parti/u 48, 0, 32;
    %load/vec4 v00000275acbc3b40_0;
    %parti/u 4, 49, 32;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000275acbc45e0, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000275acb7b060;
T_3 ;
Ewait_1 .event/or E_00000275acbce1a0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000275acbc3b40_0;
    %parti/u 4, 57, 32;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 48;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v00000275acbc3b40_0;
    %parti/u 4, 57, 32;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000275acbc45e0, 4;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v00000275acbc3a00_0, 0, 48;
    %load/vec4 v00000275acbc3b40_0;
    %parti/u 4, 53, 32;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_3.2, 8;
    %pushi/vec4 0, 0, 48;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v00000275acbc3b40_0;
    %parti/u 4, 53, 32;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000275acbc45e0, 4;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %store/vec4 v00000275acbc3960_0, 0, 48;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000275acb5f6d0;
T_4 ;
Ewait_2 .event/or E_00000275acbcd960, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 157;
    %store/vec4 v00000275acbc51c0_0, 0, 157;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 1, 260, 32;
    %ix/load 4, 156, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 1;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 4, 55, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 4;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 7, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 48;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 1, 6, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 1;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 1, 5, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 1;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 1, 4, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 1;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 212, 32;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 64, 32;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 48;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 1, 63, 32;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 64, 32;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 116, 32;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v00000275acbc4720_0, 0, 48;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 116, 32;
    %store/vec4 v00000275acbc42c0_0, 0, 48;
    %load/vec4 v00000275acbc4720_0;
    %parti/s 6, 0, 2;
    %store/vec4 v00000275acbc4fe0_0, 0, 6;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 4, 112, 32;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 164, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 48;
    %jmp T_4.11;
T_4.2 ;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 164, 32;
    %load/vec4 v00000275acbc4720_0;
    %add;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 48;
    %jmp T_4.11;
T_4.3 ;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 164, 32;
    %load/vec4 v00000275acbc4720_0;
    %sub;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 48;
    %jmp T_4.11;
T_4.4 ;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 164, 32;
    %load/vec4 v00000275acbc4720_0;
    %and;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 48;
    %jmp T_4.11;
T_4.5 ;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 164, 32;
    %load/vec4 v00000275acbc4720_0;
    %or;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 48;
    %jmp T_4.11;
T_4.6 ;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 164, 32;
    %load/vec4 v00000275acbc4720_0;
    %xor;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 48;
    %jmp T_4.11;
T_4.7 ;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 164, 32;
    %ix/getv 4, v00000275acbc4fe0_0;
    %shiftl 4;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 48;
    %jmp T_4.11;
T_4.8 ;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 164, 32;
    %ix/getv 4, v00000275acbc4fe0_0;
    %shiftr 4;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 48;
    %jmp T_4.11;
T_4.9 ;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 1, 63, 32;
    %flag_set/vec4 8;
    %jmp/0 T_4.12, 8;
    %load/vec4 v00000275acbc4720_0;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 164, 32;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 48;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 4, 59, 32;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 1;
    %jmp T_4.25;
T_4.14 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 1;
    %jmp T_4.25;
T_4.15 ;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 1, 260, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 1;
    %jmp T_4.25;
T_4.16 ;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 164, 32;
    %load/vec4 v00000275acbc42c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 1;
    %jmp T_4.25;
T_4.17 ;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 164, 32;
    %load/vec4 v00000275acbc42c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 1;
    %jmp T_4.25;
T_4.18 ;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 164, 32;
    %load/vec4 v00000275acbc42c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 1;
    %jmp T_4.25;
T_4.19 ;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 164, 32;
    %load/vec4 v00000275acbc42c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 1;
    %jmp T_4.25;
T_4.20 ;
    %load/vec4 v00000275acbc42c0_0;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 164, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 1;
    %jmp T_4.25;
T_4.21 ;
    %load/vec4 v00000275acbc42c0_0;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 164, 32;
    %cmp/s;
    %flag_get/vec4 5;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 1;
    %jmp T_4.25;
T_4.22 ;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 164, 32;
    %pushi/vec4 0, 0, 48;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 1;
    %jmp T_4.25;
T_4.23 ;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 48, 164, 32;
    %pushi/vec4 0, 0, 48;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 1;
    %jmp T_4.25;
T_4.25 ;
    %pop/vec4 1;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 1, 3, 32;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_4.26, 8;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 3, 0, 32;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_4.26;
    %store/vec4 v00000275acbc4900_0, 0, 1;
    %load/vec4 v00000275acbc4900_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 1;
    %load/vec4 v00000275acbc4900_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.27, 8;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 3, 0, 32;
    %cmpi/ne 0, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_4.29, 9;
    %load/vec4 v00000275acbc54e0_0;
    %parti/u 3, 0, 32;
    %jmp/1 T_4.30, 9;
T_4.29 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_4.30, 9;
 ; End of false expr.
    %blend;
T_4.30;
    %jmp/1 T_4.28, 8;
T_4.27 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_4.28, 8;
 ; End of false expr.
    %blend;
T_4.28;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acbc51c0_0, 4, 3;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000275acb8cb60;
T_5 ;
Ewait_3 .event/or E_00000275acbce420, E_0x0;
    %wait Ewait_3;
    %load/vec4 v00000275acc4ab80_0;
    %store/vec4 v00000275acc49320_0, 0, 157;
    %load/vec4 v00000275acc4ab80_0;
    %parti/u 1, 156, 32;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_5.4, 11;
    %load/vec4 v00000275acc4ab80_0;
    %parti/u 1, 54, 32;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/1 T_5.5, 11;
    %load/vec4 v00000275acc4ab80_0;
    %parti/u 1, 53, 32;
    %or;
T_5.5;
    %and;
T_5.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.3, 10;
    %load/vec4 v00000275acc490a0_0;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000275acc49140_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49320_0, 4, 1;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49320_0, 4, 3;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000275acb8cb60;
T_6 ;
Ewait_4 .event/or E_00000275acbce560, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 62;
    %store/vec4 v00000275acc4b290_0, 0, 62;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc4b290_0, 4, 1;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 4, 71, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc4b290_0, 4, 4;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 4, 67, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc4b290_0, 4, 4;
    %load/vec4 v00000275acc49320_0;
    %parti/u 4, 104, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc4b290_0, 4, 4;
    %load/vec4 v00000275acc4b010_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc4b290_0, 4, 1;
    %load/vec4 v00000275acc4b8d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc4b290_0, 4, 48;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000275acb8cb60;
T_7 ;
Ewait_5 .event/or E_00000275acbce3e0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v00000275acc4af70_0;
    %addi 8, 0, 48;
    %store/vec4 v00000275acc4aed0_0, 0, 48;
    %load/vec4 v00000275acc49820_0;
    %store/vec4 v00000275acc49780_0, 0, 97;
    %load/vec4 v00000275acc493c0_0;
    %store/vec4 v00000275acc49460_0, 0, 124;
    %load/vec4 v00000275acc49280_0;
    %store/vec4 v00000275acc49c80_0, 0, 261;
    %load/vec4 v00000275acc4b3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49780_0, 4, 1;
    %load/vec4 v00000275acc4af70_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49780_0, 4, 48;
    %load/vec4 v00000275acc4cd70_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49780_0, 4, 48;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000275acc4b6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 97;
    %store/vec4 v00000275acc49780_0, 0, 97;
T_7.2 ;
T_7.1 ;
    %pushi/vec4 0, 0, 261;
    %store/vec4 v00000275acc49c80_0, 0, 261;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 1, 123, 32;
    %ix/load 4, 260, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49c80_0, 4, 1;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 48, 75, 32;
    %ix/load 4, 212, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49c80_0, 4, 48;
    %load/vec4 v00000275acc4bfb0_0;
    %ix/load 4, 164, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49c80_0, 4, 48;
    %load/vec4 v00000275acc4c5f0_0;
    %ix/load 4, 116, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49c80_0, 4, 48;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 48, 11, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49c80_0, 4, 48;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 1, 10, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49c80_0, 4, 1;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 4, 59, 32;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49c80_0, 4, 4;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 4, 6, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49c80_0, 4, 4;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 4, 63, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49c80_0, 4, 4;
    %load/vec4 v00000275acc4c5f0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49c80_0, 4, 48;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 1, 123, 32;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.7, 11;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 1, 3, 32;
    %nor/r;
    %and;
T_7.7;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.6, 10;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 1, 4, 32;
    %nor/r;
    %and;
T_7.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.5, 9;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 4, 6, 32;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 4, 63, 32;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49c80_0, 4, 1;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 1, 5, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49c80_0, 4, 1;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 1, 4, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49c80_0, 4, 1;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 1, 3, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49c80_0, 4, 1;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 3, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49c80_0, 4, 3;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 1, 10, 32;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v00000275acc496e0_0;
    %parti/u 48, 11, 32;
    %ix/load 4, 116, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000275acc49c80_0, 4, 48;
T_7.8 ;
    %load/vec4 v00000275acc49320_0;
    %parti/u 1, 156, 32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.12, 9;
    %load/vec4 v00000275acc49320_0;
    %parti/u 1, 52, 32;
    %and;
T_7.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v00000275acc49320_0;
    %parti/u 48, 4, 32;
    %store/vec4 v00000275acc4aed0_0, 0, 48;
    %pushi/vec4 0, 0, 97;
    %store/vec4 v00000275acc49780_0, 0, 97;
    %pushi/vec4 0, 0, 124;
    %store/vec4 v00000275acc49460_0, 0, 124;
T_7.10 ;
    %load/vec4 v00000275acc49320_0;
    %parti/u 1, 156, 32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.15, 9;
    %load/vec4 v00000275acc49320_0;
    %parti/u 1, 3, 32;
    %and;
T_7.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 0, 0, 97;
    %store/vec4 v00000275acc49780_0, 0, 97;
    %pushi/vec4 0, 0, 124;
    %store/vec4 v00000275acc49460_0, 0, 124;
T_7.13 ;
    %load/vec4 v00000275acc4b6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %load/vec4 v00000275acc4af70_0;
    %store/vec4 v00000275acc4aed0_0, 0, 48;
    %load/vec4 v00000275acc49820_0;
    %store/vec4 v00000275acc49780_0, 0, 97;
    %load/vec4 v00000275acc496e0_0;
    %store/vec4 v00000275acc49460_0, 0, 124;
    %load/vec4 v00000275acc49280_0;
    %store/vec4 v00000275acc49c80_0, 0, 261;
T_7.16 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000275acb8cb60;
T_8 ;
    %wait E_00000275acbce1e0;
    %load/vec4 v00000275acc4c4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v00000275acc4af70_0, 0;
    %pushi/vec4 0, 0, 97;
    %assign/vec4 v00000275acc49820_0, 0;
    %pushi/vec4 0, 0, 124;
    %assign/vec4 v00000275acc496e0_0, 0;
    %pushi/vec4 0, 0, 261;
    %assign/vec4 v00000275acc49280_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000275acc49be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000275acc4aed0_0;
    %assign/vec4 v00000275acc4af70_0, 0;
    %load/vec4 v00000275acc49780_0;
    %assign/vec4 v00000275acc49820_0, 0;
    %load/vec4 v00000275acc49460_0;
    %assign/vec4 v00000275acc496e0_0, 0;
    %load/vec4 v00000275acc49c80_0;
    %assign/vec4 v00000275acc49280_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000275acc4d9d0;
T_9 ;
    %vpi_call/w 10 26 "$readmemh", P_00000275acbd45f8, v00000275acc4fbb0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000275acc4d9d0;
T_10 ;
    %wait E_00000275acbce1e0;
    %load/vec4 v00000275acc4f250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v00000275acc4f390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275acc4efd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000275acc4cc30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000275acc4fbb0, 4;
    %assign/vec4 v00000275acc4f390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000275acc4efd0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000275acb7b1f0;
T_11 ;
    %fork t_1, S_00000275acadb900;
    %jmp t_0;
    .scope S_00000275acadb900;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000275acc4b830_0, 0, 32;
T_11.0 ;
    %load/vec4 v00000275acc4b830_0;
    %cmpi/u 256, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 48;
    %ix/getv/s 4, v00000275acc4b830_0;
    %store/vec4a v00000275acc4be70, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000275acc4b830_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000275acc4b830_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .scope S_00000275acb7b1f0;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_00000275acb7b1f0;
T_12 ;
    %wait E_00000275acbce1e0;
    %load/vec4 v00000275acc4c190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275acc4c050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275acc4c410_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v00000275acc4bf10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000275acc4bd30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000275acc4c550_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000275acc4b1f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000275acc4caf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275acc4c7d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275acc4c050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275acc4c410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275acc4c7d0_0, 0;
    %load/vec4 v00000275acc4c0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000275acc4b5b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_12.6, 8;
    %load/vec4 v00000275acc4bdd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.6;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000275acc4c410_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v00000275acc4bf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000275acc4c050_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v00000275acc4b150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %load/vec4 v00000275acc4c9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.9, 8;
    %load/vec4 v00000275acc4c910_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000275acc4c550_0, 0;
    %load/vec4 v00000275acc4c230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.11, 8;
    %load/vec4 v00000275acc4c910_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000275acc4caf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000275acc4c7d0_0, 0;
    %pushi/vec4 0, 0, 40;
    %load/vec4 v00000275acc4c910_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000275acc4bf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000275acc4c050_0, 0;
T_12.11 ;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 0, 0, 40;
    %load/vec4 v00000275acc4c550_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000275acc4bf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000275acc4c050_0, 0;
T_12.10 ;
    %jmp T_12.8;
T_12.7 ;
    %fork t_3, S_00000275acb48a90;
    %jmp t_2;
    .scope S_00000275acb48a90;
t_3 ;
    %load/vec4 v00000275acc4b510_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000275acc4be70, 4;
    %store/vec4 v00000275acc4b470_0, 0, 48;
    %load/vec4 v00000275acc4c9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.13, 8;
    %load/vec4 v00000275acc4bbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.15, 8;
    %load/vec4 v00000275acc4c910_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000275acc4bd30_0, 0;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v00000275acc4c910_0;
    %load/vec4 v00000275acc4b510_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000275acc4be70, 0, 4;
    %load/vec4 v00000275acc4c910_0;
    %store/vec4 v00000275acc4b470_0, 0, 48;
T_12.16 ;
T_12.13 ;
    %load/vec4 v00000275acc4bbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.17, 8;
    %pushi/vec4 0, 0, 40;
    %load/vec4 v00000275acc4bd30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000275acc4bf10_0, 0;
    %jmp T_12.18;
T_12.17 ;
    %load/vec4 v00000275acc4b470_0;
    %assign/vec4 v00000275acc4bf10_0, 0;
T_12.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000275acc4c050_0, 0;
    %end;
    .scope S_00000275acb7b1f0;
t_2 %join;
T_12.8 ;
T_12.5 ;
T_12.2 ;
    %load/vec4 v00000275acc4bd30_0;
    %assign/vec4 v00000275acc4b1f0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000275acc4d520;
T_13 ;
    %end;
    .thread T_13;
    .scope S_00000275acc4d520;
T_14 ;
    %wait E_00000275acbce1e0;
    %load/vec4 v00000275acc4f890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000275acc4e3f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000275acc4e490_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000275acc4fd90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000275acc4f7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000275acc4def0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000275acc4e3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000275acc4e3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000275acc4def0_0, 0;
    %jmp T_14.7;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000275acc4def0_0, 0;
    %pushi/vec4 99, 0, 7;
    %assign/vec4 v00000275acc4e490_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000275acc4fd90_0, 0;
    %load/vec4 v00000275acc4f110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v00000275acc4e710_0;
    %assign/vec4 v00000275acc4f7f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000275acc4e3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275acc4def0_0, 0;
T_14.8 ;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v00000275acc4e490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000275acc4e3f0_0, 0;
    %pushi/vec4 99, 0, 7;
    %assign/vec4 v00000275acc4e490_0, 0;
    %load/vec4 v00000275acc4f7f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000275acc4def0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000275acc4fd90_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v00000275acc4e490_0;
    %subi 1, 0, 7;
    %assign/vec4 v00000275acc4e490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275acc4def0_0, 0;
T_14.11 ;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v00000275acc4e490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.12, 4;
    %load/vec4 v00000275acc4fd90_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_14.14, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000275acc4e3f0_0, 0;
    %pushi/vec4 99, 0, 7;
    %assign/vec4 v00000275acc4e490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000275acc4def0_0, 0;
    %jmp T_14.15;
T_14.14 ;
    %load/vec4 v00000275acc4fd90_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000275acc4fd90_0, 0;
    %pushi/vec4 99, 0, 7;
    %assign/vec4 v00000275acc4e490_0, 0;
    %load/vec4 v00000275acc4f7f0_0;
    %load/vec4 v00000275acc4fd90_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v00000275acc4def0_0, 0;
T_14.15 ;
    %jmp T_14.13;
T_14.12 ;
    %load/vec4 v00000275acc4e490_0;
    %subi 1, 0, 7;
    %assign/vec4 v00000275acc4e490_0, 0;
T_14.13 ;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v00000275acc4e490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.16, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000275acc4e3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000275acc4def0_0, 0;
    %jmp T_14.17;
T_14.16 ;
    %load/vec4 v00000275acc4e490_0;
    %subi 1, 0, 7;
    %assign/vec4 v00000275acc4e490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000275acc4def0_0, 0;
T_14.17 ;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000275acbea490;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275acc4edf0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_00000275acbea490;
T_16 ;
    %delay 5000, 0;
    %load/vec4 v00000275acc4edf0_0;
    %inv;
    %store/vec4 v00000275acc4edf0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_00000275acbea490;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275acc4eb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000275acc4e530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275acc4e030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000275acc4f1b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000275acc4e170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000275acc4e2b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275acc4ecb0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000275acbcc560;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000275acc4eb70_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_00000275acbea490;
T_18 ;
    %wait E_00000275acbcc560;
    %load/vec4 v00000275acc4eb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000275acc4e170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000275acc4e2b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000275acc4e670_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.4, 9;
    %load/vec4 v00000275acc4e210_0;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v00000275acc4e170_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000275acc4e170_0, 0;
    %load/vec4 v00000275acc4e2b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000275acc4e2b0_0, 0;
    %load/vec4 v00000275acc4e5d0_0;
    %cmpi/u 32, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.7, 5;
    %load/vec4 v00000275acc4e5d0_0;
    %cmpi/u 126, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_18.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.5, 8;
    %vpi_call/w 4 139 "$display", "[%0t][%s] UART TX byte: 0x%0h (%c)", $time, P_00000275acbefa60, v00000275acc4e5d0_0, v00000275acc4e5d0_0 {0 0 0};
    %jmp T_18.6;
T_18.5 ;
    %vpi_call/w 4 141 "$display", "[%0t][%s] UART TX byte: 0x%0h", $time, P_00000275acbefa60, v00000275acc4e5d0_0 {0 0 0};
T_18.6 ;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000275acbea490;
T_19 ;
    %wait E_00000275acbcc560;
    %load/vec4 v00000275acc4eb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275acc4ecb0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000275acc4f4d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_19.6, 11;
    %load/vec4 v00000275acc4e7b0_0;
    %and;
T_19.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.5, 10;
    %load/vec4 v00000275acc4e850_0;
    %and;
T_19.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.4, 9;
    %load/vec4 v00000275acc4e0d0_0;
    %pushi/vec4 0, 0, 48;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000275acc4ecb0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000275acbea490;
T_20 ;
    %wait E_00000275acbcc560;
    %load/vec4 v00000275acc4eb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275acc4e030_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000275acc4ec10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.4, 9;
    %load/vec4 v00000275acc4e030_0;
    %nor/r;
    %and;
T_20.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000275acc4e030_0, 0;
    %load/vec4 v00000275acc4df90_0;
    %store/vec4 v00000275acc4f2f0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000275acc4f610_0, 0, 3;
    %load/vec4 v00000275acc4f2f0_0;
    %load/vec4 v00000275acc4f610_0;
    %cmp/ne;
    %jmp/0xz  T_20.5, 6;
    %load/vec4 v00000275acc4f2f0_0;
    %store/vec4 v00000275acbc3f00_0, 0, 3;
    %callf/str TD_amber48_core_smoke_tb.trap_to_string, S_00000275acb8c9d0;
    %load/vec4 v00000275acc4f610_0;
    %store/vec4 v00000275acbc3f00_0, 0, 3;
    %callf/str TD_amber48_core_smoke_tb.trap_to_string, S_00000275acb8c9d0;
    %vpi_call/w 4 162 "$fatal", 32'sb00000000000000000000000000000001, "[%0t][%s] Unexpected trap cause %s (expected %s)", $time, P_00000275acbefa60, S<1,str>, S<0,str> {0 0 2};
T_20.5 ;
    %load/vec4 v00000275acc4ecb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %vpi_call/w 4 167 "$fatal", 32'sb00000000000000000000000000000001, "[%0t][%s] Expected DMEM[0] store not observed", $time, P_00000275acbefa60 {0 0 0};
    %jmp T_20.8;
T_20.7 ;
    %vpi_call/w 4 169 "$display", "[%0t][%s] Observed DMEM[0] store", $time, P_00000275acbefa60 {0 0 0};
T_20.8 ;
    %load/vec4 v00000275acc4e2b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_20.9, 4;
    %vpi_call/w 4 175 "$display", "[%0t][%s] UART produced %0d bytes", $time, P_00000275acbefa60, v00000275acc4e2b0_0 {0 0 0};
T_20.9 ;
    %load/vec4 v00000275acc4f2f0_0;
    %store/vec4 v00000275acbc3f00_0, 0, 3;
    %callf/str TD_amber48_core_smoke_tb.trap_to_string, S_00000275acb8c9d0;
    %vpi_call/w 4 177 "$display", "[%0t][%s] Trap asserted (cause=%s), ending simulation", $time, P_00000275acbefa60, S<0,str> {0 0 1};
    %pushi/vec4 5, 0, 32;
T_20.11 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.12, 5;
    %jmp/1 T_20.12, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000275acbcc560;
    %jmp T_20.11;
T_20.12 ;
    %pop/vec4 1;
    %vpi_call/w 4 180 "$finish" {0 0 0};
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000275acbea490;
T_21 ;
T_21.0 ;
    %load/vec4 v00000275acc4eb70_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_21.1, 6;
    %wait E_00000275acbce2a0;
    %jmp T_21.0;
T_21.1 ;
T_21.2 ;
    %wait E_00000275acbcc560;
    %load/vec4 v00000275acc4f1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000275acc4f1b0_0, 0, 32;
    %load/vec4 v00000275acc4f1b0_0;
    %cmpi/s 5000000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_21.3, 5;
    %vpi_call/w 4 190 "$fatal", 32'sb00000000000000000000000000000001, "[%0t][%s] Simulation timed out after %0d cycles", $time, P_00000275acbefa60, v00000275acc4f1b0_0 {0 0 0};
T_21.3 ;
    %jmp T_21.2;
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "src/0.1/rtl/common/amber48_pkg.sv";
    "src/0.1/sim/tb/amber48_core_tb_base.svh";
    "src/0.1/rtl/core/amber48_core.sv";
    "src/0.1/rtl/core/amber48_alu.sv";
    "src/0.1/rtl/core/amber48_decoder.sv";
    "src/0.1/rtl/core/amber48_regfile.sv";
    "src/0.1/rtl/mem/amber48_dmem.sv";
    "src/0.1/rtl/mem/amber48_imem.sv";
    "src/0.1/rtl/periph/amber48_uart_tx.sv";
