#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe814e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe81670 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xe91d90 .functor NOT 1, L_0xebdd30, C4<0>, C4<0>, C4<0>;
L_0xebd630 .functor XOR 5, L_0xebda40, L_0xebdae0, C4<00000>, C4<00000>;
L_0xebdc20 .functor XOR 5, L_0xebd630, L_0xebdb80, C4<00000>, C4<00000>;
v0xeba1d0_0 .net *"_ivl_10", 4 0, L_0xebdb80;  1 drivers
v0xeba2d0_0 .net *"_ivl_12", 4 0, L_0xebdc20;  1 drivers
v0xeba3b0_0 .net *"_ivl_2", 4 0, L_0xebd9a0;  1 drivers
v0xeba470_0 .net *"_ivl_4", 4 0, L_0xebda40;  1 drivers
v0xeba550_0 .net *"_ivl_6", 4 0, L_0xebdae0;  1 drivers
v0xeba680_0 .net *"_ivl_8", 4 0, L_0xebd630;  1 drivers
v0xeba760_0 .var "clk", 0 0;
v0xeba800_0 .net "in", 0 0, v0xeb81c0_0;  1 drivers
v0xeba8a0_0 .net "next_state_dut", 3 0, L_0xebd3b0;  1 drivers
v0xeba940_0 .net "next_state_ref", 3 0, L_0xebbe40;  1 drivers
v0xeba9e0_0 .net "out_dut", 0 0, L_0xebd830;  1 drivers
v0xebaab0_0 .net "out_ref", 0 0, L_0xebc280;  1 drivers
v0xebab80_0 .net "state", 3 0, v0xeb8360_0;  1 drivers
v0xebac20_0 .var/2u "stats1", 223 0;
v0xebacc0_0 .var/2u "strobe", 0 0;
v0xebad80_0 .net "tb_match", 0 0, L_0xebdd30;  1 drivers
v0xebae50_0 .net "tb_mismatch", 0 0, L_0xe91d90;  1 drivers
L_0xebd9a0 .concat [ 1 4 0 0], L_0xebc280, L_0xebbe40;
L_0xebda40 .concat [ 1 4 0 0], L_0xebc280, L_0xebbe40;
L_0xebdae0 .concat [ 1 4 0 0], L_0xebd830, L_0xebd3b0;
L_0xebdb80 .concat [ 1 4 0 0], L_0xebc280, L_0xebbe40;
L_0xebdd30 .cmp/eeq 5, L_0xebd9a0, L_0xebdc20;
S_0xe81800 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xe81670;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0xe6dd80 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xe6ddc0 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0xe6de00 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0xe6de40 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
L_0xe6bfb0 .functor OR 1, L_0xebb050, L_0xebb0f0, C4<0>, C4<0>;
L_0xe821b0 .functor NOT 1, v0xeb81c0_0, C4<0>, C4<0>, C4<0>;
L_0xe93ec0 .functor AND 1, L_0xe6bfb0, L_0xe821b0, C4<1>, C4<1>;
L_0xebb4b0 .functor OR 1, L_0xebb340, L_0xebb3e0, C4<0>, C4<0>;
L_0xebb7d0 .functor OR 1, L_0xebb4b0, L_0xebb620, C4<0>, C4<0>;
L_0xebb8e0 .functor AND 1, L_0xebb7d0, v0xeb81c0_0, C4<1>, C4<1>;
L_0xebbb60 .functor OR 1, L_0xebb9e0, L_0xebbac0, C4<0>, C4<0>;
L_0xebbc70 .functor NOT 1, v0xeb81c0_0, C4<0>, C4<0>, C4<0>;
L_0xebbd30 .functor AND 1, L_0xebbb60, L_0xebbc70, C4<1>, C4<1>;
L_0xebc110 .functor AND 1, L_0xebc070, v0xeb81c0_0, C4<1>, C4<1>;
v0xe91f00_0 .net *"_ivl_10", 0 0, L_0xe93ec0;  1 drivers
v0xe91fa0_0 .net *"_ivl_15", 0 0, L_0xebb340;  1 drivers
v0xe6c0c0_0 .net *"_ivl_17", 0 0, L_0xebb3e0;  1 drivers
v0xe6c190_0 .net *"_ivl_18", 0 0, L_0xebb4b0;  1 drivers
v0xeb6c40_0 .net *"_ivl_21", 0 0, L_0xebb620;  1 drivers
v0xeb6d70_0 .net *"_ivl_22", 0 0, L_0xebb7d0;  1 drivers
v0xeb6e50_0 .net *"_ivl_24", 0 0, L_0xebb8e0;  1 drivers
v0xeb6f30_0 .net *"_ivl_29", 0 0, L_0xebb9e0;  1 drivers
v0xeb7010_0 .net *"_ivl_3", 0 0, L_0xebb050;  1 drivers
v0xeb7180_0 .net *"_ivl_31", 0 0, L_0xebbac0;  1 drivers
v0xeb7260_0 .net *"_ivl_32", 0 0, L_0xebbb60;  1 drivers
v0xeb7340_0 .net *"_ivl_34", 0 0, L_0xebbc70;  1 drivers
v0xeb7420_0 .net *"_ivl_36", 0 0, L_0xebbd30;  1 drivers
v0xeb7500_0 .net *"_ivl_42", 0 0, L_0xebc070;  1 drivers
v0xeb75e0_0 .net *"_ivl_43", 0 0, L_0xebc110;  1 drivers
v0xeb76c0_0 .net *"_ivl_5", 0 0, L_0xebb0f0;  1 drivers
v0xeb77a0_0 .net *"_ivl_6", 0 0, L_0xe6bfb0;  1 drivers
v0xeb7990_0 .net *"_ivl_8", 0 0, L_0xe821b0;  1 drivers
v0xeb7a70_0 .net "in", 0 0, v0xeb81c0_0;  alias, 1 drivers
v0xeb7b30_0 .net "next_state", 3 0, L_0xebbe40;  alias, 1 drivers
v0xeb7c10_0 .net "out", 0 0, L_0xebc280;  alias, 1 drivers
v0xeb7cd0_0 .net "state", 3 0, v0xeb8360_0;  alias, 1 drivers
L_0xebb050 .part v0xeb8360_0, 0, 1;
L_0xebb0f0 .part v0xeb8360_0, 2, 1;
L_0xebb340 .part v0xeb8360_0, 0, 1;
L_0xebb3e0 .part v0xeb8360_0, 1, 1;
L_0xebb620 .part v0xeb8360_0, 3, 1;
L_0xebb9e0 .part v0xeb8360_0, 1, 1;
L_0xebbac0 .part v0xeb8360_0, 3, 1;
L_0xebbe40 .concat8 [ 1 1 1 1], L_0xe93ec0, L_0xebb8e0, L_0xebbd30, L_0xebc110;
L_0xebc070 .part v0xeb8360_0, 2, 1;
L_0xebc280 .part v0xeb8360_0, 3, 1;
S_0xeb7e30 .scope module, "stim1" "stimulus_gen" 3 100, 3 22 0, S_0xe81670;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 4 "state";
    .port_info 3 /INPUT 1 "tb_match";
v0xeb8000_0 .net "clk", 0 0, v0xeba760_0;  1 drivers
v0xeb80e0_0 .var/2s "errored1", 31 0;
v0xeb81c0_0 .var "in", 0 0;
v0xeb82c0_0 .var/2s "onehot_error", 31 0;
v0xeb8360_0 .var "state", 3 0;
v0xeb8470_0 .net "tb_match", 0 0, L_0xebdd30;  alias, 1 drivers
E_0xe7ac60/0 .event negedge, v0xeb8000_0;
E_0xe7ac60/1 .event posedge, v0xeb8000_0;
E_0xe7ac60 .event/or E_0xe7ac60/0, E_0xe7ac60/1;
S_0xeb85c0 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xe81670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
L_0xebc4c0 .functor OR 1, L_0xebc380, L_0xebc420, C4<0>, C4<0>;
L_0xebcb50 .functor OR 1, L_0xebc7d0, L_0xebc8a0, C4<0>, C4<0>;
L_0xebcd40 .functor OR 1, L_0xebcb50, L_0xebcc60, C4<0>, C4<0>;
L_0xebd120 .functor OR 1, L_0xebcf90, L_0xebd080, C4<0>, C4<0>;
v0xeb8860_0 .net *"_ivl_10", 0 0, L_0xebc580;  1 drivers
v0xeb8940_0 .net *"_ivl_15", 0 0, L_0xebc7d0;  1 drivers
v0xeb8a20_0 .net *"_ivl_17", 0 0, L_0xebc8a0;  1 drivers
v0xeb8b10_0 .net *"_ivl_18", 0 0, L_0xebcb50;  1 drivers
L_0x7f4c205e6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xeb8bf0_0 .net/2u *"_ivl_2", 0 0, L_0x7f4c205e6018;  1 drivers
v0xeb8d20_0 .net *"_ivl_21", 0 0, L_0xebcc60;  1 drivers
v0xeb8e00_0 .net *"_ivl_22", 0 0, L_0xebcd40;  1 drivers
L_0x7f4c205e6060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xeb8ee0_0 .net/2u *"_ivl_24", 0 0, L_0x7f4c205e6060;  1 drivers
v0xeb8fc0_0 .net *"_ivl_26", 0 0, L_0xebce50;  1 drivers
L_0x7f4c205e60a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xeb9130_0 .net/2u *"_ivl_30", 0 0, L_0x7f4c205e60a8;  1 drivers
v0xeb9210_0 .net *"_ivl_33", 0 0, L_0xebcf90;  1 drivers
v0xeb92f0_0 .net *"_ivl_35", 0 0, L_0xebd080;  1 drivers
v0xeb93d0_0 .net *"_ivl_36", 0 0, L_0xebd120;  1 drivers
v0xeb94b0_0 .net *"_ivl_38", 0 0, L_0xebd260;  1 drivers
v0xeb9590_0 .net *"_ivl_44", 0 0, L_0xebd590;  1 drivers
L_0x7f4c205e60f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xeb9670_0 .net/2u *"_ivl_45", 0 0, L_0x7f4c205e60f0;  1 drivers
v0xeb9750_0 .net *"_ivl_47", 0 0, L_0xebd6a0;  1 drivers
v0xeb9940_0 .net *"_ivl_5", 0 0, L_0xebc380;  1 drivers
v0xeb9a20_0 .net *"_ivl_7", 0 0, L_0xebc420;  1 drivers
v0xeb9b00_0 .net *"_ivl_8", 0 0, L_0xebc4c0;  1 drivers
v0xeb9be0_0 .net "in", 0 0, v0xeb81c0_0;  alias, 1 drivers
v0xeb9c80_0 .net "next_state", 3 0, L_0xebd3b0;  alias, 1 drivers
v0xeb9d60_0 .net "out", 0 0, L_0xebd830;  alias, 1 drivers
v0xeb9e20_0 .net "state", 3 0, v0xeb8360_0;  alias, 1 drivers
L_0xebc380 .part v0xeb8360_0, 0, 1;
L_0xebc420 .part v0xeb8360_0, 2, 1;
L_0xebc580 .functor MUXZ 1, L_0xebc4c0, L_0x7f4c205e6018, v0xeb81c0_0, C4<>;
L_0xebc7d0 .part v0xeb8360_0, 0, 1;
L_0xebc8a0 .part v0xeb8360_0, 1, 1;
L_0xebcc60 .part v0xeb8360_0, 3, 1;
L_0xebce50 .functor MUXZ 1, L_0x7f4c205e6060, L_0xebcd40, v0xeb81c0_0, C4<>;
L_0xebcf90 .part v0xeb8360_0, 1, 1;
L_0xebd080 .part v0xeb8360_0, 3, 1;
L_0xebd260 .functor MUXZ 1, L_0xebd120, L_0x7f4c205e60a8, v0xeb81c0_0, C4<>;
L_0xebd3b0 .concat8 [ 1 1 1 1], L_0xebc580, L_0xebce50, L_0xebd260, L_0xebd6a0;
L_0xebd590 .part v0xeb8360_0, 2, 1;
L_0xebd6a0 .functor MUXZ 1, L_0x7f4c205e60f0, L_0xebd590, v0xeb81c0_0, C4<>;
L_0xebd830 .part v0xeb8360_0, 3, 1;
S_0xeb9fb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xe81670;
 .timescale -12 -12;
E_0xe7af20 .event anyedge, v0xebacc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xebacc0_0;
    %nor/r;
    %assign/vec4 v0xebacc0_0, 0;
    %wait E_0xe7af20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xeb7e30;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xeb80e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xeb82c0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xeb7e30;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe7ac60;
    %pushi/vec4 1, 0, 4;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xeb8360_0, 0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xeb81c0_0, 0;
    %load/vec4 v0xeb8470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeb82c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xeb82c0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xeb80e0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe7ac60;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0xeb8360_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xeb81c0_0, 0;
    %load/vec4 v0xeb8470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeb80e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xeb80e0_0, 0, 32;
T_2.6 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xeb82c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0xeb80e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_2.8 ;
    %load/vec4 v0xeb82c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xeb80e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.11 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xe81670;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeba760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xebacc0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe81670;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xeba760_0;
    %inv;
    %store/vec4 v0xeba760_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xe81670;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xeb8000_0, v0xebae50_0, v0xeba800_0, v0xebab80_0, v0xeba940_0, v0xeba8a0_0, v0xebaab0_0, v0xeba9e0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe81670;
T_6 ;
    %load/vec4 v0xebac20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xebac20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xebac20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_6.1 ;
    %load/vec4 v0xebac20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xebac20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xebac20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.3 ;
    %load/vec4 v0xebac20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xebac20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xebac20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xebac20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xe81670;
T_7 ;
    %wait E_0xe7ac60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xebac20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebac20_0, 4, 32;
    %load/vec4 v0xebad80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xebac20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebac20_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xebac20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebac20_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xeba940_0;
    %load/vec4 v0xeba940_0;
    %load/vec4 v0xeba8a0_0;
    %xor;
    %load/vec4 v0xeba940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xebac20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebac20_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xebac20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebac20_0, 4, 32;
T_7.4 ;
    %load/vec4 v0xebaab0_0;
    %load/vec4 v0xebaab0_0;
    %load/vec4 v0xeba9e0_0;
    %xor;
    %load/vec4 v0xebaab0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0xebac20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebac20_0, 4, 32;
T_7.10 ;
    %load/vec4 v0xebac20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebac20_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3onehot/fsm3onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/machine/fsm3onehot/iter0/response9/top_module.sv";
