$comment
	File created using the following command:
		vcd file lab1.msim.vcd -direction
$end
$date
	Tue Oct 04 16:57:14 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module eightBitLeftShift_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " controller $end
$var reg 1 # enable $end
$var reg 8 $ inp [7:0] $end
$var reg 1 % reset $end
$var reg 1 & shiftIn $end
$var wire 1 ' NOToutput [7] $end
$var wire 1 ( NOToutput [6] $end
$var wire 1 ) NOToutput [5] $end
$var wire 1 * NOToutput [4] $end
$var wire 1 + NOToutput [3] $end
$var wire 1 , NOToutput [2] $end
$var wire 1 - NOToutput [1] $end
$var wire 1 . NOToutput [0] $end
$var wire 1 / output0 $end
$var wire 1 0 output1 $end
$var wire 1 1 output2 $end
$var wire 1 2 output3 $end
$var wire 1 3 output4 $end
$var wire 1 4 output5 $end
$var wire 1 5 output6 $end
$var wire 1 6 output7 $end
$var wire 1 7 sampler $end
$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var tri1 1 ; devclrn $end
$var tri1 1 < devpor $end
$var tri1 1 = devoe $end
$var wire 1 > ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 ? clk~input_o $end
$var wire 1 @ clk~inputCLKENA0_outclk $end
$var wire 1 A inp[0]~input_o $end
$var wire 1 B bit0|int_q~feeder_combout $end
$var wire 1 C shiftIn~input_o $end
$var wire 1 D reset~input_o $end
$var wire 1 E controller~input_o $end
$var wire 1 F enable~input_o $end
$var wire 1 G bit0|int_q~q $end
$var wire 1 H inp[1]~input_o $end
$var wire 1 I bit1|int_q~feeder_combout $end
$var wire 1 J bit1|int_q~q $end
$var wire 1 K inp[2]~input_o $end
$var wire 1 L bit2|int_q~feeder_combout $end
$var wire 1 M bit2|int_q~q $end
$var wire 1 N inp[3]~input_o $end
$var wire 1 O bit3|int_q~feeder_combout $end
$var wire 1 P bit3|int_q~q $end
$var wire 1 Q inp[4]~input_o $end
$var wire 1 R bit4|int_q~feeder_combout $end
$var wire 1 S bit4|int_q~q $end
$var wire 1 T inp[5]~input_o $end
$var wire 1 U bit5|int_q~feeder_combout $end
$var wire 1 V bit5|int_q~q $end
$var wire 1 W inp[6]~input_o $end
$var wire 1 X bit6|int_q~feeder_combout $end
$var wire 1 Y bit6|int_q~q $end
$var wire 1 Z inp[7]~input_o $end
$var wire 1 [ bit7|int_q~feeder_combout $end
$var wire 1 \ bit7|int_q~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
b11111111 $
1%
1&
1.
1-
1,
1+
1*
1)
1(
1'
0/
00
01
02
03
04
05
06
x7
08
19
x:
1;
1<
1=
0>
0?
0@
1A
1B
1C
1D
1E
1F
0G
1H
1I
0J
1K
1L
0M
1N
1O
0P
1Q
1R
0S
1T
1U
0V
1W
1X
0Y
1Z
1[
0\
$end
#500
1!
1?
1@
07
1\
1Y
1V
1S
1P
1M
1J
1G
16
15
14
13
12
11
10
1/
0'
0(
0)
0*
0+
0,
0-
0.
#1000
b1111111 $
b111111 $
b111101 $
b111100 $
0!
0A
0H
0W
0Z
0?
0@
17
0B
0I
0X
0[
#1500
1!
1?
1@
07
0\
0Y
0J
0G
06
05
00
0/
1'
1(
1-
1.
#2000
0"
b11100 $
b1100 $
b100 $
b0 $
0!
0E
0K
0N
0Q
0T
0?
0@
17
0L
0O
0R
0U
#2500
1!
1?
1@
07
1Y
0M
1G
15
01
1/
0(
1,
0.
#3000
0!
0?
0@
17
#3500
1!
1?
1@
07
1\
0P
1J
16
02
10
0'
1+
0-
#4000
0!
0?
0@
17
#4500
1!
1?
1@
07
0S
1M
03
11
1*
0,
#5000
0!
0?
0@
17
#5500
1!
1?
1@
07
0V
1P
04
12
1)
0+
#6000
0!
0?
0@
17
#6500
1!
1?
1@
07
0Y
1S
05
13
1(
0*
#7000
0!
0?
0@
17
#7500
1!
1?
1@
07
0\
1V
06
14
1'
0)
#8000
0!
0?
0@
17
#8500
1!
1?
1@
07
1Y
15
0(
#9000
0!
0?
0@
17
#9500
1!
1?
1@
07
1\
16
0'
#10000
0!
0?
0@
17
#10500
1!
1?
1@
07
#11000
0!
0?
0@
17
#11500
1!
1?
1@
07
#12000
0!
0?
0@
17
#12500
1!
1?
1@
07
#13000
0!
0?
0@
17
#13500
1!
1?
1@
07
#14000
0!
0?
0@
17
#14500
1!
1?
1@
07
#15000
0!
0?
0@
17
#15500
1!
1?
1@
07
#16000
0!
0?
0@
17
#16500
1!
1?
1@
07
#17000
0!
0?
0@
17
#17500
1!
1?
1@
07
#18000
0!
0?
0@
17
#18500
1!
1?
1@
07
#19000
0!
0?
0@
17
#19500
1!
1?
1@
07
#20000
