{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604096525507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604096525518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 18:22:05 2020 " "Processing started: Fri Oct 30 18:22:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604096525518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604096525518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_sra_Oct29 -c mejia_sra_Oct29 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_sra_Oct29 -c mejia_sra_Oct29" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604096525518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604096526124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604096526125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register32_oct29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register32_oct29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register32_Oct29-arch " "Found design unit 1: mejia_register32_Oct29-arch" {  } { { "mejia_register32_Oct29.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_register32_Oct29.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604096541883 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register32_Oct29 " "Found entity 1: mejia_register32_Oct29" {  } { { "mejia_register32_Oct29.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_register32_Oct29.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604096541883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604096541883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_shift_oct29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_shift_oct29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_shift_Oct29-arch " "Found design unit 1: mejia_shift_Oct29-arch" {  } { { "mejia_shift_Oct29.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_shift_Oct29.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604096541887 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_shift_Oct29 " "Found entity 1: mejia_shift_Oct29" {  } { { "mejia_shift_Oct29.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_shift_Oct29.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604096541887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604096541887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_sra_oct29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_sra_oct29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_sra_Oct29-arch " "Found design unit 1: mejia_sra_Oct29-arch" {  } { { "mejia_sra_Oct29.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_sra_Oct29.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604096541890 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_sra_Oct29 " "Found entity 1: mejia_sra_Oct29" {  } { { "mejia_sra_Oct29.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_sra_Oct29.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604096541890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604096541890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_sra_oct29_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_sra_oct29_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_sra_Oct29_tb-arch_tb " "Found design unit 1: mejia_sra_Oct29_tb-arch_tb" {  } { { "mejia_sra_Oct29_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_sra_Oct29_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604096541892 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_sra_Oct29_tb " "Found entity 1: mejia_sra_Oct29_tb" {  } { { "mejia_sra_Oct29_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_sra_Oct29_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604096541892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604096541892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mejia_sra_Oct29 " "Elaborating entity \"mejia_sra_Oct29\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604096541937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_register32_Oct29 mejia_register32_Oct29:REG_RT " "Elaborating entity \"mejia_register32_Oct29\" for hierarchy \"mejia_register32_Oct29:REG_RT\"" {  } { { "mejia_sra_Oct29.vhd" "REG_RT" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_sra_Oct29.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604096541980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_shift_Oct29 mejia_shift_Oct29:SLL_OP " "Elaborating entity \"mejia_shift_Oct29\" for hierarchy \"mejia_shift_Oct29:SLL_OP\"" {  } { { "mejia_sra_Oct29.vhd" "SLL_OP" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_sra_Oct29.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604096542082 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604096543141 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604096543810 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604096543810 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamtin\[31\] " "No output dependent on input pin \"shamtin\[31\]\"" {  } { { "mejia_sra_Oct29.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_sra_Oct29.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604096544048 "|mejia_sra_Oct29|shamtin[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1604096544048 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604096544052 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604096544052 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604096544052 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604096544052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604096544171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 18:22:24 2020 " "Processing ended: Fri Oct 30 18:22:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604096544171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604096544171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604096544171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604096544171 ""}
