
NUCLEO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b8c  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08001d38  08001d38  00011d38  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08001d50  08001d50  00011d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001d58  08001d58  00011d58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08001d5c  08001d5c  00011d5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08001d60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  8 .bss          00000498  2000000c  2000000c  0002000c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200004a4  200004a4  0002000c  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001224d  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002510  00000000  00000000  00032289  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00005071  00000000  00000000  00034799  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007f8  00000000  00000000  00039810  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000009c8  00000000  00000000  0003a008  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000464f  00000000  00000000  0003a9d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00003bbc  00000000  00000000  0003f01f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00042bdb  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00001684  00000000  00000000  00042c58  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000000c 	.word	0x2000000c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08001d20 	.word	0x08001d20

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000010 	.word	0x20000010
 80001e8:	08001d20 	.word	0x08001d20

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000200:	f000 b97a 	b.w	80004f8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	468c      	mov	ip, r1
 8000222:	460d      	mov	r5, r1
 8000224:	4604      	mov	r4, r0
 8000226:	9e08      	ldr	r6, [sp, #32]
 8000228:	2b00      	cmp	r3, #0
 800022a:	d151      	bne.n	80002d0 <__udivmoddi4+0xb4>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d96d      	bls.n	800030e <__udivmoddi4+0xf2>
 8000232:	fab2 fe82 	clz	lr, r2
 8000236:	f1be 0f00 	cmp.w	lr, #0
 800023a:	d00b      	beq.n	8000254 <__udivmoddi4+0x38>
 800023c:	f1ce 0c20 	rsb	ip, lr, #32
 8000240:	fa01 f50e 	lsl.w	r5, r1, lr
 8000244:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000248:	fa02 f70e 	lsl.w	r7, r2, lr
 800024c:	ea4c 0c05 	orr.w	ip, ip, r5
 8000250:	fa00 f40e 	lsl.w	r4, r0, lr
 8000254:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000258:	0c25      	lsrs	r5, r4, #16
 800025a:	fbbc f8fa 	udiv	r8, ip, sl
 800025e:	fa1f f987 	uxth.w	r9, r7
 8000262:	fb0a cc18 	mls	ip, sl, r8, ip
 8000266:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800026a:	fb08 f309 	mul.w	r3, r8, r9
 800026e:	42ab      	cmp	r3, r5
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x6c>
 8000272:	19ed      	adds	r5, r5, r7
 8000274:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 8000278:	f080 8123 	bcs.w	80004c2 <__udivmoddi4+0x2a6>
 800027c:	42ab      	cmp	r3, r5
 800027e:	f240 8120 	bls.w	80004c2 <__udivmoddi4+0x2a6>
 8000282:	f1a8 0802 	sub.w	r8, r8, #2
 8000286:	443d      	add	r5, r7
 8000288:	1aed      	subs	r5, r5, r3
 800028a:	b2a4      	uxth	r4, r4
 800028c:	fbb5 f0fa 	udiv	r0, r5, sl
 8000290:	fb0a 5510 	mls	r5, sl, r0, r5
 8000294:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000298:	fb00 f909 	mul.w	r9, r0, r9
 800029c:	45a1      	cmp	r9, r4
 800029e:	d909      	bls.n	80002b4 <__udivmoddi4+0x98>
 80002a0:	19e4      	adds	r4, r4, r7
 80002a2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002a6:	f080 810a 	bcs.w	80004be <__udivmoddi4+0x2a2>
 80002aa:	45a1      	cmp	r9, r4
 80002ac:	f240 8107 	bls.w	80004be <__udivmoddi4+0x2a2>
 80002b0:	3802      	subs	r0, #2
 80002b2:	443c      	add	r4, r7
 80002b4:	eba4 0409 	sub.w	r4, r4, r9
 80002b8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002bc:	2100      	movs	r1, #0
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d061      	beq.n	8000386 <__udivmoddi4+0x16a>
 80002c2:	fa24 f40e 	lsr.w	r4, r4, lr
 80002c6:	2300      	movs	r3, #0
 80002c8:	6034      	str	r4, [r6, #0]
 80002ca:	6073      	str	r3, [r6, #4]
 80002cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d907      	bls.n	80002e4 <__udivmoddi4+0xc8>
 80002d4:	2e00      	cmp	r6, #0
 80002d6:	d054      	beq.n	8000382 <__udivmoddi4+0x166>
 80002d8:	2100      	movs	r1, #0
 80002da:	e886 0021 	stmia.w	r6, {r0, r5}
 80002de:	4608      	mov	r0, r1
 80002e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e4:	fab3 f183 	clz	r1, r3
 80002e8:	2900      	cmp	r1, #0
 80002ea:	f040 808e 	bne.w	800040a <__udivmoddi4+0x1ee>
 80002ee:	42ab      	cmp	r3, r5
 80002f0:	d302      	bcc.n	80002f8 <__udivmoddi4+0xdc>
 80002f2:	4282      	cmp	r2, r0
 80002f4:	f200 80fa 	bhi.w	80004ec <__udivmoddi4+0x2d0>
 80002f8:	1a84      	subs	r4, r0, r2
 80002fa:	eb65 0503 	sbc.w	r5, r5, r3
 80002fe:	2001      	movs	r0, #1
 8000300:	46ac      	mov	ip, r5
 8000302:	2e00      	cmp	r6, #0
 8000304:	d03f      	beq.n	8000386 <__udivmoddi4+0x16a>
 8000306:	e886 1010 	stmia.w	r6, {r4, ip}
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	b912      	cbnz	r2, 8000316 <__udivmoddi4+0xfa>
 8000310:	2701      	movs	r7, #1
 8000312:	fbb7 f7f2 	udiv	r7, r7, r2
 8000316:	fab7 fe87 	clz	lr, r7
 800031a:	f1be 0f00 	cmp.w	lr, #0
 800031e:	d134      	bne.n	800038a <__udivmoddi4+0x16e>
 8000320:	1beb      	subs	r3, r5, r7
 8000322:	0c3a      	lsrs	r2, r7, #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	2101      	movs	r1, #1
 800032a:	fbb3 f8f2 	udiv	r8, r3, r2
 800032e:	0c25      	lsrs	r5, r4, #16
 8000330:	fb02 3318 	mls	r3, r2, r8, r3
 8000334:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000338:	fb0c f308 	mul.w	r3, ip, r8
 800033c:	42ab      	cmp	r3, r5
 800033e:	d907      	bls.n	8000350 <__udivmoddi4+0x134>
 8000340:	19ed      	adds	r5, r5, r7
 8000342:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x132>
 8000348:	42ab      	cmp	r3, r5
 800034a:	f200 80d1 	bhi.w	80004f0 <__udivmoddi4+0x2d4>
 800034e:	4680      	mov	r8, r0
 8000350:	1aed      	subs	r5, r5, r3
 8000352:	b2a3      	uxth	r3, r4
 8000354:	fbb5 f0f2 	udiv	r0, r5, r2
 8000358:	fb02 5510 	mls	r5, r2, r0, r5
 800035c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000360:	fb0c fc00 	mul.w	ip, ip, r0
 8000364:	45a4      	cmp	ip, r4
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x15c>
 8000368:	19e4      	adds	r4, r4, r7
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x15a>
 8000370:	45a4      	cmp	ip, r4
 8000372:	f200 80b8 	bhi.w	80004e6 <__udivmoddi4+0x2ca>
 8000376:	4618      	mov	r0, r3
 8000378:	eba4 040c 	sub.w	r4, r4, ip
 800037c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000380:	e79d      	b.n	80002be <__udivmoddi4+0xa2>
 8000382:	4631      	mov	r1, r6
 8000384:	4630      	mov	r0, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	f1ce 0420 	rsb	r4, lr, #32
 800038e:	fa05 f30e 	lsl.w	r3, r5, lr
 8000392:	fa07 f70e 	lsl.w	r7, r7, lr
 8000396:	fa20 f804 	lsr.w	r8, r0, r4
 800039a:	0c3a      	lsrs	r2, r7, #16
 800039c:	fa25 f404 	lsr.w	r4, r5, r4
 80003a0:	ea48 0803 	orr.w	r8, r8, r3
 80003a4:	fbb4 f1f2 	udiv	r1, r4, r2
 80003a8:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003ac:	fb02 4411 	mls	r4, r2, r1, r4
 80003b0:	fa1f fc87 	uxth.w	ip, r7
 80003b4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003b8:	fb01 f30c 	mul.w	r3, r1, ip
 80003bc:	42ab      	cmp	r3, r5
 80003be:	fa00 f40e 	lsl.w	r4, r0, lr
 80003c2:	d909      	bls.n	80003d8 <__udivmoddi4+0x1bc>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 80003ca:	f080 808a 	bcs.w	80004e2 <__udivmoddi4+0x2c6>
 80003ce:	42ab      	cmp	r3, r5
 80003d0:	f240 8087 	bls.w	80004e2 <__udivmoddi4+0x2c6>
 80003d4:	3902      	subs	r1, #2
 80003d6:	443d      	add	r5, r7
 80003d8:	1aeb      	subs	r3, r5, r3
 80003da:	fa1f f588 	uxth.w	r5, r8
 80003de:	fbb3 f0f2 	udiv	r0, r3, r2
 80003e2:	fb02 3310 	mls	r3, r2, r0, r3
 80003e6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003ea:	fb00 f30c 	mul.w	r3, r0, ip
 80003ee:	42ab      	cmp	r3, r5
 80003f0:	d907      	bls.n	8000402 <__udivmoddi4+0x1e6>
 80003f2:	19ed      	adds	r5, r5, r7
 80003f4:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80003f8:	d26f      	bcs.n	80004da <__udivmoddi4+0x2be>
 80003fa:	42ab      	cmp	r3, r5
 80003fc:	d96d      	bls.n	80004da <__udivmoddi4+0x2be>
 80003fe:	3802      	subs	r0, #2
 8000400:	443d      	add	r5, r7
 8000402:	1aeb      	subs	r3, r5, r3
 8000404:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000408:	e78f      	b.n	800032a <__udivmoddi4+0x10e>
 800040a:	f1c1 0720 	rsb	r7, r1, #32
 800040e:	fa22 f807 	lsr.w	r8, r2, r7
 8000412:	408b      	lsls	r3, r1
 8000414:	fa05 f401 	lsl.w	r4, r5, r1
 8000418:	ea48 0303 	orr.w	r3, r8, r3
 800041c:	fa20 fe07 	lsr.w	lr, r0, r7
 8000420:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000424:	40fd      	lsrs	r5, r7
 8000426:	ea4e 0e04 	orr.w	lr, lr, r4
 800042a:	fbb5 f9fc 	udiv	r9, r5, ip
 800042e:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000432:	fb0c 5519 	mls	r5, ip, r9, r5
 8000436:	fa1f f883 	uxth.w	r8, r3
 800043a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800043e:	fb09 f408 	mul.w	r4, r9, r8
 8000442:	42ac      	cmp	r4, r5
 8000444:	fa02 f201 	lsl.w	r2, r2, r1
 8000448:	fa00 fa01 	lsl.w	sl, r0, r1
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x244>
 800044e:	18ed      	adds	r5, r5, r3
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000454:	d243      	bcs.n	80004de <__udivmoddi4+0x2c2>
 8000456:	42ac      	cmp	r4, r5
 8000458:	d941      	bls.n	80004de <__udivmoddi4+0x2c2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	441d      	add	r5, r3
 8000460:	1b2d      	subs	r5, r5, r4
 8000462:	fa1f fe8e 	uxth.w	lr, lr
 8000466:	fbb5 f0fc 	udiv	r0, r5, ip
 800046a:	fb0c 5510 	mls	r5, ip, r0, r5
 800046e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45a0      	cmp	r8, r4
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x26e>
 800047a:	18e4      	adds	r4, r4, r3
 800047c:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000480:	d229      	bcs.n	80004d6 <__udivmoddi4+0x2ba>
 8000482:	45a0      	cmp	r8, r4
 8000484:	d927      	bls.n	80004d6 <__udivmoddi4+0x2ba>
 8000486:	3802      	subs	r0, #2
 8000488:	441c      	add	r4, r3
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba4 0408 	sub.w	r4, r4, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454c      	cmp	r4, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	464d      	mov	r5, r9
 800049c:	d315      	bcc.n	80004ca <__udivmoddi4+0x2ae>
 800049e:	d012      	beq.n	80004c6 <__udivmoddi4+0x2aa>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x29c>
 80004a2:	ebba 030e 	subs.w	r3, sl, lr
 80004a6:	eb64 0405 	sbc.w	r4, r4, r5
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40cb      	lsrs	r3, r1
 80004b0:	431f      	orrs	r7, r3
 80004b2:	40cc      	lsrs	r4, r1
 80004b4:	6037      	str	r7, [r6, #0]
 80004b6:	6074      	str	r4, [r6, #4]
 80004b8:	2100      	movs	r1, #0
 80004ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004be:	4618      	mov	r0, r3
 80004c0:	e6f8      	b.n	80002b4 <__udivmoddi4+0x98>
 80004c2:	4690      	mov	r8, r2
 80004c4:	e6e0      	b.n	8000288 <__udivmoddi4+0x6c>
 80004c6:	45c2      	cmp	sl, r8
 80004c8:	d2ea      	bcs.n	80004a0 <__udivmoddi4+0x284>
 80004ca:	ebb8 0e02 	subs.w	lr, r8, r2
 80004ce:	eb69 0503 	sbc.w	r5, r9, r3
 80004d2:	3801      	subs	r0, #1
 80004d4:	e7e4      	b.n	80004a0 <__udivmoddi4+0x284>
 80004d6:	4628      	mov	r0, r5
 80004d8:	e7d7      	b.n	800048a <__udivmoddi4+0x26e>
 80004da:	4640      	mov	r0, r8
 80004dc:	e791      	b.n	8000402 <__udivmoddi4+0x1e6>
 80004de:	4681      	mov	r9, r0
 80004e0:	e7be      	b.n	8000460 <__udivmoddi4+0x244>
 80004e2:	4601      	mov	r1, r0
 80004e4:	e778      	b.n	80003d8 <__udivmoddi4+0x1bc>
 80004e6:	3802      	subs	r0, #2
 80004e8:	443c      	add	r4, r7
 80004ea:	e745      	b.n	8000378 <__udivmoddi4+0x15c>
 80004ec:	4608      	mov	r0, r1
 80004ee:	e708      	b.n	8000302 <__udivmoddi4+0xe6>
 80004f0:	f1a8 0802 	sub.w	r8, r8, #2
 80004f4:	443d      	add	r5, r7
 80004f6:	e72b      	b.n	8000350 <__udivmoddi4+0x134>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004fc:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004fe:	4a0e      	ldr	r2, [pc, #56]	; (8000538 <HAL_InitTick+0x3c>)
 8000500:	4b0e      	ldr	r3, [pc, #56]	; (800053c <HAL_InitTick+0x40>)
{
 8000502:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000504:	7818      	ldrb	r0, [r3, #0]
 8000506:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800050a:	fbb3 f3f0 	udiv	r3, r3, r0
 800050e:	6810      	ldr	r0, [r2, #0]
 8000510:	fbb0 f0f3 	udiv	r0, r0, r3
 8000514:	f000 f8a8 	bl	8000668 <HAL_SYSTICK_Config>
 8000518:	4604      	mov	r4, r0
 800051a:	b958      	cbnz	r0, 8000534 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800051c:	2d0f      	cmp	r5, #15
 800051e:	d809      	bhi.n	8000534 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000520:	4602      	mov	r2, r0
 8000522:	4629      	mov	r1, r5
 8000524:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000528:	f000 f85e 	bl	80005e8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800052c:	4b04      	ldr	r3, [pc, #16]	; (8000540 <HAL_InitTick+0x44>)
 800052e:	4620      	mov	r0, r4
 8000530:	601d      	str	r5, [r3, #0]
 8000532:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000534:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000536:	bd38      	pop	{r3, r4, r5, pc}
 8000538:	20000008 	.word	0x20000008
 800053c:	20000000 	.word	0x20000000
 8000540:	20000004 	.word	0x20000004

08000544 <HAL_Init>:
{
 8000544:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000546:	4b0b      	ldr	r3, [pc, #44]	; (8000574 <HAL_Init+0x30>)
 8000548:	681a      	ldr	r2, [r3, #0]
 800054a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800054e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000550:	681a      	ldr	r2, [r3, #0]
 8000552:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000556:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000558:	681a      	ldr	r2, [r3, #0]
 800055a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800055e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000560:	2003      	movs	r0, #3
 8000562:	f000 f82f 	bl	80005c4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000566:	2000      	movs	r0, #0
 8000568:	f7ff ffc8 	bl	80004fc <HAL_InitTick>
  HAL_MspInit();
 800056c:	f001 fa2a 	bl	80019c4 <HAL_MspInit>
}
 8000570:	2000      	movs	r0, #0
 8000572:	bd08      	pop	{r3, pc}
 8000574:	40023c00 	.word	0x40023c00

08000578 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000578:	4a03      	ldr	r2, [pc, #12]	; (8000588 <HAL_IncTick+0x10>)
 800057a:	4b04      	ldr	r3, [pc, #16]	; (800058c <HAL_IncTick+0x14>)
 800057c:	6811      	ldr	r1, [r2, #0]
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	440b      	add	r3, r1
 8000582:	6013      	str	r3, [r2, #0]
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	20000028 	.word	0x20000028
 800058c:	20000000 	.word	0x20000000

08000590 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000590:	4b01      	ldr	r3, [pc, #4]	; (8000598 <HAL_GetTick+0x8>)
 8000592:	6818      	ldr	r0, [r3, #0]
}
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	20000028 	.word	0x20000028

0800059c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800059c:	b538      	push	{r3, r4, r5, lr}
 800059e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80005a0:	f7ff fff6 	bl	8000590 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005a4:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80005a6:	bf1c      	itt	ne
 80005a8:	4b05      	ldrne	r3, [pc, #20]	; (80005c0 <HAL_Delay+0x24>)
 80005aa:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 80005ac:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 80005ae:	bf18      	it	ne
 80005b0:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005b2:	f7ff ffed 	bl	8000590 <HAL_GetTick>
 80005b6:	1b40      	subs	r0, r0, r5
 80005b8:	4284      	cmp	r4, r0
 80005ba:	d8fa      	bhi.n	80005b2 <HAL_Delay+0x16>
  {
  }
}
 80005bc:	bd38      	pop	{r3, r4, r5, pc}
 80005be:	bf00      	nop
 80005c0:	20000000 	.word	0x20000000

080005c4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005c4:	4a07      	ldr	r2, [pc, #28]	; (80005e4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80005c6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005c8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005cc:	041b      	lsls	r3, r3, #16
 80005ce:	0c1b      	lsrs	r3, r3, #16
 80005d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80005d4:	0200      	lsls	r0, r0, #8
 80005d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005da:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80005de:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80005e0:	60d3      	str	r3, [r2, #12]
 80005e2:	4770      	bx	lr
 80005e4:	e000ed00 	.word	0xe000ed00

080005e8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005e8:	4b17      	ldr	r3, [pc, #92]	; (8000648 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	68dc      	ldr	r4, [r3, #12]
 80005ee:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005f2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005f6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005f8:	2b04      	cmp	r3, #4
 80005fa:	bf28      	it	cs
 80005fc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005fe:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000600:	f04f 0501 	mov.w	r5, #1
 8000604:	fa05 f303 	lsl.w	r3, r5, r3
 8000608:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800060c:	bf8c      	ite	hi
 800060e:	3c03      	subhi	r4, #3
 8000610:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000612:	4019      	ands	r1, r3
 8000614:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000616:	fa05 f404 	lsl.w	r4, r5, r4
 800061a:	3c01      	subs	r4, #1
 800061c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800061e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000620:	ea42 0201 	orr.w	r2, r2, r1
 8000624:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000628:	bfaf      	iteee	ge
 800062a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800062e:	f000 000f 	andlt.w	r0, r0, #15
 8000632:	4b06      	ldrlt	r3, [pc, #24]	; (800064c <HAL_NVIC_SetPriority+0x64>)
 8000634:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000636:	bfa5      	ittet	ge
 8000638:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 800063c:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063e:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000640:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000644:	bd30      	pop	{r4, r5, pc}
 8000646:	bf00      	nop
 8000648:	e000ed00 	.word	0xe000ed00
 800064c:	e000ed14 	.word	0xe000ed14

08000650 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000650:	0942      	lsrs	r2, r0, #5
 8000652:	2301      	movs	r3, #1
 8000654:	f000 001f 	and.w	r0, r0, #31
 8000658:	fa03 f000 	lsl.w	r0, r3, r0
 800065c:	4b01      	ldr	r3, [pc, #4]	; (8000664 <HAL_NVIC_EnableIRQ+0x14>)
 800065e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000662:	4770      	bx	lr
 8000664:	e000e100 	.word	0xe000e100

08000668 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000668:	3801      	subs	r0, #1
 800066a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800066e:	d20a      	bcs.n	8000686 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000670:	4b06      	ldr	r3, [pc, #24]	; (800068c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000672:	4a07      	ldr	r2, [pc, #28]	; (8000690 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000674:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000676:	21f0      	movs	r1, #240	; 0xf0
 8000678:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800067c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800067e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000680:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000682:	601a      	str	r2, [r3, #0]
 8000684:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000686:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	e000e010 	.word	0xe000e010
 8000690:	e000ed00 	.word	0xe000ed00

08000694 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8000694:	b570      	push	{r4, r5, r6, lr}
 8000696:	4604      	mov	r4, r0
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8000698:	b129      	cbz	r1, 80006a6 <ETH_MACDMAConfig+0x12>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800069a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800069e:	60c3      	str	r3, [r0, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 80006a0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80006a4:	6083      	str	r3, [r0, #8]
  macinit.Jabber = ETH_JABBER_ENABLE;
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80006a6:	69e3      	ldr	r3, [r4, #28]
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
  macinit.VLANTagIdentifier = 0x0U;
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80006a8:	6822      	ldr	r2, [r4, #0]
                       macinit.Jabber | 
                       macinit.InterFrameGap |
                       macinit.CarrierSense |
                       (heth->Init).Speed | 
                       macinit.ReceiveOwn |
                       macinit.LoopbackMode |
 80006aa:	68e0      	ldr	r0, [r4, #12]
  tmpreg1 = (heth->Instance)->MACCR;
 80006ac:	6815      	ldr	r5, [r2, #0]
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80006ae:	2b00      	cmp	r3, #0
                       macinit.LoopbackMode |
 80006b0:	68a3      	ldr	r3, [r4, #8]
 80006b2:	ea43 0300 	orr.w	r3, r3, r0
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80006b6:	4830      	ldr	r0, [pc, #192]	; (8000778 <ETH_MACDMAConfig+0xe4>)
 80006b8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80006bc:	ea00 0005 	and.w	r0, r0, r5
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80006c0:	bf0c      	ite	eq
 80006c2:	f44f 6180 	moveq.w	r1, #1024	; 0x400
 80006c6:	2100      	movne	r1, #0
 80006c8:	4303      	orrs	r3, r0
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80006ca:	430b      	orrs	r3, r1
                       macinit.AutomaticPadCRCStrip | 
                       macinit.BackOffLimit | 
                       macinit.DeferralCheck);
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80006cc:	6013      	str	r3, [r2, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80006ce:	2001      	movs	r0, #1
  tmpreg1 = (heth->Instance)->MACCR;
 80006d0:	6815      	ldr	r5, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80006d2:	f7ff ff63 	bl	800059c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 80006d6:	6823      	ldr	r3, [r4, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80006d8:	2240      	movs	r2, #64	; 0x40
  (heth->Instance)->MACCR = tmpreg1; 
 80006da:	601d      	str	r5, [r3, #0]
                                        macinit.UnicastFramesFilter);
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80006dc:	2001      	movs	r0, #1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80006de:	605a      	str	r2, [r3, #4]
   tmpreg1 = (heth->Instance)->MACFFR;
 80006e0:	685d      	ldr	r5, [r3, #4]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80006e2:	f7ff ff5b 	bl	800059c <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 80006e6:	6823      	ldr	r3, [r4, #0]
 80006e8:	605d      	str	r5, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80006ea:	2500      	movs	r5, #0
 80006ec:	609d      	str	r5, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80006ee:	60dd      	str	r5, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 80006f0:	699a      	ldr	r2, [r3, #24]
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80006f2:	f022 02be 	bic.w	r2, r2, #190	; 0xbe
 80006f6:	0412      	lsls	r2, r2, #16
 80006f8:	0c12      	lsrs	r2, r2, #16
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 80006fa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
                        macinit.UnicastPauseFrameDetect | 
                        macinit.ReceiveFlowControl |
                        macinit.TransmitFlowControl); 
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80006fe:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8000700:	2001      	movs	r0, #1
   tmpreg1 = (heth->Instance)->MACFCR;
 8000702:	699e      	ldr	r6, [r3, #24]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8000704:	f7ff ff4a 	bl	800059c <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8000708:	6823      	ldr	r3, [r4, #0]
                                            macinit.VLANTagIdentifier);
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800070a:	2001      	movs	r0, #1
   (heth->Instance)->MACFCR = tmpreg1;
 800070c:	619e      	str	r6, [r3, #24]
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 800070e:	61dd      	str	r5, [r3, #28]
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8000710:	69dd      	ldr	r5, [r3, #28]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8000712:	f7ff ff43 	bl	800059c <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8000716:	6822      	ldr	r2, [r4, #0]
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8000718:	4b18      	ldr	r3, [pc, #96]	; (800077c <ETH_MACDMAConfig+0xe8>)
    (heth->Instance)->MACVLANTR = tmpreg1;
 800071a:	61d5      	str	r5, [r2, #28]
    tmpreg1 = (heth->Instance)->DMAOMR;
 800071c:	f241 0518 	movw	r5, #4120	; 0x1018
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8000720:	2001      	movs	r0, #1
    tmpreg1 = (heth->Instance)->DMAOMR;
 8000722:	5951      	ldr	r1, [r2, r5]
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8000724:	400b      	ands	r3, r1
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8000726:	f043 7308 	orr.w	r3, r3, #35651584	; 0x2200000
 800072a:	f043 0304 	orr.w	r3, r3, #4
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800072e:	5153      	str	r3, [r2, r5]
    tmpreg1 = (heth->Instance)->DMAOMR;
 8000730:	5956      	ldr	r6, [r2, r5]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8000732:	f7ff ff33 	bl	800059c <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8000736:	6823      	ldr	r3, [r4, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8000738:	4a11      	ldr	r2, [pc, #68]	; (8000780 <ETH_MACDMAConfig+0xec>)
    (heth->Instance)->DMAOMR = tmpreg1;
 800073a:	515e      	str	r6, [r3, r5]
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800073c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8000740:	2001      	movs	r0, #1
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8000742:	601a      	str	r2, [r3, #0]
     tmpreg1 = (heth->Instance)->DMABMR;
 8000744:	681d      	ldr	r5, [r3, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8000746:	f7ff ff29 	bl	800059c <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 800074a:	6822      	ldr	r2, [r4, #0]
 800074c:	f502 5380 	add.w	r3, r2, #4096	; 0x1000
 8000750:	601d      	str	r5, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8000752:	69a3      	ldr	r3, [r4, #24]
 8000754:	2b01      	cmp	r3, #1
 8000756:	d107      	bne.n	8000768 <ETH_MACDMAConfig+0xd4>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8000758:	f241 011c 	movw	r1, #4124	; 0x101c
 800075c:	5853      	ldr	r3, [r2, r1]
 800075e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000762:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000766:	5053      	str	r3, [r2, r1]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8000768:	6963      	ldr	r3, [r4, #20]
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800076a:	4a06      	ldr	r2, [pc, #24]	; (8000784 <ETH_MACDMAConfig+0xf0>)
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800076c:	8899      	ldrh	r1, [r3, #4]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800076e:	6011      	str	r1, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8000770:	681a      	ldr	r2, [r3, #0]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8000772:	4b05      	ldr	r3, [pc, #20]	; (8000788 <ETH_MACDMAConfig+0xf4>)
 8000774:	601a      	str	r2, [r3, #0]
 8000776:	bd70      	pop	{r4, r5, r6, pc}
 8000778:	ff20810f 	.word	0xff20810f
 800077c:	f8de3f23 	.word	0xf8de3f23
 8000780:	02c12080 	.word	0x02c12080
 8000784:	40028040 	.word	0x40028040
 8000788:	40028044 	.word	0x40028044

0800078c <HAL_ETH_ReadPHYRegister>:
{
 800078c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 800078e:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8000792:	2b82      	cmp	r3, #130	; 0x82
{
 8000794:	4605      	mov	r5, r0
 8000796:	4616      	mov	r6, r2
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8000798:	d030      	beq.n	80007fc <HAL_ETH_ReadPHYRegister+0x70>
  tmpreg1 = heth->Instance->MACMIIAR;
 800079a:	6802      	ldr	r2, [r0, #0]
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800079c:	2382      	movs	r3, #130	; 0x82
 800079e:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  tmpreg1 = heth->Instance->MACMIIAR;
 80007a2:	6913      	ldr	r3, [r2, #16]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 80007a4:	0189      	lsls	r1, r1, #6
 80007a6:	f401 64f8 	and.w	r4, r1, #1984	; 0x7c0
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80007aa:	f003 011c 	and.w	r1, r3, #28
 80007ae:	4321      	orrs	r1, r4
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 80007b0:	8a04      	ldrh	r4, [r0, #16]
 80007b2:	02e4      	lsls	r4, r4, #11
 80007b4:	b2a4      	uxth	r4, r4
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 80007b6:	430c      	orrs	r4, r1
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 80007b8:	f044 0401 	orr.w	r4, r4, #1
  heth->Instance->MACMIIAR = tmpreg1;
 80007bc:	6114      	str	r4, [r2, #16]
  tickstart = HAL_GetTick();
 80007be:	f7ff fee7 	bl	8000590 <HAL_GetTick>
 80007c2:	4607      	mov	r7, r0
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80007c4:	f014 0001 	ands.w	r0, r4, #1
 80007c8:	d107      	bne.n	80007da <HAL_ETH_ReadPHYRegister+0x4e>
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80007ca:	682b      	ldr	r3, [r5, #0]
 80007cc:	695b      	ldr	r3, [r3, #20]
 80007ce:	b29b      	uxth	r3, r3
 80007d0:	6033      	str	r3, [r6, #0]
  heth->State = HAL_ETH_STATE_READY;
 80007d2:	2301      	movs	r3, #1
 80007d4:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
 80007d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 80007da:	f7ff fed9 	bl	8000590 <HAL_GetTick>
 80007de:	1bc0      	subs	r0, r0, r7
 80007e0:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 80007e4:	d307      	bcc.n	80007f6 <HAL_ETH_ReadPHYRegister+0x6a>
      heth->State= HAL_ETH_STATE_READY;
 80007e6:	2301      	movs	r3, #1
 80007e8:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(heth);
 80007ec:	2300      	movs	r3, #0
 80007ee:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
      return HAL_TIMEOUT;
 80007f2:	2003      	movs	r0, #3
 80007f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpreg1 = heth->Instance->MACMIIAR;
 80007f6:	682b      	ldr	r3, [r5, #0]
 80007f8:	691c      	ldr	r4, [r3, #16]
 80007fa:	e7e3      	b.n	80007c4 <HAL_ETH_ReadPHYRegister+0x38>
    return HAL_BUSY;
 80007fc:	2002      	movs	r0, #2
}
 80007fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000800 <HAL_ETH_WritePHYRegister>:
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8000800:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8000804:	2b42      	cmp	r3, #66	; 0x42
{
 8000806:	b570      	push	{r4, r5, r6, lr}
 8000808:	4605      	mov	r5, r0
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 800080a:	d02e      	beq.n	800086a <HAL_ETH_WritePHYRegister+0x6a>
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800080c:	2342      	movs	r3, #66	; 0x42
 800080e:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  tmpreg1 = heth->Instance->MACMIIAR;
 8000812:	6803      	ldr	r3, [r0, #0]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8000814:	018c      	lsls	r4, r1, #6
  tmpreg1 = heth->Instance->MACMIIAR;
 8000816:	6918      	ldr	r0, [r3, #16]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8000818:	f404 64f8 	and.w	r4, r4, #1984	; 0x7c0
 800081c:	f044 0403 	orr.w	r4, r4, #3
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8000820:	f000 001c 	and.w	r0, r0, #28
 8000824:	4320      	orrs	r0, r4
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8000826:	8a2c      	ldrh	r4, [r5, #16]
 8000828:	02e4      	lsls	r4, r4, #11
 800082a:	b2a4      	uxth	r4, r4
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 800082c:	4304      	orrs	r4, r0
 800082e:	b292      	uxth	r2, r2
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8000830:	615a      	str	r2, [r3, #20]
  heth->Instance->MACMIIAR = tmpreg1;
 8000832:	611c      	str	r4, [r3, #16]
  tickstart = HAL_GetTick();
 8000834:	f7ff feac 	bl	8000590 <HAL_GetTick>
 8000838:	4606      	mov	r6, r0
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800083a:	f014 0001 	ands.w	r0, r4, #1
 800083e:	d103      	bne.n	8000848 <HAL_ETH_WritePHYRegister+0x48>
  heth->State = HAL_ETH_STATE_READY;
 8000840:	2301      	movs	r3, #1
 8000842:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
 8000846:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8000848:	f7ff fea2 	bl	8000590 <HAL_GetTick>
 800084c:	1b80      	subs	r0, r0, r6
 800084e:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8000852:	d307      	bcc.n	8000864 <HAL_ETH_WritePHYRegister+0x64>
      heth->State= HAL_ETH_STATE_READY;
 8000854:	2301      	movs	r3, #1
 8000856:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(heth);
 800085a:	2300      	movs	r3, #0
 800085c:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
      return HAL_TIMEOUT;
 8000860:	2003      	movs	r0, #3
 8000862:	bd70      	pop	{r4, r5, r6, pc}
    tmpreg1 = heth->Instance->MACMIIAR;
 8000864:	682b      	ldr	r3, [r5, #0]
 8000866:	691c      	ldr	r4, [r3, #16]
 8000868:	e7e7      	b.n	800083a <HAL_ETH_WritePHYRegister+0x3a>
    return HAL_BUSY;
 800086a:	2002      	movs	r0, #2
}
 800086c:	bd70      	pop	{r4, r5, r6, pc}
	...

08000870 <HAL_ETH_Init>:
{
 8000870:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8000872:	2300      	movs	r3, #0
 8000874:	9300      	str	r3, [sp, #0]
  if(heth == NULL)
 8000876:	4604      	mov	r4, r0
 8000878:	2800      	cmp	r0, #0
 800087a:	f000 80de 	beq.w	8000a3a <HAL_ETH_Init+0x1ca>
  if(heth->State == HAL_ETH_STATE_RESET)
 800087e:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8000882:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000886:	b91b      	cbnz	r3, 8000890 <HAL_ETH_Init+0x20>
    heth->Lock = HAL_UNLOCKED;
 8000888:	f880 2045 	strb.w	r2, [r0, #69]	; 0x45
    HAL_ETH_MspInit(heth);
 800088c:	f001 f8b6 	bl	80019fc <HAL_ETH_MspInit>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000890:	2300      	movs	r3, #0
 8000892:	9301      	str	r3, [sp, #4]
 8000894:	4b6a      	ldr	r3, [pc, #424]	; (8000a40 <HAL_ETH_Init+0x1d0>)
 8000896:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000898:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800089c:	645a      	str	r2, [r3, #68]	; 0x44
 800089e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008a4:	9301      	str	r3, [sp, #4]
 80008a6:	9b01      	ldr	r3, [sp, #4]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80008a8:	4b66      	ldr	r3, [pc, #408]	; (8000a44 <HAL_ETH_Init+0x1d4>)
 80008aa:	685a      	ldr	r2, [r3, #4]
 80008ac:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80008b0:	605a      	str	r2, [r3, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80008b2:	685a      	ldr	r2, [r3, #4]
 80008b4:	6a21      	ldr	r1, [r4, #32]
 80008b6:	430a      	orrs	r2, r1
 80008b8:	605a      	str	r2, [r3, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80008ba:	6823      	ldr	r3, [r4, #0]
 80008bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80008c0:	681a      	ldr	r2, [r3, #0]
 80008c2:	f042 0201 	orr.w	r2, r2, #1
 80008c6:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80008c8:	f7ff fe62 	bl	8000590 <HAL_GetTick>
 80008cc:	4605      	mov	r5, r0
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80008ce:	6823      	ldr	r3, [r4, #0]
 80008d0:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 80008d4:	6812      	ldr	r2, [r2, #0]
 80008d6:	07d0      	lsls	r0, r2, #31
 80008d8:	d41d      	bmi.n	8000916 <HAL_ETH_Init+0xa6>
  tmpreg1 = (heth->Instance)->MACMIIAR;
 80008da:	691d      	ldr	r5, [r3, #16]
  hclk = HAL_RCC_GetHCLKFreq();
 80008dc:	f000 fc7c 	bl	80011d8 <HAL_RCC_GetHCLKFreq>
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80008e0:	4b59      	ldr	r3, [pc, #356]	; (8000a48 <HAL_ETH_Init+0x1d8>)
 80008e2:	4a5a      	ldr	r2, [pc, #360]	; (8000a4c <HAL_ETH_Init+0x1dc>)
 80008e4:	4403      	add	r3, r0
 80008e6:	4293      	cmp	r3, r2
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 80008e8:	f025 051c 	bic.w	r5, r5, #28
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80008ec:	d822      	bhi.n	8000934 <HAL_ETH_Init+0xc4>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80008ee:	f045 0508 	orr.w	r5, r5, #8
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 80008f2:	6823      	ldr	r3, [r4, #0]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80008f4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 80008f8:	611d      	str	r5, [r3, #16]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80008fa:	2100      	movs	r1, #0
 80008fc:	4620      	mov	r0, r4
 80008fe:	f7ff ff7f 	bl	8000800 <HAL_ETH_WritePHYRegister>
 8000902:	4605      	mov	r5, r0
 8000904:	b368      	cbz	r0, 8000962 <HAL_ETH_Init+0xf2>
      ETH_MACDMAConfig(heth, err);
 8000906:	2101      	movs	r1, #1
 8000908:	4620      	mov	r0, r4
      heth->State = HAL_ETH_STATE_READY;
 800090a:	2501      	movs	r5, #1
      ETH_MACDMAConfig(heth, err);
 800090c:	f7ff fec2 	bl	8000694 <ETH_MACDMAConfig>
      heth->State = HAL_ETH_STATE_READY;
 8000910:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      return HAL_ERROR;
 8000914:	e00b      	b.n	800092e <HAL_ETH_Init+0xbe>
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8000916:	f7ff fe3b 	bl	8000590 <HAL_GetTick>
 800091a:	1b40      	subs	r0, r0, r5
 800091c:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8000920:	d9d5      	bls.n	80008ce <HAL_ETH_Init+0x5e>
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8000922:	2503      	movs	r5, #3
      __HAL_UNLOCK(heth);
 8000924:	2300      	movs	r3, #0
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8000926:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 800092a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 800092e:	4628      	mov	r0, r5
 8000930:	b003      	add	sp, #12
 8000932:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8000934:	4b46      	ldr	r3, [pc, #280]	; (8000a50 <HAL_ETH_Init+0x1e0>)
 8000936:	4a47      	ldr	r2, [pc, #284]	; (8000a54 <HAL_ETH_Init+0x1e4>)
 8000938:	4403      	add	r3, r0
 800093a:	4293      	cmp	r3, r2
 800093c:	d802      	bhi.n	8000944 <HAL_ETH_Init+0xd4>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 800093e:	f045 050c 	orr.w	r5, r5, #12
 8000942:	e7d6      	b.n	80008f2 <HAL_ETH_Init+0x82>
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8000944:	4b44      	ldr	r3, [pc, #272]	; (8000a58 <HAL_ETH_Init+0x1e8>)
 8000946:	4a45      	ldr	r2, [pc, #276]	; (8000a5c <HAL_ETH_Init+0x1ec>)
 8000948:	4403      	add	r3, r0
 800094a:	4293      	cmp	r3, r2
 800094c:	d9d1      	bls.n	80008f2 <HAL_ETH_Init+0x82>
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 800094e:	4b44      	ldr	r3, [pc, #272]	; (8000a60 <HAL_ETH_Init+0x1f0>)
 8000950:	4a44      	ldr	r2, [pc, #272]	; (8000a64 <HAL_ETH_Init+0x1f4>)
 8000952:	4403      	add	r3, r0
 8000954:	4293      	cmp	r3, r2
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8000956:	bf94      	ite	ls
 8000958:	f045 0504 	orrls.w	r5, r5, #4
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 800095c:	f045 0510 	orrhi.w	r5, r5, #16
 8000960:	e7c7      	b.n	80008f2 <HAL_ETH_Init+0x82>
  HAL_Delay(PHY_RESET_DELAY);
 8000962:	20ff      	movs	r0, #255	; 0xff
 8000964:	f7ff fe1a 	bl	800059c <HAL_Delay>
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8000968:	6863      	ldr	r3, [r4, #4]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d053      	beq.n	8000a16 <HAL_ETH_Init+0x1a6>
    tickstart = HAL_GetTick();
 800096e:	f7ff fe0f 	bl	8000590 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8000972:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000976:	4606      	mov	r6, r0
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8000978:	466a      	mov	r2, sp
 800097a:	2101      	movs	r1, #1
 800097c:	4620      	mov	r0, r4
 800097e:	f7ff ff05 	bl	800078c <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8000982:	f7ff fe05 	bl	8000590 <HAL_GetTick>
 8000986:	1b80      	subs	r0, r0, r6
 8000988:	42b8      	cmp	r0, r7
 800098a:	d90b      	bls.n	80009a4 <HAL_ETH_Init+0x134>
        ETH_MACDMAConfig(heth, err);
 800098c:	2101      	movs	r1, #1
 800098e:	4620      	mov	r0, r4
 8000990:	f7ff fe80 	bl	8000694 <ETH_MACDMAConfig>
        heth->State= HAL_ETH_STATE_READY;
 8000994:	2301      	movs	r3, #1
 8000996:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(heth);
 800099a:	2300      	movs	r3, #0
 800099c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
        return HAL_TIMEOUT;
 80009a0:	2503      	movs	r5, #3
 80009a2:	e7c4      	b.n	800092e <HAL_ETH_Init+0xbe>
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80009a4:	9b00      	ldr	r3, [sp, #0]
 80009a6:	0759      	lsls	r1, r3, #29
 80009a8:	d5e6      	bpl.n	8000978 <HAL_ETH_Init+0x108>
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80009aa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009ae:	2100      	movs	r1, #0
 80009b0:	4620      	mov	r0, r4
 80009b2:	f7ff ff25 	bl	8000800 <HAL_ETH_WritePHYRegister>
 80009b6:	2800      	cmp	r0, #0
 80009b8:	d1a5      	bne.n	8000906 <HAL_ETH_Init+0x96>
    tickstart = HAL_GetTick();
 80009ba:	f7ff fde9 	bl	8000590 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 80009be:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80009c2:	4606      	mov	r6, r0
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80009c4:	466a      	mov	r2, sp
 80009c6:	2101      	movs	r1, #1
 80009c8:	4620      	mov	r0, r4
 80009ca:	f7ff fedf 	bl	800078c <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 80009ce:	f7ff fddf 	bl	8000590 <HAL_GetTick>
 80009d2:	1b80      	subs	r0, r0, r6
 80009d4:	42b8      	cmp	r0, r7
 80009d6:	d8d9      	bhi.n	800098c <HAL_ETH_Init+0x11c>
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80009d8:	9b00      	ldr	r3, [sp, #0]
 80009da:	069a      	lsls	r2, r3, #26
 80009dc:	d5f2      	bpl.n	80009c4 <HAL_ETH_Init+0x154>
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80009de:	466a      	mov	r2, sp
 80009e0:	2110      	movs	r1, #16
 80009e2:	4620      	mov	r0, r4
 80009e4:	f7ff fed2 	bl	800078c <HAL_ETH_ReadPHYRegister>
 80009e8:	2800      	cmp	r0, #0
 80009ea:	d18c      	bne.n	8000906 <HAL_ETH_Init+0x96>
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80009ec:	9b00      	ldr	r3, [sp, #0]
 80009ee:	f013 0204 	ands.w	r2, r3, #4
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 80009f2:	bf18      	it	ne
 80009f4:	f44f 6200 	movne.w	r2, #2048	; 0x800
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80009f8:	079b      	lsls	r3, r3, #30
      (heth->Init).Speed = ETH_SPEED_10M; 
 80009fa:	bf4c      	ite	mi
 80009fc:	2300      	movmi	r3, #0
      (heth->Init).Speed = ETH_SPEED_100M;
 80009fe:	f44f 4380 	movpl.w	r3, #16384	; 0x4000
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8000a02:	60e2      	str	r2, [r4, #12]
      (heth->Init).Speed = ETH_SPEED_100M;
 8000a04:	60a3      	str	r3, [r4, #8]
  ETH_MACDMAConfig(heth, err);
 8000a06:	2100      	movs	r1, #0
 8000a08:	4620      	mov	r0, r4
 8000a0a:	f7ff fe43 	bl	8000694 <ETH_MACDMAConfig>
  heth->State= HAL_ETH_STATE_READY;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  return HAL_OK;
 8000a14:	e78b      	b.n	800092e <HAL_ETH_Init+0xbe>
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 8000a16:	68a3      	ldr	r3, [r4, #8]
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8000a18:	68e2      	ldr	r2, [r4, #12]
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 8000a1a:	085b      	lsrs	r3, r3, #1
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8000a1c:	ea43 02d2 	orr.w	r2, r3, r2, lsr #3
 8000a20:	b292      	uxth	r2, r2
 8000a22:	4629      	mov	r1, r5
 8000a24:	4620      	mov	r0, r4
 8000a26:	f7ff feeb 	bl	8000800 <HAL_ETH_WritePHYRegister>
 8000a2a:	2800      	cmp	r0, #0
 8000a2c:	f47f af6b 	bne.w	8000906 <HAL_ETH_Init+0x96>
    HAL_Delay(PHY_CONFIG_DELAY);
 8000a30:	f640 70ff 	movw	r0, #4095	; 0xfff
 8000a34:	f7ff fdb2 	bl	800059c <HAL_Delay>
 8000a38:	e7e5      	b.n	8000a06 <HAL_ETH_Init+0x196>
    return HAL_ERROR;
 8000a3a:	2501      	movs	r5, #1
 8000a3c:	e777      	b.n	800092e <HAL_ETH_Init+0xbe>
 8000a3e:	bf00      	nop
 8000a40:	40023800 	.word	0x40023800
 8000a44:	40013800 	.word	0x40013800
 8000a48:	feced300 	.word	0xfeced300
 8000a4c:	00e4e1bf 	.word	0x00e4e1bf
 8000a50:	fde9f140 	.word	0xfde9f140
 8000a54:	017d783f 	.word	0x017d783f
 8000a58:	fc6c7900 	.word	0xfc6c7900
 8000a5c:	026259ff 	.word	0x026259ff
 8000a60:	fa0a1f00 	.word	0xfa0a1f00
 8000a64:	02faf07f 	.word	0x02faf07f

08000a68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a6c:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a6e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a70:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 8000c38 <HAL_GPIO_Init+0x1d0>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a74:	4a6e      	ldr	r2, [pc, #440]	; (8000c30 <HAL_GPIO_Init+0x1c8>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a76:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 8000c3c <HAL_GPIO_Init+0x1d4>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a7a:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000a7c:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000a7e:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a82:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000a84:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a88:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8000a8c:	45b6      	cmp	lr, r6
 8000a8e:	f040 80b6 	bne.w	8000bfe <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a92:	684c      	ldr	r4, [r1, #4]
 8000a94:	f024 0710 	bic.w	r7, r4, #16
 8000a98:	2f02      	cmp	r7, #2
 8000a9a:	d116      	bne.n	8000aca <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8000a9c:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000aa0:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000aa4:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000aa8:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000aac:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000ab0:	f04f 0c0f 	mov.w	ip, #15
 8000ab4:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000ab8:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000abc:	690d      	ldr	r5, [r1, #16]
 8000abe:	fa05 f50b 	lsl.w	r5, r5, fp
 8000ac2:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8000ac6:	f8ca 5020 	str.w	r5, [sl, #32]
 8000aca:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ace:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000ad0:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ad4:	fa05 f50a 	lsl.w	r5, r5, sl
 8000ad8:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ada:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ade:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ae2:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ae6:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ae8:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000aec:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000aee:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000af2:	d811      	bhi.n	8000b18 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000af4:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000af6:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000afa:	68cf      	ldr	r7, [r1, #12]
 8000afc:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000b00:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000b04:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000b06:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b08:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000b0c:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000b10:	409f      	lsls	r7, r3
 8000b12:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000b16:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000b18:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000b1a:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b1c:	688f      	ldr	r7, [r1, #8]
 8000b1e:	fa07 f70a 	lsl.w	r7, r7, sl
 8000b22:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000b24:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b26:	00e5      	lsls	r5, r4, #3
 8000b28:	d569      	bpl.n	8000bfe <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b2a:	f04f 0b00 	mov.w	fp, #0
 8000b2e:	f8cd b00c 	str.w	fp, [sp, #12]
 8000b32:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b36:	4d3f      	ldr	r5, [pc, #252]	; (8000c34 <HAL_GPIO_Init+0x1cc>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b38:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000b3c:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000b40:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000b44:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000b48:	9703      	str	r7, [sp, #12]
 8000b4a:	9f03      	ldr	r7, [sp, #12]
 8000b4c:	f023 0703 	bic.w	r7, r3, #3
 8000b50:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000b54:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000b58:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000b5c:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000b60:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000b64:	f04f 0e0f 	mov.w	lr, #15
 8000b68:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b6c:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000b6e:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b72:	d04b      	beq.n	8000c0c <HAL_GPIO_Init+0x1a4>
 8000b74:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000b78:	42a8      	cmp	r0, r5
 8000b7a:	d049      	beq.n	8000c10 <HAL_GPIO_Init+0x1a8>
 8000b7c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000b80:	42a8      	cmp	r0, r5
 8000b82:	d047      	beq.n	8000c14 <HAL_GPIO_Init+0x1ac>
 8000b84:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000b88:	42a8      	cmp	r0, r5
 8000b8a:	d045      	beq.n	8000c18 <HAL_GPIO_Init+0x1b0>
 8000b8c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000b90:	42a8      	cmp	r0, r5
 8000b92:	d043      	beq.n	8000c1c <HAL_GPIO_Init+0x1b4>
 8000b94:	4548      	cmp	r0, r9
 8000b96:	d043      	beq.n	8000c20 <HAL_GPIO_Init+0x1b8>
 8000b98:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000b9c:	42a8      	cmp	r0, r5
 8000b9e:	d041      	beq.n	8000c24 <HAL_GPIO_Init+0x1bc>
 8000ba0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000ba4:	42a8      	cmp	r0, r5
 8000ba6:	d03f      	beq.n	8000c28 <HAL_GPIO_Init+0x1c0>
 8000ba8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bac:	42a8      	cmp	r0, r5
 8000bae:	d03d      	beq.n	8000c2c <HAL_GPIO_Init+0x1c4>
 8000bb0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bb4:	42a8      	cmp	r0, r5
 8000bb6:	bf14      	ite	ne
 8000bb8:	250a      	movne	r5, #10
 8000bba:	2509      	moveq	r5, #9
 8000bbc:	fa05 f50c 	lsl.w	r5, r5, ip
 8000bc0:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000bc4:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000bc6:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000bc8:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bca:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000bce:	bf0c      	ite	eq
 8000bd0:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000bd2:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000bd4:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000bd6:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bd8:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000bdc:	bf0c      	ite	eq
 8000bde:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000be0:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000be2:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000be4:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000be6:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000bea:	bf0c      	ite	eq
 8000bec:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000bee:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000bf0:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000bf2:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bf4:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000bf6:	bf54      	ite	pl
 8000bf8:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000bfa:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000bfc:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000bfe:	3301      	adds	r3, #1
 8000c00:	2b10      	cmp	r3, #16
 8000c02:	f47f af3c 	bne.w	8000a7e <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000c06:	b005      	add	sp, #20
 8000c08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c0c:	465d      	mov	r5, fp
 8000c0e:	e7d5      	b.n	8000bbc <HAL_GPIO_Init+0x154>
 8000c10:	2501      	movs	r5, #1
 8000c12:	e7d3      	b.n	8000bbc <HAL_GPIO_Init+0x154>
 8000c14:	2502      	movs	r5, #2
 8000c16:	e7d1      	b.n	8000bbc <HAL_GPIO_Init+0x154>
 8000c18:	2503      	movs	r5, #3
 8000c1a:	e7cf      	b.n	8000bbc <HAL_GPIO_Init+0x154>
 8000c1c:	2504      	movs	r5, #4
 8000c1e:	e7cd      	b.n	8000bbc <HAL_GPIO_Init+0x154>
 8000c20:	2505      	movs	r5, #5
 8000c22:	e7cb      	b.n	8000bbc <HAL_GPIO_Init+0x154>
 8000c24:	2506      	movs	r5, #6
 8000c26:	e7c9      	b.n	8000bbc <HAL_GPIO_Init+0x154>
 8000c28:	2507      	movs	r5, #7
 8000c2a:	e7c7      	b.n	8000bbc <HAL_GPIO_Init+0x154>
 8000c2c:	2508      	movs	r5, #8
 8000c2e:	e7c5      	b.n	8000bbc <HAL_GPIO_Init+0x154>
 8000c30:	40013c00 	.word	0x40013c00
 8000c34:	40020000 	.word	0x40020000
 8000c38:	40023800 	.word	0x40023800
 8000c3c:	40021400 	.word	0x40021400

08000c40 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c40:	b10a      	cbz	r2, 8000c46 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000c42:	6181      	str	r1, [r0, #24]
 8000c44:	4770      	bx	lr
 8000c46:	0409      	lsls	r1, r1, #16
 8000c48:	e7fb      	b.n	8000c42 <HAL_GPIO_WritePin+0x2>

08000c4a <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000c4a:	6943      	ldr	r3, [r0, #20]
 8000c4c:	4059      	eors	r1, r3
 8000c4e:	6141      	str	r1, [r0, #20]
 8000c50:	4770      	bx	lr

08000c52 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000c52:	4770      	bx	lr

08000c54 <HAL_GPIO_EXTI_IRQHandler>:
{
 8000c54:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000c56:	4b04      	ldr	r3, [pc, #16]	; (8000c68 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000c58:	6959      	ldr	r1, [r3, #20]
 8000c5a:	4201      	tst	r1, r0
 8000c5c:	d002      	beq.n	8000c64 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000c5e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000c60:	f7ff fff7 	bl	8000c52 <HAL_GPIO_EXTI_Callback>
 8000c64:	bd08      	pop	{r3, pc}
 8000c66:	bf00      	nop
 8000c68:	40013c00 	.word	0x40013c00

08000c6c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 8000c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8000c6e:	4606      	mov	r6, r0
{ 
 8000c70:	b08b      	sub	sp, #44	; 0x2c
  if(hpcd == NULL)
 8000c72:	2800      	cmp	r0, #0
 8000c74:	d064      	beq.n	8000d40 <HAL_PCD_Init+0xd4>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000c76:	2303      	movs	r3, #3
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);

  /* Disable the Interrupts */
 __HAL_PCD_DISABLE(hpcd);
 8000c78:	4634      	mov	r4, r6
  hpcd->State = HAL_PCD_STATE_BUSY;
 8000c7a:	f880 33b9 	strb.w	r3, [r0, #953]	; 0x3b9
  HAL_PCD_MspInit(hpcd);
 8000c7e:	f000 ff83 	bl	8001b88 <HAL_PCD_MspInit>
 __HAL_PCD_DISABLE(hpcd);
 8000c82:	f854 0b10 	ldr.w	r0, [r4], #16
 8000c86:	f000 fc4f 	bl	8001528 <USB_DisableGlobalInt>
 
 /*Init the Core (common init.) */
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 8000c8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c8c:	466d      	mov	r5, sp
 8000c8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c94:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000c98:	e885 0003 	stmia.w	r5, {r0, r1}
 8000c9c:	1d37      	adds	r7, r6, #4
 8000c9e:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8000ca2:	6830      	ldr	r0, [r6, #0]
 8000ca4:	f000 fc06 	bl	80014b4 <USB_CoreInit>
 
 /* Force Device Mode*/
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 8000ca8:	2100      	movs	r1, #0
 8000caa:	6830      	ldr	r0, [r6, #0]
 8000cac:	f000 fc42 	bl	8001534 <USB_SetCurrentMode>
 
 /* Init endpoints structures */
 for (i = 0U; i < 15U; i++)
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	4633      	mov	r3, r6
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 8000cb4:	4632      	mov	r2, r6
 8000cb6:	f106 0410 	add.w	r4, r6, #16
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1U;
 8000cba:	2501      	movs	r5, #1
   hpcd->IN_ep[i].num = i;
   hpcd->IN_ep[i].tx_fifo_num = i;
   /* Control until ep is activated */
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000cbc:	4608      	mov	r0, r1
   hpcd->IN_ep[i].num = i;
 8000cbe:	f882 1038 	strb.w	r1, [r2, #56]	; 0x38
   hpcd->IN_ep[i].tx_fifo_num = i;
 8000cc2:	87d1      	strh	r1, [r2, #62]	; 0x3e
 for (i = 0U; i < 15U; i++)
 8000cc4:	3101      	adds	r1, #1
 8000cc6:	290f      	cmp	r1, #15
   hpcd->IN_ep[i].is_in = 1U;
 8000cc8:	f882 5039 	strb.w	r5, [r2, #57]	; 0x39
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000ccc:	f882 003b 	strb.w	r0, [r2, #59]	; 0x3b
   hpcd->IN_ep[i].maxpacket = 0U;
 8000cd0:	6410      	str	r0, [r2, #64]	; 0x40
   hpcd->IN_ep[i].xfer_buff = 0U;
 8000cd2:	6450      	str	r0, [r2, #68]	; 0x44
   hpcd->IN_ep[i].xfer_len = 0U;
 8000cd4:	64d0      	str	r0, [r2, #76]	; 0x4c
 8000cd6:	f102 021c 	add.w	r2, r2, #28
 for (i = 0U; i < 15U; i++)
 8000cda:	d1f0      	bne.n	8000cbe <HAL_PCD_Init+0x52>
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
   hpcd->OUT_ep[i].maxpacket = 0U;
   hpcd->OUT_ep[i].xfer_buff = 0U;
   hpcd->OUT_ep[i].xfer_len = 0U;
   
   hpcd->Instance->DIEPTXF[i] = 0U;
 8000cdc:	2200      	movs	r2, #0
 8000cde:	f8d6 e000 	ldr.w	lr, [r6]
   hpcd->OUT_ep[i].is_in = 0U;
 8000ce2:	4611      	mov	r1, r2
   hpcd->Instance->DIEPTXF[i] = 0U;
 8000ce4:	f102 0040 	add.w	r0, r2, #64	; 0x40
   hpcd->OUT_ep[i].num = i;
 8000ce8:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
   hpcd->IN_ep[i].tx_fifo_num = i;
 8000cec:	87da      	strh	r2, [r3, #62]	; 0x3e
   hpcd->Instance->DIEPTXF[i] = 0U;
 8000cee:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
 for (i = 0U; i < 15U; i++)
 8000cf2:	3201      	adds	r2, #1
 8000cf4:	2a0f      	cmp	r2, #15
   hpcd->OUT_ep[i].is_in = 0U;
 8000cf6:	f883 11f9 	strb.w	r1, [r3, #505]	; 0x1f9
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000cfa:	f883 11fb 	strb.w	r1, [r3, #507]	; 0x1fb
   hpcd->OUT_ep[i].maxpacket = 0U;
 8000cfe:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
   hpcd->OUT_ep[i].xfer_buff = 0U;
 8000d02:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
   hpcd->OUT_ep[i].xfer_len = 0U;
 8000d06:	f8c3 120c 	str.w	r1, [r3, #524]	; 0x20c
   hpcd->Instance->DIEPTXF[i] = 0U;
 8000d0a:	6041      	str	r1, [r0, #4]
 8000d0c:	f103 031c 	add.w	r3, r3, #28
 for (i = 0U; i < 15U; i++)
 8000d10:	d1e8      	bne.n	8000ce4 <HAL_PCD_Init+0x78>
 }
 
 /* Init Device */
 USB_DevInit(hpcd->Instance, hpcd->Init);
 8000d12:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d14:	466d      	mov	r5, sp
 8000d16:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d1a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d1c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000d20:	e885 0003 	stmia.w	r5, {r0, r1}
 8000d24:	4670      	mov	r0, lr
 8000d26:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8000d2a:	f000 fc1b 	bl	8001564 <USB_DevInit>
 
 hpcd->State= HAL_PCD_STATE_READY;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	f886 33b9 	strb.w	r3, [r6, #953]	; 0x3b9
 {
   HAL_PCDEx_ActivateBCD(hpcd);
 }
#endif /* USB_OTG_GCCFG_BCDEN */
 
 USB_DevDisconnect (hpcd->Instance);  
 8000d34:	6830      	ldr	r0, [r6, #0]
 8000d36:	f000 fcda 	bl	80016ee <USB_DevDisconnect>
 return HAL_OK;
 8000d3a:	2000      	movs	r0, #0
}
 8000d3c:	b00b      	add	sp, #44	; 0x2c
 8000d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8000d40:	2001      	movs	r0, #1
 8000d42:	e7fb      	b.n	8000d3c <HAL_PCD_Init+0xd0>

08000d44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d44:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d48:	4604      	mov	r4, r0
 8000d4a:	b918      	cbnz	r0, 8000d54 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000d4c:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8000d4e:	b002      	add	sp, #8
 8000d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d54:	6803      	ldr	r3, [r0, #0]
 8000d56:	07dd      	lsls	r5, r3, #31
 8000d58:	d410      	bmi.n	8000d7c <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d5a:	6823      	ldr	r3, [r4, #0]
 8000d5c:	0798      	lsls	r0, r3, #30
 8000d5e:	d458      	bmi.n	8000e12 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d60:	6823      	ldr	r3, [r4, #0]
 8000d62:	071a      	lsls	r2, r3, #28
 8000d64:	f100 809a 	bmi.w	8000e9c <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d68:	6823      	ldr	r3, [r4, #0]
 8000d6a:	075b      	lsls	r3, r3, #29
 8000d6c:	f100 80b8 	bmi.w	8000ee0 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d70:	69a2      	ldr	r2, [r4, #24]
 8000d72:	2a00      	cmp	r2, #0
 8000d74:	f040 8119 	bne.w	8000faa <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8000d78:	2000      	movs	r0, #0
 8000d7a:	e7e8      	b.n	8000d4e <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000d7c:	4ba6      	ldr	r3, [pc, #664]	; (8001018 <HAL_RCC_OscConfig+0x2d4>)
 8000d7e:	689a      	ldr	r2, [r3, #8]
 8000d80:	f002 020c 	and.w	r2, r2, #12
 8000d84:	2a04      	cmp	r2, #4
 8000d86:	d007      	beq.n	8000d98 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d88:	689a      	ldr	r2, [r3, #8]
 8000d8a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000d8e:	2a08      	cmp	r2, #8
 8000d90:	d10a      	bne.n	8000da8 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	0259      	lsls	r1, r3, #9
 8000d96:	d507      	bpl.n	8000da8 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d98:	4b9f      	ldr	r3, [pc, #636]	; (8001018 <HAL_RCC_OscConfig+0x2d4>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	039a      	lsls	r2, r3, #14
 8000d9e:	d5dc      	bpl.n	8000d5a <HAL_RCC_OscConfig+0x16>
 8000da0:	6863      	ldr	r3, [r4, #4]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d1d9      	bne.n	8000d5a <HAL_RCC_OscConfig+0x16>
 8000da6:	e7d1      	b.n	8000d4c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000da8:	6863      	ldr	r3, [r4, #4]
 8000daa:	4d9b      	ldr	r5, [pc, #620]	; (8001018 <HAL_RCC_OscConfig+0x2d4>)
 8000dac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000db0:	d111      	bne.n	8000dd6 <HAL_RCC_OscConfig+0x92>
 8000db2:	682b      	ldr	r3, [r5, #0]
 8000db4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000db8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000dba:	f7ff fbe9 	bl	8000590 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dbe:	4d96      	ldr	r5, [pc, #600]	; (8001018 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000dc0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dc2:	682b      	ldr	r3, [r5, #0]
 8000dc4:	039b      	lsls	r3, r3, #14
 8000dc6:	d4c8      	bmi.n	8000d5a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dc8:	f7ff fbe2 	bl	8000590 <HAL_GetTick>
 8000dcc:	1b80      	subs	r0, r0, r6
 8000dce:	2864      	cmp	r0, #100	; 0x64
 8000dd0:	d9f7      	bls.n	8000dc2 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000dd2:	2003      	movs	r0, #3
 8000dd4:	e7bb      	b.n	8000d4e <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dd6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000dda:	d104      	bne.n	8000de6 <HAL_RCC_OscConfig+0xa2>
 8000ddc:	682b      	ldr	r3, [r5, #0]
 8000dde:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000de2:	602b      	str	r3, [r5, #0]
 8000de4:	e7e5      	b.n	8000db2 <HAL_RCC_OscConfig+0x6e>
 8000de6:	682a      	ldr	r2, [r5, #0]
 8000de8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000dec:	602a      	str	r2, [r5, #0]
 8000dee:	682a      	ldr	r2, [r5, #0]
 8000df0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000df4:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d1df      	bne.n	8000dba <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8000dfa:	f7ff fbc9 	bl	8000590 <HAL_GetTick>
 8000dfe:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e00:	682b      	ldr	r3, [r5, #0]
 8000e02:	039f      	lsls	r7, r3, #14
 8000e04:	d5a9      	bpl.n	8000d5a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e06:	f7ff fbc3 	bl	8000590 <HAL_GetTick>
 8000e0a:	1b80      	subs	r0, r0, r6
 8000e0c:	2864      	cmp	r0, #100	; 0x64
 8000e0e:	d9f7      	bls.n	8000e00 <HAL_RCC_OscConfig+0xbc>
 8000e10:	e7df      	b.n	8000dd2 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000e12:	4b81      	ldr	r3, [pc, #516]	; (8001018 <HAL_RCC_OscConfig+0x2d4>)
 8000e14:	689a      	ldr	r2, [r3, #8]
 8000e16:	f012 0f0c 	tst.w	r2, #12
 8000e1a:	d007      	beq.n	8000e2c <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e1c:	689a      	ldr	r2, [r3, #8]
 8000e1e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000e22:	2a08      	cmp	r2, #8
 8000e24:	d111      	bne.n	8000e4a <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	025e      	lsls	r6, r3, #9
 8000e2a:	d40e      	bmi.n	8000e4a <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e2c:	4b7a      	ldr	r3, [pc, #488]	; (8001018 <HAL_RCC_OscConfig+0x2d4>)
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	0795      	lsls	r5, r2, #30
 8000e32:	d502      	bpl.n	8000e3a <HAL_RCC_OscConfig+0xf6>
 8000e34:	68e2      	ldr	r2, [r4, #12]
 8000e36:	2a01      	cmp	r2, #1
 8000e38:	d188      	bne.n	8000d4c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	6921      	ldr	r1, [r4, #16]
 8000e3e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000e42:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000e46:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e48:	e78a      	b.n	8000d60 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000e4a:	68e2      	ldr	r2, [r4, #12]
 8000e4c:	4b73      	ldr	r3, [pc, #460]	; (800101c <HAL_RCC_OscConfig+0x2d8>)
 8000e4e:	b1b2      	cbz	r2, 8000e7e <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8000e50:	2201      	movs	r2, #1
 8000e52:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e54:	f7ff fb9c 	bl	8000590 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e58:	4d6f      	ldr	r5, [pc, #444]	; (8001018 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000e5a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e5c:	682b      	ldr	r3, [r5, #0]
 8000e5e:	0798      	lsls	r0, r3, #30
 8000e60:	d507      	bpl.n	8000e72 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e62:	682b      	ldr	r3, [r5, #0]
 8000e64:	6922      	ldr	r2, [r4, #16]
 8000e66:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000e6a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000e6e:	602b      	str	r3, [r5, #0]
 8000e70:	e776      	b.n	8000d60 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e72:	f7ff fb8d 	bl	8000590 <HAL_GetTick>
 8000e76:	1b80      	subs	r0, r0, r6
 8000e78:	2802      	cmp	r0, #2
 8000e7a:	d9ef      	bls.n	8000e5c <HAL_RCC_OscConfig+0x118>
 8000e7c:	e7a9      	b.n	8000dd2 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8000e7e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e80:	f7ff fb86 	bl	8000590 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e84:	4d64      	ldr	r5, [pc, #400]	; (8001018 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000e86:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e88:	682b      	ldr	r3, [r5, #0]
 8000e8a:	0799      	lsls	r1, r3, #30
 8000e8c:	f57f af68 	bpl.w	8000d60 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e90:	f7ff fb7e 	bl	8000590 <HAL_GetTick>
 8000e94:	1b80      	subs	r0, r0, r6
 8000e96:	2802      	cmp	r0, #2
 8000e98:	d9f6      	bls.n	8000e88 <HAL_RCC_OscConfig+0x144>
 8000e9a:	e79a      	b.n	8000dd2 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000e9c:	6962      	ldr	r2, [r4, #20]
 8000e9e:	4b60      	ldr	r3, [pc, #384]	; (8001020 <HAL_RCC_OscConfig+0x2dc>)
 8000ea0:	b17a      	cbz	r2, 8000ec2 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000ea6:	f7ff fb73 	bl	8000590 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eaa:	4d5b      	ldr	r5, [pc, #364]	; (8001018 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000eac:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eae:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000eb0:	079f      	lsls	r7, r3, #30
 8000eb2:	f53f af59 	bmi.w	8000d68 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000eb6:	f7ff fb6b 	bl	8000590 <HAL_GetTick>
 8000eba:	1b80      	subs	r0, r0, r6
 8000ebc:	2802      	cmp	r0, #2
 8000ebe:	d9f6      	bls.n	8000eae <HAL_RCC_OscConfig+0x16a>
 8000ec0:	e787      	b.n	8000dd2 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000ec2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000ec4:	f7ff fb64 	bl	8000590 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ec8:	4d53      	ldr	r5, [pc, #332]	; (8001018 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000eca:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ecc:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000ece:	0798      	lsls	r0, r3, #30
 8000ed0:	f57f af4a 	bpl.w	8000d68 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ed4:	f7ff fb5c 	bl	8000590 <HAL_GetTick>
 8000ed8:	1b80      	subs	r0, r0, r6
 8000eda:	2802      	cmp	r0, #2
 8000edc:	d9f6      	bls.n	8000ecc <HAL_RCC_OscConfig+0x188>
 8000ede:	e778      	b.n	8000dd2 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ee0:	4b4d      	ldr	r3, [pc, #308]	; (8001018 <HAL_RCC_OscConfig+0x2d4>)
 8000ee2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ee4:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000ee8:	d128      	bne.n	8000f3c <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000eea:	9201      	str	r2, [sp, #4]
 8000eec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000eee:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000ef2:	641a      	str	r2, [r3, #64]	; 0x40
 8000ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000efa:	9301      	str	r3, [sp, #4]
 8000efc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000efe:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f00:	4d48      	ldr	r5, [pc, #288]	; (8001024 <HAL_RCC_OscConfig+0x2e0>)
 8000f02:	682b      	ldr	r3, [r5, #0]
 8000f04:	05d9      	lsls	r1, r3, #23
 8000f06:	d51b      	bpl.n	8000f40 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f08:	68a3      	ldr	r3, [r4, #8]
 8000f0a:	4d43      	ldr	r5, [pc, #268]	; (8001018 <HAL_RCC_OscConfig+0x2d4>)
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d127      	bne.n	8000f60 <HAL_RCC_OscConfig+0x21c>
 8000f10:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000f12:	f043 0301 	orr.w	r3, r3, #1
 8000f16:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000f18:	f7ff fb3a 	bl	8000590 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f1c:	4d3e      	ldr	r5, [pc, #248]	; (8001018 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000f1e:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f20:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f24:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000f26:	079b      	lsls	r3, r3, #30
 8000f28:	d539      	bpl.n	8000f9e <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000f2a:	2e00      	cmp	r6, #0
 8000f2c:	f43f af20 	beq.w	8000d70 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f30:	4a39      	ldr	r2, [pc, #228]	; (8001018 <HAL_RCC_OscConfig+0x2d4>)
 8000f32:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000f34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f38:	6413      	str	r3, [r2, #64]	; 0x40
 8000f3a:	e719      	b.n	8000d70 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000f3c:	2600      	movs	r6, #0
 8000f3e:	e7df      	b.n	8000f00 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f40:	682b      	ldr	r3, [r5, #0]
 8000f42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f46:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000f48:	f7ff fb22 	bl	8000590 <HAL_GetTick>
 8000f4c:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f4e:	682b      	ldr	r3, [r5, #0]
 8000f50:	05da      	lsls	r2, r3, #23
 8000f52:	d4d9      	bmi.n	8000f08 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f54:	f7ff fb1c 	bl	8000590 <HAL_GetTick>
 8000f58:	1bc0      	subs	r0, r0, r7
 8000f5a:	2802      	cmp	r0, #2
 8000f5c:	d9f7      	bls.n	8000f4e <HAL_RCC_OscConfig+0x20a>
 8000f5e:	e738      	b.n	8000dd2 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f60:	2b05      	cmp	r3, #5
 8000f62:	d104      	bne.n	8000f6e <HAL_RCC_OscConfig+0x22a>
 8000f64:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000f66:	f043 0304 	orr.w	r3, r3, #4
 8000f6a:	672b      	str	r3, [r5, #112]	; 0x70
 8000f6c:	e7d0      	b.n	8000f10 <HAL_RCC_OscConfig+0x1cc>
 8000f6e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000f70:	f022 0201 	bic.w	r2, r2, #1
 8000f74:	672a      	str	r2, [r5, #112]	; 0x70
 8000f76:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000f78:	f022 0204 	bic.w	r2, r2, #4
 8000f7c:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d1ca      	bne.n	8000f18 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000f82:	f7ff fb05 	bl	8000590 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f86:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000f8a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f8c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000f8e:	0798      	lsls	r0, r3, #30
 8000f90:	d5cb      	bpl.n	8000f2a <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f92:	f7ff fafd 	bl	8000590 <HAL_GetTick>
 8000f96:	1bc0      	subs	r0, r0, r7
 8000f98:	4540      	cmp	r0, r8
 8000f9a:	d9f7      	bls.n	8000f8c <HAL_RCC_OscConfig+0x248>
 8000f9c:	e719      	b.n	8000dd2 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f9e:	f7ff faf7 	bl	8000590 <HAL_GetTick>
 8000fa2:	1bc0      	subs	r0, r0, r7
 8000fa4:	4540      	cmp	r0, r8
 8000fa6:	d9bd      	bls.n	8000f24 <HAL_RCC_OscConfig+0x1e0>
 8000fa8:	e713      	b.n	8000dd2 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000faa:	4d1b      	ldr	r5, [pc, #108]	; (8001018 <HAL_RCC_OscConfig+0x2d4>)
 8000fac:	68ab      	ldr	r3, [r5, #8]
 8000fae:	f003 030c 	and.w	r3, r3, #12
 8000fb2:	2b08      	cmp	r3, #8
 8000fb4:	f43f aeca 	beq.w	8000d4c <HAL_RCC_OscConfig+0x8>
 8000fb8:	4e1b      	ldr	r6, [pc, #108]	; (8001028 <HAL_RCC_OscConfig+0x2e4>)
 8000fba:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fbc:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000fbe:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fc0:	d134      	bne.n	800102c <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000fc2:	f7ff fae5 	bl	8000590 <HAL_GetTick>
 8000fc6:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000fc8:	682b      	ldr	r3, [r5, #0]
 8000fca:	0199      	lsls	r1, r3, #6
 8000fcc:	d41e      	bmi.n	800100c <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000fce:	6a22      	ldr	r2, [r4, #32]
 8000fd0:	69e3      	ldr	r3, [r4, #28]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000fd6:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000fda:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000fdc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000fe0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fe2:	4c0d      	ldr	r4, [pc, #52]	; (8001018 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000fe4:	0852      	lsrs	r2, r2, #1
 8000fe6:	3a01      	subs	r2, #1
 8000fe8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000fec:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000fee:	2301      	movs	r3, #1
 8000ff0:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000ff2:	f7ff facd 	bl	8000590 <HAL_GetTick>
 8000ff6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ff8:	6823      	ldr	r3, [r4, #0]
 8000ffa:	019a      	lsls	r2, r3, #6
 8000ffc:	f53f aebc 	bmi.w	8000d78 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001000:	f7ff fac6 	bl	8000590 <HAL_GetTick>
 8001004:	1b40      	subs	r0, r0, r5
 8001006:	2802      	cmp	r0, #2
 8001008:	d9f6      	bls.n	8000ff8 <HAL_RCC_OscConfig+0x2b4>
 800100a:	e6e2      	b.n	8000dd2 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800100c:	f7ff fac0 	bl	8000590 <HAL_GetTick>
 8001010:	1bc0      	subs	r0, r0, r7
 8001012:	2802      	cmp	r0, #2
 8001014:	d9d8      	bls.n	8000fc8 <HAL_RCC_OscConfig+0x284>
 8001016:	e6dc      	b.n	8000dd2 <HAL_RCC_OscConfig+0x8e>
 8001018:	40023800 	.word	0x40023800
 800101c:	42470000 	.word	0x42470000
 8001020:	42470e80 	.word	0x42470e80
 8001024:	40007000 	.word	0x40007000
 8001028:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 800102c:	f7ff fab0 	bl	8000590 <HAL_GetTick>
 8001030:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001032:	682b      	ldr	r3, [r5, #0]
 8001034:	019b      	lsls	r3, r3, #6
 8001036:	f57f ae9f 	bpl.w	8000d78 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800103a:	f7ff faa9 	bl	8000590 <HAL_GetTick>
 800103e:	1b00      	subs	r0, r0, r4
 8001040:	2802      	cmp	r0, #2
 8001042:	d9f6      	bls.n	8001032 <HAL_RCC_OscConfig+0x2ee>
 8001044:	e6c5      	b.n	8000dd2 <HAL_RCC_OscConfig+0x8e>
 8001046:	bf00      	nop

08001048 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001048:	4913      	ldr	r1, [pc, #76]	; (8001098 <HAL_RCC_GetSysClockFreq+0x50>)
{
 800104a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800104c:	688b      	ldr	r3, [r1, #8]
 800104e:	f003 030c 	and.w	r3, r3, #12
 8001052:	2b04      	cmp	r3, #4
 8001054:	d003      	beq.n	800105e <HAL_RCC_GetSysClockFreq+0x16>
 8001056:	2b08      	cmp	r3, #8
 8001058:	d003      	beq.n	8001062 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800105a:	4810      	ldr	r0, [pc, #64]	; (800109c <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800105c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800105e:	4810      	ldr	r0, [pc, #64]	; (80010a0 <HAL_RCC_GetSysClockFreq+0x58>)
 8001060:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001062:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001064:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001066:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001068:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800106c:	bf14      	ite	ne
 800106e:	480c      	ldrne	r0, [pc, #48]	; (80010a0 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001070:	480a      	ldreq	r0, [pc, #40]	; (800109c <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001072:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001076:	bf18      	it	ne
 8001078:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800107a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800107e:	fba1 0100 	umull	r0, r1, r1, r0
 8001082:	f7ff f8b3 	bl	80001ec <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001086:	4b04      	ldr	r3, [pc, #16]	; (8001098 <HAL_RCC_GetSysClockFreq+0x50>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800108e:	3301      	adds	r3, #1
 8001090:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001092:	fbb0 f0f3 	udiv	r0, r0, r3
 8001096:	bd08      	pop	{r3, pc}
 8001098:	40023800 	.word	0x40023800
 800109c:	00f42400 	.word	0x00f42400
 80010a0:	007a1200 	.word	0x007a1200

080010a4 <HAL_RCC_ClockConfig>:
{
 80010a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010a8:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80010aa:	4604      	mov	r4, r0
 80010ac:	b910      	cbnz	r0, 80010b4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80010ae:	2001      	movs	r0, #1
 80010b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80010b4:	4b44      	ldr	r3, [pc, #272]	; (80011c8 <HAL_RCC_ClockConfig+0x124>)
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	f002 020f 	and.w	r2, r2, #15
 80010bc:	428a      	cmp	r2, r1
 80010be:	d328      	bcc.n	8001112 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010c0:	6821      	ldr	r1, [r4, #0]
 80010c2:	078f      	lsls	r7, r1, #30
 80010c4:	d42d      	bmi.n	8001122 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010c6:	07c8      	lsls	r0, r1, #31
 80010c8:	d440      	bmi.n	800114c <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80010ca:	4b3f      	ldr	r3, [pc, #252]	; (80011c8 <HAL_RCC_ClockConfig+0x124>)
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	f002 020f 	and.w	r2, r2, #15
 80010d2:	4295      	cmp	r5, r2
 80010d4:	d366      	bcc.n	80011a4 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010d6:	6822      	ldr	r2, [r4, #0]
 80010d8:	0751      	lsls	r1, r2, #29
 80010da:	d46c      	bmi.n	80011b6 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010dc:	0713      	lsls	r3, r2, #28
 80010de:	d507      	bpl.n	80010f0 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80010e0:	4a3a      	ldr	r2, [pc, #232]	; (80011cc <HAL_RCC_ClockConfig+0x128>)
 80010e2:	6921      	ldr	r1, [r4, #16]
 80010e4:	6893      	ldr	r3, [r2, #8]
 80010e6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80010ea:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80010ee:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80010f0:	f7ff ffaa 	bl	8001048 <HAL_RCC_GetSysClockFreq>
 80010f4:	4b35      	ldr	r3, [pc, #212]	; (80011cc <HAL_RCC_ClockConfig+0x128>)
 80010f6:	4a36      	ldr	r2, [pc, #216]	; (80011d0 <HAL_RCC_ClockConfig+0x12c>)
 80010f8:	689b      	ldr	r3, [r3, #8]
 80010fa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80010fe:	5cd3      	ldrb	r3, [r2, r3]
 8001100:	40d8      	lsrs	r0, r3
 8001102:	4b34      	ldr	r3, [pc, #208]	; (80011d4 <HAL_RCC_ClockConfig+0x130>)
 8001104:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001106:	2000      	movs	r0, #0
 8001108:	f7ff f9f8 	bl	80004fc <HAL_InitTick>
  return HAL_OK;
 800110c:	2000      	movs	r0, #0
 800110e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001112:	b2ca      	uxtb	r2, r1
 8001114:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f003 030f 	and.w	r3, r3, #15
 800111c:	4299      	cmp	r1, r3
 800111e:	d1c6      	bne.n	80010ae <HAL_RCC_ClockConfig+0xa>
 8001120:	e7ce      	b.n	80010c0 <HAL_RCC_ClockConfig+0x1c>
 8001122:	4b2a      	ldr	r3, [pc, #168]	; (80011cc <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001124:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001128:	bf1e      	ittt	ne
 800112a:	689a      	ldrne	r2, [r3, #8]
 800112c:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8001130:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001132:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001134:	bf42      	ittt	mi
 8001136:	689a      	ldrmi	r2, [r3, #8]
 8001138:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 800113c:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800113e:	689a      	ldr	r2, [r3, #8]
 8001140:	68a0      	ldr	r0, [r4, #8]
 8001142:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001146:	4302      	orrs	r2, r0
 8001148:	609a      	str	r2, [r3, #8]
 800114a:	e7bc      	b.n	80010c6 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800114c:	6862      	ldr	r2, [r4, #4]
 800114e:	4b1f      	ldr	r3, [pc, #124]	; (80011cc <HAL_RCC_ClockConfig+0x128>)
 8001150:	2a01      	cmp	r2, #1
 8001152:	d11d      	bne.n	8001190 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800115a:	d0a8      	beq.n	80010ae <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800115c:	4e1b      	ldr	r6, [pc, #108]	; (80011cc <HAL_RCC_ClockConfig+0x128>)
 800115e:	68b3      	ldr	r3, [r6, #8]
 8001160:	f023 0303 	bic.w	r3, r3, #3
 8001164:	4313      	orrs	r3, r2
 8001166:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001168:	f7ff fa12 	bl	8000590 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800116c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001170:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001172:	68b3      	ldr	r3, [r6, #8]
 8001174:	6862      	ldr	r2, [r4, #4]
 8001176:	f003 030c 	and.w	r3, r3, #12
 800117a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800117e:	d0a4      	beq.n	80010ca <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001180:	f7ff fa06 	bl	8000590 <HAL_GetTick>
 8001184:	1bc0      	subs	r0, r0, r7
 8001186:	4540      	cmp	r0, r8
 8001188:	d9f3      	bls.n	8001172 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 800118a:	2003      	movs	r0, #3
}
 800118c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001190:	1e91      	subs	r1, r2, #2
 8001192:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001194:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001196:	d802      	bhi.n	800119e <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001198:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800119c:	e7dd      	b.n	800115a <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800119e:	f013 0f02 	tst.w	r3, #2
 80011a2:	e7da      	b.n	800115a <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011a4:	b2ea      	uxtb	r2, r5
 80011a6:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 030f 	and.w	r3, r3, #15
 80011ae:	429d      	cmp	r5, r3
 80011b0:	f47f af7d 	bne.w	80010ae <HAL_RCC_ClockConfig+0xa>
 80011b4:	e78f      	b.n	80010d6 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011b6:	4905      	ldr	r1, [pc, #20]	; (80011cc <HAL_RCC_ClockConfig+0x128>)
 80011b8:	68e0      	ldr	r0, [r4, #12]
 80011ba:	688b      	ldr	r3, [r1, #8]
 80011bc:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80011c0:	4303      	orrs	r3, r0
 80011c2:	608b      	str	r3, [r1, #8]
 80011c4:	e78a      	b.n	80010dc <HAL_RCC_ClockConfig+0x38>
 80011c6:	bf00      	nop
 80011c8:	40023c00 	.word	0x40023c00
 80011cc:	40023800 	.word	0x40023800
 80011d0:	08001d38 	.word	0x08001d38
 80011d4:	20000008 	.word	0x20000008

080011d8 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80011d8:	4b01      	ldr	r3, [pc, #4]	; (80011e0 <HAL_RCC_GetHCLKFreq+0x8>)
 80011da:	6818      	ldr	r0, [r3, #0]
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	20000008 	.word	0x20000008

080011e4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80011e4:	4b04      	ldr	r3, [pc, #16]	; (80011f8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80011e6:	4a05      	ldr	r2, [pc, #20]	; (80011fc <HAL_RCC_GetPCLK1Freq+0x18>)
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80011ee:	5cd3      	ldrb	r3, [r2, r3]
 80011f0:	4a03      	ldr	r2, [pc, #12]	; (8001200 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80011f2:	6810      	ldr	r0, [r2, #0]
}
 80011f4:	40d8      	lsrs	r0, r3
 80011f6:	4770      	bx	lr
 80011f8:	40023800 	.word	0x40023800
 80011fc:	08001d48 	.word	0x08001d48
 8001200:	20000008 	.word	0x20000008

08001204 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001204:	4b04      	ldr	r3, [pc, #16]	; (8001218 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001206:	4a05      	ldr	r2, [pc, #20]	; (800121c <HAL_RCC_GetPCLK2Freq+0x18>)
 8001208:	689b      	ldr	r3, [r3, #8]
 800120a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800120e:	5cd3      	ldrb	r3, [r2, r3]
 8001210:	4a03      	ldr	r2, [pc, #12]	; (8001220 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001212:	6810      	ldr	r0, [r2, #0]
}
 8001214:	40d8      	lsrs	r0, r3
 8001216:	4770      	bx	lr
 8001218:	40023800 	.word	0x40023800
 800121c:	08001d48 	.word	0x08001d48
 8001220:	20000008 	.word	0x20000008

08001224 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001228:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800122a:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 800122c:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800122e:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001230:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001234:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8001236:	6133      	str	r3, [r6, #16]
{
 8001238:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800123a:	6883      	ldr	r3, [r0, #8]
 800123c:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 800123e:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001240:	4303      	orrs	r3, r0
 8001242:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001244:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001248:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800124a:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800124e:	430b      	orrs	r3, r1
 8001250:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001252:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001254:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001256:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001258:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 800125c:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800125e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001262:	6173      	str	r3, [r6, #20]
 8001264:	4b7a      	ldr	r3, [pc, #488]	; (8001450 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001266:	d17c      	bne.n	8001362 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001268:	429e      	cmp	r6, r3
 800126a:	d003      	beq.n	8001274 <UART_SetConfig+0x50>
 800126c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001270:	429e      	cmp	r6, r3
 8001272:	d144      	bne.n	80012fe <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001274:	f7ff ffc6 	bl	8001204 <HAL_RCC_GetPCLK2Freq>
 8001278:	2519      	movs	r5, #25
 800127a:	fb05 f300 	mul.w	r3, r5, r0
 800127e:	6860      	ldr	r0, [r4, #4]
 8001280:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001284:	0040      	lsls	r0, r0, #1
 8001286:	fbb3 f3f0 	udiv	r3, r3, r0
 800128a:	fbb3 f3f9 	udiv	r3, r3, r9
 800128e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001292:	f7ff ffb7 	bl	8001204 <HAL_RCC_GetPCLK2Freq>
 8001296:	6863      	ldr	r3, [r4, #4]
 8001298:	4368      	muls	r0, r5
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	fbb0 f7f3 	udiv	r7, r0, r3
 80012a0:	f7ff ffb0 	bl	8001204 <HAL_RCC_GetPCLK2Freq>
 80012a4:	6863      	ldr	r3, [r4, #4]
 80012a6:	4368      	muls	r0, r5
 80012a8:	005b      	lsls	r3, r3, #1
 80012aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80012ae:	fbb3 f3f9 	udiv	r3, r3, r9
 80012b2:	fb09 7313 	mls	r3, r9, r3, r7
 80012b6:	00db      	lsls	r3, r3, #3
 80012b8:	3332      	adds	r3, #50	; 0x32
 80012ba:	fbb3 f3f9 	udiv	r3, r3, r9
 80012be:	005b      	lsls	r3, r3, #1
 80012c0:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80012c4:	f7ff ff9e 	bl	8001204 <HAL_RCC_GetPCLK2Freq>
 80012c8:	6862      	ldr	r2, [r4, #4]
 80012ca:	4368      	muls	r0, r5
 80012cc:	0052      	lsls	r2, r2, #1
 80012ce:	fbb0 faf2 	udiv	sl, r0, r2
 80012d2:	f7ff ff97 	bl	8001204 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80012d6:	6863      	ldr	r3, [r4, #4]
 80012d8:	4368      	muls	r0, r5
 80012da:	005b      	lsls	r3, r3, #1
 80012dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80012e0:	fbb3 f3f9 	udiv	r3, r3, r9
 80012e4:	fb09 a313 	mls	r3, r9, r3, sl
 80012e8:	00db      	lsls	r3, r3, #3
 80012ea:	3332      	adds	r3, #50	; 0x32
 80012ec:	fbb3 f3f9 	udiv	r3, r3, r9
 80012f0:	f003 0307 	and.w	r3, r3, #7
 80012f4:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80012f6:	443b      	add	r3, r7
 80012f8:	60b3      	str	r3, [r6, #8]
 80012fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80012fe:	f7ff ff71 	bl	80011e4 <HAL_RCC_GetPCLK1Freq>
 8001302:	2519      	movs	r5, #25
 8001304:	fb05 f300 	mul.w	r3, r5, r0
 8001308:	6860      	ldr	r0, [r4, #4]
 800130a:	f04f 0964 	mov.w	r9, #100	; 0x64
 800130e:	0040      	lsls	r0, r0, #1
 8001310:	fbb3 f3f0 	udiv	r3, r3, r0
 8001314:	fbb3 f3f9 	udiv	r3, r3, r9
 8001318:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800131c:	f7ff ff62 	bl	80011e4 <HAL_RCC_GetPCLK1Freq>
 8001320:	6863      	ldr	r3, [r4, #4]
 8001322:	4368      	muls	r0, r5
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	fbb0 f7f3 	udiv	r7, r0, r3
 800132a:	f7ff ff5b 	bl	80011e4 <HAL_RCC_GetPCLK1Freq>
 800132e:	6863      	ldr	r3, [r4, #4]
 8001330:	4368      	muls	r0, r5
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	fbb0 f3f3 	udiv	r3, r0, r3
 8001338:	fbb3 f3f9 	udiv	r3, r3, r9
 800133c:	fb09 7313 	mls	r3, r9, r3, r7
 8001340:	00db      	lsls	r3, r3, #3
 8001342:	3332      	adds	r3, #50	; 0x32
 8001344:	fbb3 f3f9 	udiv	r3, r3, r9
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 800134e:	f7ff ff49 	bl	80011e4 <HAL_RCC_GetPCLK1Freq>
 8001352:	6862      	ldr	r2, [r4, #4]
 8001354:	4368      	muls	r0, r5
 8001356:	0052      	lsls	r2, r2, #1
 8001358:	fbb0 faf2 	udiv	sl, r0, r2
 800135c:	f7ff ff42 	bl	80011e4 <HAL_RCC_GetPCLK1Freq>
 8001360:	e7b9      	b.n	80012d6 <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001362:	429e      	cmp	r6, r3
 8001364:	d002      	beq.n	800136c <UART_SetConfig+0x148>
 8001366:	4b3b      	ldr	r3, [pc, #236]	; (8001454 <UART_SetConfig+0x230>)
 8001368:	429e      	cmp	r6, r3
 800136a:	d140      	bne.n	80013ee <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800136c:	f7ff ff4a 	bl	8001204 <HAL_RCC_GetPCLK2Freq>
 8001370:	6867      	ldr	r7, [r4, #4]
 8001372:	2519      	movs	r5, #25
 8001374:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001378:	fb05 f300 	mul.w	r3, r5, r0
 800137c:	00bf      	lsls	r7, r7, #2
 800137e:	fbb3 f3f7 	udiv	r3, r3, r7
 8001382:	fbb3 f3f9 	udiv	r3, r3, r9
 8001386:	011f      	lsls	r7, r3, #4
 8001388:	f7ff ff3c 	bl	8001204 <HAL_RCC_GetPCLK2Freq>
 800138c:	6863      	ldr	r3, [r4, #4]
 800138e:	4368      	muls	r0, r5
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	fbb0 f8f3 	udiv	r8, r0, r3
 8001396:	f7ff ff35 	bl	8001204 <HAL_RCC_GetPCLK2Freq>
 800139a:	6863      	ldr	r3, [r4, #4]
 800139c:	4368      	muls	r0, r5
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80013a4:	fbb3 f3f9 	udiv	r3, r3, r9
 80013a8:	fb09 8313 	mls	r3, r9, r3, r8
 80013ac:	011b      	lsls	r3, r3, #4
 80013ae:	3332      	adds	r3, #50	; 0x32
 80013b0:	fbb3 f3f9 	udiv	r3, r3, r9
 80013b4:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80013b8:	f7ff ff24 	bl	8001204 <HAL_RCC_GetPCLK2Freq>
 80013bc:	6862      	ldr	r2, [r4, #4]
 80013be:	4368      	muls	r0, r5
 80013c0:	0092      	lsls	r2, r2, #2
 80013c2:	fbb0 faf2 	udiv	sl, r0, r2
 80013c6:	f7ff ff1d 	bl	8001204 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80013ca:	6863      	ldr	r3, [r4, #4]
 80013cc:	4368      	muls	r0, r5
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80013d4:	fbb3 f3f9 	udiv	r3, r3, r9
 80013d8:	fb09 a313 	mls	r3, r9, r3, sl
 80013dc:	011b      	lsls	r3, r3, #4
 80013de:	3332      	adds	r3, #50	; 0x32
 80013e0:	fbb3 f3f9 	udiv	r3, r3, r9
 80013e4:	f003 030f 	and.w	r3, r3, #15
 80013e8:	ea43 0308 	orr.w	r3, r3, r8
 80013ec:	e783      	b.n	80012f6 <UART_SetConfig+0xd2>
 80013ee:	f7ff fef9 	bl	80011e4 <HAL_RCC_GetPCLK1Freq>
 80013f2:	6867      	ldr	r7, [r4, #4]
 80013f4:	2519      	movs	r5, #25
 80013f6:	f04f 0964 	mov.w	r9, #100	; 0x64
 80013fa:	fb05 f300 	mul.w	r3, r5, r0
 80013fe:	00bf      	lsls	r7, r7, #2
 8001400:	fbb3 f3f7 	udiv	r3, r3, r7
 8001404:	fbb3 f3f9 	udiv	r3, r3, r9
 8001408:	011f      	lsls	r7, r3, #4
 800140a:	f7ff feeb 	bl	80011e4 <HAL_RCC_GetPCLK1Freq>
 800140e:	6863      	ldr	r3, [r4, #4]
 8001410:	4368      	muls	r0, r5
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	fbb0 f8f3 	udiv	r8, r0, r3
 8001418:	f7ff fee4 	bl	80011e4 <HAL_RCC_GetPCLK1Freq>
 800141c:	6863      	ldr	r3, [r4, #4]
 800141e:	4368      	muls	r0, r5
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	fbb0 f3f3 	udiv	r3, r0, r3
 8001426:	fbb3 f3f9 	udiv	r3, r3, r9
 800142a:	fb09 8313 	mls	r3, r9, r3, r8
 800142e:	011b      	lsls	r3, r3, #4
 8001430:	3332      	adds	r3, #50	; 0x32
 8001432:	fbb3 f3f9 	udiv	r3, r3, r9
 8001436:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800143a:	f7ff fed3 	bl	80011e4 <HAL_RCC_GetPCLK1Freq>
 800143e:	6862      	ldr	r2, [r4, #4]
 8001440:	4368      	muls	r0, r5
 8001442:	0092      	lsls	r2, r2, #2
 8001444:	fbb0 faf2 	udiv	sl, r0, r2
 8001448:	f7ff fecc 	bl	80011e4 <HAL_RCC_GetPCLK1Freq>
 800144c:	e7bd      	b.n	80013ca <UART_SetConfig+0x1a6>
 800144e:	bf00      	nop
 8001450:	40011000 	.word	0x40011000
 8001454:	40011400 	.word	0x40011400

08001458 <HAL_UART_Init>:
{
 8001458:	b510      	push	{r4, lr}
  if(huart == NULL)
 800145a:	4604      	mov	r4, r0
 800145c:	b340      	cbz	r0, 80014b0 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 800145e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001462:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001466:	b91b      	cbnz	r3, 8001470 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001468:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800146c:	f000 fb54 	bl	8001b18 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001470:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001472:	2324      	movs	r3, #36	; 0x24
 8001474:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001478:	68d3      	ldr	r3, [r2, #12]
 800147a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800147e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001480:	4620      	mov	r0, r4
 8001482:	f7ff fecf 	bl	8001224 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001486:	6823      	ldr	r3, [r4, #0]
 8001488:	691a      	ldr	r2, [r3, #16]
 800148a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800148e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001490:	695a      	ldr	r2, [r3, #20]
 8001492:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001496:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001498:	68da      	ldr	r2, [r3, #12]
 800149a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800149e:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014a0:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 80014a2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014a4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80014a6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80014aa:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80014ae:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80014b0:	2001      	movs	r0, #1
}
 80014b2:	bd10      	pop	{r4, pc}

080014b4 <USB_CoreInit>:
  * @param  cfg  pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80014b4:	b084      	sub	sp, #16
 80014b6:	b538      	push	{r3, r4, r5, lr}
 80014b8:	ad05      	add	r5, sp, #20
 80014ba:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80014be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80014c0:	2b01      	cmp	r3, #1
{
 80014c2:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80014c4:	d126      	bne.n	8001514 <USB_CoreInit+0x60>
  {
    
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80014c6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80014c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014cc:	6383      	str	r3, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80014ce:	68c3      	ldr	r3, [r0, #12]
 80014d0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80014d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80014d8:	60c3      	str	r3, [r0, #12]
   
    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80014da:	68c3      	ldr	r3, [r0, #12]
 80014dc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80014e0:	60c3      	str	r3, [r0, #12]
    if(cfg.use_external_vbus == 1U)
 80014e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80014e4:	2b01      	cmp	r3, #1
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80014e6:	bf02      	ittt	eq
 80014e8:	68c3      	ldreq	r3, [r0, #12]
 80014ea:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 80014ee:	60c3      	streq	r3, [r0, #12]
    }
    /* Reset after a PHY select  */
    USB_CoreReset(USBx); 
 80014f0:	f000 f90a 	bl	8001708 <USB_CoreReset>
    
    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
  }
 
  if(cfg.dma_enable == ENABLE)
 80014f4:	9b08      	ldr	r3, [sp, #32]
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d107      	bne.n	800150a <USB_CoreInit+0x56>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80014fa:	68a3      	ldr	r3, [r4, #8]
 80014fc:	f043 0306 	orr.w	r3, r3, #6
 8001500:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8001502:	68a3      	ldr	r3, [r4, #8]
 8001504:	f043 0320 	orr.w	r3, r3, #32
 8001508:	60a3      	str	r3, [r4, #8]
  }  

  return HAL_OK;
}
 800150a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800150e:	2000      	movs	r0, #0
 8001510:	b004      	add	sp, #16
 8001512:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8001514:	68c3      	ldr	r3, [r0, #12]
 8001516:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800151a:	60c3      	str	r3, [r0, #12]
    USB_CoreReset(USBx);
 800151c:	f000 f8f4 	bl	8001708 <USB_CoreReset>
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 8001520:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001524:	63a3      	str	r3, [r4, #56]	; 0x38
 8001526:	e7e5      	b.n	80014f4 <USB_CoreInit+0x40>

08001528 <USB_DisableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8001528:	6883      	ldr	r3, [r0, #8]
 800152a:	f023 0301 	bic.w	r3, r3, #1
 800152e:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8001530:	2000      	movs	r0, #0
 8001532:	4770      	bx	lr

08001534 <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 8001534:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8001536:	68c3      	ldr	r3, [r0, #12]
  
  if ( mode == USB_OTG_HOST_MODE)
 8001538:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 800153a:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800153e:	60c3      	str	r3, [r0, #12]
  if ( mode == USB_OTG_HOST_MODE)
 8001540:	d108      	bne.n	8001554 <USB_SetCurrentMode+0x20>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 8001542:	68c3      	ldr	r3, [r0, #12]
 8001544:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001548:	60c3      	str	r3, [r0, #12]
  }
  else if ( mode == USB_OTG_DEVICE_MODE)
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
  }
  HAL_Delay(50U);
 800154a:	2032      	movs	r0, #50	; 0x32
 800154c:	f7ff f826 	bl	800059c <HAL_Delay>
  
  return HAL_OK;
}
 8001550:	2000      	movs	r0, #0
 8001552:	bd08      	pop	{r3, pc}
  else if ( mode == USB_OTG_DEVICE_MODE)
 8001554:	2900      	cmp	r1, #0
 8001556:	d1f8      	bne.n	800154a <USB_SetCurrentMode+0x16>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 8001558:	68c3      	ldr	r3, [r0, #12]
 800155a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800155e:	60c3      	str	r3, [r0, #12]
 8001560:	e7f3      	b.n	800154a <USB_SetCurrentMode+0x16>
	...

08001564 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8001564:	b084      	sub	sp, #16
 8001566:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800156a:	4604      	mov	r4, r0
 800156c:	a807      	add	r0, sp, #28
 800156e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001572:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8001574:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
  }
#else
  if (cfg.vbus_sensing_enable == 0U)
  {
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8001576:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001578:	4688      	mov	r8, r1
  if (cfg.vbus_sensing_enable == 0U)
 800157a:	b9a6      	cbnz	r6, 80015a6 <USB_DevInit+0x42>
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800157c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001580:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Rx || STM32F412Vx || STM32F412Cx || STM32F413xx || STM32F423xx  */
  
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8001582:	2300      	movs	r3, #0
 8001584:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  
  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8001588:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 800158c:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 8001590:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001592:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8001594:	f504 6500 	add.w	r5, r4, #2048	; 0x800
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 8001598:	d15e      	bne.n	8001658 <USB_DevInit+0xf4>
  {
    if(cfg.speed == USB_OTG_SPEED_HIGH)
 800159a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800159c:	b939      	cbnz	r1, 80015ae <USB_DevInit+0x4a>
    }
  }
  else
  {
    /* Set Full speed phy */
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 800159e:	4620      	mov	r0, r4
 80015a0:	f000 f89e 	bl	80016e0 <USB_SetDevSpeed>
 80015a4:	e007      	b.n	80015b6 <USB_DevInit+0x52>
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80015a6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80015aa:	63a3      	str	r3, [r4, #56]	; 0x38
 80015ac:	e7e9      	b.n	8001582 <USB_DevInit+0x1e>
      USB_SetDevSpeed (USBx , USB_OTG_SPEED_HIGH_IN_FULL);
 80015ae:	4619      	mov	r1, r3
 80015b0:	4620      	mov	r0, r4
 80015b2:	f000 f895 	bl	80016e0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10U); /* all Tx FIFOs */
 80015b6:	2110      	movs	r1, #16
 80015b8:	4620      	mov	r0, r4
 80015ba:	f000 f86f 	bl	800169c <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 80015be:	4620      	mov	r0, r4
 80015c0:	f000 f87e 	bl	80016c0 <USB_FlushRxFifo>
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80015c4:	2300      	movs	r3, #0
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 80015c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  USBx_DEVICE->DIEPMSK = 0U;
 80015ca:	612b      	str	r3, [r5, #16]
 80015cc:	4619      	mov	r1, r3
  USBx_DEVICE->DOEPMSK = 0U;
 80015ce:	616b      	str	r3, [r5, #20]
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
    {
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 80015d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 80015d4:	61aa      	str	r2, [r5, #24]
    {
      USBx_INEP(i)->DIEPCTL = 0U;
    }
    
    USBx_INEP(i)->DIEPTSIZ = 0U;
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 80015d6:	f04f 0eff 	mov.w	lr, #255	; 0xff
  USBx_DEVICE->DAINTMSK = 0U;
 80015da:	61eb      	str	r3, [r5, #28]
 80015dc:	f504 6210 	add.w	r2, r4, #2304	; 0x900
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80015e0:	4543      	cmp	r3, r8
 80015e2:	d13b      	bne.n	800165c <USB_DevInit+0xf8>
 80015e4:	2100      	movs	r1, #0
 80015e6:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
 80015ea:	4608      	mov	r0, r1
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
    {
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 80015ec:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
    }
    
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 80015f0:	f04f 0cff 	mov.w	ip, #255	; 0xff
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80015f4:	428b      	cmp	r3, r1
 80015f6:	d13e      	bne.n	8001676 <USB_DevInit+0x112>
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80015f8:	692b      	ldr	r3, [r5, #16]
  
  if (cfg.dma_enable == 1U)
 80015fa:	2f01      	cmp	r7, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80015fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001600:	612b      	str	r3, [r5, #16]
  if (cfg.dma_enable == 1U)
 8001602:	d108      	bne.n	8001616 <USB_DevInit+0xb2>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_6 | USB_OTG_DTHRCTL_RXTHRLEN_6);
 8001604:	4b23      	ldr	r3, [pc, #140]	; (8001694 <USB_DevInit+0x130>)
 8001606:	632b      	str	r3, [r5, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN);
 8001608:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800160a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800160e:	f043 0303 	orr.w	r3, r3, #3
 8001612:	632b      	str	r3, [r5, #48]	; 0x30
    
    i= USBx_DEVICE->DTHRCTL;
 8001614:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  }
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8001616:	2300      	movs	r3, #0
 8001618:	61a3      	str	r3, [r4, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800161a:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 800161e:	6163      	str	r3, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 8001620:	b91f      	cbnz	r7, 800162a <USB_DevInit+0xc6>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 8001622:	69a3      	ldr	r3, [r4, #24]
 8001624:	f043 0310 	orr.w	r3, r3, #16
 8001628:	61a3      	str	r3, [r4, #24]
  }
  
  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 800162a:	69a2      	ldr	r2, [r4, #24]
 800162c:	4b1a      	ldr	r3, [pc, #104]	; (8001698 <USB_DevInit+0x134>)
 800162e:	4313      	orrs	r3, r2
 8001630:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);
  
  if(cfg.Sof_enable)
 8001632:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001634:	b11b      	cbz	r3, 800163e <USB_DevInit+0xda>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8001636:	69a3      	ldr	r3, [r4, #24]
 8001638:	f043 0308 	orr.w	r3, r3, #8
 800163c:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 800163e:	2e01      	cmp	r6, #1
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT); 
 8001640:	bf01      	itttt	eq
 8001642:	69a3      	ldreq	r3, [r4, #24]
 8001644:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8001648:	f043 0304 	orreq.w	r3, r3, #4
 800164c:	61a3      	streq	r3, [r4, #24]
  }
  
  return HAL_OK;
}
 800164e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001652:	2000      	movs	r0, #0
 8001654:	b004      	add	sp, #16
 8001656:	4770      	bx	lr
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 8001658:	2103      	movs	r1, #3
 800165a:	e7a0      	b.n	800159e <USB_DevInit+0x3a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800165c:	f8d2 c000 	ldr.w	ip, [r2]
 8001660:	f1bc 0f00 	cmp.w	ip, #0
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8001664:	bfb4      	ite	lt
 8001666:	6010      	strlt	r0, [r2, #0]
      USBx_INEP(i)->DIEPCTL = 0U;
 8001668:	6011      	strge	r1, [r2, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800166a:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800166c:	6111      	str	r1, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 800166e:	f8c2 e008 	str.w	lr, [r2, #8]
 8001672:	3220      	adds	r2, #32
 8001674:	e7b4      	b.n	80015e0 <USB_DevInit+0x7c>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8001676:	f8d2 8000 	ldr.w	r8, [r2]
 800167a:	f1b8 0f00 	cmp.w	r8, #0
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 800167e:	bfb4      	ite	lt
 8001680:	f8c2 e000 	strlt.w	lr, [r2]
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8001684:	6010      	strge	r0, [r2, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8001686:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8001688:	6110      	str	r0, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 800168a:	f8c2 c008 	str.w	ip, [r2, #8]
 800168e:	3220      	adds	r2, #32
 8001690:	e7b0      	b.n	80015f4 <USB_DevInit+0x90>
 8001692:	bf00      	nop
 8001694:	00800100 	.word	0x00800100
 8001698:	803c3800 	.word	0x803c3800

0800169c <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 800169c:	0189      	lsls	r1, r1, #6
 800169e:	f041 0120 	orr.w	r1, r1, #32
 80016a2:	4a06      	ldr	r2, [pc, #24]	; (80016bc <USB_FlushTxFifo+0x20>)
 80016a4:	6101      	str	r1, [r0, #16]
  
  do
  {
    if (++count > 200000)
 80016a6:	3a01      	subs	r2, #1
 80016a8:	d005      	beq.n	80016b6 <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80016aa:	6903      	ldr	r3, [r0, #16]
 80016ac:	f013 0320 	ands.w	r3, r3, #32
 80016b0:	d1f9      	bne.n	80016a6 <USB_FlushTxFifo+0xa>
  
  return HAL_OK;
 80016b2:	4618      	mov	r0, r3
 80016b4:	4770      	bx	lr
      return HAL_TIMEOUT;
 80016b6:	2003      	movs	r0, #3
}
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	00030d41 	.word	0x00030d41

080016c0 <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80016c0:	2310      	movs	r3, #16
 80016c2:	4a06      	ldr	r2, [pc, #24]	; (80016dc <USB_FlushRxFifo+0x1c>)
 80016c4:	6103      	str	r3, [r0, #16]
  
  do
  {
    if (++count > 200000)
 80016c6:	3a01      	subs	r2, #1
 80016c8:	d005      	beq.n	80016d6 <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80016ca:	6903      	ldr	r3, [r0, #16]
 80016cc:	f013 0310 	ands.w	r3, r3, #16
 80016d0:	d1f9      	bne.n	80016c6 <USB_FlushRxFifo+0x6>
  
  return HAL_OK;
 80016d2:	4618      	mov	r0, r3
 80016d4:	4770      	bx	lr
      return HAL_TIMEOUT;
 80016d6:	2003      	movs	r0, #3
}
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop
 80016dc:	00030d41 	.word	0x00030d41

080016e0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
  USBx_DEVICE->DCFG |= speed;
 80016e0:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80016e4:	4319      	orrs	r1, r3
 80016e6:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 80016ea:	2000      	movs	r0, #0
 80016ec:	4770      	bx	lr

080016ee <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 80016ee:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ;
 80016f0:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80016f4:	f043 0302 	orr.w	r3, r3, #2
 80016f8:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80016fc:	2003      	movs	r0, #3
 80016fe:	f7fe ff4d 	bl	800059c <HAL_Delay>
  
  return HAL_OK;  
}
 8001702:	2000      	movs	r0, #0
 8001704:	bd08      	pop	{r3, pc}
	...

08001708 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8001708:	4b0a      	ldr	r3, [pc, #40]	; (8001734 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800170a:	3b01      	subs	r3, #1
 800170c:	d101      	bne.n	8001712 <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 800170e:	2003      	movs	r0, #3
 8001710:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8001712:	6902      	ldr	r2, [r0, #16]
 8001714:	2a00      	cmp	r2, #0
 8001716:	daf8      	bge.n	800170a <USB_CoreReset+0x2>
  
  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8001718:	6903      	ldr	r3, [r0, #16]
 800171a:	4a06      	ldr	r2, [pc, #24]	; (8001734 <USB_CoreReset+0x2c>)
 800171c:	f043 0301 	orr.w	r3, r3, #1
 8001720:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 8001722:	3a01      	subs	r2, #1
 8001724:	d0f3      	beq.n	800170e <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8001726:	6903      	ldr	r3, [r0, #16]
 8001728:	f013 0301 	ands.w	r3, r3, #1
 800172c:	d1f9      	bne.n	8001722 <USB_CoreReset+0x1a>
  
  return HAL_OK;
 800172e:	4618      	mov	r0, r3
}
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	00030d41 	.word	0x00030d41

08001738 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001738:	b530      	push	{r4, r5, lr}
 800173a:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800173c:	2230      	movs	r2, #48	; 0x30
 800173e:	2100      	movs	r1, #0
 8001740:	a808      	add	r0, sp, #32
 8001742:	f000 fae5 	bl	8001d10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001746:	2100      	movs	r1, #0
 8001748:	2214      	movs	r2, #20
 800174a:	a803      	add	r0, sp, #12
 800174c:	f000 fae0 	bl	8001d10 <memset>

  /**Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001750:	2400      	movs	r4, #0
 8001752:	4b1d      	ldr	r3, [pc, #116]	; (80017c8 <SystemClock_Config+0x90>)
 8001754:	9401      	str	r4, [sp, #4]
 8001756:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001758:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800175c:	641a      	str	r2, [r3, #64]	; 0x40
 800175e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001760:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001764:	9301      	str	r3, [sp, #4]
 8001766:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001768:	4b18      	ldr	r3, [pc, #96]	; (80017cc <SystemClock_Config+0x94>)
 800176a:	9402      	str	r4, [sp, #8]
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001772:	601a      	str	r2, [r3, #0]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800177a:	9302      	str	r3, [sp, #8]
 800177c:	9b02      	ldr	r3, [sp, #8]
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800177e:	2301      	movs	r3, #1
 8001780:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001782:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001786:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001788:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800178c:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800178e:	2304      	movs	r3, #4
 8001790:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001792:	23a8      	movs	r3, #168	; 0xa8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001794:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001796:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001798:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800179a:	2307      	movs	r3, #7
 800179c:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800179e:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017a0:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017a2:	f7ff facf 	bl	8000d44 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017a6:	230f      	movs	r3, #15
 80017a8:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017aa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80017ae:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017b0:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017b6:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017b8:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017ba:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017bc:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017be:	f7ff fc71 	bl	80010a4 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80017c2:	b015      	add	sp, #84	; 0x54
 80017c4:	bd30      	pop	{r4, r5, pc}
 80017c6:	bf00      	nop
 80017c8:	40023800 	.word	0x40023800
 80017cc:	40007000 	.word	0x40007000

080017d0 <main>:
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b08c      	sub	sp, #48	; 0x30
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d4:	ad07      	add	r5, sp, #28
  HAL_Init();
 80017d6:	f7fe feb5 	bl	8000544 <HAL_Init>
  SystemClock_Config();
 80017da:	f7ff ffad 	bl	8001738 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017de:	2214      	movs	r2, #20
 80017e0:	2100      	movs	r1, #0
 80017e2:	4628      	mov	r0, r5
 80017e4:	f000 fa94 	bl	8001d10 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017e8:	2400      	movs	r4, #0
 80017ea:	4b6c      	ldr	r3, [pc, #432]	; (800199c <main+0x1cc>)
 80017ec:	9401      	str	r4, [sp, #4]
 80017ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOG_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80017f0:	486b      	ldr	r0, [pc, #428]	; (80019a0 <main+0x1d0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017f2:	f042 0204 	orr.w	r2, r2, #4
 80017f6:	631a      	str	r2, [r3, #48]	; 0x30
 80017f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017fa:	f002 0204 	and.w	r2, r2, #4
 80017fe:	9201      	str	r2, [sp, #4]
 8001800:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001802:	9402      	str	r4, [sp, #8]
 8001804:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001806:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800180a:	631a      	str	r2, [r3, #48]	; 0x30
 800180c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800180e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001812:	9202      	str	r2, [sp, #8]
 8001814:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001816:	9403      	str	r4, [sp, #12]
 8001818:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800181a:	f042 0201 	orr.w	r2, r2, #1
 800181e:	631a      	str	r2, [r3, #48]	; 0x30
 8001820:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001822:	f002 0201 	and.w	r2, r2, #1
 8001826:	9203      	str	r2, [sp, #12]
 8001828:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800182a:	9404      	str	r4, [sp, #16]
 800182c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800182e:	f042 0202 	orr.w	r2, r2, #2
 8001832:	631a      	str	r2, [r3, #48]	; 0x30
 8001834:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001836:	f002 0202 	and.w	r2, r2, #2
 800183a:	9204      	str	r2, [sp, #16]
 800183c:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800183e:	9405      	str	r4, [sp, #20]
 8001840:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001842:	f042 0208 	orr.w	r2, r2, #8
 8001846:	631a      	str	r2, [r3, #48]	; 0x30
 8001848:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800184a:	f002 0208 	and.w	r2, r2, #8
 800184e:	9205      	str	r2, [sp, #20]
 8001850:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001852:	9406      	str	r4, [sp, #24]
 8001854:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001856:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800185a:	631a      	str	r2, [r3, #48]	; 0x30
 800185c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185e:	f003 0340 	and.w	r3, r3, #64	; 0x40
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001862:	4622      	mov	r2, r4
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001864:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001866:	f244 0181 	movw	r1, #16513	; 0x4081
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800186a:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800186c:	f7ff f9e8 	bl	8000c40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001870:	4622      	mov	r2, r4
 8001872:	2140      	movs	r1, #64	; 0x40
 8001874:	484b      	ldr	r0, [pc, #300]	; (80019a4 <main+0x1d4>)
 8001876:	f7ff f9e3 	bl	8000c40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800187a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800187e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001880:	4629      	mov	r1, r5
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001882:	4b49      	ldr	r3, [pc, #292]	; (80019a8 <main+0x1d8>)
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001884:	4849      	ldr	r0, [pc, #292]	; (80019ac <main+0x1dc>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001886:	9308      	str	r3, [sp, #32]

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001888:	2601      	movs	r6, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800188c:	f7ff f8ec 	bl	8000a68 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001890:	f244 0381 	movw	r3, #16513	; 0x4081
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001894:	4629      	mov	r1, r5
 8001896:	4842      	ldr	r0, [pc, #264]	; (80019a0 <main+0x1d0>)
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001898:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189c:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189e:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a0:	f7ff f8e2 	bl	8000a68 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80018a4:	2340      	movs	r3, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80018a6:	4629      	mov	r1, r5
 80018a8:	483e      	ldr	r0, [pc, #248]	; (80019a4 <main+0x1d4>)
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80018aa:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ac:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ae:	940a      	str	r4, [sp, #40]	; 0x28

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80018b0:	2780      	movs	r7, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b2:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80018b4:	f7ff f8d8 	bl	8000a68 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80018b8:	4629      	mov	r1, r5
 80018ba:	483a      	ldr	r0, [pc, #232]	; (80019a4 <main+0x1d4>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018bc:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80018c0:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80018c2:	f7ff f8d1 	bl	8000a68 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80018c6:	4621      	mov	r1, r4
 80018c8:	4622      	mov	r2, r4
 80018ca:	2028      	movs	r0, #40	; 0x28
 80018cc:	f7fe fe8c 	bl	80005e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80018d0:	2028      	movs	r0, #40	; 0x28
 80018d2:	f7fe febd 	bl	8000650 <HAL_NVIC_EnableIRQ>
  heth.Instance = ETH;
 80018d6:	4836      	ldr	r0, [pc, #216]	; (80019b0 <main+0x1e0>)
 80018d8:	4b36      	ldr	r3, [pc, #216]	; (80019b4 <main+0x1e4>)
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 80018da:	8204      	strh	r4, [r0, #16]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 80018dc:	e880 0048 	stmia.w	r0, {r3, r6}
  MACAddr[2] = 0xE1;
 80018e0:	23e1      	movs	r3, #225	; 0xe1
 80018e2:	f88d 301e 	strb.w	r3, [sp, #30]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 80018e6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  MACAddr[0] = 0x00;
 80018ea:	f88d 401c 	strb.w	r4, [sp, #28]
  MACAddr[3] = 0x00;
 80018ee:	f88d 401f 	strb.w	r4, [sp, #31]
  MACAddr[4] = 0x00;
 80018f2:	f88d 4020 	strb.w	r4, [sp, #32]
  MACAddr[5] = 0x00;
 80018f6:	f88d 4021 	strb.w	r4, [sp, #33]	; 0x21
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 80018fa:	6184      	str	r4, [r0, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 80018fc:	61c4      	str	r4, [r0, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 80018fe:	6203      	str	r3, [r0, #32]
  MACAddr[1] = 0x80;
 8001900:	f88d 701d 	strb.w	r7, [sp, #29]
  heth.Init.MACAddr = &MACAddr[0];
 8001904:	6145      	str	r5, [r0, #20]
  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001906:	f7fe ffb3 	bl	8000870 <HAL_ETH_Init>
  huart3.Instance = USART3;
 800190a:	482b      	ldr	r0, [pc, #172]	; (80019b8 <main+0x1e8>)
  huart3.Init.BaudRate = 115200;
 800190c:	4a2b      	ldr	r2, [pc, #172]	; (80019bc <main+0x1ec>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800190e:	6084      	str	r4, [r0, #8]
  huart3.Init.BaudRate = 115200;
 8001910:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001914:	e880 000c 	stmia.w	r0, {r2, r3}
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001918:	230c      	movs	r3, #12
  huart3.Init.StopBits = UART_STOPBITS_1;
 800191a:	60c4      	str	r4, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800191c:	6104      	str	r4, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800191e:	6143      	str	r3, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001920:	6184      	str	r4, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001922:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001924:	f7ff fd98 	bl	8001458 <HAL_UART_Init>
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001928:	4825      	ldr	r0, [pc, #148]	; (80019c0 <main+0x1f0>)
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800192a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 800192e:	2304      	movs	r3, #4
 8001930:	e880 000a 	stmia.w	r0, {r1, r3}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001934:	2302      	movs	r3, #2
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001936:	6104      	str	r4, [r0, #16]
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8001938:	6144      	str	r4, [r0, #20]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800193a:	6204      	str	r4, [r0, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800193c:	6244      	str	r4, [r0, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800193e:	6304      	str	r4, [r0, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001940:	60c3      	str	r3, [r0, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001942:	6183      	str	r3, [r0, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001944:	61c6      	str	r6, [r0, #28]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001946:	62c6      	str	r6, [r0, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001948:	f7ff f990 	bl	8000c6c <HAL_PCD_Init>
	  HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 800194c:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001950:	f504 3401 	add.w	r4, r4, #132096	; 0x20400
 8001954:	4620      	mov	r0, r4
 8001956:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800195a:	f7ff f976 	bl	8000c4a <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOB, LD2_Pin);
 800195e:	4620      	mov	r0, r4
 8001960:	2180      	movs	r1, #128	; 0x80
 8001962:	f7ff f972 	bl	8000c4a <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 8001966:	2101      	movs	r1, #1
 8001968:	4620      	mov	r0, r4
 800196a:	f7ff f96e 	bl	8000c4a <HAL_GPIO_TogglePin>
	  HAL_Delay(2500);
 800196e:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8001972:	f7fe fe13 	bl	800059c <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 8001976:	4620      	mov	r0, r4
 8001978:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800197c:	f7ff f965 	bl	8000c4a <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOB, LD2_Pin);
 8001980:	4620      	mov	r0, r4
 8001982:	2180      	movs	r1, #128	; 0x80
 8001984:	f7ff f961 	bl	8000c4a <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 8001988:	4620      	mov	r0, r4
 800198a:	2101      	movs	r1, #1
 800198c:	f7ff f95d 	bl	8000c4a <HAL_GPIO_TogglePin>
	  HAL_Delay(2500);
 8001990:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8001994:	f7fe fe02 	bl	800059c <HAL_Delay>
 8001998:	e7dc      	b.n	8001954 <main+0x184>
 800199a:	bf00      	nop
 800199c:	40023800 	.word	0x40023800
 80019a0:	40020400 	.word	0x40020400
 80019a4:	40021800 	.word	0x40021800
 80019a8:	10110000 	.word	0x10110000
 80019ac:	40020800 	.word	0x40020800
 80019b0:	2000045c 	.word	0x2000045c
 80019b4:	40028000 	.word	0x40028000
 80019b8:	2000002c 	.word	0x2000002c
 80019bc:	40004800 	.word	0x40004800
 80019c0:	2000006c 	.word	0x2000006c

080019c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019c4:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c6:	4b0c      	ldr	r3, [pc, #48]	; (80019f8 <HAL_MspInit+0x34>)
 80019c8:	2100      	movs	r1, #0
 80019ca:	9100      	str	r1, [sp, #0]
 80019cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80019ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80019d2:	645a      	str	r2, [r3, #68]	; 0x44
 80019d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80019d6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80019da:	9200      	str	r2, [sp, #0]
 80019dc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019de:	9101      	str	r1, [sp, #4]
 80019e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019e2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80019e6:	641a      	str	r2, [r3, #64]	; 0x40
 80019e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ee:	9301      	str	r3, [sp, #4]
 80019f0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019f2:	b002      	add	sp, #8
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	40023800 	.word	0x40023800

080019fc <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80019fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019fe:	4604      	mov	r4, r0
 8001a00:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a02:	2214      	movs	r2, #20
 8001a04:	2100      	movs	r1, #0
 8001a06:	a807      	add	r0, sp, #28
 8001a08:	f000 f982 	bl	8001d10 <memset>
  if(heth->Instance==ETH)
 8001a0c:	6822      	ldr	r2, [r4, #0]
 8001a0e:	4b3d      	ldr	r3, [pc, #244]	; (8001b04 <HAL_ETH_MspInit+0x108>)
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d174      	bne.n	8001afe <HAL_ETH_MspInit+0x102>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001a14:	f5a3 4390 	sub.w	r3, r3, #18432	; 0x4800
 8001a18:	2400      	movs	r4, #0
 8001a1a:	9400      	str	r4, [sp, #0]
 8001a1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a1e:	483a      	ldr	r0, [pc, #232]	; (8001b08 <HAL_ETH_MspInit+0x10c>)
    __HAL_RCC_ETH_CLK_ENABLE();
 8001a20:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001a24:	631a      	str	r2, [r3, #48]	; 0x30
 8001a26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a28:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8001a2c:	9200      	str	r2, [sp, #0]
 8001a2e:	9a00      	ldr	r2, [sp, #0]
 8001a30:	9401      	str	r4, [sp, #4]
 8001a32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a34:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001a38:	631a      	str	r2, [r3, #48]	; 0x30
 8001a3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a3c:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8001a40:	9201      	str	r2, [sp, #4]
 8001a42:	9a01      	ldr	r2, [sp, #4]
 8001a44:	9402      	str	r4, [sp, #8]
 8001a46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a48:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8001a4c:	631a      	str	r2, [r3, #48]	; 0x30
 8001a4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a50:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8001a54:	9202      	str	r2, [sp, #8]
 8001a56:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a58:	9403      	str	r4, [sp, #12]
 8001a5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a5c:	f042 0204 	orr.w	r2, r2, #4
 8001a60:	631a      	str	r2, [r3, #48]	; 0x30
 8001a62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a64:	f002 0204 	and.w	r2, r2, #4
 8001a68:	9203      	str	r2, [sp, #12]
 8001a6a:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a6c:	9404      	str	r4, [sp, #16]
 8001a6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a70:	f042 0201 	orr.w	r2, r2, #1
 8001a74:	631a      	str	r2, [r3, #48]	; 0x30
 8001a76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a78:	f002 0201 	and.w	r2, r2, #1
 8001a7c:	9204      	str	r2, [sp, #16]
 8001a7e:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a80:	9405      	str	r4, [sp, #20]
 8001a82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a84:	f042 0202 	orr.w	r2, r2, #2
 8001a88:	631a      	str	r2, [r3, #48]	; 0x30
 8001a8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a8c:	f002 0202 	and.w	r2, r2, #2
 8001a90:	9205      	str	r2, [sp, #20]
 8001a92:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a94:	9406      	str	r4, [sp, #24]
 8001a96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a98:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001a9c:	631a      	str	r2, [r3, #48]	; 0x30
 8001a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001aa4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa6:	2702      	movs	r7, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa8:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001aaa:	250b      	movs	r5, #11
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001aac:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aae:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001ab0:	2332      	movs	r3, #50	; 0x32
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ab2:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001ab4:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab6:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ab8:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aba:	f7fe ffd5 	bl	8000a68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001abe:	2386      	movs	r3, #134	; 0x86
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac0:	a907      	add	r1, sp, #28
 8001ac2:	4812      	ldr	r0, [pc, #72]	; (8001b0c <HAL_ETH_MspInit+0x110>)
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001ac4:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac6:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac8:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aca:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001acc:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ace:	f7fe ffcb 	bl	8000a68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001ad2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001ad6:	a907      	add	r1, sp, #28
 8001ad8:	480d      	ldr	r0, [pc, #52]	; (8001b10 <HAL_ETH_MspInit+0x114>)
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001ada:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001adc:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ade:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae0:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ae2:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001ae4:	f7fe ffc0 	bl	8000a68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001ae8:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001aec:	a907      	add	r1, sp, #28
 8001aee:	4809      	ldr	r0, [pc, #36]	; (8001b14 <HAL_ETH_MspInit+0x118>)
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001af0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af2:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af6:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001af8:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001afa:	f7fe ffb5 	bl	8000a68 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001afe:	b00d      	add	sp, #52	; 0x34
 8001b00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40028000 	.word	0x40028000
 8001b08:	40020800 	.word	0x40020800
 8001b0c:	40020000 	.word	0x40020000
 8001b10:	40020400 	.word	0x40020400
 8001b14:	40021800 	.word	0x40021800

08001b18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b18:	b510      	push	{r4, lr}
 8001b1a:	4604      	mov	r4, r0
 8001b1c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b1e:	2214      	movs	r2, #20
 8001b20:	2100      	movs	r1, #0
 8001b22:	a803      	add	r0, sp, #12
 8001b24:	f000 f8f4 	bl	8001d10 <memset>
  if(huart->Instance==USART3)
 8001b28:	6822      	ldr	r2, [r4, #0]
 8001b2a:	4b15      	ldr	r3, [pc, #84]	; (8001b80 <HAL_UART_MspInit+0x68>)
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d125      	bne.n	8001b7c <HAL_UART_MspInit+0x64>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b30:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
 8001b34:	2100      	movs	r1, #0
 8001b36:	9101      	str	r1, [sp, #4]
 8001b38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b3a:	4812      	ldr	r0, [pc, #72]	; (8001b84 <HAL_UART_MspInit+0x6c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b3c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001b40:	641a      	str	r2, [r3, #64]	; 0x40
 8001b42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b44:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8001b48:	9201      	str	r2, [sp, #4]
 8001b4a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b4c:	9102      	str	r1, [sp, #8]
 8001b4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b50:	f042 0208 	orr.w	r2, r2, #8
 8001b54:	631a      	str	r2, [r3, #48]	; 0x30
 8001b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b58:	f003 0308 	and.w	r3, r3, #8
 8001b5c:	9302      	str	r3, [sp, #8]
 8001b5e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001b60:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001b64:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b66:	2302      	movs	r3, #2
 8001b68:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b72:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b74:	2307      	movs	r3, #7
 8001b76:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b78:	f7fe ff76 	bl	8000a68 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001b7c:	b008      	add	sp, #32
 8001b7e:	bd10      	pop	{r4, pc}
 8001b80:	40004800 	.word	0x40004800
 8001b84:	40020c00 	.word	0x40020c00

08001b88 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001b88:	b530      	push	{r4, r5, lr}
 8001b8a:	4604      	mov	r4, r0
 8001b8c:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b8e:	2214      	movs	r2, #20
 8001b90:	2100      	movs	r1, #0
 8001b92:	a803      	add	r0, sp, #12
 8001b94:	f000 f8bc 	bl	8001d10 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001b98:	6823      	ldr	r3, [r4, #0]
 8001b9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001b9e:	d12f      	bne.n	8001c00 <HAL_PCD_MspInit+0x78>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba0:	4c18      	ldr	r4, [pc, #96]	; (8001c04 <HAL_PCD_MspInit+0x7c>)
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba2:	4819      	ldr	r0, [pc, #100]	; (8001c08 <HAL_PCD_MspInit+0x80>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba4:	2500      	movs	r5, #0
 8001ba6:	9501      	str	r5, [sp, #4]
 8001ba8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001baa:	f043 0301 	orr.w	r3, r3, #1
 8001bae:	6323      	str	r3, [r4, #48]	; 0x30
 8001bb0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001bb2:	f003 0301 	and.w	r3, r3, #1
 8001bb6:	9301      	str	r3, [sp, #4]
 8001bb8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001bba:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001bbe:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001bca:	230a      	movs	r3, #10
 8001bcc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bce:	f7fe ff4b 	bl	8000a68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001bd2:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001bd6:	a903      	add	r1, sp, #12
 8001bd8:	480b      	ldr	r0, [pc, #44]	; (8001c08 <HAL_PCD_MspInit+0x80>)
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001bda:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bdc:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bde:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001be0:	f7fe ff42 	bl	8000a68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001be4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001be6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bea:	6363      	str	r3, [r4, #52]	; 0x34
 8001bec:	9502      	str	r5, [sp, #8]
 8001bee:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001bf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bf4:	6463      	str	r3, [r4, #68]	; 0x44
 8001bf6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001bf8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bfc:	9302      	str	r3, [sp, #8]
 8001bfe:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001c00:	b009      	add	sp, #36	; 0x24
 8001c02:	bd30      	pop	{r4, r5, pc}
 8001c04:	40023800 	.word	0x40023800
 8001c08:	40020000 	.word	0x40020000

08001c0c <NMI_Handler>:
 8001c0c:	4770      	bx	lr

08001c0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c0e:	e7fe      	b.n	8001c0e <HardFault_Handler>

08001c10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c10:	e7fe      	b.n	8001c10 <MemManage_Handler>

08001c12 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c12:	e7fe      	b.n	8001c12 <BusFault_Handler>

08001c14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c14:	e7fe      	b.n	8001c14 <UsageFault_Handler>

08001c16 <SVC_Handler>:
 8001c16:	4770      	bx	lr

08001c18 <DebugMon_Handler>:
 8001c18:	4770      	bx	lr

08001c1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c1a:	4770      	bx	lr

08001c1c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c1c:	f7fe bcac 	b.w	8000578 <HAL_IncTick>

08001c20 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001c20:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001c24:	f7ff b816 	b.w	8000c54 <HAL_GPIO_EXTI_IRQHandler>

08001c28 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c28:	490f      	ldr	r1, [pc, #60]	; (8001c68 <SystemInit+0x40>)
 8001c2a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001c2e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001c36:	4b0d      	ldr	r3, [pc, #52]	; (8001c6c <SystemInit+0x44>)
 8001c38:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001c3a:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8001c3c:	f042 0201 	orr.w	r2, r2, #1
 8001c40:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001c42:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001c4a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001c4e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001c50:	4a07      	ldr	r2, [pc, #28]	; (8001c70 <SystemInit+0x48>)
 8001c52:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001c5a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001c5c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001c5e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001c62:	608b      	str	r3, [r1, #8]
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	e000ed00 	.word	0xe000ed00
 8001c6c:	40023800 	.word	0x40023800
 8001c70:	24003010 	.word	0x24003010

08001c74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001c74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cac <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001c78:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001c7a:	e003      	b.n	8001c84 <LoopCopyDataInit>

08001c7c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001c7c:	4b0c      	ldr	r3, [pc, #48]	; (8001cb0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001c7e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001c80:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001c82:	3104      	adds	r1, #4

08001c84 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001c84:	480b      	ldr	r0, [pc, #44]	; (8001cb4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001c86:	4b0c      	ldr	r3, [pc, #48]	; (8001cb8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001c88:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001c8a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001c8c:	d3f6      	bcc.n	8001c7c <CopyDataInit>
  ldr  r2, =_sbss
 8001c8e:	4a0b      	ldr	r2, [pc, #44]	; (8001cbc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001c90:	e002      	b.n	8001c98 <LoopFillZerobss>

08001c92 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001c92:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001c94:	f842 3b04 	str.w	r3, [r2], #4

08001c98 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001c98:	4b09      	ldr	r3, [pc, #36]	; (8001cc0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001c9a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001c9c:	d3f9      	bcc.n	8001c92 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c9e:	f7ff ffc3 	bl	8001c28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ca2:	f000 f811 	bl	8001cc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ca6:	f7ff fd93 	bl	80017d0 <main>
  bx  lr    
 8001caa:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001cac:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001cb0:	08001d60 	.word	0x08001d60
  ldr  r0, =_sdata
 8001cb4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001cb8:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8001cbc:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8001cc0:	200004a4 	.word	0x200004a4

08001cc4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cc4:	e7fe      	b.n	8001cc4 <ADC_IRQHandler>
	...

08001cc8 <__libc_init_array>:
 8001cc8:	b570      	push	{r4, r5, r6, lr}
 8001cca:	4e0d      	ldr	r6, [pc, #52]	; (8001d00 <__libc_init_array+0x38>)
 8001ccc:	4c0d      	ldr	r4, [pc, #52]	; (8001d04 <__libc_init_array+0x3c>)
 8001cce:	1ba4      	subs	r4, r4, r6
 8001cd0:	10a4      	asrs	r4, r4, #2
 8001cd2:	2500      	movs	r5, #0
 8001cd4:	42a5      	cmp	r5, r4
 8001cd6:	d109      	bne.n	8001cec <__libc_init_array+0x24>
 8001cd8:	4e0b      	ldr	r6, [pc, #44]	; (8001d08 <__libc_init_array+0x40>)
 8001cda:	4c0c      	ldr	r4, [pc, #48]	; (8001d0c <__libc_init_array+0x44>)
 8001cdc:	f000 f820 	bl	8001d20 <_init>
 8001ce0:	1ba4      	subs	r4, r4, r6
 8001ce2:	10a4      	asrs	r4, r4, #2
 8001ce4:	2500      	movs	r5, #0
 8001ce6:	42a5      	cmp	r5, r4
 8001ce8:	d105      	bne.n	8001cf6 <__libc_init_array+0x2e>
 8001cea:	bd70      	pop	{r4, r5, r6, pc}
 8001cec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001cf0:	4798      	blx	r3
 8001cf2:	3501      	adds	r5, #1
 8001cf4:	e7ee      	b.n	8001cd4 <__libc_init_array+0xc>
 8001cf6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001cfa:	4798      	blx	r3
 8001cfc:	3501      	adds	r5, #1
 8001cfe:	e7f2      	b.n	8001ce6 <__libc_init_array+0x1e>
 8001d00:	08001d58 	.word	0x08001d58
 8001d04:	08001d58 	.word	0x08001d58
 8001d08:	08001d58 	.word	0x08001d58
 8001d0c:	08001d5c 	.word	0x08001d5c

08001d10 <memset>:
 8001d10:	4402      	add	r2, r0
 8001d12:	4603      	mov	r3, r0
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d100      	bne.n	8001d1a <memset+0xa>
 8001d18:	4770      	bx	lr
 8001d1a:	f803 1b01 	strb.w	r1, [r3], #1
 8001d1e:	e7f9      	b.n	8001d14 <memset+0x4>

08001d20 <_init>:
 8001d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d22:	bf00      	nop
 8001d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d26:	bc08      	pop	{r3}
 8001d28:	469e      	mov	lr, r3
 8001d2a:	4770      	bx	lr

08001d2c <_fini>:
 8001d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d2e:	bf00      	nop
 8001d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d32:	bc08      	pop	{r3}
 8001d34:	469e      	mov	lr, r3
 8001d36:	4770      	bx	lr
