###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Wed Sep 14 17:20:54 2016
#  Design:            DLX
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[2]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[2]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.436
= Slack Time                    4.522
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.522 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.527 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.613 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.624 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.719 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.719 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.859 | 
     | u_DataPath/u_ifidreg/U47/B1          |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.026 |   0.364 |    4.885 | 
     | u_DataPath/u_ifidreg/U47/ZN          |   ^   | u_DataPath/u_ifidreg/n135        | OAI22_X1  | 0.072 |   0.436 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[2]/D |   ^   | u_DataPath/u_ifidreg/n135        | DFFR_X1   | 0.000 |   0.436 |    4.958 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.522 | 
     | u_DataPath/u_ifidreg/new_pc_reg[2]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.522 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[9]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[9]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   5.000
= Required Time                 4.957
- Arrival Time                  0.436
= Slack Time                    4.522
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.522 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.527 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.613 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.624 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.719 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.719 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.859 | 
     | u_DataPath/u_ifidreg/U127/B1         |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.024 |   0.361 |    4.883 | 
     | u_DataPath/u_ifidreg/U127/ZN         |   ^   | u_DataPath/u_ifidreg/n142        | OAI22_X1  | 0.074 |   0.436 |    4.957 | 
     | u_DataPath/u_ifidreg/new_pc_reg[9]/D |   ^   | u_DataPath/u_ifidreg/n142        | DFFR_X1   | 0.000 |   0.436 |    4.957 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.522 | 
     | u_DataPath/u_ifidreg/new_pc_reg[9]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.522 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[18]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[18]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   5.000
= Required Time                 4.957
- Arrival Time                  0.436
= Slack Time                    4.522
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.522 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.527 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.613 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.624 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.719 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.198 |    4.719 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.859 | 
     | u_DataPath/u_ifidreg/U25/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.024 |   0.362 |    4.884 | 
     | u_DataPath/u_ifidreg/U25/ZN           |   ^   | u_DataPath/u_ifidreg/n151        | OAI22_X1  | 0.074 |   0.436 |    4.957 | 
     | u_DataPath/u_ifidreg/new_pc_reg[18]/D |   ^   | u_DataPath/u_ifidreg/n151        | DFFR_X1   | 0.000 |   0.436 |    4.957 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.522 | 
     | u_DataPath/u_ifidreg/new_pc_reg[18]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.522 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[31]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[31]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.436
= Slack Time                    4.522
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.522 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.527 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.613 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.624 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.719 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.198 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.859 | 
     | u_DataPath/u_ifidreg/U41/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.026 |   0.364 |    4.886 | 
     | u_DataPath/u_ifidreg/U41/ZN           |   ^   | u_DataPath/u_ifidreg/n164        | OAI22_X1  | 0.072 |   0.436 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[31]/D |   ^   | u_DataPath/u_ifidreg/n164        | DFFR_X1   | 0.000 |   0.436 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.522 | 
     | u_DataPath/u_ifidreg/new_pc_reg[31]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.522 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[24]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[24]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.436
= Slack Time                    4.522
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.522 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.527 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.614 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.625 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.719 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.860 | 
     | u_DataPath/u_ifidreg/U19/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.026 |   0.364 |    4.886 | 
     | u_DataPath/u_ifidreg/U19/ZN           |   ^   | u_DataPath/u_ifidreg/n157        | OAI22_X1  | 0.072 |   0.436 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[24]/D |   ^   | u_DataPath/u_ifidreg/n157        | DFFR_X1   | 0.000 |   0.436 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.522 | 
     | u_DataPath/u_ifidreg/new_pc_reg[24]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.522 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[17]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[17]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.435
= Slack Time                    4.522
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.522 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.528 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.614 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.625 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.719 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.198 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.860 | 
     | u_DataPath/u_ifidreg/U143/B1          |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.025 |   0.362 |    4.885 | 
     | u_DataPath/u_ifidreg/U143/ZN          |   ^   | u_DataPath/u_ifidreg/n150        | OAI22_X1  | 0.073 |   0.435 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[17]/D |   ^   | u_DataPath/u_ifidreg/n150        | DFFR_X1   | 0.000 |   0.435 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.522 | 
     | u_DataPath/u_ifidreg/new_pc_reg[17]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.522 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[5]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[5]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.435
= Slack Time                    4.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.523 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.528 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.614 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.625 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.198 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.860 | 
     | u_DataPath/u_ifidreg/U53/B1          |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.025 |   0.362 |    4.885 | 
     | u_DataPath/u_ifidreg/U53/ZN          |   ^   | u_DataPath/u_ifidreg/n138        | OAI22_X1  | 0.073 |   0.435 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[5]/D |   ^   | u_DataPath/u_ifidreg/n138        | DFFR_X1   | 0.000 |   0.435 |    4.958 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.523 | 
     | u_DataPath/u_ifidreg/new_pc_reg[5]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.523 | 
     +----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[26]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[26]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.435
= Slack Time                    4.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.523 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.528 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.614 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.625 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.860 | 
     | u_DataPath/u_ifidreg/U35/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.026 |   0.364 |    4.886 | 
     | u_DataPath/u_ifidreg/U35/ZN           |   ^   | u_DataPath/u_ifidreg/n159        | OAI22_X1  | 0.072 |   0.435 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[26]/D |   ^   | u_DataPath/u_ifidreg/n159        | DFFR_X1   | 0.000 |   0.435 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.523 | 
     | u_DataPath/u_ifidreg/new_pc_reg[26]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.523 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[28]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[28]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.435
= Slack Time                    4.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.523 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.528 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.614 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.625 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.860 | 
     | u_DataPath/u_ifidreg/U23/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.026 |   0.363 |    4.886 | 
     | u_DataPath/u_ifidreg/U23/ZN           |   ^   | u_DataPath/u_ifidreg/n161        | OAI22_X1  | 0.072 |   0.435 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[28]/D |   ^   | u_DataPath/u_ifidreg/n161        | DFFR_X1   | 0.000 |   0.435 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.523 | 
     | u_DataPath/u_ifidreg/new_pc_reg[28]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.523 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[23]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[23]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.435
= Slack Time                    4.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.523 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.528 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.614 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.625 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.860 | 
     | u_DataPath/u_ifidreg/U17/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.025 |   0.362 |    4.885 | 
     | u_DataPath/u_ifidreg/U17/ZN           |   ^   | u_DataPath/u_ifidreg/n156        | OAI22_X1  | 0.073 |   0.435 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[23]/D |   ^   | u_DataPath/u_ifidreg/n156        | DFFR_X1   | 0.000 |   0.435 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.523 | 
     | u_DataPath/u_ifidreg/new_pc_reg[23]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.523 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[3]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[3]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.435
= Slack Time                    4.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.523 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.528 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.614 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.625 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.860 | 
     | u_DataPath/u_ifidreg/U49/B1          |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.026 |   0.364 |    4.886 | 
     | u_DataPath/u_ifidreg/U49/ZN          |   ^   | u_DataPath/u_ifidreg/n136        | OAI22_X1  | 0.071 |   0.435 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[3]/D |   ^   | u_DataPath/u_ifidreg/n136        | DFFR_X1   | 0.000 |   0.435 |    4.958 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.523 | 
     | u_DataPath/u_ifidreg/new_pc_reg[3]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.523 | 
     +----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[21]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[21]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.435
= Slack Time                    4.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.523 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.528 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.614 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.625 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.860 | 
     | u_DataPath/u_ifidreg/U29/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.025 |   0.362 |    4.885 | 
     | u_DataPath/u_ifidreg/U29/ZN           |   ^   | u_DataPath/u_ifidreg/n154        | OAI22_X1  | 0.073 |   0.435 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[21]/D |   ^   | u_DataPath/u_ifidreg/n154        | DFFR_X1   | 0.000 |   0.435 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.523 | 
     | u_DataPath/u_ifidreg/new_pc_reg[21]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.523 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[25]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[25]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.435
= Slack Time                    4.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.523 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.528 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.614 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.625 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.198 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.860 | 
     | u_DataPath/u_ifidreg/U33/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.026 |   0.364 |    4.886 | 
     | u_DataPath/u_ifidreg/U33/ZN           |   ^   | u_DataPath/u_ifidreg/n158        | OAI22_X1  | 0.072 |   0.435 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[25]/D |   ^   | u_DataPath/u_ifidreg/n158        | DFFR_X1   | 0.000 |   0.435 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.523 | 
     | u_DataPath/u_ifidreg/new_pc_reg[25]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.523 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[27]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[27]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.435
= Slack Time                    4.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.523 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.528 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.614 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.625 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.860 | 
     | u_DataPath/u_ifidreg/U21/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.026 |   0.364 |    4.886 | 
     | u_DataPath/u_ifidreg/U21/ZN           |   ^   | u_DataPath/u_ifidreg/n160        | OAI22_X1  | 0.071 |   0.435 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[27]/D |   ^   | u_DataPath/u_ifidreg/n160        | DFFR_X1   | 0.000 |   0.435 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.523 | 
     | u_DataPath/u_ifidreg/new_pc_reg[27]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.523 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[30]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[30]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.435
= Slack Time                    4.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.523 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.528 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.614 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.625 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.860 | 
     | u_DataPath/u_ifidreg/U39/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.026 |   0.363 |    4.886 | 
     | u_DataPath/u_ifidreg/U39/ZN           |   ^   | u_DataPath/u_ifidreg/n163        | OAI22_X1  | 0.072 |   0.435 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[30]/D |   ^   | u_DataPath/u_ifidreg/n163        | DFFR_X1   | 0.000 |   0.435 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.523 | 
     | u_DataPath/u_ifidreg/new_pc_reg[30]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.523 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[4]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[4]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.435
= Slack Time                    4.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.523 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.528 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.614 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.625 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.721 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.860 | 
     | u_DataPath/u_ifidreg/U51/B1          |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.025 |   0.362 |    4.885 | 
     | u_DataPath/u_ifidreg/U51/ZN          |   ^   | u_DataPath/u_ifidreg/n137        | OAI22_X1  | 0.072 |   0.435 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[4]/D |   ^   | u_DataPath/u_ifidreg/n137        | DFFR_X1   | 0.000 |   0.435 |    4.958 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.523 | 
     | u_DataPath/u_ifidreg/new_pc_reg[4]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.523 | 
     +----------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[6]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[6]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.434
= Slack Time                    4.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.523 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.528 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.614 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.625 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.721 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.860 | 
     | u_DataPath/u_ifidreg/U121/B1         |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.024 |   0.361 |    4.885 | 
     | u_DataPath/u_ifidreg/U121/ZN         |   ^   | u_DataPath/u_ifidreg/n139        | OAI22_X1  | 0.073 |   0.434 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[6]/D |   ^   | u_DataPath/u_ifidreg/n139        | DFFR_X1   | 0.000 |   0.434 |    4.958 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.523 | 
     | u_DataPath/u_ifidreg/new_pc_reg[6]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.523 | 
     +----------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[10]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[10]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.434
= Slack Time                    4.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.523 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.528 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.614 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.625 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.721 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.861 | 
     | u_DataPath/u_ifidreg/U129/B1          |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.025 |   0.362 |    4.885 | 
     | u_DataPath/u_ifidreg/U129/ZN          |   ^   | u_DataPath/u_ifidreg/n143        | OAI22_X1  | 0.072 |   0.434 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[10]/D |   ^   | u_DataPath/u_ifidreg/n143        | DFFR_X1   | 0.000 |   0.434 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.523 | 
     | u_DataPath/u_ifidreg/new_pc_reg[10]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.523 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[29]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[29]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.435
= Slack Time                    4.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.523 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.528 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.615 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.626 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.198 |    4.721 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.861 | 
     | u_DataPath/u_ifidreg/U37/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.026 |   0.363 |    4.886 | 
     | u_DataPath/u_ifidreg/U37/ZN           |   ^   | u_DataPath/u_ifidreg/n162        | OAI22_X1  | 0.072 |   0.435 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[29]/D |   ^   | u_DataPath/u_ifidreg/n162        | DFFR_X1   | 0.000 |   0.435 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.523 | 
     | u_DataPath/u_ifidreg/new_pc_reg[29]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.523 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[22]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[22]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.434
= Slack Time                    4.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.523 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.529 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.615 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.626 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.720 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.198 |    4.721 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.861 | 
     | u_DataPath/u_ifidreg/U31/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.025 |   0.362 |    4.886 | 
     | u_DataPath/u_ifidreg/U31/ZN           |   ^   | u_DataPath/u_ifidreg/n155        | OAI22_X1  | 0.072 |   0.434 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[22]/D |   ^   | u_DataPath/u_ifidreg/n155        | DFFR_X1   | 0.000 |   0.434 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.523 | 
     | u_DataPath/u_ifidreg/new_pc_reg[22]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.523 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[1]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[1]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.434
= Slack Time                    4.524
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.524 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.529 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.615 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.626 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.721 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.198 |    4.721 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.861 | 
     | u_DataPath/u_ifidreg/U45/B1          |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.025 |   0.362 |    4.886 | 
     | u_DataPath/u_ifidreg/U45/ZN          |   ^   | u_DataPath/u_ifidreg/n134        | OAI22_X1  | 0.072 |   0.434 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[1]/D |   ^   | u_DataPath/u_ifidreg/n134        | DFFR_X1   | 0.000 |   0.434 |    4.958 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.524 | 
     | u_DataPath/u_ifidreg/new_pc_reg[1]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.524 | 
     +----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[20]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[20]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.434
= Slack Time                    4.524
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.524 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.529 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.615 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.626 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.721 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.198 |    4.721 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.861 | 
     | u_DataPath/u_ifidreg/U15/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.024 |   0.361 |    4.885 | 
     | u_DataPath/u_ifidreg/U15/ZN           |   ^   | u_DataPath/u_ifidreg/n153        | OAI22_X1  | 0.073 |   0.434 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[20]/D |   ^   | u_DataPath/u_ifidreg/n153        | DFFR_X1   | 0.000 |   0.434 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.524 | 
     | u_DataPath/u_ifidreg/new_pc_reg[20]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.524 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[16]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[16]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.434
= Slack Time                    4.524
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.524 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.529 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.615 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.626 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.721 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.721 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.861 | 
     | u_DataPath/u_ifidreg/U63/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.025 |   0.362 |    4.886 | 
     | u_DataPath/u_ifidreg/U63/ZN           |   ^   | u_DataPath/u_ifidreg/n149        | OAI22_X1  | 0.072 |   0.434 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[16]/D |   ^   | u_DataPath/u_ifidreg/n149        | DFFR_X1   | 0.000 |   0.434 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.524 | 
     | u_DataPath/u_ifidreg/new_pc_reg[16]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.524 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[7]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[7]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.434
= Slack Time                    4.524
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.524 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.529 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.615 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.626 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.721 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.722 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.861 | 
     | u_DataPath/u_ifidreg/U123/B1         |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.023 |   0.361 |    4.885 | 
     | u_DataPath/u_ifidreg/U123/ZN         |   ^   | u_DataPath/u_ifidreg/n140        | OAI22_X1  | 0.073 |   0.434 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[7]/D |   ^   | u_DataPath/u_ifidreg/n140        | DFFR_X1   | 0.000 |   0.434 |    4.958 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.524 | 
     | u_DataPath/u_ifidreg/new_pc_reg[7]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.524 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[19]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[19]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.432
= Slack Time                    4.526
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.526 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.531 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.617 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.628 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.723 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.198 |    4.723 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.863 | 
     | u_DataPath/u_ifidreg/U27/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.023 |   0.360 |    4.886 | 
     | u_DataPath/u_ifidreg/U27/ZN           |   ^   | u_DataPath/u_ifidreg/n152        | OAI22_X1  | 0.072 |   0.432 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[19]/D |   ^   | u_DataPath/u_ifidreg/n152        | DFFR_X1   | 0.000 |   0.432 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.526 | 
     | u_DataPath/u_ifidreg/new_pc_reg[19]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.526 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[8]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[8]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.430
= Slack Time                    4.528
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.528 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.533 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.619 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.630 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.725 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.725 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.865 | 
     | u_DataPath/u_ifidreg/U125/B1         |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.021 |   0.359 |    4.886 | 
     | u_DataPath/u_ifidreg/U125/ZN         |   ^   | u_DataPath/u_ifidreg/n141        | OAI22_X1  | 0.072 |   0.430 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[8]/D |   ^   | u_DataPath/u_ifidreg/n141        | DFFR_X1   | 0.000 |   0.430 |    4.958 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.528 | 
     | u_DataPath/u_ifidreg/new_pc_reg[8]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.528 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[15]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[15]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.429
= Slack Time                    4.529
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.529 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.534 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.620 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.631 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.726 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.198 |    4.726 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.866 | 
     | u_DataPath/u_ifidreg/U61/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.020 |   0.357 |    4.886 | 
     | u_DataPath/u_ifidreg/U61/ZN           |   ^   | u_DataPath/u_ifidreg/n148        | OAI22_X1  | 0.072 |   0.429 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[15]/D |   ^   | u_DataPath/u_ifidreg/n148        | DFFR_X1   | 0.000 |   0.429 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.529 | 
     | u_DataPath/u_ifidreg/new_pc_reg[15]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.529 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[13]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[13]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.429
= Slack Time                    4.529
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.529 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.534 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.620 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.631 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.726 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.198 |    4.726 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.866 | 
     | u_DataPath/u_ifidreg/U57/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.019 |   0.357 |    4.886 | 
     | u_DataPath/u_ifidreg/U57/ZN           |   ^   | u_DataPath/u_ifidreg/n146        | OAI22_X1  | 0.072 |   0.429 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[13]/D |   ^   | u_DataPath/u_ifidreg/n146        | DFFR_X1   | 0.000 |   0.429 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.529 | 
     | u_DataPath/u_ifidreg/new_pc_reg[13]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.529 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[23]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[23]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.429
= Slack Time                    4.529
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                              |           |       |   0.000 |    4.529 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.534 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.620 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.631 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.726 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.726 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.866 | 
     | u_DataPath/u_ifidreg/U111/B1                      |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.019 |   0.357 |    4.886 | 
     | u_DataPath/u_ifidreg/U111/ZN                      |   ^   | u_DataPath/u_ifidreg/n188        | OAI22_X1  | 0.072 |   0.429 |    4.958 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[23]/D |   ^   | u_DataPath/u_ifidreg/n188        | DFFR_X1   | 0.000 |   0.429 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |         |       |   0.000 |   -4.529 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[23]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.529 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[14]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[14]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.429
= Slack Time                    4.529
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                              |           |       |   0.000 |    4.529 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.534 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.620 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.631 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.726 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.726 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.866 | 
     | u_DataPath/u_ifidreg/U93/B1                       |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.019 |   0.357 |    4.886 | 
     | u_DataPath/u_ifidreg/U93/ZN                       |   ^   | u_DataPath/u_ifidreg/n179        | OAI22_X1  | 0.072 |   0.429 |    4.958 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[14]/D |   ^   | u_DataPath/u_ifidreg/n179        | DFFR_X1   | 0.000 |   0.429 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |         |       |   0.000 |   -4.529 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[14]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.529 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[0]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[0]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: rst                                  (^) triggered by  leading edge 
of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.429
= Slack Time                    4.529
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                  |   ^   | rst                              |           |       |   0.000 |    4.529 | 
     | u_DataPath/u_ifidreg/U140/A2         |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.534 | 
     | u_DataPath/u_ifidreg/U140/ZN         |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.620 | 
     | u_DataPath/u_ifidreg/U13/A2          |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.631 | 
     | u_DataPath/u_ifidreg/U13/ZN          |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.726 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A   |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.727 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z   |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.866 | 
     | u_DataPath/u_ifidreg/U43/B1          |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.020 |   0.357 |    4.886 | 
     | u_DataPath/u_ifidreg/U43/ZN          |   ^   | u_DataPath/u_ifidreg/n133        | OAI22_X1  | 0.072 |   0.429 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[0]/D |   ^   | u_DataPath/u_ifidreg/n133        | DFFR_X1   | 0.000 |   0.429 |    4.958 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.529 | 
     | u_DataPath/u_ifidreg/new_pc_reg[0]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.529 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[11]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[11]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.429
= Slack Time                    4.529
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.529 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.534 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.620 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.631 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.726 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.727 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.866 | 
     | u_DataPath/u_ifidreg/U131/B1          |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.020 |   0.357 |    4.886 | 
     | u_DataPath/u_ifidreg/U131/ZN          |   ^   | u_DataPath/u_ifidreg/n144        | OAI22_X1  | 0.072 |   0.429 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[11]/D |   ^   | u_DataPath/u_ifidreg/n144        | DFFR_X1   | 0.000 |   0.429 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.529 | 
     | u_DataPath/u_ifidreg/new_pc_reg[11]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.529 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[12]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[12]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.429
= Slack Time                    4.529
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.529 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.534 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.620 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.631 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.726 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.727 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.866 | 
     | u_DataPath/u_ifidreg/U55/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.020 |   0.357 |    4.886 | 
     | u_DataPath/u_ifidreg/U55/ZN           |   ^   | u_DataPath/u_ifidreg/n145        | OAI22_X1  | 0.072 |   0.429 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[12]/D |   ^   | u_DataPath/u_ifidreg/n145        | DFFR_X1   | 0.000 |   0.429 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.529 | 
     | u_DataPath/u_ifidreg/new_pc_reg[12]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.529 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[14]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[14]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.429
= Slack Time                    4.529
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                   |   ^   | rst                              |           |       |   0.000 |    4.529 | 
     | u_DataPath/u_ifidreg/U140/A2          |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.534 | 
     | u_DataPath/u_ifidreg/U140/ZN          |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.620 | 
     | u_DataPath/u_ifidreg/U13/A2           |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.631 | 
     | u_DataPath/u_ifidreg/U13/ZN           |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.726 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A    |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.727 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z    |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.867 | 
     | u_DataPath/u_ifidreg/U59/B1           |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.020 |   0.357 |    4.886 | 
     | u_DataPath/u_ifidreg/U59/ZN           |   ^   | u_DataPath/u_ifidreg/n147        | OAI22_X1  | 0.072 |   0.429 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[14]/D |   ^   | u_DataPath/u_ifidreg/n147        | DFFR_X1   | 0.000 |   0.429 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.529 | 
     | u_DataPath/u_ifidreg/new_pc_reg[14]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.529 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[25]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[25]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.428
= Slack Time                    4.530
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                              |           |       |   0.000 |    4.530 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.535 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.621 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.632 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.727 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.727 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.867 | 
     | u_DataPath/u_ifidreg/U115/B1                      |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.019 |   0.356 |    4.886 | 
     | u_DataPath/u_ifidreg/U115/ZN                      |   ^   | u_DataPath/u_ifidreg/n190        | OAI22_X1  | 0.072 |   0.428 |    4.958 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[25]/D |   ^   | u_DataPath/u_ifidreg/n190        | DFFR_X1   | 0.000 |   0.428 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |         |       |   0.000 |   -4.530 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[25]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.530 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[24]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[24]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.428
= Slack Time                    4.530
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                              |           |       |   0.000 |    4.530 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.535 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.621 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.632 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.727 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.727 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.867 | 
     | u_DataPath/u_ifidreg/U113/B1                      |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.018 |   0.356 |    4.885 | 
     | u_DataPath/u_ifidreg/U113/ZN                      |   ^   | u_DataPath/u_ifidreg/n189        | OAI22_X1  | 0.072 |   0.428 |    4.958 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[24]/D |   ^   | u_DataPath/u_ifidreg/n189        | DFFR_X1   | 0.000 |   0.428 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |         |       |   0.000 |   -4.530 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[24]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.530 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[17]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[17]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.427
= Slack Time                    4.531
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                              |           |       |   0.000 |    4.531 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.536 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.622 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.633 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.728 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.198 |    4.728 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.868 | 
     | u_DataPath/u_ifidreg/U99/B1                       |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.016 |   0.353 |    4.884 | 
     | u_DataPath/u_ifidreg/U99/ZN                       |   ^   | u_DataPath/u_ifidreg/n182        | OAI22_X1  | 0.073 |   0.427 |    4.958 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[17]/D |   ^   | u_DataPath/u_ifidreg/n182        | DFFR_X1   | 0.000 |   0.427 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |         |       |   0.000 |   -4.531 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[17]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.531 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[20]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[20]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.427
= Slack Time                    4.531
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                              |           |       |   0.000 |    4.531 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.536 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.622 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.633 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.728 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.728 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.868 | 
     | u_DataPath/u_ifidreg/U105/B1                      |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.018 |   0.355 |    4.886 | 
     | u_DataPath/u_ifidreg/U105/ZN                      |   ^   | u_DataPath/u_ifidreg/n185        | OAI22_X1  | 0.072 |   0.427 |    4.958 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[20]/D |   ^   | u_DataPath/u_ifidreg/n185        | DFFR_X1   | 0.000 |   0.427 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |         |       |   0.000 |   -4.531 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[20]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.531 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[19]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[19]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.426
= Slack Time                    4.532
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                              |           |       |   0.000 |    4.532 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.537 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.623 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.634 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.729 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.729 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.869 | 
     | u_DataPath/u_ifidreg/U103/B1                      |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.017 |   0.354 |    4.886 | 
     | u_DataPath/u_ifidreg/U103/ZN                      |   ^   | u_DataPath/u_ifidreg/n184        | OAI22_X1  | 0.072 |   0.426 |    4.958 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[19]/D |   ^   | u_DataPath/u_ifidreg/n184        | DFFR_X1   | 0.000 |   0.426 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |         |       |   0.000 |   -4.532 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[19]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.532 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[18]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[18]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.425
= Slack Time                    4.533
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                              |           |       |   0.000 |    4.533 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.538 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.624 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.635 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.730 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.198 |    4.730 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.870 | 
     | u_DataPath/u_ifidreg/U101/B1                      |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.015 |   0.352 |    4.885 | 
     | u_DataPath/u_ifidreg/U101/ZN                      |   ^   | u_DataPath/u_ifidreg/n183        | OAI22_X1  | 0.073 |   0.425 |    4.958 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[18]/D |   ^   | u_DataPath/u_ifidreg/n183        | DFFR_X1   | 0.000 |   0.425 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |         |       |   0.000 |   -4.533 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[18]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.533 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[22]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[22]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.418
= Slack Time                    4.541
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                              |           |       |   0.000 |    4.540 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.546 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.632 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.643 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.737 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.738 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.878 | 
     | u_DataPath/u_ifidreg/U109/B1                      |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.009 |   0.346 |    4.887 | 
     | u_DataPath/u_ifidreg/U109/ZN                      |   ^   | u_DataPath/u_ifidreg/n187        | OAI22_X1  | 0.071 |   0.418 |    4.958 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[22]/D |   ^   | u_DataPath/u_ifidreg/n187        | DFFR_X1   | 0.000 |   0.418 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |         |       |   0.000 |   -4.541 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[22]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.541 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[16]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[16]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.415
= Slack Time                    4.543
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                              |           |       |   0.000 |    4.543 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.548 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.634 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.645 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.740 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.198 |    4.740 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.880 | 
     | u_DataPath/u_ifidreg/U97/B1                       |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.006 |   0.344 |    4.886 | 
     | u_DataPath/u_ifidreg/U97/ZN                       |   ^   | u_DataPath/u_ifidreg/n181        | OAI22_X1  | 0.072 |   0.415 |    4.958 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/D |   ^   | u_DataPath/u_ifidreg/n181        | DFFR_X1   | 0.000 |   0.415 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |         |       |   0.000 |   -4.543 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.543 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[21]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[21]/D (^) checked with  
leading edge of 'clk'
Beginpoint: rst                                               (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.415
= Slack Time                    4.543
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                  |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | rst                                               |   ^   | rst                              |           |       |   0.000 |    4.543 | 
     | u_DataPath/u_ifidreg/U140/A2                      |   ^   | rst                              | OR2_X4    | 0.005 |   0.005 |    4.548 | 
     | u_DataPath/u_ifidreg/U140/ZN                      |   ^   | u_DataPath/u_ifidreg/n64         | OR2_X4    | 0.086 |   0.091 |    4.634 | 
     | u_DataPath/u_ifidreg/U13/A2                       |   ^   | u_DataPath/u_ifidreg/n64         | NAND2_X1  | 0.011 |   0.102 |    4.645 | 
     | u_DataPath/u_ifidreg/U13/ZN                       |   v   | u_DataPath/u_ifidreg/n65         | NAND2_X1  | 0.095 |   0.197 |    4.740 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                |   v   | u_DataPath/u_ifidreg/n65         | CLKBUF_X2 | 0.000 |   0.197 |    4.741 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | CLKBUF_X2 | 0.140 |   0.337 |    4.881 | 
     | u_DataPath/u_ifidreg/U107/B1                      |   v   | u_DataPath/u_ifidreg/FE_OFN7_n65 | OAI22_X1  | 0.006 |   0.343 |    4.886 | 
     | u_DataPath/u_ifidreg/U107/ZN                      |   ^   | u_DataPath/u_ifidreg/n186        | OAI22_X1  | 0.071 |   0.415 |    4.958 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[21]/D |   ^   | u_DataPath/u_ifidreg/n186        | DFFR_X1   | 0.000 |   0.415 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |         |       |   0.000 |   -4.543 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[21]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.543 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_DataPath/u_exmemreg/toPC1_out_reg[25]/CK 
Endpoint:   u_DataPath/u_exmemreg/toPC1_out_reg[25]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                       (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   5.000
= Required Time                 4.969
- Arrival Time                  0.404
= Slack Time                    4.565
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                    |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                       |   v   | rst                                |           |       |   0.000 |    4.565 | 
     | u_DataPath/u_exmemreg/U19/A               |   v   | rst                                | INV_X2    | 0.004 |   0.004 |    4.568 | 
     | u_DataPath/u_exmemreg/U19/ZN              |   ^   | u_DataPath/u_exmemreg/n147         | INV_X2    | 0.099 |   0.102 |    4.667 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/A      |   ^   | u_DataPath/u_exmemreg/n147         | CLKBUF_X2 | 0.001 |   0.103 |    4.668 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X2 | 0.143 |   0.246 |    4.810 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/A      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X1 | 0.009 |   0.254 |    4.819 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | CLKBUF_X1 | 0.107 |   0.361 |    4.926 | 
     | u_DataPath/u_exmemreg/U129/A2             |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | AND2_X1   | 0.002 |   0.363 |    4.928 | 
     | u_DataPath/u_exmemreg/U129/ZN             |   ^   | u_DataPath/u_exmemreg/N39          | AND2_X1   | 0.041 |   0.404 |    4.969 | 
     | u_DataPath/u_exmemreg/toPC1_out_reg[25]/D |   ^   | u_DataPath/u_exmemreg/N39          | DFF_X1    | 0.000 |   0.404 |    4.969 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                            |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                        |   ^   | clk   |        |       |   0.000 |   -4.565 | 
     | u_DataPath/u_exmemreg/toPC1_out_reg[25]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -4.565 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_DataPath/u_exmemreg/toPC2_out_reg[28]/CK 
Endpoint:   u_DataPath/u_exmemreg/toPC2_out_reg[28]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                       (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   5.000
= Required Time                 4.969
- Arrival Time                  0.404
= Slack Time                    4.565
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                    |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                       |   v   | rst                                |           |       |   0.000 |    4.565 | 
     | u_DataPath/u_exmemreg/U19/A               |   v   | rst                                | INV_X2    | 0.004 |   0.004 |    4.569 | 
     | u_DataPath/u_exmemreg/U19/ZN              |   ^   | u_DataPath/u_exmemreg/n147         | INV_X2    | 0.099 |   0.102 |    4.667 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/A      |   ^   | u_DataPath/u_exmemreg/n147         | CLKBUF_X2 | 0.001 |   0.103 |    4.668 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X2 | 0.143 |   0.246 |    4.811 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/A      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X1 | 0.009 |   0.254 |    4.819 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | CLKBUF_X1 | 0.107 |   0.361 |    4.926 | 
     | u_DataPath/u_exmemreg/U100/A2             |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | AND2_X1   | 0.001 |   0.363 |    4.928 | 
     | u_DataPath/u_exmemreg/U100/ZN             |   ^   | u_DataPath/u_exmemreg/N74          | AND2_X1   | 0.041 |   0.404 |    4.969 | 
     | u_DataPath/u_exmemreg/toPC2_out_reg[28]/D |   ^   | u_DataPath/u_exmemreg/N74          | DFF_X1    | 0.000 |   0.404 |    4.969 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                            |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                        |   ^   | clk   |        |       |   0.000 |   -4.565 | 
     | u_DataPath/u_exmemreg/toPC2_out_reg[28]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -4.565 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_DataPath/u_exmemreg/toPC2_out_reg[3]/CK 
Endpoint:   u_DataPath/u_exmemreg/toPC2_out_reg[3]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                      (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   5.000
= Required Time                 4.969
- Arrival Time                  0.404
= Slack Time                    4.565
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                      |   v   | rst                                |           |       |   0.000 |    4.565 | 
     | u_DataPath/u_exmemreg/U19/A              |   v   | rst                                | INV_X2    | 0.004 |   0.004 |    4.569 | 
     | u_DataPath/u_exmemreg/U19/ZN             |   ^   | u_DataPath/u_exmemreg/n147         | INV_X2    | 0.099 |   0.102 |    4.668 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/A     |   ^   | u_DataPath/u_exmemreg/n147         | CLKBUF_X2 | 0.001 |   0.103 |    4.668 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/Z     |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X2 | 0.143 |   0.246 |    4.811 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/A     |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X1 | 0.009 |   0.254 |    4.819 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/Z     |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | CLKBUF_X1 | 0.107 |   0.361 |    4.927 | 
     | u_DataPath/u_exmemreg/U75/A2             |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | AND2_X1   | 0.002 |   0.363 |    4.928 | 
     | u_DataPath/u_exmemreg/U75/ZN             |   ^   | u_DataPath/u_exmemreg/N49          | AND2_X1   | 0.041 |   0.404 |    4.969 | 
     | u_DataPath/u_exmemreg/toPC2_out_reg[3]/D |   ^   | u_DataPath/u_exmemreg/N49          | DFF_X1    | 0.000 |   0.404 |    4.969 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                       |   ^   | clk   |        |       |   0.000 |   -4.565 | 
     | u_DataPath/u_exmemreg/toPC2_out_reg[3]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -4.565 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_DataPath/u_exmemreg/toPC2_out_reg[25]/CK 
Endpoint:   u_DataPath/u_exmemreg/toPC2_out_reg[25]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                       (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   5.000
= Required Time                 4.969
- Arrival Time                  0.403
= Slack Time                    4.565
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                    |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                       |   v   | rst                                |           |       |   0.000 |    4.565 | 
     | u_DataPath/u_exmemreg/U19/A               |   v   | rst                                | INV_X2    | 0.004 |   0.004 |    4.569 | 
     | u_DataPath/u_exmemreg/U19/ZN              |   ^   | u_DataPath/u_exmemreg/n147         | INV_X2    | 0.099 |   0.102 |    4.668 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/A      |   ^   | u_DataPath/u_exmemreg/n147         | CLKBUF_X2 | 0.001 |   0.103 |    4.669 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X2 | 0.143 |   0.246 |    4.811 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/A      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X1 | 0.009 |   0.254 |    4.820 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | CLKBUF_X1 | 0.107 |   0.361 |    4.927 | 
     | u_DataPath/u_exmemreg/U97/A2              |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | AND2_X1   | 0.001 |   0.363 |    4.928 | 
     | u_DataPath/u_exmemreg/U97/ZN              |   ^   | u_DataPath/u_exmemreg/N71          | AND2_X1   | 0.040 |   0.403 |    4.969 | 
     | u_DataPath/u_exmemreg/toPC2_out_reg[25]/D |   ^   | u_DataPath/u_exmemreg/N71          | DFF_X1    | 0.000 |   0.403 |    4.969 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                            |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                        |   ^   | clk   |        |       |   0.000 |   -4.565 | 
     | u_DataPath/u_exmemreg/toPC2_out_reg[25]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -4.565 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_DataPath/u_exmemreg/toPC2_out_reg[24]/CK 
Endpoint:   u_DataPath/u_exmemreg/toPC2_out_reg[24]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                       (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   5.000
= Required Time                 4.969
- Arrival Time                  0.403
= Slack Time                    4.565
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                    |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                       |   v   | rst                                |           |       |   0.000 |    4.566 | 
     | u_DataPath/u_exmemreg/U19/A               |   v   | rst                                | INV_X2    | 0.004 |   0.004 |    4.569 | 
     | u_DataPath/u_exmemreg/U19/ZN              |   ^   | u_DataPath/u_exmemreg/n147         | INV_X2    | 0.099 |   0.103 |    4.668 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/A      |   ^   | u_DataPath/u_exmemreg/n147         | CLKBUF_X2 | 0.001 |   0.103 |    4.669 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X2 | 0.143 |   0.246 |    4.811 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/A      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X1 | 0.009 |   0.254 |    4.820 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | CLKBUF_X1 | 0.107 |   0.362 |    4.927 | 
     | u_DataPath/u_exmemreg/U96/A2              |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | AND2_X1   | 0.001 |   0.363 |    4.928 | 
     | u_DataPath/u_exmemreg/U96/ZN              |   ^   | u_DataPath/u_exmemreg/N70          | AND2_X1   | 0.040 |   0.403 |    4.969 | 
     | u_DataPath/u_exmemreg/toPC2_out_reg[24]/D |   ^   | u_DataPath/u_exmemreg/N70          | DFF_X1    | 0.000 |   0.403 |    4.969 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                            |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                        |   ^   | clk   |        |       |   0.000 |   -4.565 | 
     | u_DataPath/u_exmemreg/toPC2_out_reg[24]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -4.565 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_DataPath/u_exmemreg/toPC2_out_reg[27]/CK 
Endpoint:   u_DataPath/u_exmemreg/toPC2_out_reg[27]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                       (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   5.000
= Required Time                 4.969
- Arrival Time                  0.403
= Slack Time                    4.565
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                    |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                       |   v   | rst                                |           |       |   0.000 |    4.565 | 
     | u_DataPath/u_exmemreg/U19/A               |   v   | rst                                | INV_X2    | 0.004 |   0.004 |    4.569 | 
     | u_DataPath/u_exmemreg/U19/ZN              |   ^   | u_DataPath/u_exmemreg/n147         | INV_X2    | 0.099 |   0.102 |    4.668 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/A      |   ^   | u_DataPath/u_exmemreg/n147         | CLKBUF_X2 | 0.001 |   0.103 |    4.669 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X2 | 0.143 |   0.246 |    4.811 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/A      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X1 | 0.009 |   0.254 |    4.820 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | CLKBUF_X1 | 0.107 |   0.361 |    4.927 | 
     | u_DataPath/u_exmemreg/U99/A2              |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | AND2_X1   | 0.001 |   0.363 |    4.928 | 
     | u_DataPath/u_exmemreg/U99/ZN              |   ^   | u_DataPath/u_exmemreg/N73          | AND2_X1   | 0.041 |   0.403 |    4.969 | 
     | u_DataPath/u_exmemreg/toPC2_out_reg[27]/D |   ^   | u_DataPath/u_exmemreg/N73          | DFF_X1    | 0.000 |   0.403 |    4.969 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                            |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                        |   ^   | clk   |        |       |   0.000 |   -4.565 | 
     | u_DataPath/u_exmemreg/toPC2_out_reg[27]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -4.565 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_DataPath/u_exmemreg/toPC1_out_reg[26]/CK 
Endpoint:   u_DataPath/u_exmemreg/toPC1_out_reg[26]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                       (v) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   5.000
= Required Time                 4.969
- Arrival Time                  0.403
= Slack Time                    4.565
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                    |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | rst                                       |   v   | rst                                |           |       |   0.000 |    4.566 | 
     | u_DataPath/u_exmemreg/U19/A               |   v   | rst                                | INV_X2    | 0.004 |   0.004 |    4.569 | 
     | u_DataPath/u_exmemreg/U19/ZN              |   ^   | u_DataPath/u_exmemreg/n147         | INV_X2    | 0.099 |   0.103 |    4.668 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/A      |   ^   | u_DataPath/u_exmemreg/n147         | CLKBUF_X2 | 0.001 |   0.103 |    4.669 | 
     | u_DataPath/u_exmemreg/FE_OFC4_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X2 | 0.143 |   0.246 |    4.811 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/A      |   ^   | u_DataPath/u_exmemreg/FE_OFN4_n147 | CLKBUF_X1 | 0.009 |   0.254 |    4.820 | 
     | u_DataPath/u_exmemreg/FE_OFC5_n147/Z      |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | CLKBUF_X1 | 0.107 |   0.362 |    4.927 | 
     | u_DataPath/u_exmemreg/U130/A2             |   ^   | u_DataPath/u_exmemreg/FE_OFN5_n147 | AND2_X1   | 0.001 |   0.362 |    4.928 | 
     | u_DataPath/u_exmemreg/U130/ZN             |   ^   | u_DataPath/u_exmemreg/N40          | AND2_X1   | 0.041 |   0.403 |    4.969 | 
     | u_DataPath/u_exmemreg/toPC1_out_reg[26]/D |   ^   | u_DataPath/u_exmemreg/N40          | DFF_X1    | 0.000 |   0.403 |    4.969 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                            |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                        |   ^   | clk   |        |       |   0.000 |   -4.565 | 
     | u_DataPath/u_exmemreg/toPC1_out_reg[26]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -4.565 | 
     +--------------------------------------------------------------------------------------------------+ 

