#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Feb  9 17:19:35 2020
# Process ID: 8600
# Current directory: E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13960 E:\Exercise\FPGA\v3edu\10_rx_filter_crc\vivado2\Gige_HDMI.xpr
# Log file: E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.xpr
INFO: [Project 1-313] Project file moved from 'E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado/Gige_HDMI' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramData/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 936.480 ; gain = 172.000
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name asfifo_wr8x8192 -dir e:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {asfifo_wr8x8192} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {8192} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {8192} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Data_Count_Width {13} CONFIG.Write_Data_Count_Width {13} CONFIG.Read_Data_Count_Width {13} CONFIG.Full_Threshold_Assert_Value {8191} CONFIG.Full_Threshold_Negate_Value {8190} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {false}] [get_ips asfifo_wr8x8192]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'asfifo_wr8x8192' to 'asfifo_wr8x8192' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.srcs/sources_1/ip/asfifo_wr8x8192/asfifo_wr8x8192.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'asfifo_wr8x8192'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.srcs/sources_1/ip/asfifo_wr8x8192/asfifo_wr8x8192.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.srcs/sources_1/ip/asfifo_wr8x8192/asfifo_wr8x8192.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'asfifo_wr8x8192'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'asfifo_wr8x8192'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'asfifo_wr8x8192'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'asfifo_wr8x8192'...
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.srcs/sources_1/ip/asfifo_wr8x8192/asfifo_wr8x8192.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.srcs/sources_1/ip/asfifo_wr8x8192/asfifo_wr8x8192.xci] -directory E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name asfifo_wr16x64 -dir e:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {asfifo_wr16x64} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {16} CONFIG.Input_Depth {64} CONFIG.Output_Data_Width {16} CONFIG.Output_Depth {64} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Data_Count_Width {6} CONFIG.Write_Data_Count_Width {6} CONFIG.Read_Data_Count_Width {6} CONFIG.Full_Threshold_Assert_Value {63} CONFIG.Full_Threshold_Negate_Value {62} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {false}] [get_ips asfifo_wr16x64]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'asfifo_wr16x64' to 'asfifo_wr16x64' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64/asfifo_wr16x64.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'asfifo_wr16x64'...
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64/asfifo_wr16x64.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64/asfifo_wr16x64.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'asfifo_wr16x64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'asfifo_wr16x64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'asfifo_wr16x64'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'asfifo_wr16x64'...
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64/asfifo_wr16x64.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.srcs/sources_1/ip/asfifo_wr16x64/asfifo_wr16x64.xci] -directory E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.srcs/sources_1/new/rx_filter_buffer.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 20:09:43 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 20:09:44 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 20:11:48 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 20:11:48 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 20:13:30 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 20:13:30 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 20:15:21 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 20:15:21 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0. Reading intermittently wrong data from core. Try slower target speed. Make sure design meets timing requirements.
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0, is not a valid CseXsdb Slave core.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
WARNING: Simulation object crc32_cal_end was not found in the design.
WARNING: Simulation object crc32_error was not found in the design.
WARNING: Simulation object rx_data was not found in the design.
WARNING: Simulation object rx_en was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {inst_rx_filter_buffer/crc32_error} {inst_rx_filter_buffer/frx_data} {inst_rx_filter_buffer/frx_en} {inst_rx_filter_buffer/read_sta_en} {inst_rx_filter_buffer/rx_buffer_rd_en} {inst_rx_filter_buffer/status_r} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:21:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:21:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:22:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:22:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes inst_rx_filter_buffer/frx_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:22:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:22:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:24:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:24:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:24:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:24:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:24:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:24:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203368853A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203368853A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0. Reading intermittently wrong data from core. Try slower target speed. Make sure design meets timing requirements.
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0, is not a valid CseXsdb Slave core.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:25:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:25:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:26:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:26:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:26:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:26:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:26:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:26:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:26:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:26:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:26:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:26:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:26:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:26:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:28:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:28:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE0_WIDTH {64}] [get_ips ila_0]
generate_target all [get_files  E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
export_ip_user_files -of_objects [get_files E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.srcs/sources_1/ip/ila_0/ila_0.xci] -directory E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 20:39:11 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 20:39:11 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203368853A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:47:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:47:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {inst_rx_filter_buffer/crc32_error} {inst_rx_filter_buffer/frx_data} {inst_rx_filter_buffer/frx_en} {inst_rx_filter_buffer/pkg_end} {inst_rx_filter_buffer/pkg_staus} {inst_rx_filter_buffer/read_proc_flag} {inst_rx_filter_buffer/read_sta_en} {inst_rx_filter_buffer/rx_buffer_rd_en} {inst_rx_filter_buffer/rx_data} {inst_rx_filter_buffer/rx_en} {inst_rx_filter_buffer/rx_en_t} {inst_rx_filter_buffer/status_r} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:48:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:48:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:49:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:49:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 20:52:14 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 20:52:14 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0. Reading intermittently wrong data from core. Try slower target speed. Make sure design meets timing requirements.
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0, is not a valid CseXsdb Slave core.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0. Reading intermittently wrong data from core. Try slower target speed. Make sure design meets timing requirements.
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0, is not a valid CseXsdb Slave core.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:59:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:59:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 20:59:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 20:59:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 21:00:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 21:00:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 21:12:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 21:12:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 21:12:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 21:12:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 21:14:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 21:14:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Feb  9 21:19:21 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/synth_1/runme.log
[Sun Feb  9 21:19:21 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/runme.log
save_wave_config {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 21:27:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 21:27:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203368853A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.runs/impl_1/top_gige_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0. Reading intermittently wrong data from core. Try slower target speed. Make sure design meets timing requirements.
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0, is not a valid CseXsdb Slave core.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-09 21:28:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"inst_rx_filter_buffer/inst_ila_rx_filter_buffer"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-09 21:28:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/Exercise/FPGA/v3edu/10_rx_filter_crc/vivado2/Gige_HDMI.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb  9 21:33:27 2020...
