#include <stdint.h>
#include <string.h>

#include "thash.h"
#include "address.h"
#include "params.h"
#include "utils.h"

#include "fips202.h"

/* Enable custom-instruction acceleration for 1-block/2-block thash. */


/* ========================================================================
 * Hardware instruction intrinsics (from keccak_coproc.S)
 * ======================================================================== */

/* Load a pair of 32-bit words into horcrux register file at index */
extern void cus_load(uint32_t lo, uint32_t hi, uint32_t index);

/* Fused dual-lane load: one OP_LOAD2 instead of two cus_load (halves cycles). */
extern void cus_load2_pair(uint32_t lo_lo, uint32_t lo_hi,
                           uint32_t hi_lo, uint32_t hi_hi,
                           uint32_t idx32);

/* Store (read) a 32-bit word from horcrux register file at index */
extern uint32_t cus_store(uint32_t index);

/* Execute OP_THASH1: performs thash robust for 1 block
 * Input: reg[0:3]=pub_seed, reg[4:11]=addr, reg[12:15]=input (16 bytes)
 * Output: reg[0:3]=hash result
 */
extern void thash1_hw_compute(void);

/* Execute OP_THASH2: performs thash robust for 2 blocks
 * Input: reg[0:3]=pub_seed, reg[4:11]=addr, reg[12:19]=input (32 bytes)
 * Output: reg[0:3]=hash result
 */
extern void thash2_hw_compute(void);

/* ========================================================================
 * Helper functions
 * ======================================================================== */

static uint32_t load32(const uint8_t *x) {
    return (uint32_t)x[0] | ((uint32_t)x[1] << 8) |
           ((uint32_t)x[2] << 16) | ((uint32_t)x[3] << 24);
}

static void store32(uint8_t *x, uint32_t v) {
    x[0] = (uint8_t)(v);
    x[1] = (uint8_t)(v >> 8);
    x[2] = (uint8_t)(v >> 16);
    x[3] = (uint8_t)(v >> 24);
}

/* ========================================================================
 * HW-accelerated fallback for multi-block thash (inblocks > 2)
 * Uses the general HW-accelerated shake256() for cases not covered by
 * dedicated thash1/thash2 instructions.
 * ======================================================================== */

static void thash_hw_multiblock(unsigned char *out, const unsigned char *in, unsigned int inblocks,
                                 const spx_ctx *ctx, uint32_t addr[8])
{
    SPX_VLA(uint8_t, buf, SPX_N + SPX_ADDR_BYTES + inblocks*SPX_N);
    SPX_VLA(uint8_t, bitmask, inblocks * SPX_N);
    unsigned int i;

    memcpy(buf, ctx->pub_seed, SPX_N);
    memcpy(buf + SPX_N, addr, SPX_ADDR_BYTES);

    shake256(bitmask, inblocks * SPX_N, buf, SPX_N + SPX_ADDR_BYTES);

    for (i = 0; i < inblocks * SPX_N; i++) {
        buf[SPX_N + SPX_ADDR_BYTES + i] = in[i] ^ bitmask[i];
    }

    shake256(out, SPX_N, buf, SPX_N + SPX_ADDR_BYTES + inblocks*SPX_N);
}

/* ========================================================================
 * Hardware-accelerated thash
 * ======================================================================== */

/**
 * Takes an array of inblocks concatenated arrays of SPX_N bytes.
 * Uses hardware acceleration for 1-block and 2-block cases.
 */
void thash(unsigned char *out, const unsigned char *in, unsigned int inblocks,
           const spx_ctx *ctx, uint32_t addr[8])
{
    uint32_t i;
    const uint8_t *addr_bytes = (const uint8_t *)addr;


    if (inblocks == 1) {
        /* Load pub_seed to reg[0:3] (16 bytes = 4 words). */
        cus_load2_pair(load32(ctx->pub_seed + 0), load32(ctx->pub_seed + 4),
                       load32(ctx->pub_seed + 8), load32(ctx->pub_seed + 12), 0);

        /* Load addr to reg[4:11] (32 bytes = 8 words). */
        for (i = 0; i < 8; i += 4) {
            cus_load2_pair(load32(addr_bytes + 4*i), load32(addr_bytes + 4*(i+1)),
                           load32(addr_bytes + 4*(i+2)), load32(addr_bytes + 4*(i+3)), 4 + i);
        }

        /* Load input to reg[12:15] (16 bytes = 4 words). */
        cus_load2_pair(load32(in + 0), load32(in + 4),
                       load32(in + 8), load32(in + 12), 12);

        __asm__ volatile("fence" ::: "memory");
        thash1_hw_compute();

        for (i = 0; i < 4; i++) {
            uint32_t w = cus_store(i);
            store32(out + 4*i, w);
        }
        return;
    }

    if (inblocks == 2) {
        /* Load pub_seed to reg[0:3] (16 bytes = 4 words). */
        cus_load2_pair(load32(ctx->pub_seed + 0), load32(ctx->pub_seed + 4),
                       load32(ctx->pub_seed + 8), load32(ctx->pub_seed + 12), 0);

        /* Load addr to reg[4:11] (32 bytes = 8 words). */
        for (i = 0; i < 8; i += 4) {
            cus_load2_pair(load32(addr_bytes + 4*i), load32(addr_bytes + 4*(i+1)),
                           load32(addr_bytes + 4*(i+2)), load32(addr_bytes + 4*(i+3)), 4 + i);
        }

        /* Load input to reg[12:19] (32 bytes = 8 words). */
        for (i = 0; i < 8; i += 4) {
            cus_load2_pair(load32(in + 4*i), load32(in + 4*(i+1)),
                           load32(in + 4*(i+2)), load32(in + 4*(i+3)), 12 + i);
        }

        __asm__ volatile("fence" ::: "memory");
        thash2_hw_compute();

        for (i = 0; i < 4; i++) {
            uint32_t w = cus_store(i);
            store32(out + 4*i, w);
        }
        return;
    }

    /* Fallback to HW-accelerated SHAKE256 for block counts not covered by custom ops. */
        thash_hw_multiblock(out, in, inblocks, ctx, addr);
}

