Assembler report for Estacion
Thu Dec  4 11:40:20 2025
Quartus Prime Version 25.1.1 Build 125 07/31/2025 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Thu Dec  4 11:40:20 2025 ;
; Revision Name         ; Estacion                              ;
; Top-level Entity Name ; Estacion                              ;
; Family                ; Cyclone 10 GX                         ;
; Device                ; 10CX220YF780I5G                       ;
; Timing Models         ; Final                                 ;
; Power Models          ; Final                                 ;
; Device Status         ; Final                                 ;
+-----------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                 ;
+------------------------------------------------------------------+----------------+----------------+
; Option                                                           ; Setting        ; Default Value  ;
+------------------------------------------------------------------+----------------+----------------+
; Enable parallel Assembler and Timing Analyzer during compilation ; On             ; On             ;
; Enable compact report table                                      ; Off            ; Off            ;
; Design Assistant include IP blocks                               ; Off            ; Off            ;
; High fanout net threshold for RAM inference                      ; 15             ; 15             ;
; Design Assistant limit on reported violations per rule           ; 5000           ; 5000           ;
; Generate compressed bitstreams                                   ; On             ; On             ;
; Auto user code                                                   ; On             ; On             ;
; Configuration device                                             ; Auto           ; Auto           ;
; Voltage output format                                            ; Auto discovery ; Auto discovery ;
; Translated voltage value unit                                    ; Volts          ; Volts          ;
; Configuration device auto user code                              ; Off            ; Off            ;
; Generate Partial Reconfiguration Raw Binary File (.rbf)          ; Off            ; Off            ;
; Release clears before tri-states                                 ; Off            ; Off            ;
; Auto-restart configuration after error                           ; On             ; On             ;
; Enable OCT_DONE                                                  ; Off            ; Off            ;
; Enable autonomous PCIe HIP mode                                  ; Off            ; Off            ;
; Generate programming files                                       ; Off            ; Off            ;
; Enables the HPS early release of HPS IO                          ; Off            ; Off            ;
+------------------------------------------------------------------+----------------+----------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 25.1.1 Build 125 07/31/2025 SC Pro Edition
    Info: Processing started: Thu Dec  4 11:40:16 2025
    Info: System process ID: 8256
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off Estacion -c Estacion
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16678): Successfully loaded final database: elapsed time is 00:00:02.
Critical Warning (25196): A programming file will not be generated because the assembler identified user pins missing pin location assignments. Refer to the I/O Assignment Warnings table in the fitter report for a list of unassigned pins. You can assign these pins in the Pin Planner tool and recompile to allow programming file generation to pass.
Critical Warning (25207): A programming file will not be generated because the assembler identified some pins have missing I/O Standard assignments. Refer to the I/O Assignment Warnings table in the fitter report for details.
Info: Quartus Prime Assembler was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 829 megabytes
    Info: Processing ended: Thu Dec  4 11:40:20 2025
    Info: Elapsed time: 00:00:04
    Info: System process ID: 8256


