<stg><name>Block__ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit103_proc</name>


<trans_list>

<trans id="528" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="26" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="cmp1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="26" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="cmp1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="44" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="45" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="68" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="73" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="75" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="76" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="79" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="90" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="90" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="96" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="104" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="105" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="106" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="160" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %extracted_row_data_M_elems_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="extracted_row_data_M_elems_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:10 %z_rowptr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %z_rowptr, i32 1

]]></Node>
<StgValue><ssdm name="z_rowptr_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="109" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
newFuncRoot:11 %write_ln112 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %z_rowptr, i32 0, i4 15

]]></Node>
<StgValue><ssdm name="write_ln112"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="110" st_id="3" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:12 %z_rowptr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_rowptr

]]></Node>
<StgValue><ssdm name="z_rowptr_resp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="111" st_id="4" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:12 %z_rowptr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_rowptr

]]></Node>
<StgValue><ssdm name="z_rowptr_resp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="112" st_id="5" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:12 %z_rowptr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_rowptr

]]></Node>
<StgValue><ssdm name="z_rowptr_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="113" st_id="6" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:12 %z_rowptr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_rowptr

]]></Node>
<StgValue><ssdm name="z_rowptr_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_data, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 1024, void @empty_17, void @empty_18, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_colind, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 1024, void @empty_7, void @empty_18, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_rowptr, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 1024, void @empty_2, void @empty_18, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_data, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 1024, void @empty_1, void @empty_18, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_colind, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 1024, void @empty_0, void @empty_18, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_rowptr, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 1024, void @empty, void @empty_18, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_data, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 1024, void @empty_15, void @empty_18, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_colind, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 1024, void @empty_9, void @empty_18, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_rowptr, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 1024, void @empty_11, void @empty_18, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:12 %z_rowptr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_rowptr

]]></Node>
<StgValue><ssdm name="z_rowptr_resp"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln69 = br void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %idx_i3 = phi i3 0, void %newFuncRoot, i3 %add_ln69, void

]]></Node>
<StgValue><ssdm name="idx_i3"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln69 = add i3 %idx_i3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln69 = icmp_eq  i3 %idx_i3, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln69 = br i1 %icmp_ln69, void, void %vector.exit7.preheader

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:1 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %idx_i3, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %empty_46 = or i8 %shl_ln, i8 31

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln71 = icmp_ugt  i8 %shl_ln, i8 %empty_46

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="160" op_0_bw="160">
<![CDATA[
:0 %extracted_row_data_M_elems_V_load = load i160 %extracted_row_data_M_elems_V

]]></Node>
<StgValue><ssdm name="extracted_row_data_M_elems_V_load"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:4 %select_ln71 = select i1 %icmp_ln71, i8 %shl_ln, i8 %empty_46

]]></Node>
<StgValue><ssdm name="select_ln71"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:5 %select_ln71_1 = select i1 %icmp_ln71, i8 %empty_46, i8 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln71_1"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6 %sub_ln71 = sub i8 159, i8 %select_ln71

]]></Node>
<StgValue><ssdm name="sub_ln71"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="160" op_0_bw="8">
<![CDATA[
:7 %zext_ln71 = zext i8 %select_ln71_1

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="160" op_0_bw="8">
<![CDATA[
:8 %zext_ln71_1 = zext i8 %sub_ln71

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="160" op_0_bw="1" op_1_bw="160" op_2_bw="160">
<![CDATA[
:9 %select_ln71_2 = select i1 %icmp_ln71, i160 0, i160 0

]]></Node>
<StgValue><ssdm name="select_ln71_2"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:10 %shl_ln71 = shl i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln71

]]></Node>
<StgValue><ssdm name="shl_ln71"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:11 %lshr_ln71 = lshr i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="lshr_ln71"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:12 %and_ln71 = and i160 %shl_ln71, i160 %lshr_ln71

]]></Node>
<StgValue><ssdm name="and_ln71"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:13 %xor_ln71 = xor i160 %and_ln71, i160 1461501637330902918203684832716283019655932542975

]]></Node>
<StgValue><ssdm name="xor_ln71"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:14 %and_ln71_1 = and i160 %extracted_row_data_M_elems_V_load, i160 %xor_ln71

]]></Node>
<StgValue><ssdm name="and_ln71_1"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:15 %and_ln71_2 = and i160 %select_ln71_2, i160 %and_ln71

]]></Node>
<StgValue><ssdm name="and_ln71_2"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:16 %extracted_row_data_M_elems_V_2 = or i160 %and_ln71_1, i160 %and_ln71_2

]]></Node>
<StgValue><ssdm name="extracted_row_data_M_elems_V_2"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="160" op_1_bw="160" op_2_bw="0">
<![CDATA[
:17 %store_ln69 = store i160 %extracted_row_data_M_elems_V_2, i160 %extracted_row_data_M_elems_V

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:18 %br_ln69 = br void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="160" op_0_bw="32">
<![CDATA[
vector.exit7.preheader:0 %buffer_row_data_M_elems_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_V"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
vector.exit7.preheader:1 %br_ln0 = br void %vector.exit7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
vector.exit7:0 %idx_i = phi i3 %add_ln69_1, void, i3 0, void %vector.exit7.preheader

]]></Node>
<StgValue><ssdm name="idx_i"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
vector.exit7:1 %add_ln69_1 = add i3 %idx_i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
vector.exit7:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
vector.exit7:3 %icmp_ln69_1 = icmp_eq  i3 %idx_i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln69_1"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
vector.exit7:4 %empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
vector.exit7:5 %br_ln69 = br i1 %icmp_ln69_1, void, void %vector.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:1 %shl_ln71_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %idx_i, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln71_1"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %empty_48 = or i8 %shl_ln71_1, i8 31

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln71_1 = icmp_ugt  i8 %shl_ln71_1, i8 %empty_48

]]></Node>
<StgValue><ssdm name="icmp_ln71_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="160" op_0_bw="160">
<![CDATA[
:0 %buffer_row_data_M_elems_V_load_1 = load i160 %buffer_row_data_M_elems_V

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_V_load_1"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:4 %select_ln71_3 = select i1 %icmp_ln71_1, i8 %shl_ln71_1, i8 %empty_48

]]></Node>
<StgValue><ssdm name="select_ln71_3"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:5 %select_ln71_4 = select i1 %icmp_ln71_1, i8 %empty_48, i8 %shl_ln71_1

]]></Node>
<StgValue><ssdm name="select_ln71_4"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6 %sub_ln71_1 = sub i8 159, i8 %select_ln71_3

]]></Node>
<StgValue><ssdm name="sub_ln71_1"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="160" op_0_bw="8">
<![CDATA[
:7 %zext_ln71_2 = zext i8 %select_ln71_4

]]></Node>
<StgValue><ssdm name="zext_ln71_2"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="160" op_0_bw="8">
<![CDATA[
:8 %zext_ln71_3 = zext i8 %sub_ln71_1

]]></Node>
<StgValue><ssdm name="zext_ln71_3"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="160" op_0_bw="1" op_1_bw="160" op_2_bw="160">
<![CDATA[
:9 %select_ln71_5 = select i1 %icmp_ln71_1, i160 0, i160 0

]]></Node>
<StgValue><ssdm name="select_ln71_5"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:10 %shl_ln71_4 = shl i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln71_2

]]></Node>
<StgValue><ssdm name="shl_ln71_4"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:11 %lshr_ln71_1 = lshr i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln71_3

]]></Node>
<StgValue><ssdm name="lshr_ln71_1"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:12 %and_ln71_3 = and i160 %shl_ln71_4, i160 %lshr_ln71_1

]]></Node>
<StgValue><ssdm name="and_ln71_3"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:13 %xor_ln71_1 = xor i160 %and_ln71_3, i160 1461501637330902918203684832716283019655932542975

]]></Node>
<StgValue><ssdm name="xor_ln71_1"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:14 %and_ln71_4 = and i160 %buffer_row_data_M_elems_V_load_1, i160 %xor_ln71_1

]]></Node>
<StgValue><ssdm name="and_ln71_4"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:15 %and_ln71_5 = and i160 %select_ln71_5, i160 %and_ln71_3

]]></Node>
<StgValue><ssdm name="and_ln71_5"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:16 %buffer_row_data_M_elems_V_4 = or i160 %and_ln71_4, i160 %and_ln71_5

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_V_4"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="160" op_1_bw="160" op_2_bw="0">
<![CDATA[
:17 %store_ln69 = store i160 %buffer_row_data_M_elems_V_4, i160 %buffer_row_data_M_elems_V

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:18 %br_ln69 = br void %vector.exit7

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="160" op_0_bw="160">
<![CDATA[
vector.exit.preheader:0 %buffer_row_data_M_elems_V_load = load i160 %buffer_row_data_M_elems_V

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_V_load"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="160" op_0_bw="160">
<![CDATA[
vector.exit.preheader:1 %extracted_row_data_M_elems_V_load_1 = load i160 %extracted_row_data_M_elems_V

]]></Node>
<StgValue><ssdm name="extracted_row_data_M_elems_V_load_1"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="160" op_0_bw="32">
<![CDATA[
vector.exit.preheader:2 %buffer_row_data_M_elems_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_V_1"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
vector.exit.preheader:3 %extracted_scalar_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="extracted_scalar_V"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="160" op_0_bw="32">
<![CDATA[
vector.exit.preheader:4 %extracted_row_data_M_elems_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="extracted_row_data_M_elems_V_1"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="160" op_1_bw="160">
<![CDATA[
vector.exit.preheader:5 %store_ln119 = store i160 %extracted_row_data_M_elems_V_load_1, i160 %extracted_row_data_M_elems_V_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
vector.exit.preheader:6 %store_ln119 = store i32 0, i32 %extracted_scalar_V

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="160" op_1_bw="160">
<![CDATA[
vector.exit.preheader:7 %store_ln119 = store i160 %buffer_row_data_M_elems_V_load, i160 %buffer_row_data_M_elems_V_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
vector.exit.preheader:8 %br_ln119 = br void %vector.exit

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
vector.exit:0 %i_3 = phi i3 %indvars_iv_next196, void %_ZN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEC2ERKS4_.exit, i3 0, void %vector.exit.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
vector.exit:3 %icmp_ln119 = icmp_eq  i3 %i_3, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="188" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
vector.exit:1 %indvars_iv_next196 = add i3 %i_3, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next196"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="160" op_0_bw="160" op_1_bw="0">
<![CDATA[
vector.exit:2 %buffer_row_data_M_elems_V_1_load = load i160 %buffer_row_data_M_elems_V_1

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_V_1_load"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
vector.exit:4 %empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
vector.exit:5 %br_ln119 = br i1 %icmp_ln119, void, void %.split.exitStub

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="3">
<![CDATA[
:0 %zext_ln115 = zext i3 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:2 %x_rowptr_addr = getelementptr i32 %x_rowptr, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="x_rowptr_addr"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %x_rowptr_addr_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %x_rowptr_addr, i32 2

]]></Node>
<StgValue><ssdm name="x_rowptr_addr_req"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0">
<![CDATA[
.split.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="196" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %x_rowptr_addr_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %x_rowptr_addr, i32 2

]]></Node>
<StgValue><ssdm name="x_rowptr_addr_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="197" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %x_rowptr_addr_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %x_rowptr_addr, i32 2

]]></Node>
<StgValue><ssdm name="x_rowptr_addr_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="198" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %x_rowptr_addr_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %x_rowptr_addr, i32 2

]]></Node>
<StgValue><ssdm name="x_rowptr_addr_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="199" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %x_rowptr_addr_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %x_rowptr_addr, i32 2

]]></Node>
<StgValue><ssdm name="x_rowptr_addr_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="200" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %x_rowptr_addr_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %x_rowptr_addr, i32 2

]]></Node>
<StgValue><ssdm name="x_rowptr_addr_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="201" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %x_rowptr_addr_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %x_rowptr_addr, i32 2

]]></Node>
<StgValue><ssdm name="x_rowptr_addr_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="202" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:4 %start_idx_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %x_rowptr_addr

]]></Node>
<StgValue><ssdm name="start_idx_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="203" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:7 %end_idx = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %x_rowptr_addr

]]></Node>
<StgValue><ssdm name="end_idx"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="204" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="32">
<![CDATA[
:5 %sext_ln121 = sext i32 %start_idx_1

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="3">
<![CDATA[
:6 %indvars_iv_next196_cast = zext i3 %indvars_iv_next196

]]></Node>
<StgValue><ssdm name="indvars_iv_next196_cast"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %sub_ln31 = sub i32 %end_idx, i32 %start_idx_1

]]></Node>
<StgValue><ssdm name="sub_ln31"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="32">
<![CDATA[
:9 %sext_ln121_1 = sext i32 %end_idx

]]></Node>
<StgValue><ssdm name="sext_ln121_1"/></StgValue>
</operation>

<operation id="209" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %cmp1_i = icmp_slt  i32 %start_idx_1, i32 %end_idx

]]></Node>
<StgValue><ssdm name="cmp1_i"/></StgValue>
</operation>

<operation id="210" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:11 %x_colind_addr = getelementptr i32 %x_colind, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="x_colind_addr"/></StgValue>
</operation>

<operation id="211" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln121 = br void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="212" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:1 %k = phi i3 0, void, i3 %add_ln121, void %_Z15extract_element7csr_t_1iiR8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit._crit_edge

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="213" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:2 %add_ln121 = add i3 %k, i3 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="214" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:5 %icmp_ln121 = icmp_eq  i3 %k, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="215" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="160" op_0_bw="160" op_1_bw="0" op_2_bw="160" op_3_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:0 %buffer_row_data_M_elems_V_2 = phi i160 %buffer_row_data_M_elems_V_1_load, void, i160 %buffer_row_data_M_elems_V_3, void %_Z15extract_element7csr_t_1iiR8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit._crit_edge

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_V_2"/></StgValue>
</operation>

<operation id="216" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:3 %extracted_scalar_V_1 = load i32 %extracted_scalar_V

]]></Node>
<StgValue><ssdm name="extracted_scalar_V_1"/></StgValue>
</operation>

<operation id="217" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="160" op_0_bw="160" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:4 %extracted_row_data_M_elems_V_1_load = load i160 %extracted_row_data_M_elems_V_1

]]></Node>
<StgValue><ssdm name="extracted_row_data_M_elems_V_1_load"/></StgValue>
</operation>

<operation id="218" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:6 %empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="219" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:7 %br_ln121 = br i1 %icmp_ln121, void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split, void

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="220" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split:0 %zext_ln121 = zext i3 %k

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="221" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split:1 %zext_ln121_1 = zext i3 %k

]]></Node>
<StgValue><ssdm name="zext_ln121_1"/></StgValue>
</operation>

<operation id="222" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split:2 %specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln115"/></StgValue>
</operation>

<operation id="223" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split:3 %br_ln31 = br i1 %cmp1_i, void %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i, void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="224" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="cmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph.i:0 %empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %x_colind_addr, i32 %sub_ln31

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="225" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:0 %z_rowptr_addr = getelementptr i32 %z_rowptr, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="z_rowptr_addr"/></StgValue>
</operation>

<operation id="226" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1 %start_idx_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %z_rowptr_addr, i32 1

]]></Node>
<StgValue><ssdm name="start_idx_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="227" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph.i:0 %empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %x_colind_addr, i32 %sub_ln31

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="228" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph.i:0 %empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %x_colind_addr, i32 %sub_ln31

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="229" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph.i:0 %empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %x_colind_addr, i32 %sub_ln31

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="230" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph.i:0 %empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %x_colind_addr, i32 %sub_ln31

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="231" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph.i:0 %empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %x_colind_addr, i32 %sub_ln31

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="232" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph.i:0 %empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %x_colind_addr, i32 %sub_ln31

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="233" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i:1 %br_ln31 = br void

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="234" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %j_4 = phi i64 %add_ln31, void %.split3._crit_edge, i64 %sext_ln121, void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="235" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %icmp_ln31 = icmp_eq  i64 %j_4, i64 %sext_ln121_1

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="236" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln31 = br i1 %icmp_ln31, void %.split3, void %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="237" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split3._crit_edge:2 %add_ln31 = add i64 %j_4, i64 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="238" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split3:1 %col_idx_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %x_colind_addr

]]></Node>
<StgValue><ssdm name="col_idx_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="239" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3:2 %icmp_ln34 = icmp_eq  i32 %col_idx_1, i32 %zext_ln121

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="240" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:0 %x_data_addr = getelementptr i32 %x_data, i64 %j_4

]]></Node>
<StgValue><ssdm name="x_data_addr"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="241" st_id="36" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %extracted_scalar_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %x_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="extracted_scalar_V_3_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="242" st_id="37" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %extracted_scalar_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %x_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="extracted_scalar_V_3_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="243" st_id="38" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %extracted_scalar_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %x_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="extracted_scalar_V_3_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="244" st_id="39" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %extracted_scalar_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %x_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="extracted_scalar_V_3_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="245" st_id="40" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %extracted_scalar_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %x_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="extracted_scalar_V_3_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="246" st_id="41" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %extracted_scalar_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %x_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="extracted_scalar_V_3_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="247" st_id="42" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %extracted_scalar_V_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %x_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="extracted_scalar_V_3_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="248" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:2 %extracted_scalar_V_3 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %x_data_addr

]]></Node>
<StgValue><ssdm name="extracted_scalar_V_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="249" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %extracted_scalar_V_2 = phi i32 %extracted_scalar_V_4, void %.split3._crit_edge, i32 %extracted_scalar_V_1, void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="extracted_scalar_V_2"/></StgValue>
</operation>

<operation id="250" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %found = phi i1 %found_1, void %.split3._crit_edge, i1 0, void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="found"/></StgValue>
</operation>

<operation id="251" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="252" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:0 %specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln115"/></StgValue>
</operation>

<operation id="253" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split3:3 %br_ln34 = br i1 %icmp_ln34, void %.split3._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="254" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln38 = br void %.split3._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="255" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split3._crit_edge:0 %extracted_scalar_V_4 = phi i32 %extracted_scalar_V_3, void, i32 %extracted_scalar_V_2, void %.split3

]]></Node>
<StgValue><ssdm name="extracted_scalar_V_4"/></StgValue>
</operation>

<operation id="256" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.split3._crit_edge:1 %found_1 = phi i1 1, void, i1 %found, void %.split3

]]></Node>
<StgValue><ssdm name="found_1"/></StgValue>
</operation>

<operation id="257" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
.split3._crit_edge:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="258" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i:0 %br_ln40 = br i1 %found, void %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i, void %_Z15extract_element7csr_t_1iiR8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="259" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="found" val="0"/>
</and_exp><and_exp><literal name="cmp1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %br_ln43 = br void %_Z15extract_element7csr_t_1iiR8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="260" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z15extract_element7csr_t_1iiR8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:0 %extracted_scalar_V_5 = phi i32 0, void %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i, i32 %extracted_scalar_V_2, void %._crit_edge.i

]]></Node>
<StgValue><ssdm name="extracted_scalar_V_5"/></StgValue>
</operation>

<operation id="261" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z15extract_element7csr_t_1iiR8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:1 %icmp_ln1499_1 = icmp_eq  i32 %extracted_scalar_V_5, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1499_1"/></StgValue>
</operation>

<operation id="262" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z15extract_element7csr_t_1iiR8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:2 %br_ln124 = br i1 %icmp_ln1499_1, void, void %_Z15extract_element7csr_t_1iiR8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="263" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:0 %y_rowptr_addr = getelementptr i32 %y_rowptr, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="y_rowptr_addr"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="264" st_id="46" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %y_rowptr_addr, i32 2

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="265" st_id="47" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %y_rowptr_addr, i32 2

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="266" st_id="48" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %y_rowptr_addr, i32 2

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="267" st_id="49" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %y_rowptr_addr, i32 2

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="268" st_id="50" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %y_rowptr_addr, i32 2

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="269" st_id="51" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %y_rowptr_addr, i32 2

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="270" st_id="52" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %y_rowptr_addr, i32 2

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="271" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:2 %start_idx_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %y_rowptr_addr

]]></Node>
<StgValue><ssdm name="start_idx_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="272" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:3 %end_idx_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %y_rowptr_addr

]]></Node>
<StgValue><ssdm name="end_idx_1"/></StgValue>
</operation>

<operation id="273" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln9 = br void

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="274" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %i = phi i3 0, void, i3 %add_ln9, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="275" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %icmp_ln9 = icmp_eq  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="276" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln9 = br i1 %icmp_ln9, void %.split5, void %_Z11extract_row7csr_t_2iRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEE.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="277" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %j_7 = phi i32 %start_idx_2, void, i32 %j_9, void

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="278" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="32">
<![CDATA[
.split5:2 %sext_ln11 = sext i32 %j_7

]]></Node>
<StgValue><ssdm name="sext_ln11"/></StgValue>
</operation>

<operation id="279" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split5:3 %y_colind_addr = getelementptr i32 %y_colind, i64 %sext_ln11

]]></Node>
<StgValue><ssdm name="y_colind_addr"/></StgValue>
</operation>

<operation id="280" st_id="56" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split5:4 %col_idx_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %y_colind_addr, i32 1

]]></Node>
<StgValue><ssdm name="col_idx_2_req"/></StgValue>
</operation>

<operation id="281" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:6 %icmp_ln12 = icmp_slt  i32 %j_7, i32 %end_idx_1

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="282" st_id="57" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split5:4 %col_idx_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %y_colind_addr, i32 1

]]></Node>
<StgValue><ssdm name="col_idx_2_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="283" st_id="58" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split5:4 %col_idx_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %y_colind_addr, i32 1

]]></Node>
<StgValue><ssdm name="col_idx_2_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="284" st_id="59" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split5:4 %col_idx_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %y_colind_addr, i32 1

]]></Node>
<StgValue><ssdm name="col_idx_2_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="285" st_id="60" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split5:4 %col_idx_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %y_colind_addr, i32 1

]]></Node>
<StgValue><ssdm name="col_idx_2_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="286" st_id="61" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split5:4 %col_idx_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %y_colind_addr, i32 1

]]></Node>
<StgValue><ssdm name="col_idx_2_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="287" st_id="62" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split5:4 %col_idx_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %y_colind_addr, i32 1

]]></Node>
<StgValue><ssdm name="col_idx_2_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="288" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split5:5 %col_idx_2 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %y_colind_addr

]]></Node>
<StgValue><ssdm name="col_idx_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="289" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="3">
<![CDATA[
.split5:0 %i_cast = zext i3 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="290" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="291" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:7 %icmp_ln12_1 = icmp_eq  i32 %col_idx_2, i32 %i_cast

]]></Node>
<StgValue><ssdm name="icmp_ln12_1"/></StgValue>
</operation>

<operation id="292" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split5:8 %and_ln12 = and i1 %icmp_ln12, i1 %icmp_ln12_1

]]></Node>
<StgValue><ssdm name="and_ln12"/></StgValue>
</operation>

<operation id="293" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split5:9 %br_ln12 = br i1 %and_ln12, void %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124, void

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="294" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124:0 %shl_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="295" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124:1 %empty_59 = or i8 %shl_ln2, i8 31

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="296" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124:2 %icmp_ln20 = icmp_ugt  i8 %shl_ln2, i8 %empty_59

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="297" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124:3 %select_ln20 = select i1 %icmp_ln20, i8 %shl_ln2, i8 %empty_59

]]></Node>
<StgValue><ssdm name="select_ln20"/></StgValue>
</operation>

<operation id="298" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124:4 %select_ln20_1 = select i1 %icmp_ln20, i8 %empty_59, i8 %shl_ln2

]]></Node>
<StgValue><ssdm name="select_ln20_1"/></StgValue>
</operation>

<operation id="299" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124:5 %sub_ln20 = sub i8 159, i8 %select_ln20

]]></Node>
<StgValue><ssdm name="sub_ln20"/></StgValue>
</operation>

<operation id="300" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="160" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124:6 %zext_ln20 = zext i8 %select_ln20_1

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="301" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="160" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124:7 %zext_ln20_1 = zext i8 %sub_ln20

]]></Node>
<StgValue><ssdm name="zext_ln20_1"/></StgValue>
</operation>

<operation id="302" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124:9 %shl_ln20 = shl i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln20

]]></Node>
<StgValue><ssdm name="shl_ln20"/></StgValue>
</operation>

<operation id="303" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124:10 %lshr_ln20 = lshr i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln20_1

]]></Node>
<StgValue><ssdm name="lshr_ln20"/></StgValue>
</operation>

<operation id="304" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124:11 %and_ln20 = and i160 %shl_ln20, i160 %lshr_ln20

]]></Node>
<StgValue><ssdm name="and_ln20"/></StgValue>
</operation>

<operation id="305" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:0 %y_data_addr = getelementptr i32 %y_data, i64 %sext_ln11

]]></Node>
<StgValue><ssdm name="y_data_addr"/></StgValue>
</operation>

<operation id="306" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:3 %shl_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="307" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %empty_58 = or i8 %shl_ln1, i8 31

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="308" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %icmp_ln15 = icmp_ugt  i8 %shl_ln1, i8 %empty_58

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="309" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:8 %select_ln15 = select i1 %icmp_ln15, i8 %shl_ln1, i8 %empty_58

]]></Node>
<StgValue><ssdm name="select_ln15"/></StgValue>
</operation>

<operation id="310" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:9 %select_ln15_1 = select i1 %icmp_ln15, i8 %empty_58, i8 %shl_ln1

]]></Node>
<StgValue><ssdm name="select_ln15_1"/></StgValue>
</operation>

<operation id="311" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11 %sub_ln15_1 = sub i8 159, i8 %select_ln15

]]></Node>
<StgValue><ssdm name="sub_ln15_1"/></StgValue>
</operation>

<operation id="312" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="160" op_0_bw="8">
<![CDATA[
:13 %zext_ln15_2 = zext i8 %select_ln15_1

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="313" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="160" op_0_bw="8">
<![CDATA[
:14 %zext_ln15_3 = zext i8 %sub_ln15_1

]]></Node>
<StgValue><ssdm name="zext_ln15_3"/></StgValue>
</operation>

<operation id="314" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:18 %shl_ln15_1 = shl i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="shl_ln15_1"/></StgValue>
</operation>

<operation id="315" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:19 %lshr_ln15 = lshr i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln15_3

]]></Node>
<StgValue><ssdm name="lshr_ln15"/></StgValue>
</operation>

<operation id="316" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:20 %and_ln15 = and i160 %shl_ln15_1, i160 %lshr_ln15

]]></Node>
<StgValue><ssdm name="and_ln15"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="317" st_id="65" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %y_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %y_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="y_data_load_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="318" st_id="66" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %y_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %y_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="y_data_load_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="319" st_id="67" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %y_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %y_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="y_data_load_req"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="320" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="160" op_0_bw="160" op_1_bw="0" op_2_bw="160" op_3_bw="0">
<![CDATA[
:0 %row_data_M_elems_V_read_assign = phi i160 %extracted_row_data_M_elems_V_1_load, void, i160 %extracted_row_data_M_elems_V_4, void

]]></Node>
<StgValue><ssdm name="row_data_M_elems_V_read_assign"/></StgValue>
</operation>

<operation id="321" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %add_ln9 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="322" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="323" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="324" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="160" op_0_bw="1" op_1_bw="160" op_2_bw="160">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124:8 %select_ln20_2 = select i1 %icmp_ln20, i160 0, i160 0

]]></Node>
<StgValue><ssdm name="select_ln20_2"/></StgValue>
</operation>

<operation id="325" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124:12 %xor_ln20 = xor i160 %and_ln20, i160 1461501637330902918203684832716283019655932542975

]]></Node>
<StgValue><ssdm name="xor_ln20"/></StgValue>
</operation>

<operation id="326" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124:13 %and_ln20_1 = and i160 %row_data_M_elems_V_read_assign, i160 %xor_ln20

]]></Node>
<StgValue><ssdm name="and_ln20_1"/></StgValue>
</operation>

<operation id="327" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124:14 %and_ln20_2 = and i160 %select_ln20_2, i160 %and_ln20

]]></Node>
<StgValue><ssdm name="and_ln20_2"/></StgValue>
</operation>

<operation id="328" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124:15 %extracted_row_data_M_elems_V_5 = or i160 %and_ln20_1, i160 %and_ln20_2

]]></Node>
<StgValue><ssdm name="extracted_row_data_M_elems_V_5"/></StgValue>
</operation>

<operation id="329" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124:16 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="330" st_id="68" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %y_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %y_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="y_data_load_req"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="331" st_id="69" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %y_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %y_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="y_data_load_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="332" st_id="70" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %y_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %y_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="y_data_load_req"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="333" st_id="71" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %y_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %y_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="y_data_load_req"/></StgValue>
</operation>

<operation id="334" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25 %j_8 = add i32 %j_7, i32 1

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="335" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:2 %y_data_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %y_data_addr

]]></Node>
<StgValue><ssdm name="y_data_addr_read"/></StgValue>
</operation>

<operation id="336" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
<literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %sub_ln15 = sub i8 159, i8 %shl_ln1

]]></Node>
<StgValue><ssdm name="sub_ln15"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="337" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="160" op_0_bw="32">
<![CDATA[
:6 %zext_ln15 = zext i32 %y_data_addr_read

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="338" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:10 %select_ln15_2 = select i1 %icmp_ln15, i8 %sub_ln15, i8 %shl_ln1

]]></Node>
<StgValue><ssdm name="select_ln15_2"/></StgValue>
</operation>

<operation id="339" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="160" op_0_bw="8">
<![CDATA[
:12 %zext_ln15_1 = zext i8 %select_ln15_2

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="340" st_id="73" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:15 %shl_ln15 = shl i160 %zext_ln15, i160 %zext_ln15_1

]]></Node>
<StgValue><ssdm name="shl_ln15"/></StgValue>
</operation>

<operation id="341" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
<literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %tmp_3 = partselect i160 @llvm.part.select.i160, i160 %shl_ln15, i32 159, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="342" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="160" op_0_bw="1" op_1_bw="160" op_2_bw="160">
<![CDATA[
:17 %select_ln15_3 = select i1 %icmp_ln15, i160 %tmp_3, i160 %shl_ln15

]]></Node>
<StgValue><ssdm name="select_ln15_3"/></StgValue>
</operation>

<operation id="343" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:21 %xor_ln15 = xor i160 %and_ln15, i160 1461501637330902918203684832716283019655932542975

]]></Node>
<StgValue><ssdm name="xor_ln15"/></StgValue>
</operation>

<operation id="344" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:22 %and_ln15_1 = and i160 %row_data_M_elems_V_read_assign, i160 %xor_ln15

]]></Node>
<StgValue><ssdm name="and_ln15_1"/></StgValue>
</operation>

<operation id="345" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:23 %and_ln15_2 = and i160 %select_ln15_3, i160 %and_ln15

]]></Node>
<StgValue><ssdm name="and_ln15_2"/></StgValue>
</operation>

<operation id="346" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:24 %extracted_row_data_M_elems_V_3 = or i160 %and_ln15_1, i160 %and_ln15_2

]]></Node>
<StgValue><ssdm name="extracted_row_data_M_elems_V_3"/></StgValue>
</operation>

<operation id="347" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
:26 %br_ln17 = br void

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="348" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="160" op_0_bw="160" op_1_bw="0" op_2_bw="160" op_3_bw="0">
<![CDATA[
:0 %extracted_row_data_M_elems_V_4 = phi i160 %extracted_row_data_M_elems_V_3, void, i160 %extracted_row_data_M_elems_V_5, void %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124

]]></Node>
<StgValue><ssdm name="extracted_row_data_M_elems_V_4"/></StgValue>
</operation>

<operation id="349" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %j_9 = phi i32 %j_8, void, i32 %j_7, void %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i124

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="350" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="351" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="160" op_0_bw="32">
<![CDATA[
_Z11extract_row7csr_t_2iRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEE.exit.preheader:0 %p_range_M_elems_V_011_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_range_M_elems_V_011_i"/></StgValue>
</operation>

<operation id="352" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
_Z11extract_row7csr_t_2iRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEE.exit.preheader:1 %br_ln69 = br void %_Z11extract_row7csr_t_2iRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="353" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_Z11extract_row7csr_t_2iRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEE.exit:0 %idx_i1 = phi i3 %add_ln69_3, void, i3 0, void %_Z11extract_row7csr_t_2iRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEE.exit.preheader

]]></Node>
<StgValue><ssdm name="idx_i1"/></StgValue>
</operation>

<operation id="354" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z11extract_row7csr_t_2iRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEE.exit:1 %add_ln69_3 = add i3 %idx_i1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln69_3"/></StgValue>
</operation>

<operation id="355" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z11extract_row7csr_t_2iRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEE.exit:2 %icmp_ln69_3 = icmp_eq  i3 %idx_i1, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln69_3"/></StgValue>
</operation>

<operation id="356" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z11extract_row7csr_t_2iRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEE.exit:3 %empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="357" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z11extract_row7csr_t_2iRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEE.exit:4 %br_ln69 = br i1 %icmp_ln69_3, void, void %row_scalar_mult.exit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="358" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:1 %shl_ln71_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %idx_i1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln71_3"/></StgValue>
</operation>

<operation id="359" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %empty_55 = or i8 %shl_ln71_3, i8 31

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="360" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln71_3 = icmp_ugt  i8 %shl_ln71_3, i8 %empty_55

]]></Node>
<StgValue><ssdm name="icmp_ln71_3"/></StgValue>
</operation>

<operation id="361" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %sub_ln71_3 = sub i8 159, i8 %shl_ln71_3

]]></Node>
<StgValue><ssdm name="sub_ln71_3"/></StgValue>
</operation>

<operation id="362" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="160" op_0_bw="160">
<![CDATA[
row_scalar_mult.exit:0 %p_range_M_elems_V_011_i_load = load i160 %p_range_M_elems_V_011_i

]]></Node>
<StgValue><ssdm name="p_range_M_elems_V_011_i_load"/></StgValue>
</operation>

<operation id="363" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="160">
<![CDATA[
row_scalar_mult.exit:1 %r_V = trunc i160 %row_data_M_elems_V_read_assign

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="364" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="48" op_0_bw="32">
<![CDATA[
row_scalar_mult.exit:2 %sext_ln1115 = sext i32 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1115"/></StgValue>
</operation>

<operation id="365" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="160">
<![CDATA[
row_scalar_mult.exit:3 %trunc_ln1118 = trunc i160 %p_range_M_elems_V_011_i_load

]]></Node>
<StgValue><ssdm name="trunc_ln1118"/></StgValue>
</operation>

<operation id="366" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="48" op_0_bw="32">
<![CDATA[
row_scalar_mult.exit:4 %sext_ln1118 = sext i32 %trunc_ln1118

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="367" st_id="75" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
row_scalar_mult.exit:5 %r_V_1 = mul i48 %sext_ln1118, i48 %sext_ln1115

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="368" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
row_scalar_mult.exit:7 %r_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %row_data_M_elems_V_read_assign, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="369" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="48" op_0_bw="32">
<![CDATA[
row_scalar_mult.exit:8 %sext_ln1115_1 = sext i32 %r_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1115_1"/></StgValue>
</operation>

<operation id="370" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
row_scalar_mult.exit:9 %tmp_3_i = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %p_range_M_elems_V_011_i_load, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="371" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="48" op_0_bw="32">
<![CDATA[
row_scalar_mult.exit:10 %sext_ln1118_1 = sext i32 %tmp_3_i

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="372" st_id="75" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
row_scalar_mult.exit:11 %r_V_3 = mul i48 %sext_ln1118_1, i48 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="373" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
row_scalar_mult.exit:13 %r_V_4 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %row_data_M_elems_V_read_assign, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="374" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="48" op_0_bw="32">
<![CDATA[
row_scalar_mult.exit:14 %sext_ln1115_2 = sext i32 %r_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1115_2"/></StgValue>
</operation>

<operation id="375" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
row_scalar_mult.exit:15 %tmp_5_i = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %p_range_M_elems_V_011_i_load, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="376" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="48" op_0_bw="32">
<![CDATA[
row_scalar_mult.exit:16 %sext_ln1118_2 = sext i32 %tmp_5_i

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="377" st_id="75" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
row_scalar_mult.exit:17 %r_V_5 = mul i48 %sext_ln1118_2, i48 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="378" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
row_scalar_mult.exit:19 %r_V_6 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %row_data_M_elems_V_read_assign, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="379" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="48" op_0_bw="32">
<![CDATA[
row_scalar_mult.exit:20 %sext_ln1115_3 = sext i32 %r_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1115_3"/></StgValue>
</operation>

<operation id="380" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
row_scalar_mult.exit:21 %tmp_7_i = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %p_range_M_elems_V_011_i_load, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="381" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="48" op_0_bw="32">
<![CDATA[
row_scalar_mult.exit:22 %sext_ln1118_3 = sext i32 %tmp_7_i

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="382" st_id="75" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
row_scalar_mult.exit:23 %r_V_7 = mul i48 %sext_ln1118_3, i48 %sext_ln1115_3

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="383" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
row_scalar_mult.exit:25 %r_V_8 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %row_data_M_elems_V_read_assign, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="384" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="48" op_0_bw="32">
<![CDATA[
row_scalar_mult.exit:26 %sext_ln1115_4 = sext i32 %r_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1115_4"/></StgValue>
</operation>

<operation id="385" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
row_scalar_mult.exit:27 %tmp_9_i = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %p_range_M_elems_V_011_i_load, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="386" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="48" op_0_bw="32">
<![CDATA[
row_scalar_mult.exit:28 %sext_ln1118_4 = sext i32 %tmp_9_i

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="387" st_id="75" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
row_scalar_mult.exit:29 %r_V_9 = mul i48 %sext_ln1118_4, i48 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="388" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="160" op_0_bw="160">
<![CDATA[
:0 %p_range_M_elems_V_011_i_load_1 = load i160 %p_range_M_elems_V_011_i

]]></Node>
<StgValue><ssdm name="p_range_M_elems_V_011_i_load_1"/></StgValue>
</operation>

<operation id="389" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="160" op_0_bw="32">
<![CDATA[
:4 %zext_ln71_6 = zext i32 %extracted_scalar_V_5

]]></Node>
<StgValue><ssdm name="zext_ln71_6"/></StgValue>
</operation>

<operation id="390" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:6 %select_ln71_9 = select i1 %icmp_ln71_3, i8 %shl_ln71_3, i8 %empty_55

]]></Node>
<StgValue><ssdm name="select_ln71_9"/></StgValue>
</operation>

<operation id="391" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:7 %select_ln71_10 = select i1 %icmp_ln71_3, i8 %empty_55, i8 %shl_ln71_3

]]></Node>
<StgValue><ssdm name="select_ln71_10"/></StgValue>
</operation>

<operation id="392" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:8 %select_ln71_11 = select i1 %icmp_ln71_3, i8 %sub_ln71_3, i8 %shl_ln71_3

]]></Node>
<StgValue><ssdm name="select_ln71_11"/></StgValue>
</operation>

<operation id="393" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9 %sub_ln71_4 = sub i8 159, i8 %select_ln71_9

]]></Node>
<StgValue><ssdm name="sub_ln71_4"/></StgValue>
</operation>

<operation id="394" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="160" op_0_bw="8">
<![CDATA[
:10 %zext_ln71_7 = zext i8 %select_ln71_11

]]></Node>
<StgValue><ssdm name="zext_ln71_7"/></StgValue>
</operation>

<operation id="395" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="160" op_0_bw="8">
<![CDATA[
:11 %zext_ln71_8 = zext i8 %select_ln71_10

]]></Node>
<StgValue><ssdm name="zext_ln71_8"/></StgValue>
</operation>

<operation id="396" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="160" op_0_bw="8">
<![CDATA[
:12 %zext_ln71_9 = zext i8 %sub_ln71_4

]]></Node>
<StgValue><ssdm name="zext_ln71_9"/></StgValue>
</operation>

<operation id="397" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:13 %shl_ln71_6 = shl i160 %zext_ln71_6, i160 %zext_ln71_7

]]></Node>
<StgValue><ssdm name="shl_ln71_6"/></StgValue>
</operation>

<operation id="398" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %tmp_5 = partselect i160 @llvm.part.select.i160, i160 %shl_ln71_6, i32 159, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="399" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="160" op_0_bw="1" op_1_bw="160" op_2_bw="160">
<![CDATA[
:15 %select_ln71_12 = select i1 %icmp_ln71_3, i160 %tmp_5, i160 %shl_ln71_6

]]></Node>
<StgValue><ssdm name="select_ln71_12"/></StgValue>
</operation>

<operation id="400" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:16 %shl_ln71_7 = shl i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln71_8

]]></Node>
<StgValue><ssdm name="shl_ln71_7"/></StgValue>
</operation>

<operation id="401" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:17 %lshr_ln71_3 = lshr i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln71_9

]]></Node>
<StgValue><ssdm name="lshr_ln71_3"/></StgValue>
</operation>

<operation id="402" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:18 %and_ln71_9 = and i160 %shl_ln71_7, i160 %lshr_ln71_3

]]></Node>
<StgValue><ssdm name="and_ln71_9"/></StgValue>
</operation>

<operation id="403" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:19 %xor_ln71_3 = xor i160 %and_ln71_9, i160 1461501637330902918203684832716283019655932542975

]]></Node>
<StgValue><ssdm name="xor_ln71_3"/></StgValue>
</operation>

<operation id="404" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:20 %and_ln71_10 = and i160 %p_range_M_elems_V_011_i_load_1, i160 %xor_ln71_3

]]></Node>
<StgValue><ssdm name="and_ln71_10"/></StgValue>
</operation>

<operation id="405" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:21 %and_ln71_11 = and i160 %select_ln71_12, i160 %and_ln71_9

]]></Node>
<StgValue><ssdm name="and_ln71_11"/></StgValue>
</operation>

<operation id="406" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:22 %or_ln71_1 = or i160 %and_ln71_10, i160 %and_ln71_11

]]></Node>
<StgValue><ssdm name="or_ln71_1"/></StgValue>
</operation>

<operation id="407" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="160" op_1_bw="160" op_2_bw="0">
<![CDATA[
:23 %store_ln69 = store i160 %or_ln71_1, i160 %p_range_M_elems_V_011_i

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="408" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
:24 %br_ln69 = br void %_Z11extract_row7csr_t_2iRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="409" st_id="77" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
row_scalar_mult.exit:5 %r_V_1 = mul i48 %sext_ln1118, i48 %sext_ln1115

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="410" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
row_scalar_mult.exit:6 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="411" st_id="77" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
row_scalar_mult.exit:11 %r_V_3 = mul i48 %sext_ln1118_1, i48 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="412" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
row_scalar_mult.exit:12 %trunc_ln708_1 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_3, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="413" st_id="77" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
row_scalar_mult.exit:17 %r_V_5 = mul i48 %sext_ln1118_2, i48 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="414" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
row_scalar_mult.exit:18 %trunc_ln708_2 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_5, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="415" st_id="77" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
row_scalar_mult.exit:23 %r_V_7 = mul i48 %sext_ln1118_3, i48 %sext_ln1115_3

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="416" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
row_scalar_mult.exit:24 %trunc_ln708_3 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_7, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="417" st_id="77" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
row_scalar_mult.exit:29 %r_V_9 = mul i48 %sext_ln1118_4, i48 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="418" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
row_scalar_mult.exit:30 %trunc_ln708_4 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_9, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="419" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
row_scalar_mult.exit:31 %extracted_row_data_M_elems_V_6 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i32.i32.i32.i32, i32 %trunc_ln708_4, i32 %trunc_ln708_3, i32 %trunc_ln708_2, i32 %trunc_ln708_1, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="extracted_row_data_M_elems_V_6"/></StgValue>
</operation>

<operation id="420" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="160">
<![CDATA[
row_scalar_mult.exit:32 %trunc_ln703 = trunc i160 %buffer_row_data_M_elems_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="421" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
row_scalar_mult.exit:33 %add_ln703 = add i32 %trunc_ln, i32 %trunc_ln703

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="422" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
row_scalar_mult.exit:34 %tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %buffer_row_data_M_elems_V_2, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="423" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
row_scalar_mult.exit:35 %add_ln703_1 = add i32 %trunc_ln708_1, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="424" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
row_scalar_mult.exit:36 %tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %buffer_row_data_M_elems_V_2, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="425" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
row_scalar_mult.exit:37 %add_ln703_2 = add i32 %trunc_ln708_2, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="426" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
row_scalar_mult.exit:38 %tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %buffer_row_data_M_elems_V_2, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="427" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
row_scalar_mult.exit:39 %add_ln703_3 = add i32 %trunc_ln708_3, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="428" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
row_scalar_mult.exit:40 %tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %buffer_row_data_M_elems_V_2, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="429" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
row_scalar_mult.exit:41 %add_ln703_4 = add i32 %trunc_ln708_4, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="430" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
row_scalar_mult.exit:42 %buffer_row_data_M_elems_V_5 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i32.i32.i32.i32, i32 %add_ln703_4, i32 %add_ln703_3, i32 %add_ln703_2, i32 %add_ln703_1, i32 %add_ln703

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_V_5"/></StgValue>
</operation>

<operation id="431" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="160" op_1_bw="160" op_2_bw="0" op_3_bw="0">
<![CDATA[
row_scalar_mult.exit:43 %store_ln129 = store i160 %extracted_row_data_M_elems_V_6, i160 %extracted_row_data_M_elems_V_1

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="432" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
row_scalar_mult.exit:44 %br_ln129 = br void %_Z15extract_element7csr_t_1iiR8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="433" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z15extract_element7csr_t_1iiR8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit._crit_edge:1 %store_ln36 = store i32 %extracted_scalar_V_5, i32 %extracted_scalar_V

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="434" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="160" op_0_bw="160" op_1_bw="0" op_2_bw="160" op_3_bw="0">
<![CDATA[
_Z15extract_element7csr_t_1iiR8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit._crit_edge:0 %buffer_row_data_M_elems_V_3 = phi i160 %buffer_row_data_M_elems_V_2, void %_Z15extract_element7csr_t_1iiR8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i160 %buffer_row_data_M_elems_V_5, void %row_scalar_mult.exit

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_V_3"/></StgValue>
</operation>

<operation id="435" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
_Z15extract_element7csr_t_1iiR8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit._crit_edge:2 %br_ln0 = br void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="436" st_id="80" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1 %start_idx_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %z_rowptr_addr, i32 1

]]></Node>
<StgValue><ssdm name="start_idx_req"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="437" st_id="81" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1 %start_idx_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %z_rowptr_addr, i32 1

]]></Node>
<StgValue><ssdm name="start_idx_req"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="438" st_id="82" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1 %start_idx_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %z_rowptr_addr, i32 1

]]></Node>
<StgValue><ssdm name="start_idx_req"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="439" st_id="83" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1 %start_idx_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %z_rowptr_addr, i32 1

]]></Node>
<StgValue><ssdm name="start_idx_req"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="440" st_id="84" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1 %start_idx_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %z_rowptr_addr, i32 1

]]></Node>
<StgValue><ssdm name="start_idx_req"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="441" st_id="85" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1 %start_idx_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %z_rowptr_addr, i32 1

]]></Node>
<StgValue><ssdm name="start_idx_req"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="442" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %start_idx = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %z_rowptr_addr

]]></Node>
<StgValue><ssdm name="start_idx"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="443" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln67 = br void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="444" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:0 %i_4 = phi i3 %add_ln67, void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split._crit_edge, i3 0, void

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="445" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:2 %add_ln67 = add i3 %i_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="446" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:4 %icmp_ln67 = icmp_eq  i3 %i_4, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="447" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:6 %br_ln67 = br i1 %icmp_ln67, void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split, void %_Z10append_rowP9csr_out_tRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEEi.exit

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="448" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:1 %tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i_4, i5 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="449" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:2 %empty_60 = or i8 %tmp_1, i8 31

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="450" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:3 %icmp_ln1499_2 = icmp_ugt  i8 %tmp_1, i8 %empty_60

]]></Node>
<StgValue><ssdm name="icmp_ln1499_2"/></StgValue>
</operation>

<operation id="451" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:4 %tmp = partselect i160 @llvm.part.select.i160, i160 %buffer_row_data_M_elems_V_2, i32 159, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="452" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:5 %sub_ln1499 = sub i8 %tmp_1, i8 %empty_60

]]></Node>
<StgValue><ssdm name="sub_ln1499"/></StgValue>
</operation>

<operation id="453" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:6 %sub_ln1499_1 = sub i8 159, i8 %tmp_1

]]></Node>
<StgValue><ssdm name="sub_ln1499_1"/></StgValue>
</operation>

<operation id="454" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:7 %sub_ln1499_2 = sub i8 %empty_60, i8 %tmp_1

]]></Node>
<StgValue><ssdm name="sub_ln1499_2"/></StgValue>
</operation>

<operation id="455" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:8 %select_ln1499 = select i1 %icmp_ln1499_2, i8 %sub_ln1499, i8 %sub_ln1499_2

]]></Node>
<StgValue><ssdm name="select_ln1499"/></StgValue>
</operation>

<operation id="456" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="160" op_0_bw="1" op_1_bw="160" op_2_bw="160">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:9 %select_ln1499_1 = select i1 %icmp_ln1499_2, i160 %tmp, i160 %buffer_row_data_M_elems_V_2

]]></Node>
<StgValue><ssdm name="select_ln1499_1"/></StgValue>
</operation>

<operation id="457" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:10 %select_ln1499_2 = select i1 %icmp_ln1499_2, i8 %sub_ln1499_1, i8 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln1499_2"/></StgValue>
</operation>

<operation id="458" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:11 %sub_ln1499_3 = sub i8 159, i8 %select_ln1499

]]></Node>
<StgValue><ssdm name="sub_ln1499_3"/></StgValue>
</operation>

<operation id="459" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="160" op_0_bw="8">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:12 %zext_ln1499 = zext i8 %select_ln1499_2

]]></Node>
<StgValue><ssdm name="zext_ln1499"/></StgValue>
</operation>

<operation id="460" st_id="88" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:14 %lshr_ln1499 = lshr i160 %select_ln1499_1, i160 %zext_ln1499

]]></Node>
<StgValue><ssdm name="lshr_ln1499"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="461" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="160" op_0_bw="8">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:13 %zext_ln1499_1 = zext i8 %sub_ln1499_3

]]></Node>
<StgValue><ssdm name="zext_ln1499_1"/></StgValue>
</operation>

<operation id="462" st_id="89" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:15 %lshr_ln1499_1 = lshr i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln1499_1

]]></Node>
<StgValue><ssdm name="lshr_ln1499_1"/></StgValue>
</operation>

<operation id="463" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:16 %and_ln1499 = and i160 %lshr_ln1499, i160 %lshr_ln1499_1

]]></Node>
<StgValue><ssdm name="and_ln1499"/></StgValue>
</operation>

<operation id="464" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="160">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:17 %trunc_ln1499 = trunc i160 %and_ln1499

]]></Node>
<StgValue><ssdm name="trunc_ln1499"/></StgValue>
</operation>

<operation id="465" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:18 %icmp_ln1499 = icmp_eq  i32 %trunc_ln1499, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1499"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="466" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:1 %j_2 = phi i32 %j_5, void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split._crit_edge, i32 %start_idx, void

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="467" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="468" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:5 %empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="469" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:0 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="470" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:19 %br_ln69 = br i1 %icmp_ln1499, void, void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="471" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="32">
<![CDATA[
:0 %sext_ln73 = sext i32 %j_2

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="472" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:1 %z_colind_addr = getelementptr i32 %z_colind, i64 %sext_ln73

]]></Node>
<StgValue><ssdm name="z_colind_addr"/></StgValue>
</operation>

<operation id="473" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %z_colind_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %z_colind_addr, i32 1

]]></Node>
<StgValue><ssdm name="z_colind_addr_req"/></StgValue>
</operation>

<operation id="474" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6 %z_data_addr = getelementptr i32 %z_data, i64 %sext_ln73

]]></Node>
<StgValue><ssdm name="z_data_addr"/></StgValue>
</operation>

<operation id="475" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %z_data_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %z_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="z_data_addr_req"/></StgValue>
</operation>

<operation id="476" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %j_3 = add i32 %j_2, i32 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="477" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln76 = br void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="478" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split._crit_edge:0 %j_5 = phi i32 %j_3, void, i32 %j_2, void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="479" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split._crit_edge:1 %br_ln0 = br void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="480" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="3">
<![CDATA[
:2 %zext_ln73 = zext i3 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="481" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
:4 %write_ln73 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %z_colind_addr, i32 %zext_ln73, i4 15

]]></Node>
<StgValue><ssdm name="write_ln73"/></StgValue>
</operation>

<operation id="482" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
:8 %write_ln74 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %z_data_addr, i32 %trunc_ln1499, i4 15

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="483" st_id="92" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:5 %z_colind_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_colind_addr

]]></Node>
<StgValue><ssdm name="z_colind_addr_resp"/></StgValue>
</operation>

<operation id="484" st_id="92" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:9 %z_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_data_addr

]]></Node>
<StgValue><ssdm name="z_data_addr_resp"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="485" st_id="93" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:5 %z_colind_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_colind_addr

]]></Node>
<StgValue><ssdm name="z_colind_addr_resp"/></StgValue>
</operation>

<operation id="486" st_id="93" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:9 %z_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_data_addr

]]></Node>
<StgValue><ssdm name="z_data_addr_resp"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="487" st_id="94" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:5 %z_colind_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_colind_addr

]]></Node>
<StgValue><ssdm name="z_colind_addr_resp"/></StgValue>
</operation>

<operation id="488" st_id="94" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:9 %z_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_data_addr

]]></Node>
<StgValue><ssdm name="z_data_addr_resp"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="489" st_id="95" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:5 %z_colind_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_colind_addr

]]></Node>
<StgValue><ssdm name="z_colind_addr_resp"/></StgValue>
</operation>

<operation id="490" st_id="95" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:9 %z_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_data_addr

]]></Node>
<StgValue><ssdm name="z_data_addr_resp"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="491" st_id="96" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:5 %z_colind_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_colind_addr

]]></Node>
<StgValue><ssdm name="z_colind_addr_resp"/></StgValue>
</operation>

<operation id="492" st_id="96" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:9 %z_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_data_addr

]]></Node>
<StgValue><ssdm name="z_data_addr_resp"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="493" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEEi.exit:0 %z_rowptr_addr_1 = getelementptr i32 %z_rowptr, i64 %indvars_iv_next196_cast

]]></Node>
<StgValue><ssdm name="z_rowptr_addr_1"/></StgValue>
</operation>

<operation id="494" st_id="97" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEEi.exit:1 %z_rowptr_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %z_rowptr_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="z_rowptr_addr_1_req"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="495" st_id="98" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEEi.exit:2 %write_ln79 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %z_rowptr_addr_1, i32 %j_2, i4 15

]]></Node>
<StgValue><ssdm name="write_ln79"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="496" st_id="99" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEEi.exit:3 %z_rowptr_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_rowptr_addr_1

]]></Node>
<StgValue><ssdm name="z_rowptr_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="497" st_id="100" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEEi.exit:3 %z_rowptr_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_rowptr_addr_1

]]></Node>
<StgValue><ssdm name="z_rowptr_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="498" st_id="101" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEEi.exit:3 %z_rowptr_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_rowptr_addr_1

]]></Node>
<StgValue><ssdm name="z_rowptr_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="499" st_id="102" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEEi.exit:3 %z_rowptr_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_rowptr_addr_1

]]></Node>
<StgValue><ssdm name="z_rowptr_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="500" st_id="103" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEEi.exit:3 %z_rowptr_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %z_rowptr_addr_1

]]></Node>
<StgValue><ssdm name="z_rowptr_addr_1_resp"/></StgValue>
</operation>

<operation id="501" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
_Z10append_rowP9csr_out_tRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEEi.exit:4 %br_ln69 = br void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="502" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %idx = phi i3 0, void %_Z10append_rowP9csr_out_tRN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEEi.exit, i3 %add_ln69_2, void

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="503" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln69_2 = add i3 %idx, i3 1

]]></Node>
<StgValue><ssdm name="add_ln69_2"/></StgValue>
</operation>

<operation id="504" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="505" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln69_2 = icmp_eq  i3 %idx, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln69_2"/></StgValue>
</operation>

<operation id="506" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="507" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln69 = br i1 %icmp_ln69_2, void, void %_ZN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEC2ERKS4_.exit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="508" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:1 %shl_ln71_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %idx, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln71_2"/></StgValue>
</operation>

<operation id="509" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %empty_61 = or i8 %shl_ln71_2, i8 31

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="510" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln71_2 = icmp_ugt  i8 %shl_ln71_2, i8 %empty_61

]]></Node>
<StgValue><ssdm name="icmp_ln71_2"/></StgValue>
</operation>

<operation id="511" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:4 %select_ln71_6 = select i1 %icmp_ln71_2, i8 %shl_ln71_2, i8 %empty_61

]]></Node>
<StgValue><ssdm name="select_ln71_6"/></StgValue>
</operation>

<operation id="512" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6 %sub_ln71_2 = sub i8 159, i8 %select_ln71_6

]]></Node>
<StgValue><ssdm name="sub_ln71_2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="513" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="160" op_0_bw="160" op_1_bw="0">
<![CDATA[
:0 %buffer_row_data_M_elems_V_1_load_1 = load i160 %buffer_row_data_M_elems_V_1

]]></Node>
<StgValue><ssdm name="buffer_row_data_M_elems_V_1_load_1"/></StgValue>
</operation>

<operation id="514" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:5 %select_ln71_7 = select i1 %icmp_ln71_2, i8 %empty_61, i8 %shl_ln71_2

]]></Node>
<StgValue><ssdm name="select_ln71_7"/></StgValue>
</operation>

<operation id="515" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="160" op_0_bw="8">
<![CDATA[
:7 %zext_ln71_4 = zext i8 %select_ln71_7

]]></Node>
<StgValue><ssdm name="zext_ln71_4"/></StgValue>
</operation>

<operation id="516" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="160" op_0_bw="8">
<![CDATA[
:8 %zext_ln71_5 = zext i8 %sub_ln71_2

]]></Node>
<StgValue><ssdm name="zext_ln71_5"/></StgValue>
</operation>

<operation id="517" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="160" op_0_bw="1" op_1_bw="160" op_2_bw="160">
<![CDATA[
:9 %select_ln71_8 = select i1 %icmp_ln71_2, i160 0, i160 0

]]></Node>
<StgValue><ssdm name="select_ln71_8"/></StgValue>
</operation>

<operation id="518" st_id="105" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:10 %shl_ln71_5 = shl i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln71_4

]]></Node>
<StgValue><ssdm name="shl_ln71_5"/></StgValue>
</operation>

<operation id="519" st_id="105" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:11 %lshr_ln71_2 = lshr i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln71_5

]]></Node>
<StgValue><ssdm name="lshr_ln71_2"/></StgValue>
</operation>

<operation id="520" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:12 %and_ln71_6 = and i160 %shl_ln71_5, i160 %lshr_ln71_2

]]></Node>
<StgValue><ssdm name="and_ln71_6"/></StgValue>
</operation>

<operation id="521" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:13 %xor_ln71_2 = xor i160 %and_ln71_6, i160 1461501637330902918203684832716283019655932542975

]]></Node>
<StgValue><ssdm name="xor_ln71_2"/></StgValue>
</operation>

<operation id="522" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:14 %and_ln71_7 = and i160 %buffer_row_data_M_elems_V_1_load_1, i160 %xor_ln71_2

]]></Node>
<StgValue><ssdm name="and_ln71_7"/></StgValue>
</operation>

<operation id="523" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:15 %and_ln71_8 = and i160 %select_ln71_8, i160 %and_ln71_6

]]></Node>
<StgValue><ssdm name="and_ln71_8"/></StgValue>
</operation>

<operation id="524" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:16 %or_ln71 = or i160 %and_ln71_7, i160 %and_ln71_8

]]></Node>
<StgValue><ssdm name="or_ln71"/></StgValue>
</operation>

<operation id="525" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="160" op_1_bw="160" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:17 %store_ln69 = store i160 %or_ln71, i160 %buffer_row_data_M_elems_V_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="526" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
:18 %br_ln69 = br void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="527" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
_ZN3hls6vectorI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELm5EEC2ERKS4_.exit:0 %br_ln119 = br void %vector.exit

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
