/*
 * Copyright (C) 2016 MediaTek Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
 */

#include "mtk_cpufreq_config.h"

#define NR_FREQ		16
#define ARRAY_COL_SIZE	4

/* V3 */
static unsigned int fyTbl[NR_FREQ * NR_MT_CPU_DVFS][ARRAY_COL_SIZE] = {
	/* Freq, Vproc, post_div, clk_div */
	{ 1989, 80, 1, 1 },	/* L */
	{ 1924, 76, 1, 1 },
	{ 1846, 72, 1, 1 },
	{ 1781, 68, 1, 1 },
	{ 1716, 64, 1, 1 },
	{ 1677, 61, 1, 1 },
	{ 1625, 58, 1, 1 },
	{ 1586, 56, 1, 1 },
	{ 1508, 52, 1, 1 },
	{ 1417, 48, 2, 1 },
	{ 1326, 44, 2, 1 },
	{ 1248, 40, 2, 1 },
	{ 1131, 36, 2, 1 },
	{ 1014, 32, 2, 1 },
	{ 910,  28, 2, 1 },
	{ 793,  24, 2, 1 },

	{ 1989, 80, 1, 1 },	/* B */
	{ 1924, 76, 1, 1 },
	{ 1846, 72, 1, 1 },
	{ 1781, 68, 1, 1 },
	{ 1716, 64, 1, 1 },
	{ 1677, 61, 1, 1 },
	{ 1625, 58, 1, 1 },
	{ 1586, 56, 1, 1 },
	{ 1508, 52, 1, 1 },
	{ 1417, 48, 2, 1 },
	{ 1326, 44, 2, 1 },
	{ 1248, 40, 2, 1 },
	{ 1131, 36, 2, 1 },
	{ 1014, 32, 2, 1 },
	{ 910,  28, 2, 1 },
	{ 793,  24, 2, 1 },

	{ 1196, 80, 2, 1 },	/* CCI */
	{ 1144, 76, 2, 1 },
	{ 1092, 72, 2, 1 },
	{ 1027, 68, 2, 1 },
	{ 962,  64, 2, 1 },
	{ 923,  61, 2, 1 },
	{ 871,  58, 2, 1 },
	{ 845,  56, 2, 1 },
	{ 767,  52, 2, 1 },
	{ 689,  48, 2, 2 },
	{ 624,  44, 2, 2 },
	{ 546,  40, 2, 2 },
	{ 481,  36, 2, 2 },
	{ 403,  32, 2, 2 },
	{ 338,  28, 4, 2 },
	{ 273,  24, 4, 2 },
};

/* V4 & V5_1*/
static unsigned int fy2Tbl[NR_FREQ * NR_MT_CPU_DVFS][ARRAY_COL_SIZE] = {
	/* Freq, Vproc, post_div, clk_div */
	{ 1989, 72, 1, 1 },	/* L */
	{ 1924, 68, 1, 1 },
	{ 1846, 64, 1, 1 },
	{ 1781, 60, 1, 1 },
	{ 1716, 56, 1, 1 },
	{ 1677, 53, 1, 1 },
	{ 1625, 50, 1, 1 },
	{ 1586, 48, 1, 1 },
	{ 1508, 44, 1, 1 },
	{ 1417, 40, 2, 1 },
	{ 1326, 36, 2, 1 },
	{ 1248, 32, 2, 1 },
	{ 1131, 28, 2, 1 },
	{ 1014, 24, 2, 1 },
	{ 910,  20, 2, 1 },
	{ 793,  16, 2, 1 },

	{ 1989, 77, 1, 1 },	/* B */
	{ 1924, 73, 1, 1 },
	{ 1846, 69, 1, 1 },
	{ 1781, 65, 1, 1 },
	{ 1716, 61, 1, 1 },
	{ 1677, 58, 1, 1 },
	{ 1625, 55, 1, 1 },
	{ 1586, 53, 1, 1 },
	{ 1508, 49, 1, 1 },
	{ 1417, 48, 2, 1 },
	{ 1326, 41, 2, 1 },
	{ 1248, 37, 2, 1 },
	{ 1131, 33, 2, 1 },
	{ 1014, 29, 2, 1 },
	{ 910,  25, 2, 1 },
	{ 793,  21, 2, 1 },

	{ 1196, 72, 2, 1 },	/* CCI */
	{ 1144, 68, 2, 1 },
	{ 1092, 64, 2, 1 },
	{ 1027, 60, 2, 1 },
	{ 962,  56, 2, 1 },
	{ 923,  53, 2, 1 },
	{ 871,  50, 2, 1 },
	{ 845,  48, 2, 1 },
	{ 767,  44, 2, 1 },
	{ 689,  40, 2, 2 },
	{ 624,  36, 2, 2 },
	{ 546,  32, 2, 2 },
	{ 481,  28, 2, 2 },
	{ 403,  24, 2, 2 },
	{ 338,  20, 4, 2 },
	{ 273,  16, 4, 2 },
};

/* V5_2 */
static unsigned int fy3Tbl[NR_FREQ * NR_MT_CPU_DVFS][ARRAY_COL_SIZE] = {
	/* Freq, Vproc, post_div, clk_div */
	{ 1989, 76, 1, 1 },	/* L */
	{ 1924, 72, 1, 1 },
	{ 1846, 68, 1, 1 },
	{ 1781, 64, 1, 1 },
	{ 1716, 60, 1, 1 },
	{ 1677, 57, 1, 1 },
	{ 1625, 54, 1, 1 },
	{ 1586, 52, 1, 1 },
	{ 1508, 48, 1, 1 },
	{ 1417, 44, 2, 1 },
	{ 1326, 40, 2, 1 },
	{ 1248, 35, 2, 1 },
	{ 1131, 31, 2, 1 },
	{ 1014, 26, 2, 1 },
	{ 910,  21, 2, 1 },
	{ 793,  16, 2, 1 },

	{ 1989, 80, 1, 1 },	/* B */
	{ 1924, 76, 1, 1 },
	{ 1846, 72, 1, 1 },
	{ 1781, 68, 1, 1 },
	{ 1716, 64, 1, 1 },
	{ 1677, 61, 1, 1 },
	{ 1625, 58, 1, 1 },
	{ 1586, 56, 1, 1 },
	{ 1508, 52, 1, 1 },
	{ 1417, 48, 2, 1 },
	{ 1326, 44, 2, 1 },
	{ 1248, 40, 2, 1 },
	{ 1131, 36, 2, 1 },
	{ 1014, 32, 2, 1 },
	{ 910,  28, 2, 1 },
	{ 793,  24, 2, 1 },

	{ 1196, 76, 2, 1 },	/* CCI */
	{ 1144, 72, 2, 1 },
	{ 1092, 68, 2, 1 },
	{ 1027, 64, 2, 1 },
	{ 962,  60, 2, 1 },
	{ 923,  57, 2, 1 },
	{ 871,  54, 2, 1 },
	{ 845,  52, 2, 1 },
	{ 767,  48, 2, 1 },
	{ 689,  44, 2, 2 },
	{ 624,  40, 2, 2 },
	{ 546,  35, 2, 2 },
	{ 481,  31, 2, 2 },
	{ 403,  26, 2, 2 },
	{ 338,  21, 4, 2 },
	{ 273,  16, 4, 2 },
};

/* V5_3 */
static unsigned int fy4Tbl[NR_FREQ * NR_MT_CPU_DVFS][ARRAY_COL_SIZE] = {
	/* Freq, Vproc, post_div, clk_div */
	{ 1989, 80, 1, 1 },	/* L */
	{ 1924, 76, 1, 1 },
	{ 1846, 72, 1, 1 },
	{ 1781, 68, 1, 1 },
	{ 1716, 63, 1, 1 },
	{ 1677, 61, 1, 1 },
	{ 1625, 57, 1, 1 },
	{ 1586, 55, 1, 1 },
	{ 1508, 51, 1, 1 },
	{ 1417, 48, 2, 1 },
	{ 1326, 43, 2, 1 },
	{ 1248, 38, 2, 1 },
	{ 1131, 33, 2, 1 },
	{ 1014, 27, 2, 1 },
	{ 910,  22, 2, 1 },
	{ 793,  16, 2, 1 },

	{ 1989, 84, 1, 1 },	/* B */
	{ 1924, 80, 1, 1 },
	{ 1846, 76, 1, 1 },
	{ 1781, 72, 1, 1 },
	{ 1716, 68, 1, 1 },
	{ 1677, 65, 1, 1 },
	{ 1625, 62, 1, 1 },
	{ 1586, 60, 1, 1 },
	{ 1508, 56, 1, 1 },
	{ 1417, 52, 2, 1 },
	{ 1326, 48, 2, 1 },
	{ 1248, 44, 2, 1 },
	{ 1131, 40, 2, 1 },
	{ 1014, 36, 2, 1 },
	{ 910,  32, 2, 1 },
	{ 793,  28, 2, 1 },

	{ 1196, 80, 2, 1 },	/* CCI */
	{ 1144, 76, 2, 1 },
	{ 1092, 72, 2, 1 },
	{ 1027, 68, 2, 1 },
	{ 962,  63, 2, 1 },
	{ 923,  61, 2, 1 },
	{ 871,  57, 2, 1 },
	{ 845,  55, 2, 1 },
	{ 767,  51, 2, 1 },
	{ 689,  48, 2, 2 },
	{ 624,  43, 2, 2 },
	{ 546,  38, 2, 2 },
	{ 481,  33, 2, 2 },
	{ 403,  27, 2, 2 },
	{ 338,  22, 4, 2 },
	{ 273,  16, 4, 2 },
};

/* V6 */
static unsigned int fy5Tbl[NR_FREQ * NR_MT_CPU_DVFS][ARRAY_COL_SIZE] = {
	/* Freq, Vproc, post_div, clk_div */
	{ 1807, 80, 1, 1 },	/* L */
	{ 1729, 76, 1, 1 },
	{ 1664, 72, 1, 1 },
	{ 1612, 68, 1, 1 },
	{ 1547, 64, 1, 1 },
	{ 1495, 60, 2, 1 },
	{ 1456, 57, 2, 1 },
	{ 1430, 55, 2, 1 },
	{ 1365, 51, 2, 1 },
	{ 1287, 48, 2, 1 },
	{ 1209, 43, 2, 1 },
	{ 1118, 38, 2, 1 },
	{ 1027, 32, 2, 1 },
	{ 962,  27, 2, 1 },
	{ 884,  22, 2, 1 },
	{ 793,  16, 2, 1 },

	{ 1807, 80, 1, 1 },	/* B */
	{ 1729, 76, 1, 1 },
	{ 1664, 72, 1, 1 },
	{ 1612, 69, 1, 1 },
	{ 1547, 64, 1, 1 },
	{ 1495, 60, 2, 1 },
	{ 1456, 58, 2, 1 },
	{ 1430, 56, 2, 1 },
	{ 1378, 53, 2, 1 },
	{ 1300, 48, 2, 1 },
	{ 1222, 45, 2, 1 },
	{ 1144, 41, 2, 1 },
	{ 1040, 36, 2, 1 },
	{ 962,  32, 2, 1 },
	{ 871,  28, 2, 1 },
	{ 793,  24, 2, 1 },

	{ 1079, 80, 2, 1 },	/* CCI */
	{ 1027, 76, 2, 1 },
	{ 988,  72, 2, 1 },
	{ 936,  68, 2, 1 },
	{ 884,  64, 2, 1 },
	{ 819,  60, 2, 1 },
	{ 780,  57, 2, 1 },
	{ 754,  55, 2, 1 },
	{ 689,  51, 2, 2 },
	{ 637,  48, 2, 2 },
	{ 572,  43, 2, 2 },
	{ 494,  38, 2, 2 },
	{ 429,  32, 2, 2 },
	{ 377,  27, 2, 2 },
	{ 325,  22, 4, 2 },
	{ 273,  16, 4, 2 },
};

/* V5_T */
static unsigned int fy5tTbl[NR_FREQ * NR_MT_CPU_DVFS][ARRAY_COL_SIZE] = {
	/* Freq, Vproc, post_div, clk_div */
	{ 1989, 80, 1, 1 },	/* L */
	{ 1924, 76, 1, 1 },
	{ 1846, 72, 1, 1 },
	{ 1781, 68, 1, 1 },
	{ 1716, 63, 1, 1 },
	{ 1677, 61, 1, 1 },
	{ 1625, 57, 1, 1 },
	{ 1586, 55, 1, 1 },
	{ 1508, 51, 1, 1 },
	{ 1417, 48, 2, 1 },
	{ 1326, 43, 2, 1 },
	{ 1248, 38, 2, 1 },
	{ 1131, 33, 2, 1 },
	{ 1014, 27, 2, 1 },
	{ 910,  22, 2, 1 },
	{ 793,  16, 2, 1 },

	{ 2106, 88, 1, 1 },	/* B */
	{ 1924, 80, 1, 1 },
	{ 1846, 76, 1, 1 },
	{ 1781, 72, 1, 1 },
	{ 1716, 68, 1, 1 },
	{ 1677, 65, 1, 1 },
	{ 1625, 62, 1, 1 },
	{ 1586, 60, 1, 1 },
	{ 1508, 56, 1, 1 },
	{ 1417, 52, 2, 1 },
	{ 1326, 48, 2, 1 },
	{ 1248, 44, 2, 1 },
	{ 1131, 40, 2, 1 },
	{ 1014, 36, 2, 1 },
	{ 910,  32, 2, 1 },
	{ 793,  28, 2, 1 },

	{ 1196, 80, 2, 1 },	/* CCI */
	{ 1144, 76, 2, 1 },
	{ 1092, 72, 2, 1 },
	{ 1027, 68, 2, 1 },
	{ 962,  63, 2, 1 },
	{ 923,  61, 2, 1 },
	{ 871,  57, 2, 1 },
	{ 845,  55, 2, 1 },
	{ 767,  51, 2, 1 },
	{ 689,  48, 2, 2 },
	{ 624,  43, 2, 2 },
	{ 546,  38, 2, 2 },
	{ 481,  33, 2, 2 },
	{ 403,  27, 2, 2 },
	{ 338,  22, 4, 2 },
	{ 273,  16, 4, 2 },
};

/* V5_4 */
static unsigned int fy54Tbl[NR_FREQ * NR_MT_CPU_DVFS][ARRAY_COL_SIZE] = {
	/* Freq, Vproc, post_div, clk_div */
	{ 1989, 88, 1, 1 },	/* L */
	{ 1924, 84, 1, 1 },
	{ 1846, 80, 1, 1 },
	{ 1781, 76, 1, 1 },
	{ 1716, 71, 1, 1 },
	{ 1677, 69, 1, 1 },
	{ 1625, 65, 1, 1 },
	{ 1586, 63, 1, 1 },
	{ 1508, 59, 1, 1 },
	{ 1417, 56, 2, 1 },
	{ 1326, 51, 2, 1 },
	{ 1248, 48, 2, 1 },
	{ 1131, 41, 2, 1 },
	{ 1014, 35, 2, 1 },
	{ 910,  30, 2, 1 },
	{ 793,  24, 2, 1 },

	{ 1989, 88, 1, 1 },	/* B */
	{ 1924, 84, 1, 1 },
	{ 1846, 80, 1, 1 },
	{ 1781, 76, 1, 1 },
	{ 1716, 72, 1, 1 },
	{ 1677, 69, 1, 1 },
	{ 1625, 66, 1, 1 },
	{ 1586, 64, 1, 1 },
	{ 1508, 60, 1, 1 },
	{ 1417, 56, 2, 1 },
	{ 1326, 52, 2, 1 },
	{ 1248, 48, 2, 1 },
	{ 1131, 44, 2, 1 },
	{ 1014, 40, 2, 1 },
	{ 910,  36, 2, 1 },
	{ 793,  32, 2, 1 },

	{ 1196, 88, 2, 1 },	/* CCI */
	{ 1144, 84, 2, 1 },
	{ 1092, 80, 2, 1 },
	{ 1027, 76, 2, 1 },
	{ 962,  71, 2, 1 },
	{ 923,  69, 2, 1 },
	{ 871,  65, 2, 1 },
	{ 845,  63, 2, 1 },
	{ 767,  59, 2, 1 },
	{ 689,  56, 2, 2 },
	{ 624,  51, 2, 2 },
	{ 546,  48, 2, 2 },
	{ 481,  41, 2, 2 },
	{ 403,  35, 2, 2 },
	{ 338,  30, 4, 2 },
	{ 273,  24, 4, 2 },
};

unsigned int *xrecordTbl[NUM_CPU_LEVEL] = {	/* v1.1 */
	[CPU_LEVEL_0] = &fyTbl[0][0],	/* V3 */
	[CPU_LEVEL_1] = &fy2Tbl[0][0],	/* V4 */
	[CPU_LEVEL_2] = &fy2Tbl[0][0],	/* V5_1 */
	[CPU_LEVEL_3] = &fy3Tbl[0][0],	/* V5_2 */
	[CPU_LEVEL_4] = &fy4Tbl[0][0],	/* V5_3 */
	[CPU_LEVEL_5] = &fy5Tbl[0][0],	/* V6 */
	[CPU_LEVEL_6] = &fy5tTbl[0][0],	/* V5_T */
	[CPU_LEVEL_7] = &fy54Tbl[0][0],	/* V5_4 */
};
