
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003323                       # Number of seconds simulated
sim_ticks                                  3323030466                       # Number of ticks simulated
final_tick                               574882602618                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81476                       # Simulator instruction rate (inst/s)
host_op_rate                                   111484                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 268066                       # Simulator tick rate (ticks/s)
host_mem_usage                               16880964                       # Number of bytes of host memory used
host_seconds                                 12396.33                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1381990327                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       223488                       # Number of bytes read from this memory
system.physmem.bytes_read::total               229120                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        35840                       # Number of bytes written to this memory
system.physmem.bytes_written::total             35840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1746                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1790                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             280                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  280                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1694839                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     67254274                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                68949112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1694839                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1694839                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10785336                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10785336                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10785336                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1694839                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     67254274                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               79734448                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   16                       # Number of system calls
system.switch_cpus.numCycles                  7968899                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          2858181                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2490015                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       189420                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1433124                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1380878                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           201652                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         5886                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3497737                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               15870241                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             2858181                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1582530                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3360981                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          877885                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         354613                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1719599                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         90598                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      7900576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.316646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.292263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4539595     57.46%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           600210      7.60%     65.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           294443      3.73%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           220307      2.79%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           183419      2.32%     73.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           158041      2.00%     75.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            55186      0.70%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           197177      2.50%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1652198     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7900576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.358667                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.991522                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3622227                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        331202                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3246472                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         16338                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         684332                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       314647                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2924                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       17746926                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4687                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         684332                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3773529                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          144408                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        44017                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3110247                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        144038                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       17186161                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            19                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          70955                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         60623                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     22762495                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      78271027                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     78271027                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      14914599                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          7847805                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         2185                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1182                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            366220                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      2622381                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       601111                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads         7400                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       198069                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           16158658                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         2200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          13777916                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        18003                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4667388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     12700103                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          115                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      7900576                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.743913                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.857906                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2834270     35.87%     35.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1680313     21.27%     57.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       853707     10.81%     67.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       997755     12.63%     80.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       744378      9.42%     90.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       476806      6.04%     96.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       205192      2.60%     98.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        61010      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        47145      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7900576                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           58601     72.81%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          12671     15.74%     88.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          9218     11.45%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10813796     78.49%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       109939      0.80%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc          999      0.01%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2355454     17.10%     96.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       497728      3.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       13777916                       # Type of FU issued
system.switch_cpus.iq.rate                   1.728961                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               80490                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005842                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     35554900                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     20828369                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13295135                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       13858406                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        22873                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       737600                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       158329                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         684332                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           81403                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          7293                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     16160860                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        62914                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       2622381                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       601111                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1163                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           3934                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            51                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        95865                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       111884                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       207749                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      13475736                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       2252944                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       302179                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     2                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2737663                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2017943                       # Number of branches executed
system.switch_cpus.iew.exec_stores             484719                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.691041                       # Inst execution rate
system.switch_cpus.iew.wb_sent               13320633                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              13295135                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           8005027                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          19741482                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.668378                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.405493                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     11377306                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      4783644                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2085                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       187653                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7216244                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.576624                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.289751                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3376636     46.79%     46.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1535476     21.28%     68.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       836958     11.60%     79.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       305807      4.24%     83.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       262644      3.64%     87.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       117111      1.62%     89.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       280693      3.89%     93.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        77148      1.07%     94.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       423771      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7216244                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       11377306                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2327553                       # Number of memory references committed
system.switch_cpus.commit.loads               1884774                       # Number of loads committed
system.switch_cpus.commit.membars                1030                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1779483                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           9936986                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       155199                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        423771                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             22953215                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            33007176                       # The number of ROB writes
system.switch_cpus.timesIdled                    3559                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   68323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              11377306                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.796890                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.796890                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.254878                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.254878                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         62383165                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17453285                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18296670                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2078                       # number of misc regfile writes
system.l2.replacements                           1788                       # number of replacements
system.l2.tagsinuse                       4094.801276                       # Cycle average of tags in use
system.l2.total_refs                           170060                       # Total number of references to valid blocks.
system.l2.sampled_refs                           5882                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.911935                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            73.571706                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      39.118661                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     887.222194                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3094.888714                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.017962                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.009550                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.216607                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.755588                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999707                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         3873                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3877                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              998                       # number of Writeback hits
system.l2.Writeback_hits::total                   998                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           46                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    46                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          3919                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3923                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         3919                       # number of overall hits
system.l2.overall_hits::total                    3923                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1746                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1790                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1746                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1790                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1746                       # number of overall misses
system.l2.overall_misses::total                  1790                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2523635                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     70117206                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        72640841                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2523635                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     70117206                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         72640841                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2523635                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     70117206                       # number of overall miss cycles
system.l2.overall_miss_latency::total        72640841                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           48                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5619                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5667                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          998                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               998                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           46                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                46                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5665                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5713                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5665                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5713                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.916667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.310731                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.315864                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.916667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.308208                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.313320                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.916667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.308208                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.313320                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 57355.340909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 40158.766323                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 40581.475419                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 57355.340909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 40158.766323                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 40581.475419                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 57355.340909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 40158.766323                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 40581.475419                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  280                       # number of writebacks
system.l2.writebacks::total                       280                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1746                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1790                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1790                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1790                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      2269421                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     59970874                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     62240295                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      2269421                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     59970874                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     62240295                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      2269421                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     59970874                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     62240295                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.310731                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.315864                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.916667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.308208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.313320                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.916667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.308208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.313320                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 51577.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 34347.579611                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 34771.114525                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 51577.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 34347.579611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 34771.114525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 51577.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 34347.579611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 34771.114525                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.tagsinuse                557.492718                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001752459                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    566                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1769880.669611                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    43.081501                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst     514.411217                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.069041                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.824377                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.893418                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1719540                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1719540                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1719540                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1719540                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1719540                       # number of overall hits
system.cpu.icache.overall_hits::total         1719540                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           59                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           59                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           59                       # number of overall misses
system.cpu.icache.overall_misses::total            59                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3520524                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3520524                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3520524                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3520524                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3520524                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3520524                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1719599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1719599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1719599                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1719599                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1719599                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1719599                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 59669.898305                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59669.898305                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 59669.898305                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59669.898305                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 59669.898305                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59669.898305                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           48                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2974200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2974200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2974200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2974200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2974200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2974200                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 61962.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61962.500000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 61962.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61962.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 61962.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61962.500000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5665                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                223025002                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5921                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               37666.779598                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   201.479372                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      54.520628                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.787029                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.212971                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      2050165                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2050165                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       440428                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         440428                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1132                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1132                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1039                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1039                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      2490593                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2490593                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      2490593                       # number of overall hits
system.cpu.dcache.overall_hits::total         2490593                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        17510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17510                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          136                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        17646                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          17646                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        17646                       # number of overall misses
system.cpu.dcache.overall_misses::total         17646                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    598579014                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    598579014                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      4902786                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4902786                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    603481800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    603481800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    603481800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    603481800                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      2067675                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2067675                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       440564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       440564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1039                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1039                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      2508239                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2508239                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      2508239                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2508239                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.008468                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008468                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000309                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000309                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007035                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007035                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007035                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007035                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 34184.980811                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34184.980811                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 36049.897059                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36049.897059                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 34199.353961                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34199.353961                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 34199.353961                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34199.353961                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          998                       # number of writebacks
system.cpu.dcache.writebacks::total               998                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        11891                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11891                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           90                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        11981                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11981                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        11981                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11981                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5619                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5619                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           46                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5665                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5665                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    105081027                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    105081027                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1164581                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1164581                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    106245608                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    106245608                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    106245608                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    106245608                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002259                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002259                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002259                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002259                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 18701.019221                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18701.019221                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 25316.978261                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25316.978261                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 18754.741041                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18754.741041                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 18754.741041                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18754.741041                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
