library IEEE;
use IEEE.std_logic_1164.all;
entity Divider is
	Port(
		A, B : in std_logic_vector(31 downto 0);
		quotient, residue : out std_logic_vector(31 downto 0);
		