# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 379 \
    name add8_6372_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_6372_out \
    op interface \
    ports { add8_6372_out { O 32 vector } add8_6372_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 380 \
    name add8_6271_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_6271_out \
    op interface \
    ports { add8_6271_out { O 32 vector } add8_6271_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 381 \
    name add8_6170_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_6170_out \
    op interface \
    ports { add8_6170_out { O 32 vector } add8_6170_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 382 \
    name add8_6069_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_6069_out \
    op interface \
    ports { add8_6069_out { O 32 vector } add8_6069_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 383 \
    name add8_5968_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_5968_out \
    op interface \
    ports { add8_5968_out { O 32 vector } add8_5968_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 384 \
    name add8_5867_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_5867_out \
    op interface \
    ports { add8_5867_out { O 32 vector } add8_5867_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 385 \
    name add8_5766_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_5766_out \
    op interface \
    ports { add8_5766_out { O 32 vector } add8_5766_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 386 \
    name add8_5665_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_5665_out \
    op interface \
    ports { add8_5665_out { O 32 vector } add8_5665_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 387 \
    name add8_5564_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_5564_out \
    op interface \
    ports { add8_5564_out { O 32 vector } add8_5564_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 388 \
    name add8_5463_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_5463_out \
    op interface \
    ports { add8_5463_out { O 32 vector } add8_5463_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 389 \
    name add8_5362_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_5362_out \
    op interface \
    ports { add8_5362_out { O 32 vector } add8_5362_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 390 \
    name add8_5261_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_5261_out \
    op interface \
    ports { add8_5261_out { O 32 vector } add8_5261_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 391 \
    name add8_5160_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_5160_out \
    op interface \
    ports { add8_5160_out { O 32 vector } add8_5160_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 392 \
    name add8_5059_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_5059_out \
    op interface \
    ports { add8_5059_out { O 32 vector } add8_5059_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 393 \
    name add8_4958_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_4958_out \
    op interface \
    ports { add8_4958_out { O 32 vector } add8_4958_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 394 \
    name add8_4857_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_4857_out \
    op interface \
    ports { add8_4857_out { O 32 vector } add8_4857_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 395 \
    name add8_4756_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_4756_out \
    op interface \
    ports { add8_4756_out { O 32 vector } add8_4756_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 396 \
    name add8_4655_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_4655_out \
    op interface \
    ports { add8_4655_out { O 32 vector } add8_4655_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 397 \
    name add8_4554_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_4554_out \
    op interface \
    ports { add8_4554_out { O 32 vector } add8_4554_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 398 \
    name add8_4453_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_4453_out \
    op interface \
    ports { add8_4453_out { O 32 vector } add8_4453_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 399 \
    name add8_4352_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_4352_out \
    op interface \
    ports { add8_4352_out { O 32 vector } add8_4352_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 400 \
    name add8_4251_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_4251_out \
    op interface \
    ports { add8_4251_out { O 32 vector } add8_4251_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 401 \
    name add8_4150_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_4150_out \
    op interface \
    ports { add8_4150_out { O 32 vector } add8_4150_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 402 \
    name add8_4049_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_4049_out \
    op interface \
    ports { add8_4049_out { O 32 vector } add8_4049_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 403 \
    name add8_3948_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_3948_out \
    op interface \
    ports { add8_3948_out { O 32 vector } add8_3948_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 404 \
    name add8_3847_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_3847_out \
    op interface \
    ports { add8_3847_out { O 32 vector } add8_3847_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 405 \
    name add8_3746_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_3746_out \
    op interface \
    ports { add8_3746_out { O 32 vector } add8_3746_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 406 \
    name add8_3645_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_3645_out \
    op interface \
    ports { add8_3645_out { O 32 vector } add8_3645_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 407 \
    name add8_3544_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_3544_out \
    op interface \
    ports { add8_3544_out { O 32 vector } add8_3544_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 408 \
    name add8_3443_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_3443_out \
    op interface \
    ports { add8_3443_out { O 32 vector } add8_3443_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 409 \
    name add8_3342_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_3342_out \
    op interface \
    ports { add8_3342_out { O 32 vector } add8_3342_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 410 \
    name add8_3241_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_3241_out \
    op interface \
    ports { add8_3241_out { O 32 vector } add8_3241_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 411 \
    name add8_3140_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_3140_out \
    op interface \
    ports { add8_3140_out { O 32 vector } add8_3140_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 412 \
    name add8_3039_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_3039_out \
    op interface \
    ports { add8_3039_out { O 32 vector } add8_3039_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 413 \
    name add8_2938_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_2938_out \
    op interface \
    ports { add8_2938_out { O 32 vector } add8_2938_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 414 \
    name add8_2837_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_2837_out \
    op interface \
    ports { add8_2837_out { O 32 vector } add8_2837_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 415 \
    name add8_2736_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_2736_out \
    op interface \
    ports { add8_2736_out { O 32 vector } add8_2736_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 416 \
    name add8_2635_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_2635_out \
    op interface \
    ports { add8_2635_out { O 32 vector } add8_2635_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 417 \
    name add8_2534_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_2534_out \
    op interface \
    ports { add8_2534_out { O 32 vector } add8_2534_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 418 \
    name add8_2433_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_2433_out \
    op interface \
    ports { add8_2433_out { O 32 vector } add8_2433_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 419 \
    name add8_2332_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_2332_out \
    op interface \
    ports { add8_2332_out { O 32 vector } add8_2332_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 420 \
    name add8_2231_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_2231_out \
    op interface \
    ports { add8_2231_out { O 32 vector } add8_2231_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 421 \
    name add8_2130_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_2130_out \
    op interface \
    ports { add8_2130_out { O 32 vector } add8_2130_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 422 \
    name add8_2029_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_2029_out \
    op interface \
    ports { add8_2029_out { O 32 vector } add8_2029_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 423 \
    name add8_1928_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_1928_out \
    op interface \
    ports { add8_1928_out { O 32 vector } add8_1928_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 424 \
    name add8_1827_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_1827_out \
    op interface \
    ports { add8_1827_out { O 32 vector } add8_1827_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 425 \
    name add8_1726_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_1726_out \
    op interface \
    ports { add8_1726_out { O 32 vector } add8_1726_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 426 \
    name add8_1625_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_1625_out \
    op interface \
    ports { add8_1625_out { O 32 vector } add8_1625_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 427 \
    name add8_1524_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_1524_out \
    op interface \
    ports { add8_1524_out { O 32 vector } add8_1524_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 428 \
    name add8_1423_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_1423_out \
    op interface \
    ports { add8_1423_out { O 32 vector } add8_1423_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 429 \
    name add8_1322_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_1322_out \
    op interface \
    ports { add8_1322_out { O 32 vector } add8_1322_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 430 \
    name add8_1221_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_1221_out \
    op interface \
    ports { add8_1221_out { O 32 vector } add8_1221_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 431 \
    name add8_1120_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_1120_out \
    op interface \
    ports { add8_1120_out { O 32 vector } add8_1120_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 432 \
    name add8_1019_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_1019_out \
    op interface \
    ports { add8_1019_out { O 32 vector } add8_1019_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 433 \
    name add8_918_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_918_out \
    op interface \
    ports { add8_918_out { O 32 vector } add8_918_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 434 \
    name add8_817_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_817_out \
    op interface \
    ports { add8_817_out { O 32 vector } add8_817_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 435 \
    name add8_716_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_716_out \
    op interface \
    ports { add8_716_out { O 32 vector } add8_716_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 436 \
    name add8_615_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_615_out \
    op interface \
    ports { add8_615_out { O 32 vector } add8_615_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name add8_514_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_514_out \
    op interface \
    ports { add8_514_out { O 32 vector } add8_514_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 438 \
    name add8_413_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_413_out \
    op interface \
    ports { add8_413_out { O 32 vector } add8_413_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 439 \
    name add8_312_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_312_out \
    op interface \
    ports { add8_312_out { O 32 vector } add8_312_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 440 \
    name add8_211_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_211_out \
    op interface \
    ports { add8_211_out { O 32 vector } add8_211_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 441 \
    name add8_110_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add8_110_out \
    op interface \
    ports { add8_110_out { O 32 vector } add8_110_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 442 \
    name p_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out \
    op interface \
    ports { p_out { O 32 vector } p_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName activation_accelerator_flow_control_loop_pipe_sequential_init_U
set CompName activation_accelerator_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix activation_accelerator_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


