INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wingk/Desktop/Vivado/project_5/project_5.srcs/sources_1/new/dec3x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec3x8
WARNING: [VRFC 10-3676] redeclaration of ansi port 'd' is not allowed [C:/Users/wingk/Desktop/Vivado/project_5/project_5.srcs/sources_1/new/dec3x8.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wingk/Desktop/Vivado/project_5/project_5.srcs/sim_1/new/dec3x8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec3x8_tb
