<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="34" />
   <export preferredWidth="591" />
   <name preferredWidth="391" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions,Library/Basic Functions/On Chip Memory,Library,Project" />
 <window width="3872" height="2092" x="-16" y="-16" />
 <hdlexample language="VERILOG" />
</preferences>
