Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jul 11 01:17:33 2018
| Host         : DESKTOP-SMO2J89 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pwm_vardisp3_arty_timing_summary_routed.rpt -pb pwm_vardisp3_arty_timing_summary_routed.pb -rpx pwm_vardisp3_arty_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_vardisp3_arty
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.116        0.000                      0                   57        0.230        0.000                      0                   57        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.116        0.000                      0                   57        0.230        0.000                      0                   57        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.116ns  (required time - arrival time)
  Source:                 dcval_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sseg_cntrl/seg_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.766ns (26.921%)  route 2.079ns (73.079%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.623     4.540    clk100mhz_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  dcval_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518     5.058 r  dcval_reg_reg[2]/Q
                         net (fo=18, routed)          1.242     6.300    disp/sseg_cntrl/Q[2]
    SLICE_X3Y18          LUT4 (Prop_lut4_I3_O)        0.124     6.424 f  disp/sseg_cntrl/seg_data_reg[2]_i_3/O
                         net (fo=2, routed)           0.838     7.262    disp/sseg_cntrl/seg_data_reg[2]_i_3_n_0
    SLICE_X3Y19          LUT5 (Prop_lut5_I1_O)        0.124     7.386 r  disp/sseg_cntrl/seg_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.386    disp/sseg_cntrl/seg_data_next[0]
    SLICE_X3Y19          FDRE                                         r  disp/sseg_cntrl/seg_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.508    14.276    disp/sseg_cntrl/clk100mhz_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  disp/sseg_cntrl/seg_data_reg_reg[0]/C
                         clock pessimism              0.230    14.505    
                         clock uncertainty           -0.035    14.470    
    SLICE_X3Y19          FDRE (Setup_fdre_C_D)        0.032    14.502    disp/sseg_cntrl/seg_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                  7.116    

Slack (MET) :             7.180ns  (required time - arrival time)
  Source:                 dcval_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sseg_cntrl/seg_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.766ns (27.551%)  route 2.014ns (72.449%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.623     4.540    clk100mhz_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  dcval_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518     5.058 f  dcval_reg_reg[2]/Q
                         net (fo=18, routed)          1.242     6.300    disp/sseg_cntrl/Q[2]
    SLICE_X3Y18          LUT4 (Prop_lut4_I3_O)        0.124     6.424 r  disp/sseg_cntrl/seg_data_reg[2]_i_3/O
                         net (fo=2, routed)           0.773     7.197    disp/sseg_cntrl/seg_data_reg[2]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124     7.321 r  disp/sseg_cntrl/seg_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.321    disp/sseg_cntrl/seg_data_next[2]
    SLICE_X3Y19          FDRE                                         r  disp/sseg_cntrl/seg_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.508    14.276    disp/sseg_cntrl/clk100mhz_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  disp/sseg_cntrl/seg_data_reg_reg[2]/C
                         clock pessimism              0.230    14.505    
                         clock uncertainty           -0.035    14.470    
    SLICE_X3Y19          FDRE (Setup_fdre_C_D)        0.031    14.501    disp/sseg_cntrl/seg_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  7.180    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 dcval_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sseg_cntrl/seg_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.996ns (37.141%)  route 1.686ns (62.859%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.623     4.540    clk100mhz_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  dcval_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518     5.058 r  dcval_reg_reg[3]/Q
                         net (fo=19, routed)          1.054     6.113    disp/sseg_cntrl/Q[3]
    SLICE_X4Y19          LUT5 (Prop_lut5_I3_O)        0.152     6.265 r  disp/sseg_cntrl/seg_data_reg[3]_i_3/O
                         net (fo=4, routed)           0.631     6.896    disp/sseg_cntrl/seg_data_reg[3]_i_3_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.326     7.222 r  disp/sseg_cntrl/seg_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.222    disp/sseg_cntrl/seg_data_next[1]
    SLICE_X3Y18          FDRE                                         r  disp/sseg_cntrl/seg_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.509    14.277    disp/sseg_cntrl/clk100mhz_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  disp/sseg_cntrl/seg_data_reg_reg[1]/C
                         clock pessimism              0.230    14.506    
                         clock uncertainty           -0.035    14.471    
    SLICE_X3Y18          FDRE (Setup_fdre_C_D)        0.032    14.503    disp/sseg_cntrl/seg_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                  7.281    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 dcval_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sseg_cntrl/seg_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.996ns (37.318%)  route 1.673ns (62.682%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.623     4.540    clk100mhz_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  dcval_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518     5.058 r  dcval_reg_reg[2]/Q
                         net (fo=18, routed)          1.240     6.298    disp/sseg_cntrl/Q[2]
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.152     6.450 r  disp/sseg_cntrl/seg_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.433     6.883    disp/sseg_cntrl/seg_data_reg[3]_i_2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.326     7.209 r  disp/sseg_cntrl/seg_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.209    disp/sseg_cntrl/seg_data_next[3]
    SLICE_X3Y18          FDRE                                         r  disp/sseg_cntrl/seg_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.509    14.277    disp/sseg_cntrl/clk100mhz_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  disp/sseg_cntrl/seg_data_reg_reg[3]/C
                         clock pessimism              0.230    14.506    
                         clock uncertainty           -0.035    14.471    
    SLICE_X3Y18          FDRE (Setup_fdre_C_D)        0.031    14.502    disp/sseg_cntrl/seg_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.442ns  (required time - arrival time)
  Source:                 dcval_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0/pwm_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.766ns (30.413%)  route 1.753ns (69.587%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.623     4.540    clk100mhz_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  dcval_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518     5.058 r  dcval_reg_reg[2]/Q
                         net (fo=18, routed)          1.040     6.098    pwm0/Q[2]
    SLICE_X3Y20          LUT6 (Prop_lut6_I4_O)        0.124     6.222 r  pwm0/pwm_reg_i_4/O
                         net (fo=1, routed)           0.713     6.935    pwm0/pwm_reg_i_4_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I2_O)        0.124     7.059 r  pwm0/pwm_reg_i_1/O
                         net (fo=1, routed)           0.000     7.059    pwm0/pwm_next
    SLICE_X1Y20          FDRE                                         r  pwm0/pwm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.508    14.276    pwm0/clk100mhz_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  pwm0/pwm_reg_reg/C
                         clock pessimism              0.230    14.505    
                         clock uncertainty           -0.035    14.470    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.031    14.501    pwm0/pwm_reg_reg
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  7.442    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 dcval_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sseg_cntrl/seg_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.766ns (32.210%)  route 1.612ns (67.790%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.540ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.623     4.540    clk100mhz_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  dcval_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518     5.058 f  dcval_reg_reg[0]/Q
                         net (fo=9, routed)           0.972     6.030    disp/sseg_cntrl/Q[0]
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.154 r  disp/sseg_cntrl/seg_data_reg[6]_i_2/O
                         net (fo=1, routed)           0.640     6.794    disp/sseg_cntrl/seg_data_reg[6]_i_2_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I5_O)        0.124     6.918 r  disp/sseg_cntrl/seg_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.918    disp/sseg_cntrl/seg_data_next[6]
    SLICE_X4Y19          FDRE                                         r  disp/sseg_cntrl/seg_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.506    14.274    disp/sseg_cntrl/clk100mhz_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  disp/sseg_cntrl/seg_data_reg_reg[6]/C
                         clock pessimism              0.243    14.516    
                         clock uncertainty           -0.035    14.481    
    SLICE_X4Y19          FDRE (Setup_fdre_C_D)        0.031    14.512    disp/sseg_cntrl/seg_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 pwm0/cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0/cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.704ns (29.761%)  route 1.662ns (70.239%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.625     4.542    pwm0/clk100mhz_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  pwm0/cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     4.998 r  pwm0/cntr_reg_reg[3]/Q
                         net (fo=6, routed)           1.259     6.257    pwm0/p_0_in[2]
    SLICE_X0Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.381 r  pwm0/cntr_reg[7]_i_2/O
                         net (fo=2, routed)           0.403     6.784    pwm0/cntr_reg[7]_i_2_n_0
    SLICE_X1Y20          LUT2 (Prop_lut2_I1_O)        0.124     6.908 r  pwm0/cntr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.908    pwm0/plusOp[6]
    SLICE_X1Y20          FDRE                                         r  pwm0/cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.508    14.276    pwm0/clk100mhz_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  pwm0/cntr_reg_reg[6]/C
                         clock pessimism              0.245    14.520    
                         clock uncertainty           -0.035    14.485    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.029    14.514    pwm0/cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.619ns  (required time - arrival time)
  Source:                 disp/sseg_cntrl/cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sseg_cntrl/cntr_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 1.849ns (76.210%)  route 0.577ns (23.790%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.544ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.627     4.544    disp/sseg_cntrl/clk100mhz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  disp/sseg_cntrl/cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.062 r  disp/sseg_cntrl/cntr_reg_reg[1]/Q
                         net (fo=1, routed)           0.577     5.639    disp/sseg_cntrl/cntr_reg_reg_n_0_[1]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.296 r  disp/sseg_cntrl/cntr_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.296    disp/sseg_cntrl/cntr_reg_reg[0]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.413 r  disp/sseg_cntrl/cntr_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.413    disp/sseg_cntrl/cntr_reg_reg[4]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.530 r  disp/sseg_cntrl/cntr_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.530    disp/sseg_cntrl/cntr_reg_reg[8]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.647 r  disp/sseg_cntrl/cntr_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.647    disp/sseg_cntrl/cntr_reg_reg[12]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.970 r  disp/sseg_cntrl/cntr_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.970    disp/sseg_cntrl/cntr_reg_reg[16]_i_1_n_6
    SLICE_X2Y22          FDRE                                         r  disp/sseg_cntrl/cntr_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.505    14.273    disp/sseg_cntrl/clk100mhz_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  disp/sseg_cntrl/cntr_reg_reg[17]/C
                         clock pessimism              0.244    14.516    
                         clock uncertainty           -0.035    14.481    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.109    14.590    disp/sseg_cntrl/cntr_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  7.619    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 disp/sseg_cntrl/cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sseg_cntrl/cntr_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 1.841ns (76.132%)  route 0.577ns (23.868%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.544ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.627     4.544    disp/sseg_cntrl/clk100mhz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  disp/sseg_cntrl/cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.062 r  disp/sseg_cntrl/cntr_reg_reg[1]/Q
                         net (fo=1, routed)           0.577     5.639    disp/sseg_cntrl/cntr_reg_reg_n_0_[1]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.296 r  disp/sseg_cntrl/cntr_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.296    disp/sseg_cntrl/cntr_reg_reg[0]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.413 r  disp/sseg_cntrl/cntr_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.413    disp/sseg_cntrl/cntr_reg_reg[4]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.530 r  disp/sseg_cntrl/cntr_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.530    disp/sseg_cntrl/cntr_reg_reg[8]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.647 r  disp/sseg_cntrl/cntr_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.647    disp/sseg_cntrl/cntr_reg_reg[12]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.962 r  disp/sseg_cntrl/cntr_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.962    disp/sseg_cntrl/cntr_reg_reg[16]_i_1_n_4
    SLICE_X2Y22          FDRE                                         r  disp/sseg_cntrl/cntr_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.505    14.273    disp/sseg_cntrl/clk100mhz_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  disp/sseg_cntrl/cntr_reg_reg[19]/C
                         clock pessimism              0.244    14.516    
                         clock uncertainty           -0.035    14.481    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.109    14.590    disp/sseg_cntrl/cntr_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 pwm0/cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0/cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.698ns (29.582%)  route 1.662ns (70.418%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.625     4.542    pwm0/clk100mhz_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  pwm0/cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     4.998 r  pwm0/cntr_reg_reg[3]/Q
                         net (fo=6, routed)           1.259     6.257    pwm0/p_0_in[2]
    SLICE_X0Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.381 r  pwm0/cntr_reg[7]_i_2/O
                         net (fo=2, routed)           0.403     6.784    pwm0/cntr_reg[7]_i_2_n_0
    SLICE_X1Y20          LUT3 (Prop_lut3_I1_O)        0.118     6.902 r  pwm0/cntr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     6.902    pwm0/plusOp[7]
    SLICE_X1Y20          FDRE                                         r  pwm0/cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.508    14.276    pwm0/clk100mhz_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  pwm0/cntr_reg_reg[7]/C
                         clock pessimism              0.245    14.520    
                         clock uncertainty           -0.035    14.485    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.075    14.560    pwm0/cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                  7.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 FSM_sequential_dc_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dcval_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.256ns (67.824%)  route 0.121ns (32.176%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.585     1.561    clk100mhz_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  FSM_sequential_dc_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  FSM_sequential_dc_state_reg_reg[1]/Q
                         net (fo=5, routed)           0.121     1.824    dc_state_reg[1]
    SLICE_X6Y19          LUT3 (Prop_lut3_I1_O)        0.045     1.869 r  dcval_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     1.869    dcval_reg[3]_i_7_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.939 r  dcval_reg_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.939    dcval_next__0[0]
    SLICE_X6Y19          FDRE                                         r  dcval_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.854     1.917    clk100mhz_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  dcval_reg_reg[0]/C
                         clock pessimism             -0.343     1.574    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.134     1.708    dcval_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 FSM_onehot_ta_plus_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_dc_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.738%)  route 0.130ns (38.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.583     1.559    clk100mhz_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  FSM_onehot_ta_plus_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.723 r  FSM_onehot_ta_plus_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.130     1.853    ta_plus_pulse
    SLICE_X7Y19          LUT3 (Prop_lut3_I2_O)        0.045     1.898 r  FSM_sequential_dc_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    FSM_sequential_dc_state_reg[0]_i_1_n_0
    SLICE_X7Y19          FDRE                                         r  FSM_sequential_dc_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.854     1.917    clk100mhz_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  FSM_sequential_dc_state_reg_reg[0]/C
                         clock pessimism             -0.342     1.575    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.092     1.667    FSM_sequential_dc_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 FSM_onehot_ta_plus_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_dc_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.556%)  route 0.131ns (38.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.583     1.559    clk100mhz_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  FSM_onehot_ta_plus_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.723 f  FSM_onehot_ta_plus_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.131     1.854    ta_plus_pulse
    SLICE_X7Y19          LUT4 (Prop_lut4_I3_O)        0.045     1.899 r  FSM_sequential_dc_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    FSM_sequential_dc_state_reg[1]_i_1_n_0
    SLICE_X7Y19          FDRE                                         r  FSM_sequential_dc_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.854     1.917    clk100mhz_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  FSM_sequential_dc_state_reg_reg[1]/C
                         clock pessimism             -0.342     1.575    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.091     1.666    FSM_sequential_dc_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp/sseg_cntrl/cntr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sseg_cntrl/cntr_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.585     1.561    disp/sseg_cntrl/clk100mhz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  disp/sseg_cntrl/cntr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  disp/sseg_cntrl/cntr_reg_reg[14]/Q
                         net (fo=1, routed)           0.114     1.840    disp/sseg_cntrl/cntr_reg_reg_n_0_[14]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.950 r  disp/sseg_cntrl/cntr_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.950    disp/sseg_cntrl/cntr_reg_reg[12]_i_1_n_5
    SLICE_X2Y21          FDRE                                         r  disp/sseg_cntrl/cntr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.854     1.917    disp/sseg_cntrl/clk100mhz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  disp/sseg_cntrl/cntr_reg_reg[14]/C
                         clock pessimism             -0.356     1.561    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.134     1.695    disp/sseg_cntrl/cntr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp/sseg_cntrl/cntr_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sseg_cntrl/cntr_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.585     1.561    disp/sseg_cntrl/clk100mhz_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  disp/sseg_cntrl/cntr_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  disp/sseg_cntrl/cntr_reg_reg[18]/Q
                         net (fo=1, routed)           0.114     1.840    disp/sseg_cntrl/cntr_reg_reg_n_0_[18]
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.950 r  disp/sseg_cntrl/cntr_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.950    disp/sseg_cntrl/cntr_reg_reg[16]_i_1_n_5
    SLICE_X2Y22          FDRE                                         r  disp/sseg_cntrl/cntr_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.853     1.916    disp/sseg_cntrl/clk100mhz_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  disp/sseg_cntrl/cntr_reg_reg[18]/C
                         clock pessimism             -0.355     1.561    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.134     1.695    disp/sseg_cntrl/cntr_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp/sseg_cntrl/cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sseg_cntrl/cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.587     1.563    disp/sseg_cntrl/clk100mhz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  disp/sseg_cntrl/cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.727 r  disp/sseg_cntrl/cntr_reg_reg[6]/Q
                         net (fo=1, routed)           0.114     1.842    disp/sseg_cntrl/cntr_reg_reg_n_0_[6]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.952 r  disp/sseg_cntrl/cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.952    disp/sseg_cntrl/cntr_reg_reg[4]_i_1_n_5
    SLICE_X2Y19          FDRE                                         r  disp/sseg_cntrl/cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.856     1.919    disp/sseg_cntrl/clk100mhz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  disp/sseg_cntrl/cntr_reg_reg[6]/C
                         clock pessimism             -0.356     1.563    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134     1.697    disp/sseg_cntrl/cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pwm0/cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0/cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.227ns (65.513%)  route 0.119ns (34.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.586     1.562    pwm0/clk100mhz_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  pwm0/cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.128     1.690 r  pwm0/cntr_reg_reg[4]/Q
                         net (fo=5, routed)           0.119     1.810    pwm0/p_0_in[3]
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.099     1.909 r  pwm0/cntr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.909    pwm0/plusOp[5]
    SLICE_X0Y20          FDRE                                         r  pwm0/cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.855     1.918    pwm0/clk100mhz_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  pwm0/cntr_reg_reg[5]/C
                         clock pessimism             -0.356     1.562    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.092     1.654    pwm0/cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 FSM_sequential_dc_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dcval_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.284ns (70.046%)  route 0.121ns (29.954%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.585     1.561    clk100mhz_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  FSM_sequential_dc_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     1.702 f  FSM_sequential_dc_state_reg_reg[1]/Q
                         net (fo=5, routed)           0.121     1.824    dc_state_reg[1]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.048     1.872 r  dcval_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.872    dcval_reg[3]_i_3_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     1.967 r  dcval_reg_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.967    dcval_next__0[1]
    SLICE_X6Y19          FDRE                                         r  dcval_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.854     1.917    clk100mhz_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  dcval_reg_reg[1]/C
                         clock pessimism             -0.343     1.574    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.134     1.708    dcval_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 FSM_onehot_ta_minus_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_ta_minus_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.806%)  route 0.172ns (45.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.583     1.559    clk100mhz_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  FSM_onehot_ta_minus_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164     1.723 r  FSM_onehot_ta_minus_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.172     1.896    FSM_onehot_ta_minus_state_reg_reg_n_0_[0]
    SLICE_X6Y22          LUT4 (Prop_lut4_I3_O)        0.045     1.941 r  FSM_onehot_ta_minus_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.941    FSM_onehot_ta_minus_state_reg[0]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  FSM_onehot_ta_minus_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.851     1.914    clk100mhz_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  FSM_onehot_ta_minus_state_reg_reg[0]/C
                         clock pessimism             -0.355     1.559    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.121     1.680    FSM_onehot_ta_minus_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 FSM_onehot_ta_plus_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_ta_plus_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.108%)  route 0.185ns (46.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.583     1.559    clk100mhz_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  FSM_onehot_ta_plus_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.723 r  FSM_onehot_ta_plus_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.185     1.908    ta_plus_pulse
    SLICE_X6Y21          LUT4 (Prop_lut4_I0_O)        0.045     1.953 r  FSM_onehot_ta_plus_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.953    FSM_onehot_ta_plus_state_reg[2]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  FSM_onehot_ta_plus_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.852     1.915    clk100mhz_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  FSM_onehot_ta_plus_state_reg_reg[2]/C
                         clock pessimism             -0.356     1.559    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.121     1.680    FSM_onehot_ta_plus_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y22    FSM_onehot_ta_minus_state_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y22    FSM_onehot_ta_minus_state_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y22    FSM_onehot_ta_minus_state_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y21    FSM_onehot_ta_plus_state_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y21    FSM_onehot_ta_plus_state_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y21    FSM_onehot_ta_plus_state_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y19    FSM_sequential_dc_state_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y19    FSM_sequential_dc_state_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y19    dcval_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    FSM_onehot_ta_minus_state_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    FSM_onehot_ta_minus_state_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    FSM_onehot_ta_minus_state_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    FSM_onehot_ta_plus_state_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    FSM_onehot_ta_plus_state_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    FSM_onehot_ta_plus_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    disp/sseg_cntrl/cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    disp/sseg_cntrl/cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    disp/sseg_cntrl/cntr_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    disp/sseg_cntrl/cntr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    FSM_onehot_ta_minus_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    FSM_onehot_ta_minus_state_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    FSM_onehot_ta_minus_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    FSM_onehot_ta_plus_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    FSM_onehot_ta_plus_state_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    FSM_onehot_ta_plus_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19    FSM_sequential_dc_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19    FSM_sequential_dc_state_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19    dcval_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19    dcval_reg_reg[1]/C



