add_file_target(FILE boot_rom_fpga_nexysvideo.vmem)
add_file_target(FILE pins_nexys_video.sdc)

get_target_property_required(PYTHON3 env PYTHON3)
get_target_property(PYTHON3_TARGET env PYTHON3_TARGET)

add_fpga_target(
  NAME earlgray_nexys_video
  BOARD nexys_video
  SOURCES
    verilog/aes_cipher_control.v
    verilog/aes_cipher_core.v
    verilog/aes_control.v
    verilog/aes_core.v
    verilog/aes_key_expand.v
    verilog/aes_mix_columns.v
    verilog/aes_mix_single_column.v
    verilog/aes_pkg.v
    verilog/aes_reg_pkg.v
    verilog/aes_reg_top.v
    verilog/aes_sbox_canright.v
    verilog/aes_sbox_lut.v
    verilog/aes_sbox.v
    verilog/aes_shift_rows.v
    verilog/aes_sub_bytes.v
    verilog/aes.v
    verilog/alert_handler_accu.v
    verilog/alert_handler_class.v
    verilog/alert_handler_esc_timer.v
    verilog/alert_handler_ping_timer.v
    verilog/alert_handler_reg_pkg.v
    verilog/alert_handler_reg_top.v
    verilog/alert_handler_reg_wrap.v
    verilog/alert_handler.v
    verilog/alert_pkg.v
    verilog/clkgen_xilusp.v
    verilog/debug_rom.v
    verilog/dm_csrs.v
    verilog/dmi_cdc.v
    verilog/dmi_jtag_tap.v
    verilog/dmi_jtag.v
    verilog/dm_mem.v
    verilog/dm_pkg.v
    verilog/dm_sba.v
    verilog/flash_ctrl_pkg.v
    verilog/flash_ctrl_reg_pkg.v
    verilog/flash_ctrl_reg_top.v
    verilog/flash_ctrl.v
    verilog/flash_erase_ctrl.v
    verilog/flash_mp.v
    verilog/flash_phy.v
    verilog/flash_prog_ctrl.v
    verilog/flash_rd_ctrl.v
    verilog/gpio_reg_pkg.v
    verilog/gpio_reg_top.v
    verilog/gpio.v
    verilog/hmac_core.v
    verilog/hmac_pkg.v
    verilog/hmac_reg_pkg.v
    verilog/hmac_reg_top.v
    verilog/hmac.v
    verilog/ibex_alu.v
    verilog/ibex_compressed_decoder.v
    verilog/ibex_controller.v
    verilog/ibex_core.v
    verilog/ibex_cs_registers.v
    verilog/ibex_decoder.v
    verilog/ibex_ex_block.v
    verilog/ibex_fetch_fifo.v
    verilog/ibex_id_stage.v
    verilog/ibex_if_stage.v
    verilog/ibex_load_store_unit.v
    verilog/ibex_multdiv_fast.v
    verilog/ibex_multdiv_slow.v
    verilog/ibex_pkg.v
    verilog/ibex_pmp.v
    verilog/ibex_prefetch_buffer.v
    verilog/ibex_register_file_ff.v
    verilog/nmi_gen_reg_pkg.v
    verilog/nmi_gen_reg_top.v
    verilog/nmi_gen.v
    verilog/padctl.v
    verilog/pinmux_reg_pkg.v
    verilog/pinmux_reg_top.v
    verilog/pinmux.v
    verilog/pins_if.v
    verilog/prim_alert_receiver.v
    verilog/prim_alert_sender.v
    verilog/prim_arbiter_ppc.v
    verilog/prim_arbiter_tree.v
    verilog/prim_assert.v
    verilog/prim_clock_gating.v
    verilog/prim_clock_inverter.v
    verilog/prim_clock_mux2.v
    verilog/prim_diff_decode.v
    verilog/prim_esc_receiver.v
    verilog/prim_esc_sender.v
    verilog/prim_fifo_async.v
    verilog/prim_fifo_sync.v
    verilog/prim_filter_ctr.v
    verilog/prim_filter.v
    verilog/prim_flash.v
    verilog/prim_flop_2sync.v
    verilog/prim_generic_clock_gating.v
    verilog/prim_generic_clock_mux2.v
    verilog/prim_generic_flash.v
    verilog/prim_generic_pad_wrapper.v
    verilog/prim_generic_ram_1p.v
    verilog/prim_generic_ram_2p.v
    verilog/prim_generic_rom.v
    verilog/prim_intr_hw.v
    verilog/prim_lfsr.v
    verilog/prim_packer.v
    verilog/prim_pad_wrapper.v
    verilog/prim_pkg.v
    verilog/prim_pulse_sync.v
    verilog/prim_ram_1p.v
    verilog/prim_ram_2p_adv.v
    verilog/prim_ram_2p_async_adv.v
    verilog/prim_ram_2p.v
    verilog/prim_rom.v
    verilog/prim_secded_39_32_dec.v
    verilog/prim_secded_39_32_enc.v
    verilog/prim_sram_arbiter.v
    verilog/prim_subreg_ext.v
    verilog/prim_subreg.v
    verilog/prim_xilinx_clock_gating.v
    verilog/prim_xilinx_clock_mux2.v
    verilog/prim_xilinx_pad_wrapper.v
    verilog/prim_xilinx_ram_1p.v
    verilog/prim_xilinx_ram_2p.v
    verilog/prim_xilinx_rom.v
    verilog/rv_core_ibex.v
    verilog/rv_dm.v
    verilog/rv_plic_gateway.v
    verilog/rv_plic_reg_pkg.v
    verilog/rv_plic_reg_top.v
    verilog/rv_plic_target.v
    verilog/rv_plic.v
    verilog/rv_timer_reg_pkg.v
    verilog/rv_timer_reg_top.v
    verilog/rv_timer.v
    verilog/sha2_pad.v
    verilog/sha2.v
    verilog/spi_device_pkg.v
    verilog/spi_device_reg_pkg.v
    verilog/spi_device_reg_top.v
    verilog/spi_device.v
    verilog/spi_fwmode.v
    verilog/spi_fwm_rxf_ctrl.v
    verilog/spi_fwm_txf_ctrl.v
    verilog/sram2tlul.v
    verilog/timer_core.v
    verilog/tl_main_pkg.v
    verilog/tl_peri_pkg.v
    verilog/tlul_adapter_host.v
    verilog/tlul_adapter_reg.v
    verilog/tlul_adapter_sram.v
    verilog/tlul_assert_multiple.v
    verilog/tlul_assert.v
    verilog/tlul_err_resp.v
    verilog/tlul_err.v
    verilog/tlul_fifo_async.v
    verilog/tlul_fifo_sync.v
    verilog/tlul_pkg.v
    verilog/tlul_socket_1n.v
    verilog/tlul_socket_m1.v
    verilog/top_earlgrey.v
    verilog/top_earlgrey_zcu104.v
    verilog/top_pkg.v
    verilog/uart_core.v
    verilog/uart_reg_pkg.v
    verilog/uart_reg_top.v
    verilog/uart_rx.v
    verilog/uart_tx.v
    verilog/uart.v
    verilog/usb_consts_pkg.v
    verilog/usbdev_flop_2syncpulse.v
    verilog/usbdev_iomux.v
    verilog/usbdev_linkstate.v
    verilog/usbdev_reg_pkg.v
    verilog/usbdev_reg_top.v
    verilog/usbdev_usbif.v
    verilog/usbdev.v
    verilog/usb_fs_nb_in_pe.v
    verilog/usb_fs_nb_out_pe.v
    verilog/usb_fs_nb_pe.v
    verilog/usb_fs_rx.v
    verilog/usb_fs_tx_mux.v
    verilog/usb_fs_tx.v
    verilog/xbar_main.v
    verilog/xbar_peri.v
  INPUT_IO_FILE pins_nexysvideo.pcf
  SDC_FILE pins_nexys_video.sdc
)

add_vivado_target(
    NAME earlgray_nexys_video_vivado
    PARENT_NAME earlgray_nexys_video
)
