#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Tue Sep 28 16:57:07 2021
# Process ID: 5076
# Log file: E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/vivado.log
# Journal file: E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 627.605 ; gain = 106.473
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_A.v" into library work [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_B.v" into library work [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v" into library work [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v:1]
[Tue Sep 28 17:02:41 2021] Launched synth_1...
Run output will be captured here: E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_A.v" into library work [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_B.v" into library work [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v" into library work [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v:1]
[Tue Sep 28 17:03:23 2021] Launched synth_1...
Run output will be captured here: E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_A.v" into library work [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_B.v" into library work [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v" into library work [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v:1]
[Tue Sep 28 17:03:52 2021] Launched synth_1...
Run output will be captured here: E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Flipflop_B
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:42 ; elapsed = 00:07:32 . Memory (MB): peak = 654.781 ; gain = 495.047
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Flipflop_B' [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_B.v:23]
INFO: [Synth 8-256] done synthesizing module 'Flipflop_B' (1#1) [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_B.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:45 ; elapsed = 00:07:34 . Memory (MB): peak = 674.668 ; gain = 514.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:46 ; elapsed = 00:07:34 . Memory (MB): peak = 674.668 ; gain = 514.934
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:14 ; elapsed = 00:07:56 . Memory (MB): peak = 1022.105 ; gain = 862.371
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1022.105 ; gain = 382.164
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Flipflop_B' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop.sim/sim_1/behav'
"xvlog -m64 -prj Flipflop_B_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flipflop_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto c9a48f85b043443db6ab9743970ee733 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Flipflop_B_behav xil_defaultlib.Flipflop_B xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Flipflop_B
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Flipflop_B_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/UJASH/Ujas -notrace
couldn't read file "E:/UJASH/Ujas": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 28 17:05:46 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1022.105 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Flipflop_B_behav -key {Behavioral:sim_1:Functional:Flipflop_B} -tclbatch {Flipflop_B.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source Flipflop_B.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Flipflop_B_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1024.129 ; gain = 2.023
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Flipflop_B/D} -radix bin {10001011 0ns}
add_force {/Flipflop_B/clk} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/Flipflop_B/reset} -radix bin {0 0ns}
run 40 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Flipflop_B/D} -radix bin {10001011 0ns}
force4
add_force {/Flipflop_B/clk} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
force5
add_force {/Flipflop_B/reset} -radix bin {0 0ns}
force6
run 10 ns
add_force {/Flipflop_B/D} -radix bin {10011010 0ns}
force7
add_force {/Flipflop_B/clk} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
force8
add_force {/Flipflop_B/reset} -radix bin {1 0ns}
force9
run 10 ns
add_force {/Flipflop_B/D} -radix bin {11011011 0ns}
force10
add_force {/Flipflop_B/clk} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
force11
add_force {/Flipflop_B/reset} -radix bin {1 0ns}
force12
run 10 ns
add_force {/Flipflop_B/D} -radix bin {10001011 0ns}
force13
add_force {/Flipflop_B/clk} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
force14
add_force {/Flipflop_B/reset} -radix bin {0 0ns}
force15
run 10 ns
set_property top Flipflop_C [current_fileset]
update_compile_order -fileset sources_1
set_property top Flipflop_C [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_A.v" into library work [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_B.v" into library work [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v" into library work [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v:24]
CRITICAL WARNING: [HDL 9-806] Syntax error near "or". [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v:29]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v:36]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v:41]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v:43]
[Tue Sep 28 17:20:43 2021] Launched synth_1...
Run output will be captured here: E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_A.v" into library work [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_B.v" into library work [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v" into library work [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v:1]
[Tue Sep 28 17:22:42 2021] Launched synth_1...
Run output will be captured here: E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop.runs/synth_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Flipflop_C
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:39 ; elapsed = 00:26:34 . Memory (MB): peak = 1038.098 ; gain = 878.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Flipflop_C' [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v:23]
INFO: [Synth 8-256] done synthesizing module 'Flipflop_C' (1#1) [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:42 ; elapsed = 00:26:36 . Memory (MB): peak = 1038.098 ; gain = 878.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:42 ; elapsed = 00:26:37 . Memory (MB): peak = 1038.098 ; gain = 878.363
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:04:01 ; elapsed = 00:26:53 . Memory (MB): peak = 1038.098 ; gain = 878.363
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1038.098 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop.sim/sim_1/behav/Flipflop_B_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Flipflop_C' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop.sim/sim_1/behav'
"xvlog -m64 -prj Flipflop_C_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flipflop_C
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto c9a48f85b043443db6ab9743970ee733 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Flipflop_C_behav xil_defaultlib.Flipflop_C xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Flipflop_C
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Flipflop_C_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/UJASH/Ujas -notrace
couldn't read file "E:/UJASH/Ujas": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 28 17:25:05 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1097.297 ; gain = 5.949
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Flipflop_C_behav -key {Behavioral:sim_1:Functional:Flipflop_C} -tclbatch {Flipflop_C.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source Flipflop_C.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Flipflop_C_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1108.641 ; gain = 18.738
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Flipflop_C/clk} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/Flipflop_C/reset} -radix bin {0 0ns}
add_force {/Flipflop_C/mode} -radix bin {1 0ns}
run 40 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Flipflop_C/clk} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/Flipflop_C/reset} -radix bin {1 0ns}
add_force {/Flipflop_C/mode} -radix bin {0 0ns}
run 40 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Flipflop_C/clk} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
force22
add_force {/Flipflop_C/reset} -radix bin {1 0ns}
force23
add_force {/Flipflop_C/mode} -radix bin {0 0ns}
force24
run 10 ns
add_force {/Flipflop_C/clk} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
force25
add_force {/Flipflop_C/reset} -radix bin {1 0ns}
force26
add_force {/Flipflop_C/mode} -radix bin {1 0ns}
force27
run 10 ns
add_force {/Flipflop_C/clk} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
force28
add_force {/Flipflop_C/reset} -radix bin {1 0ns}
force29
add_force {/Flipflop_C/mode} -radix bin {0 0ns}
force30
run 10 ns
add_force {/Flipflop_C/clk} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
force31
add_force {/Flipflop_C/reset} -radix bin {0 0ns}
force32
add_force {/Flipflop_C/mode} -radix bin {1 0ns}
force33
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Flipflop_C/clk} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
force34
add_force {/Flipflop_C/reset} -radix bin {1 0ns}
force35
add_force {/Flipflop_C/mode} -radix bin {0 0ns}
force36
run 10 ns
add_force {/Flipflop_C/clk} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
force37
add_force {/Flipflop_C/reset} -radix bin {1 0ns}
force38
add_force {/Flipflop_C/mode} -radix bin {1 0ns}
force39
run 10 ns
add_force {/Flipflop_C/clk} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
force40
add_force {/Flipflop_C/reset} -radix bin {1 0ns}
force41
add_force {/Flipflop_C/mode} -radix bin {0 0ns}
force42
run 10 ns
add_force {/Flipflop_C/clk} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
force43
add_force {/Flipflop_C/reset} -radix bin {0 0ns}
force44
add_force {/Flipflop_C/mode} -radix bin {0 0ns}
force45
run 10 ns
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_A.v" into library work [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_B.v" into library work [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v" into library work [E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop_C.v:1]
[Tue Sep 28 17:36:56 2021] Launched synth_1...
Run output will be captured here: E:/UJASH/Ujas college/Sem 5/VLSI/Vivado/Flipflop/Flipflop.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1115.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 28 17:37:59 2021...
