<stg><name>DebayerG_Pipeline_VITIS_LOOP_318_4</name>


<trans_list>

<trans id="1944" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1945" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1971" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1951" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1954" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1955" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1957" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1960" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1961" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1962" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1964" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1966" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1967" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %z = alloca i32 1

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %pixBuf = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixBuf"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %pixBuf_171 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixBuf_171"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %pixBuf_172 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixBuf_172"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %pixBuf_173 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixBuf_173"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %pixBuf_174 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixBuf_174"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %empty_173 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %empty_174 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %empty_175 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %empty_176 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %empty_177 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %empty_178 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %empty_179 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %empty_180 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %empty_181 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %bayerWindow_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %bayerWindow_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_7"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %bayerWindow_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_11"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %bayerWindow_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_15"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %bayerWindow_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_19"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %bayerWindow_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_20"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %bayerWindow_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_21"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %bayerWindow_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_22"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %bayerWindow_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_23"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %bayerWindow_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_24"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %bayerWindow_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_25"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %bayerWindow_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_26"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %bayerWindow_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_27"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %bayerWindow_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_28"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %bayerWindow_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bayerWindow_29"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:32 %cmp84_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp84

]]></Node>
<StgValue><ssdm name="cmp84_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:33 %cmp170_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp170

]]></Node>
<StgValue><ssdm name="cmp170_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:34 %zext_ln283_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln283

]]></Node>
<StgValue><ssdm name="zext_ln283_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:35 %cmp230_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp230

]]></Node>
<StgValue><ssdm name="cmp230_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:36 %cmp230_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp230_1

]]></Node>
<StgValue><ssdm name="cmp230_1_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:37 %cmp689_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp689

]]></Node>
<StgValue><ssdm name="cmp689_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:38 %out_y_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %out_y

]]></Node>
<StgValue><ssdm name="out_y_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:39 %add_ln315_1_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %add_ln315_1

]]></Node>
<StgValue><ssdm name="add_ln315_1_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:40 %p_lcssa5490_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_lcssa5490

]]></Node>
<StgValue><ssdm name="p_lcssa5490_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:41 %p_lcssa54535492_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_lcssa54535492

]]></Node>
<StgValue><ssdm name="p_lcssa54535492_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:42 %p_lcssa54575494_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_lcssa54575494

]]></Node>
<StgValue><ssdm name="p_lcssa54575494_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:43 %p_lcssa54595496_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_lcssa54595496

]]></Node>
<StgValue><ssdm name="p_lcssa54595496_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:44 %p_lcssa54635498_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_lcssa54635498

]]></Node>
<StgValue><ssdm name="p_lcssa54635498_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:45 %p_lcssa54655500_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_lcssa54655500

]]></Node>
<StgValue><ssdm name="p_lcssa54655500_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:46 %p_lcssa54695502_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_lcssa54695502

]]></Node>
<StgValue><ssdm name="p_lcssa54695502_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:47 %p_lcssa54715504_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_lcssa54715504

]]></Node>
<StgValue><ssdm name="p_lcssa54715504_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:48 %p_lcssa54755506_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_lcssa54755506

]]></Node>
<StgValue><ssdm name="p_lcssa54755506_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:49 %p_lcssa54775508_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_lcssa54775508

]]></Node>
<StgValue><ssdm name="p_lcssa54775508_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:50 %bayerWindow_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow

]]></Node>
<StgValue><ssdm name="bayerWindow_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:51 %bayerWindow_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_1

]]></Node>
<StgValue><ssdm name="bayerWindow_1_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:52 %bayerWindow_2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_2

]]></Node>
<StgValue><ssdm name="bayerWindow_2_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:53 %bayerWindow_4_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_4

]]></Node>
<StgValue><ssdm name="bayerWindow_4_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:54 %bayerWindow_5_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_5

]]></Node>
<StgValue><ssdm name="bayerWindow_5_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:55 %bayerWindow_6_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_6

]]></Node>
<StgValue><ssdm name="bayerWindow_6_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:56 %bayerWindow_8_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_8

]]></Node>
<StgValue><ssdm name="bayerWindow_8_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:57 %bayerWindow_9_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_9

]]></Node>
<StgValue><ssdm name="bayerWindow_9_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:58 %bayerWindow_10_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_10

]]></Node>
<StgValue><ssdm name="bayerWindow_10_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:59 %bayerWindow_12_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_12

]]></Node>
<StgValue><ssdm name="bayerWindow_12_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:60 %bayerWindow_13_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_13

]]></Node>
<StgValue><ssdm name="bayerWindow_13_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:61 %bayerWindow_14_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_14

]]></Node>
<StgValue><ssdm name="bayerWindow_14_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:62 %bayerWindow_16_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_16

]]></Node>
<StgValue><ssdm name="bayerWindow_16_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:63 %bayerWindow_17_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_17

]]></Node>
<StgValue><ssdm name="bayerWindow_17_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:64 %bayerWindow_18_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_18

]]></Node>
<StgValue><ssdm name="bayerWindow_18_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:65 %bayerWindow_84_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_84

]]></Node>
<StgValue><ssdm name="bayerWindow_84_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:66 %bayerWindow_83_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_83

]]></Node>
<StgValue><ssdm name="bayerWindow_83_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:67 %bayerWindow_82_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_82

]]></Node>
<StgValue><ssdm name="bayerWindow_82_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:68 %bayerWindow_81_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_81

]]></Node>
<StgValue><ssdm name="bayerWindow_81_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:69 %bayerWindow_80_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %bayerWindow_80

]]></Node>
<StgValue><ssdm name="bayerWindow_80_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="17" op_0_bw="16">
<![CDATA[
newFuncRoot:70 %zext_ln283_cast = zext i16 %zext_ln283_read

]]></Node>
<StgValue><ssdm name="zext_ln283_cast"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %imgBayer, void @empty_24, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %imgG, void @empty_24, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:73 %store_ln277 = store i10 %bayerWindow_18_read, i10 %bayerWindow_29

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:74 %store_ln277 = store i10 %bayerWindow_17_read, i10 %bayerWindow_28

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:75 %store_ln277 = store i10 %bayerWindow_16_read, i10 %bayerWindow_27

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:76 %store_ln277 = store i10 %bayerWindow_14_read, i10 %bayerWindow_26

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:77 %store_ln277 = store i10 %bayerWindow_13_read, i10 %bayerWindow_25

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:78 %store_ln277 = store i10 %bayerWindow_12_read, i10 %bayerWindow_24

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:79 %store_ln277 = store i10 %bayerWindow_10_read, i10 %bayerWindow_23

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:80 %store_ln277 = store i10 %bayerWindow_9_read, i10 %bayerWindow_22

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:81 %store_ln277 = store i10 %bayerWindow_8_read, i10 %bayerWindow_21

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:82 %store_ln277 = store i10 %bayerWindow_6_read, i10 %bayerWindow_20

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:83 %store_ln277 = store i10 %bayerWindow_5_read, i10 %bayerWindow_19

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:84 %store_ln277 = store i10 %bayerWindow_4_read, i10 %bayerWindow_15

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:85 %store_ln277 = store i10 %bayerWindow_2_read, i10 %bayerWindow_11

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:86 %store_ln277 = store i10 %bayerWindow_1_read, i10 %bayerWindow_7

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:87 %store_ln277 = store i10 %bayerWindow_read, i10 %bayerWindow_3

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:88 %store_ln0 = store i10 %p_lcssa54775508_read, i10 %empty_181

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:89 %store_ln0 = store i10 %p_lcssa54755506_read, i10 %empty_180

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:90 %store_ln0 = store i10 %p_lcssa54715504_read, i10 %empty_179

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:91 %store_ln0 = store i10 %p_lcssa54695502_read, i10 %empty_178

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:92 %store_ln0 = store i10 %p_lcssa54655500_read, i10 %empty_177

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:93 %store_ln0 = store i10 %p_lcssa54635498_read, i10 %empty_176

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:94 %store_ln0 = store i10 %p_lcssa54595496_read, i10 %empty_175

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:95 %store_ln0 = store i10 %p_lcssa54575494_read, i10 %empty_174

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:96 %store_ln0 = store i10 %p_lcssa54535492_read, i10 %empty_173

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:97 %store_ln0 = store i10 %p_lcssa5490_read, i10 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:98 %store_ln281 = store i10 %bayerWindow_80_read, i10 %pixBuf_174

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:99 %store_ln281 = store i10 %bayerWindow_81_read, i10 %pixBuf_173

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:100 %store_ln281 = store i10 %bayerWindow_82_read, i10 %pixBuf_172

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:101 %store_ln281 = store i10 %bayerWindow_83_read, i10 %pixBuf_171

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:102 %store_ln281 = store i10 %bayerWindow_84_read, i10 %pixBuf

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:103 %store_ln317 = store i15 0, i15 %z

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:104 %store_ln271 = store i17 0, i17 %x

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:105 %br_ln0 = br void %for.body49

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body49:0 %x_8 = load i17 %x

]]></Node>
<StgValue><ssdm name="x_8"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.body49:1 %z_3 = load i15 %z

]]></Node>
<StgValue><ssdm name="z_3"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body49:32 %icmp_ln318 = icmp_eq  i15 %z_3, i15 %add_ln315_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln318"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body49:33 %add_ln323 = add i15 %z_3, i15 1

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body49:34 %br_ln318 = br i1 %icmp_ln318, void %for.body49.split, void %for.inc747.exitStub

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body49.split:4 %out_x = add i17 %x_8, i17 131068

]]></Node>
<StgValue><ssdm name="out_x"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body49.split:5 %icmp_ln328 = icmp_ult  i17 %x_8, i17 %zext_ln283_cast

]]></Node>
<StgValue><ssdm name="icmp_ln328"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_372_11:4 %cmp147 = icmp_eq  i17 %x_8, i17 0

]]></Node>
<StgValue><ssdm name="cmp147"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body225:45 %br_ln439 = br i1 %cmp230_read, void %VITIS_LOOP_472_19, void %if.then231

]]></Node>
<StgValue><ssdm name="br_ln439"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end708:11 %br_ln439 = br i1 %cmp230_1_read, void %VITIS_LOOP_472_19.1, void %if.then231.1

]]></Node>
<StgValue><ssdm name="br_ln439"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end708.1:11 %br_ln439 = br i1 %cmp230_read, void %VITIS_LOOP_472_19.2, void %if.then231.2

]]></Node>
<StgValue><ssdm name="br_ln439"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end708.2:11 %br_ln439 = br i1 %cmp230_1_read, void %VITIS_LOOP_472_19.3, void %if.then231.3

]]></Node>
<StgValue><ssdm name="br_ln439"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end708.3:11 %or_ln585 = or i17 %out_x, i17 %out_y_read

]]></Node>
<StgValue><ssdm name="or_ln585"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
if.end708.3:12 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %or_ln585, i32 16

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end708.3:13 %br_ln585 = br i1 %tmp_123, void %if.then742, void %for.inc744

]]></Node>
<StgValue><ssdm name="br_ln585"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc744:0 %x_9 = add i17 %x_8, i17 4

]]></Node>
<StgValue><ssdm name="x_9"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:26 %store_ln317 = store i15 %add_ln323, i15 %z

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:27 %store_ln271 = store i17 %x_9, i17 %x

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="15">
<![CDATA[
for.body49.split:3 %zext_ln279 = zext i15 %add_ln323

]]></Node>
<StgValue><ssdm name="zext_ln279"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_331_5:0 %linebuf_yuv_addr = getelementptr i40 %linebuf_yuv, i64 0, i64 %zext_ln279

]]></Node>
<StgValue><ssdm name="linebuf_yuv_addr"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_331_5:1 %linebuf_yuv_1_addr = getelementptr i40 %linebuf_yuv_1, i64 0, i64 %zext_ln279

]]></Node>
<StgValue><ssdm name="linebuf_yuv_1_addr"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_331_5:2 %linebuf_yuv_2_addr = getelementptr i40 %linebuf_yuv_2, i64 0, i64 %zext_ln279

]]></Node>
<StgValue><ssdm name="linebuf_yuv_2_addr"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_331_5:3 %linebuf_yuv_3_addr = getelementptr i40 %linebuf_yuv_3, i64 0, i64 %zext_ln279

]]></Node>
<StgValue><ssdm name="linebuf_yuv_3_addr"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="40" op_0_bw="8">
<![CDATA[
VITIS_LOOP_331_5:4 %LineBufVal = load i8 %linebuf_yuv_addr

]]></Node>
<StgValue><ssdm name="LineBufVal"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="40" op_0_bw="8">
<![CDATA[
VITIS_LOOP_331_5:9 %LineBufVal_9 = load i8 %linebuf_yuv_1_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_9"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="40" op_0_bw="8">
<![CDATA[
VITIS_LOOP_331_5:14 %LineBufVal_10 = load i8 %linebuf_yuv_2_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_10"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="40" op_0_bw="8">
<![CDATA[
VITIS_LOOP_331_5:19 %LineBufVal_7 = load i8 %linebuf_yuv_3_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_7"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
<literal name="cmp84_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_349_8:0 %imgBayer_read = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %imgBayer

]]></Node>
<StgValue><ssdm name="imgBayer_read"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
<literal name="cmp84_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="40">
<![CDATA[
VITIS_LOOP_349_8:1 %pixBuf_185 = trunc i40 %imgBayer_read

]]></Node>
<StgValue><ssdm name="pixBuf_185"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
<literal name="cmp84_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_349_8:2 %pixBuf_186 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %imgBayer_read, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="pixBuf_186"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
<literal name="cmp84_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="10" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_349_8:3 %pixBuf_12 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %imgBayer_read, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="pixBuf_12"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
<literal name="cmp84_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="10" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_349_8:4 %pixBuf_13 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %imgBayer_read, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="pixBuf_13"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
<literal name="cmp84_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_349_8:6 %br_ln357 = br void %VITIS_LOOP_372_11

]]></Node>
<StgValue><ssdm name="br_ln357"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:6 %bayerWindow_90 = load i10 %pixBuf_174

]]></Node>
<StgValue><ssdm name="bayerWindow_90"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="40" op_0_bw="8">
<![CDATA[
VITIS_LOOP_331_5:4 %LineBufVal = load i8 %linebuf_yuv_addr

]]></Node>
<StgValue><ssdm name="LineBufVal"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="40">
<![CDATA[
VITIS_LOOP_331_5:5 %bayerWindow_71 = trunc i40 %LineBufVal

]]></Node>
<StgValue><ssdm name="bayerWindow_71"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="10" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_331_5:6 %bayerWindow_75 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %LineBufVal, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="bayerWindow_75"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="10" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_331_5:7 %bayerWindow_79 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %LineBufVal, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="bayerWindow_79"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="10" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_331_5:8 %bayerWindow_85 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %LineBufVal, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="bayerWindow_85"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="40" op_0_bw="8">
<![CDATA[
VITIS_LOOP_331_5:9 %LineBufVal_9 = load i8 %linebuf_yuv_1_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_9"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="40">
<![CDATA[
VITIS_LOOP_331_5:10 %bayerWindow_58 = trunc i40 %LineBufVal_9

]]></Node>
<StgValue><ssdm name="bayerWindow_58"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="10" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_331_5:11 %bayerWindow_59 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %LineBufVal_9, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="bayerWindow_59"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="10" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_331_5:12 %bayerWindow_63 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %LineBufVal_9, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="bayerWindow_63"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="10" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_331_5:13 %bayerWindow_67 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %LineBufVal_9, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="bayerWindow_67"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="40" op_0_bw="8">
<![CDATA[
VITIS_LOOP_331_5:14 %LineBufVal_10 = load i8 %linebuf_yuv_2_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_10"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="40">
<![CDATA[
VITIS_LOOP_331_5:15 %bayerWindow_54 = trunc i40 %LineBufVal_10

]]></Node>
<StgValue><ssdm name="bayerWindow_54"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="10" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_331_5:16 %bayerWindow_55 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %LineBufVal_10, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="bayerWindow_55"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="10" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_331_5:17 %bayerWindow_56 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %LineBufVal_10, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="bayerWindow_56"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="10" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_331_5:18 %bayerWindow_57 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %LineBufVal_10, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="bayerWindow_57"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="40" op_0_bw="8">
<![CDATA[
VITIS_LOOP_331_5:19 %LineBufVal_7 = load i8 %linebuf_yuv_3_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_7"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="40">
<![CDATA[
VITIS_LOOP_331_5:20 %bayerWindow_50 = trunc i40 %LineBufVal_7

]]></Node>
<StgValue><ssdm name="bayerWindow_50"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="10" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_331_5:21 %bayerWindow_51 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %LineBufVal_7, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="bayerWindow_51"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="10" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_331_5:22 %bayerWindow_52 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %LineBufVal_7, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="bayerWindow_52"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="10" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_331_5:23 %bayerWindow_53 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %LineBufVal_7, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="bayerWindow_53"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_331_5:24 %br_ln346 = br i1 %cmp84_read, void %VITIS_LOOP_372_11, void %VITIS_LOOP_349_8

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
<literal name="cmp84_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="40" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_349_8:5 %store_ln813 = store i40 %imgBayer_read, i8 %linebuf_yuv_addr

]]></Node>
<StgValue><ssdm name="store_ln813"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_372_11:53 %store_ln281 = store i10 %bayerWindow_53, i10 %pixBuf_174

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:2 %bayerWindow_94 = load i10 %pixBuf

]]></Node>
<StgValue><ssdm name="bayerWindow_94"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:3 %bayerWindow_93 = load i10 %pixBuf_171

]]></Node>
<StgValue><ssdm name="bayerWindow_93"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:4 %bayerWindow_92 = load i10 %pixBuf_172

]]></Node>
<StgValue><ssdm name="bayerWindow_92"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:5 %bayerWindow_91 = load i10 %pixBuf_173

]]></Node>
<StgValue><ssdm name="bayerWindow_91"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:7 %p_load134 = load i10 %empty

]]></Node>
<StgValue><ssdm name="p_load134"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:8 %p_load133 = load i10 %empty_173

]]></Node>
<StgValue><ssdm name="p_load133"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:9 %p_load132 = load i10 %empty_174

]]></Node>
<StgValue><ssdm name="p_load132"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:10 %p_load131 = load i10 %empty_175

]]></Node>
<StgValue><ssdm name="p_load131"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:11 %p_load130 = load i10 %empty_176

]]></Node>
<StgValue><ssdm name="p_load130"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:12 %p_load129 = load i10 %empty_177

]]></Node>
<StgValue><ssdm name="p_load129"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:13 %p_load128 = load i10 %empty_178

]]></Node>
<StgValue><ssdm name="p_load128"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:14 %p_load127 = load i10 %empty_179

]]></Node>
<StgValue><ssdm name="p_load127"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:15 %p_load126 = load i10 %empty_180

]]></Node>
<StgValue><ssdm name="p_load126"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:16 %p_load = load i10 %empty_181

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:17 %bayerWindow_30 = load i10 %bayerWindow_3

]]></Node>
<StgValue><ssdm name="bayerWindow_30"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:18 %bayerWindow_31 = load i10 %bayerWindow_7

]]></Node>
<StgValue><ssdm name="bayerWindow_31"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:19 %bayerWindow_32 = load i10 %bayerWindow_11

]]></Node>
<StgValue><ssdm name="bayerWindow_32"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:20 %bayerWindow_34 = load i10 %bayerWindow_15

]]></Node>
<StgValue><ssdm name="bayerWindow_34"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:21 %bayerWindow_35 = load i10 %bayerWindow_19

]]></Node>
<StgValue><ssdm name="bayerWindow_35"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:22 %bayerWindow_36 = load i10 %bayerWindow_20

]]></Node>
<StgValue><ssdm name="bayerWindow_36"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:23 %bayerWindow_38 = load i10 %bayerWindow_21

]]></Node>
<StgValue><ssdm name="bayerWindow_38"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:24 %bayerWindow_39 = load i10 %bayerWindow_22

]]></Node>
<StgValue><ssdm name="bayerWindow_39"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:25 %bayerWindow_40 = load i10 %bayerWindow_23

]]></Node>
<StgValue><ssdm name="bayerWindow_40"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:26 %bayerWindow_42 = load i10 %bayerWindow_24

]]></Node>
<StgValue><ssdm name="bayerWindow_42"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:27 %bayerWindow_43 = load i10 %bayerWindow_25

]]></Node>
<StgValue><ssdm name="bayerWindow_43"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:28 %bayerWindow_44 = load i10 %bayerWindow_26

]]></Node>
<StgValue><ssdm name="bayerWindow_44"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:29 %bayerWindow_46 = load i10 %bayerWindow_27

]]></Node>
<StgValue><ssdm name="bayerWindow_46"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:30 %bayerWindow_47 = load i10 %bayerWindow_28

]]></Node>
<StgValue><ssdm name="bayerWindow_47"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body49:31 %bayerWindow_48 = load i10 %bayerWindow_29

]]></Node>
<StgValue><ssdm name="bayerWindow_48"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body49.split:0 %specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_15

]]></Node>
<StgValue><ssdm name="specpipeline_ln321"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body49.split:1 %speclooptripcount_ln277 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16385, i64 8193

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln277"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body49.split:2 %specloopname_ln318 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln318"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body49.split:6 %br_ln328 = br i1 %icmp_ln328, void %for.body225, void %VITIS_LOOP_331_5

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
VITIS_LOOP_372_11:0 %pixBuf_194 = phi i10 %pixBuf_13, void %VITIS_LOOP_349_8, i10 %bayerWindow_85, void %VITIS_LOOP_331_5

]]></Node>
<StgValue><ssdm name="pixBuf_194"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
VITIS_LOOP_372_11:1 %pixBuf_193 = phi i10 %pixBuf_12, void %VITIS_LOOP_349_8, i10 %bayerWindow_79, void %VITIS_LOOP_331_5

]]></Node>
<StgValue><ssdm name="pixBuf_193"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
VITIS_LOOP_372_11:2 %pixBuf_192 = phi i10 %pixBuf_186, void %VITIS_LOOP_349_8, i10 %bayerWindow_75, void %VITIS_LOOP_331_5

]]></Node>
<StgValue><ssdm name="pixBuf_192"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
VITIS_LOOP_372_11:3 %pixBuf_191 = phi i10 %pixBuf_185, void %VITIS_LOOP_349_8, i10 %bayerWindow_71, void %VITIS_LOOP_331_5

]]></Node>
<StgValue><ssdm name="pixBuf_191"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:5 %select_ln387 = select i1 %cmp147, i10 %bayerWindow_50, i10 %bayerWindow_31

]]></Node>
<StgValue><ssdm name="select_ln387"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:6 %select_ln387_1 = select i1 %cmp147, i10 %bayerWindow_50, i10 %bayerWindow_30

]]></Node>
<StgValue><ssdm name="select_ln387_1"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:7 %select_ln387_2 = select i1 %cmp147, i10 %bayerWindow_50, i10 %p_load133

]]></Node>
<StgValue><ssdm name="select_ln387_2"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:8 %select_ln387_3 = select i1 %cmp147, i10 %bayerWindow_50, i10 %bayerWindow_90

]]></Node>
<StgValue><ssdm name="select_ln387_3"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:9 %select_ln387_4 = select i1 %cmp147, i10 %bayerWindow_50, i10 %p_load134

]]></Node>
<StgValue><ssdm name="select_ln387_4"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:10 %select_ln387_5 = select i1 %cmp147, i10 %bayerWindow_50, i10 %bayerWindow_32

]]></Node>
<StgValue><ssdm name="select_ln387_5"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:11 %select_ln387_6 = select i1 %cmp147, i10 %bayerWindow_54, i10 %bayerWindow_35

]]></Node>
<StgValue><ssdm name="select_ln387_6"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:12 %select_ln387_7 = select i1 %cmp147, i10 %bayerWindow_54, i10 %bayerWindow_34

]]></Node>
<StgValue><ssdm name="select_ln387_7"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:13 %select_ln387_8 = select i1 %cmp147, i10 %bayerWindow_54, i10 %p_load131

]]></Node>
<StgValue><ssdm name="select_ln387_8"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:14 %select_ln387_9 = select i1 %cmp147, i10 %bayerWindow_54, i10 %bayerWindow_91

]]></Node>
<StgValue><ssdm name="select_ln387_9"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:15 %select_ln387_10 = select i1 %cmp147, i10 %bayerWindow_54, i10 %p_load132

]]></Node>
<StgValue><ssdm name="select_ln387_10"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:16 %select_ln387_11 = select i1 %cmp147, i10 %bayerWindow_54, i10 %bayerWindow_36

]]></Node>
<StgValue><ssdm name="select_ln387_11"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:17 %select_ln387_12 = select i1 %cmp147, i10 %bayerWindow_58, i10 %bayerWindow_39

]]></Node>
<StgValue><ssdm name="select_ln387_12"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:18 %select_ln387_13 = select i1 %cmp147, i10 %bayerWindow_58, i10 %bayerWindow_38

]]></Node>
<StgValue><ssdm name="select_ln387_13"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:19 %select_ln387_14 = select i1 %cmp147, i10 %bayerWindow_58, i10 %p_load129

]]></Node>
<StgValue><ssdm name="select_ln387_14"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:20 %select_ln387_15 = select i1 %cmp147, i10 %bayerWindow_58, i10 %bayerWindow_92

]]></Node>
<StgValue><ssdm name="select_ln387_15"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:21 %select_ln387_16 = select i1 %cmp147, i10 %bayerWindow_58, i10 %p_load130

]]></Node>
<StgValue><ssdm name="select_ln387_16"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:22 %select_ln387_17 = select i1 %cmp147, i10 %bayerWindow_58, i10 %bayerWindow_40

]]></Node>
<StgValue><ssdm name="select_ln387_17"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:23 %select_ln387_18 = select i1 %cmp147, i10 %bayerWindow_71, i10 %bayerWindow_43

]]></Node>
<StgValue><ssdm name="select_ln387_18"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:24 %select_ln387_19 = select i1 %cmp147, i10 %bayerWindow_71, i10 %bayerWindow_42

]]></Node>
<StgValue><ssdm name="select_ln387_19"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:25 %select_ln387_20 = select i1 %cmp147, i10 %bayerWindow_71, i10 %p_load127

]]></Node>
<StgValue><ssdm name="select_ln387_20"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:26 %select_ln387_21 = select i1 %cmp147, i10 %bayerWindow_71, i10 %bayerWindow_93

]]></Node>
<StgValue><ssdm name="select_ln387_21"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:27 %select_ln387_22 = select i1 %cmp147, i10 %bayerWindow_71, i10 %p_load128

]]></Node>
<StgValue><ssdm name="select_ln387_22"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:28 %select_ln387_23 = select i1 %cmp147, i10 %bayerWindow_71, i10 %bayerWindow_44

]]></Node>
<StgValue><ssdm name="select_ln387_23"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:29 %select_ln387_24 = select i1 %cmp147, i10 %pixBuf_191, i10 %bayerWindow_47

]]></Node>
<StgValue><ssdm name="select_ln387_24"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:30 %select_ln387_25 = select i1 %cmp147, i10 %pixBuf_191, i10 %bayerWindow_46

]]></Node>
<StgValue><ssdm name="select_ln387_25"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:31 %select_ln387_26 = select i1 %cmp147, i10 %pixBuf_191, i10 %p_load

]]></Node>
<StgValue><ssdm name="select_ln387_26"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:32 %select_ln387_27 = select i1 %cmp147, i10 %pixBuf_191, i10 %bayerWindow_94

]]></Node>
<StgValue><ssdm name="select_ln387_27"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:33 %select_ln387_28 = select i1 %cmp147, i10 %pixBuf_191, i10 %p_load126

]]></Node>
<StgValue><ssdm name="select_ln387_28"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:34 %select_ln387_29 = select i1 %cmp147, i10 %pixBuf_191, i10 %bayerWindow_48

]]></Node>
<StgValue><ssdm name="select_ln387_29"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:35 %PixBufVal_25 = select i1 %cmp170_read, i10 %bayerWindow_85, i10 %pixBuf_194

]]></Node>
<StgValue><ssdm name="PixBufVal_25"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:36 %PixBufVal_24 = select i1 %cmp170_read, i10 %bayerWindow_79, i10 %pixBuf_193

]]></Node>
<StgValue><ssdm name="PixBufVal_24"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:37 %PixBufVal_23 = select i1 %cmp170_read, i10 %bayerWindow_75, i10 %pixBuf_192

]]></Node>
<StgValue><ssdm name="PixBufVal_23"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:38 %PixBufVal = select i1 %cmp170_read, i10 %bayerWindow_71, i10 %pixBuf_191

]]></Node>
<StgValue><ssdm name="PixBufVal"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:39 %select_ln403_4 = select i1 %cmp170_read, i10 %bayerWindow_67, i10 %pixBuf_194

]]></Node>
<StgValue><ssdm name="select_ln403_4"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:40 %select_ln403_5 = select i1 %cmp170_read, i10 %bayerWindow_63, i10 %pixBuf_193

]]></Node>
<StgValue><ssdm name="select_ln403_5"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:41 %select_ln403_6 = select i1 %cmp170_read, i10 %bayerWindow_59, i10 %pixBuf_192

]]></Node>
<StgValue><ssdm name="select_ln403_6"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:42 %select_ln403_7 = select i1 %cmp170_read, i10 %bayerWindow_58, i10 %pixBuf_191

]]></Node>
<StgValue><ssdm name="select_ln403_7"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:43 %select_ln403_8 = select i1 %cmp170_read, i10 %bayerWindow_54, i10 %pixBuf_191

]]></Node>
<StgValue><ssdm name="select_ln403_8"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:44 %select_ln403_9 = select i1 %cmp170_read, i10 %bayerWindow_55, i10 %pixBuf_192

]]></Node>
<StgValue><ssdm name="select_ln403_9"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:45 %select_ln403_10 = select i1 %cmp170_read, i10 %bayerWindow_56, i10 %pixBuf_193

]]></Node>
<StgValue><ssdm name="select_ln403_10"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_372_11:46 %select_ln403_11 = select i1 %cmp170_read, i10 %bayerWindow_57, i10 %pixBuf_194

]]></Node>
<StgValue><ssdm name="select_ln403_11"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="40" op_0_bw="40" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10">
<![CDATA[
VITIS_LOOP_372_11:47 %tmp = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i10.i10.i10.i10, i10 %select_ln403_11, i10 %select_ln403_10, i10 %select_ln403_9, i10 %select_ln403_8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="40" op_0_bw="40" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10">
<![CDATA[
VITIS_LOOP_372_11:48 %tmp_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i10.i10.i10.i10, i10 %select_ln403_4, i10 %select_ln403_5, i10 %select_ln403_6, i10 %select_ln403_7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="40" op_0_bw="40" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10">
<![CDATA[
VITIS_LOOP_372_11:49 %LineBufVal_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i10.i10.i10.i10, i10 %PixBufVal_25, i10 %PixBufVal_24, i10 %PixBufVal_23, i10 %PixBufVal

]]></Node>
<StgValue><ssdm name="LineBufVal_8"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="40" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_372_11:50 %store_ln412 = store i40 %tmp, i8 %linebuf_yuv_3_addr

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="40" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_372_11:51 %store_ln412 = store i40 %tmp_s, i8 %linebuf_yuv_2_addr

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="40" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_372_11:52 %store_ln412 = store i40 %LineBufVal_8, i8 %linebuf_yuv_1_addr

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_372_11:54 %store_ln281 = store i10 %bayerWindow_57, i10 %pixBuf_173

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_372_11:55 %store_ln281 = store i10 %bayerWindow_67, i10 %pixBuf_172

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_372_11:56 %store_ln281 = store i10 %bayerWindow_85, i10 %pixBuf_171

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_372_11:57 %store_ln281 = store i10 %pixBuf_194, i10 %pixBuf

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_372_11:58 %br_ln414 = br void %for.body225

]]></Node>
<StgValue><ssdm name="br_ln414"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:0 %bayerWindow_78 = phi i10 %pixBuf_193, void %VITIS_LOOP_372_11, i10 %bayerWindow_94, void %for.body49.split

]]></Node>
<StgValue><ssdm name="bayerWindow_78"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:1 %bayerWindow_77 = phi i10 %pixBuf_192, void %VITIS_LOOP_372_11, i10 %bayerWindow_94, void %for.body49.split

]]></Node>
<StgValue><ssdm name="bayerWindow_77"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:2 %bayerWindow_76 = phi i10 %pixBuf_191, void %VITIS_LOOP_372_11, i10 %bayerWindow_94, void %for.body49.split

]]></Node>
<StgValue><ssdm name="bayerWindow_76"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:3 %bayerWindow_74 = phi i10 %bayerWindow_79, void %VITIS_LOOP_372_11, i10 %bayerWindow_93, void %for.body49.split

]]></Node>
<StgValue><ssdm name="bayerWindow_74"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:4 %bayerWindow_73 = phi i10 %bayerWindow_75, void %VITIS_LOOP_372_11, i10 %bayerWindow_93, void %for.body49.split

]]></Node>
<StgValue><ssdm name="bayerWindow_73"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:5 %bayerWindow_72 = phi i10 %bayerWindow_71, void %VITIS_LOOP_372_11, i10 %bayerWindow_93, void %for.body49.split

]]></Node>
<StgValue><ssdm name="bayerWindow_72"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:6 %bayerWindow_70 = phi i10 %bayerWindow_63, void %VITIS_LOOP_372_11, i10 %bayerWindow_92, void %for.body49.split

]]></Node>
<StgValue><ssdm name="bayerWindow_70"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:7 %bayerWindow_69 = phi i10 %bayerWindow_59, void %VITIS_LOOP_372_11, i10 %bayerWindow_92, void %for.body49.split

]]></Node>
<StgValue><ssdm name="bayerWindow_69"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:8 %bayerWindow_68 = phi i10 %bayerWindow_58, void %VITIS_LOOP_372_11, i10 %bayerWindow_92, void %for.body49.split

]]></Node>
<StgValue><ssdm name="bayerWindow_68"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:9 %bayerWindow_66 = phi i10 %bayerWindow_56, void %VITIS_LOOP_372_11, i10 %bayerWindow_91, void %for.body49.split

]]></Node>
<StgValue><ssdm name="bayerWindow_66"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:10 %bayerWindow_65 = phi i10 %bayerWindow_55, void %VITIS_LOOP_372_11, i10 %bayerWindow_91, void %for.body49.split

]]></Node>
<StgValue><ssdm name="bayerWindow_65"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:11 %bayerWindow_64 = phi i10 %bayerWindow_54, void %VITIS_LOOP_372_11, i10 %bayerWindow_91, void %for.body49.split

]]></Node>
<StgValue><ssdm name="bayerWindow_64"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:12 %bayerWindow_62 = phi i10 %bayerWindow_52, void %VITIS_LOOP_372_11, i10 %bayerWindow_90, void %for.body49.split

]]></Node>
<StgValue><ssdm name="bayerWindow_62"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:13 %bayerWindow_61 = phi i10 %bayerWindow_51, void %VITIS_LOOP_372_11, i10 %bayerWindow_90, void %for.body49.split

]]></Node>
<StgValue><ssdm name="bayerWindow_61"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:14 %bayerWindow_60 = phi i10 %bayerWindow_50, void %VITIS_LOOP_372_11, i10 %bayerWindow_90, void %for.body49.split

]]></Node>
<StgValue><ssdm name="bayerWindow_60"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:18 %empty_185 = phi i10 %select_ln387_27, void %VITIS_LOOP_372_11, i10 %bayerWindow_94, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:20 %empty_187 = phi i10 %select_ln387_29, void %VITIS_LOOP_372_11, i10 %bayerWindow_48, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:24 %empty_191 = phi i10 %select_ln387_21, void %VITIS_LOOP_372_11, i10 %bayerWindow_93, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:26 %empty_193 = phi i10 %select_ln387_23, void %VITIS_LOOP_372_11, i10 %bayerWindow_44, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:30 %g_9 = phi i10 %select_ln387_15, void %VITIS_LOOP_372_11, i10 %bayerWindow_92, void %for.body49.split

]]></Node>
<StgValue><ssdm name="g_9"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:32 %g_6 = phi i10 %select_ln387_17, void %VITIS_LOOP_372_11, i10 %bayerWindow_40, void %for.body49.split

]]></Node>
<StgValue><ssdm name="g_6"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:36 %empty_199 = phi i10 %select_ln387_9, void %VITIS_LOOP_372_11, i10 %bayerWindow_91, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:38 %empty_201 = phi i10 %select_ln387_11, void %VITIS_LOOP_372_11, i10 %bayerWindow_36, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:42 %empty_205 = phi i10 %select_ln387_3, void %VITIS_LOOP_372_11, i10 %bayerWindow_90, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:44 %empty_207 = phi i10 %select_ln387_5, void %VITIS_LOOP_372_11, i10 %bayerWindow_32, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:1 %store_ln277 = store i10 %bayerWindow_78, i10 %bayerWindow_29

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:2 %store_ln277 = store i10 %bayerWindow_77, i10 %bayerWindow_28

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:3 %store_ln277 = store i10 %bayerWindow_76, i10 %bayerWindow_27

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:4 %store_ln277 = store i10 %bayerWindow_74, i10 %bayerWindow_26

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:5 %store_ln277 = store i10 %bayerWindow_73, i10 %bayerWindow_25

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:6 %store_ln277 = store i10 %bayerWindow_72, i10 %bayerWindow_24

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:7 %store_ln277 = store i10 %bayerWindow_70, i10 %bayerWindow_23

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:8 %store_ln277 = store i10 %bayerWindow_69, i10 %bayerWindow_22

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:9 %store_ln277 = store i10 %bayerWindow_68, i10 %bayerWindow_21

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:10 %store_ln277 = store i10 %bayerWindow_66, i10 %bayerWindow_20

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:11 %store_ln277 = store i10 %bayerWindow_65, i10 %bayerWindow_19

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:12 %store_ln277 = store i10 %bayerWindow_64, i10 %bayerWindow_15

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:13 %store_ln277 = store i10 %bayerWindow_62, i10 %bayerWindow_11

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:14 %store_ln277 = store i10 %bayerWindow_61, i10 %bayerWindow_7

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:15 %store_ln277 = store i10 %bayerWindow_60, i10 %bayerWindow_3

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:16 %store_ln387 = store i10 %empty_185, i10 %empty_181

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:17 %store_ln387 = store i10 %empty_187, i10 %empty_180

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:18 %store_ln387 = store i10 %empty_191, i10 %empty_179

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:19 %store_ln387 = store i10 %empty_193, i10 %empty_178

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:20 %store_ln387 = store i10 %g_9, i10 %empty_177

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:21 %store_ln387 = store i10 %g_6, i10 %empty_176

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:22 %store_ln387 = store i10 %empty_199, i10 %empty_175

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:23 %store_ln387 = store i10 %empty_201, i10 %empty_174

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:24 %store_ln387 = store i10 %empty_205, i10 %empty_173

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc744:25 %store_ln387 = store i10 %empty_207, i10 %empty

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="0" op_0_bw="0">
<![CDATA[
for.inc744:28 %br_ln318 = br void %for.body49

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:15 %empty_182 = phi i10 %select_ln387_24, void %VITIS_LOOP_372_11, i10 %bayerWindow_47, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:16 %empty_183 = phi i10 %select_ln387_25, void %VITIS_LOOP_372_11, i10 %bayerWindow_46, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:17 %empty_184 = phi i10 %select_ln387_26, void %VITIS_LOOP_372_11, i10 %p_load, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:19 %empty_186 = phi i10 %select_ln387_28, void %VITIS_LOOP_372_11, i10 %p_load126, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:21 %empty_188 = phi i10 %select_ln387_18, void %VITIS_LOOP_372_11, i10 %bayerWindow_43, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:22 %empty_189 = phi i10 %select_ln387_19, void %VITIS_LOOP_372_11, i10 %bayerWindow_42, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:23 %empty_190 = phi i10 %select_ln387_20, void %VITIS_LOOP_372_11, i10 %p_load127, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:25 %empty_192 = phi i10 %select_ln387_22, void %VITIS_LOOP_372_11, i10 %p_load128, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:27 %g_3 = phi i10 %select_ln387_12, void %VITIS_LOOP_372_11, i10 %bayerWindow_39, void %for.body49.split

]]></Node>
<StgValue><ssdm name="g_3"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:28 %g = phi i10 %select_ln387_13, void %VITIS_LOOP_372_11, i10 %bayerWindow_38, void %for.body49.split

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:29 %empty_194 = phi i10 %select_ln387_14, void %VITIS_LOOP_372_11, i10 %p_load129, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:31 %empty_195 = phi i10 %select_ln387_16, void %VITIS_LOOP_372_11, i10 %p_load130, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:33 %empty_196 = phi i10 %select_ln387_6, void %VITIS_LOOP_372_11, i10 %bayerWindow_35, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:34 %empty_197 = phi i10 %select_ln387_7, void %VITIS_LOOP_372_11, i10 %bayerWindow_34, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:35 %empty_198 = phi i10 %select_ln387_8, void %VITIS_LOOP_372_11, i10 %p_load131, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:37 %empty_200 = phi i10 %select_ln387_10, void %VITIS_LOOP_372_11, i10 %p_load132, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:39 %empty_202 = phi i10 %select_ln387, void %VITIS_LOOP_372_11, i10 %bayerWindow_31, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:40 %empty_203 = phi i10 %select_ln387_1, void %VITIS_LOOP_372_11, i10 %bayerWindow_30, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:41 %empty_204 = phi i10 %select_ln387_2, void %VITIS_LOOP_372_11, i10 %p_load133, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.body225:43 %empty_206 = phi i10 %select_ln387_4, void %VITIS_LOOP_372_11, i10 %p_load134, void %for.body49.split

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19:0 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_197, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19:1 %zext_ln450 = zext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln450"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:2 %zext_ln450_1 = zext i10 %empty_203

]]></Node>
<StgValue><ssdm name="zext_ln450_1"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:3 %zext_ln450_2 = zext i10 %empty_203

]]></Node>
<StgValue><ssdm name="zext_ln450_2"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:4 %zext_ln450_3 = zext i10 %g

]]></Node>
<StgValue><ssdm name="zext_ln450_3"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:5 %zext_ln450_4 = zext i10 %g

]]></Node>
<StgValue><ssdm name="zext_ln450_4"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:6 %sub_ln450 = sub i12 %zext_ln450, i12 %zext_ln450_4

]]></Node>
<StgValue><ssdm name="sub_ln450"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:7 %K = sub i12 %sub_ln450, i12 %zext_ln450_2

]]></Node>
<StgValue><ssdm name="K"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19:8 %shl_ln3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_204, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19:9 %zext_ln451 = zext i11 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln451"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:10 %zext_ln451_1 = zext i10 %empty_206

]]></Node>
<StgValue><ssdm name="zext_ln451_1"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:11 %sub_ln451 = sub i12 %zext_ln451, i12 %zext_ln450_2

]]></Node>
<StgValue><ssdm name="sub_ln451"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:12 %K_1 = sub i12 %sub_ln451, i12 %zext_ln451_1

]]></Node>
<StgValue><ssdm name="K_1"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19:13 %shl_ln4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_200, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19:14 %zext_ln452 = zext i11 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln452"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:15 %zext_ln452_1 = zext i10 %empty_195

]]></Node>
<StgValue><ssdm name="zext_ln452_1"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:16 %zext_ln452_2 = zext i10 %empty_195

]]></Node>
<StgValue><ssdm name="zext_ln452_2"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:17 %sub_ln452 = sub i12 %zext_ln452, i12 %zext_ln452_2

]]></Node>
<StgValue><ssdm name="sub_ln452"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:18 %K_2 = sub i12 %sub_ln452, i12 %zext_ln451_1

]]></Node>
<StgValue><ssdm name="K_2"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19:19 %shl_ln5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_194, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19:20 %zext_ln453 = zext i11 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln453"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:21 %sub_ln453 = sub i12 %zext_ln453, i12 %zext_ln450_4

]]></Node>
<StgValue><ssdm name="sub_ln453"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:22 %K_3 = sub i12 %sub_ln453, i12 %zext_ln452_2

]]></Node>
<StgValue><ssdm name="K_3"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19:23 %shl_ln6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_192, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19:24 %zext_ln454 = zext i11 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln454"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:25 %zext_ln454_1 = zext i10 %empty_186

]]></Node>
<StgValue><ssdm name="zext_ln454_1"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:26 %sub_ln454 = sub i12 %zext_ln454, i12 %zext_ln454_1

]]></Node>
<StgValue><ssdm name="sub_ln454"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:27 %K_4 = sub i12 %sub_ln454, i12 %zext_ln452_2

]]></Node>
<StgValue><ssdm name="K_4"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19:28 %shl_ln7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_184, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19:29 %zext_ln455 = zext i11 %shl_ln7

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:30 %zext_ln455_1 = zext i10 %empty_183

]]></Node>
<StgValue><ssdm name="zext_ln455_1"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:31 %zext_ln455_2 = zext i10 %empty_183

]]></Node>
<StgValue><ssdm name="zext_ln455_2"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:32 %sub_ln455 = sub i12 %zext_ln455, i12 %zext_ln455_2

]]></Node>
<StgValue><ssdm name="sub_ln455"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:33 %K_5 = sub i12 %sub_ln455, i12 %zext_ln454_1

]]></Node>
<StgValue><ssdm name="K_5"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19:34 %shl_ln8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_189, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19:35 %zext_ln456 = zext i11 %shl_ln8

]]></Node>
<StgValue><ssdm name="zext_ln456"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:36 %sub_ln456 = sub i12 %zext_ln456, i12 %zext_ln455_2

]]></Node>
<StgValue><ssdm name="sub_ln456"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:37 %K_6 = sub i12 %sub_ln456, i12 %zext_ln450_4

]]></Node>
<StgValue><ssdm name="K_6"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19:38 %shl_ln9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_182, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19:39 %zext_ln457 = zext i11 %shl_ln9

]]></Node>
<StgValue><ssdm name="zext_ln457"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:40 %zext_ln457_1 = zext i10 %empty_187

]]></Node>
<StgValue><ssdm name="zext_ln457_1"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:41 %sub_ln457 = sub i12 %zext_ln457, i12 %zext_ln455_2

]]></Node>
<StgValue><ssdm name="sub_ln457"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:42 %K_7 = sub i12 %sub_ln457, i12 %zext_ln457_1

]]></Node>
<StgValue><ssdm name="K_7"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19:43 %shl_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_193, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19:44 %zext_ln458 = zext i11 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln458"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:45 %zext_ln458_1 = zext i10 %g_6

]]></Node>
<StgValue><ssdm name="zext_ln458_1"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:46 %zext_ln458_2 = zext i10 %g_6

]]></Node>
<StgValue><ssdm name="zext_ln458_2"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:47 %sub_ln458 = sub i12 %zext_ln458, i12 %zext_ln457_1

]]></Node>
<StgValue><ssdm name="sub_ln458"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:48 %K_8 = sub i12 %sub_ln458, i12 %zext_ln458_2

]]></Node>
<StgValue><ssdm name="K_8"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19:49 %shl_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %g_3, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19:50 %zext_ln459 = zext i11 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln459"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:51 %sub_ln459 = sub i12 %zext_ln459, i12 %zext_ln450_4

]]></Node>
<StgValue><ssdm name="sub_ln459"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:52 %K_9 = sub i12 %sub_ln459, i12 %zext_ln458_2

]]></Node>
<StgValue><ssdm name="K_9"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19:53 %shl_ln10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_201, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln10"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19:54 %zext_ln460 = zext i11 %shl_ln10

]]></Node>
<StgValue><ssdm name="zext_ln460"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:55 %zext_ln460_1 = zext i10 %empty_207

]]></Node>
<StgValue><ssdm name="zext_ln460_1"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:56 %sub_ln460 = sub i12 %zext_ln460, i12 %zext_ln458_2

]]></Node>
<StgValue><ssdm name="sub_ln460"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:57 %K_10 = sub i12 %sub_ln460, i12 %zext_ln460_1

]]></Node>
<StgValue><ssdm name="K_10"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19:58 %shl_ln11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_202, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln11"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19:59 %zext_ln461 = zext i11 %shl_ln11

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:60 %sub_ln461 = sub i12 %zext_ln461, i12 %zext_ln450_2

]]></Node>
<StgValue><ssdm name="sub_ln461"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19:61 %K_11 = sub i12 %sub_ln461, i12 %zext_ln460_1

]]></Node>
<StgValue><ssdm name="K_11"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19:196 %sub_ln483 = sub i11 %zext_ln450_1, i11 %zext_ln450_3

]]></Node>
<StgValue><ssdm name="sub_ln483"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19:200 %sub_ln483_1 = sub i11 %zext_ln455_1, i11 %zext_ln450_3

]]></Node>
<StgValue><ssdm name="sub_ln483_1"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19:206 %sub_ln484 = sub i11 %zext_ln452_1, i11 %zext_ln450_3

]]></Node>
<StgValue><ssdm name="sub_ln484"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19:210 %sub_ln484_1 = sub i11 %zext_ln458_1, i11 %zext_ln450_3

]]></Node>
<StgValue><ssdm name="sub_ln484_1"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.1:0 %shl_ln450_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_196, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln450_1"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:1 %zext_ln450_5 = zext i11 %shl_ln450_1

]]></Node>
<StgValue><ssdm name="zext_ln450_5"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:2 %zext_ln450_6 = zext i10 %empty_202

]]></Node>
<StgValue><ssdm name="zext_ln450_6"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:3 %zext_ln450_7 = zext i10 %empty_202

]]></Node>
<StgValue><ssdm name="zext_ln450_7"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:4 %zext_ln450_8 = zext i10 %g_3

]]></Node>
<StgValue><ssdm name="zext_ln450_8"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:5 %zext_ln450_9 = zext i10 %g_3

]]></Node>
<StgValue><ssdm name="zext_ln450_9"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:6 %sub_ln450_1 = sub i12 %zext_ln450_5, i12 %zext_ln450_9

]]></Node>
<StgValue><ssdm name="sub_ln450_1"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:7 %K_12 = sub i12 %sub_ln450_1, i12 %zext_ln450_7

]]></Node>
<StgValue><ssdm name="K_12"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.1:8 %shl_ln451_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_203, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln451_1"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:9 %zext_ln451_2 = zext i11 %shl_ln451_1

]]></Node>
<StgValue><ssdm name="zext_ln451_2"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:10 %zext_ln451_3 = zext i10 %empty_204

]]></Node>
<StgValue><ssdm name="zext_ln451_3"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:11 %zext_ln451_4 = zext i10 %empty_204

]]></Node>
<StgValue><ssdm name="zext_ln451_4"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:12 %add_ln451 = add i11 %zext_ln451_4, i11 %zext_ln450_6

]]></Node>
<StgValue><ssdm name="add_ln451"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:13 %zext_ln451_5 = zext i11 %add_ln451

]]></Node>
<StgValue><ssdm name="zext_ln451_5"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:14 %K_13 = sub i12 %zext_ln451_2, i12 %zext_ln451_5

]]></Node>
<StgValue><ssdm name="K_13"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.1:15 %shl_ln452_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_198, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln452_1"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:16 %zext_ln452_3 = zext i11 %shl_ln452_1

]]></Node>
<StgValue><ssdm name="zext_ln452_3"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:17 %zext_ln452_4 = zext i10 %empty_194

]]></Node>
<StgValue><ssdm name="zext_ln452_4"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:18 %zext_ln452_5 = zext i10 %empty_194

]]></Node>
<StgValue><ssdm name="zext_ln452_5"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:19 %sub_ln452_1 = sub i12 %zext_ln452_3, i12 %zext_ln452_5

]]></Node>
<StgValue><ssdm name="sub_ln452_1"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:20 %K_14 = sub i12 %sub_ln452_1, i12 %zext_ln451_3

]]></Node>
<StgValue><ssdm name="K_14"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:23 %add_ln453 = add i11 %zext_ln452_4, i11 %zext_ln450_8

]]></Node>
<StgValue><ssdm name="add_ln453"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.1:26 %shl_ln454_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_190, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln454_1"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:27 %zext_ln454_2 = zext i11 %shl_ln454_1

]]></Node>
<StgValue><ssdm name="zext_ln454_2"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:28 %zext_ln454_3 = zext i10 %empty_184

]]></Node>
<StgValue><ssdm name="zext_ln454_3"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:29 %zext_ln454_4 = zext i10 %empty_184

]]></Node>
<StgValue><ssdm name="zext_ln454_4"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:30 %sub_ln454_1 = sub i12 %zext_ln454_2, i12 %zext_ln454_4

]]></Node>
<StgValue><ssdm name="sub_ln454_1"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:31 %K_16 = sub i12 %sub_ln454_1, i12 %zext_ln452_5

]]></Node>
<StgValue><ssdm name="K_16"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.1:32 %shl_ln455_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_183, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln455_1"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:33 %zext_ln455_3 = zext i11 %shl_ln455_1

]]></Node>
<StgValue><ssdm name="zext_ln455_3"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:34 %zext_ln455_4 = zext i10 %empty_182

]]></Node>
<StgValue><ssdm name="zext_ln455_4"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:35 %zext_ln455_5 = zext i10 %empty_182

]]></Node>
<StgValue><ssdm name="zext_ln455_5"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:36 %add_ln455 = add i11 %zext_ln454_3, i11 %zext_ln455_5

]]></Node>
<StgValue><ssdm name="add_ln455"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:37 %zext_ln455_6 = zext i11 %add_ln455

]]></Node>
<StgValue><ssdm name="zext_ln455_6"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:38 %K_17 = sub i12 %zext_ln455_3, i12 %zext_ln455_6

]]></Node>
<StgValue><ssdm name="K_17"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.1:39 %shl_ln456_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_188, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln456_1"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:40 %zext_ln456_1 = zext i11 %shl_ln456_1

]]></Node>
<StgValue><ssdm name="zext_ln456_1"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:41 %sub_ln456_1 = sub i12 %zext_ln456_1, i12 %zext_ln455_4

]]></Node>
<StgValue><ssdm name="sub_ln456_1"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:42 %K_18 = sub i12 %sub_ln456_1, i12 %zext_ln450_9

]]></Node>
<StgValue><ssdm name="K_18"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.1:43 %shl_ln457_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_187, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln457_1"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:44 %zext_ln457_2 = zext i11 %shl_ln457_1

]]></Node>
<StgValue><ssdm name="zext_ln457_2"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:45 %zext_ln457_3 = zext i10 %empty_185

]]></Node>
<StgValue><ssdm name="zext_ln457_3"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:46 %zext_ln457_4 = zext i10 %empty_185

]]></Node>
<StgValue><ssdm name="zext_ln457_4"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:47 %add_ln457 = add i11 %zext_ln457_4, i11 %zext_ln455_5

]]></Node>
<StgValue><ssdm name="add_ln457"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:48 %zext_ln457_5 = zext i11 %add_ln457

]]></Node>
<StgValue><ssdm name="zext_ln457_5"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:49 %K_19 = sub i12 %zext_ln457_2, i12 %zext_ln457_5

]]></Node>
<StgValue><ssdm name="K_19"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.1:50 %shl_ln458_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_191, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln458_1"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:51 %zext_ln458_3 = zext i11 %shl_ln458_1

]]></Node>
<StgValue><ssdm name="zext_ln458_3"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:52 %zext_ln458_4 = zext i10 %g_9

]]></Node>
<StgValue><ssdm name="zext_ln458_4"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:53 %zext_ln458_5 = zext i10 %g_9

]]></Node>
<StgValue><ssdm name="zext_ln458_5"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:54 %sub_ln458_1 = sub i12 %zext_ln458_3, i12 %zext_ln457_3

]]></Node>
<StgValue><ssdm name="sub_ln458_1"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:55 %K_20 = sub i12 %sub_ln458_1, i12 %zext_ln458_5

]]></Node>
<StgValue><ssdm name="K_20"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:58 %add_ln459 = add i11 %zext_ln458_4, i11 %zext_ln450_8

]]></Node>
<StgValue><ssdm name="add_ln459"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.1:61 %shl_ln460_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_199, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln460_1"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:62 %zext_ln460_2 = zext i11 %shl_ln460_1

]]></Node>
<StgValue><ssdm name="zext_ln460_2"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:63 %zext_ln460_3 = zext i10 %empty_205

]]></Node>
<StgValue><ssdm name="zext_ln460_3"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:64 %zext_ln460_4 = zext i10 %empty_205

]]></Node>
<StgValue><ssdm name="zext_ln460_4"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:65 %sub_ln460_1 = sub i12 %zext_ln460_2, i12 %zext_ln458_5

]]></Node>
<StgValue><ssdm name="sub_ln460_1"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:66 %K_22 = sub i12 %sub_ln460_1, i12 %zext_ln460_4

]]></Node>
<StgValue><ssdm name="K_22"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.1:67 %shl_ln461_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_207, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln461_1"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:68 %zext_ln461_1 = zext i11 %shl_ln461_1

]]></Node>
<StgValue><ssdm name="zext_ln461_1"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:69 %add_ln461 = add i11 %zext_ln460_3, i11 %zext_ln450_6

]]></Node>
<StgValue><ssdm name="add_ln461"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:70 %zext_ln461_2 = zext i11 %add_ln461

]]></Node>
<StgValue><ssdm name="zext_ln461_2"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:71 %K_23 = sub i12 %zext_ln461_1, i12 %zext_ln461_2

]]></Node>
<StgValue><ssdm name="K_23"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:206 %sub_ln483_2 = sub i11 %zext_ln450_6, i11 %zext_ln450_8

]]></Node>
<StgValue><ssdm name="sub_ln483_2"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:210 %sub_ln483_3 = sub i11 %zext_ln455_5, i11 %zext_ln450_8

]]></Node>
<StgValue><ssdm name="sub_ln483_3"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:216 %sub_ln484_2 = sub i11 %zext_ln452_4, i11 %zext_ln450_8

]]></Node>
<StgValue><ssdm name="sub_ln484_2"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:220 %sub_ln484_3 = sub i11 %zext_ln458_4, i11 %zext_ln450_8

]]></Node>
<StgValue><ssdm name="sub_ln484_3"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.2:0 %shl_ln450_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_201, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln450_2"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:1 %zext_ln450_10 = zext i11 %shl_ln450_2

]]></Node>
<StgValue><ssdm name="zext_ln450_10"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:2 %zext_ln450_11 = zext i10 %empty_207

]]></Node>
<StgValue><ssdm name="zext_ln450_11"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:3 %zext_ln450_12 = zext i10 %empty_207

]]></Node>
<StgValue><ssdm name="zext_ln450_12"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:4 %zext_ln450_13 = zext i10 %g_6

]]></Node>
<StgValue><ssdm name="zext_ln450_13"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:5 %zext_ln450_14 = zext i10 %g_6

]]></Node>
<StgValue><ssdm name="zext_ln450_14"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:6 %sub_ln450_2 = sub i12 %zext_ln450_10, i12 %zext_ln450_14

]]></Node>
<StgValue><ssdm name="sub_ln450_2"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:7 %K_24 = sub i12 %sub_ln450_2, i12 %zext_ln450_12

]]></Node>
<StgValue><ssdm name="K_24"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.2:8 %shl_ln451_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_202, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln451_2"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:9 %zext_ln451_6 = zext i11 %shl_ln451_2

]]></Node>
<StgValue><ssdm name="zext_ln451_6"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:10 %zext_ln451_7 = zext i10 %empty_203

]]></Node>
<StgValue><ssdm name="zext_ln451_7"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:11 %sub_ln451_1 = sub i12 %zext_ln451_6, i12 %zext_ln451_7

]]></Node>
<StgValue><ssdm name="sub_ln451_1"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:12 %K_25 = sub i12 %sub_ln451_1, i12 %zext_ln450_12

]]></Node>
<StgValue><ssdm name="K_25"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.2:13 %shl_ln452_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_197, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln452_2"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:14 %zext_ln452_6 = zext i11 %shl_ln452_2

]]></Node>
<StgValue><ssdm name="zext_ln452_6"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:15 %zext_ln452_7 = zext i10 %g

]]></Node>
<StgValue><ssdm name="zext_ln452_7"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:16 %zext_ln452_8 = zext i10 %g

]]></Node>
<StgValue><ssdm name="zext_ln452_8"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:17 %sub_ln452_2 = sub i12 %zext_ln452_6, i12 %zext_ln452_8

]]></Node>
<StgValue><ssdm name="sub_ln452_2"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:18 %K_26 = sub i12 %sub_ln452_2, i12 %zext_ln451_7

]]></Node>
<StgValue><ssdm name="K_26"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.2:19 %shl_ln453_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %g_3, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln453_2"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:20 %zext_ln453_3 = zext i11 %shl_ln453_2

]]></Node>
<StgValue><ssdm name="zext_ln453_3"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:21 %sub_ln453_1 = sub i12 %zext_ln453_3, i12 %zext_ln452_8

]]></Node>
<StgValue><ssdm name="sub_ln453_1"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:22 %K_27 = sub i12 %sub_ln453_1, i12 %zext_ln450_14

]]></Node>
<StgValue><ssdm name="K_27"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.2:23 %shl_ln454_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_189, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln454_2"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:24 %zext_ln454_5 = zext i11 %shl_ln454_2

]]></Node>
<StgValue><ssdm name="zext_ln454_5"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:25 %zext_ln454_6 = zext i10 %empty_183

]]></Node>
<StgValue><ssdm name="zext_ln454_6"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:26 %sub_ln454_2 = sub i12 %zext_ln454_5, i12 %zext_ln454_6

]]></Node>
<StgValue><ssdm name="sub_ln454_2"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:27 %K_28 = sub i12 %sub_ln454_2, i12 %zext_ln452_8

]]></Node>
<StgValue><ssdm name="K_28"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.2:28 %shl_ln455_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_182, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln455_2"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:29 %zext_ln455_7 = zext i11 %shl_ln455_2

]]></Node>
<StgValue><ssdm name="zext_ln455_7"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:30 %zext_ln455_8 = zext i10 %empty_187

]]></Node>
<StgValue><ssdm name="zext_ln455_8"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:31 %zext_ln455_9 = zext i10 %empty_187

]]></Node>
<StgValue><ssdm name="zext_ln455_9"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:32 %sub_ln455_1 = sub i12 %zext_ln455_7, i12 %zext_ln454_6

]]></Node>
<StgValue><ssdm name="sub_ln455_1"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:33 %K_29 = sub i12 %sub_ln455_1, i12 %zext_ln455_9

]]></Node>
<StgValue><ssdm name="K_29"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.2:34 %shl_ln456_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_193, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln456_2"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:35 %zext_ln456_2 = zext i11 %shl_ln456_2

]]></Node>
<StgValue><ssdm name="zext_ln456_2"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:36 %sub_ln456_2 = sub i12 %zext_ln456_2, i12 %zext_ln455_9

]]></Node>
<StgValue><ssdm name="sub_ln456_2"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:37 %K_30 = sub i12 %sub_ln456_2, i12 %zext_ln450_14

]]></Node>
<StgValue><ssdm name="K_30"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.2:38 %shl_ln457_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_185, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln457_2"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:39 %zext_ln457_6 = zext i11 %shl_ln457_2

]]></Node>
<StgValue><ssdm name="zext_ln457_6"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:40 %zext_ln457_7 = zext i10 %bayerWindow_76

]]></Node>
<StgValue><ssdm name="zext_ln457_7"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:41 %sub_ln457_1 = sub i12 %zext_ln457_6, i12 %zext_ln457_7

]]></Node>
<StgValue><ssdm name="sub_ln457_1"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:42 %K_31 = sub i12 %sub_ln457_1, i12 %zext_ln455_9

]]></Node>
<StgValue><ssdm name="K_31"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.2:43 %shl_ln458_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %bayerWindow_72, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln458_2"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:44 %zext_ln458_6 = zext i11 %shl_ln458_2

]]></Node>
<StgValue><ssdm name="zext_ln458_6"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:45 %zext_ln458_7 = zext i10 %bayerWindow_68

]]></Node>
<StgValue><ssdm name="zext_ln458_7"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:46 %zext_ln458_8 = zext i10 %bayerWindow_68

]]></Node>
<StgValue><ssdm name="zext_ln458_8"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:47 %sub_ln458_2 = sub i12 %zext_ln458_6, i12 %zext_ln457_7

]]></Node>
<StgValue><ssdm name="sub_ln458_2"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:48 %K_32 = sub i12 %sub_ln458_2, i12 %zext_ln458_8

]]></Node>
<StgValue><ssdm name="K_32"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.2:49 %shl_ln459_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %g_9, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln459_2"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:50 %zext_ln459_3 = zext i11 %shl_ln459_2

]]></Node>
<StgValue><ssdm name="zext_ln459_3"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:51 %sub_ln459_1 = sub i12 %zext_ln459_3, i12 %zext_ln458_8

]]></Node>
<StgValue><ssdm name="sub_ln459_1"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:52 %K_33 = sub i12 %sub_ln459_1, i12 %zext_ln450_14

]]></Node>
<StgValue><ssdm name="K_33"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.2:53 %shl_ln460_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %bayerWindow_64, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln460_2"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:54 %zext_ln460_5 = zext i11 %shl_ln460_2

]]></Node>
<StgValue><ssdm name="zext_ln460_5"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:55 %zext_ln460_6 = zext i10 %bayerWindow_60

]]></Node>
<StgValue><ssdm name="zext_ln460_6"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:56 %sub_ln460_2 = sub i12 %zext_ln460_5, i12 %zext_ln458_8

]]></Node>
<StgValue><ssdm name="sub_ln460_2"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:57 %K_34 = sub i12 %sub_ln460_2, i12 %zext_ln460_6

]]></Node>
<StgValue><ssdm name="K_34"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.2:58 %shl_ln461_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_205, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln461_2"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:59 %zext_ln461_3 = zext i11 %shl_ln461_2

]]></Node>
<StgValue><ssdm name="zext_ln461_3"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:60 %sub_ln461_1 = sub i12 %zext_ln461_3, i12 %zext_ln460_6

]]></Node>
<StgValue><ssdm name="sub_ln461_1"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:61 %K_35 = sub i12 %sub_ln461_1, i12 %zext_ln450_12

]]></Node>
<StgValue><ssdm name="K_35"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:196 %sub_ln483_4 = sub i11 %zext_ln450_11, i11 %zext_ln450_13

]]></Node>
<StgValue><ssdm name="sub_ln483_4"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:200 %sub_ln483_5 = sub i11 %zext_ln455_8, i11 %zext_ln450_13

]]></Node>
<StgValue><ssdm name="sub_ln483_5"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:206 %sub_ln484_4 = sub i11 %zext_ln452_7, i11 %zext_ln450_13

]]></Node>
<StgValue><ssdm name="sub_ln484_4"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:210 %sub_ln484_5 = sub i11 %zext_ln458_7, i11 %zext_ln450_13

]]></Node>
<StgValue><ssdm name="sub_ln484_5"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.3:0 %shl_ln450_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_199, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln450_3"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:1 %zext_ln450_15 = zext i11 %shl_ln450_3

]]></Node>
<StgValue><ssdm name="zext_ln450_15"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:2 %zext_ln450_16 = zext i10 %empty_205

]]></Node>
<StgValue><ssdm name="zext_ln450_16"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:3 %zext_ln450_17 = zext i10 %empty_205

]]></Node>
<StgValue><ssdm name="zext_ln450_17"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:4 %zext_ln450_18 = zext i10 %g_9

]]></Node>
<StgValue><ssdm name="zext_ln450_18"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:5 %zext_ln450_19 = zext i10 %g_9

]]></Node>
<StgValue><ssdm name="zext_ln450_19"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:6 %sub_ln450_3 = sub i12 %zext_ln450_15, i12 %zext_ln450_19

]]></Node>
<StgValue><ssdm name="sub_ln450_3"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:7 %K_36 = sub i12 %sub_ln450_3, i12 %zext_ln450_17

]]></Node>
<StgValue><ssdm name="K_36"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.3:8 %shl_ln451_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_207, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln451_3"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:9 %zext_ln451_8 = zext i11 %shl_ln451_3

]]></Node>
<StgValue><ssdm name="zext_ln451_8"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:10 %zext_ln451_9 = zext i10 %empty_202

]]></Node>
<StgValue><ssdm name="zext_ln451_9"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:11 %zext_ln451_10 = zext i10 %empty_202

]]></Node>
<StgValue><ssdm name="zext_ln451_10"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:12 %add_ln451_1 = add i11 %zext_ln450_16, i11 %zext_ln451_10

]]></Node>
<StgValue><ssdm name="add_ln451_1"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:13 %zext_ln451_11 = zext i11 %add_ln451_1

]]></Node>
<StgValue><ssdm name="zext_ln451_11"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:14 %K_37 = sub i12 %zext_ln451_8, i12 %zext_ln451_11

]]></Node>
<StgValue><ssdm name="K_37"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.3:15 %shl_ln452_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_196, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln452_3"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:16 %zext_ln452_9 = zext i11 %shl_ln452_3

]]></Node>
<StgValue><ssdm name="zext_ln452_9"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:17 %zext_ln452_10 = zext i10 %g_3

]]></Node>
<StgValue><ssdm name="zext_ln452_10"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:18 %zext_ln452_11 = zext i10 %g_3

]]></Node>
<StgValue><ssdm name="zext_ln452_11"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:19 %sub_ln452_3 = sub i12 %zext_ln452_9, i12 %zext_ln452_11

]]></Node>
<StgValue><ssdm name="sub_ln452_3"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:20 %K_38 = sub i12 %sub_ln452_3, i12 %zext_ln451_9

]]></Node>
<StgValue><ssdm name="K_38"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:23 %add_ln453_1 = add i11 %zext_ln450_18, i11 %zext_ln452_10

]]></Node>
<StgValue><ssdm name="add_ln453_1"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.3:26 %shl_ln454_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_188, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln454_3"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:27 %zext_ln454_7 = zext i11 %shl_ln454_3

]]></Node>
<StgValue><ssdm name="zext_ln454_7"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:28 %zext_ln454_8 = zext i10 %empty_182

]]></Node>
<StgValue><ssdm name="zext_ln454_8"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:29 %zext_ln454_9 = zext i10 %empty_182

]]></Node>
<StgValue><ssdm name="zext_ln454_9"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:30 %sub_ln454_3 = sub i12 %zext_ln454_7, i12 %zext_ln454_9

]]></Node>
<StgValue><ssdm name="sub_ln454_3"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:31 %K_40 = sub i12 %sub_ln454_3, i12 %zext_ln452_11

]]></Node>
<StgValue><ssdm name="K_40"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.3:32 %shl_ln455_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_187, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln455_3"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:33 %zext_ln455_10 = zext i11 %shl_ln455_3

]]></Node>
<StgValue><ssdm name="zext_ln455_10"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:34 %zext_ln455_11 = zext i10 %empty_185

]]></Node>
<StgValue><ssdm name="zext_ln455_11"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:35 %zext_ln455_12 = zext i10 %empty_185

]]></Node>
<StgValue><ssdm name="zext_ln455_12"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:36 %add_ln455_1 = add i11 %zext_ln455_12, i11 %zext_ln454_8

]]></Node>
<StgValue><ssdm name="add_ln455_1"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:37 %zext_ln455_13 = zext i11 %add_ln455_1

]]></Node>
<StgValue><ssdm name="zext_ln455_13"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:38 %K_41 = sub i12 %zext_ln455_10, i12 %zext_ln455_13

]]></Node>
<StgValue><ssdm name="K_41"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.3:39 %shl_ln456_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_191, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln456_3"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:40 %zext_ln456_3 = zext i11 %shl_ln456_3

]]></Node>
<StgValue><ssdm name="zext_ln456_3"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:41 %sub_ln456_3 = sub i12 %zext_ln456_3, i12 %zext_ln455_11

]]></Node>
<StgValue><ssdm name="sub_ln456_3"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:42 %K_42 = sub i12 %sub_ln456_3, i12 %zext_ln450_19

]]></Node>
<StgValue><ssdm name="K_42"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.3:43 %shl_ln457_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %bayerWindow_76, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln457_3"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:44 %zext_ln457_8 = zext i11 %shl_ln457_3

]]></Node>
<StgValue><ssdm name="zext_ln457_8"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:45 %zext_ln457_9 = zext i10 %bayerWindow_77

]]></Node>
<StgValue><ssdm name="zext_ln457_9"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:46 %sub_ln457_2 = sub i12 %zext_ln457_8, i12 %zext_ln457_9

]]></Node>
<StgValue><ssdm name="sub_ln457_2"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:47 %K_43 = sub i12 %sub_ln457_2, i12 %zext_ln455_11

]]></Node>
<StgValue><ssdm name="K_43"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.3:48 %shl_ln458_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %bayerWindow_73, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln458_3"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:49 %zext_ln458_9 = zext i11 %shl_ln458_3

]]></Node>
<StgValue><ssdm name="zext_ln458_9"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:50 %zext_ln458_10 = zext i10 %bayerWindow_69

]]></Node>
<StgValue><ssdm name="zext_ln458_10"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:51 %zext_ln458_11 = zext i10 %bayerWindow_69

]]></Node>
<StgValue><ssdm name="zext_ln458_11"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:52 %sub_ln458_3 = sub i12 %zext_ln458_9, i12 %zext_ln457_9

]]></Node>
<StgValue><ssdm name="sub_ln458_3"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:53 %K_44 = sub i12 %sub_ln458_3, i12 %zext_ln458_11

]]></Node>
<StgValue><ssdm name="K_44"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.3:54 %shl_ln459_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %bayerWindow_68, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln459_3"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:55 %zext_ln459_4 = zext i11 %shl_ln459_3

]]></Node>
<StgValue><ssdm name="zext_ln459_4"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:56 %sub_ln459_2 = sub i12 %zext_ln459_4, i12 %zext_ln458_11

]]></Node>
<StgValue><ssdm name="sub_ln459_2"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:57 %K_45 = sub i12 %sub_ln459_2, i12 %zext_ln450_19

]]></Node>
<StgValue><ssdm name="K_45"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.3:58 %shl_ln460_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %bayerWindow_65, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln460_3"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:59 %zext_ln460_7 = zext i11 %shl_ln460_3

]]></Node>
<StgValue><ssdm name="zext_ln460_7"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:60 %zext_ln460_8 = zext i10 %bayerWindow_61

]]></Node>
<StgValue><ssdm name="zext_ln460_8"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:61 %sub_ln460_3 = sub i12 %zext_ln460_7, i12 %zext_ln458_11

]]></Node>
<StgValue><ssdm name="sub_ln460_3"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:62 %K_46 = sub i12 %sub_ln460_3, i12 %zext_ln460_8

]]></Node>
<StgValue><ssdm name="K_46"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.3:63 %shl_ln461_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %bayerWindow_60, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln461_3"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:64 %zext_ln461_4 = zext i11 %shl_ln461_3

]]></Node>
<StgValue><ssdm name="zext_ln461_4"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:65 %sub_ln461_2 = sub i12 %zext_ln461_4, i12 %zext_ln460_8

]]></Node>
<StgValue><ssdm name="sub_ln461_2"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:66 %K_47 = sub i12 %sub_ln461_2, i12 %zext_ln450_17

]]></Node>
<StgValue><ssdm name="K_47"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:201 %sub_ln483_6 = sub i11 %zext_ln450_16, i11 %zext_ln450_18

]]></Node>
<StgValue><ssdm name="sub_ln483_6"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:205 %sub_ln483_7 = sub i11 %zext_ln455_12, i11 %zext_ln450_18

]]></Node>
<StgValue><ssdm name="sub_ln483_7"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:211 %sub_ln484_6 = sub i11 %zext_ln452_10, i11 %zext_ln450_18

]]></Node>
<StgValue><ssdm name="sub_ln484_6"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:215 %sub_ln484_7 = sub i11 %zext_ln458_10, i11 %zext_ln450_18

]]></Node>
<StgValue><ssdm name="sub_ln484_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="621" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:62 %sext_ln465 = sext i12 %K

]]></Node>
<StgValue><ssdm name="sext_ln465"/></StgValue>
</operation>

<operation id="622" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:63 %sext_ln465_1 = sext i12 %K_2

]]></Node>
<StgValue><ssdm name="sext_ln465_1"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:64 %sext_ln465_2 = sext i12 %K_4

]]></Node>
<StgValue><ssdm name="sext_ln465_2"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:65 %sext_ln465_3 = sext i12 %K_6

]]></Node>
<StgValue><ssdm name="sext_ln465_3"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:66 %add_ln465 = add i13 %sext_ln465_2, i13 %sext_ln465_3

]]></Node>
<StgValue><ssdm name="add_ln465"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19:67 %sext_ln465_4 = sext i13 %add_ln465

]]></Node>
<StgValue><ssdm name="sext_ln465_4"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:68 %add_ln465_1 = add i13 %sext_ln465, i13 %sext_ln465_1

]]></Node>
<StgValue><ssdm name="add_ln465_1"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19:69 %sext_ln465_5 = sext i13 %add_ln465_1

]]></Node>
<StgValue><ssdm name="sext_ln465_5"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19:70 %ave = add i14 %sext_ln465_5, i14 %sext_ln465_4

]]></Node>
<StgValue><ssdm name="ave"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:71 %sext_ln466 = sext i12 %K_1

]]></Node>
<StgValue><ssdm name="sext_ln466"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:72 %sext_ln466_1 = sext i12 %K_3

]]></Node>
<StgValue><ssdm name="sext_ln466_1"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:73 %sext_ln466_2 = sext i12 %K_9

]]></Node>
<StgValue><ssdm name="sext_ln466_2"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:74 %add_ln466 = add i13 %sext_ln466_2, i13 %sext_ln466_1

]]></Node>
<StgValue><ssdm name="add_ln466"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19:75 %sext_ln466_3 = sext i13 %add_ln466

]]></Node>
<StgValue><ssdm name="sext_ln466_3"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:76 %sext_ln466_4 = sext i12 %K_11

]]></Node>
<StgValue><ssdm name="sext_ln466_4"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:77 %add_ln466_1 = add i13 %sext_ln466, i13 %sext_ln466_4

]]></Node>
<StgValue><ssdm name="add_ln466_1"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19:78 %sext_ln466_5 = sext i13 %add_ln466_1

]]></Node>
<StgValue><ssdm name="sext_ln466_5"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19:79 %ave_1 = add i14 %sext_ln466_5, i14 %sext_ln466_3

]]></Node>
<StgValue><ssdm name="ave_1"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:80 %sext_ln467 = sext i12 %K_5

]]></Node>
<StgValue><ssdm name="sext_ln467"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:81 %sext_ln467_1 = sext i12 %K_7

]]></Node>
<StgValue><ssdm name="sext_ln467_1"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:82 %add_ln467 = add i13 %sext_ln467_1, i13 %sext_ln467

]]></Node>
<StgValue><ssdm name="add_ln467"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19:83 %sext_ln467_2 = sext i13 %add_ln467

]]></Node>
<StgValue><ssdm name="sext_ln467_2"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19:84 %ave_2 = add i14 %sext_ln466_3, i14 %sext_ln467_2

]]></Node>
<StgValue><ssdm name="ave_2"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:85 %sext_ln468 = sext i12 %K_8

]]></Node>
<StgValue><ssdm name="sext_ln468"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:86 %add_ln468 = add i13 %sext_ln468, i13 %sext_ln465_3

]]></Node>
<StgValue><ssdm name="add_ln468"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19:87 %sext_ln468_1 = sext i13 %add_ln468

]]></Node>
<StgValue><ssdm name="sext_ln468_1"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:88 %sext_ln468_2 = sext i12 %K_10

]]></Node>
<StgValue><ssdm name="sext_ln468_2"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:89 %add_ln468_1 = add i13 %sext_ln465, i13 %sext_ln468_2

]]></Node>
<StgValue><ssdm name="add_ln468_1"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19:90 %sext_ln468_5 = sext i13 %add_ln468_1

]]></Node>
<StgValue><ssdm name="sext_ln468_5"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19:91 %ave_3 = add i14 %sext_ln468_5, i14 %sext_ln468_1

]]></Node>
<StgValue><ssdm name="ave_3"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19:93 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ave, i32 13

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:97 %trunc_ln472_2 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %ave, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_2"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19:102 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ave_1, i32 13

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:106 %trunc_ln472_5 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %ave_1, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_5"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19:111 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ave_2, i32 13

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:115 %trunc_ln472_8 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %ave_2, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_8"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19:120 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ave_3, i32 13

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:124 %trunc_ln472_3 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %ave_3, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_3"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19:197 %sext_ln483 = sext i11 %sub_ln483

]]></Node>
<StgValue><ssdm name="sext_ln483"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:198 %tmp_17_cast = call i12 @abs, i13 %sext_ln483

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:199 %zext_ln483 = zext i12 %tmp_17_cast

]]></Node>
<StgValue><ssdm name="zext_ln483"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19:201 %sext_ln483_1 = sext i11 %sub_ln483_1

]]></Node>
<StgValue><ssdm name="sext_ln483_1"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:202 %tmp_18_cast = call i12 @abs, i13 %sext_ln483_1

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:203 %zext_ln483_1 = zext i12 %tmp_18_cast

]]></Node>
<StgValue><ssdm name="zext_ln483_1"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:204 %add_ln483 = add i13 %zext_ln483_1, i13 %zext_ln483

]]></Node>
<StgValue><ssdm name="add_ln483"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:205 %SD = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln483, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="SD"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19:207 %sext_ln484 = sext i11 %sub_ln484

]]></Node>
<StgValue><ssdm name="sext_ln484"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:208 %tmp_19_cast = call i12 @abs, i13 %sext_ln484

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:209 %zext_ln484 = zext i12 %tmp_19_cast

]]></Node>
<StgValue><ssdm name="zext_ln484"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19:211 %sext_ln484_1 = sext i11 %sub_ln484_1

]]></Node>
<StgValue><ssdm name="sext_ln484_1"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:212 %tmp_20_cast = call i12 @abs, i13 %sext_ln484_1

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:213 %zext_ln484_1 = zext i12 %tmp_20_cast

]]></Node>
<StgValue><ssdm name="zext_ln484_1"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:214 %add_ln484 = add i13 %zext_ln484_1, i13 %zext_ln484

]]></Node>
<StgValue><ssdm name="add_ln484"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:215 %SD_1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln484, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="SD_1"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.1:21 %shl_ln453_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %g, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln453_1"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:22 %zext_ln453_1 = zext i11 %shl_ln453_1

]]></Node>
<StgValue><ssdm name="zext_ln453_1"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:24 %zext_ln453_2 = zext i11 %add_ln453

]]></Node>
<StgValue><ssdm name="zext_ln453_2"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:25 %K_15 = sub i12 %zext_ln453_1, i12 %zext_ln453_2

]]></Node>
<StgValue><ssdm name="K_15"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.1:56 %shl_ln459_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %g_6, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln459_1"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:57 %zext_ln459_1 = zext i11 %shl_ln459_1

]]></Node>
<StgValue><ssdm name="zext_ln459_1"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:59 %zext_ln459_2 = zext i11 %add_ln459

]]></Node>
<StgValue><ssdm name="zext_ln459_2"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:60 %K_21 = sub i12 %zext_ln459_1, i12 %zext_ln459_2

]]></Node>
<StgValue><ssdm name="K_21"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:72 %sext_ln465_6 = sext i12 %K_12

]]></Node>
<StgValue><ssdm name="sext_ln465_6"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:73 %sext_ln465_10 = sext i12 %K_14

]]></Node>
<StgValue><ssdm name="sext_ln465_10"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:74 %sext_ln465_7 = sext i12 %K_16

]]></Node>
<StgValue><ssdm name="sext_ln465_7"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:75 %sext_ln465_8 = sext i12 %K_18

]]></Node>
<StgValue><ssdm name="sext_ln465_8"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:76 %add_ln465_3 = add i13 %sext_ln465_7, i13 %sext_ln465_8

]]></Node>
<StgValue><ssdm name="add_ln465_3"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:77 %sext_ln465_9 = sext i13 %add_ln465_3

]]></Node>
<StgValue><ssdm name="sext_ln465_9"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:78 %add_ln465_4 = add i13 %sext_ln465_6, i13 %sext_ln465_10

]]></Node>
<StgValue><ssdm name="add_ln465_4"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:79 %sext_ln465_11 = sext i13 %add_ln465_4

]]></Node>
<StgValue><ssdm name="sext_ln465_11"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:80 %ave_4 = add i14 %sext_ln465_11, i14 %sext_ln465_9

]]></Node>
<StgValue><ssdm name="ave_4"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:81 %sext_ln466_6 = sext i12 %K_13

]]></Node>
<StgValue><ssdm name="sext_ln466_6"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:82 %sext_ln466_7 = sext i12 %K_15

]]></Node>
<StgValue><ssdm name="sext_ln466_7"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:83 %sext_ln466_8 = sext i12 %K_21

]]></Node>
<StgValue><ssdm name="sext_ln466_8"/></StgValue>
</operation>

<operation id="695" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:84 %add_ln466_3 = add i13 %sext_ln466_8, i13 %sext_ln466_7

]]></Node>
<StgValue><ssdm name="add_ln466_3"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:85 %sext_ln466_9 = sext i13 %add_ln466_3

]]></Node>
<StgValue><ssdm name="sext_ln466_9"/></StgValue>
</operation>

<operation id="697" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:86 %sext_ln466_10 = sext i12 %K_23

]]></Node>
<StgValue><ssdm name="sext_ln466_10"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:87 %add_ln466_4 = add i13 %sext_ln466_6, i13 %sext_ln466_10

]]></Node>
<StgValue><ssdm name="add_ln466_4"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:88 %sext_ln466_11 = sext i13 %add_ln466_4

]]></Node>
<StgValue><ssdm name="sext_ln466_11"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:89 %ave_5 = add i14 %sext_ln466_11, i14 %sext_ln466_9

]]></Node>
<StgValue><ssdm name="ave_5"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:90 %sext_ln467_3 = sext i12 %K_17

]]></Node>
<StgValue><ssdm name="sext_ln467_3"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:91 %sext_ln467_4 = sext i12 %K_19

]]></Node>
<StgValue><ssdm name="sext_ln467_4"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:92 %add_ln467_2 = add i13 %sext_ln467_4, i13 %sext_ln467_3

]]></Node>
<StgValue><ssdm name="add_ln467_2"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:93 %sext_ln467_5 = sext i13 %add_ln467_2

]]></Node>
<StgValue><ssdm name="sext_ln467_5"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:94 %ave_6 = add i14 %sext_ln466_9, i14 %sext_ln467_5

]]></Node>
<StgValue><ssdm name="ave_6"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:95 %sext_ln468_3 = sext i12 %K_20

]]></Node>
<StgValue><ssdm name="sext_ln468_3"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:96 %add_ln468_3 = add i13 %sext_ln468_3, i13 %sext_ln465_8

]]></Node>
<StgValue><ssdm name="add_ln468_3"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:97 %sext_ln468_4 = sext i13 %add_ln468_3

]]></Node>
<StgValue><ssdm name="sext_ln468_4"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:98 %sext_ln468_12 = sext i12 %K_22

]]></Node>
<StgValue><ssdm name="sext_ln468_12"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:99 %add_ln468_4 = add i13 %sext_ln465_6, i13 %sext_ln468_12

]]></Node>
<StgValue><ssdm name="add_ln468_4"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:100 %sext_ln468_13 = sext i13 %add_ln468_4

]]></Node>
<StgValue><ssdm name="sext_ln468_13"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:101 %ave_7 = add i14 %sext_ln468_13, i14 %sext_ln468_4

]]></Node>
<StgValue><ssdm name="ave_7"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:103 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ave_4, i32 13

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:107 %trunc_ln472_9 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %ave_4, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_9"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:112 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ave_5, i32 13

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:116 %trunc_ln472_11 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %ave_5, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_11"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:121 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ave_6, i32 13

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:125 %trunc_ln472_13 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %ave_6, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_13"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:130 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ave_7, i32 13

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:134 %trunc_ln472_15 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %ave_7, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_15"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:207 %sext_ln483_2 = sext i11 %sub_ln483_2

]]></Node>
<StgValue><ssdm name="sext_ln483_2"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:208 %tmp_38_cast = call i12 @abs, i13 %sext_ln483_2

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:209 %zext_ln483_2 = zext i12 %tmp_38_cast

]]></Node>
<StgValue><ssdm name="zext_ln483_2"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:211 %sext_ln483_3 = sext i11 %sub_ln483_3

]]></Node>
<StgValue><ssdm name="sext_ln483_3"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:212 %tmp_39_cast = call i12 @abs, i13 %sext_ln483_3

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:213 %zext_ln483_3 = zext i12 %tmp_39_cast

]]></Node>
<StgValue><ssdm name="zext_ln483_3"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:214 %add_ln483_1 = add i13 %zext_ln483_3, i13 %zext_ln483_2

]]></Node>
<StgValue><ssdm name="add_ln483_1"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:215 %SD_2 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln483_1, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="SD_2"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:217 %sext_ln484_2 = sext i11 %sub_ln484_2

]]></Node>
<StgValue><ssdm name="sext_ln484_2"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:218 %tmp_40_cast = call i12 @abs, i13 %sext_ln484_2

]]></Node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:219 %zext_ln484_2 = zext i12 %tmp_40_cast

]]></Node>
<StgValue><ssdm name="zext_ln484_2"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:221 %sext_ln484_3 = sext i11 %sub_ln484_3

]]></Node>
<StgValue><ssdm name="sext_ln484_3"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:222 %tmp_41_cast = call i12 @abs, i13 %sext_ln484_3

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:223 %zext_ln484_3 = zext i12 %tmp_41_cast

]]></Node>
<StgValue><ssdm name="zext_ln484_3"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:224 %add_ln484_1 = add i13 %zext_ln484_3, i13 %zext_ln484_2

]]></Node>
<StgValue><ssdm name="add_ln484_1"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:225 %SD_3 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln484_1, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="SD_3"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:62 %sext_ln465_13 = sext i12 %K_24

]]></Node>
<StgValue><ssdm name="sext_ln465_13"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:63 %sext_ln465_14 = sext i12 %K_26

]]></Node>
<StgValue><ssdm name="sext_ln465_14"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:64 %sext_ln465_12 = sext i12 %K_28

]]></Node>
<StgValue><ssdm name="sext_ln465_12"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:65 %sext_ln465_16 = sext i12 %K_30

]]></Node>
<StgValue><ssdm name="sext_ln465_16"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:66 %add_ln465_6 = add i13 %sext_ln465_16, i13 %sext_ln465_12

]]></Node>
<StgValue><ssdm name="add_ln465_6"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:67 %sext_ln465_15 = sext i13 %add_ln465_6

]]></Node>
<StgValue><ssdm name="sext_ln465_15"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:68 %add_ln465_7 = add i13 %sext_ln465_14, i13 %sext_ln465_13

]]></Node>
<StgValue><ssdm name="add_ln465_7"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:69 %sext_ln465_17 = sext i13 %add_ln465_7

]]></Node>
<StgValue><ssdm name="sext_ln465_17"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:70 %ave_8 = add i14 %sext_ln465_17, i14 %sext_ln465_15

]]></Node>
<StgValue><ssdm name="ave_8"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:71 %sext_ln466_12 = sext i12 %K_25

]]></Node>
<StgValue><ssdm name="sext_ln466_12"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:72 %sext_ln466_13 = sext i12 %K_27

]]></Node>
<StgValue><ssdm name="sext_ln466_13"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:73 %sext_ln466_14 = sext i12 %K_33

]]></Node>
<StgValue><ssdm name="sext_ln466_14"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:74 %add_ln466_6 = add i13 %sext_ln466_14, i13 %sext_ln466_13

]]></Node>
<StgValue><ssdm name="add_ln466_6"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:75 %sext_ln466_15 = sext i13 %add_ln466_6

]]></Node>
<StgValue><ssdm name="sext_ln466_15"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:76 %sext_ln466_16 = sext i12 %K_35

]]></Node>
<StgValue><ssdm name="sext_ln466_16"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:77 %add_ln466_7 = add i13 %sext_ln466_12, i13 %sext_ln466_16

]]></Node>
<StgValue><ssdm name="add_ln466_7"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:78 %sext_ln466_17 = sext i13 %add_ln466_7

]]></Node>
<StgValue><ssdm name="sext_ln466_17"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:79 %ave_9 = add i14 %sext_ln466_17, i14 %sext_ln466_15

]]></Node>
<StgValue><ssdm name="ave_9"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:80 %sext_ln467_6 = sext i12 %K_29

]]></Node>
<StgValue><ssdm name="sext_ln467_6"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:81 %sext_ln467_7 = sext i12 %K_31

]]></Node>
<StgValue><ssdm name="sext_ln467_7"/></StgValue>
</operation>

<operation id="757" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:82 %add_ln467_4 = add i13 %sext_ln467_7, i13 %sext_ln467_6

]]></Node>
<StgValue><ssdm name="add_ln467_4"/></StgValue>
</operation>

<operation id="758" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:83 %sext_ln467_8 = sext i13 %add_ln467_4

]]></Node>
<StgValue><ssdm name="sext_ln467_8"/></StgValue>
</operation>

<operation id="759" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:84 %ave_10 = add i14 %sext_ln466_15, i14 %sext_ln467_8

]]></Node>
<StgValue><ssdm name="ave_10"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:85 %sext_ln468_6 = sext i12 %K_32

]]></Node>
<StgValue><ssdm name="sext_ln468_6"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:86 %sext_ln468_7 = sext i12 %K_34

]]></Node>
<StgValue><ssdm name="sext_ln468_7"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:87 %add_ln468_6 = add i13 %sext_ln468_7, i13 %sext_ln468_6

]]></Node>
<StgValue><ssdm name="add_ln468_6"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:88 %sext_ln468_8 = sext i13 %add_ln468_6

]]></Node>
<StgValue><ssdm name="sext_ln468_8"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:89 %add_ln468_7 = add i13 %sext_ln465_16, i13 %sext_ln465_13

]]></Node>
<StgValue><ssdm name="add_ln468_7"/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:90 %sext_ln468_14 = sext i13 %add_ln468_7

]]></Node>
<StgValue><ssdm name="sext_ln468_14"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:91 %ave_11 = add i14 %sext_ln468_14, i14 %sext_ln468_8

]]></Node>
<StgValue><ssdm name="ave_11"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:93 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ave_8, i32 13

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:97 %trunc_ln472_17 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %ave_8, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_17"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:102 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ave_9, i32 13

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:106 %trunc_ln472_19 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %ave_9, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_19"/></StgValue>
</operation>

<operation id="771" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:111 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ave_10, i32 13

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:115 %trunc_ln472_21 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %ave_10, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_21"/></StgValue>
</operation>

<operation id="773" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:120 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ave_11, i32 13

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="774" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:124 %trunc_ln472_23 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %ave_11, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_23"/></StgValue>
</operation>

<operation id="775" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:197 %sext_ln483_4 = sext i11 %sub_ln483_4

]]></Node>
<StgValue><ssdm name="sext_ln483_4"/></StgValue>
</operation>

<operation id="776" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:198 %tmp_58_cast = call i12 @abs, i13 %sext_ln483_4

]]></Node>
<StgValue><ssdm name="tmp_58_cast"/></StgValue>
</operation>

<operation id="777" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:199 %zext_ln483_4 = zext i12 %tmp_58_cast

]]></Node>
<StgValue><ssdm name="zext_ln483_4"/></StgValue>
</operation>

<operation id="778" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:201 %sext_ln483_5 = sext i11 %sub_ln483_5

]]></Node>
<StgValue><ssdm name="sext_ln483_5"/></StgValue>
</operation>

<operation id="779" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:202 %tmp_59_cast = call i12 @abs, i13 %sext_ln483_5

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="780" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:203 %zext_ln483_5 = zext i12 %tmp_59_cast

]]></Node>
<StgValue><ssdm name="zext_ln483_5"/></StgValue>
</operation>

<operation id="781" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:204 %add_ln483_2 = add i13 %zext_ln483_5, i13 %zext_ln483_4

]]></Node>
<StgValue><ssdm name="add_ln483_2"/></StgValue>
</operation>

<operation id="782" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:205 %SD_4 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln483_2, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="SD_4"/></StgValue>
</operation>

<operation id="783" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:207 %sext_ln484_4 = sext i11 %sub_ln484_4

]]></Node>
<StgValue><ssdm name="sext_ln484_4"/></StgValue>
</operation>

<operation id="784" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:208 %tmp_60_cast = call i12 @abs, i13 %sext_ln484_4

]]></Node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="785" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:209 %zext_ln484_4 = zext i12 %tmp_60_cast

]]></Node>
<StgValue><ssdm name="zext_ln484_4"/></StgValue>
</operation>

<operation id="786" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:211 %sext_ln484_5 = sext i11 %sub_ln484_5

]]></Node>
<StgValue><ssdm name="sext_ln484_5"/></StgValue>
</operation>

<operation id="787" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:212 %tmp_61_cast = call i12 @abs, i13 %sext_ln484_5

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="788" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:213 %zext_ln484_5 = zext i12 %tmp_61_cast

]]></Node>
<StgValue><ssdm name="zext_ln484_5"/></StgValue>
</operation>

<operation id="789" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:214 %add_ln484_2 = add i13 %zext_ln484_5, i13 %zext_ln484_4

]]></Node>
<StgValue><ssdm name="add_ln484_2"/></StgValue>
</operation>

<operation id="790" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:215 %SD_5 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln484_2, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="SD_5"/></StgValue>
</operation>

<operation id="791" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
VITIS_LOOP_472_19.3:21 %shl_ln453_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %g_6, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln453_3"/></StgValue>
</operation>

<operation id="792" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:22 %zext_ln453_4 = zext i11 %shl_ln453_3

]]></Node>
<StgValue><ssdm name="zext_ln453_4"/></StgValue>
</operation>

<operation id="793" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:24 %zext_ln453_5 = zext i11 %add_ln453_1

]]></Node>
<StgValue><ssdm name="zext_ln453_5"/></StgValue>
</operation>

<operation id="794" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:25 %K_39 = sub i12 %zext_ln453_4, i12 %zext_ln453_5

]]></Node>
<StgValue><ssdm name="K_39"/></StgValue>
</operation>

<operation id="795" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:67 %sext_ln465_19 = sext i12 %K_36

]]></Node>
<StgValue><ssdm name="sext_ln465_19"/></StgValue>
</operation>

<operation id="796" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:68 %sext_ln465_20 = sext i12 %K_38

]]></Node>
<StgValue><ssdm name="sext_ln465_20"/></StgValue>
</operation>

<operation id="797" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:69 %sext_ln465_18 = sext i12 %K_40

]]></Node>
<StgValue><ssdm name="sext_ln465_18"/></StgValue>
</operation>

<operation id="798" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:70 %sext_ln465_22 = sext i12 %K_42

]]></Node>
<StgValue><ssdm name="sext_ln465_22"/></StgValue>
</operation>

<operation id="799" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:71 %add_ln465_9 = add i13 %sext_ln465_22, i13 %sext_ln465_18

]]></Node>
<StgValue><ssdm name="add_ln465_9"/></StgValue>
</operation>

<operation id="800" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:72 %sext_ln465_21 = sext i13 %add_ln465_9

]]></Node>
<StgValue><ssdm name="sext_ln465_21"/></StgValue>
</operation>

<operation id="801" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:73 %add_ln465_10 = add i13 %sext_ln465_20, i13 %sext_ln465_19

]]></Node>
<StgValue><ssdm name="add_ln465_10"/></StgValue>
</operation>

<operation id="802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:74 %sext_ln465_23 = sext i13 %add_ln465_10

]]></Node>
<StgValue><ssdm name="sext_ln465_23"/></StgValue>
</operation>

<operation id="803" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:75 %ave_12 = add i14 %sext_ln465_23, i14 %sext_ln465_21

]]></Node>
<StgValue><ssdm name="ave_12"/></StgValue>
</operation>

<operation id="804" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:76 %sext_ln466_18 = sext i12 %K_37

]]></Node>
<StgValue><ssdm name="sext_ln466_18"/></StgValue>
</operation>

<operation id="805" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:77 %sext_ln466_19 = sext i12 %K_39

]]></Node>
<StgValue><ssdm name="sext_ln466_19"/></StgValue>
</operation>

<operation id="806" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:78 %sext_ln466_20 = sext i12 %K_45

]]></Node>
<StgValue><ssdm name="sext_ln466_20"/></StgValue>
</operation>

<operation id="807" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:79 %add_ln466_9 = add i13 %sext_ln466_19, i13 %sext_ln466_20

]]></Node>
<StgValue><ssdm name="add_ln466_9"/></StgValue>
</operation>

<operation id="808" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:80 %sext_ln466_21 = sext i13 %add_ln466_9

]]></Node>
<StgValue><ssdm name="sext_ln466_21"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:81 %sext_ln466_22 = sext i12 %K_47

]]></Node>
<StgValue><ssdm name="sext_ln466_22"/></StgValue>
</operation>

<operation id="810" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:82 %add_ln466_10 = add i13 %sext_ln466_22, i13 %sext_ln466_18

]]></Node>
<StgValue><ssdm name="add_ln466_10"/></StgValue>
</operation>

<operation id="811" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:83 %sext_ln466_23 = sext i13 %add_ln466_10

]]></Node>
<StgValue><ssdm name="sext_ln466_23"/></StgValue>
</operation>

<operation id="812" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:84 %ave_13 = add i14 %sext_ln466_23, i14 %sext_ln466_21

]]></Node>
<StgValue><ssdm name="ave_13"/></StgValue>
</operation>

<operation id="813" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:85 %sext_ln467_9 = sext i12 %K_41

]]></Node>
<StgValue><ssdm name="sext_ln467_9"/></StgValue>
</operation>

<operation id="814" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:86 %sext_ln467_10 = sext i12 %K_43

]]></Node>
<StgValue><ssdm name="sext_ln467_10"/></StgValue>
</operation>

<operation id="815" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:87 %add_ln467_6 = add i13 %sext_ln467_9, i13 %sext_ln467_10

]]></Node>
<StgValue><ssdm name="add_ln467_6"/></StgValue>
</operation>

<operation id="816" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:88 %sext_ln467_11 = sext i13 %add_ln467_6

]]></Node>
<StgValue><ssdm name="sext_ln467_11"/></StgValue>
</operation>

<operation id="817" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:89 %ave_14 = add i14 %sext_ln466_21, i14 %sext_ln467_11

]]></Node>
<StgValue><ssdm name="ave_14"/></StgValue>
</operation>

<operation id="818" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:90 %sext_ln468_9 = sext i12 %K_44

]]></Node>
<StgValue><ssdm name="sext_ln468_9"/></StgValue>
</operation>

<operation id="819" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:91 %sext_ln468_10 = sext i12 %K_46

]]></Node>
<StgValue><ssdm name="sext_ln468_10"/></StgValue>
</operation>

<operation id="820" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:92 %add_ln468_9 = add i13 %sext_ln468_10, i13 %sext_ln468_9

]]></Node>
<StgValue><ssdm name="add_ln468_9"/></StgValue>
</operation>

<operation id="821" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:93 %sext_ln468_11 = sext i13 %add_ln468_9

]]></Node>
<StgValue><ssdm name="sext_ln468_11"/></StgValue>
</operation>

<operation id="822" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:94 %add_ln468_10 = add i13 %sext_ln465_22, i13 %sext_ln465_19

]]></Node>
<StgValue><ssdm name="add_ln468_10"/></StgValue>
</operation>

<operation id="823" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:95 %sext_ln468_15 = sext i13 %add_ln468_10

]]></Node>
<StgValue><ssdm name="sext_ln468_15"/></StgValue>
</operation>

<operation id="824" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:96 %ave_15 = add i14 %sext_ln468_15, i14 %sext_ln468_11

]]></Node>
<StgValue><ssdm name="ave_15"/></StgValue>
</operation>

<operation id="825" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:98 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ave_12, i32 13

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:102 %trunc_ln472_25 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %ave_12, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_25"/></StgValue>
</operation>

<operation id="827" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:107 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ave_13, i32 13

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="828" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:111 %trunc_ln472_27 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %ave_13, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_27"/></StgValue>
</operation>

<operation id="829" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:116 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ave_14, i32 13

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="830" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:120 %trunc_ln472_29 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %ave_14, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_29"/></StgValue>
</operation>

<operation id="831" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:125 %tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ave_15, i32 13

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="832" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:129 %trunc_ln472_31 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %ave_15, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_31"/></StgValue>
</operation>

<operation id="833" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:202 %sext_ln483_6 = sext i11 %sub_ln483_6

]]></Node>
<StgValue><ssdm name="sext_ln483_6"/></StgValue>
</operation>

<operation id="834" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:203 %tmp_78_cast = call i12 @abs, i13 %sext_ln483_6

]]></Node>
<StgValue><ssdm name="tmp_78_cast"/></StgValue>
</operation>

<operation id="835" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:204 %zext_ln483_6 = zext i12 %tmp_78_cast

]]></Node>
<StgValue><ssdm name="zext_ln483_6"/></StgValue>
</operation>

<operation id="836" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:206 %sext_ln483_7 = sext i11 %sub_ln483_7

]]></Node>
<StgValue><ssdm name="sext_ln483_7"/></StgValue>
</operation>

<operation id="837" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:207 %tmp_79_cast = call i12 @abs, i13 %sext_ln483_7

]]></Node>
<StgValue><ssdm name="tmp_79_cast"/></StgValue>
</operation>

<operation id="838" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:208 %zext_ln483_7 = zext i12 %tmp_79_cast

]]></Node>
<StgValue><ssdm name="zext_ln483_7"/></StgValue>
</operation>

<operation id="839" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:209 %add_ln483_3 = add i13 %zext_ln483_7, i13 %zext_ln483_6

]]></Node>
<StgValue><ssdm name="add_ln483_3"/></StgValue>
</operation>

<operation id="840" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:210 %SD_6 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln483_3, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="SD_6"/></StgValue>
</operation>

<operation id="841" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:212 %sext_ln484_6 = sext i11 %sub_ln484_6

]]></Node>
<StgValue><ssdm name="sext_ln484_6"/></StgValue>
</operation>

<operation id="842" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:213 %tmp_80_cast = call i12 @abs, i13 %sext_ln484_6

]]></Node>
<StgValue><ssdm name="tmp_80_cast"/></StgValue>
</operation>

<operation id="843" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:214 %zext_ln484_6 = zext i12 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="zext_ln484_6"/></StgValue>
</operation>

<operation id="844" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:216 %sext_ln484_7 = sext i11 %sub_ln484_7

]]></Node>
<StgValue><ssdm name="sext_ln484_7"/></StgValue>
</operation>

<operation id="845" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:217 %tmp_81_cast = call i12 @abs, i13 %sext_ln484_7

]]></Node>
<StgValue><ssdm name="tmp_81_cast"/></StgValue>
</operation>

<operation id="846" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:218 %zext_ln484_7 = zext i12 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="zext_ln484_7"/></StgValue>
</operation>

<operation id="847" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:219 %add_ln484_3 = add i13 %zext_ln484_7, i13 %zext_ln484_6

]]></Node>
<StgValue><ssdm name="add_ln484_3"/></StgValue>
</operation>

<operation id="848" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:220 %SD_7 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln484_3, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="SD_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="849" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19:94 %sub_ln472 = sub i14 0, i14 %ave

]]></Node>
<StgValue><ssdm name="sub_ln472"/></StgValue>
</operation>

<operation id="850" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:95 %trunc_ln472_1 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln472, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_1"/></StgValue>
</operation>

<operation id="851" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:96 %sext_ln472_1 = sext i12 %trunc_ln472_1

]]></Node>
<StgValue><ssdm name="sext_ln472_1"/></StgValue>
</operation>

<operation id="852" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:98 %sext_ln472_3 = sext i12 %trunc_ln472_2

]]></Node>
<StgValue><ssdm name="sext_ln472_3"/></StgValue>
</operation>

<operation id="853" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:99 %sub_ln472_1 = sub i13 0, i13 %sext_ln472_1

]]></Node>
<StgValue><ssdm name="sub_ln472_1"/></StgValue>
</operation>

<operation id="854" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
VITIS_LOOP_472_19:100 %mean = select i1 %tmp_95, i13 %sub_ln472_1, i13 %sext_ln472_3

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>

<operation id="855" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19:103 %sub_ln472_2 = sub i14 0, i14 %ave_1

]]></Node>
<StgValue><ssdm name="sub_ln472_2"/></StgValue>
</operation>

<operation id="856" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:104 %trunc_ln472_4 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln472_2, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_4"/></StgValue>
</operation>

<operation id="857" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:105 %sext_ln472_5 = sext i12 %trunc_ln472_4

]]></Node>
<StgValue><ssdm name="sext_ln472_5"/></StgValue>
</operation>

<operation id="858" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:107 %sext_ln472_7 = sext i12 %trunc_ln472_5

]]></Node>
<StgValue><ssdm name="sext_ln472_7"/></StgValue>
</operation>

<operation id="859" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:108 %sub_ln472_3 = sub i13 0, i13 %sext_ln472_5

]]></Node>
<StgValue><ssdm name="sub_ln472_3"/></StgValue>
</operation>

<operation id="860" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
VITIS_LOOP_472_19:109 %mean_1 = select i1 %tmp_96, i13 %sub_ln472_3, i13 %sext_ln472_7

]]></Node>
<StgValue><ssdm name="mean_1"/></StgValue>
</operation>

<operation id="861" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19:112 %sub_ln472_4 = sub i14 0, i14 %ave_2

]]></Node>
<StgValue><ssdm name="sub_ln472_4"/></StgValue>
</operation>

<operation id="862" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:113 %trunc_ln472_7 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln472_4, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_7"/></StgValue>
</operation>

<operation id="863" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:114 %sext_ln472_9 = sext i12 %trunc_ln472_7

]]></Node>
<StgValue><ssdm name="sext_ln472_9"/></StgValue>
</operation>

<operation id="864" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:116 %sext_ln472_11 = sext i12 %trunc_ln472_8

]]></Node>
<StgValue><ssdm name="sext_ln472_11"/></StgValue>
</operation>

<operation id="865" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:117 %sub_ln472_5 = sub i13 0, i13 %sext_ln472_9

]]></Node>
<StgValue><ssdm name="sub_ln472_5"/></StgValue>
</operation>

<operation id="866" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
VITIS_LOOP_472_19:118 %mean_2 = select i1 %tmp_97, i13 %sub_ln472_5, i13 %sext_ln472_11

]]></Node>
<StgValue><ssdm name="mean_2"/></StgValue>
</operation>

<operation id="867" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19:121 %sub_ln472_6 = sub i14 0, i14 %ave_3

]]></Node>
<StgValue><ssdm name="sub_ln472_6"/></StgValue>
</operation>

<operation id="868" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:122 %trunc_ln472_s = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln472_6, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_s"/></StgValue>
</operation>

<operation id="869" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:123 %sext_ln472_13 = sext i12 %trunc_ln472_s

]]></Node>
<StgValue><ssdm name="sext_ln472_13"/></StgValue>
</operation>

<operation id="870" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:125 %sext_ln472_15 = sext i12 %trunc_ln472_3

]]></Node>
<StgValue><ssdm name="sext_ln472_15"/></StgValue>
</operation>

<operation id="871" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:126 %sub_ln472_7 = sub i13 0, i13 %sext_ln472_13

]]></Node>
<StgValue><ssdm name="sub_ln472_7"/></StgValue>
</operation>

<operation id="872" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
VITIS_LOOP_472_19:127 %mean_3 = select i1 %tmp_98, i13 %sub_ln472_7, i13 %sext_ln472_15

]]></Node>
<StgValue><ssdm name="mean_3"/></StgValue>
</operation>

<operation id="873" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:104 %sub_ln472_8 = sub i14 0, i14 %ave_4

]]></Node>
<StgValue><ssdm name="sub_ln472_8"/></StgValue>
</operation>

<operation id="874" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:105 %trunc_ln472_6 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln472_8, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_6"/></StgValue>
</operation>

<operation id="875" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:106 %sext_ln472_17 = sext i12 %trunc_ln472_6

]]></Node>
<StgValue><ssdm name="sext_ln472_17"/></StgValue>
</operation>

<operation id="876" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:108 %sext_ln472_19 = sext i12 %trunc_ln472_9

]]></Node>
<StgValue><ssdm name="sext_ln472_19"/></StgValue>
</operation>

<operation id="877" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:109 %sub_ln472_9 = sub i13 0, i13 %sext_ln472_17

]]></Node>
<StgValue><ssdm name="sub_ln472_9"/></StgValue>
</operation>

<operation id="878" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:110 %mean_4 = select i1 %tmp_102, i13 %sub_ln472_9, i13 %sext_ln472_19

]]></Node>
<StgValue><ssdm name="mean_4"/></StgValue>
</operation>

<operation id="879" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:113 %sub_ln472_10 = sub i14 0, i14 %ave_5

]]></Node>
<StgValue><ssdm name="sub_ln472_10"/></StgValue>
</operation>

<operation id="880" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:114 %trunc_ln472_10 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln472_10, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_10"/></StgValue>
</operation>

<operation id="881" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:115 %sext_ln472_21 = sext i12 %trunc_ln472_10

]]></Node>
<StgValue><ssdm name="sext_ln472_21"/></StgValue>
</operation>

<operation id="882" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:117 %sext_ln472_23 = sext i12 %trunc_ln472_11

]]></Node>
<StgValue><ssdm name="sext_ln472_23"/></StgValue>
</operation>

<operation id="883" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:118 %sub_ln472_11 = sub i13 0, i13 %sext_ln472_21

]]></Node>
<StgValue><ssdm name="sub_ln472_11"/></StgValue>
</operation>

<operation id="884" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:119 %mean_5 = select i1 %tmp_103, i13 %sub_ln472_11, i13 %sext_ln472_23

]]></Node>
<StgValue><ssdm name="mean_5"/></StgValue>
</operation>

<operation id="885" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:122 %sub_ln472_12 = sub i14 0, i14 %ave_6

]]></Node>
<StgValue><ssdm name="sub_ln472_12"/></StgValue>
</operation>

<operation id="886" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:123 %trunc_ln472_12 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln472_12, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_12"/></StgValue>
</operation>

<operation id="887" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:124 %sext_ln472_25 = sext i12 %trunc_ln472_12

]]></Node>
<StgValue><ssdm name="sext_ln472_25"/></StgValue>
</operation>

<operation id="888" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:126 %sext_ln472_27 = sext i12 %trunc_ln472_13

]]></Node>
<StgValue><ssdm name="sext_ln472_27"/></StgValue>
</operation>

<operation id="889" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:127 %sub_ln472_13 = sub i13 0, i13 %sext_ln472_25

]]></Node>
<StgValue><ssdm name="sub_ln472_13"/></StgValue>
</operation>

<operation id="890" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:128 %mean_6 = select i1 %tmp_104, i13 %sub_ln472_13, i13 %sext_ln472_27

]]></Node>
<StgValue><ssdm name="mean_6"/></StgValue>
</operation>

<operation id="891" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:131 %sub_ln472_14 = sub i14 0, i14 %ave_7

]]></Node>
<StgValue><ssdm name="sub_ln472_14"/></StgValue>
</operation>

<operation id="892" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:132 %trunc_ln472_14 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln472_14, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_14"/></StgValue>
</operation>

<operation id="893" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:133 %sext_ln472_29 = sext i12 %trunc_ln472_14

]]></Node>
<StgValue><ssdm name="sext_ln472_29"/></StgValue>
</operation>

<operation id="894" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:135 %sext_ln472_31 = sext i12 %trunc_ln472_15

]]></Node>
<StgValue><ssdm name="sext_ln472_31"/></StgValue>
</operation>

<operation id="895" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:136 %sub_ln472_15 = sub i13 0, i13 %sext_ln472_29

]]></Node>
<StgValue><ssdm name="sub_ln472_15"/></StgValue>
</operation>

<operation id="896" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:137 %mean_7 = select i1 %tmp_105, i13 %sub_ln472_15, i13 %sext_ln472_31

]]></Node>
<StgValue><ssdm name="mean_7"/></StgValue>
</operation>

<operation id="897" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:94 %sub_ln472_16 = sub i14 0, i14 %ave_8

]]></Node>
<StgValue><ssdm name="sub_ln472_16"/></StgValue>
</operation>

<operation id="898" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:95 %trunc_ln472_16 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln472_16, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_16"/></StgValue>
</operation>

<operation id="899" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:96 %sext_ln472_32 = sext i12 %trunc_ln472_16

]]></Node>
<StgValue><ssdm name="sext_ln472_32"/></StgValue>
</operation>

<operation id="900" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:98 %sext_ln472_33 = sext i12 %trunc_ln472_17

]]></Node>
<StgValue><ssdm name="sext_ln472_33"/></StgValue>
</operation>

<operation id="901" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:99 %sub_ln472_17 = sub i13 0, i13 %sext_ln472_32

]]></Node>
<StgValue><ssdm name="sub_ln472_17"/></StgValue>
</operation>

<operation id="902" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:100 %mean_8 = select i1 %tmp_109, i13 %sub_ln472_17, i13 %sext_ln472_33

]]></Node>
<StgValue><ssdm name="mean_8"/></StgValue>
</operation>

<operation id="903" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:103 %sub_ln472_18 = sub i14 0, i14 %ave_9

]]></Node>
<StgValue><ssdm name="sub_ln472_18"/></StgValue>
</operation>

<operation id="904" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:104 %trunc_ln472_18 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln472_18, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_18"/></StgValue>
</operation>

<operation id="905" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:105 %sext_ln472_34 = sext i12 %trunc_ln472_18

]]></Node>
<StgValue><ssdm name="sext_ln472_34"/></StgValue>
</operation>

<operation id="906" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:107 %sext_ln472_35 = sext i12 %trunc_ln472_19

]]></Node>
<StgValue><ssdm name="sext_ln472_35"/></StgValue>
</operation>

<operation id="907" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:108 %sub_ln472_19 = sub i13 0, i13 %sext_ln472_34

]]></Node>
<StgValue><ssdm name="sub_ln472_19"/></StgValue>
</operation>

<operation id="908" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:109 %mean_9 = select i1 %tmp_110, i13 %sub_ln472_19, i13 %sext_ln472_35

]]></Node>
<StgValue><ssdm name="mean_9"/></StgValue>
</operation>

<operation id="909" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:112 %sub_ln472_20 = sub i14 0, i14 %ave_10

]]></Node>
<StgValue><ssdm name="sub_ln472_20"/></StgValue>
</operation>

<operation id="910" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:113 %trunc_ln472_20 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln472_20, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_20"/></StgValue>
</operation>

<operation id="911" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:114 %sext_ln472_36 = sext i12 %trunc_ln472_20

]]></Node>
<StgValue><ssdm name="sext_ln472_36"/></StgValue>
</operation>

<operation id="912" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:116 %sext_ln472_37 = sext i12 %trunc_ln472_21

]]></Node>
<StgValue><ssdm name="sext_ln472_37"/></StgValue>
</operation>

<operation id="913" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:117 %sub_ln472_21 = sub i13 0, i13 %sext_ln472_36

]]></Node>
<StgValue><ssdm name="sub_ln472_21"/></StgValue>
</operation>

<operation id="914" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:118 %mean_10 = select i1 %tmp_111, i13 %sub_ln472_21, i13 %sext_ln472_37

]]></Node>
<StgValue><ssdm name="mean_10"/></StgValue>
</operation>

<operation id="915" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:121 %sub_ln472_22 = sub i14 0, i14 %ave_11

]]></Node>
<StgValue><ssdm name="sub_ln472_22"/></StgValue>
</operation>

<operation id="916" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:122 %trunc_ln472_22 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln472_22, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_22"/></StgValue>
</operation>

<operation id="917" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:123 %sext_ln472_38 = sext i12 %trunc_ln472_22

]]></Node>
<StgValue><ssdm name="sext_ln472_38"/></StgValue>
</operation>

<operation id="918" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:125 %sext_ln472_39 = sext i12 %trunc_ln472_23

]]></Node>
<StgValue><ssdm name="sext_ln472_39"/></StgValue>
</operation>

<operation id="919" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
<literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:126 %sub_ln472_23 = sub i13 0, i13 %sext_ln472_38

]]></Node>
<StgValue><ssdm name="sub_ln472_23"/></StgValue>
</operation>

<operation id="920" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:127 %mean_11 = select i1 %tmp_112, i13 %sub_ln472_23, i13 %sext_ln472_39

]]></Node>
<StgValue><ssdm name="mean_11"/></StgValue>
</operation>

<operation id="921" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:99 %sub_ln472_24 = sub i14 0, i14 %ave_12

]]></Node>
<StgValue><ssdm name="sub_ln472_24"/></StgValue>
</operation>

<operation id="922" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:100 %trunc_ln472_24 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln472_24, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_24"/></StgValue>
</operation>

<operation id="923" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:101 %sext_ln472_40 = sext i12 %trunc_ln472_24

]]></Node>
<StgValue><ssdm name="sext_ln472_40"/></StgValue>
</operation>

<operation id="924" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:103 %sext_ln472_41 = sext i12 %trunc_ln472_25

]]></Node>
<StgValue><ssdm name="sext_ln472_41"/></StgValue>
</operation>

<operation id="925" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:104 %sub_ln472_25 = sub i13 0, i13 %sext_ln472_40

]]></Node>
<StgValue><ssdm name="sub_ln472_25"/></StgValue>
</operation>

<operation id="926" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:105 %mean_12 = select i1 %tmp_116, i13 %sub_ln472_25, i13 %sext_ln472_41

]]></Node>
<StgValue><ssdm name="mean_12"/></StgValue>
</operation>

<operation id="927" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:108 %sub_ln472_26 = sub i14 0, i14 %ave_13

]]></Node>
<StgValue><ssdm name="sub_ln472_26"/></StgValue>
</operation>

<operation id="928" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:109 %trunc_ln472_26 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln472_26, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_26"/></StgValue>
</operation>

<operation id="929" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:110 %sext_ln472_42 = sext i12 %trunc_ln472_26

]]></Node>
<StgValue><ssdm name="sext_ln472_42"/></StgValue>
</operation>

<operation id="930" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:112 %sext_ln472_43 = sext i12 %trunc_ln472_27

]]></Node>
<StgValue><ssdm name="sext_ln472_43"/></StgValue>
</operation>

<operation id="931" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:113 %sub_ln472_27 = sub i13 0, i13 %sext_ln472_42

]]></Node>
<StgValue><ssdm name="sub_ln472_27"/></StgValue>
</operation>

<operation id="932" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:114 %mean_13 = select i1 %tmp_117, i13 %sub_ln472_27, i13 %sext_ln472_43

]]></Node>
<StgValue><ssdm name="mean_13"/></StgValue>
</operation>

<operation id="933" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:117 %sub_ln472_28 = sub i14 0, i14 %ave_14

]]></Node>
<StgValue><ssdm name="sub_ln472_28"/></StgValue>
</operation>

<operation id="934" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:118 %trunc_ln472_28 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln472_28, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_28"/></StgValue>
</operation>

<operation id="935" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:119 %sext_ln472_44 = sext i12 %trunc_ln472_28

]]></Node>
<StgValue><ssdm name="sext_ln472_44"/></StgValue>
</operation>

<operation id="936" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:121 %sext_ln472_45 = sext i12 %trunc_ln472_29

]]></Node>
<StgValue><ssdm name="sext_ln472_45"/></StgValue>
</operation>

<operation id="937" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:122 %sub_ln472_29 = sub i13 0, i13 %sext_ln472_44

]]></Node>
<StgValue><ssdm name="sub_ln472_29"/></StgValue>
</operation>

<operation id="938" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:123 %mean_14 = select i1 %tmp_118, i13 %sub_ln472_29, i13 %sext_ln472_45

]]></Node>
<StgValue><ssdm name="mean_14"/></StgValue>
</operation>

<operation id="939" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:126 %sub_ln472_30 = sub i14 0, i14 %ave_15

]]></Node>
<StgValue><ssdm name="sub_ln472_30"/></StgValue>
</operation>

<operation id="940" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:127 %trunc_ln472_30 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln472_30, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln472_30"/></StgValue>
</operation>

<operation id="941" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:128 %sext_ln472_46 = sext i12 %trunc_ln472_30

]]></Node>
<StgValue><ssdm name="sext_ln472_46"/></StgValue>
</operation>

<operation id="942" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:130 %sext_ln472_47 = sext i12 %trunc_ln472_31

]]></Node>
<StgValue><ssdm name="sext_ln472_47"/></StgValue>
</operation>

<operation id="943" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
<literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:131 %sub_ln472_31 = sub i13 0, i13 %sext_ln472_46

]]></Node>
<StgValue><ssdm name="sub_ln472_31"/></StgValue>
</operation>

<operation id="944" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:132 %mean_15 = select i1 %tmp_119, i13 %sub_ln472_31, i13 %sext_ln472_47

]]></Node>
<StgValue><ssdm name="mean_15"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="945" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:128 %sub_ln476 = sub i13 %sext_ln465, i13 %mean

]]></Node>
<StgValue><ssdm name="sub_ln476"/></StgValue>
</operation>

<operation id="946" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:129 %tmp_1_cast = call i12 @abs, i13 %sub_ln476

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="947" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:131 %sub_ln476_1 = sub i13 %sext_ln465_1, i13 %mean

]]></Node>
<StgValue><ssdm name="sub_ln476_1"/></StgValue>
</operation>

<operation id="948" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:132 %tmp_2_cast = call i12 @abs, i13 %sub_ln476_1

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="949" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:134 %sub_ln476_2 = sub i13 %sext_ln465_2, i13 %mean

]]></Node>
<StgValue><ssdm name="sub_ln476_2"/></StgValue>
</operation>

<operation id="950" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:135 %tmp_3_cast = call i12 @abs, i13 %sub_ln476_2

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="951" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:137 %sub_ln476_3 = sub i13 %sext_ln465_3, i13 %mean

]]></Node>
<StgValue><ssdm name="sub_ln476_3"/></StgValue>
</operation>

<operation id="952" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:138 %tmp_4_cast = call i12 @abs, i13 %sub_ln476_3

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="953" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:145 %sub_ln477 = sub i13 %sext_ln466, i13 %mean_1

]]></Node>
<StgValue><ssdm name="sub_ln477"/></StgValue>
</operation>

<operation id="954" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:146 %tmp_5_cast = call i12 @abs, i13 %sub_ln477

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="955" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:148 %sub_ln477_1 = sub i13 %sext_ln466_1, i13 %mean_1

]]></Node>
<StgValue><ssdm name="sub_ln477_1"/></StgValue>
</operation>

<operation id="956" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:149 %tmp_6_cast = call i12 @abs, i13 %sub_ln477_1

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="957" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:151 %sub_ln477_2 = sub i13 %sext_ln466_2, i13 %mean_1

]]></Node>
<StgValue><ssdm name="sub_ln477_2"/></StgValue>
</operation>

<operation id="958" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:152 %tmp_7_cast = call i12 @abs, i13 %sub_ln477_2

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="959" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:154 %sub_ln477_3 = sub i13 %sext_ln466_4, i13 %mean_1

]]></Node>
<StgValue><ssdm name="sub_ln477_3"/></StgValue>
</operation>

<operation id="960" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:155 %tmp_8_cast = call i12 @abs, i13 %sub_ln477_3

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="961" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:162 %sub_ln478 = sub i13 %sext_ln466_1, i13 %mean_2

]]></Node>
<StgValue><ssdm name="sub_ln478"/></StgValue>
</operation>

<operation id="962" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:163 %tmp_9_cast = call i12 @abs, i13 %sub_ln478

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="963" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:165 %sub_ln478_1 = sub i13 %sext_ln467, i13 %mean_2

]]></Node>
<StgValue><ssdm name="sub_ln478_1"/></StgValue>
</operation>

<operation id="964" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:166 %tmp_10_cast = call i12 @abs, i13 %sub_ln478_1

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="965" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:168 %sub_ln478_2 = sub i13 %sext_ln467_1, i13 %mean_2

]]></Node>
<StgValue><ssdm name="sub_ln478_2"/></StgValue>
</operation>

<operation id="966" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:169 %tmp_11_cast = call i12 @abs, i13 %sub_ln478_2

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="967" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:171 %sub_ln478_3 = sub i13 %sext_ln466_2, i13 %mean_2

]]></Node>
<StgValue><ssdm name="sub_ln478_3"/></StgValue>
</operation>

<operation id="968" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:172 %tmp_12_cast = call i12 @abs, i13 %sub_ln478_3

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="969" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:179 %sub_ln479 = sub i13 %sext_ln465, i13 %mean_3

]]></Node>
<StgValue><ssdm name="sub_ln479"/></StgValue>
</operation>

<operation id="970" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:180 %tmp_13_cast = call i12 @abs, i13 %sub_ln479

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="971" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:182 %sub_ln479_1 = sub i13 %sext_ln465_3, i13 %mean_3

]]></Node>
<StgValue><ssdm name="sub_ln479_1"/></StgValue>
</operation>

<operation id="972" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:183 %tmp_14_cast = call i12 @abs, i13 %sub_ln479_1

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="973" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:185 %sub_ln479_2 = sub i13 %sext_ln468, i13 %mean_3

]]></Node>
<StgValue><ssdm name="sub_ln479_2"/></StgValue>
</operation>

<operation id="974" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:186 %tmp_15_cast = call i12 @abs, i13 %sub_ln479_2

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="975" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:188 %sub_ln479_3 = sub i13 %sext_ln468_2, i13 %mean_3

]]></Node>
<StgValue><ssdm name="sub_ln479_3"/></StgValue>
</operation>

<operation id="976" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:189 %tmp_16_cast = call i12 @abs, i13 %sub_ln479_3

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="977" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:138 %sub_ln476_4 = sub i13 %sext_ln465_6, i13 %mean_4

]]></Node>
<StgValue><ssdm name="sub_ln476_4"/></StgValue>
</operation>

<operation id="978" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:139 %tmp_21_cast = call i12 @abs, i13 %sub_ln476_4

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="979" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:141 %sub_ln476_5 = sub i13 %sext_ln465_10, i13 %mean_4

]]></Node>
<StgValue><ssdm name="sub_ln476_5"/></StgValue>
</operation>

<operation id="980" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:142 %tmp_22_cast = call i12 @abs, i13 %sub_ln476_5

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="981" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:144 %sub_ln476_6 = sub i13 %sext_ln465_7, i13 %mean_4

]]></Node>
<StgValue><ssdm name="sub_ln476_6"/></StgValue>
</operation>

<operation id="982" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:145 %tmp_23_cast = call i12 @abs, i13 %sub_ln476_6

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="983" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:147 %sub_ln476_7 = sub i13 %sext_ln465_8, i13 %mean_4

]]></Node>
<StgValue><ssdm name="sub_ln476_7"/></StgValue>
</operation>

<operation id="984" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:148 %tmp_24_cast = call i12 @abs, i13 %sub_ln476_7

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="985" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:155 %sub_ln477_4 = sub i13 %sext_ln466_6, i13 %mean_5

]]></Node>
<StgValue><ssdm name="sub_ln477_4"/></StgValue>
</operation>

<operation id="986" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:156 %tmp_25_cast = call i12 @abs, i13 %sub_ln477_4

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="987" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:158 %sub_ln477_5 = sub i13 %sext_ln466_7, i13 %mean_5

]]></Node>
<StgValue><ssdm name="sub_ln477_5"/></StgValue>
</operation>

<operation id="988" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:159 %tmp_26_cast = call i12 @abs, i13 %sub_ln477_5

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="989" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:161 %sub_ln477_6 = sub i13 %sext_ln466_8, i13 %mean_5

]]></Node>
<StgValue><ssdm name="sub_ln477_6"/></StgValue>
</operation>

<operation id="990" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:162 %tmp_27_cast = call i12 @abs, i13 %sub_ln477_6

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="991" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:164 %sub_ln477_7 = sub i13 %sext_ln466_10, i13 %mean_5

]]></Node>
<StgValue><ssdm name="sub_ln477_7"/></StgValue>
</operation>

<operation id="992" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:165 %tmp_28_cast = call i12 @abs, i13 %sub_ln477_7

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="993" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:172 %sub_ln478_4 = sub i13 %sext_ln466_7, i13 %mean_6

]]></Node>
<StgValue><ssdm name="sub_ln478_4"/></StgValue>
</operation>

<operation id="994" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:173 %tmp_29_cast = call i12 @abs, i13 %sub_ln478_4

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="995" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:175 %sub_ln478_5 = sub i13 %sext_ln467_3, i13 %mean_6

]]></Node>
<StgValue><ssdm name="sub_ln478_5"/></StgValue>
</operation>

<operation id="996" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:176 %tmp_30_cast = call i12 @abs, i13 %sub_ln478_5

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="997" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:178 %sub_ln478_6 = sub i13 %sext_ln467_4, i13 %mean_6

]]></Node>
<StgValue><ssdm name="sub_ln478_6"/></StgValue>
</operation>

<operation id="998" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:179 %tmp_31_cast = call i12 @abs, i13 %sub_ln478_6

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="999" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:181 %sub_ln478_7 = sub i13 %sext_ln466_8, i13 %mean_6

]]></Node>
<StgValue><ssdm name="sub_ln478_7"/></StgValue>
</operation>

<operation id="1000" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:182 %tmp_32_cast = call i12 @abs, i13 %sub_ln478_7

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="1001" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:189 %sub_ln479_4 = sub i13 %sext_ln465_6, i13 %mean_7

]]></Node>
<StgValue><ssdm name="sub_ln479_4"/></StgValue>
</operation>

<operation id="1002" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:190 %tmp_33_cast = call i12 @abs, i13 %sub_ln479_4

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="1003" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:192 %sub_ln479_5 = sub i13 %sext_ln465_8, i13 %mean_7

]]></Node>
<StgValue><ssdm name="sub_ln479_5"/></StgValue>
</operation>

<operation id="1004" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:193 %tmp_35_cast = call i12 @abs, i13 %sub_ln479_5

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="1005" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:195 %sub_ln479_6 = sub i13 %sext_ln468_3, i13 %mean_7

]]></Node>
<StgValue><ssdm name="sub_ln479_6"/></StgValue>
</operation>

<operation id="1006" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:196 %tmp_36_cast = call i12 @abs, i13 %sub_ln479_6

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="1007" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:198 %sub_ln479_7 = sub i13 %sext_ln468_12, i13 %mean_7

]]></Node>
<StgValue><ssdm name="sub_ln479_7"/></StgValue>
</operation>

<operation id="1008" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:199 %tmp_37_cast = call i12 @abs, i13 %sub_ln479_7

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="1009" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:128 %sub_ln476_8 = sub i13 %sext_ln465_13, i13 %mean_8

]]></Node>
<StgValue><ssdm name="sub_ln476_8"/></StgValue>
</operation>

<operation id="1010" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:129 %tmp_42_cast = call i12 @abs, i13 %sub_ln476_8

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="1011" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:131 %sub_ln476_9 = sub i13 %sext_ln465_14, i13 %mean_8

]]></Node>
<StgValue><ssdm name="sub_ln476_9"/></StgValue>
</operation>

<operation id="1012" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:132 %tmp_43_cast = call i12 @abs, i13 %sub_ln476_9

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="1013" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:134 %sub_ln476_10 = sub i13 %sext_ln465_12, i13 %mean_8

]]></Node>
<StgValue><ssdm name="sub_ln476_10"/></StgValue>
</operation>

<operation id="1014" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:135 %tmp_44_cast = call i12 @abs, i13 %sub_ln476_10

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="1015" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:137 %sub_ln476_11 = sub i13 %sext_ln465_16, i13 %mean_8

]]></Node>
<StgValue><ssdm name="sub_ln476_11"/></StgValue>
</operation>

<operation id="1016" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:138 %tmp_45_cast = call i12 @abs, i13 %sub_ln476_11

]]></Node>
<StgValue><ssdm name="tmp_45_cast"/></StgValue>
</operation>

<operation id="1017" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:145 %sub_ln477_8 = sub i13 %sext_ln466_12, i13 %mean_9

]]></Node>
<StgValue><ssdm name="sub_ln477_8"/></StgValue>
</operation>

<operation id="1018" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:146 %tmp_46_cast = call i12 @abs, i13 %sub_ln477_8

]]></Node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="1019" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:148 %sub_ln477_9 = sub i13 %sext_ln466_13, i13 %mean_9

]]></Node>
<StgValue><ssdm name="sub_ln477_9"/></StgValue>
</operation>

<operation id="1020" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:149 %tmp_47_cast = call i12 @abs, i13 %sub_ln477_9

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="1021" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:151 %sub_ln477_10 = sub i13 %sext_ln466_14, i13 %mean_9

]]></Node>
<StgValue><ssdm name="sub_ln477_10"/></StgValue>
</operation>

<operation id="1022" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:152 %tmp_48_cast = call i12 @abs, i13 %sub_ln477_10

]]></Node>
<StgValue><ssdm name="tmp_48_cast"/></StgValue>
</operation>

<operation id="1023" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:154 %sub_ln477_11 = sub i13 %sext_ln466_16, i13 %mean_9

]]></Node>
<StgValue><ssdm name="sub_ln477_11"/></StgValue>
</operation>

<operation id="1024" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:155 %tmp_49_cast = call i12 @abs, i13 %sub_ln477_11

]]></Node>
<StgValue><ssdm name="tmp_49_cast"/></StgValue>
</operation>

<operation id="1025" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:162 %sub_ln478_8 = sub i13 %sext_ln466_13, i13 %mean_10

]]></Node>
<StgValue><ssdm name="sub_ln478_8"/></StgValue>
</operation>

<operation id="1026" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:163 %tmp_50_cast = call i12 @abs, i13 %sub_ln478_8

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="1027" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:165 %sub_ln478_9 = sub i13 %sext_ln467_6, i13 %mean_10

]]></Node>
<StgValue><ssdm name="sub_ln478_9"/></StgValue>
</operation>

<operation id="1028" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:166 %tmp_51_cast = call i12 @abs, i13 %sub_ln478_9

]]></Node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="1029" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:168 %sub_ln478_10 = sub i13 %sext_ln467_7, i13 %mean_10

]]></Node>
<StgValue><ssdm name="sub_ln478_10"/></StgValue>
</operation>

<operation id="1030" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:169 %tmp_52_cast = call i12 @abs, i13 %sub_ln478_10

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="1031" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:171 %sub_ln478_11 = sub i13 %sext_ln466_14, i13 %mean_10

]]></Node>
<StgValue><ssdm name="sub_ln478_11"/></StgValue>
</operation>

<operation id="1032" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:172 %tmp_53_cast = call i12 @abs, i13 %sub_ln478_11

]]></Node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="1033" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:179 %sub_ln479_8 = sub i13 %sext_ln465_13, i13 %mean_11

]]></Node>
<StgValue><ssdm name="sub_ln479_8"/></StgValue>
</operation>

<operation id="1034" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:180 %tmp_54_cast = call i12 @abs, i13 %sub_ln479_8

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="1035" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:182 %sub_ln479_9 = sub i13 %sext_ln465_16, i13 %mean_11

]]></Node>
<StgValue><ssdm name="sub_ln479_9"/></StgValue>
</operation>

<operation id="1036" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:183 %tmp_55_cast = call i12 @abs, i13 %sub_ln479_9

]]></Node>
<StgValue><ssdm name="tmp_55_cast"/></StgValue>
</operation>

<operation id="1037" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:185 %sub_ln479_10 = sub i13 %sext_ln468_6, i13 %mean_11

]]></Node>
<StgValue><ssdm name="sub_ln479_10"/></StgValue>
</operation>

<operation id="1038" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:186 %tmp_56_cast = call i12 @abs, i13 %sub_ln479_10

]]></Node>
<StgValue><ssdm name="tmp_56_cast"/></StgValue>
</operation>

<operation id="1039" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:188 %sub_ln479_11 = sub i13 %sext_ln468_7, i13 %mean_11

]]></Node>
<StgValue><ssdm name="sub_ln479_11"/></StgValue>
</operation>

<operation id="1040" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:189 %tmp_57_cast = call i12 @abs, i13 %sub_ln479_11

]]></Node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="1041" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:133 %sub_ln476_12 = sub i13 %sext_ln465_19, i13 %mean_12

]]></Node>
<StgValue><ssdm name="sub_ln476_12"/></StgValue>
</operation>

<operation id="1042" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:134 %tmp_62_cast = call i12 @abs, i13 %sub_ln476_12

]]></Node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="1043" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:136 %sub_ln476_13 = sub i13 %sext_ln465_20, i13 %mean_12

]]></Node>
<StgValue><ssdm name="sub_ln476_13"/></StgValue>
</operation>

<operation id="1044" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:137 %tmp_63_cast = call i12 @abs, i13 %sub_ln476_13

]]></Node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="1045" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:139 %sub_ln476_14 = sub i13 %sext_ln465_18, i13 %mean_12

]]></Node>
<StgValue><ssdm name="sub_ln476_14"/></StgValue>
</operation>

<operation id="1046" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:140 %tmp_64_cast = call i12 @abs, i13 %sub_ln476_14

]]></Node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="1047" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:142 %sub_ln476_15 = sub i13 %sext_ln465_22, i13 %mean_12

]]></Node>
<StgValue><ssdm name="sub_ln476_15"/></StgValue>
</operation>

<operation id="1048" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:143 %tmp_65_cast = call i12 @abs, i13 %sub_ln476_15

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="1049" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:150 %sub_ln477_12 = sub i13 %sext_ln466_18, i13 %mean_13

]]></Node>
<StgValue><ssdm name="sub_ln477_12"/></StgValue>
</operation>

<operation id="1050" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:151 %tmp_66_cast = call i12 @abs, i13 %sub_ln477_12

]]></Node>
<StgValue><ssdm name="tmp_66_cast"/></StgValue>
</operation>

<operation id="1051" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:153 %sub_ln477_13 = sub i13 %sext_ln466_19, i13 %mean_13

]]></Node>
<StgValue><ssdm name="sub_ln477_13"/></StgValue>
</operation>

<operation id="1052" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:154 %tmp_67_cast = call i12 @abs, i13 %sub_ln477_13

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="1053" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:156 %sub_ln477_14 = sub i13 %sext_ln466_20, i13 %mean_13

]]></Node>
<StgValue><ssdm name="sub_ln477_14"/></StgValue>
</operation>

<operation id="1054" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:157 %tmp_68_cast = call i12 @abs, i13 %sub_ln477_14

]]></Node>
<StgValue><ssdm name="tmp_68_cast"/></StgValue>
</operation>

<operation id="1055" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:159 %sub_ln477_15 = sub i13 %sext_ln466_22, i13 %mean_13

]]></Node>
<StgValue><ssdm name="sub_ln477_15"/></StgValue>
</operation>

<operation id="1056" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:160 %tmp_69_cast = call i12 @abs, i13 %sub_ln477_15

]]></Node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="1057" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:167 %sub_ln478_12 = sub i13 %sext_ln466_19, i13 %mean_14

]]></Node>
<StgValue><ssdm name="sub_ln478_12"/></StgValue>
</operation>

<operation id="1058" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:168 %tmp_70_cast = call i12 @abs, i13 %sub_ln478_12

]]></Node>
<StgValue><ssdm name="tmp_70_cast"/></StgValue>
</operation>

<operation id="1059" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:170 %sub_ln478_13 = sub i13 %sext_ln467_9, i13 %mean_14

]]></Node>
<StgValue><ssdm name="sub_ln478_13"/></StgValue>
</operation>

<operation id="1060" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:171 %tmp_71_cast = call i12 @abs, i13 %sub_ln478_13

]]></Node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="1061" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:173 %sub_ln478_14 = sub i13 %sext_ln467_10, i13 %mean_14

]]></Node>
<StgValue><ssdm name="sub_ln478_14"/></StgValue>
</operation>

<operation id="1062" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:174 %tmp_72_cast = call i12 @abs, i13 %sub_ln478_14

]]></Node>
<StgValue><ssdm name="tmp_72_cast"/></StgValue>
</operation>

<operation id="1063" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:176 %sub_ln478_15 = sub i13 %sext_ln466_20, i13 %mean_14

]]></Node>
<StgValue><ssdm name="sub_ln478_15"/></StgValue>
</operation>

<operation id="1064" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:177 %tmp_73_cast = call i12 @abs, i13 %sub_ln478_15

]]></Node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="1065" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:184 %sub_ln479_12 = sub i13 %sext_ln465_19, i13 %mean_15

]]></Node>
<StgValue><ssdm name="sub_ln479_12"/></StgValue>
</operation>

<operation id="1066" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:185 %tmp_74_cast = call i12 @abs, i13 %sub_ln479_12

]]></Node>
<StgValue><ssdm name="tmp_74_cast"/></StgValue>
</operation>

<operation id="1067" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:187 %sub_ln479_13 = sub i13 %sext_ln465_22, i13 %mean_15

]]></Node>
<StgValue><ssdm name="sub_ln479_13"/></StgValue>
</operation>

<operation id="1068" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:188 %tmp_75_cast = call i12 @abs, i13 %sub_ln479_13

]]></Node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="1069" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:190 %sub_ln479_14 = sub i13 %sext_ln468_9, i13 %mean_15

]]></Node>
<StgValue><ssdm name="sub_ln479_14"/></StgValue>
</operation>

<operation id="1070" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:191 %tmp_76_cast = call i12 @abs, i13 %sub_ln479_14

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="1071" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:193 %sub_ln479_15 = sub i13 %sext_ln468_10, i13 %mean_15

]]></Node>
<StgValue><ssdm name="sub_ln479_15"/></StgValue>
</operation>

<operation id="1072" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="12" op_0_bw="12" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:194 %tmp_77_cast = call i12 @abs, i13 %sub_ln479_15

]]></Node>
<StgValue><ssdm name="tmp_77_cast"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="1073" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:130 %zext_ln476 = zext i12 %tmp_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln476"/></StgValue>
</operation>

<operation id="1074" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:133 %zext_ln476_1 = zext i12 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln476_1"/></StgValue>
</operation>

<operation id="1075" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:140 %add_ln476 = add i13 %zext_ln476_1, i13 %zext_ln476

]]></Node>
<StgValue><ssdm name="add_ln476"/></StgValue>
</operation>

<operation id="1076" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:147 %zext_ln477 = zext i12 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="zext_ln477"/></StgValue>
</operation>

<operation id="1077" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:150 %zext_ln477_1 = zext i12 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="zext_ln477_1"/></StgValue>
</operation>

<operation id="1078" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:157 %add_ln477 = add i13 %zext_ln477_1, i13 %zext_ln477

]]></Node>
<StgValue><ssdm name="add_ln477"/></StgValue>
</operation>

<operation id="1079" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:164 %zext_ln478 = zext i12 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="zext_ln478"/></StgValue>
</operation>

<operation id="1080" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:167 %zext_ln478_1 = zext i12 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="zext_ln478_1"/></StgValue>
</operation>

<operation id="1081" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:174 %add_ln478 = add i13 %zext_ln478_1, i13 %zext_ln478

]]></Node>
<StgValue><ssdm name="add_ln478"/></StgValue>
</operation>

<operation id="1082" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:181 %zext_ln479 = zext i12 %tmp_13_cast

]]></Node>
<StgValue><ssdm name="zext_ln479"/></StgValue>
</operation>

<operation id="1083" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:184 %zext_ln479_1 = zext i12 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="zext_ln479_1"/></StgValue>
</operation>

<operation id="1084" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:191 %add_ln479 = add i13 %zext_ln479_1, i13 %zext_ln479

]]></Node>
<StgValue><ssdm name="add_ln479"/></StgValue>
</operation>

<operation id="1085" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:140 %zext_ln476_5 = zext i12 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="zext_ln476_5"/></StgValue>
</operation>

<operation id="1086" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:143 %zext_ln476_6 = zext i12 %tmp_22_cast

]]></Node>
<StgValue><ssdm name="zext_ln476_6"/></StgValue>
</operation>

<operation id="1087" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:150 %add_ln476_3 = add i13 %zext_ln476_6, i13 %zext_ln476_5

]]></Node>
<StgValue><ssdm name="add_ln476_3"/></StgValue>
</operation>

<operation id="1088" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:157 %zext_ln477_5 = zext i12 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="zext_ln477_5"/></StgValue>
</operation>

<operation id="1089" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:160 %zext_ln477_6 = zext i12 %tmp_26_cast

]]></Node>
<StgValue><ssdm name="zext_ln477_6"/></StgValue>
</operation>

<operation id="1090" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:167 %add_ln477_3 = add i13 %zext_ln477_6, i13 %zext_ln477_5

]]></Node>
<StgValue><ssdm name="add_ln477_3"/></StgValue>
</operation>

<operation id="1091" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:174 %zext_ln478_5 = zext i12 %tmp_29_cast

]]></Node>
<StgValue><ssdm name="zext_ln478_5"/></StgValue>
</operation>

<operation id="1092" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:177 %zext_ln478_6 = zext i12 %tmp_30_cast

]]></Node>
<StgValue><ssdm name="zext_ln478_6"/></StgValue>
</operation>

<operation id="1093" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:184 %add_ln478_3 = add i13 %zext_ln478_6, i13 %zext_ln478_5

]]></Node>
<StgValue><ssdm name="add_ln478_3"/></StgValue>
</operation>

<operation id="1094" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:191 %zext_ln479_5 = zext i12 %tmp_33_cast

]]></Node>
<StgValue><ssdm name="zext_ln479_5"/></StgValue>
</operation>

<operation id="1095" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:194 %zext_ln479_6 = zext i12 %tmp_35_cast

]]></Node>
<StgValue><ssdm name="zext_ln479_6"/></StgValue>
</operation>

<operation id="1096" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:201 %add_ln479_3 = add i13 %zext_ln479_6, i13 %zext_ln479_5

]]></Node>
<StgValue><ssdm name="add_ln479_3"/></StgValue>
</operation>

<operation id="1097" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:130 %zext_ln476_10 = zext i12 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="zext_ln476_10"/></StgValue>
</operation>

<operation id="1098" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:133 %zext_ln476_11 = zext i12 %tmp_43_cast

]]></Node>
<StgValue><ssdm name="zext_ln476_11"/></StgValue>
</operation>

<operation id="1099" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:140 %add_ln476_6 = add i13 %zext_ln476_11, i13 %zext_ln476_10

]]></Node>
<StgValue><ssdm name="add_ln476_6"/></StgValue>
</operation>

<operation id="1100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:147 %zext_ln477_10 = zext i12 %tmp_46_cast

]]></Node>
<StgValue><ssdm name="zext_ln477_10"/></StgValue>
</operation>

<operation id="1101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:150 %zext_ln477_11 = zext i12 %tmp_47_cast

]]></Node>
<StgValue><ssdm name="zext_ln477_11"/></StgValue>
</operation>

<operation id="1102" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:157 %add_ln477_6 = add i13 %zext_ln477_11, i13 %zext_ln477_10

]]></Node>
<StgValue><ssdm name="add_ln477_6"/></StgValue>
</operation>

<operation id="1103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:164 %zext_ln478_10 = zext i12 %tmp_50_cast

]]></Node>
<StgValue><ssdm name="zext_ln478_10"/></StgValue>
</operation>

<operation id="1104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:167 %zext_ln478_11 = zext i12 %tmp_51_cast

]]></Node>
<StgValue><ssdm name="zext_ln478_11"/></StgValue>
</operation>

<operation id="1105" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:174 %add_ln478_6 = add i13 %zext_ln478_11, i13 %zext_ln478_10

]]></Node>
<StgValue><ssdm name="add_ln478_6"/></StgValue>
</operation>

<operation id="1106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:181 %zext_ln479_10 = zext i12 %tmp_54_cast

]]></Node>
<StgValue><ssdm name="zext_ln479_10"/></StgValue>
</operation>

<operation id="1107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:184 %zext_ln479_11 = zext i12 %tmp_55_cast

]]></Node>
<StgValue><ssdm name="zext_ln479_11"/></StgValue>
</operation>

<operation id="1108" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:191 %add_ln479_6 = add i13 %zext_ln479_11, i13 %zext_ln479_10

]]></Node>
<StgValue><ssdm name="add_ln479_6"/></StgValue>
</operation>

<operation id="1109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:135 %zext_ln476_15 = zext i12 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="zext_ln476_15"/></StgValue>
</operation>

<operation id="1110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:138 %zext_ln476_16 = zext i12 %tmp_63_cast

]]></Node>
<StgValue><ssdm name="zext_ln476_16"/></StgValue>
</operation>

<operation id="1111" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:145 %add_ln476_9 = add i13 %zext_ln476_16, i13 %zext_ln476_15

]]></Node>
<StgValue><ssdm name="add_ln476_9"/></StgValue>
</operation>

<operation id="1112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:152 %zext_ln477_15 = zext i12 %tmp_66_cast

]]></Node>
<StgValue><ssdm name="zext_ln477_15"/></StgValue>
</operation>

<operation id="1113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:155 %zext_ln477_16 = zext i12 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="zext_ln477_16"/></StgValue>
</operation>

<operation id="1114" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:162 %add_ln477_9 = add i13 %zext_ln477_16, i13 %zext_ln477_15

]]></Node>
<StgValue><ssdm name="add_ln477_9"/></StgValue>
</operation>

<operation id="1115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:169 %zext_ln478_15 = zext i12 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="zext_ln478_15"/></StgValue>
</operation>

<operation id="1116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:172 %zext_ln478_16 = zext i12 %tmp_71_cast

]]></Node>
<StgValue><ssdm name="zext_ln478_16"/></StgValue>
</operation>

<operation id="1117" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:179 %add_ln478_9 = add i13 %zext_ln478_16, i13 %zext_ln478_15

]]></Node>
<StgValue><ssdm name="add_ln478_9"/></StgValue>
</operation>

<operation id="1118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:186 %zext_ln479_15 = zext i12 %tmp_74_cast

]]></Node>
<StgValue><ssdm name="zext_ln479_15"/></StgValue>
</operation>

<operation id="1119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:189 %zext_ln479_16 = zext i12 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="zext_ln479_16"/></StgValue>
</operation>

<operation id="1120" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:196 %add_ln479_9 = add i13 %zext_ln479_16, i13 %zext_ln479_15

]]></Node>
<StgValue><ssdm name="add_ln479_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="1121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:136 %zext_ln476_2 = zext i12 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln476_2"/></StgValue>
</operation>

<operation id="1122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:139 %zext_ln476_3 = zext i12 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln476_3"/></StgValue>
</operation>

<operation id="1123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19:141 %zext_ln476_4 = zext i13 %add_ln476

]]></Node>
<StgValue><ssdm name="zext_ln476_4"/></StgValue>
</operation>

<operation id="1124" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19:142 %add_ln476_1 = add i14 %zext_ln476_4, i14 %zext_ln476_2

]]></Node>
<StgValue><ssdm name="add_ln476_1"/></StgValue>
</operation>

<operation id="1125" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19:143 %add_ln476_2 = add i14 %add_ln476_1, i14 %zext_ln476_3

]]></Node>
<StgValue><ssdm name="add_ln476_2"/></StgValue>
</operation>

<operation id="1126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:144 %var = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln476_2, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="var"/></StgValue>
</operation>

<operation id="1127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:153 %zext_ln477_2 = zext i12 %tmp_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln477_2"/></StgValue>
</operation>

<operation id="1128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:156 %zext_ln477_3 = zext i12 %tmp_8_cast

]]></Node>
<StgValue><ssdm name="zext_ln477_3"/></StgValue>
</operation>

<operation id="1129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19:158 %zext_ln477_4 = zext i13 %add_ln477

]]></Node>
<StgValue><ssdm name="zext_ln477_4"/></StgValue>
</operation>

<operation id="1130" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19:159 %add_ln477_1 = add i14 %zext_ln477_4, i14 %zext_ln477_2

]]></Node>
<StgValue><ssdm name="add_ln477_1"/></StgValue>
</operation>

<operation id="1131" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19:160 %add_ln477_2 = add i14 %add_ln477_1, i14 %zext_ln477_3

]]></Node>
<StgValue><ssdm name="add_ln477_2"/></StgValue>
</operation>

<operation id="1132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:161 %var_1 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln477_2, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="var_1"/></StgValue>
</operation>

<operation id="1133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:170 %zext_ln478_2 = zext i12 %tmp_11_cast

]]></Node>
<StgValue><ssdm name="zext_ln478_2"/></StgValue>
</operation>

<operation id="1134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:173 %zext_ln478_3 = zext i12 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="zext_ln478_3"/></StgValue>
</operation>

<operation id="1135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19:175 %zext_ln478_4 = zext i13 %add_ln478

]]></Node>
<StgValue><ssdm name="zext_ln478_4"/></StgValue>
</operation>

<operation id="1136" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19:176 %add_ln478_1 = add i14 %zext_ln478_4, i14 %zext_ln478_2

]]></Node>
<StgValue><ssdm name="add_ln478_1"/></StgValue>
</operation>

<operation id="1137" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19:177 %add_ln478_2 = add i14 %add_ln478_1, i14 %zext_ln478_3

]]></Node>
<StgValue><ssdm name="add_ln478_2"/></StgValue>
</operation>

<operation id="1138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:178 %var_2 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln478_2, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="var_2"/></StgValue>
</operation>

<operation id="1139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:187 %zext_ln479_2 = zext i12 %tmp_15_cast

]]></Node>
<StgValue><ssdm name="zext_ln479_2"/></StgValue>
</operation>

<operation id="1140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:190 %zext_ln479_3 = zext i12 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="zext_ln479_3"/></StgValue>
</operation>

<operation id="1141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19:192 %zext_ln479_4 = zext i13 %add_ln479

]]></Node>
<StgValue><ssdm name="zext_ln479_4"/></StgValue>
</operation>

<operation id="1142" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19:193 %add_ln479_1 = add i14 %zext_ln479_4, i14 %zext_ln479_2

]]></Node>
<StgValue><ssdm name="add_ln479_1"/></StgValue>
</operation>

<operation id="1143" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19:194 %add_ln479_2 = add i14 %add_ln479_1, i14 %zext_ln479_3

]]></Node>
<StgValue><ssdm name="add_ln479_2"/></StgValue>
</operation>

<operation id="1144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:195 %var_3 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln479_2, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="var_3"/></StgValue>
</operation>

<operation id="1145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:146 %zext_ln476_7 = zext i12 %tmp_23_cast

]]></Node>
<StgValue><ssdm name="zext_ln476_7"/></StgValue>
</operation>

<operation id="1146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:149 %zext_ln476_8 = zext i12 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="zext_ln476_8"/></StgValue>
</operation>

<operation id="1147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:151 %zext_ln476_9 = zext i13 %add_ln476_3

]]></Node>
<StgValue><ssdm name="zext_ln476_9"/></StgValue>
</operation>

<operation id="1148" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:152 %add_ln476_4 = add i14 %zext_ln476_9, i14 %zext_ln476_7

]]></Node>
<StgValue><ssdm name="add_ln476_4"/></StgValue>
</operation>

<operation id="1149" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:153 %add_ln476_5 = add i14 %add_ln476_4, i14 %zext_ln476_8

]]></Node>
<StgValue><ssdm name="add_ln476_5"/></StgValue>
</operation>

<operation id="1150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:154 %var_4 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln476_5, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="var_4"/></StgValue>
</operation>

<operation id="1151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:163 %zext_ln477_7 = zext i12 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="zext_ln477_7"/></StgValue>
</operation>

<operation id="1152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:166 %zext_ln477_8 = zext i12 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="zext_ln477_8"/></StgValue>
</operation>

<operation id="1153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:168 %zext_ln477_9 = zext i13 %add_ln477_3

]]></Node>
<StgValue><ssdm name="zext_ln477_9"/></StgValue>
</operation>

<operation id="1154" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:169 %add_ln477_4 = add i14 %zext_ln477_9, i14 %zext_ln477_7

]]></Node>
<StgValue><ssdm name="add_ln477_4"/></StgValue>
</operation>

<operation id="1155" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:170 %add_ln477_5 = add i14 %add_ln477_4, i14 %zext_ln477_8

]]></Node>
<StgValue><ssdm name="add_ln477_5"/></StgValue>
</operation>

<operation id="1156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:171 %var_5 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln477_5, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="var_5"/></StgValue>
</operation>

<operation id="1157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:180 %zext_ln478_7 = zext i12 %tmp_31_cast

]]></Node>
<StgValue><ssdm name="zext_ln478_7"/></StgValue>
</operation>

<operation id="1158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:183 %zext_ln478_8 = zext i12 %tmp_32_cast

]]></Node>
<StgValue><ssdm name="zext_ln478_8"/></StgValue>
</operation>

<operation id="1159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:185 %zext_ln478_9 = zext i13 %add_ln478_3

]]></Node>
<StgValue><ssdm name="zext_ln478_9"/></StgValue>
</operation>

<operation id="1160" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:186 %add_ln478_4 = add i14 %zext_ln478_9, i14 %zext_ln478_7

]]></Node>
<StgValue><ssdm name="add_ln478_4"/></StgValue>
</operation>

<operation id="1161" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:187 %add_ln478_5 = add i14 %add_ln478_4, i14 %zext_ln478_8

]]></Node>
<StgValue><ssdm name="add_ln478_5"/></StgValue>
</operation>

<operation id="1162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:188 %var_6 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln478_5, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="var_6"/></StgValue>
</operation>

<operation id="1163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:197 %zext_ln479_7 = zext i12 %tmp_36_cast

]]></Node>
<StgValue><ssdm name="zext_ln479_7"/></StgValue>
</operation>

<operation id="1164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:200 %zext_ln479_8 = zext i12 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="zext_ln479_8"/></StgValue>
</operation>

<operation id="1165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:202 %zext_ln479_9 = zext i13 %add_ln479_3

]]></Node>
<StgValue><ssdm name="zext_ln479_9"/></StgValue>
</operation>

<operation id="1166" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:203 %add_ln479_4 = add i14 %zext_ln479_9, i14 %zext_ln479_7

]]></Node>
<StgValue><ssdm name="add_ln479_4"/></StgValue>
</operation>

<operation id="1167" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:204 %add_ln479_5 = add i14 %add_ln479_4, i14 %zext_ln479_8

]]></Node>
<StgValue><ssdm name="add_ln479_5"/></StgValue>
</operation>

<operation id="1168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:205 %var_7 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln479_5, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="var_7"/></StgValue>
</operation>

<operation id="1169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:136 %zext_ln476_12 = zext i12 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="zext_ln476_12"/></StgValue>
</operation>

<operation id="1170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:139 %zext_ln476_13 = zext i12 %tmp_45_cast

]]></Node>
<StgValue><ssdm name="zext_ln476_13"/></StgValue>
</operation>

<operation id="1171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:141 %zext_ln476_14 = zext i13 %add_ln476_6

]]></Node>
<StgValue><ssdm name="zext_ln476_14"/></StgValue>
</operation>

<operation id="1172" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:142 %add_ln476_7 = add i14 %zext_ln476_14, i14 %zext_ln476_12

]]></Node>
<StgValue><ssdm name="add_ln476_7"/></StgValue>
</operation>

<operation id="1173" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:143 %add_ln476_8 = add i14 %add_ln476_7, i14 %zext_ln476_13

]]></Node>
<StgValue><ssdm name="add_ln476_8"/></StgValue>
</operation>

<operation id="1174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:144 %var_8 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln476_8, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="var_8"/></StgValue>
</operation>

<operation id="1175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:153 %zext_ln477_12 = zext i12 %tmp_48_cast

]]></Node>
<StgValue><ssdm name="zext_ln477_12"/></StgValue>
</operation>

<operation id="1176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:156 %zext_ln477_13 = zext i12 %tmp_49_cast

]]></Node>
<StgValue><ssdm name="zext_ln477_13"/></StgValue>
</operation>

<operation id="1177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:158 %zext_ln477_14 = zext i13 %add_ln477_6

]]></Node>
<StgValue><ssdm name="zext_ln477_14"/></StgValue>
</operation>

<operation id="1178" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:159 %add_ln477_7 = add i14 %zext_ln477_14, i14 %zext_ln477_12

]]></Node>
<StgValue><ssdm name="add_ln477_7"/></StgValue>
</operation>

<operation id="1179" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:160 %add_ln477_8 = add i14 %add_ln477_7, i14 %zext_ln477_13

]]></Node>
<StgValue><ssdm name="add_ln477_8"/></StgValue>
</operation>

<operation id="1180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:161 %var_9 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln477_8, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="var_9"/></StgValue>
</operation>

<operation id="1181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:170 %zext_ln478_12 = zext i12 %tmp_52_cast

]]></Node>
<StgValue><ssdm name="zext_ln478_12"/></StgValue>
</operation>

<operation id="1182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:173 %zext_ln478_13 = zext i12 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="zext_ln478_13"/></StgValue>
</operation>

<operation id="1183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:175 %zext_ln478_14 = zext i13 %add_ln478_6

]]></Node>
<StgValue><ssdm name="zext_ln478_14"/></StgValue>
</operation>

<operation id="1184" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:176 %add_ln478_7 = add i14 %zext_ln478_14, i14 %zext_ln478_12

]]></Node>
<StgValue><ssdm name="add_ln478_7"/></StgValue>
</operation>

<operation id="1185" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:177 %add_ln478_8 = add i14 %add_ln478_7, i14 %zext_ln478_13

]]></Node>
<StgValue><ssdm name="add_ln478_8"/></StgValue>
</operation>

<operation id="1186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:178 %var_10 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln478_8, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="var_10"/></StgValue>
</operation>

<operation id="1187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:187 %zext_ln479_12 = zext i12 %tmp_56_cast

]]></Node>
<StgValue><ssdm name="zext_ln479_12"/></StgValue>
</operation>

<operation id="1188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:190 %zext_ln479_13 = zext i12 %tmp_57_cast

]]></Node>
<StgValue><ssdm name="zext_ln479_13"/></StgValue>
</operation>

<operation id="1189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:192 %zext_ln479_14 = zext i13 %add_ln479_6

]]></Node>
<StgValue><ssdm name="zext_ln479_14"/></StgValue>
</operation>

<operation id="1190" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:193 %add_ln479_7 = add i14 %zext_ln479_14, i14 %zext_ln479_12

]]></Node>
<StgValue><ssdm name="add_ln479_7"/></StgValue>
</operation>

<operation id="1191" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:194 %add_ln479_8 = add i14 %add_ln479_7, i14 %zext_ln479_13

]]></Node>
<StgValue><ssdm name="add_ln479_8"/></StgValue>
</operation>

<operation id="1192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:195 %var_11 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln479_8, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="var_11"/></StgValue>
</operation>

<operation id="1193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:141 %zext_ln476_17 = zext i12 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="zext_ln476_17"/></StgValue>
</operation>

<operation id="1194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:144 %zext_ln476_18 = zext i12 %tmp_65_cast

]]></Node>
<StgValue><ssdm name="zext_ln476_18"/></StgValue>
</operation>

<operation id="1195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:146 %zext_ln476_19 = zext i13 %add_ln476_9

]]></Node>
<StgValue><ssdm name="zext_ln476_19"/></StgValue>
</operation>

<operation id="1196" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:147 %add_ln476_10 = add i14 %zext_ln476_19, i14 %zext_ln476_17

]]></Node>
<StgValue><ssdm name="add_ln476_10"/></StgValue>
</operation>

<operation id="1197" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:148 %add_ln476_11 = add i14 %add_ln476_10, i14 %zext_ln476_18

]]></Node>
<StgValue><ssdm name="add_ln476_11"/></StgValue>
</operation>

<operation id="1198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:149 %var_12 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln476_11, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="var_12"/></StgValue>
</operation>

<operation id="1199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:158 %zext_ln477_17 = zext i12 %tmp_68_cast

]]></Node>
<StgValue><ssdm name="zext_ln477_17"/></StgValue>
</operation>

<operation id="1200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:161 %zext_ln477_18 = zext i12 %tmp_69_cast

]]></Node>
<StgValue><ssdm name="zext_ln477_18"/></StgValue>
</operation>

<operation id="1201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:163 %zext_ln477_19 = zext i13 %add_ln477_9

]]></Node>
<StgValue><ssdm name="zext_ln477_19"/></StgValue>
</operation>

<operation id="1202" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:164 %add_ln477_10 = add i14 %zext_ln477_19, i14 %zext_ln477_17

]]></Node>
<StgValue><ssdm name="add_ln477_10"/></StgValue>
</operation>

<operation id="1203" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:165 %add_ln477_11 = add i14 %add_ln477_10, i14 %zext_ln477_18

]]></Node>
<StgValue><ssdm name="add_ln477_11"/></StgValue>
</operation>

<operation id="1204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:166 %var_13 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln477_11, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="var_13"/></StgValue>
</operation>

<operation id="1205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:175 %zext_ln478_17 = zext i12 %tmp_72_cast

]]></Node>
<StgValue><ssdm name="zext_ln478_17"/></StgValue>
</operation>

<operation id="1206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:178 %zext_ln478_18 = zext i12 %tmp_73_cast

]]></Node>
<StgValue><ssdm name="zext_ln478_18"/></StgValue>
</operation>

<operation id="1207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:180 %zext_ln478_19 = zext i13 %add_ln478_9

]]></Node>
<StgValue><ssdm name="zext_ln478_19"/></StgValue>
</operation>

<operation id="1208" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:181 %add_ln478_10 = add i14 %zext_ln478_19, i14 %zext_ln478_17

]]></Node>
<StgValue><ssdm name="add_ln478_10"/></StgValue>
</operation>

<operation id="1209" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:182 %add_ln478_11 = add i14 %add_ln478_10, i14 %zext_ln478_18

]]></Node>
<StgValue><ssdm name="add_ln478_11"/></StgValue>
</operation>

<operation id="1210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:183 %var_14 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln478_11, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="var_14"/></StgValue>
</operation>

<operation id="1211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:192 %zext_ln479_17 = zext i12 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="zext_ln479_17"/></StgValue>
</operation>

<operation id="1212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="14" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:195 %zext_ln479_18 = zext i12 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="zext_ln479_18"/></StgValue>
</operation>

<operation id="1213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:197 %zext_ln479_19 = zext i13 %add_ln479_9

]]></Node>
<StgValue><ssdm name="zext_ln479_19"/></StgValue>
</operation>

<operation id="1214" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:198 %add_ln479_10 = add i14 %zext_ln479_19, i14 %zext_ln479_17

]]></Node>
<StgValue><ssdm name="add_ln479_10"/></StgValue>
</operation>

<operation id="1215" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:199 %add_ln479_11 = add i14 %add_ln479_10, i14 %zext_ln479_18

]]></Node>
<StgValue><ssdm name="add_ln479_11"/></StgValue>
</operation>

<operation id="1216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:200 %var_15 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln479_11, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="var_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="1217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:216 %sext_ln492 = sext i12 %SD

]]></Node>
<StgValue><ssdm name="sext_ln492"/></StgValue>
</operation>

<operation id="1218" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:217 %add_ln492 = add i13 %sext_ln492, i13 1

]]></Node>
<StgValue><ssdm name="add_ln492"/></StgValue>
</operation>

<operation id="1219" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:218 %add_ln492_1 = add i13 %add_ln492, i13 %var

]]></Node>
<StgValue><ssdm name="add_ln492_1"/></StgValue>
</operation>

<operation id="1220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:219 %var_quant = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln492_1, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="var_quant"/></StgValue>
</operation>

<operation id="1221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:225 %sext_ln492_1 = sext i12 %SD_1

]]></Node>
<StgValue><ssdm name="sext_ln492_1"/></StgValue>
</operation>

<operation id="1222" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:226 %add_ln492_2 = add i13 %sext_ln492_1, i13 1

]]></Node>
<StgValue><ssdm name="add_ln492_2"/></StgValue>
</operation>

<operation id="1223" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:227 %add_ln492_3 = add i13 %add_ln492_2, i13 %var_1

]]></Node>
<StgValue><ssdm name="add_ln492_3"/></StgValue>
</operation>

<operation id="1224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:228 %var_quant_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln492_3, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="var_quant_1"/></StgValue>
</operation>

<operation id="1225" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:234 %add_ln492_4 = add i13 %add_ln492_2, i13 %var_2

]]></Node>
<StgValue><ssdm name="add_ln492_4"/></StgValue>
</operation>

<operation id="1226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:235 %var_quant_2 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln492_4, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="var_quant_2"/></StgValue>
</operation>

<operation id="1227" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19:241 %add_ln492_5 = add i13 %add_ln492, i13 %var_3

]]></Node>
<StgValue><ssdm name="add_ln492_5"/></StgValue>
</operation>

<operation id="1228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:242 %var_quant_3 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln492_5, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="var_quant_3"/></StgValue>
</operation>

<operation id="1229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:226 %sext_ln492_2 = sext i12 %SD_2

]]></Node>
<StgValue><ssdm name="sext_ln492_2"/></StgValue>
</operation>

<operation id="1230" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:227 %add_ln492_6 = add i13 %sext_ln492_2, i13 1

]]></Node>
<StgValue><ssdm name="add_ln492_6"/></StgValue>
</operation>

<operation id="1231" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:228 %add_ln492_7 = add i13 %add_ln492_6, i13 %var_4

]]></Node>
<StgValue><ssdm name="add_ln492_7"/></StgValue>
</operation>

<operation id="1232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:229 %var_quant_4 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln492_7, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="var_quant_4"/></StgValue>
</operation>

<operation id="1233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:235 %sext_ln492_3 = sext i12 %SD_3

]]></Node>
<StgValue><ssdm name="sext_ln492_3"/></StgValue>
</operation>

<operation id="1234" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:236 %add_ln492_8 = add i13 %sext_ln492_3, i13 1

]]></Node>
<StgValue><ssdm name="add_ln492_8"/></StgValue>
</operation>

<operation id="1235" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:237 %add_ln492_9 = add i13 %add_ln492_8, i13 %var_5

]]></Node>
<StgValue><ssdm name="add_ln492_9"/></StgValue>
</operation>

<operation id="1236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:238 %var_quant_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln492_9, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="var_quant_5"/></StgValue>
</operation>

<operation id="1237" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:244 %add_ln492_10 = add i13 %add_ln492_8, i13 %var_6

]]></Node>
<StgValue><ssdm name="add_ln492_10"/></StgValue>
</operation>

<operation id="1238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:245 %var_quant_6 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln492_10, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="var_quant_6"/></StgValue>
</operation>

<operation id="1239" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:251 %add_ln492_11 = add i13 %add_ln492_6, i13 %var_7

]]></Node>
<StgValue><ssdm name="add_ln492_11"/></StgValue>
</operation>

<operation id="1240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:252 %var_quant_7 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln492_11, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="var_quant_7"/></StgValue>
</operation>

<operation id="1241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:216 %sext_ln492_4 = sext i12 %SD_4

]]></Node>
<StgValue><ssdm name="sext_ln492_4"/></StgValue>
</operation>

<operation id="1242" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:217 %add_ln492_12 = add i13 %sext_ln492_4, i13 1

]]></Node>
<StgValue><ssdm name="add_ln492_12"/></StgValue>
</operation>

<operation id="1243" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:218 %add_ln492_13 = add i13 %add_ln492_12, i13 %var_8

]]></Node>
<StgValue><ssdm name="add_ln492_13"/></StgValue>
</operation>

<operation id="1244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:219 %var_quant_8 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln492_13, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="var_quant_8"/></StgValue>
</operation>

<operation id="1245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:225 %sext_ln492_5 = sext i12 %SD_5

]]></Node>
<StgValue><ssdm name="sext_ln492_5"/></StgValue>
</operation>

<operation id="1246" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:226 %add_ln492_14 = add i13 %sext_ln492_5, i13 1

]]></Node>
<StgValue><ssdm name="add_ln492_14"/></StgValue>
</operation>

<operation id="1247" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:227 %add_ln492_15 = add i13 %add_ln492_14, i13 %var_9

]]></Node>
<StgValue><ssdm name="add_ln492_15"/></StgValue>
</operation>

<operation id="1248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:228 %var_quant_9 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln492_15, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="var_quant_9"/></StgValue>
</operation>

<operation id="1249" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:234 %add_ln492_16 = add i13 %add_ln492_14, i13 %var_10

]]></Node>
<StgValue><ssdm name="add_ln492_16"/></StgValue>
</operation>

<operation id="1250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:235 %var_quant_s = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln492_16, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="var_quant_s"/></StgValue>
</operation>

<operation id="1251" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:241 %add_ln492_17 = add i13 %add_ln492_12, i13 %var_11

]]></Node>
<StgValue><ssdm name="add_ln492_17"/></StgValue>
</operation>

<operation id="1252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:242 %var_quant_10 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln492_17, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="var_quant_10"/></StgValue>
</operation>

<operation id="1253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:221 %sext_ln492_6 = sext i12 %SD_6

]]></Node>
<StgValue><ssdm name="sext_ln492_6"/></StgValue>
</operation>

<operation id="1254" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:222 %add_ln492_18 = add i13 %sext_ln492_6, i13 1

]]></Node>
<StgValue><ssdm name="add_ln492_18"/></StgValue>
</operation>

<operation id="1255" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:223 %add_ln492_19 = add i13 %add_ln492_18, i13 %var_12

]]></Node>
<StgValue><ssdm name="add_ln492_19"/></StgValue>
</operation>

<operation id="1256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:224 %var_quant_11 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln492_19, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="var_quant_11"/></StgValue>
</operation>

<operation id="1257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:230 %sext_ln492_7 = sext i12 %SD_7

]]></Node>
<StgValue><ssdm name="sext_ln492_7"/></StgValue>
</operation>

<operation id="1258" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:231 %add_ln492_20 = add i13 %sext_ln492_7, i13 1

]]></Node>
<StgValue><ssdm name="add_ln492_20"/></StgValue>
</operation>

<operation id="1259" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:232 %add_ln492_21 = add i13 %add_ln492_20, i13 %var_13

]]></Node>
<StgValue><ssdm name="add_ln492_21"/></StgValue>
</operation>

<operation id="1260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:233 %var_quant_12 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln492_21, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="var_quant_12"/></StgValue>
</operation>

<operation id="1261" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:239 %add_ln492_22 = add i13 %add_ln492_20, i13 %var_14

]]></Node>
<StgValue><ssdm name="add_ln492_22"/></StgValue>
</operation>

<operation id="1262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:240 %var_quant_13 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln492_22, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="var_quant_13"/></StgValue>
</operation>

<operation id="1263" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:246 %add_ln492_23 = add i13 %add_ln492_18, i13 %var_15

]]></Node>
<StgValue><ssdm name="add_ln492_23"/></StgValue>
</operation>

<operation id="1264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:247 %var_quant_14 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln492_23, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="var_quant_14"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="1265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:220 %zext_ln493 = zext i10 %var_quant

]]></Node>
<StgValue><ssdm name="zext_ln493"/></StgValue>
</operation>

<operation id="1266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19:221 %DIV1_TABLE_addr = getelementptr i10 %DIV1_TABLE, i64 0, i64 %zext_ln493

]]></Node>
<StgValue><ssdm name="DIV1_TABLE_addr"/></StgValue>
</operation>

<operation id="1267" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:222 %w = load i10 %DIV1_TABLE_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="1268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:229 %zext_ln493_1 = zext i10 %var_quant_1

]]></Node>
<StgValue><ssdm name="zext_ln493_1"/></StgValue>
</operation>

<operation id="1269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19:230 %DIV1_TABLE_addr_1 = getelementptr i10 %DIV1_TABLE, i64 0, i64 %zext_ln493_1

]]></Node>
<StgValue><ssdm name="DIV1_TABLE_addr_1"/></StgValue>
</operation>

<operation id="1270" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:231 %w_35 = load i10 %DIV1_TABLE_addr_1

]]></Node>
<StgValue><ssdm name="w_35"/></StgValue>
</operation>

<operation id="1271" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:236 %zext_ln493_2 = zext i10 %var_quant_2

]]></Node>
<StgValue><ssdm name="zext_ln493_2"/></StgValue>
</operation>

<operation id="1272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19:237 %DIV1_TABLE_addr_2 = getelementptr i10 %DIV1_TABLE, i64 0, i64 %zext_ln493_2

]]></Node>
<StgValue><ssdm name="DIV1_TABLE_addr_2"/></StgValue>
</operation>

<operation id="1273" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:238 %w_36 = load i10 %DIV1_TABLE_addr_2

]]></Node>
<StgValue><ssdm name="w_36"/></StgValue>
</operation>

<operation id="1274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:243 %zext_ln493_3 = zext i10 %var_quant_3

]]></Node>
<StgValue><ssdm name="zext_ln493_3"/></StgValue>
</operation>

<operation id="1275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19:244 %DIV1_TABLE_addr_3 = getelementptr i10 %DIV1_TABLE, i64 0, i64 %zext_ln493_3

]]></Node>
<StgValue><ssdm name="DIV1_TABLE_addr_3"/></StgValue>
</operation>

<operation id="1276" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:245 %w_37 = load i10 %DIV1_TABLE_addr_3

]]></Node>
<StgValue><ssdm name="w_37"/></StgValue>
</operation>

<operation id="1277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:230 %zext_ln493_4 = zext i10 %var_quant_4

]]></Node>
<StgValue><ssdm name="zext_ln493_4"/></StgValue>
</operation>

<operation id="1278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19.1:231 %DIV1_TABLE_addr_4 = getelementptr i10 %DIV1_TABLE, i64 0, i64 %zext_ln493_4

]]></Node>
<StgValue><ssdm name="DIV1_TABLE_addr_4"/></StgValue>
</operation>

<operation id="1279" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:232 %w_38 = load i10 %DIV1_TABLE_addr_4

]]></Node>
<StgValue><ssdm name="w_38"/></StgValue>
</operation>

<operation id="1280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:239 %zext_ln493_5 = zext i10 %var_quant_5

]]></Node>
<StgValue><ssdm name="zext_ln493_5"/></StgValue>
</operation>

<operation id="1281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19.1:240 %DIV1_TABLE_addr_5 = getelementptr i10 %DIV1_TABLE, i64 0, i64 %zext_ln493_5

]]></Node>
<StgValue><ssdm name="DIV1_TABLE_addr_5"/></StgValue>
</operation>

<operation id="1282" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:241 %w_39 = load i10 %DIV1_TABLE_addr_5

]]></Node>
<StgValue><ssdm name="w_39"/></StgValue>
</operation>

<operation id="1283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:246 %zext_ln493_6 = zext i10 %var_quant_6

]]></Node>
<StgValue><ssdm name="zext_ln493_6"/></StgValue>
</operation>

<operation id="1284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19.1:247 %DIV1_TABLE_addr_6 = getelementptr i10 %DIV1_TABLE, i64 0, i64 %zext_ln493_6

]]></Node>
<StgValue><ssdm name="DIV1_TABLE_addr_6"/></StgValue>
</operation>

<operation id="1285" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:248 %w_40 = load i10 %DIV1_TABLE_addr_6

]]></Node>
<StgValue><ssdm name="w_40"/></StgValue>
</operation>

<operation id="1286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:253 %zext_ln493_7 = zext i10 %var_quant_7

]]></Node>
<StgValue><ssdm name="zext_ln493_7"/></StgValue>
</operation>

<operation id="1287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19.1:254 %DIV1_TABLE_addr_7 = getelementptr i10 %DIV1_TABLE, i64 0, i64 %zext_ln493_7

]]></Node>
<StgValue><ssdm name="DIV1_TABLE_addr_7"/></StgValue>
</operation>

<operation id="1288" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:255 %w_41 = load i10 %DIV1_TABLE_addr_7

]]></Node>
<StgValue><ssdm name="w_41"/></StgValue>
</operation>

<operation id="1289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:220 %zext_ln493_8 = zext i10 %var_quant_8

]]></Node>
<StgValue><ssdm name="zext_ln493_8"/></StgValue>
</operation>

<operation id="1290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19.2:221 %DIV1_TABLE_addr_8 = getelementptr i10 %DIV1_TABLE, i64 0, i64 %zext_ln493_8

]]></Node>
<StgValue><ssdm name="DIV1_TABLE_addr_8"/></StgValue>
</operation>

<operation id="1291" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:222 %w_42 = load i10 %DIV1_TABLE_addr_8

]]></Node>
<StgValue><ssdm name="w_42"/></StgValue>
</operation>

<operation id="1292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:229 %zext_ln493_9 = zext i10 %var_quant_9

]]></Node>
<StgValue><ssdm name="zext_ln493_9"/></StgValue>
</operation>

<operation id="1293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19.2:230 %DIV1_TABLE_addr_9 = getelementptr i10 %DIV1_TABLE, i64 0, i64 %zext_ln493_9

]]></Node>
<StgValue><ssdm name="DIV1_TABLE_addr_9"/></StgValue>
</operation>

<operation id="1294" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:231 %w_43 = load i10 %DIV1_TABLE_addr_9

]]></Node>
<StgValue><ssdm name="w_43"/></StgValue>
</operation>

<operation id="1295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:236 %zext_ln493_10 = zext i10 %var_quant_s

]]></Node>
<StgValue><ssdm name="zext_ln493_10"/></StgValue>
</operation>

<operation id="1296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19.2:237 %DIV1_TABLE_addr_10 = getelementptr i10 %DIV1_TABLE, i64 0, i64 %zext_ln493_10

]]></Node>
<StgValue><ssdm name="DIV1_TABLE_addr_10"/></StgValue>
</operation>

<operation id="1297" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:238 %w_44 = load i10 %DIV1_TABLE_addr_10

]]></Node>
<StgValue><ssdm name="w_44"/></StgValue>
</operation>

<operation id="1298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:243 %zext_ln493_11 = zext i10 %var_quant_10

]]></Node>
<StgValue><ssdm name="zext_ln493_11"/></StgValue>
</operation>

<operation id="1299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19.2:244 %DIV1_TABLE_addr_11 = getelementptr i10 %DIV1_TABLE, i64 0, i64 %zext_ln493_11

]]></Node>
<StgValue><ssdm name="DIV1_TABLE_addr_11"/></StgValue>
</operation>

<operation id="1300" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:245 %w_45 = load i10 %DIV1_TABLE_addr_11

]]></Node>
<StgValue><ssdm name="w_45"/></StgValue>
</operation>

<operation id="1301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:225 %zext_ln493_12 = zext i10 %var_quant_11

]]></Node>
<StgValue><ssdm name="zext_ln493_12"/></StgValue>
</operation>

<operation id="1302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19.3:226 %DIV1_TABLE_addr_12 = getelementptr i10 %DIV1_TABLE, i64 0, i64 %zext_ln493_12

]]></Node>
<StgValue><ssdm name="DIV1_TABLE_addr_12"/></StgValue>
</operation>

<operation id="1303" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:227 %w_46 = load i10 %DIV1_TABLE_addr_12

]]></Node>
<StgValue><ssdm name="w_46"/></StgValue>
</operation>

<operation id="1304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:234 %zext_ln493_13 = zext i10 %var_quant_12

]]></Node>
<StgValue><ssdm name="zext_ln493_13"/></StgValue>
</operation>

<operation id="1305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19.3:235 %DIV1_TABLE_addr_13 = getelementptr i10 %DIV1_TABLE, i64 0, i64 %zext_ln493_13

]]></Node>
<StgValue><ssdm name="DIV1_TABLE_addr_13"/></StgValue>
</operation>

<operation id="1306" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:236 %w_47 = load i10 %DIV1_TABLE_addr_13

]]></Node>
<StgValue><ssdm name="w_47"/></StgValue>
</operation>

<operation id="1307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:241 %zext_ln493_14 = zext i10 %var_quant_13

]]></Node>
<StgValue><ssdm name="zext_ln493_14"/></StgValue>
</operation>

<operation id="1308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19.3:242 %DIV1_TABLE_addr_14 = getelementptr i10 %DIV1_TABLE, i64 0, i64 %zext_ln493_14

]]></Node>
<StgValue><ssdm name="DIV1_TABLE_addr_14"/></StgValue>
</operation>

<operation id="1309" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:243 %w_48 = load i10 %DIV1_TABLE_addr_14

]]></Node>
<StgValue><ssdm name="w_48"/></StgValue>
</operation>

<operation id="1310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:248 %zext_ln493_15 = zext i10 %var_quant_14

]]></Node>
<StgValue><ssdm name="zext_ln493_15"/></StgValue>
</operation>

<operation id="1311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19.3:249 %DIV1_TABLE_addr_15 = getelementptr i10 %DIV1_TABLE, i64 0, i64 %zext_ln493_15

]]></Node>
<StgValue><ssdm name="DIV1_TABLE_addr_15"/></StgValue>
</operation>

<operation id="1312" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:250 %w_49 = load i10 %DIV1_TABLE_addr_15

]]></Node>
<StgValue><ssdm name="w_49"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="1313" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:222 %w = load i10 %DIV1_TABLE_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="1314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:223 %w_53 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %w, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="w_53"/></StgValue>
</operation>

<operation id="1315" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:231 %w_35 = load i10 %DIV1_TABLE_addr_1

]]></Node>
<StgValue><ssdm name="w_35"/></StgValue>
</operation>

<operation id="1316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:232 %w_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %w_35, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>

<operation id="1317" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:238 %w_36 = load i10 %DIV1_TABLE_addr_2

]]></Node>
<StgValue><ssdm name="w_36"/></StgValue>
</operation>

<operation id="1318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:239 %w_5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %w_36, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="w_5"/></StgValue>
</operation>

<operation id="1319" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:245 %w_37 = load i10 %DIV1_TABLE_addr_3

]]></Node>
<StgValue><ssdm name="w_37"/></StgValue>
</operation>

<operation id="1320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:246 %w_7 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %w_37, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="w_7"/></StgValue>
</operation>

<operation id="1321" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:232 %w_38 = load i10 %DIV1_TABLE_addr_4

]]></Node>
<StgValue><ssdm name="w_38"/></StgValue>
</operation>

<operation id="1322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:233 %w_52 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %w_38, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="w_52"/></StgValue>
</operation>

<operation id="1323" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:241 %w_39 = load i10 %DIV1_TABLE_addr_5

]]></Node>
<StgValue><ssdm name="w_39"/></StgValue>
</operation>

<operation id="1324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:242 %w_9 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %w_39, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="w_9"/></StgValue>
</operation>

<operation id="1325" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:248 %w_40 = load i10 %DIV1_TABLE_addr_6

]]></Node>
<StgValue><ssdm name="w_40"/></StgValue>
</operation>

<operation id="1326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:249 %w_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %w_40, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="w_s"/></StgValue>
</operation>

<operation id="1327" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:255 %w_41 = load i10 %DIV1_TABLE_addr_7

]]></Node>
<StgValue><ssdm name="w_41"/></StgValue>
</operation>

<operation id="1328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:256 %w_1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %w_41, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="1329" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:222 %w_42 = load i10 %DIV1_TABLE_addr_8

]]></Node>
<StgValue><ssdm name="w_42"/></StgValue>
</operation>

<operation id="1330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:223 %w_51 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %w_42, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="w_51"/></StgValue>
</operation>

<operation id="1331" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:231 %w_43 = load i10 %DIV1_TABLE_addr_9

]]></Node>
<StgValue><ssdm name="w_43"/></StgValue>
</operation>

<operation id="1332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:232 %w_4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %w_43, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="w_4"/></StgValue>
</operation>

<operation id="1333" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:238 %w_44 = load i10 %DIV1_TABLE_addr_10

]]></Node>
<StgValue><ssdm name="w_44"/></StgValue>
</operation>

<operation id="1334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:239 %w_6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %w_44, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="w_6"/></StgValue>
</operation>

<operation id="1335" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:245 %w_45 = load i10 %DIV1_TABLE_addr_11

]]></Node>
<StgValue><ssdm name="w_45"/></StgValue>
</operation>

<operation id="1336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:246 %w_8 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %w_45, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="w_8"/></StgValue>
</operation>

<operation id="1337" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:227 %w_46 = load i10 %DIV1_TABLE_addr_12

]]></Node>
<StgValue><ssdm name="w_46"/></StgValue>
</operation>

<operation id="1338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:228 %w_50 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %w_46, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="w_50"/></StgValue>
</operation>

<operation id="1339" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:236 %w_47 = load i10 %DIV1_TABLE_addr_13

]]></Node>
<StgValue><ssdm name="w_47"/></StgValue>
</operation>

<operation id="1340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:237 %w_11 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %w_47, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="w_11"/></StgValue>
</operation>

<operation id="1341" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:243 %w_48 = load i10 %DIV1_TABLE_addr_14

]]></Node>
<StgValue><ssdm name="w_48"/></StgValue>
</operation>

<operation id="1342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:244 %w_12 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %w_48, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="w_12"/></StgValue>
</operation>

<operation id="1343" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:250 %w_49 = load i10 %DIV1_TABLE_addr_15

]]></Node>
<StgValue><ssdm name="w_49"/></StgValue>
</operation>

<operation id="1344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:251 %w_13 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %w_49, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="w_13"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="1345" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_472_19:233 %zext_ln488_4 = zext i8 %w_3

]]></Node>
<StgValue><ssdm name="zext_ln488_4"/></StgValue>
</operation>

<operation id="1346" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_472_19:240 %zext_ln488_5 = zext i8 %w_5

]]></Node>
<StgValue><ssdm name="zext_ln488_5"/></StgValue>
</operation>

<operation id="1347" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_472_19:248 %add_ln495 = add i9 %zext_ln488_4, i9 %zext_ln488_5

]]></Node>
<StgValue><ssdm name="add_ln495"/></StgValue>
</operation>

<operation id="1348" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_472_19.1:243 %zext_ln488_6 = zext i8 %w_9

]]></Node>
<StgValue><ssdm name="zext_ln488_6"/></StgValue>
</operation>

<operation id="1349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_472_19.1:250 %zext_ln488_7 = zext i8 %w_s

]]></Node>
<StgValue><ssdm name="zext_ln488_7"/></StgValue>
</operation>

<operation id="1350" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_472_19.1:258 %add_ln495_3 = add i9 %zext_ln488_6, i9 %zext_ln488_7

]]></Node>
<StgValue><ssdm name="add_ln495_3"/></StgValue>
</operation>

<operation id="1351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_472_19.2:233 %zext_ln488_8 = zext i8 %w_4

]]></Node>
<StgValue><ssdm name="zext_ln488_8"/></StgValue>
</operation>

<operation id="1352" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_472_19.2:240 %zext_ln488_9 = zext i8 %w_6

]]></Node>
<StgValue><ssdm name="zext_ln488_9"/></StgValue>
</operation>

<operation id="1353" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_472_19.2:248 %add_ln495_6 = add i9 %zext_ln488_8, i9 %zext_ln488_9

]]></Node>
<StgValue><ssdm name="add_ln495_6"/></StgValue>
</operation>

<operation id="1354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_472_19.3:238 %zext_ln488_10 = zext i8 %w_11

]]></Node>
<StgValue><ssdm name="zext_ln488_10"/></StgValue>
</operation>

<operation id="1355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_472_19.3:245 %zext_ln488_11 = zext i8 %w_12

]]></Node>
<StgValue><ssdm name="zext_ln488_11"/></StgValue>
</operation>

<operation id="1356" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_472_19.3:253 %add_ln495_9 = add i9 %zext_ln488_10, i9 %zext_ln488_11

]]></Node>
<StgValue><ssdm name="add_ln495_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="1357" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19:224 %zext_ln494 = zext i9 %w_53

]]></Node>
<StgValue><ssdm name="zext_ln494"/></StgValue>
</operation>

<operation id="1358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19:247 %zext_ln488 = zext i9 %w_7

]]></Node>
<StgValue><ssdm name="zext_ln488"/></StgValue>
</operation>

<operation id="1359" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19:249 %zext_ln495_4 = zext i9 %add_ln495

]]></Node>
<StgValue><ssdm name="zext_ln495_4"/></StgValue>
</operation>

<operation id="1360" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_472_19:250 %add_ln495_1 = add i10 %zext_ln495_4, i10 %zext_ln494

]]></Node>
<StgValue><ssdm name="add_ln495_1"/></StgValue>
</operation>

<operation id="1361" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:251 %zext_ln495 = zext i10 %add_ln495_1

]]></Node>
<StgValue><ssdm name="zext_ln495"/></StgValue>
</operation>

<operation id="1362" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19:252 %sw_1 = add i11 %zext_ln495, i11 %zext_ln488

]]></Node>
<StgValue><ssdm name="sw_1"/></StgValue>
</operation>

<operation id="1363" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19.1:234 %zext_ln494_1 = zext i9 %w_52

]]></Node>
<StgValue><ssdm name="zext_ln494_1"/></StgValue>
</operation>

<operation id="1364" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19.1:257 %zext_ln488_1 = zext i9 %w_1

]]></Node>
<StgValue><ssdm name="zext_ln488_1"/></StgValue>
</operation>

<operation id="1365" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19.1:259 %zext_ln495_5 = zext i9 %add_ln495_3

]]></Node>
<StgValue><ssdm name="zext_ln495_5"/></StgValue>
</operation>

<operation id="1366" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:260 %add_ln495_4 = add i10 %zext_ln495_5, i10 %zext_ln494_1

]]></Node>
<StgValue><ssdm name="add_ln495_4"/></StgValue>
</operation>

<operation id="1367" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:261 %zext_ln495_1 = zext i10 %add_ln495_4

]]></Node>
<StgValue><ssdm name="zext_ln495_1"/></StgValue>
</operation>

<operation id="1368" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:262 %sw_3 = add i11 %zext_ln495_1, i11 %zext_ln488_1

]]></Node>
<StgValue><ssdm name="sw_3"/></StgValue>
</operation>

<operation id="1369" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19.2:224 %zext_ln494_2 = zext i9 %w_51

]]></Node>
<StgValue><ssdm name="zext_ln494_2"/></StgValue>
</operation>

<operation id="1370" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19.2:247 %zext_ln488_2 = zext i9 %w_8

]]></Node>
<StgValue><ssdm name="zext_ln488_2"/></StgValue>
</operation>

<operation id="1371" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19.2:249 %zext_ln495_6 = zext i9 %add_ln495_6

]]></Node>
<StgValue><ssdm name="zext_ln495_6"/></StgValue>
</operation>

<operation id="1372" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:250 %add_ln495_7 = add i10 %zext_ln495_6, i10 %zext_ln494_2

]]></Node>
<StgValue><ssdm name="add_ln495_7"/></StgValue>
</operation>

<operation id="1373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:251 %zext_ln495_2 = zext i10 %add_ln495_7

]]></Node>
<StgValue><ssdm name="zext_ln495_2"/></StgValue>
</operation>

<operation id="1374" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:252 %sw_5 = add i11 %zext_ln495_2, i11 %zext_ln488_2

]]></Node>
<StgValue><ssdm name="sw_5"/></StgValue>
</operation>

<operation id="1375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19.3:229 %zext_ln494_3 = zext i9 %w_50

]]></Node>
<StgValue><ssdm name="zext_ln494_3"/></StgValue>
</operation>

<operation id="1376" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19.3:252 %zext_ln488_3 = zext i9 %w_13

]]></Node>
<StgValue><ssdm name="zext_ln488_3"/></StgValue>
</operation>

<operation id="1377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19.3:254 %zext_ln495_7 = zext i9 %add_ln495_9

]]></Node>
<StgValue><ssdm name="zext_ln495_7"/></StgValue>
</operation>

<operation id="1378" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:255 %add_ln495_10 = add i10 %zext_ln495_7, i10 %zext_ln494_3

]]></Node>
<StgValue><ssdm name="add_ln495_10"/></StgValue>
</operation>

<operation id="1379" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:256 %zext_ln495_3 = zext i10 %add_ln495_10

]]></Node>
<StgValue><ssdm name="zext_ln495_3"/></StgValue>
</operation>

<operation id="1380" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:257 %sw_7 = add i11 %zext_ln495_3, i11 %zext_ln488_3

]]></Node>
<StgValue><ssdm name="sw_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="1381" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19:253 %zext_ln497 = zext i11 %sw_1

]]></Node>
<StgValue><ssdm name="zext_ln497"/></StgValue>
</operation>

<operation id="1382" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19:254 %DIV2_TABLE_addr = getelementptr i18 %DIV2_TABLE, i64 0, i64 %zext_ln497

]]></Node>
<StgValue><ssdm name="DIV2_TABLE_addr"/></StgValue>
</operation>

<operation id="1383" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:255 %norm = load i12 %DIV2_TABLE_addr

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="1384" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.1:263 %zext_ln497_1 = zext i11 %sw_3

]]></Node>
<StgValue><ssdm name="zext_ln497_1"/></StgValue>
</operation>

<operation id="1385" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="12" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19.1:264 %DIV2_TABLE_addr_1 = getelementptr i18 %DIV2_TABLE, i64 0, i64 %zext_ln497_1

]]></Node>
<StgValue><ssdm name="DIV2_TABLE_addr_1"/></StgValue>
</operation>

<operation id="1386" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:265 %norm_1 = load i12 %DIV2_TABLE_addr_1

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>

<operation id="1387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.2:253 %zext_ln497_2 = zext i11 %sw_5

]]></Node>
<StgValue><ssdm name="zext_ln497_2"/></StgValue>
</operation>

<operation id="1388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="12" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19.2:254 %DIV2_TABLE_addr_2 = getelementptr i18 %DIV2_TABLE, i64 0, i64 %zext_ln497_2

]]></Node>
<StgValue><ssdm name="DIV2_TABLE_addr_2"/></StgValue>
</operation>

<operation id="1389" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:255 %norm_2 = load i12 %DIV2_TABLE_addr_2

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>

<operation id="1390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_472_19.3:258 %zext_ln497_3 = zext i11 %sw_7

]]></Node>
<StgValue><ssdm name="zext_ln497_3"/></StgValue>
</operation>

<operation id="1391" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="12" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_472_19.3:259 %DIV2_TABLE_addr_3 = getelementptr i18 %DIV2_TABLE, i64 0, i64 %zext_ln497_3

]]></Node>
<StgValue><ssdm name="DIV2_TABLE_addr_3"/></StgValue>
</operation>

<operation id="1392" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:260 %norm_3 = load i12 %DIV2_TABLE_addr_3

]]></Node>
<StgValue><ssdm name="norm_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="1393" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19:255 %norm = load i12 %DIV2_TABLE_addr

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="1394" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.1:265 %norm_1 = load i12 %DIV2_TABLE_addr_1

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>

<operation id="1395" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.2:255 %norm_2 = load i12 %DIV2_TABLE_addr_2

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>

<operation id="1396" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_472_19.3:260 %norm_3 = load i12 %DIV2_TABLE_addr_3

]]></Node>
<StgValue><ssdm name="norm_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="1397" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="18" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19:256 %zext_ln501 = zext i9 %w_53

]]></Node>
<StgValue><ssdm name="zext_ln501"/></StgValue>
</operation>

<operation id="1398" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19:257 %mul_ln501 = mul i18 %norm, i18 %zext_ln501

]]></Node>
<StgValue><ssdm name="mul_ln501"/></StgValue>
</operation>

<operation id="1399" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="18" op_0_bw="8">
<![CDATA[
VITIS_LOOP_472_19:262 %zext_ln501_1 = zext i8 %w_3

]]></Node>
<StgValue><ssdm name="zext_ln501_1"/></StgValue>
</operation>

<operation id="1400" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19:263 %mul_ln501_1 = mul i18 %norm, i18 %zext_ln501_1

]]></Node>
<StgValue><ssdm name="mul_ln501_1"/></StgValue>
</operation>

<operation id="1401" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="18" op_0_bw="8">
<![CDATA[
VITIS_LOOP_472_19:268 %zext_ln501_2 = zext i8 %w_5

]]></Node>
<StgValue><ssdm name="zext_ln501_2"/></StgValue>
</operation>

<operation id="1402" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19:269 %mul_ln501_2 = mul i18 %norm, i18 %zext_ln501_2

]]></Node>
<StgValue><ssdm name="mul_ln501_2"/></StgValue>
</operation>

<operation id="1403" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="18" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19:274 %zext_ln501_3 = zext i9 %w_7

]]></Node>
<StgValue><ssdm name="zext_ln501_3"/></StgValue>
</operation>

<operation id="1404" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19:275 %mul_ln501_3 = mul i18 %norm, i18 %zext_ln501_3

]]></Node>
<StgValue><ssdm name="mul_ln501_3"/></StgValue>
</operation>

<operation id="1405" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="18" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19.1:266 %zext_ln501_4 = zext i9 %w_52

]]></Node>
<StgValue><ssdm name="zext_ln501_4"/></StgValue>
</operation>

<operation id="1406" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.1:267 %mul_ln501_4 = mul i18 %norm_1, i18 %zext_ln501_4

]]></Node>
<StgValue><ssdm name="mul_ln501_4"/></StgValue>
</operation>

<operation id="1407" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="18" op_0_bw="8">
<![CDATA[
VITIS_LOOP_472_19.1:272 %zext_ln501_5 = zext i8 %w_9

]]></Node>
<StgValue><ssdm name="zext_ln501_5"/></StgValue>
</operation>

<operation id="1408" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.1:273 %mul_ln501_5 = mul i18 %norm_1, i18 %zext_ln501_5

]]></Node>
<StgValue><ssdm name="mul_ln501_5"/></StgValue>
</operation>

<operation id="1409" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="18" op_0_bw="8">
<![CDATA[
VITIS_LOOP_472_19.1:278 %zext_ln501_6 = zext i8 %w_s

]]></Node>
<StgValue><ssdm name="zext_ln501_6"/></StgValue>
</operation>

<operation id="1410" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.1:279 %mul_ln501_6 = mul i18 %norm_1, i18 %zext_ln501_6

]]></Node>
<StgValue><ssdm name="mul_ln501_6"/></StgValue>
</operation>

<operation id="1411" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="18" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19.1:284 %zext_ln501_7 = zext i9 %w_1

]]></Node>
<StgValue><ssdm name="zext_ln501_7"/></StgValue>
</operation>

<operation id="1412" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.1:285 %mul_ln501_7 = mul i18 %norm_1, i18 %zext_ln501_7

]]></Node>
<StgValue><ssdm name="mul_ln501_7"/></StgValue>
</operation>

<operation id="1413" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="18" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19.2:256 %zext_ln501_8 = zext i9 %w_51

]]></Node>
<StgValue><ssdm name="zext_ln501_8"/></StgValue>
</operation>

<operation id="1414" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.2:257 %mul_ln501_8 = mul i18 %norm_2, i18 %zext_ln501_8

]]></Node>
<StgValue><ssdm name="mul_ln501_8"/></StgValue>
</operation>

<operation id="1415" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="18" op_0_bw="8">
<![CDATA[
VITIS_LOOP_472_19.2:262 %zext_ln501_9 = zext i8 %w_4

]]></Node>
<StgValue><ssdm name="zext_ln501_9"/></StgValue>
</operation>

<operation id="1416" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.2:263 %mul_ln501_9 = mul i18 %norm_2, i18 %zext_ln501_9

]]></Node>
<StgValue><ssdm name="mul_ln501_9"/></StgValue>
</operation>

<operation id="1417" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="18" op_0_bw="8">
<![CDATA[
VITIS_LOOP_472_19.2:268 %zext_ln501_10 = zext i8 %w_6

]]></Node>
<StgValue><ssdm name="zext_ln501_10"/></StgValue>
</operation>

<operation id="1418" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.2:269 %mul_ln501_10 = mul i18 %norm_2, i18 %zext_ln501_10

]]></Node>
<StgValue><ssdm name="mul_ln501_10"/></StgValue>
</operation>

<operation id="1419" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="18" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19.2:274 %zext_ln501_11 = zext i9 %w_8

]]></Node>
<StgValue><ssdm name="zext_ln501_11"/></StgValue>
</operation>

<operation id="1420" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.2:275 %mul_ln501_11 = mul i18 %norm_2, i18 %zext_ln501_11

]]></Node>
<StgValue><ssdm name="mul_ln501_11"/></StgValue>
</operation>

<operation id="1421" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="18" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19.3:261 %zext_ln501_12 = zext i9 %w_50

]]></Node>
<StgValue><ssdm name="zext_ln501_12"/></StgValue>
</operation>

<operation id="1422" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.3:262 %mul_ln501_12 = mul i18 %norm_3, i18 %zext_ln501_12

]]></Node>
<StgValue><ssdm name="mul_ln501_12"/></StgValue>
</operation>

<operation id="1423" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="18" op_0_bw="8">
<![CDATA[
VITIS_LOOP_472_19.3:267 %zext_ln501_13 = zext i8 %w_11

]]></Node>
<StgValue><ssdm name="zext_ln501_13"/></StgValue>
</operation>

<operation id="1424" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.3:268 %mul_ln501_13 = mul i18 %norm_3, i18 %zext_ln501_13

]]></Node>
<StgValue><ssdm name="mul_ln501_13"/></StgValue>
</operation>

<operation id="1425" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="18" op_0_bw="8">
<![CDATA[
VITIS_LOOP_472_19.3:273 %zext_ln501_14 = zext i8 %w_12

]]></Node>
<StgValue><ssdm name="zext_ln501_14"/></StgValue>
</operation>

<operation id="1426" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.3:274 %mul_ln501_14 = mul i18 %norm_3, i18 %zext_ln501_14

]]></Node>
<StgValue><ssdm name="mul_ln501_14"/></StgValue>
</operation>

<operation id="1427" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="18" op_0_bw="9">
<![CDATA[
VITIS_LOOP_472_19.3:279 %zext_ln501_15 = zext i9 %w_13

]]></Node>
<StgValue><ssdm name="zext_ln501_15"/></StgValue>
</operation>

<operation id="1428" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.3:280 %mul_ln501_15 = mul i18 %norm_3, i18 %zext_ln501_15

]]></Node>
<StgValue><ssdm name="mul_ln501_15"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="1429" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19:257 %mul_ln501 = mul i18 %norm, i18 %zext_ln501

]]></Node>
<StgValue><ssdm name="mul_ln501"/></StgValue>
</operation>

<operation id="1430" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:258 %lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %mul_ln501, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="1431" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19:263 %mul_ln501_1 = mul i18 %norm, i18 %zext_ln501_1

]]></Node>
<StgValue><ssdm name="mul_ln501_1"/></StgValue>
</operation>

<operation id="1432" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:264 %lshr_ln501_1 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %mul_ln501_1, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="lshr_ln501_1"/></StgValue>
</operation>

<operation id="1433" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19:269 %mul_ln501_2 = mul i18 %norm, i18 %zext_ln501_2

]]></Node>
<StgValue><ssdm name="mul_ln501_2"/></StgValue>
</operation>

<operation id="1434" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:270 %lshr_ln501_2 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %mul_ln501_2, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="lshr_ln501_2"/></StgValue>
</operation>

<operation id="1435" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19:275 %mul_ln501_3 = mul i18 %norm, i18 %zext_ln501_3

]]></Node>
<StgValue><ssdm name="mul_ln501_3"/></StgValue>
</operation>

<operation id="1436" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:276 %lshr_ln501_3 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %mul_ln501_3, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="lshr_ln501_3"/></StgValue>
</operation>

<operation id="1437" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.1:267 %mul_ln501_4 = mul i18 %norm_1, i18 %zext_ln501_4

]]></Node>
<StgValue><ssdm name="mul_ln501_4"/></StgValue>
</operation>

<operation id="1438" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:268 %lshr_ln501_4 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %mul_ln501_4, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="lshr_ln501_4"/></StgValue>
</operation>

<operation id="1439" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.1:273 %mul_ln501_5 = mul i18 %norm_1, i18 %zext_ln501_5

]]></Node>
<StgValue><ssdm name="mul_ln501_5"/></StgValue>
</operation>

<operation id="1440" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:274 %lshr_ln501_5 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %mul_ln501_5, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="lshr_ln501_5"/></StgValue>
</operation>

<operation id="1441" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.1:279 %mul_ln501_6 = mul i18 %norm_1, i18 %zext_ln501_6

]]></Node>
<StgValue><ssdm name="mul_ln501_6"/></StgValue>
</operation>

<operation id="1442" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:280 %lshr_ln501_6 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %mul_ln501_6, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="lshr_ln501_6"/></StgValue>
</operation>

<operation id="1443" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.1:285 %mul_ln501_7 = mul i18 %norm_1, i18 %zext_ln501_7

]]></Node>
<StgValue><ssdm name="mul_ln501_7"/></StgValue>
</operation>

<operation id="1444" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:286 %lshr_ln501_7 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %mul_ln501_7, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="lshr_ln501_7"/></StgValue>
</operation>

<operation id="1445" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.2:257 %mul_ln501_8 = mul i18 %norm_2, i18 %zext_ln501_8

]]></Node>
<StgValue><ssdm name="mul_ln501_8"/></StgValue>
</operation>

<operation id="1446" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:258 %lshr_ln501_8 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %mul_ln501_8, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="lshr_ln501_8"/></StgValue>
</operation>

<operation id="1447" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.2:263 %mul_ln501_9 = mul i18 %norm_2, i18 %zext_ln501_9

]]></Node>
<StgValue><ssdm name="mul_ln501_9"/></StgValue>
</operation>

<operation id="1448" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:264 %lshr_ln501_9 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %mul_ln501_9, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="lshr_ln501_9"/></StgValue>
</operation>

<operation id="1449" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.2:269 %mul_ln501_10 = mul i18 %norm_2, i18 %zext_ln501_10

]]></Node>
<StgValue><ssdm name="mul_ln501_10"/></StgValue>
</operation>

<operation id="1450" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:270 %lshr_ln501_s = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %mul_ln501_10, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="lshr_ln501_s"/></StgValue>
</operation>

<operation id="1451" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.2:275 %mul_ln501_11 = mul i18 %norm_2, i18 %zext_ln501_11

]]></Node>
<StgValue><ssdm name="mul_ln501_11"/></StgValue>
</operation>

<operation id="1452" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:276 %lshr_ln501_10 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %mul_ln501_11, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="lshr_ln501_10"/></StgValue>
</operation>

<operation id="1453" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.3:262 %mul_ln501_12 = mul i18 %norm_3, i18 %zext_ln501_12

]]></Node>
<StgValue><ssdm name="mul_ln501_12"/></StgValue>
</operation>

<operation id="1454" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:263 %lshr_ln501_11 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %mul_ln501_12, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="lshr_ln501_11"/></StgValue>
</operation>

<operation id="1455" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.3:268 %mul_ln501_13 = mul i18 %norm_3, i18 %zext_ln501_13

]]></Node>
<StgValue><ssdm name="mul_ln501_13"/></StgValue>
</operation>

<operation id="1456" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:269 %lshr_ln501_12 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %mul_ln501_13, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="lshr_ln501_12"/></StgValue>
</operation>

<operation id="1457" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.3:274 %mul_ln501_14 = mul i18 %norm_3, i18 %zext_ln501_14

]]></Node>
<StgValue><ssdm name="mul_ln501_14"/></StgValue>
</operation>

<operation id="1458" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:275 %lshr_ln501_13 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %mul_ln501_14, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="lshr_ln501_13"/></StgValue>
</operation>

<operation id="1459" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_472_19.3:280 %mul_ln501_15 = mul i18 %norm_3, i18 %zext_ln501_15

]]></Node>
<StgValue><ssdm name="mul_ln501_15"/></StgValue>
</operation>

<operation id="1460" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:281 %lshr_ln501_14 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %mul_ln501_15, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="lshr_ln501_14"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="1461" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="24" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19:92 %sext_ln472 = sext i14 %ave

]]></Node>
<StgValue><ssdm name="sext_ln472"/></StgValue>
</operation>

<operation id="1462" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19:101 %sext_ln472_2 = sext i14 %ave_1

]]></Node>
<StgValue><ssdm name="sext_ln472_2"/></StgValue>
</operation>

<operation id="1463" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19:110 %sext_ln472_4 = sext i14 %ave_2

]]></Node>
<StgValue><ssdm name="sext_ln472_4"/></StgValue>
</operation>

<operation id="1464" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="24" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19:119 %sext_ln472_6 = sext i14 %ave_3

]]></Node>
<StgValue><ssdm name="sext_ln472_6"/></StgValue>
</operation>

<operation id="1465" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="24" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:259 %zext_ln504 = zext i10 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln504"/></StgValue>
</operation>

<operation id="1466" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19:260 %mul_ln504 = mul i24 %sext_ln472, i24 %zext_ln504

]]></Node>
<StgValue><ssdm name="mul_ln504"/></StgValue>
</operation>

<operation id="1467" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="24" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:265 %zext_ln504_1 = zext i10 %lshr_ln501_1

]]></Node>
<StgValue><ssdm name="zext_ln504_1"/></StgValue>
</operation>

<operation id="1468" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19:266 %mul_ln504_1 = mul i24 %sext_ln472_2, i24 %zext_ln504_1

]]></Node>
<StgValue><ssdm name="mul_ln504_1"/></StgValue>
</operation>

<operation id="1469" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="24" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:271 %zext_ln504_2 = zext i10 %lshr_ln501_2

]]></Node>
<StgValue><ssdm name="zext_ln504_2"/></StgValue>
</operation>

<operation id="1470" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19:272 %mul_ln504_2 = mul i24 %sext_ln472_4, i24 %zext_ln504_2

]]></Node>
<StgValue><ssdm name="mul_ln504_2"/></StgValue>
</operation>

<operation id="1471" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="24" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:277 %zext_ln504_3 = zext i10 %lshr_ln501_3

]]></Node>
<StgValue><ssdm name="zext_ln504_3"/></StgValue>
</operation>

<operation id="1472" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19:278 %mul_ln504_3 = mul i24 %sext_ln472_6, i24 %zext_ln504_3

]]></Node>
<StgValue><ssdm name="mul_ln504_3"/></StgValue>
</operation>

<operation id="1473" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="24" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:102 %sext_ln472_8 = sext i14 %ave_4

]]></Node>
<StgValue><ssdm name="sext_ln472_8"/></StgValue>
</operation>

<operation id="1474" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="24" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:111 %sext_ln472_10 = sext i14 %ave_5

]]></Node>
<StgValue><ssdm name="sext_ln472_10"/></StgValue>
</operation>

<operation id="1475" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="24" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:120 %sext_ln472_12 = sext i14 %ave_6

]]></Node>
<StgValue><ssdm name="sext_ln472_12"/></StgValue>
</operation>

<operation id="1476" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="24" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:129 %sext_ln472_14 = sext i14 %ave_7

]]></Node>
<StgValue><ssdm name="sext_ln472_14"/></StgValue>
</operation>

<operation id="1477" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="24" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:269 %zext_ln504_5 = zext i10 %lshr_ln501_4

]]></Node>
<StgValue><ssdm name="zext_ln504_5"/></StgValue>
</operation>

<operation id="1478" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.1:270 %mul_ln504_4 = mul i24 %sext_ln472_8, i24 %zext_ln504_5

]]></Node>
<StgValue><ssdm name="mul_ln504_4"/></StgValue>
</operation>

<operation id="1479" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="24" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:275 %zext_ln504_6 = zext i10 %lshr_ln501_5

]]></Node>
<StgValue><ssdm name="zext_ln504_6"/></StgValue>
</operation>

<operation id="1480" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.1:276 %mul_ln504_5 = mul i24 %sext_ln472_10, i24 %zext_ln504_6

]]></Node>
<StgValue><ssdm name="mul_ln504_5"/></StgValue>
</operation>

<operation id="1481" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="24" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:281 %zext_ln504_7 = zext i10 %lshr_ln501_6

]]></Node>
<StgValue><ssdm name="zext_ln504_7"/></StgValue>
</operation>

<operation id="1482" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.1:282 %mul_ln504_6 = mul i24 %sext_ln472_12, i24 %zext_ln504_7

]]></Node>
<StgValue><ssdm name="mul_ln504_6"/></StgValue>
</operation>

<operation id="1483" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="24" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:287 %zext_ln504_8 = zext i10 %lshr_ln501_7

]]></Node>
<StgValue><ssdm name="zext_ln504_8"/></StgValue>
</operation>

<operation id="1484" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.1:288 %mul_ln504_7 = mul i24 %sext_ln472_14, i24 %zext_ln504_8

]]></Node>
<StgValue><ssdm name="mul_ln504_7"/></StgValue>
</operation>

<operation id="1485" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="24" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:92 %sext_ln472_16 = sext i14 %ave_8

]]></Node>
<StgValue><ssdm name="sext_ln472_16"/></StgValue>
</operation>

<operation id="1486" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="24" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:101 %sext_ln472_18 = sext i14 %ave_9

]]></Node>
<StgValue><ssdm name="sext_ln472_18"/></StgValue>
</operation>

<operation id="1487" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="24" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:110 %sext_ln472_20 = sext i14 %ave_10

]]></Node>
<StgValue><ssdm name="sext_ln472_20"/></StgValue>
</operation>

<operation id="1488" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="24" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:119 %sext_ln472_22 = sext i14 %ave_11

]]></Node>
<StgValue><ssdm name="sext_ln472_22"/></StgValue>
</operation>

<operation id="1489" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="24" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:259 %zext_ln504_10 = zext i10 %lshr_ln501_8

]]></Node>
<StgValue><ssdm name="zext_ln504_10"/></StgValue>
</operation>

<operation id="1490" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.2:260 %mul_ln504_8 = mul i24 %sext_ln472_16, i24 %zext_ln504_10

]]></Node>
<StgValue><ssdm name="mul_ln504_8"/></StgValue>
</operation>

<operation id="1491" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="24" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:265 %zext_ln504_11 = zext i10 %lshr_ln501_9

]]></Node>
<StgValue><ssdm name="zext_ln504_11"/></StgValue>
</operation>

<operation id="1492" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.2:266 %mul_ln504_9 = mul i24 %sext_ln472_18, i24 %zext_ln504_11

]]></Node>
<StgValue><ssdm name="mul_ln504_9"/></StgValue>
</operation>

<operation id="1493" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="24" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:271 %zext_ln504_12 = zext i10 %lshr_ln501_s

]]></Node>
<StgValue><ssdm name="zext_ln504_12"/></StgValue>
</operation>

<operation id="1494" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.2:272 %mul_ln504_10 = mul i24 %sext_ln472_20, i24 %zext_ln504_12

]]></Node>
<StgValue><ssdm name="mul_ln504_10"/></StgValue>
</operation>

<operation id="1495" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="24" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:277 %zext_ln504_13 = zext i10 %lshr_ln501_10

]]></Node>
<StgValue><ssdm name="zext_ln504_13"/></StgValue>
</operation>

<operation id="1496" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.2:278 %mul_ln504_11 = mul i24 %sext_ln472_22, i24 %zext_ln504_13

]]></Node>
<StgValue><ssdm name="mul_ln504_11"/></StgValue>
</operation>

<operation id="1497" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="24" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:97 %sext_ln472_24 = sext i14 %ave_12

]]></Node>
<StgValue><ssdm name="sext_ln472_24"/></StgValue>
</operation>

<operation id="1498" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="24" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:106 %sext_ln472_26 = sext i14 %ave_13

]]></Node>
<StgValue><ssdm name="sext_ln472_26"/></StgValue>
</operation>

<operation id="1499" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="24" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:115 %sext_ln472_28 = sext i14 %ave_14

]]></Node>
<StgValue><ssdm name="sext_ln472_28"/></StgValue>
</operation>

<operation id="1500" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="24" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:124 %sext_ln472_30 = sext i14 %ave_15

]]></Node>
<StgValue><ssdm name="sext_ln472_30"/></StgValue>
</operation>

<operation id="1501" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="24" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:264 %zext_ln504_15 = zext i10 %lshr_ln501_11

]]></Node>
<StgValue><ssdm name="zext_ln504_15"/></StgValue>
</operation>

<operation id="1502" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.3:265 %mul_ln504_12 = mul i24 %sext_ln472_24, i24 %zext_ln504_15

]]></Node>
<StgValue><ssdm name="mul_ln504_12"/></StgValue>
</operation>

<operation id="1503" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="24" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:270 %zext_ln504_16 = zext i10 %lshr_ln501_12

]]></Node>
<StgValue><ssdm name="zext_ln504_16"/></StgValue>
</operation>

<operation id="1504" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.3:271 %mul_ln504_13 = mul i24 %sext_ln472_26, i24 %zext_ln504_16

]]></Node>
<StgValue><ssdm name="mul_ln504_13"/></StgValue>
</operation>

<operation id="1505" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="24" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:276 %zext_ln504_17 = zext i10 %lshr_ln501_13

]]></Node>
<StgValue><ssdm name="zext_ln504_17"/></StgValue>
</operation>

<operation id="1506" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.3:277 %mul_ln504_14 = mul i24 %sext_ln472_28, i24 %zext_ln504_17

]]></Node>
<StgValue><ssdm name="mul_ln504_14"/></StgValue>
</operation>

<operation id="1507" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="24" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:282 %zext_ln504_18 = zext i10 %lshr_ln501_14

]]></Node>
<StgValue><ssdm name="zext_ln504_18"/></StgValue>
</operation>

<operation id="1508" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.3:283 %mul_ln504_15 = mul i24 %sext_ln472_30, i24 %zext_ln504_18

]]></Node>
<StgValue><ssdm name="mul_ln504_15"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="1509" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19:260 %mul_ln504 = mul i24 %sext_ln472, i24 %zext_ln504

]]></Node>
<StgValue><ssdm name="mul_ln504"/></StgValue>
</operation>

<operation id="1510" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19:266 %mul_ln504_1 = mul i24 %sext_ln472_2, i24 %zext_ln504_1

]]></Node>
<StgValue><ssdm name="mul_ln504_1"/></StgValue>
</operation>

<operation id="1511" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19:272 %mul_ln504_2 = mul i24 %sext_ln472_4, i24 %zext_ln504_2

]]></Node>
<StgValue><ssdm name="mul_ln504_2"/></StgValue>
</operation>

<operation id="1512" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19:278 %mul_ln504_3 = mul i24 %sext_ln472_6, i24 %zext_ln504_3

]]></Node>
<StgValue><ssdm name="mul_ln504_3"/></StgValue>
</operation>

<operation id="1513" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.1:270 %mul_ln504_4 = mul i24 %sext_ln472_8, i24 %zext_ln504_5

]]></Node>
<StgValue><ssdm name="mul_ln504_4"/></StgValue>
</operation>

<operation id="1514" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.1:276 %mul_ln504_5 = mul i24 %sext_ln472_10, i24 %zext_ln504_6

]]></Node>
<StgValue><ssdm name="mul_ln504_5"/></StgValue>
</operation>

<operation id="1515" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.1:282 %mul_ln504_6 = mul i24 %sext_ln472_12, i24 %zext_ln504_7

]]></Node>
<StgValue><ssdm name="mul_ln504_6"/></StgValue>
</operation>

<operation id="1516" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.1:288 %mul_ln504_7 = mul i24 %sext_ln472_14, i24 %zext_ln504_8

]]></Node>
<StgValue><ssdm name="mul_ln504_7"/></StgValue>
</operation>

<operation id="1517" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.2:260 %mul_ln504_8 = mul i24 %sext_ln472_16, i24 %zext_ln504_10

]]></Node>
<StgValue><ssdm name="mul_ln504_8"/></StgValue>
</operation>

<operation id="1518" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.2:266 %mul_ln504_9 = mul i24 %sext_ln472_18, i24 %zext_ln504_11

]]></Node>
<StgValue><ssdm name="mul_ln504_9"/></StgValue>
</operation>

<operation id="1519" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.2:272 %mul_ln504_10 = mul i24 %sext_ln472_20, i24 %zext_ln504_12

]]></Node>
<StgValue><ssdm name="mul_ln504_10"/></StgValue>
</operation>

<operation id="1520" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.2:278 %mul_ln504_11 = mul i24 %sext_ln472_22, i24 %zext_ln504_13

]]></Node>
<StgValue><ssdm name="mul_ln504_11"/></StgValue>
</operation>

<operation id="1521" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.3:265 %mul_ln504_12 = mul i24 %sext_ln472_24, i24 %zext_ln504_15

]]></Node>
<StgValue><ssdm name="mul_ln504_12"/></StgValue>
</operation>

<operation id="1522" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.3:271 %mul_ln504_13 = mul i24 %sext_ln472_26, i24 %zext_ln504_16

]]></Node>
<StgValue><ssdm name="mul_ln504_13"/></StgValue>
</operation>

<operation id="1523" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.3:277 %mul_ln504_14 = mul i24 %sext_ln472_28, i24 %zext_ln504_17

]]></Node>
<StgValue><ssdm name="mul_ln504_14"/></StgValue>
</operation>

<operation id="1524" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.3:283 %mul_ln504_15 = mul i24 %sext_ln472_30, i24 %zext_ln504_18

]]></Node>
<StgValue><ssdm name="mul_ln504_15"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="1525" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19:260 %mul_ln504 = mul i24 %sext_ln472, i24 %zext_ln504

]]></Node>
<StgValue><ssdm name="mul_ln504"/></StgValue>
</operation>

<operation id="1526" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_472_19:261 %sext_ln501 = sext i24 %mul_ln504

]]></Node>
<StgValue><ssdm name="sext_ln501"/></StgValue>
</operation>

<operation id="1527" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_472_19:267 %sext_ln501_1 = sext i24 %mul_ln504_1

]]></Node>
<StgValue><ssdm name="sext_ln501_1"/></StgValue>
</operation>

<operation id="1528" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_472_19:273 %sext_ln501_2 = sext i24 %mul_ln504_2

]]></Node>
<StgValue><ssdm name="sext_ln501_2"/></StgValue>
</operation>

<operation id="1529" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19:278 %mul_ln504_3 = mul i24 %sext_ln472_6, i24 %zext_ln504_3

]]></Node>
<StgValue><ssdm name="mul_ln504_3"/></StgValue>
</operation>

<operation id="1530" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_472_19:279 %sext_ln504 = sext i24 %mul_ln504_3

]]></Node>
<StgValue><ssdm name="sext_ln504"/></StgValue>
</operation>

<operation id="1531" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_472_19:280 %add_ln504 = add i25 %sext_ln501_1, i25 %sext_ln501

]]></Node>
<StgValue><ssdm name="add_ln504"/></StgValue>
</operation>

<operation id="1532" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_472_19:282 %add_ln504_1 = add i25 %sext_ln501_2, i25 %sext_ln504

]]></Node>
<StgValue><ssdm name="add_ln504_1"/></StgValue>
</operation>

<operation id="1533" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.1:270 %mul_ln504_4 = mul i24 %sext_ln472_8, i24 %zext_ln504_5

]]></Node>
<StgValue><ssdm name="mul_ln504_4"/></StgValue>
</operation>

<operation id="1534" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_472_19.1:271 %sext_ln501_3 = sext i24 %mul_ln504_4

]]></Node>
<StgValue><ssdm name="sext_ln501_3"/></StgValue>
</operation>

<operation id="1535" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_472_19.1:277 %sext_ln501_4 = sext i24 %mul_ln504_5

]]></Node>
<StgValue><ssdm name="sext_ln501_4"/></StgValue>
</operation>

<operation id="1536" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_472_19.1:283 %sext_ln501_5 = sext i24 %mul_ln504_6

]]></Node>
<StgValue><ssdm name="sext_ln501_5"/></StgValue>
</operation>

<operation id="1537" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.1:288 %mul_ln504_7 = mul i24 %sext_ln472_14, i24 %zext_ln504_8

]]></Node>
<StgValue><ssdm name="mul_ln504_7"/></StgValue>
</operation>

<operation id="1538" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_472_19.1:289 %sext_ln504_7 = sext i24 %mul_ln504_7

]]></Node>
<StgValue><ssdm name="sext_ln504_7"/></StgValue>
</operation>

<operation id="1539" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_472_19.1:290 %add_ln504_4 = add i25 %sext_ln501_4, i25 %sext_ln501_3

]]></Node>
<StgValue><ssdm name="add_ln504_4"/></StgValue>
</operation>

<operation id="1540" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_472_19.1:292 %add_ln504_5 = add i25 %sext_ln501_5, i25 %sext_ln504_7

]]></Node>
<StgValue><ssdm name="add_ln504_5"/></StgValue>
</operation>

<operation id="1541" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.2:260 %mul_ln504_8 = mul i24 %sext_ln472_16, i24 %zext_ln504_10

]]></Node>
<StgValue><ssdm name="mul_ln504_8"/></StgValue>
</operation>

<operation id="1542" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_472_19.2:261 %sext_ln501_6 = sext i24 %mul_ln504_8

]]></Node>
<StgValue><ssdm name="sext_ln501_6"/></StgValue>
</operation>

<operation id="1543" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_472_19.2:267 %sext_ln501_7 = sext i24 %mul_ln504_9

]]></Node>
<StgValue><ssdm name="sext_ln501_7"/></StgValue>
</operation>

<operation id="1544" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_472_19.2:273 %sext_ln501_8 = sext i24 %mul_ln504_10

]]></Node>
<StgValue><ssdm name="sext_ln501_8"/></StgValue>
</operation>

<operation id="1545" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.2:278 %mul_ln504_11 = mul i24 %sext_ln472_22, i24 %zext_ln504_13

]]></Node>
<StgValue><ssdm name="mul_ln504_11"/></StgValue>
</operation>

<operation id="1546" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_472_19.2:279 %sext_ln504_13 = sext i24 %mul_ln504_11

]]></Node>
<StgValue><ssdm name="sext_ln504_13"/></StgValue>
</operation>

<operation id="1547" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_472_19.2:280 %add_ln504_8 = add i25 %sext_ln501_7, i25 %sext_ln501_6

]]></Node>
<StgValue><ssdm name="add_ln504_8"/></StgValue>
</operation>

<operation id="1548" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_472_19.2:282 %add_ln504_9 = add i25 %sext_ln501_8, i25 %sext_ln504_13

]]></Node>
<StgValue><ssdm name="add_ln504_9"/></StgValue>
</operation>

<operation id="1549" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.3:265 %mul_ln504_12 = mul i24 %sext_ln472_24, i24 %zext_ln504_15

]]></Node>
<StgValue><ssdm name="mul_ln504_12"/></StgValue>
</operation>

<operation id="1550" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_472_19.3:266 %sext_ln501_9 = sext i24 %mul_ln504_12

]]></Node>
<StgValue><ssdm name="sext_ln501_9"/></StgValue>
</operation>

<operation id="1551" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_472_19.3:272 %sext_ln501_10 = sext i24 %mul_ln504_13

]]></Node>
<StgValue><ssdm name="sext_ln501_10"/></StgValue>
</operation>

<operation id="1552" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_472_19.3:278 %sext_ln501_11 = sext i24 %mul_ln504_14

]]></Node>
<StgValue><ssdm name="sext_ln501_11"/></StgValue>
</operation>

<operation id="1553" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_472_19.3:283 %mul_ln504_15 = mul i24 %sext_ln472_30, i24 %zext_ln504_18

]]></Node>
<StgValue><ssdm name="mul_ln504_15"/></StgValue>
</operation>

<operation id="1554" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_472_19.3:284 %sext_ln504_20 = sext i24 %mul_ln504_15

]]></Node>
<StgValue><ssdm name="sext_ln504_20"/></StgValue>
</operation>

<operation id="1555" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_472_19.3:285 %add_ln504_12 = add i25 %sext_ln501_10, i25 %sext_ln501_9

]]></Node>
<StgValue><ssdm name="add_ln504_12"/></StgValue>
</operation>

<operation id="1556" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_472_19.3:287 %add_ln504_13 = add i25 %sext_ln501_11, i25 %sext_ln504_20

]]></Node>
<StgValue><ssdm name="add_ln504_13"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="1557" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_472_19:280 %add_ln504 = add i25 %sext_ln501_1, i25 %sext_ln501

]]></Node>
<StgValue><ssdm name="add_ln504"/></StgValue>
</operation>

<operation id="1558" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_472_19:281 %sext_ln504_1 = sext i25 %add_ln504

]]></Node>
<StgValue><ssdm name="sext_ln504_1"/></StgValue>
</operation>

<operation id="1559" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_472_19:282 %add_ln504_1 = add i25 %sext_ln501_2, i25 %sext_ln504

]]></Node>
<StgValue><ssdm name="add_ln504_1"/></StgValue>
</operation>

<operation id="1560" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_472_19:283 %sext_ln504_2 = sext i25 %add_ln504_1

]]></Node>
<StgValue><ssdm name="sext_ln504_2"/></StgValue>
</operation>

<operation id="1561" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_472_19:284 %add_ln504_2 = add i26 %sext_ln504_2, i26 %sext_ln504_1

]]></Node>
<StgValue><ssdm name="add_ln504_2"/></StgValue>
</operation>

<operation id="1562" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_472_19.1:290 %add_ln504_4 = add i25 %sext_ln501_4, i25 %sext_ln501_3

]]></Node>
<StgValue><ssdm name="add_ln504_4"/></StgValue>
</operation>

<operation id="1563" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_472_19.1:291 %sext_ln504_6 = sext i25 %add_ln504_4

]]></Node>
<StgValue><ssdm name="sext_ln504_6"/></StgValue>
</operation>

<operation id="1564" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_472_19.1:292 %add_ln504_5 = add i25 %sext_ln501_5, i25 %sext_ln504_7

]]></Node>
<StgValue><ssdm name="add_ln504_5"/></StgValue>
</operation>

<operation id="1565" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_472_19.1:293 %sext_ln504_8 = sext i25 %add_ln504_5

]]></Node>
<StgValue><ssdm name="sext_ln504_8"/></StgValue>
</operation>

<operation id="1566" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_472_19.1:294 %add_ln504_6 = add i26 %sext_ln504_8, i26 %sext_ln504_6

]]></Node>
<StgValue><ssdm name="add_ln504_6"/></StgValue>
</operation>

<operation id="1567" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_472_19.2:280 %add_ln504_8 = add i25 %sext_ln501_7, i25 %sext_ln501_6

]]></Node>
<StgValue><ssdm name="add_ln504_8"/></StgValue>
</operation>

<operation id="1568" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_472_19.2:281 %sext_ln504_11 = sext i25 %add_ln504_8

]]></Node>
<StgValue><ssdm name="sext_ln504_11"/></StgValue>
</operation>

<operation id="1569" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_472_19.2:282 %add_ln504_9 = add i25 %sext_ln501_8, i25 %sext_ln504_13

]]></Node>
<StgValue><ssdm name="add_ln504_9"/></StgValue>
</operation>

<operation id="1570" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_472_19.2:283 %sext_ln504_15 = sext i25 %add_ln504_9

]]></Node>
<StgValue><ssdm name="sext_ln504_15"/></StgValue>
</operation>

<operation id="1571" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_472_19.2:284 %add_ln504_10 = add i26 %sext_ln504_15, i26 %sext_ln504_11

]]></Node>
<StgValue><ssdm name="add_ln504_10"/></StgValue>
</operation>

<operation id="1572" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_472_19.3:285 %add_ln504_12 = add i25 %sext_ln501_10, i25 %sext_ln501_9

]]></Node>
<StgValue><ssdm name="add_ln504_12"/></StgValue>
</operation>

<operation id="1573" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_472_19.3:286 %sext_ln504_16 = sext i25 %add_ln504_12

]]></Node>
<StgValue><ssdm name="sext_ln504_16"/></StgValue>
</operation>

<operation id="1574" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_472_19.3:287 %add_ln504_13 = add i25 %sext_ln501_11, i25 %sext_ln504_20

]]></Node>
<StgValue><ssdm name="add_ln504_13"/></StgValue>
</operation>

<operation id="1575" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_472_19.3:288 %sext_ln504_21 = sext i25 %add_ln504_13

]]></Node>
<StgValue><ssdm name="sext_ln504_21"/></StgValue>
</operation>

<operation id="1576" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_472_19.3:289 %add_ln504_14 = add i26 %sext_ln504_21, i26 %sext_ln504_16

]]></Node>
<StgValue><ssdm name="add_ln504_14"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="1577" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_472_19:287 %sub_ln504 = sub i26 0, i26 %add_ln504_2

]]></Node>
<StgValue><ssdm name="sub_ln504"/></StgValue>
</operation>

<operation id="1578" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:288 %trunc_ln504_1 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %sub_ln504, i32 13, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln504_1"/></StgValue>
</operation>

<operation id="1579" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19:289 %sext_ln504_3 = sext i13 %trunc_ln504_1

]]></Node>
<StgValue><ssdm name="sext_ln504_3"/></StgValue>
</operation>

<operation id="1580" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19:290 %zext_ln504_20 = zext i14 %sext_ln504_3

]]></Node>
<StgValue><ssdm name="zext_ln504_20"/></StgValue>
</operation>

<operation id="1581" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_472_19:291 %sub_ln504_1 = sub i15 0, i15 %zext_ln504_20

]]></Node>
<StgValue><ssdm name="sub_ln504_1"/></StgValue>
</operation>

<operation id="1582" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_472_19.1:297 %sub_ln504_2 = sub i26 0, i26 %add_ln504_6

]]></Node>
<StgValue><ssdm name="sub_ln504_2"/></StgValue>
</operation>

<operation id="1583" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:298 %trunc_ln504_4 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %sub_ln504_2, i32 13, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln504_4"/></StgValue>
</operation>

<operation id="1584" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:299 %sext_ln504_10 = sext i13 %trunc_ln504_4

]]></Node>
<StgValue><ssdm name="sext_ln504_10"/></StgValue>
</operation>

<operation id="1585" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:300 %zext_ln504_22 = zext i14 %sext_ln504_10

]]></Node>
<StgValue><ssdm name="zext_ln504_22"/></StgValue>
</operation>

<operation id="1586" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_472_19.1:301 %sub_ln504_3 = sub i15 0, i15 %zext_ln504_22

]]></Node>
<StgValue><ssdm name="sub_ln504_3"/></StgValue>
</operation>

<operation id="1587" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_472_19.2:287 %sub_ln504_4 = sub i26 0, i26 %add_ln504_10

]]></Node>
<StgValue><ssdm name="sub_ln504_4"/></StgValue>
</operation>

<operation id="1588" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:288 %trunc_ln504_7 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %sub_ln504_4, i32 13, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln504_7"/></StgValue>
</operation>

<operation id="1589" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:289 %sext_ln504_17 = sext i13 %trunc_ln504_7

]]></Node>
<StgValue><ssdm name="sext_ln504_17"/></StgValue>
</operation>

<operation id="1590" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:290 %zext_ln504_24 = zext i14 %sext_ln504_17

]]></Node>
<StgValue><ssdm name="zext_ln504_24"/></StgValue>
</operation>

<operation id="1591" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_472_19.2:291 %sub_ln504_5 = sub i15 0, i15 %zext_ln504_24

]]></Node>
<StgValue><ssdm name="sub_ln504_5"/></StgValue>
</operation>

<operation id="1592" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_472_19.3:292 %sub_ln504_6 = sub i26 0, i26 %add_ln504_14

]]></Node>
<StgValue><ssdm name="sub_ln504_6"/></StgValue>
</operation>

<operation id="1593" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:293 %trunc_ln504_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %sub_ln504_6, i32 13, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln504_s"/></StgValue>
</operation>

<operation id="1594" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:294 %sext_ln504_22 = sext i13 %trunc_ln504_s

]]></Node>
<StgValue><ssdm name="sext_ln504_22"/></StgValue>
</operation>

<operation id="1595" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:295 %zext_ln504_26 = zext i14 %sext_ln504_22

]]></Node>
<StgValue><ssdm name="zext_ln504_26"/></StgValue>
</operation>

<operation id="1596" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_472_19.3:296 %sub_ln504_7 = sub i15 0, i15 %zext_ln504_26

]]></Node>
<StgValue><ssdm name="sub_ln504_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="1597" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19:285 %zext_ln504_4 = zext i10 %g

]]></Node>
<StgValue><ssdm name="zext_ln504_4"/></StgValue>
</operation>

<operation id="1598" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19:286 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln504_2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1599" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19:292 %trunc_ln504_2 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %add_ln504_2, i32 13, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln504_2"/></StgValue>
</operation>

<operation id="1600" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19:293 %sext_ln504_5 = sext i13 %trunc_ln504_2

]]></Node>
<StgValue><ssdm name="sext_ln504_5"/></StgValue>
</operation>

<operation id="1601" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19:294 %zext_ln504_21 = zext i14 %sext_ln504_5

]]></Node>
<StgValue><ssdm name="zext_ln504_21"/></StgValue>
</operation>

<operation id="1602" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
VITIS_LOOP_472_19:295 %select_ln504 = select i1 %tmp_99, i15 %sub_ln504_1, i15 %zext_ln504_21

]]></Node>
<StgValue><ssdm name="select_ln504"/></StgValue>
</operation>

<operation id="1603" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_472_19:296 %sext_ln504_4 = sext i15 %select_ln504

]]></Node>
<StgValue><ssdm name="sext_ln504_4"/></StgValue>
</operation>

<operation id="1604" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_472_19:297 %g_2 = add i16 %sext_ln504_4, i16 %zext_ln504_4

]]></Node>
<StgValue><ssdm name="g_2"/></StgValue>
</operation>

<operation id="1605" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_472_19:298 %select_ln507 = select i1 %cmp689_read, i10 %g, i10 0

]]></Node>
<StgValue><ssdm name="select_ln507"/></StgValue>
</operation>

<operation id="1606" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_472_19:299 %select_ln507_1 = select i1 %cmp689_read, i10 0, i10 %g

]]></Node>
<StgValue><ssdm name="select_ln507_1"/></StgValue>
</operation>

<operation id="1607" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_472_19:300 %br_ln507 = br void %if.end708

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>

<operation id="1608" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="10">
<![CDATA[
if.then231:0 %zext_ln437 = zext i10 %g

]]></Node>
<StgValue><ssdm name="zext_ln437"/></StgValue>
</operation>

<operation id="1609" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
if.then231:1 %br_ln445 = br void %if.end708

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>

<operation id="1610" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:295 %zext_ln504_9 = zext i10 %g_3

]]></Node>
<StgValue><ssdm name="zext_ln504_9"/></StgValue>
</operation>

<operation id="1611" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:296 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln504_6, i32 25

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1612" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.1:302 %trunc_ln504_5 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %add_ln504_6, i32 13, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln504_5"/></StgValue>
</operation>

<operation id="1613" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.1:303 %sext_ln504_12 = sext i13 %trunc_ln504_5

]]></Node>
<StgValue><ssdm name="sext_ln504_12"/></StgValue>
</operation>

<operation id="1614" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19.1:304 %zext_ln504_23 = zext i14 %sext_ln504_12

]]></Node>
<StgValue><ssdm name="zext_ln504_23"/></StgValue>
</operation>

<operation id="1615" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
VITIS_LOOP_472_19.1:305 %select_ln504_1 = select i1 %tmp_106, i15 %sub_ln504_3, i15 %zext_ln504_23

]]></Node>
<StgValue><ssdm name="select_ln504_1"/></StgValue>
</operation>

<operation id="1616" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_472_19.1:306 %sext_ln504_9 = sext i15 %select_ln504_1

]]></Node>
<StgValue><ssdm name="sext_ln504_9"/></StgValue>
</operation>

<operation id="1617" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_472_19.1:307 %g_4 = add i16 %sext_ln504_9, i16 %zext_ln504_9

]]></Node>
<StgValue><ssdm name="g_4"/></StgValue>
</operation>

<operation id="1618" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:308 %select_ln507_2 = select i1 %cmp689_read, i10 %g_3, i10 0

]]></Node>
<StgValue><ssdm name="select_ln507_2"/></StgValue>
</operation>

<operation id="1619" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_472_19.1:309 %select_ln507_3 = select i1 %cmp689_read, i10 0, i10 %g_3

]]></Node>
<StgValue><ssdm name="select_ln507_3"/></StgValue>
</operation>

<operation id="1620" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_472_19.1:310 %br_ln507 = br void %if.end708.1

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>

<operation id="1621" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="10">
<![CDATA[
if.then231.1:0 %zext_ln437_1 = zext i10 %g_3

]]></Node>
<StgValue><ssdm name="zext_ln437_1"/></StgValue>
</operation>

<operation id="1622" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0">
<![CDATA[
if.then231.1:1 %br_ln445 = br void %if.end708.1

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>

<operation id="1623" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:285 %zext_ln504_14 = zext i10 %g_6

]]></Node>
<StgValue><ssdm name="zext_ln504_14"/></StgValue>
</operation>

<operation id="1624" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:286 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln504_10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1625" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.2:292 %trunc_ln504_8 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %add_ln504_10, i32 13, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln504_8"/></StgValue>
</operation>

<operation id="1626" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.2:293 %sext_ln504_18 = sext i13 %trunc_ln504_8

]]></Node>
<StgValue><ssdm name="sext_ln504_18"/></StgValue>
</operation>

<operation id="1627" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19.2:294 %zext_ln504_25 = zext i14 %sext_ln504_18

]]></Node>
<StgValue><ssdm name="zext_ln504_25"/></StgValue>
</operation>

<operation id="1628" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
VITIS_LOOP_472_19.2:295 %select_ln504_2 = select i1 %tmp_113, i15 %sub_ln504_5, i15 %zext_ln504_25

]]></Node>
<StgValue><ssdm name="select_ln504_2"/></StgValue>
</operation>

<operation id="1629" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_472_19.2:296 %sext_ln504_14 = sext i15 %select_ln504_2

]]></Node>
<StgValue><ssdm name="sext_ln504_14"/></StgValue>
</operation>

<operation id="1630" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_472_19.2:297 %g_7 = add i16 %sext_ln504_14, i16 %zext_ln504_14

]]></Node>
<StgValue><ssdm name="g_7"/></StgValue>
</operation>

<operation id="1631" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:298 %select_ln507_4 = select i1 %cmp689_read, i10 %g_6, i10 0

]]></Node>
<StgValue><ssdm name="select_ln507_4"/></StgValue>
</operation>

<operation id="1632" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_472_19.2:299 %select_ln507_5 = select i1 %cmp689_read, i10 0, i10 %g_6

]]></Node>
<StgValue><ssdm name="select_ln507_5"/></StgValue>
</operation>

<operation id="1633" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_472_19.2:300 %br_ln507 = br void %if.end708.2

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>

<operation id="1634" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="16" op_0_bw="10">
<![CDATA[
if.then231.2:0 %zext_ln437_2 = zext i10 %g_6

]]></Node>
<StgValue><ssdm name="zext_ln437_2"/></StgValue>
</operation>

<operation id="1635" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0">
<![CDATA[
if.then231.2:1 %br_ln445 = br void %if.end708.2

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>

<operation id="1636" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:290 %zext_ln504_19 = zext i10 %g_9

]]></Node>
<StgValue><ssdm name="zext_ln504_19"/></StgValue>
</operation>

<operation id="1637" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:291 %tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln504_14, i32 25

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1638" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_472_19.3:297 %trunc_ln504_3 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %add_ln504_14, i32 13, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln504_3"/></StgValue>
</operation>

<operation id="1639" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_472_19.3:298 %sext_ln504_23 = sext i13 %trunc_ln504_3

]]></Node>
<StgValue><ssdm name="sext_ln504_23"/></StgValue>
</operation>

<operation id="1640" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_472_19.3:299 %zext_ln504_27 = zext i14 %sext_ln504_23

]]></Node>
<StgValue><ssdm name="zext_ln504_27"/></StgValue>
</operation>

<operation id="1641" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
VITIS_LOOP_472_19.3:300 %select_ln504_3 = select i1 %tmp_120, i15 %sub_ln504_7, i15 %zext_ln504_27

]]></Node>
<StgValue><ssdm name="select_ln504_3"/></StgValue>
</operation>

<operation id="1642" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_472_19.3:301 %sext_ln504_19 = sext i15 %select_ln504_3

]]></Node>
<StgValue><ssdm name="sext_ln504_19"/></StgValue>
</operation>

<operation id="1643" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_472_19.3:302 %g_10 = add i16 %sext_ln504_19, i16 %zext_ln504_19

]]></Node>
<StgValue><ssdm name="g_10"/></StgValue>
</operation>

<operation id="1644" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:303 %select_ln507_6 = select i1 %cmp689_read, i10 %g_9, i10 0

]]></Node>
<StgValue><ssdm name="select_ln507_6"/></StgValue>
</operation>

<operation id="1645" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_472_19.3:304 %select_ln507_7 = select i1 %cmp689_read, i10 0, i10 %g_9

]]></Node>
<StgValue><ssdm name="select_ln507_7"/></StgValue>
</operation>

<operation id="1646" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_472_19.3:305 %br_ln507 = br void %if.end708.3

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>

<operation id="1647" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="16" op_0_bw="10">
<![CDATA[
if.then231.3:0 %zext_ln437_3 = zext i10 %g_9

]]></Node>
<StgValue><ssdm name="zext_ln437_3"/></StgValue>
</operation>

<operation id="1648" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="cmp230_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="0">
<![CDATA[
if.then231.3:1 %br_ln445 = br void %if.end708.3

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="1649" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
if.end708:0 %phi_ln509 = phi i10 0, void %if.then231, i10 %select_ln507, void %VITIS_LOOP_472_19

]]></Node>
<StgValue><ssdm name="phi_ln509"/></StgValue>
</operation>

<operation id="1650" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end708:1 %g_1 = phi i16 %zext_ln437, void %if.then231, i16 %g_2, void %VITIS_LOOP_472_19

]]></Node>
<StgValue><ssdm name="g_1"/></StgValue>
</operation>

<operation id="1651" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
if.end708:2 %phi_ln511 = phi i10 0, void %if.then231, i10 %select_ln507_1, void %VITIS_LOOP_472_19

]]></Node>
<StgValue><ssdm name="phi_ln511"/></StgValue>
</operation>

<operation id="1652" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.end708:3 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %g_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1653" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end708:4 %tmp_101 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %g_1, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1654" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end708:5 %icmp_ln510 = icmp_sgt  i6 %tmp_101, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln510"/></StgValue>
</operation>

<operation id="1655" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="10" op_0_bw="16">
<![CDATA[
if.end708:6 %trunc_ln510 = trunc i16 %g_1

]]></Node>
<StgValue><ssdm name="trunc_ln510"/></StgValue>
</operation>

<operation id="1656" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end708:7 %xor_ln510 = xor i1 %tmp_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln510"/></StgValue>
</operation>

<operation id="1657" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end708:8 %select_ln510_4 = select i1 %xor_ln510, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln510_4"/></StgValue>
</operation>

<operation id="1658" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end708:9 %or_ln510 = or i1 %tmp_100, i1 %icmp_ln510

]]></Node>
<StgValue><ssdm name="or_ln510"/></StgValue>
</operation>

<operation id="1659" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end708:10 %select_ln510 = select i1 %or_ln510, i10 %select_ln510_4, i10 %trunc_ln510

]]></Node>
<StgValue><ssdm name="select_ln510"/></StgValue>
</operation>

<operation id="1660" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
if.end708.1:0 %phi_ln509_1 = phi i10 0, void %if.then231.1, i10 %select_ln507_2, void %VITIS_LOOP_472_19.1

]]></Node>
<StgValue><ssdm name="phi_ln509_1"/></StgValue>
</operation>

<operation id="1661" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end708.1:1 %g_5 = phi i16 %zext_ln437_1, void %if.then231.1, i16 %g_4, void %VITIS_LOOP_472_19.1

]]></Node>
<StgValue><ssdm name="g_5"/></StgValue>
</operation>

<operation id="1662" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
if.end708.1:2 %phi_ln511_1 = phi i10 0, void %if.then231.1, i10 %select_ln507_3, void %VITIS_LOOP_472_19.1

]]></Node>
<StgValue><ssdm name="phi_ln511_1"/></StgValue>
</operation>

<operation id="1663" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.end708.1:3 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %g_5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1664" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end708.1:4 %tmp_108 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %g_5, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1665" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end708.1:5 %icmp_ln510_1 = icmp_sgt  i6 %tmp_108, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln510_1"/></StgValue>
</operation>

<operation id="1666" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="10" op_0_bw="16">
<![CDATA[
if.end708.1:6 %trunc_ln510_1 = trunc i16 %g_5

]]></Node>
<StgValue><ssdm name="trunc_ln510_1"/></StgValue>
</operation>

<operation id="1667" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end708.1:7 %xor_ln510_1 = xor i1 %tmp_107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln510_1"/></StgValue>
</operation>

<operation id="1668" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end708.1:8 %select_ln510_5 = select i1 %xor_ln510_1, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln510_5"/></StgValue>
</operation>

<operation id="1669" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end708.1:9 %or_ln510_1 = or i1 %tmp_107, i1 %icmp_ln510_1

]]></Node>
<StgValue><ssdm name="or_ln510_1"/></StgValue>
</operation>

<operation id="1670" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end708.1:10 %select_ln510_1 = select i1 %or_ln510_1, i10 %select_ln510_5, i10 %trunc_ln510_1

]]></Node>
<StgValue><ssdm name="select_ln510_1"/></StgValue>
</operation>

<operation id="1671" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
if.end708.2:0 %phi_ln509_2 = phi i10 0, void %if.then231.2, i10 %select_ln507_4, void %VITIS_LOOP_472_19.2

]]></Node>
<StgValue><ssdm name="phi_ln509_2"/></StgValue>
</operation>

<operation id="1672" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end708.2:1 %g_8 = phi i16 %zext_ln437_2, void %if.then231.2, i16 %g_7, void %VITIS_LOOP_472_19.2

]]></Node>
<StgValue><ssdm name="g_8"/></StgValue>
</operation>

<operation id="1673" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
if.end708.2:2 %phi_ln511_2 = phi i10 0, void %if.then231.2, i10 %select_ln507_5, void %VITIS_LOOP_472_19.2

]]></Node>
<StgValue><ssdm name="phi_ln511_2"/></StgValue>
</operation>

<operation id="1674" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.end708.2:3 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %g_8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1675" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end708.2:4 %tmp_115 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %g_8, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1676" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end708.2:5 %icmp_ln510_2 = icmp_sgt  i6 %tmp_115, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln510_2"/></StgValue>
</operation>

<operation id="1677" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="10" op_0_bw="16">
<![CDATA[
if.end708.2:6 %trunc_ln510_2 = trunc i16 %g_8

]]></Node>
<StgValue><ssdm name="trunc_ln510_2"/></StgValue>
</operation>

<operation id="1678" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end708.2:7 %xor_ln510_2 = xor i1 %tmp_114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln510_2"/></StgValue>
</operation>

<operation id="1679" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end708.2:8 %select_ln510_6 = select i1 %xor_ln510_2, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln510_6"/></StgValue>
</operation>

<operation id="1680" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end708.2:9 %or_ln510_2 = or i1 %tmp_114, i1 %icmp_ln510_2

]]></Node>
<StgValue><ssdm name="or_ln510_2"/></StgValue>
</operation>

<operation id="1681" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end708.2:10 %select_ln510_2 = select i1 %or_ln510_2, i10 %select_ln510_6, i10 %trunc_ln510_2

]]></Node>
<StgValue><ssdm name="select_ln510_2"/></StgValue>
</operation>

<operation id="1682" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
if.end708.3:0 %phi_ln509_3 = phi i10 0, void %if.then231.3, i10 %select_ln507_6, void %VITIS_LOOP_472_19.3

]]></Node>
<StgValue><ssdm name="phi_ln509_3"/></StgValue>
</operation>

<operation id="1683" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end708.3:1 %g_11 = phi i16 %zext_ln437_3, void %if.then231.3, i16 %g_10, void %VITIS_LOOP_472_19.3

]]></Node>
<StgValue><ssdm name="g_11"/></StgValue>
</operation>

<operation id="1684" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
if.end708.3:2 %phi_ln511_3 = phi i10 0, void %if.then231.3, i10 %select_ln507_7, void %VITIS_LOOP_472_19.3

]]></Node>
<StgValue><ssdm name="phi_ln511_3"/></StgValue>
</operation>

<operation id="1685" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.end708.3:3 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %g_11, i32 15

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1686" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end708.3:4 %tmp_122 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %g_11, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1687" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end708.3:5 %icmp_ln510_3 = icmp_sgt  i6 %tmp_122, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln510_3"/></StgValue>
</operation>

<operation id="1688" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="10" op_0_bw="16">
<![CDATA[
if.end708.3:6 %trunc_ln510_3 = trunc i16 %g_11

]]></Node>
<StgValue><ssdm name="trunc_ln510_3"/></StgValue>
</operation>

<operation id="1689" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end708.3:7 %xor_ln510_3 = xor i1 %tmp_121, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln510_3"/></StgValue>
</operation>

<operation id="1690" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end708.3:8 %select_ln510_7 = select i1 %xor_ln510_3, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln510_7"/></StgValue>
</operation>

<operation id="1691" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end708.3:9 %or_ln510_3 = or i1 %tmp_121, i1 %icmp_ln510_3

]]></Node>
<StgValue><ssdm name="or_ln510_3"/></StgValue>
</operation>

<operation id="1692" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end708.3:10 %select_ln510_3 = select i1 %or_ln510_3, i10 %select_ln510_7, i10 %trunc_ln510_3

]]></Node>
<StgValue><ssdm name="select_ln510_3"/></StgValue>
</operation>

<operation id="1696" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:0 %store_ln0 = store i10 %bayerWindow_90, i10 %bayerWindow_85_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1697" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:1 %store_ln0 = store i10 %bayerWindow_91, i10 %bayerWindow_86_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1698" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:2 %store_ln0 = store i10 %bayerWindow_92, i10 %bayerWindow_87_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1699" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:3 %store_ln0 = store i10 %bayerWindow_93, i10 %bayerWindow_88_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1700" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:4 %store_ln0 = store i10 %bayerWindow_94, i10 %bayerWindow_89_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1701" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:5 %store_ln0 = store i10 %bayerWindow_48, i10 %bayerWindow_38_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1702" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:6 %store_ln0 = store i10 %bayerWindow_47, i10 %bayerWindow_37_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1703" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:7 %store_ln0 = store i10 %bayerWindow_46, i10 %bayerWindow_36_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1704" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:8 %store_ln0 = store i10 %bayerWindow_44, i10 %bayerWindow_34_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1705" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:9 %store_ln0 = store i10 %bayerWindow_43, i10 %bayerWindow_33_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1706" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:10 %store_ln0 = store i10 %bayerWindow_42, i10 %bayerWindow_32_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1707" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:11 %store_ln0 = store i10 %bayerWindow_40, i10 %bayerWindow_30_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1708" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:12 %store_ln0 = store i10 %bayerWindow_39, i10 %bayerWindow_29_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1709" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:13 %store_ln0 = store i10 %bayerWindow_38, i10 %bayerWindow_28_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1710" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:14 %store_ln0 = store i10 %bayerWindow_36, i10 %bayerWindow_26_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1711" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:15 %store_ln0 = store i10 %bayerWindow_35, i10 %bayerWindow_25_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1712" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:16 %store_ln0 = store i10 %bayerWindow_34, i10 %bayerWindow_24_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1713" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:17 %store_ln0 = store i10 %bayerWindow_32, i10 %bayerWindow_22_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1714" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:18 %store_ln0 = store i10 %bayerWindow_31, i10 %bayerWindow_21_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1715" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:19 %store_ln0 = store i10 %bayerWindow_30, i10 %bayerWindow_20_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1716" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:20 %store_ln0 = store i10 %p_load, i10 %p_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1717" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:21 %store_ln0 = store i10 %p_load126, i10 %p_out1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1718" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:22 %store_ln0 = store i10 %p_load127, i10 %p_out2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1719" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:23 %store_ln0 = store i10 %p_load128, i10 %p_out3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1720" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:24 %store_ln0 = store i10 %p_load129, i10 %p_out4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1721" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:25 %store_ln0 = store i10 %p_load130, i10 %p_out5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1722" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:26 %store_ln0 = store i10 %p_load131, i10 %p_out6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1723" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:27 %store_ln0 = store i10 %p_load132, i10 %p_out7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1724" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:28 %store_ln0 = store i10 %p_load133, i10 %p_out8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1725" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc747.exitStub:29 %store_ln0 = store i10 %p_load134, i10 %p_out9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1726" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="0">
<![CDATA[
for.inc747.exitStub:30 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="1693" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="120" op_0_bw="120" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10">
<![CDATA[
if.then742:0 %p_0 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10, i10 %phi_ln511_3, i10 %select_ln510_3, i10 %phi_ln509_3, i10 %phi_ln511_2, i10 %select_ln510_2, i10 %phi_ln509_2, i10 %phi_ln511_1, i10 %select_ln510_1, i10 %phi_ln509_1, i10 %phi_ln511, i10 %select_ln510, i10 %phi_ln509

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="1694" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="120">
<![CDATA[
if.then742:1 %write_ln587 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %imgG, i120 %p_0

]]></Node>
<StgValue><ssdm name="write_ln587"/></StgValue>
</operation>

<operation id="1695" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="0">
<![CDATA[
if.then742:2 %br_ln588 = br void %for.inc744

]]></Node>
<StgValue><ssdm name="br_ln588"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
