#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028b85cd26b0 .scope module, "ALU_tb" "ALU_tb" 2 4;
 .timescale -9 -12;
v0000028b85ae6180_0 .var "alu_enable", 0 0;
v0000028b85ae6220_0 .var "clk", 0 0;
v0000028b85d45260_0 .net "done", 0 0, v0000028b85cd4b80_0;  1 drivers
v0000028b85d45080_0 .net "fl_carry", 0 0, v0000028b85cd4c20_0;  1 drivers
v0000028b85d453a0_0 .net "fl_negative", 0 0, v0000028b85cc8dc0_0;  1 drivers
v0000028b85d45c60_0 .net "fl_overflow", 0 0, v0000028b85cc8e60_0;  1 drivers
v0000028b85d45300_0 .net "fl_zero", 0 0, v0000028b85cd02e0_0;  1 drivers
v0000028b85d45440_0 .var "opcode", 5 0;
v0000028b85d45120_0 .net "result", 15 0, v0000028b85cd0420_0;  1 drivers
v0000028b85d45e40_0 .var "rst_b", 0 0;
v0000028b85d45580_0 .var "term1", 15 0;
v0000028b85d454e0_0 .var "term2", 15 0;
S_0000028b85cce8f0 .scope module, "alu_inst" "ALU" 2 20, 3 1 0, S_0000028b85cd26b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "alu_enable";
    .port_info 3 /INPUT 6 "opcode";
    .port_info 4 /INPUT 16 "term1";
    .port_info 5 /INPUT 16 "term2";
    .port_info 6 /OUTPUT 16 "result";
    .port_info 7 /OUTPUT 1 "fl_zero";
    .port_info 8 /OUTPUT 1 "fl_negative";
    .port_info 9 /OUTPUT 1 "fl_carry";
    .port_info 10 /OUTPUT 1 "fl_overflow";
    .port_info 11 /OUTPUT 1 "done";
v0000028b85ae6790_0 .net "alu_enable", 0 0, v0000028b85ae6180_0;  1 drivers
v0000028b85cddb80_0 .net "clk", 0 0, v0000028b85ae6220_0;  1 drivers
v0000028b85cd4b80_0 .var "done", 0 0;
v0000028b85cd4c20_0 .var "fl_carry", 0 0;
v0000028b85cc8dc0_0 .var "fl_negative", 0 0;
v0000028b85cc8e60_0 .var "fl_overflow", 0 0;
v0000028b85cd02e0_0 .var "fl_zero", 0 0;
v0000028b85cd0380_0 .net "opcode", 5 0, v0000028b85d45440_0;  1 drivers
v0000028b85cd0420_0 .var "result", 15 0;
v0000028b85cd04c0_0 .net "rst_b", 0 0, v0000028b85d45e40_0;  1 drivers
v0000028b85cd0560_0 .net "term1", 15 0, v0000028b85d45580_0;  1 drivers
v0000028b85ae60e0_0 .net "term2", 15 0, v0000028b85d454e0_0;  1 drivers
E_0000028b85cf2c50/0 .event anyedge, v0000028b85ae6790_0, v0000028b85cd0380_0, v0000028b85cd0560_0, v0000028b85ae60e0_0;
E_0000028b85cf2c50/1 .event anyedge, v0000028b85cd0420_0;
E_0000028b85cf2c50 .event/or E_0000028b85cf2c50/0, E_0000028b85cf2c50/1;
E_0000028b85cf2690 .event negedge, v0000028b85cd04c0_0;
    .scope S_0000028b85cce8f0;
T_0 ;
    %wait E_0000028b85cf2690;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000028b85cd0420_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028b85cce8f0;
T_1 ;
    %wait E_0000028b85cf2c50;
    %load/vec4 v0000028b85ae6790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028b85cd4b80_0, 0, 1;
    %load/vec4 v0000028b85cd0380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %load/vec4 v0000028b85cd0560_0;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.2 ;
    %load/vec4 v0000028b85cd0560_0;
    %load/vec4 v0000028b85ae60e0_0;
    %add;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.3 ;
    %load/vec4 v0000028b85cd0560_0;
    %load/vec4 v0000028b85ae60e0_0;
    %sub;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.4 ;
    %load/vec4 v0000028b85cd0560_0;
    %load/vec4 v0000028b85ae60e0_0;
    %mul;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.5 ;
    %load/vec4 v0000028b85cd0560_0;
    %load/vec4 v0000028b85ae60e0_0;
    %div;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.6 ;
    %load/vec4 v0000028b85cd0560_0;
    %load/vec4 v0000028b85ae60e0_0;
    %mod;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.7 ;
    %load/vec4 v0000028b85cd0560_0;
    %load/vec4 v0000028b85ae60e0_0;
    %and;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.8 ;
    %load/vec4 v0000028b85cd0560_0;
    %load/vec4 v0000028b85ae60e0_0;
    %or;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.9 ;
    %load/vec4 v0000028b85cd0560_0;
    %load/vec4 v0000028b85ae60e0_0;
    %xor;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.10 ;
    %load/vec4 v0000028b85cd0560_0;
    %inv;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.11 ;
    %load/vec4 v0000028b85cd0560_0;
    %load/vec4 v0000028b85ae60e0_0;
    %sub;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.12 ;
    %load/vec4 v0000028b85ae60e0_0;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.13 ;
    %load/vec4 v0000028b85ae60e0_0;
    %ix/getv 4, v0000028b85cd0560_0;
    %shiftr 4;
    %load/vec4 v0000028b85ae60e0_0;
    %pushi/vec4 16, 0, 16;
    %load/vec4 v0000028b85cd0560_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.14 ;
    %load/vec4 v0000028b85ae60e0_0;
    %ix/getv 4, v0000028b85cd0560_0;
    %shiftl 4;
    %load/vec4 v0000028b85ae60e0_0;
    %pushi/vec4 16, 0, 16;
    %load/vec4 v0000028b85cd0560_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.15 ;
    %load/vec4 v0000028b85cd0560_0;
    %ix/getv 4, v0000028b85ae60e0_0;
    %shiftr 4;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.16 ;
    %load/vec4 v0000028b85cd0560_0;
    %ix/getv 4, v0000028b85ae60e0_0;
    %shiftl 4;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.17 ;
    %load/vec4 v0000028b85cd0560_0;
    %pad/u 32;
    %ix/getv 4, v0000028b85ae60e0_0;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/u 16;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.18 ;
    %load/vec4 v0000028b85cd0560_0;
    %addi 1, 0, 16;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.19 ;
    %load/vec4 v0000028b85cd0560_0;
    %subi 1, 0, 16;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %load/vec4 v0000028b85cd0420_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000028b85cd02e0_0, 0, 1;
    %load/vec4 v0000028b85cd0420_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000028b85cc8dc0_0, 0, 1;
    %load/vec4 v0000028b85cd0380_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_1.22, 4;
    %load/vec4 v0000028b85cd0560_0;
    %store/vec4 v0000028b85cd0420_0, 0, 16;
T_1.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b85cd4b80_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000028b85cd26b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028b85ae6220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b85d45e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028b85ae6180_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000028b85d45440_0, 0, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028b85d45580_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028b85d454e0_0, 0, 16;
    %vpi_call 2 43 "$display", "========== ARITHMETIC OPERATION ======" {0 0 0};
    %vpi_call 2 44 "$display", "alu_enable op\011    term1 term2\011result" {0 0 0};
    %load/vec4 v0000028b85d45580_0;
    %load/vec4 v0000028b85d454e0_0;
    %load/vec4 v0000028b85d45120_0;
    %vpi_call 2 45 "$display", "%d\011   ADD\011%d %d %d", v0000028b85ae6180_0, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {3 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b85ae6180_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000028b85d45440_0, 0, 6;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0000028b85d45580_0, 0, 16;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0000028b85d454e0_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v0000028b85d45580_0;
    %load/vec4 v0000028b85d454e0_0;
    %load/vec4 v0000028b85d45120_0;
    %vpi_call 2 53 "$display", "%d\011   ADD\011%d %d %d", v0000028b85ae6180_0, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {3 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b85ae6180_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000028b85d45440_0, 0, 6;
    %pushi/vec4 65524, 0, 16;
    %store/vec4 v0000028b85d45580_0, 0, 16;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0000028b85d454e0_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v0000028b85d45580_0;
    %load/vec4 v0000028b85d454e0_0;
    %load/vec4 v0000028b85d45120_0;
    %vpi_call 2 61 "$display", "%d\011   ADD\011%d %d %d", v0000028b85ae6180_0, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {3 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b85ae6180_0, 0, 1;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000028b85d45440_0, 0, 6;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v0000028b85d45580_0, 0, 16;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0000028b85d454e0_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v0000028b85d45580_0;
    %load/vec4 v0000028b85d454e0_0;
    %load/vec4 v0000028b85d45120_0;
    %vpi_call 2 69 "$display", "%d\011   SUB\011%d %d %d", v0000028b85ae6180_0, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {3 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b85ae6180_0, 0, 1;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000028b85d45440_0, 0, 6;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0000028b85d45580_0, 0, 16;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0000028b85d454e0_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v0000028b85d45580_0;
    %load/vec4 v0000028b85d454e0_0;
    %load/vec4 v0000028b85d45120_0;
    %vpi_call 2 77 "$display", "%d\011   MUL\011%d %d %d", v0000028b85ae6180_0, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {3 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b85ae6180_0, 0, 1;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000028b85d45440_0, 0, 6;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000028b85d45580_0, 0, 16;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0000028b85d454e0_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v0000028b85d45580_0;
    %load/vec4 v0000028b85d454e0_0;
    %load/vec4 v0000028b85d45120_0;
    %vpi_call 2 85 "$display", "%d\011   MUL\011%d %d %d", v0000028b85ae6180_0, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {3 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b85ae6180_0, 0, 1;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000028b85d45440_0, 0, 6;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0000028b85d45580_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0000028b85d454e0_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v0000028b85d45580_0;
    %load/vec4 v0000028b85d454e0_0;
    %load/vec4 v0000028b85d45120_0;
    %vpi_call 2 94 "$display", "%d\011   DIV\011%d %d %d", v0000028b85ae6180_0, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {3 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b85ae6180_0, 0, 1;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000028b85d45440_0, 0, 6;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0000028b85d45580_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0000028b85d454e0_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v0000028b85d45580_0;
    %load/vec4 v0000028b85d454e0_0;
    %load/vec4 v0000028b85d45120_0;
    %vpi_call 2 102 "$display", "%d\011   MOD\011%d %d %d", v0000028b85ae6180_0, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {3 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b85ae6180_0, 0, 1;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000028b85d45440_0, 0, 6;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0000028b85d45580_0, 0, 16;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0000028b85d454e0_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v0000028b85d45580_0;
    %load/vec4 v0000028b85d454e0_0;
    %load/vec4 v0000028b85d45120_0;
    %vpi_call 2 110 "$display", "%d\011   MOD\011%d %d %d", v0000028b85ae6180_0, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {3 0 0};
    %vpi_call 2 112 "$display", "\012========== LOGIC OPERATION ===========" {0 0 0};
    %vpi_call 2 113 "$display", "alu_enable op\011    term1\011      term2\011        result" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b85ae6180_0, 0, 1;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0000028b85d45440_0, 0, 6;
    %pushi/vec4 240, 0, 16;
    %store/vec4 v0000028b85d45580_0, 0, 16;
    %pushi/vec4 3840, 0, 16;
    %store/vec4 v0000028b85d454e0_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 120 "$display", "%d\011   AND\011    %b  %b  %b", v0000028b85ae6180_0, v0000028b85d45580_0, v0000028b85d454e0_0, v0000028b85d45120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b85ae6180_0, 0, 1;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0000028b85d45440_0, 0, 6;
    %pushi/vec4 240, 0, 16;
    %store/vec4 v0000028b85d45580_0, 0, 16;
    %pushi/vec4 3840, 0, 16;
    %store/vec4 v0000028b85d454e0_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 128 "$display", "%d\011   OR \011    %b  %b  %b", v0000028b85ae6180_0, v0000028b85d45580_0, v0000028b85d454e0_0, v0000028b85d45120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b85ae6180_0, 0, 1;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0000028b85d45440_0, 0, 6;
    %pushi/vec4 240, 0, 16;
    %store/vec4 v0000028b85d45580_0, 0, 16;
    %pushi/vec4 3840, 0, 16;
    %store/vec4 v0000028b85d454e0_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 136 "$display", "%d\011   XOR\011    %b  %b  %b", v0000028b85ae6180_0, v0000028b85d45580_0, v0000028b85d454e0_0, v0000028b85d45120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b85ae6180_0, 0, 1;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000028b85d45440_0, 0, 6;
    %pushi/vec4 240, 0, 16;
    %store/vec4 v0000028b85d45580_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 143 "$display", "%d\011   NOT\011    %b  ----------------  %b", v0000028b85ae6180_0, v0000028b85d45580_0, v0000028b85d45120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b85ae6180_0, 0, 1;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0000028b85d45440_0, 0, 6;
    %pushi/vec4 48, 0, 16;
    %store/vec4 v0000028b85d45580_0, 0, 16;
    %pushi/vec4 32, 0, 16;
    %store/vec4 v0000028b85d454e0_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 151 "$display", "%d\011   CMP\011    %b  %b  %b", v0000028b85ae6180_0, v0000028b85d45580_0, v0000028b85d454e0_0, v0000028b85d45120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b85ae6180_0, 0, 1;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0000028b85d45440_0, 0, 6;
    %pushi/vec4 170, 0, 16;
    %store/vec4 v0000028b85d454e0_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 158 "$display", "%d\011   MOV\011    %b  %b  %b", v0000028b85ae6180_0, v0000028b85d45580_0, v0000028b85d454e0_0, v0000028b85d45120_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028b85ae6180_0, 0, 1;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0000028b85d45440_0, 0, 6;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0000028b85d45580_0, 0, 16;
    %pushi/vec4 3840, 0, 16;
    %store/vec4 v0000028b85d454e0_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 166 "$display", "%d\011   RSR\011    %b  %b  %b", v0000028b85ae6180_0, v0000028b85d45580_0, v0000028b85d454e0_0, v0000028b85d45120_0 {0 0 0};
    %vpi_call 2 168 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\alu_tb.v";
    "./../code/alu.v";
