// Seed: 2212597111
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  supply1 id_9 = 1'b0;
  xnor (id_2, id_3, id_4, id_7, id_9);
  assign id_6 = 1;
  wand id_10 = id_9;
  module_0();
  assign id_2 = id_4;
  wire id_11;
endmodule
module module_2 (
    input  supply0 id_0,
    output supply1 id_1
);
endmodule
module module_3 (
    input supply1 id_0,
    input wire id_1,
    output tri0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6,
    input wire id_7,
    output supply1 id_8,
    output tri0 id_9,
    input tri0 id_10,
    output tri id_11,
    input supply0 id_12,
    input wor id_13
);
  wire id_15, id_16;
  module_2(
      id_6, id_9
  );
endmodule
