# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do cmd.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:55:12 on Sep 23,2025
# vlog -reportprogress 300 -sv "+incdir+../../rtl" ../../rtl/dds/accuml.v 
# -- Compiling module accuml
# 
# Top level modules:
# 	accuml
# End time: 21:55:12 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:55:12 on Sep 23,2025
# vlog -reportprogress 300 -sv "+incdir+../../rtl" ../../rtl/dds/Sin.v 
# -- Compiling module Sin
# 
# Top level modules:
# 	Sin
# End time: 21:55:12 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:55:12 on Sep 23,2025
# vlog -reportprogress 300 -sv "+incdir+../../rtl" ../../rtl/dds/DDS.v 
# -- Compiling module DDS
# 
# Top level modules:
# 	DDS
# End time: 21:55:12 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:55:12 on Sep 23,2025
# vlog -reportprogress 300 -sv "+incdir+../../rtl" ../../rtl/dds/DAC.sv 
# -- Compiling module DAC
# 
# Top level modules:
# 	DAC
# End time: 21:55:12 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:55:12 on Sep 23,2025
# vlog -reportprogress 300 -sv "+incdir+../../rtl" ../../rtl/dds/dac_handler.sv 
# -- Compiling module dac_handler
# 
# Top level modules:
# 	dac_handler
# End time: 21:55:12 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:55:12 on Sep 23,2025
# vlog -reportprogress 300 -sv "+incdir+../../rtl" ../../rtl/pwm/pwm.v 
# -- Compiling module pwm_generator
# 
# Top level modules:
# 	pwm_generator
# End time: 21:55:12 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:55:12 on Sep 23,2025
# vlog -reportprogress 300 -sv "+incdir+../../rtl" ../../rtl/pwm/pwm_multichannel.sv 
# -- Compiling module pwm_multi_channel
# 
# Top level modules:
# 	pwm_multi_channel
# End time: 21:55:12 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:55:12 on Sep 23,2025
# vlog -reportprogress 300 -sv "+incdir+../../rtl" ../../rtl/pwm/pwm_handler.v 
# -- Compiling module pwm_handler
# 
# Top level modules:
# 	pwm_handler
# End time: 21:55:12 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:55:12 on Sep 23,2025
# vcom -reportprogress 300 -work work ../../rtl/uart/uart_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_TX
# -- Compiling architecture FULL of UART_TX
# End time: 21:55:12 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:55:12 on Sep 23,2025
# vcom -reportprogress 300 -work work ../../rtl/uart/uart_rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_RX
# -- Compiling architecture FULL of UART_RX
# End time: 21:55:12 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:55:12 on Sep 23,2025
# vlog -reportprogress 300 -sv "+incdir+../../rtl" ../../rtl/usb/fixed_point_divider/fixed_point_divider.vo 
# -- Compiling module Fixed_Point_Divider_Top
# 
# Top level modules:
# 	Fixed_Point_Divider_Top
# End time: 21:55:12 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:55:12 on Sep 23,2025
# vlog -reportprogress 300 -sv "+incdir+../../rtl" ../../rtl/uart/uart.v 
# -- Compiling module UART
# 
# Top level modules:
# 	UART
# End time: 21:55:12 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:55:12 on Sep 23,2025
# vlog -reportprogress 300 -sv "+incdir+../../rtl" ../../rtl/uart/uart_handler.v 
# -- Compiling module uart_handler
# 
# Top level modules:
# 	uart_handler
# End time: 21:55:12 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:55:12 on Sep 23,2025
# vlog -reportprogress 300 -sv "+incdir+../../rtl" ../../rtl/uart/usb_uart_config.v 
# -- Compiling module usb_uart_config
# 
# Top level modules:
# 	usb_uart_config
# End time: 21:55:12 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:55:12 on Sep 23,2025
# vlog -reportprogress 300 -sv "+incdir+../../rtl" ../../rtl/protocol_parser.v 
# -- Compiling module protocol_parser
# 
# Top level modules:
# 	protocol_parser
# End time: 21:55:12 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:55:12 on Sep 23,2025
# vlog -reportprogress 300 -sv "+incdir+../../rtl" ../../rtl/command_processor.v 
# -- Compiling module command_processor
# 
# Top level modules:
# 	command_processor
# End time: 21:55:12 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:55:12 on Sep 23,2025
# vlog -reportprogress 300 -sv "+incdir+../../rtl" ../../rtl/cdc.v 
# -- Compiling module cdc
# 
# Top level modules:
# 	cdc
# End time: 21:55:12 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 21:55:12 on Sep 23,2025
# vlog -reportprogress 300 -sv "+incdir+../../rtl" ../../tb/cdc_tb.sv 
# -- Compiling module cdc_tb
# 
# Top level modules:
# 	cdc_tb
# End time: 21:55:13 on Sep 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Starting CDC testbench simulation...
# vsim -L gw5a -Lf gw5a work.cdc_tb -voptargs=""+acc"" -vopt 
# Start time: 21:55:13 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "dac_handler(fast)".
# Loading sv_std.std
# Loading work.cdc_tb(fast)
# Loading work.cdc(fast)
# Loading work.protocol_parser(fast)
# Loading work.command_processor(fast)
# Loading work.pwm_handler(fast)
# Loading work.pwm_multi_channel(fast)
# Loading work.pwm_generator(fast)
# Loading work.uart_handler(fast)
# Loading work.UART(fast)
# Loading work.Fixed_Point_Divider_Top(fast)
# Loading gw5a.VCC(fast)
# Loading gw5a.GND(fast)
# Loading gw5a.GSR(fast)
# Loading gw5a.LUT2(fast)
# Loading gw5a.MUX4(fast)
# Loading gw5a.MUX2(fast)
# Loading gw5a.LUT3(fast)
# Loading gw5a.MUX8(fast)
# Loading gw5a.LUT4(fast)
# Loading gw5a.MUX16(fast)
# Loading gw5a.LUT4(fast__1)
# Loading gw5a.LUT4(fast__2)
# Loading gw5a.LUT3(fast__1)
# Loading gw5a.LUT3(fast__2)
# Loading gw5a.LUT4(fast__3)
# Loading gw5a.LUT4(fast__4)
# Loading gw5a.LUT2(fast__1)
# Loading gw5a.LUT3(fast__3)
# Loading gw5a.LUT4(fast__5)
# Loading gw5a.LUT3(fast__4)
# Loading gw5a.LUT4(fast__6)
# Loading gw5a.LUT2(fast__2)
# Loading gw5a.LUT4(fast__7)
# Loading gw5a.LUT2(fast__3)
# Loading gw5a.LUT4(fast__8)
# Loading gw5a.LUT2(fast__4)
# Loading gw5a.DFFSE(fast)
# Loading gw5a.DFFRE(fast)
# Loading gw5a.DFFE(fast)
# Loading gw5a.DFFS(fast)
# Loading gw5a.DFF(fast)
# Loading gw5a.ALU(fast)
# Loading gw5a.ALU(fast__1)
# Loading gw5a.INV(fast)
# Loading work.dac_handler(fast)
# Loading work.DAC(fast)
# Loading work.DDS(fast)
# Loading work.accuml(fast)
# Loading work.Sin(fast)
# Loading gw5a.GSR(fast__1)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uart_tx(full)#1
# Loading work.uart_rx(full)#1
# ** Warning: (vsim-3015) ../../rtl/uart/uart.v(143): [PCDPC] - Port size (32) does not match connection size (34) for port 'dividend'. The port definition is at: ../../rtl/usb/fixed_point_divider/fixed_point_divider.vo(8).
#    Time: 0 ps  Iteration: 0  Instance: /cdc_tb/dut/u_uart_handler/u_UART/your_instance_name File: ../../rtl/usb/fixed_point_divider/fixed_point_divider.vo
# Running CDC testbench simulation...
# --- Starting Heartbeat Test ---
# --- Starting PWM Test ---
# [3976000] Sending PWM command: CH=1, Period=60000, Duty=30000
# --- Starting UART Config Test ---
# [15512000] Sending UART Config: Baud=    115200, Data=  8, Stop=  0, Parity=  0
# === Starting DAC Signal Generator Tests ===
# --- TEST 4.1: DAC Sine Wave (1MHz) ---
# [22600000] Sending DAC command: Type=0, Freq=0x0147ae14, Phase=0x00000000
# [44440000] DAC Config: Ready=1, State=0, Type=0, Freq=0x0147ae14, Phase=0x00000000
# [44440000] Verifying DAC waveform type 0 for 2000 cycles
# [76424000] Waveform Analysis: Min=0x0000, Max=0x3f04, Range=16132, Zero-crossings=64
# ✅ Sine wave: Zero crossings detected
# --- TEST 4.2: DAC Triangle Wave (500kHz, 90° phase) ---
# [76424000] Sending DAC command: Type=1, Freq=0x00a3d70a, Phase=0x40000000
# [98280000] DAC Config: Ready=1, State=0, Type=1, Freq=0x00a3d70a, Phase=0x40000000
# [98280000] Verifying DAC waveform type 1 for 2000 cycles
# [130264000] Waveform Analysis: Min=0x0000, Max=0x3fae, Range=16302, Zero-crossings=32
# ✅ Triangle wave: Transitions detected
# --- TEST 4.3: DAC Sawtooth Wave (2MHz) ---
# [130264000] Sending DAC command: Type=2, Freq=0x028f5c29, Phase=0x00000000
# [152120000] DAC Config: Ready=1, State=0, Type=2, Freq=0x028f5c29, Phase=0x00000000
# [152120000] Verifying DAC waveform type 2 for 2000 cycles
# [184104000] Waveform Analysis: Min=0x0051, Max=0x3fae, Range=16221, Zero-crossings=128
# ✅ Sawtooth wave: Transitions detected
# --- TEST 4.4: DAC Square Wave (100kHz, 180° phase) ---
# [184104000] Sending DAC command: Type=3, Freq=0x0020c49c, Phase=0x80000000
# 0 ps
# 210 us
# Simulation completed.
# Check the waveform for:
#   - Heartbeat test around 1us
#   - PWM test around 2us
#   - UART config test around 5us
#   - DAC tests from 10us onwards
#   - UART TX/RX tests towards the end
# CDC testbench simulation script completed.
# End time: 21:57:05 on Sep 23,2025, Elapsed time: 0:01:52
# Errors: 0, Warnings: 1
