git clone --depth 1 --no-tags https://github.com/mimalshaikh/Verilog-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743696926
git clone --depth 1 --no-tags https://github.com/Juninho99/FPGAOL-Caas-Tangnano9k-Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745695640
git clone --depth 1 --no-tags https://github.com/TyWest13/CSCE313.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747693265
git clone --depth 1 --no-tags https://github.com/maatheusfp/Mips-Multi-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745141691
git clone --depth 1 --no-tags https://github.com/knedler/5-stage-pipeline-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746414169
git clone --depth 1 --no-tags https://github.com/Jeyaseelankirubaharan/caravel_user_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741115129
git clone --depth 1 --no-tags https://github.com/unofied/Shift_Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741099464
git clone --depth 1 --no-tags https://github.com/amr-elberry/Reset-synchronizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741293302
git clone --depth 1 --no-tags https://github.com/leoxxx00/ID-generator-with-BCD-and-Parity.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739848030
git clone --depth 1 --no-tags https://github.com/YiHamm/logic_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740028171
git clone --depth 1 --no-tags https://github.com/werble7/Projeto-Final-LCL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740113131
git clone --depth 1 --no-tags https://github.com/Owais-Waheed/Dodge-Plane-DLD-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740149581
git clone --depth 1 --no-tags https://github.com/NYCU-SOC-Design-Team13/SoC-Lab-FIR_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740196577
git clone --depth 1 --no-tags https://github.com/Jo0oelsayed74/Matrix_Multiplication_Acceleration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740105778
git clone --depth 1 --no-tags https://github.com/Tenatiousgoat45/EE214WSU_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740292212
git clone --depth 1 --no-tags https://github.com/jeffdi/junk2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740834034
git clone --depth 1 --no-tags https://github.com/FrankChen0930/Logic-Design-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740348465
git clone --depth 1 --no-tags https://github.com/adigelu/fic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741931243
git clone --depth 1 --no-tags https://github.com/RADHE98/Asynchronous_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742728932
git clone --depth 1 --no-tags https://github.com/mayankp8938/Design-of-Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742740419
git clone --depth 1 --no-tags https://github.com/Mohamed-Adel-ELshiemy/RISC-V-Project-without-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742846174
git clone --depth 1 --no-tags https://github.com/shaarawy29/sequence_detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742634676
git clone --depth 1 --no-tags https://github.com/rishabh4749/32_Bit_Galois_LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742711306
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/qwe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742929322
git clone --depth 1 --no-tags https://github.com/JIAJIA4/SOC-FINAL-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742405656
git clone --depth 1 --no-tags https://github.com/bassantatef/Asynchronous-FIFO-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742404342
git clone --depth 1 --no-tags https://github.com/Sha2nkrai/12_hour_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742051673
git clone --depth 1 --no-tags https://github.com/KaihaoYuHW/Verilog_a-simple-DDS-Signal-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742167871
git clone --depth 1 --no-tags https://github.com/yihsintsai1003/lab-sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744050642
git clone --depth 1 --no-tags https://github.com/kapi36/Verification-of-16-bit-multiplier-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744529508
git clone --depth 1 --no-tags https://github.com/Venkat-777/mips32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745350566
git clone --depth 1 --no-tags https://github.com/lbui8311/Minigame-Basketball-Verilog-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745817034
git clone --depth 1 --no-tags https://github.com/omarzalahh/System-UART_TX_RX_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746207644
git clone --depth 1 --no-tags https://github.com/coo122567/2023_Fall_NTHU_SOC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745986367
git clone --depth 1 --no-tags https://github.com/omarzalahh/LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746219421
git clone --depth 1 --no-tags https://github.com/TsaiMingZhe/IoT-Data-Filtering.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746174264
git clone --depth 1 --no-tags https://github.com/omarzalahh/Alu-by-verliog-and-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746217431
git clone --depth 1 --no-tags https://github.com/vinhquangdn/Project-2--CPU-4-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746488583
git clone --depth 1 --no-tags https://github.com/ESN2024/DESFRICHES-DORIA_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743879040
git clone --depth 1 --no-tags https://github.com/Mohamed-Ayman27/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746702745
git clone --depth 1 --no-tags https://github.com/dpks2003/uart_ip.v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745971040
git clone --depth 1 --no-tags https://github.com/danielcaspi/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740897761
git clone --depth 1 --no-tags https://github.com/hishamelreedy/cuaic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739786286
git clone --depth 1 --no-tags https://github.com/AndersonHsieh0330/WF8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740186512
git clone --depth 1 --no-tags https://github.com/nheyr08/Integrated-Circuit-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742775458
git clone --depth 1 --no-tags https://github.com/pitman75/vsd-hdp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745933730
git clone --depth 1 --no-tags https://github.com/afaber999/verilog_nandland.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740111263
git clone --depth 1 --no-tags https://github.com/Azure461003/first.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739611752
git clone --depth 1 --no-tags https://github.com/AnshumatDinesh/8bit-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740559952
git clone --depth 1 --no-tags https://github.com/thomasyu9393/PikachuVolleyball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740826135
git clone --depth 1 --no-tags https://github.com/bmahoney1/FPGA-Tennis-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741113195
git clone --depth 1 --no-tags https://github.com/Norbi76/proiect-fic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739846041
git clone --depth 1 --no-tags https://github.com/2371513443/tem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741949018
git clone --depth 1 --no-tags https://github.com/odevdeneme7896354125/icden.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741977316
git clone --depth 1 --no-tags https://github.com/shalan/AUCOHL_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740919952
git clone --depth 1 --no-tags https://github.com/Sha2nkrai/sequence_detect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742052653
git clone --depth 1 --no-tags https://github.com/areast21/area_optmized_pipelined_AES-128_ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742511278
git clone --depth 1 --no-tags https://github.com/jimmy20000314/labD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742454762
git clone --depth 1 --no-tags https://github.com/rishabh4749/5bit_LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742696358
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/321.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742931019
git clone --depth 1 --no-tags https://github.com/Dan10012/caravel_hello_world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743128706
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743257995
git clone --depth 1 --no-tags https://github.com/Hippo88902/Digital-IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743657063
git clone --depth 1 --no-tags https://github.com/Aquiles2001/TP2_Arquitectura_de_computadoras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740282632
git clone --depth 1 --no-tags https://github.com/meteturedi/caravel_chip_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743728062
git clone --depth 1 --no-tags https://github.com/RasheedKibria/OR1200.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743816479
git clone --depth 1 --no-tags https://github.com/sssh311318/SoC_finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743854694
git clone --depth 1 --no-tags https://github.com/mczerski/de0-nano-image-changer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743607453
git clone --depth 1 --no-tags https://github.com/jiawei0930/Dodge-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744025689
git clone --depth 1 --no-tags https://github.com/SuperiorLQF/Chisel_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741316736
git clone --depth 1 --no-tags https://github.com/bao89/DIC2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744125560
git clone --depth 1 --no-tags https://github.com/rinkwork/Verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744154722
git clone --depth 1 --no-tags https://github.com/geethasreekoncha/piplinedmultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745437750
git clone --depth 1 --no-tags https://github.com/erdmbarn/islemci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745447460
git clone --depth 1 --no-tags https://github.com/BilalM04/combination-lock-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746146426
git clone --depth 1 --no-tags https://github.com/Akhil1425/Design-and-Verification-of-AMBA-AHBLite-protocol-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744665109
git clone --depth 1 --no-tags https://github.com/simonlouis15/Memory-Invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745328670
git clone --depth 1 --no-tags https://github.com/SONAMSHANDILYA/Day-41.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743637269
git clone --depth 1 --no-tags https://github.com/ESN2024/Jacquet_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743880841
git clone --depth 1 --no-tags https://github.com/ESN2024/FAUGERE_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742441185
git clone --depth 1 --no-tags https://github.com/floAfentaki/Approximation-Techniques-Targeting-Printed-MLPs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740572312
git clone --depth 1 --no-tags https://github.com/orszoooo/AsyncDataTransmission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741558107
git clone --depth 1 --no-tags https://github.com/narajoEmmanuel/Millisecond-Counter-Circuit-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745783340
git clone --depth 1 --no-tags https://github.com/ESN2024/marimoutou_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743565882
git clone --depth 1 --no-tags https://github.com/drdavis65/cache_controller_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746848116
git clone --depth 1 --no-tags https://github.com/sebphem/TrustTheProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741104500
git clone --depth 1 --no-tags https://github.com/ahmetyavuzm/BBM233_KAAN_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742382318
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e18-4yp-Neuromorphic-NoC-Architecture-for-SNNs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739998770
git clone --depth 1 --no-tags https://github.com/UCR-CS161L/Lab02-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747941648
git clone --depth 1 --no-tags https://github.com/aka2003deb/projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743050213
git clone --depth 1 --no-tags https://github.com/vasanthpandian2004/Approximate-vedic-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749300691
git clone --depth 1 --no-tags https://github.com/yian521/OpenC910_Modified.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752159464
git clone --depth 1 --no-tags https://github.com/obsidian-dot-dev/openFPGA-DonkeyKong3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755785431
git clone --depth 1 --no-tags https://github.com/obsidian-dot-dev/openFPGA-Druaga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755785507
git clone --depth 1 --no-tags https://github.com/hkust-zhiyao/SpecLLM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749662152
