<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-pxa › include › mach › regs-lcd.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-lcd.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_ARCH_REGS_LCD_H</span>
<span class="cp">#define __ASM_ARCH_REGS_LCD_H</span>

<span class="cp">#include &lt;mach/bitfield.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * LCD Controller Registers and Bits Definitions</span>
<span class="cm"> */</span>
<span class="cp">#define LCCR0		(0x000)	</span><span class="cm">/* LCD Controller Control Register 0 */</span><span class="cp"></span>
<span class="cp">#define LCCR1		(0x004)	</span><span class="cm">/* LCD Controller Control Register 1 */</span><span class="cp"></span>
<span class="cp">#define LCCR2		(0x008)	</span><span class="cm">/* LCD Controller Control Register 2 */</span><span class="cp"></span>
<span class="cp">#define LCCR3		(0x00C)	</span><span class="cm">/* LCD Controller Control Register 3 */</span><span class="cp"></span>
<span class="cp">#define LCCR4		(0x010)	</span><span class="cm">/* LCD Controller Control Register 4 */</span><span class="cp"></span>
<span class="cp">#define LCCR5		(0x014)	</span><span class="cm">/* LCD Controller Control Register 5 */</span><span class="cp"></span>
<span class="cp">#define LCSR		(0x038)	</span><span class="cm">/* LCD Controller Status Register 0 */</span><span class="cp"></span>
<span class="cp">#define LCSR1		(0x034)	</span><span class="cm">/* LCD Controller Status Register 1 */</span><span class="cp"></span>
<span class="cp">#define LIIDR		(0x03C)	</span><span class="cm">/* LCD Controller Interrupt ID Register */</span><span class="cp"></span>
<span class="cp">#define TMEDRGBR	(0x040)	</span><span class="cm">/* TMED RGB Seed Register */</span><span class="cp"></span>
<span class="cp">#define TMEDCR		(0x044)	</span><span class="cm">/* TMED Control Register */</span><span class="cp"></span>

<span class="cp">#define FBR0		(0x020)	</span><span class="cm">/* DMA Channel 0 Frame Branch Register */</span><span class="cp"></span>
<span class="cp">#define FBR1		(0x024)	</span><span class="cm">/* DMA Channel 1 Frame Branch Register */</span><span class="cp"></span>
<span class="cp">#define FBR2		(0x028) </span><span class="cm">/* DMA Channel 2 Frame Branch Register */</span><span class="cp"></span>
<span class="cp">#define FBR3		(0x02C) </span><span class="cm">/* DMA Channel 2 Frame Branch Register */</span><span class="cp"></span>
<span class="cp">#define FBR4		(0x030) </span><span class="cm">/* DMA Channel 2 Frame Branch Register */</span><span class="cp"></span>
<span class="cp">#define FBR5		(0x110) </span><span class="cm">/* DMA Channel 2 Frame Branch Register */</span><span class="cp"></span>
<span class="cp">#define FBR6		(0x114) </span><span class="cm">/* DMA Channel 2 Frame Branch Register */</span><span class="cp"></span>

<span class="cp">#define OVL1C1		(0x050)	</span><span class="cm">/* Overlay 1 Control Register 1 */</span><span class="cp"></span>
<span class="cp">#define OVL1C2		(0x060)	</span><span class="cm">/* Overlay 1 Control Register 2 */</span><span class="cp"></span>
<span class="cp">#define OVL2C1		(0x070)	</span><span class="cm">/* Overlay 2 Control Register 1 */</span><span class="cp"></span>
<span class="cp">#define OVL2C2		(0x080)	</span><span class="cm">/* Overlay 2 Control Register 2 */</span><span class="cp"></span>

<span class="cp">#define CMDCR		(0x100)	</span><span class="cm">/* Command Control Register */</span><span class="cp"></span>
<span class="cp">#define PRSR		(0x104)	</span><span class="cm">/* Panel Read Status Register */</span><span class="cp"></span>

<span class="cp">#define LCCR3_BPP(x)	((((x) &amp; 0x7) &lt;&lt; 24) | (((x) &amp; 0x8) ? (1 &lt;&lt; 29) : 0))</span>

<span class="cp">#define LCCR3_PDFOR_0	(0 &lt;&lt; 30)</span>
<span class="cp">#define LCCR3_PDFOR_1	(1 &lt;&lt; 30)</span>
<span class="cp">#define LCCR3_PDFOR_2	(2 &lt;&lt; 30)</span>
<span class="cp">#define LCCR3_PDFOR_3	(3 &lt;&lt; 30)</span>

<span class="cp">#define LCCR4_PAL_FOR_0	(0 &lt;&lt; 15)</span>
<span class="cp">#define LCCR4_PAL_FOR_1	(1 &lt;&lt; 15)</span>
<span class="cp">#define LCCR4_PAL_FOR_2	(2 &lt;&lt; 15)</span>
<span class="cp">#define LCCR4_PAL_FOR_3	(3 &lt;&lt; 15)</span>
<span class="cp">#define LCCR4_PAL_FOR_MASK	(3 &lt;&lt; 15)</span>

<span class="cp">#define FDADR0		(0x200)	</span><span class="cm">/* DMA Channel 0 Frame Descriptor Address Register */</span><span class="cp"></span>
<span class="cp">#define FDADR1		(0x210)	</span><span class="cm">/* DMA Channel 1 Frame Descriptor Address Register */</span><span class="cp"></span>
<span class="cp">#define FDADR2		(0x220)	</span><span class="cm">/* DMA Channel 2 Frame Descriptor Address Register */</span><span class="cp"></span>
<span class="cp">#define FDADR3		(0x230)	</span><span class="cm">/* DMA Channel 3 Frame Descriptor Address Register */</span><span class="cp"></span>
<span class="cp">#define FDADR4		(0x240)	</span><span class="cm">/* DMA Channel 4 Frame Descriptor Address Register */</span><span class="cp"></span>
<span class="cp">#define FDADR5		(0x250)	</span><span class="cm">/* DMA Channel 5 Frame Descriptor Address Register */</span><span class="cp"></span>
<span class="cp">#define FDADR6		(0x260) </span><span class="cm">/* DMA Channel 6 Frame Descriptor Address Register */</span><span class="cp"></span>

<span class="cp">#define LCCR0_ENB	(1 &lt;&lt; 0)	</span><span class="cm">/* LCD Controller enable */</span><span class="cp"></span>
<span class="cp">#define LCCR0_CMS	(1 &lt;&lt; 1)	</span><span class="cm">/* Color/Monochrome Display Select */</span><span class="cp"></span>
<span class="cp">#define LCCR0_Color	(LCCR0_CMS*0)	</span><span class="cm">/*  Color display */</span><span class="cp"></span>
<span class="cp">#define LCCR0_Mono	(LCCR0_CMS*1)	</span><span class="cm">/*  Monochrome display */</span><span class="cp"></span>
<span class="cp">#define LCCR0_SDS	(1 &lt;&lt; 2)	</span><span class="cm">/* Single/Dual Panel Display Select */</span><span class="cp"></span>
<span class="cp">#define LCCR0_Sngl	(LCCR0_SDS*0)	</span><span class="cm">/*  Single panel display */</span><span class="cp"></span>
<span class="cp">#define LCCR0_Dual	(LCCR0_SDS*1)	</span><span class="cm">/*  Dual panel display */</span><span class="cp"></span>

<span class="cp">#define LCCR0_LDM	(1 &lt;&lt; 3)	</span><span class="cm">/* LCD Disable Done Mask */</span><span class="cp"></span>
<span class="cp">#define LCCR0_SFM	(1 &lt;&lt; 4)	</span><span class="cm">/* Start of frame mask */</span><span class="cp"></span>
<span class="cp">#define LCCR0_IUM	(1 &lt;&lt; 5)	</span><span class="cm">/* Input FIFO underrun mask */</span><span class="cp"></span>
<span class="cp">#define LCCR0_EFM	(1 &lt;&lt; 6)	</span><span class="cm">/* End of Frame mask */</span><span class="cp"></span>
<span class="cp">#define LCCR0_PAS	(1 &lt;&lt; 7)	</span><span class="cm">/* Passive/Active display Select */</span><span class="cp"></span>
<span class="cp">#define LCCR0_Pas	(LCCR0_PAS*0)	</span><span class="cm">/*  Passive display (STN) */</span><span class="cp"></span>
<span class="cp">#define LCCR0_Act	(LCCR0_PAS*1)	</span><span class="cm">/*  Active display (TFT) */</span><span class="cp"></span>
<span class="cp">#define LCCR0_DPD	(1 &lt;&lt; 9)	</span><span class="cm">/* Double Pixel Data (monochrome) */</span><span class="cp"></span>
<span class="cp">#define LCCR0_4PixMono	(LCCR0_DPD*0)	</span><span class="cm">/*  4-Pixel/clock Monochrome display */</span><span class="cp"></span>
<span class="cp">#define LCCR0_8PixMono	(LCCR0_DPD*1)	</span><span class="cm">/*  8-Pixel/clock Monochrome display */</span><span class="cp"></span>
<span class="cp">#define LCCR0_DIS	(1 &lt;&lt; 10)	</span><span class="cm">/* LCD Disable */</span><span class="cp"></span>
<span class="cp">#define LCCR0_QDM	(1 &lt;&lt; 11)	</span><span class="cm">/* LCD Quick Disable mask */</span><span class="cp"></span>
<span class="cp">#define LCCR0_PDD	(0xff &lt;&lt; 12)	</span><span class="cm">/* Palette DMA request delay */</span><span class="cp"></span>
<span class="cp">#define LCCR0_PDD_S	12</span>
<span class="cp">#define LCCR0_BM	(1 &lt;&lt; 20)	</span><span class="cm">/* Branch mask */</span><span class="cp"></span>
<span class="cp">#define LCCR0_OUM	(1 &lt;&lt; 21)	</span><span class="cm">/* Output FIFO underrun mask */</span><span class="cp"></span>
<span class="cp">#define LCCR0_LCDT	(1 &lt;&lt; 22)	</span><span class="cm">/* LCD panel type */</span><span class="cp"></span>
<span class="cp">#define LCCR0_RDSTM	(1 &lt;&lt; 23)	</span><span class="cm">/* Read status interrupt mask */</span><span class="cp"></span>
<span class="cp">#define LCCR0_CMDIM	(1 &lt;&lt; 24)	</span><span class="cm">/* Command interrupt mask */</span><span class="cp"></span>
<span class="cp">#define LCCR0_OUC	(1 &lt;&lt; 25)	</span><span class="cm">/* Overlay Underlay control bit */</span><span class="cp"></span>
<span class="cp">#define LCCR0_LDDALT	(1 &lt;&lt; 26)	</span><span class="cm">/* LDD alternate mapping control */</span><span class="cp"></span>

<span class="cp">#define LCCR1_PPL	Fld (10, 0)	</span><span class="cm">/* Pixels Per Line - 1 */</span><span class="cp"></span>
<span class="cp">#define LCCR1_DisWdth(Pixel)	(((Pixel) - 1) &lt;&lt; FShft (LCCR1_PPL))</span>

<span class="cp">#define LCCR1_HSW	Fld (6, 10)	</span><span class="cm">/* Horizontal Synchronization */</span><span class="cp"></span>
<span class="cp">#define LCCR1_HorSnchWdth(Tpix)	(((Tpix) - 1) &lt;&lt; FShft (LCCR1_HSW))</span>

<span class="cp">#define LCCR1_ELW	Fld (8, 16)	</span><span class="cm">/* End-of-Line pixel clock Wait - 1 */</span><span class="cp"></span>
<span class="cp">#define LCCR1_EndLnDel(Tpix)	(((Tpix) - 1) &lt;&lt; FShft (LCCR1_ELW))</span>

<span class="cp">#define LCCR1_BLW	Fld (8, 24)	</span><span class="cm">/* Beginning-of-Line pixel clock */</span><span class="cp"></span>
<span class="cp">#define LCCR1_BegLnDel(Tpix)	(((Tpix) - 1) &lt;&lt; FShft (LCCR1_BLW))</span>

<span class="cp">#define LCCR2_LPP	Fld (10, 0)	</span><span class="cm">/* Line Per Panel - 1 */</span><span class="cp"></span>
<span class="cp">#define LCCR2_DisHght(Line)	(((Line) - 1) &lt;&lt; FShft (LCCR2_LPP))</span>

<span class="cp">#define LCCR2_VSW	Fld (6, 10)	</span><span class="cm">/* Vertical Synchronization pulse - 1 */</span><span class="cp"></span>
<span class="cp">#define LCCR2_VrtSnchWdth(Tln)	(((Tln) - 1) &lt;&lt; FShft (LCCR2_VSW))</span>

<span class="cp">#define LCCR2_EFW	Fld (8, 16)	</span><span class="cm">/* End-of-Frame line clock Wait */</span><span class="cp"></span>
<span class="cp">#define LCCR2_EndFrmDel(Tln)	((Tln) &lt;&lt; FShft (LCCR2_EFW))</span>

<span class="cp">#define LCCR2_BFW	Fld (8, 24)	</span><span class="cm">/* Beginning-of-Frame line clock */</span><span class="cp"></span>
<span class="cp">#define LCCR2_BegFrmDel(Tln)	((Tln) &lt;&lt; FShft (LCCR2_BFW))</span>

<span class="cp">#define LCCR3_API	(0xf &lt;&lt; 16)	</span><span class="cm">/* AC Bias pin trasitions per interrupt */</span><span class="cp"></span>
<span class="cp">#define LCCR3_API_S	16</span>
<span class="cp">#define LCCR3_VSP	(1 &lt;&lt; 20)	</span><span class="cm">/* vertical sync polarity */</span><span class="cp"></span>
<span class="cp">#define LCCR3_HSP	(1 &lt;&lt; 21)	</span><span class="cm">/* horizontal sync polarity */</span><span class="cp"></span>
<span class="cp">#define LCCR3_PCP	(1 &lt;&lt; 22)	</span><span class="cm">/* Pixel Clock Polarity (L_PCLK) */</span><span class="cp"></span>
<span class="cp">#define LCCR3_PixRsEdg	(LCCR3_PCP*0)	</span><span class="cm">/*  Pixel clock Rising-Edge */</span><span class="cp"></span>
<span class="cp">#define LCCR3_PixFlEdg	(LCCR3_PCP*1)	</span><span class="cm">/*  Pixel clock Falling-Edge */</span><span class="cp"></span>

<span class="cp">#define LCCR3_OEP	(1 &lt;&lt; 23)	</span><span class="cm">/* Output Enable Polarity */</span><span class="cp"></span>
<span class="cp">#define LCCR3_OutEnH	(LCCR3_OEP*0)	</span><span class="cm">/*  Output Enable active High */</span><span class="cp"></span>
<span class="cp">#define LCCR3_OutEnL	(LCCR3_OEP*1)	</span><span class="cm">/*  Output Enable active Low */</span><span class="cp"></span>

<span class="cp">#define LCCR3_DPC	(1 &lt;&lt; 27)	</span><span class="cm">/* double pixel clock mode */</span><span class="cp"></span>
<span class="cp">#define LCCR3_PCD	Fld (8, 0)	</span><span class="cm">/* Pixel Clock Divisor */</span><span class="cp"></span>
<span class="cp">#define LCCR3_PixClkDiv(Div)	(((Div) &lt;&lt; FShft (LCCR3_PCD)))</span>

<span class="cp">#define LCCR3_ACB	Fld (8, 8)	</span><span class="cm">/* AC Bias */</span><span class="cp"></span>
<span class="cp">#define LCCR3_Acb(Acb)	(((Acb) &lt;&lt; FShft (LCCR3_ACB)))</span>

<span class="cp">#define LCCR3_HorSnchH	(LCCR3_HSP*0)	</span><span class="cm">/*  HSP Active High */</span><span class="cp"></span>
<span class="cp">#define LCCR3_HorSnchL	(LCCR3_HSP*1)	</span><span class="cm">/*  HSP Active Low */</span><span class="cp"></span>

<span class="cp">#define LCCR3_VrtSnchH	(LCCR3_VSP*0)	</span><span class="cm">/*  VSP Active High */</span><span class="cp"></span>
<span class="cp">#define LCCR3_VrtSnchL	(LCCR3_VSP*1)	</span><span class="cm">/*  VSP Active Low */</span><span class="cp"></span>

<span class="cp">#define LCCR5_IUM(x)	(1 &lt;&lt; ((x) + 23)) </span><span class="cm">/* input underrun mask */</span><span class="cp"></span>
<span class="cp">#define LCCR5_BSM(x)	(1 &lt;&lt; ((x) + 15)) </span><span class="cm">/* branch mask */</span><span class="cp"></span>
<span class="cp">#define LCCR5_EOFM(x)	(1 &lt;&lt; ((x) + 7))  </span><span class="cm">/* end of frame mask */</span><span class="cp"></span>
<span class="cp">#define LCCR5_SOFM(x)	(1 &lt;&lt; ((x) + 0))  </span><span class="cm">/* start of frame mask */</span><span class="cp"></span>

<span class="cp">#define LCSR_LDD	(1 &lt;&lt; 0)	</span><span class="cm">/* LCD Disable Done */</span><span class="cp"></span>
<span class="cp">#define LCSR_SOF	(1 &lt;&lt; 1)	</span><span class="cm">/* Start of frame */</span><span class="cp"></span>
<span class="cp">#define LCSR_BER	(1 &lt;&lt; 2)	</span><span class="cm">/* Bus error */</span><span class="cp"></span>
<span class="cp">#define LCSR_ABC	(1 &lt;&lt; 3)	</span><span class="cm">/* AC Bias count */</span><span class="cp"></span>
<span class="cp">#define LCSR_IUL	(1 &lt;&lt; 4)	</span><span class="cm">/* input FIFO underrun Lower panel */</span><span class="cp"></span>
<span class="cp">#define LCSR_IUU	(1 &lt;&lt; 5)	</span><span class="cm">/* input FIFO underrun Upper panel */</span><span class="cp"></span>
<span class="cp">#define LCSR_OU		(1 &lt;&lt; 6)	</span><span class="cm">/* output FIFO underrun */</span><span class="cp"></span>
<span class="cp">#define LCSR_QD		(1 &lt;&lt; 7)	</span><span class="cm">/* quick disable */</span><span class="cp"></span>
<span class="cp">#define LCSR_EOF	(1 &lt;&lt; 8)	</span><span class="cm">/* end of frame */</span><span class="cp"></span>
<span class="cp">#define LCSR_BS		(1 &lt;&lt; 9)	</span><span class="cm">/* branch status */</span><span class="cp"></span>
<span class="cp">#define LCSR_SINT	(1 &lt;&lt; 10)	</span><span class="cm">/* subsequent interrupt */</span><span class="cp"></span>
<span class="cp">#define LCSR_RD_ST	(1 &lt;&lt; 11)	</span><span class="cm">/* read status */</span><span class="cp"></span>
<span class="cp">#define LCSR_CMD_INT	(1 &lt;&lt; 12)	</span><span class="cm">/* command interrupt */</span><span class="cp"></span>

<span class="cp">#define LCSR1_IU(x)	(1 &lt;&lt; ((x) + 23)) </span><span class="cm">/* Input FIFO underrun */</span><span class="cp"></span>
<span class="cp">#define LCSR1_BS(x)	(1 &lt;&lt; ((x) + 15)) </span><span class="cm">/* Branch Status */</span><span class="cp"></span>
<span class="cp">#define LCSR1_EOF(x)	(1 &lt;&lt; ((x) + 7))  </span><span class="cm">/* End of Frame Status */</span><span class="cp"></span>
<span class="cp">#define LCSR1_SOF(x)	(1 &lt;&lt; ((x) - 1))  </span><span class="cm">/* Start of Frame Status */</span><span class="cp"></span>

<span class="cp">#define LDCMD_PAL	(1 &lt;&lt; 26)	</span><span class="cm">/* instructs DMA to load palette buffer */</span><span class="cp"></span>

<span class="cm">/* overlay control registers */</span>
<span class="cp">#define OVLxC1_PPL(x)	((((x) - 1) &amp; 0x3ff) &lt;&lt; 0)	</span><span class="cm">/* Pixels Per Line */</span><span class="cp"></span>
<span class="cp">#define OVLxC1_LPO(x)	((((x) - 1) &amp; 0x3ff) &lt;&lt; 10)	</span><span class="cm">/* Number of Lines */</span><span class="cp"></span>
<span class="cp">#define OVLxC1_BPP(x)	(((x) &amp; 0xf) &lt;&lt; 20)	</span><span class="cm">/* Bits Per Pixel */</span><span class="cp"></span>
<span class="cp">#define OVLxC1_OEN	(1 &lt;&lt; 31)		</span><span class="cm">/* Enable bit for Overlay */</span><span class="cp"></span>
<span class="cp">#define OVLxC2_XPOS(x)	(((x) &amp; 0x3ff) &lt;&lt; 0)	</span><span class="cm">/* Horizontal Position */</span><span class="cp"></span>
<span class="cp">#define OVLxC2_YPOS(x)	(((x) &amp; 0x3ff) &lt;&lt; 10)	</span><span class="cm">/* Vertical Position */</span><span class="cp"></span>
<span class="cp">#define OVL2C2_PFOR(x)	(((x) &amp; 0x7) &lt;&lt; 20)	</span><span class="cm">/* Pixel Format */</span><span class="cp"></span>

<span class="cm">/* smartpanel related */</span>
<span class="cp">#define PRSR_DATA(x)	((x) &amp; 0xff)	</span><span class="cm">/* Panel Data */</span><span class="cp"></span>
<span class="cp">#define PRSR_A0		(1 &lt;&lt; 8)	</span><span class="cm">/* Read Data Source */</span><span class="cp"></span>
<span class="cp">#define PRSR_ST_OK	(1 &lt;&lt; 9)	</span><span class="cm">/* Status OK */</span><span class="cp"></span>
<span class="cp">#define PRSR_CON_NT	(1 &lt;&lt; 10)	</span><span class="cm">/* Continue to Next Command */</span><span class="cp"></span>

<span class="cp">#define SMART_CMD_A0			 (0x1 &lt;&lt; 8)</span>
<span class="cp">#define SMART_CMD_READ_STATUS_REG	 (0x0 &lt;&lt; 9)</span>
<span class="cp">#define SMART_CMD_READ_FRAME_BUFFER	((0x0 &lt;&lt; 9) | SMART_CMD_A0)</span>
<span class="cp">#define SMART_CMD_WRITE_COMMAND		 (0x1 &lt;&lt; 9)</span>
<span class="cp">#define SMART_CMD_WRITE_DATA		((0x1 &lt;&lt; 9) | SMART_CMD_A0)</span>
<span class="cp">#define SMART_CMD_WRITE_FRAME		((0x2 &lt;&lt; 9) | SMART_CMD_A0)</span>
<span class="cp">#define SMART_CMD_WAIT_FOR_VSYNC	 (0x3 &lt;&lt; 9)</span>
<span class="cp">#define SMART_CMD_NOOP			 (0x4 &lt;&lt; 9)</span>
<span class="cp">#define SMART_CMD_INTERRUPT		 (0x5 &lt;&lt; 9)</span>

<span class="cp">#define SMART_CMD(x)	(SMART_CMD_WRITE_COMMAND | ((x) &amp; 0xff))</span>
<span class="cp">#define SMART_DAT(x)	(SMART_CMD_WRITE_DATA | ((x) &amp; 0xff))</span>

<span class="cm">/* SMART_DELAY() is introduced for software controlled delay primitive which</span>
<span class="cm"> * can be inserted between command sequences, unused command 0x6 is used here</span>
<span class="cm"> * and delay ranges from 0ms ~ 255ms</span>
<span class="cm"> */</span>
<span class="cp">#define SMART_CMD_DELAY		(0x6 &lt;&lt; 9)</span>
<span class="cp">#define SMART_DELAY(ms)		(SMART_CMD_DELAY | ((ms) &amp; 0xff))</span>
<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_REGS_LCD_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
