// Seed: 249371736
module module_0 (
    input id_0,
    output logic id_1
);
  logic id_2;
endmodule
module module_1 (
    output id_0,
    output id_1,
    output logic id_2,
    input id_3,
    output logic id_4
);
  assign id_1 = 1;
  assign id_1 = id_3;
  function id_5;
    integer id_6;
    id_2 = id_5;
  endfunction
  always @(posedge id_3) begin
    id_0 = id_5;
  end
endmodule
