wb_dma_ch_pri_enc/wire_pri27_out 0.822862 -0.783509 -0.482313 0.459638 0.600485 2.104271 -1.235518 -1.741452 0.818537 0.551688 0.073495 2.363728 -0.684409 -1.688450 -0.089331 -0.591433 -0.695924 1.592961 -2.219490 -1.153623
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 0.780798 0.001645 -2.707846 2.243560 -1.454112 0.838875 0.208921 -2.923347 0.223229 -0.186115 0.513031 -1.267405 1.953241 -4.158096 -1.314248 -0.113476 -3.399559 0.319356 0.373330 -0.222515
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.347709 -0.138558 -0.367155 0.142151 1.413515 -0.967533 -1.031342 -1.002305 0.527326 1.437587 0.142360 0.740390 -0.886866 0.270559 0.489824 -1.490879 0.957113 -0.589609 -3.182753 -0.451412
wb_dma_ch_sel/always_5/stmt_1/expr_1 0.997913 1.153660 -3.616697 0.769037 3.311611 -2.671060 0.851314 0.603041 0.451053 1.633723 1.489976 0.389476 0.185377 -5.004047 0.001871 -2.255692 -1.809194 -0.902143 -0.375745 -2.534245
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 0.887796 2.153028 -0.448112 0.473240 -1.366520 -1.554036 -0.501034 0.457808 -2.349105 -0.781416 -0.251913 3.761988 1.014820 1.339753 -1.044044 0.146202 2.198271 -1.233222 -3.981334 -1.961889
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.463435 -2.124750 0.393501 2.501717 -1.154898 2.336323 -1.253405 -1.257032 -2.313012 -1.622225 -0.260834 1.175673 -2.930387 0.031383 -1.860114 -0.857732 0.378242 0.221239 -3.690896 -0.486400
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540942 -0.836031 0.764463 0.974714 -2.640979 2.999295 -0.006442 -0.823281 -1.390130 -2.046824 -1.249263 1.346624 -0.877587 -1.295876 -0.662218 -0.254859 -1.264135 1.670687 0.159604 0.372466
wb_dma_ch_rf/assign_1_ch_adr0 -0.568939 2.040473 2.827068 -2.126657 -3.034237 0.420653 1.012580 3.722938 -3.632367 2.086550 -3.712959 2.461516 -0.215482 1.116313 0.635090 -3.211656 0.188198 -1.714988 0.923943 0.995588
wb_dma_ch_rf/reg_ch_busy 0.896478 2.077032 -0.439968 0.518206 -1.322050 -1.675136 -0.461240 0.499901 -2.374599 -0.698944 -0.299031 3.597096 0.990307 1.386184 -1.093672 0.132753 2.213444 -1.400700 -3.961375 -1.914169
wb_dma_wb_slv/always_5 -0.642059 5.741797 0.330515 -2.027695 0.156410 -0.717836 0.647275 -0.478989 3.843783 -1.186358 1.832024 -1.629891 0.176255 -1.346342 2.682671 -0.617971 4.330174 1.184382 3.466751 1.135365
wb_dma_wb_slv/always_4 -4.866883 7.667549 0.717612 0.144535 -3.307392 -0.215632 -1.426081 -2.036055 -3.516004 1.632727 1.479770 -1.678911 0.660831 -2.292984 3.181078 -2.633424 0.261777 -4.686635 1.030013 5.163632
wb_dma_wb_slv/always_3 0.743486 2.770646 -0.463076 0.646117 -4.528804 0.260036 -1.364481 1.702472 -4.215224 0.578760 -4.635310 -3.235546 2.390678 1.188563 -0.796948 -1.319769 1.026126 -3.358583 -2.476601 0.029533
wb_dma_wb_slv/always_1 -3.471095 7.704757 0.018543 -0.578731 -1.515080 -2.826639 -1.092319 -1.012337 -3.926970 2.907027 -0.255479 -0.428575 0.336273 0.508649 2.454495 -3.995344 0.074936 -5.496583 -3.463980 -0.361637
wb_dma_ch_sel/always_44/case_1/cond 0.170617 3.985798 3.524056 -0.612249 -6.030079 1.931241 1.856588 3.066288 -4.572122 -2.580646 -1.632740 1.968482 -1.543805 -0.413996 -0.086084 -3.559929 -0.252360 -0.110313 2.186340 0.360957
wb_dma_rf/wire_ch0_csr -0.718218 3.875175 0.310298 -1.820783 0.170446 -3.852791 0.836256 0.302402 -3.097783 2.450447 -1.469434 1.877660 2.223806 2.003083 3.372714 -0.403265 -0.773392 -4.614043 -2.954539 -0.746791
wb_dma_de/wire_done 3.215100 0.188199 0.387435 0.715172 2.335308 1.564921 -1.039613 -2.416180 1.170137 0.405280 -0.828171 -1.097754 1.473952 -2.814927 0.707084 1.873636 -1.918398 -1.463046 -2.131523 -0.839730
wb_dma_ch_pri_enc/wire_pri11_out 0.717621 -0.734419 -0.458492 0.434400 0.583074 2.057566 -1.258671 -1.779333 0.834189 0.610787 0.106419 2.342989 -0.719943 -1.597953 -0.070337 -0.764263 -0.658136 1.481063 -2.280352 -1.127605
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 2.316743 -2.470046 0.780934 2.259788 3.627303 0.545040 -0.688629 -1.409002 0.055173 -1.632766 0.015363 -3.539253 0.199591 -0.196120 -1.592323 4.111122 -0.310693 -2.516101 -3.094410 -1.494865
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 -0.336566 -3.258181 0.253156 1.950645 0.537766 2.122708 0.106725 0.299602 -0.839507 -2.970398 0.745987 -0.876089 -1.088792 0.589399 -2.901470 3.149861 -0.073420 0.922172 -0.068431 -1.378363
wb_dma_de/always_13/stmt_1 2.586094 1.109262 -3.091700 -0.390866 1.631804 0.050578 0.379448 1.399454 0.242136 1.049896 -0.827581 1.839436 1.729313 -4.081331 0.160032 -0.057537 -3.029248 0.593475 0.367787 -3.622324
wb_dma_de/always_4/if_1 2.953216 1.094757 1.313382 -0.391741 3.179501 2.923401 -1.093097 -0.308144 0.795417 -0.609405 -1.256202 0.922818 -0.149871 -2.563663 1.233140 1.869910 -0.019290 -0.422988 -1.897637 -2.374915
wb_dma_ch_arb/input_req 3.933755 1.035659 2.428212 1.390876 -1.853120 -0.946431 -0.584363 -0.348845 -2.467149 -2.579465 0.637765 0.663217 0.326808 2.404561 -0.815648 1.844011 0.124420 -2.789186 -3.597086 -0.233667
wb_dma_ch_pri_enc/wire_pri20_out 0.823902 -0.818045 -0.502555 0.508365 0.539782 2.110646 -1.252195 -1.727281 0.745464 0.588970 0.070947 2.322387 -0.707430 -1.618705 -0.107727 -0.649795 -0.722507 1.471711 -2.275560 -1.120351
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.420502 2.922530 1.604356 -2.080453 1.040012 0.551205 1.227341 2.063925 0.986963 -0.922687 -0.981634 0.397379 0.808744 -1.426020 1.612900 0.893118 1.348227 0.100632 2.540623 -0.721056
wb_dma_ch_rf/always_26/if_1/if_1 3.323242 2.311119 -4.907878 0.413325 0.063482 -2.440221 -0.842615 1.361792 -1.257451 0.403784 -0.721418 -0.627329 0.071688 -2.170014 -0.019718 -1.004153 -1.538046 -0.119998 -0.775859 -2.047518
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -0.918889 -2.172377 -1.428322 1.280313 -0.482582 -0.788052 -1.015322 -0.249303 -4.124929 0.604552 0.067962 1.646724 -1.246032 0.668339 -0.509855 0.069711 -2.723099 -1.352503 -1.427387 2.061421
wb_dma_ch_sel/assign_145_req_p0/expr_1 1.448676 3.711337 0.307942 -0.776932 -0.285189 2.416836 0.266765 1.129228 0.777193 -2.341722 -0.100088 0.364314 0.241516 -2.895730 1.193672 1.555764 1.470044 0.983474 3.259718 0.084324
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.956275 -1.873047 0.225575 0.386812 0.607485 1.671913 0.323868 -0.375651 0.851171 -1.692359 0.020699 0.071456 0.113517 -0.526135 -0.983585 2.152708 -0.611506 1.775767 0.696073 -0.953778
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.905017 0.186648 -1.461400 0.465321 1.387448 -2.483916 -0.432252 -0.063226 -1.263689 1.185440 1.818097 1.116739 -0.737740 -0.444303 0.066494 -0.721923 -0.292203 -1.217196 -0.952970 0.813609
wb_dma_ch_sel/wire_ch_sel -0.257457 2.799844 0.197246 0.061237 -1.128588 -0.969813 0.265167 2.733613 -2.894719 0.497369 -1.337965 2.393706 1.167033 1.530721 -0.181586 -1.271673 0.869456 -3.427033 -2.552243 -3.152202
wb_dma_rf/inst_u19 2.180191 2.055739 1.103540 -1.527762 1.566646 2.428558 -0.055823 0.368636 1.537869 -0.226297 -0.912601 2.636583 0.138190 -2.832835 1.447189 0.186539 0.619797 1.355591 0.133149 -1.749945
wb_dma_rf/inst_u18 2.094148 1.935882 1.027054 -1.580490 1.524593 2.407212 0.010618 0.380501 1.644565 -0.266586 -0.863704 2.690172 0.088755 -2.798127 1.387871 0.159721 0.679630 1.573459 0.228676 -1.758956
wb_dma_rf/inst_u17 2.201494 1.962248 1.081517 -1.561887 1.630940 2.527472 -0.003437 0.403435 1.668058 -0.307808 -0.921718 2.670600 0.105697 -2.922315 1.409468 0.230894 0.634038 1.526620 0.228175 -1.838266
wb_dma_rf/inst_u16 2.085057 1.989648 0.978869 -1.501909 1.428579 2.478921 -0.091294 0.316191 1.554485 -0.134034 -0.883892 2.816512 0.022398 -2.894574 1.433352 -0.003335 0.583752 1.503757 0.075573 -1.723200
wb_dma_rf/inst_u15 2.158204 2.085615 1.001969 -1.566698 1.508711 2.545105 -0.015155 0.373494 1.646894 -0.247956 -0.923707 2.806816 0.112399 -3.001067 1.472424 0.121250 0.609475 1.575714 0.244544 -1.832610
wb_dma_rf/inst_u14 2.190840 1.920234 1.033370 -1.470963 1.580232 2.481790 -0.077161 0.337824 1.500764 -0.285614 -0.939197 2.671449 0.013645 -2.830408 1.407915 0.240447 0.642056 1.434903 0.022254 -1.804391
wb_dma_rf/inst_u13 2.187891 1.970316 1.066908 -1.519546 1.583165 2.455145 -0.056541 0.455706 1.493856 -0.274023 -0.940964 2.741192 0.008004 -2.855191 1.431437 0.143319 0.680518 1.413882 0.070075 -1.834654
wb_dma_rf/inst_u12 2.206292 1.984389 1.074805 -1.600565 1.549979 2.690515 0.038324 0.388389 1.745698 -0.385769 -0.899369 2.840533 0.097381 -3.041352 1.418812 0.219314 0.625196 1.744245 0.389403 -1.866026
wb_dma_rf/inst_u11 2.125708 2.060433 1.104453 -1.569610 1.503717 2.458826 0.000751 0.447853 1.509446 -0.238348 -0.937791 2.693045 0.092131 -2.830460 1.443320 0.178349 0.626576 1.413320 0.252128 -1.743929
wb_dma_rf/inst_u10 2.019234 1.952865 1.057522 -1.594915 1.414270 2.389962 0.060577 0.562648 1.511141 -0.282184 -0.915809 2.772664 0.061193 -2.734800 1.399722 0.101100 0.699754 1.546293 0.295422 -1.741451
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -1.773265 2.172031 3.453834 -2.455063 4.987461 4.198262 -2.654693 0.295115 1.221339 2.276324 -1.651579 -2.815636 -0.345284 0.770892 2.452154 3.679907 0.847831 -2.521087 -0.495169 -0.670867
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 0.693749 -0.750595 -1.883980 0.477551 -3.821932 2.935437 -0.455766 0.862877 -1.603645 -0.399790 0.028370 4.829739 1.621566 -2.791301 -0.979674 2.435745 -1.102332 2.304716 4.287585 4.399333
wb_dma/input_wb1_ack_i 4.171486 1.329374 -1.227898 0.851733 -0.332196 -2.548832 -1.703222 -0.747853 -3.202971 1.227964 -1.257767 1.573366 -0.821595 -0.351312 -0.457471 0.253646 -0.130975 -2.601377 -5.175537 0.754354
wb_dma/wire_slv0_we 0.580006 2.700397 -0.590039 0.458859 -4.437889 0.159820 -1.428042 1.519493 -4.039425 0.881564 -4.563333 -3.097935 2.558486 1.206425 -0.787724 -1.268274 1.012420 -3.188290 -2.496462 0.124161
wb_dma_ch_rf -0.386416 2.028957 -1.346235 1.262543 -2.317411 -2.454076 -0.851829 0.907896 -6.355686 0.700461 -2.405758 0.023085 0.645998 1.305043 0.772412 -0.810696 0.064368 -5.323740 -3.039126 2.239751
wb_dma_ch_sel/wire_gnt_p1_d 0.348330 -0.095532 -0.343622 0.101787 1.390298 -0.975127 -1.049745 -0.956714 0.471164 1.424660 0.129800 0.723179 -0.895952 0.292641 0.526968 -1.468375 0.992119 -0.648006 -3.159092 -0.458340
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.356561 -0.162748 -0.371068 0.144140 1.382272 -0.971523 -1.047962 -1.034522 0.571794 1.459843 0.157960 0.780004 -0.875617 0.289255 0.468690 -1.469643 0.972095 -0.532033 -3.159932 -0.460059
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.441307 0.542915 -1.019945 2.800723 1.041179 2.089498 0.188400 -1.049848 -1.063050 -2.410344 0.005232 -3.413607 1.251574 -4.003030 -1.810698 3.072743 -2.114744 -1.987073 0.069977 -1.864556
wb_dma_ch_sel/input_ch1_txsz 0.112158 0.121098 -1.681215 1.204442 -1.004991 -0.919818 -1.498772 -3.520630 0.160645 3.271918 0.379035 0.216489 0.962904 -1.382856 0.290288 -2.643556 -2.229250 -1.293249 -3.131946 1.382823
wb_dma/wire_ch3_txsz 0.440235 -0.687820 -0.169056 0.306851 -0.817921 3.150656 -0.199229 -0.755440 0.372214 -0.911124 -0.066344 1.582176 0.200974 -1.982927 -0.613276 0.918480 -1.690923 2.217941 1.010733 -0.692711
wb_dma_ch_sel/assign_7_pri2 0.931632 -1.812572 0.258184 0.391653 0.619265 1.665584 0.314101 -0.342795 0.830428 -1.720089 0.036827 0.050177 0.082035 -0.492680 -0.944794 2.117711 -0.569395 1.695478 0.689637 -0.954817
wb_dma_ch_pri_enc/inst_u30 0.753276 -0.701488 -0.485414 0.419302 0.451409 2.149485 -1.216535 -1.731447 0.787321 0.602914 0.047445 2.433023 -0.687826 -1.676621 -0.072696 -0.727925 -0.705129 1.583318 -2.180764 -1.132560
wb_dma/assign_3_dma_nd 3.135249 0.011489 2.051386 -0.507672 3.365029 2.522301 0.466618 1.070998 0.938897 -2.886984 -1.282182 -1.358998 0.545930 -1.420441 0.341572 4.617502 0.177562 -0.121370 0.940799 -2.278046
wb_dma_ch_rf/assign_6_pointer -1.230552 -3.653219 -1.669224 2.019193 -1.578957 2.261777 -2.100775 0.254632 -6.301122 -0.775612 0.235830 4.320347 -1.382591 1.283951 -2.305528 3.086274 -4.432330 -0.225849 -1.701171 0.841091
wb_dma_ch_rf/wire_ch_adr0_dewe -0.867184 1.096592 -0.216091 -1.315987 -1.758049 -0.385565 1.150244 0.819224 0.752037 0.341932 0.298907 1.932436 0.269099 -0.371492 0.309321 -1.744711 0.702514 1.962383 2.293998 0.609232
wb_dma_ch_pri_enc/always_2/if_1/cond 0.751514 -0.732514 -0.519686 0.458528 0.523563 2.064337 -1.246486 -1.761248 0.804839 0.586876 0.100863 2.348723 -0.676893 -1.678443 -0.077381 -0.715305 -0.641830 1.541113 -2.205870 -1.129553
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 0.764581 -1.009047 -0.689670 -0.380717 -1.458678 3.067276 -1.186311 -0.239518 -1.354210 -0.288369 -0.505453 4.161852 0.776231 -0.420404 -0.549409 2.372430 -2.996932 2.449179 0.358285 -0.515539
wb_dma_ch_sel/input_ch0_txsz 2.941289 1.494108 -1.099173 1.451111 1.178749 1.694581 0.331185 -1.686845 0.345868 -1.372811 -0.723199 -2.542523 2.379296 -5.041555 -0.173526 2.384546 -2.755114 -1.253176 0.580968 -1.524235
wb_dma_ch_sel/always_2 3.078652 -0.094357 2.026615 -0.438803 3.295188 2.471662 0.445746 1.016582 0.894798 -2.842836 -1.241484 -1.344702 0.530999 -1.348465 0.314245 4.596581 0.180646 -0.069345 0.895975 -2.195067
wb_dma_ch_sel/always_3 1.491653 -1.041717 0.805148 2.044993 0.878737 3.006370 -0.175730 -0.754617 -0.929433 -2.318803 -0.234918 -2.686594 1.074823 -2.001774 -1.649283 4.316567 -2.269550 -1.543971 0.288633 -0.853502
wb_dma_rf/input_de_txsz_we 1.659274 0.469106 1.049063 -0.336216 1.954925 0.957180 0.743356 -3.340601 4.502877 -1.622165 0.950338 -3.824117 2.405775 -1.930381 0.730953 3.377926 -0.721959 1.120859 1.895000 -0.241930
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.452793 -0.885453 0.804332 0.948005 -2.723876 2.993452 0.041014 -0.853904 -1.379442 -2.036451 -1.256652 1.344568 -0.963205 -1.222886 -0.644554 -0.357372 -1.212767 1.746089 0.195102 0.402872
wb_dma_ch_sel/assign_145_req_p0 1.522411 3.720566 0.290381 -0.749616 -0.276997 2.332829 0.258888 1.313075 0.620478 -2.387863 -0.124592 0.275514 0.152245 -2.808425 1.134971 1.590689 1.604664 0.823632 3.292025 0.120016
wb_dma_de/always_3/if_1/if_1/cond -0.228701 1.705752 -1.034774 0.800246 -0.331878 -1.034082 -0.674858 -0.184544 -0.180887 -0.694265 0.949715 -1.651199 -0.716371 0.193425 0.314690 -0.080329 1.922625 -1.179953 0.019926 1.408228
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.498373 -0.859400 0.788430 0.991151 -2.652418 3.084554 0.022970 -0.805214 -1.345397 -2.088094 -1.214218 1.326192 -0.881446 -1.305516 -0.709331 -0.186963 -1.253471 1.764930 0.241025 0.386887
wb_dma_rf/always_1/case_1 -2.197886 5.397174 -0.119391 -0.995655 -0.364976 -5.661289 -0.487209 -0.216259 -9.047046 3.554816 -1.562061 0.535376 -2.291044 0.306856 -0.809321 -3.008069 0.508502 -4.219035 -7.079510 -0.312204
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.817716 2.796159 -2.677660 -0.445386 -0.471179 -2.881663 -1.485036 -0.723286 -2.689190 0.710818 1.113146 2.074877 -0.934651 -0.729666 0.351688 -1.968996 0.550315 0.451441 -2.418578 0.392679
wb_dma_ch_sel/assign_99_valid/expr_1 -0.250160 2.359095 1.524761 1.132366 -0.716516 2.045270 1.502522 5.516561 -3.286601 -0.723649 -2.028712 -2.159284 -0.308009 -2.819516 -0.321188 -0.447024 1.437734 -4.639130 3.762971 1.069498
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.385872 2.885306 1.602941 -2.119424 1.027662 0.606563 1.274505 2.096143 1.039235 -0.866354 -0.971843 0.465182 0.809915 -1.421980 1.633623 0.823521 1.356533 0.182998 2.596567 -0.732486
wb_dma_wb_slv/reg_slv_adr -3.231945 7.441244 -0.246310 -0.593022 -1.464660 -2.783777 -1.116967 -1.146949 -3.840946 3.066504 -0.496621 -0.699595 0.376275 0.369535 2.356617 -3.872755 -0.206078 -5.222006 -3.344831 -0.282191
wb_dma_ch_sel/assign_8_pri2 0.973048 -1.815832 0.240815 0.345465 0.628534 1.654443 0.341476 -0.355417 0.853476 -1.726482 0.062706 0.011498 0.141154 -0.548656 -0.933491 2.166970 -0.557379 1.712825 0.741641 -0.930703
wb_dma_wb_mast/wire_wb_cyc_o 0.361178 -0.157691 -0.384601 0.112714 1.459260 -0.985070 -1.083189 -1.101551 0.605997 1.457263 0.176504 0.835756 -0.915483 0.246427 0.470942 -1.519495 1.030907 -0.521363 -3.299746 -0.503507
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.481950 -0.036741 -0.575506 0.415587 -2.043254 -0.555288 -0.663073 0.311166 -2.679327 -0.669984 -1.807821 -0.770878 0.316882 1.043193 -0.139592 -0.373189 0.320416 -1.211283 -1.205656 1.539179
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.829458 -0.819116 -0.502818 0.488421 0.561541 2.133116 -1.233841 -1.782332 0.775745 0.528755 0.039265 2.413043 -0.686011 -1.692359 -0.119007 -0.632014 -0.728365 1.544798 -2.293970 -1.180002
wb_dma/wire_paused -0.911598 0.142362 -1.484476 0.399017 1.488766 -2.512127 -0.418678 -0.030326 -1.219562 1.153890 1.847528 1.252669 -0.829157 -0.415365 0.032866 -0.722004 -0.226530 -1.086157 -1.018001 0.669059
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.828925 2.208535 -0.366982 0.461805 -1.413006 -1.513381 -0.371612 0.546529 -2.361809 -0.802689 -0.273646 3.598180 1.030293 1.338562 -1.106065 0.146139 2.302391 -1.344654 -3.832692 -1.934269
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.410683 -0.073888 -0.341633 0.106053 1.430241 -0.950797 -1.022641 -0.977933 0.572028 1.415344 0.168887 0.733563 -0.886110 0.247683 0.553100 -1.471935 1.010348 -0.577046 -3.169406 -0.478700
wb_dma/wire_ch1_adr1 -1.289879 -1.389848 0.032358 1.557732 -0.095306 0.508752 -0.225564 0.642906 -1.671499 -1.282197 0.740863 -0.896037 -1.207916 1.055833 -1.927161 1.027027 0.489815 -0.813123 -0.740988 -0.426164
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -0.524530 0.571138 0.562860 1.659581 0.523027 -1.080479 0.036004 3.053727 -2.190885 2.281013 1.128274 2.132926 1.990227 0.172121 -1.135342 1.152803 0.109166 -5.970965 -0.138744 0.905832
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.203246 -1.972422 0.871615 2.382143 -2.506082 3.441528 -0.205229 -0.285626 -2.727318 -3.165431 -0.483917 0.305863 -2.006355 -0.300682 -2.333576 0.691803 -0.585238 0.808174 -0.475870 0.012479
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.310360 4.607340 2.649217 -1.616504 1.369993 -1.351772 1.244416 1.479004 1.831357 -1.453949 0.440784 -2.295741 1.167766 0.551295 3.213519 0.884810 2.399295 -2.821672 2.046240 -0.083977
wb_dma_ch_arb/always_2/block_1/case_1/if_1 1.342209 2.210522 3.464874 0.763714 -1.199348 2.071679 1.140622 1.072226 -0.711818 -4.638397 0.138319 -1.882163 -0.829226 0.481411 0.790531 1.547060 1.702701 -1.644572 1.541876 -0.216344
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.457879 -0.961910 0.782713 0.973841 -2.657642 3.067464 0.027098 -0.868191 -1.348816 -2.080276 -1.191563 1.393137 -0.938228 -1.262637 -0.752564 -0.217583 -1.234026 1.798041 0.167303 0.349002
wb_dma_ch_sel/always_39/case_1/stmt_4 0.947920 -1.818588 0.212973 0.348299 0.612823 1.635674 0.354118 -0.360988 0.827676 -1.705612 0.048148 0.036847 0.104218 -0.513108 -0.966271 2.132348 -0.546179 1.710777 0.665050 -0.927473
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.686142 -0.706213 -0.495487 0.438723 0.523805 2.018428 -1.221211 -1.736052 0.775396 0.620152 0.119458 2.346083 -0.731382 -1.569662 -0.099143 -0.752110 -0.654116 1.531656 -2.218423 -1.091217
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.445970 4.676945 2.651053 -1.586545 1.557035 -1.199036 1.203895 1.389103 2.028917 -1.596313 0.508936 -2.401353 1.253307 0.373266 3.272495 1.081020 2.408763 -2.813776 2.115260 -0.131875
wb_dma_ch_pri_enc/wire_pri14_out 0.764888 -0.756754 -0.459575 0.474659 0.534054 2.101965 -1.212740 -1.726303 0.763441 0.560102 0.031902 2.342160 -0.691715 -1.619215 -0.132555 -0.621891 -0.690592 1.483904 -2.214310 -1.150563
wb_dma_ch_sel/always_39/case_1/stmt_1 3.133667 0.057628 2.061826 -0.451680 3.284107 2.578673 0.472365 1.010502 0.980572 -2.888153 -1.249944 -1.368526 0.600365 -1.487574 0.394963 4.620973 0.119517 -0.121633 0.985797 -2.240902
wb_dma_rf/wire_ch6_csr 1.311370 -0.041127 -0.761630 1.195024 -1.247937 -0.920005 -0.635895 2.090451 -4.209846 1.271045 -2.258478 -0.638206 0.130125 0.572806 1.261779 -0.403904 -2.200717 -4.901339 0.008114 2.863847
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 0.521587 3.201445 1.711082 -1.777593 2.384625 0.885138 0.320937 -1.083400 3.637104 -0.908805 0.585841 -1.798768 0.675427 -1.369250 2.261209 1.262222 1.794264 0.628054 1.448689 -0.925283
wb_dma_wb_if/input_wb_we_i -1.356483 4.672772 0.898940 -3.358763 1.649886 0.384222 -2.530769 -3.215880 7.570891 4.377695 1.459564 -0.798287 2.333726 0.218855 4.184026 -0.770105 3.431347 0.484264 0.999166 2.480478
wb_dma_ch_sel/assign_141_req_p0 1.500816 3.625690 0.298953 -0.791640 -0.265828 2.340418 0.291074 1.179874 0.716881 -2.310996 -0.168691 0.411001 0.186980 -2.813747 1.133467 1.501116 1.510124 0.922852 3.213393 0.096790
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.584336 3.179620 3.876984 -2.533107 2.003096 -0.209212 2.025461 1.566521 2.546459 -0.989395 -0.316498 -1.003238 1.944014 0.186226 3.130719 1.132353 0.717127 -1.637411 2.255757 -1.578819
wb_dma_ch_sel_checker -0.550907 1.146985 -0.395171 0.009265 -1.517796 1.485123 -0.549346 -0.388588 -0.614358 0.820017 -0.149352 1.597417 0.088648 -1.471642 0.346000 -1.269801 -1.204070 0.407980 0.243380 0.304429
wb_dma_ch_rf/reg_ch_dis 2.379767 2.776206 -3.858251 0.176752 1.351609 -0.772136 -0.379250 1.291562 0.089378 0.489635 0.033805 0.541077 1.096774 -3.702112 0.615497 -0.007590 -1.210051 -0.468656 0.383898 -2.282046
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 -0.625960 -2.108866 -0.747428 1.152635 -1.435554 3.402383 -1.450875 0.265749 -2.844655 -1.365555 0.306766 3.104913 -0.339535 0.553838 -2.292552 3.223519 -2.372520 1.464657 -0.392793 -0.891148
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.333702 4.676850 2.668882 -1.524919 1.350103 -1.366816 1.254934 1.499206 1.707719 -1.460080 0.456183 -2.332753 1.223342 0.569928 3.256304 0.830667 2.318732 -3.023982 1.932993 -0.158381
wb_dma_ch_rf/wire_pointer_we 0.276665 -0.250983 -0.638283 0.537401 -1.999531 -0.688844 -0.638056 0.363195 -2.693070 -0.570380 -1.652506 -0.792520 0.210148 1.140275 -0.207638 -0.447354 0.257706 -1.204885 -1.128788 1.610340
wb_dma_ch_sel/always_46/case_1/stmt_1 -1.030393 -0.993786 0.548900 -1.131553 0.601191 0.925888 -0.938465 0.300325 2.019914 2.945400 -0.814670 0.994862 1.586006 1.001490 0.982404 0.258520 0.504726 -0.554933 0.823005 1.532187
wb_dma_wb_slv/always_3/stmt_1 0.686078 3.056568 -0.276998 0.444719 -4.724144 0.294788 -1.340305 1.731708 -4.148116 0.587869 -4.565417 -2.954999 2.434896 1.412212 -0.651558 -1.457830 1.155654 -3.252277 -2.530378 -0.102644
wb_dma_ch_rf/always_2/if_1/if_1 -0.491572 -1.959458 -0.661495 1.151347 -1.380346 3.075313 -1.399401 0.354518 -2.923623 -1.344669 0.294910 2.990383 -0.378601 0.676438 -2.190919 3.117356 -2.217233 1.201801 -0.592498 -0.853473
wb_dma_pri_enc_sub/assign_1_pri_out 0.813215 -0.903490 -0.531302 0.471670 0.619754 2.139696 -1.212138 -1.790019 0.881651 0.517811 0.090840 2.351443 -0.691040 -1.636971 -0.139373 -0.567099 -0.736712 1.646275 -2.257790 -1.166183
wb_dma_ch_sel/input_ch0_adr0 -2.755666 4.729918 1.901020 -1.788432 -3.988017 2.783369 1.907885 2.169169 -1.191913 -0.951425 -0.696153 0.736108 -0.469617 -1.982593 1.979305 -3.194144 -0.527607 0.922300 5.391903 0.778277
wb_dma_ch_sel/input_ch0_adr1 -0.230976 1.729793 -1.059013 0.775656 -0.357887 -1.071410 -0.673035 -0.220836 -0.184506 -0.691287 0.972264 -1.640141 -0.713915 0.182878 0.342002 -0.117724 1.984755 -1.137796 0.054245 1.426611
wb_dma_wb_slv/assign_4 2.162776 1.489789 2.805382 0.481519 -1.189803 -5.140608 1.964890 -0.767319 -3.019319 0.904602 -0.170785 0.199602 0.961000 2.134163 -1.294861 1.791131 2.509498 -4.831643 -4.555788 1.731195
wb_dma_wb_mast/input_wb_data_i 1.924822 2.482935 -0.882792 0.000717 -3.413176 -2.584337 -2.687341 1.201062 -4.065652 2.278782 -0.406613 0.201515 0.811907 2.353565 -0.645055 0.163658 -3.102426 -2.861240 -1.157872 2.825108
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.261144 -1.898529 0.901470 2.393931 -2.560994 3.340092 -0.186270 -0.199339 -2.817012 -3.138569 -0.513984 0.262067 -1.978933 -0.280985 -2.268776 0.630943 -0.578714 0.651391 -0.498317 0.005310
wb_dma_de/wire_adr1_cnt_next1 -0.952644 -1.315273 1.387019 0.632147 2.455586 -0.128095 1.552868 2.914055 0.519769 -1.245083 1.178908 -2.441418 -0.430153 1.400262 -0.502371 0.511769 -0.798854 -1.959456 0.555316 -3.934285
wb_dma_ch_sel/inst_u2 0.362720 -0.127522 -0.350398 0.125616 1.381738 -1.014828 -1.058570 -0.982664 0.500559 1.457243 0.164674 0.746499 -0.926652 0.343593 0.488393 -1.545673 0.969804 -0.618770 -3.200077 -0.466163
wb_dma_ch_sel/inst_u1 2.506256 1.785077 2.658699 1.167331 -2.502701 1.765618 1.461957 3.828212 -2.720610 -4.747262 0.470290 -1.200599 0.682739 1.060932 -0.175268 2.412103 -2.665720 -2.706350 2.758179 -2.174490
wb_dma_ch_sel/inst_u0 0.862899 -0.756387 -0.434338 0.447634 0.697988 2.047043 -1.256291 -1.722728 0.812539 0.574445 0.068306 2.316308 -0.735780 -1.624748 -0.057249 -0.636851 -0.601013 1.409813 -2.345172 -1.189060
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.771345 -0.808490 -0.499460 0.495175 0.521104 2.134315 -1.257913 -1.725805 0.800304 0.547840 0.058273 2.313276 -0.672859 -1.663829 -0.111524 -0.670386 -0.730591 1.500018 -2.196315 -1.104506
wb_dma/wire_adr0 0.177364 4.121301 3.530606 -0.557801 -6.177395 1.872295 1.879527 3.083972 -4.783248 -2.673266 -1.652779 1.894121 -1.630573 -0.417233 -0.116182 -3.608048 -0.201727 -0.174170 2.156916 0.453669
wb_dma/wire_adr1 -1.506976 0.399637 -1.055363 2.314262 -0.419175 -0.564632 -0.922747 0.390530 -1.822968 -1.787396 1.629979 -2.429495 -1.810661 1.175971 -1.508868 0.897749 2.324201 -1.946010 -0.750698 0.980584
wb_dma_ch_sel/assign_131_req_p0/expr_1 1.144056 2.492702 3.362616 0.730940 -1.256761 2.048182 1.025948 1.000433 -0.727842 -4.436116 0.185402 -1.760469 -0.887042 0.420507 0.839715 1.290238 1.815605 -1.644882 1.442320 -0.124451
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.532400 -0.921804 0.764171 0.991976 -2.566148 3.050371 0.013862 -0.906241 -1.276366 -2.126561 -1.195161 1.335008 -0.923987 -1.299039 -0.701220 -0.215320 -1.244314 1.837548 0.188320 0.332234
wb_dma_ch_rf/assign_18_pointer_we 0.421167 -0.178350 -0.605791 0.437010 -2.025587 -0.545757 -0.664267 0.298407 -2.629648 -0.647121 -1.778016 -0.776806 0.275759 1.055699 -0.132528 -0.370672 0.314351 -1.136043 -1.175725 1.582373
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.987197 -0.910440 0.502160 -1.066728 0.577467 0.851288 -0.915026 0.258919 1.944827 2.833251 -0.797183 0.937586 1.565809 0.934387 0.929160 0.264361 0.508305 -0.557958 0.765639 1.515500
wb_dma_ch_sel/wire_req_p0 3.478442 1.213080 2.703940 1.227171 -3.016215 -0.346682 0.314735 0.445282 -2.920005 -3.623506 0.573463 -0.025373 1.253661 2.280233 -1.252408 3.167042 -0.842570 -2.396088 -0.970139 0.115896
wb_dma_ch_sel/wire_req_p1 0.400682 -0.097585 -0.340247 0.112288 1.440488 -0.935840 -1.034212 -0.993731 0.540656 1.412772 0.151208 0.781443 -0.902621 0.269728 0.500785 -1.450568 1.007929 -0.541024 -3.127102 -0.503404
wb_dma/wire_ndnr 1.417395 -1.163879 0.798414 2.112635 0.827552 2.956187 -0.139123 -0.881633 -0.905154 -2.276397 -0.238397 -2.777713 1.155545 -1.930107 -1.715261 4.311398 -2.401061 -1.484359 0.340538 -0.771573
wb_dma_de/reg_mast0_drdy_r -0.009632 -0.667975 -1.184526 0.217319 -3.280646 1.299718 0.971558 -2.069323 1.356183 0.365959 0.567128 1.236901 2.221658 -2.501137 -0.855229 -0.519276 -3.073741 2.905945 2.923984 1.392971
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.787816 -0.701362 -0.520598 0.484383 0.483733 2.110496 -1.269931 -1.720102 0.740577 0.603125 0.062384 2.364179 -0.689674 -1.695741 -0.093156 -0.704358 -0.735391 1.488143 -2.217303 -1.071246
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -0.670314 2.104122 2.875791 -2.340199 -3.038981 0.385289 0.993023 3.776522 -3.658964 2.215978 -3.817956 2.623024 -0.272384 1.213915 0.729441 -3.403239 0.293753 -1.542463 0.855704 1.015241
wb_dma_ch_sel/assign_137_req_p0 1.534463 3.751768 0.386840 -0.875920 -0.245202 2.357574 0.338733 1.291559 0.681738 -2.360740 -0.161631 0.348664 0.243256 -2.823833 1.220909 1.598303 1.559491 0.884020 3.325472 0.093382
wb_dma_rf/wire_pointer2 -0.511053 1.134633 -0.365931 -0.002802 -1.499870 1.507064 -0.539383 -0.406567 -0.565464 0.789555 -0.133928 1.608166 0.090190 -1.464257 0.323777 -1.260041 -1.195688 0.482957 0.290159 0.257031
wb_dma_rf/wire_pointer3 0.698526 -0.979430 -0.721925 -0.377882 -1.627889 2.980660 -1.245476 -0.221488 -1.495826 -0.212431 -0.564384 4.209851 0.771517 -0.307554 -0.569652 2.265545 -2.968144 2.343350 0.261688 -0.459326
wb_dma_rf/wire_pointer0 -1.514196 -3.744226 -1.269362 2.792058 -1.022271 2.303789 -1.215007 -0.217829 -5.020147 -1.351711 0.631533 2.212907 -2.006122 -0.107797 -2.521040 1.721890 -3.536311 -0.434066 -1.257069 0.818352
wb_dma_rf/wire_pointer1 0.436592 -0.673108 -0.183156 0.382507 -0.943800 3.140604 -0.238125 -0.723978 0.202838 -0.867543 -0.114939 1.669719 0.231078 -1.964047 -0.641774 0.865572 -1.797659 2.117531 0.961168 -0.623868
wb_dma_rf/wire_sw_pointer0 1.726998 0.184607 -1.489444 0.245087 -0.992935 -1.678435 -0.393388 0.562398 -1.608596 -0.177417 -0.948554 -0.861170 -0.922614 0.660779 -0.595644 -1.032310 -0.642668 0.187247 -1.208406 -0.601688
wb_dma_de/always_21/stmt_1 -0.103359 -0.549235 -1.154518 0.226016 -3.323785 1.150761 0.980427 -1.890002 1.116406 0.376016 0.491763 1.170720 2.180693 -2.368330 -0.824147 -0.605246 -2.934966 2.614397 2.840084 1.508923
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 1.421943 0.326112 -0.896546 2.794721 1.110974 2.128191 0.162888 -0.987513 -1.137371 -2.503286 0.029372 -3.288744 1.121694 -3.827426 -1.890298 3.147357 -2.093013 -1.935338 -0.083425 -1.938553
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -0.104015 4.329075 1.293498 -1.765332 0.745309 2.400259 -0.241228 -1.449640 2.956206 -0.069087 0.493997 -0.139958 0.692588 -2.801897 2.552903 -0.109808 0.631753 1.128999 1.711848 -0.650656
wb_dma_ch_arb/input_advance 3.102213 0.041600 2.057605 -0.514302 3.322963 2.568703 0.453580 0.983227 1.038208 -2.909860 -1.239012 -1.361468 0.594579 -1.437744 0.424355 4.594722 0.216257 -0.083245 1.005046 -2.206402
wb_dma_de/always_7/stmt_1 3.424454 -0.921146 1.104505 0.663172 2.385913 1.042052 0.520084 -1.096063 1.122555 -1.892242 -0.863926 -3.425265 2.313028 -1.669065 -0.206631 4.734439 -1.859027 -1.299830 0.672443 -0.635386
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 2.143832 2.090485 1.055309 -1.622499 1.568825 2.488365 -0.035416 0.301613 1.723921 -0.230447 -0.894263 2.720848 0.076344 -2.945102 1.532148 0.107372 0.676219 1.563261 0.228280 -1.827758
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.494760 -0.911439 0.792365 0.937132 -2.565225 2.954000 0.016806 -0.860729 -1.314181 -2.043682 -1.178543 1.285986 -0.920600 -1.180092 -0.687782 -0.264313 -1.140237 1.708549 0.137860 0.352307
wb_dma_de/always_3/if_1/cond -0.231586 1.729261 -1.026963 0.787971 -0.286890 -1.059102 -0.674394 -0.190275 -0.110281 -0.677662 0.949505 -1.680292 -0.715452 0.222723 0.368607 -0.097414 1.976336 -1.122554 0.082975 1.396995
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 1.514063 3.095064 3.758212 -2.548649 1.816904 -0.135702 1.994637 1.596301 2.437135 -0.869679 -0.381550 -0.744599 1.895154 0.178367 3.020203 1.009696 0.645270 -1.441908 2.311468 -1.500798
wb_dma_ch_sel/assign_101_valid -0.231696 2.196481 1.461245 1.103383 -0.494606 1.969365 1.515120 5.517259 -3.250838 -0.615801 -2.092285 -2.141542 -0.337088 -2.836073 -0.365910 -0.435492 1.504164 -4.537046 3.688476 0.958729
wb_dma_ch_sel/assign_98_valid -0.250282 2.355368 1.581670 1.236309 -0.711646 2.138775 1.567290 5.480567 -3.264302 -0.900536 -2.034839 -2.477530 -0.357214 -2.906758 -0.339624 -0.470688 1.329702 -4.641150 3.805508 0.858059
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.456156 2.864185 1.629451 -2.074647 1.038484 0.492177 1.224421 2.171121 0.891752 -0.882711 -1.002385 0.390618 0.777520 -1.312587 1.599153 0.910349 1.369248 -0.011772 2.455986 -0.762247
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.296776 4.640840 2.676900 -1.684781 1.421091 -1.204530 1.309487 1.536133 2.019801 -1.576843 0.507483 -2.302557 1.194533 0.377521 3.260620 0.931983 2.467885 -2.644034 2.289904 -0.098020
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 0.789928 -0.746831 -0.512289 0.477995 0.544501 2.087144 -1.269333 -1.742265 0.729772 0.625419 0.058518 2.360346 -0.704537 -1.624380 -0.070429 -0.733591 -0.684954 1.490257 -2.302744 -1.115068
wb_dma_rf/wire_ch7_csr 1.233436 -0.132017 -0.822441 1.125036 -1.416432 -0.906162 -0.687224 2.007296 -4.061995 1.327435 -2.314505 -0.555747 0.166439 0.744223 1.372994 -0.431463 -2.138285 -4.785881 0.168587 3.101575
wb_dma_ch_sel/reg_csr 0.458908 0.638573 1.168982 -3.020975 0.086810 -1.301306 -0.875307 -1.138343 -1.568733 3.372944 -2.740572 2.341165 1.317412 3.092325 4.761124 -0.402648 -4.167512 -1.989717 -1.343410 1.592589
wb_dma_de/reg_next_state -1.373085 2.584972 -0.526924 -0.183621 0.836074 -1.174898 -1.375169 2.062042 -1.774814 2.887548 1.830348 2.940053 2.782685 0.019524 -0.994159 2.239135 0.273374 -3.552239 -1.093830 -0.208575
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond -2.478318 1.536793 3.303102 -3.812989 2.342395 6.338017 -2.615905 0.924237 -0.834626 3.213994 -2.681053 1.311675 1.589022 0.708014 2.172614 4.861065 -3.631405 -0.512525 1.504063 -0.934929
wb_dma_de/always_11/stmt_1/expr_1 -0.301341 1.649136 -1.004455 0.824180 -0.372384 -1.141525 -0.634009 -0.173859 -0.199649 -0.682460 0.958151 -1.694283 -0.694729 0.299498 0.315417 -0.119014 1.949631 -1.140112 0.019750 1.418645
wb_dma_ch_rf/input_ptr_set 0.398708 -0.699967 -0.147407 0.383386 -0.873128 3.025482 -0.214949 -0.740638 0.272096 -0.868589 -0.088493 1.536847 0.185854 -1.876261 -0.661281 0.854977 -1.699756 2.117987 0.918824 -0.637987
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.506319 0.331183 -1.006222 2.303604 -0.476850 -0.527582 -0.890721 0.439251 -1.892232 -1.907691 1.628743 -2.385318 -1.874711 1.245895 -1.547337 0.896288 2.360504 -1.901984 -0.730179 0.955939
wb_dma_ch_sel/assign_12_pri3 0.470660 -0.739009 -0.111302 0.322359 -0.790299 3.062560 -0.157998 -0.762845 0.351804 -0.929647 -0.054035 1.562165 0.216145 -1.929793 -0.668746 0.977950 -1.678974 2.214177 0.967243 -0.693963
wb_dma_de/assign_65_done/expr_1/expr_1 2.929520 1.003721 1.307129 -0.447576 3.340291 2.957174 -1.069569 -0.567373 1.169628 -0.617342 -1.108951 0.951416 -0.222194 -2.593805 1.238677 1.835652 0.113976 -0.116429 -2.016096 -2.441499
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 0.425353 -0.651306 -0.124200 0.364626 -0.846720 3.094270 -0.173438 -0.707196 0.255021 -0.864018 -0.119287 1.557062 0.234998 -1.930562 -0.609297 0.877828 -1.707821 2.110749 0.989206 -0.662087
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 0.369104 -0.095865 -0.349838 0.111698 1.476058 -0.948302 -1.038807 -1.026952 0.623656 1.466209 0.182432 0.790900 -0.874799 0.226444 0.498674 -1.492452 0.973599 -0.496941 -3.224202 -0.521096
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.536750 3.039889 3.879777 -2.544768 1.948915 -0.068988 2.056061 1.832303 2.373636 -1.065210 -0.415838 -0.868953 1.872609 0.212008 3.021240 1.131504 0.764673 -1.534458 2.407648 -1.596970
assert_wb_dma_ch_sel/input_valid 0.940623 -1.767873 0.214712 0.350888 0.570509 1.642764 0.334959 -0.337458 0.831067 -1.671461 0.021128 0.052140 0.090576 -0.511955 -0.930091 2.091807 -0.557470 1.680214 0.708953 -0.913199
wb_dma/input_wb0_stb_i -0.568808 5.829558 0.410147 -2.012118 0.211609 -0.733633 0.689652 -0.479452 3.863912 -1.211492 1.842055 -1.692331 0.239271 -1.410905 2.724018 -0.515924 4.310307 1.092078 3.450942 1.115435
wb_dma/wire_ch1_csr 0.352914 0.320855 -2.688807 0.164916 -0.056305 -1.646363 -0.447847 1.718355 -2.451727 2.394724 -2.483964 -0.982775 0.771486 -0.029376 3.290072 -0.857560 -2.472758 -4.194228 1.723989 3.360108
wb_dma_rf/assign_5_pause_req 1.485568 2.837037 -1.073477 -0.627919 0.145225 -1.638584 -1.402023 0.608606 -2.848997 0.487987 0.533852 7.633253 0.885176 0.236910 0.088619 0.796394 1.317228 -0.775536 -4.266857 -1.630870
wb_dma_de/always_12/stmt_1 2.858675 0.972999 1.271985 -0.341757 3.150516 2.980335 -1.088164 -0.389512 0.891955 -0.650776 -1.159702 0.952316 -0.215666 -2.557175 1.141214 1.794413 -0.000652 -0.220431 -1.898674 -2.338946
wb_dma_wb_if/wire_wb_ack_o 2.725513 0.862999 -1.430694 0.722121 -1.529465 -3.060963 -0.383590 -0.755800 -2.051216 0.186512 -0.110138 0.308585 0.163194 0.414505 -1.195582 1.020675 -0.161966 -1.218849 -2.197187 1.335380
wb_dma_ch_rf/always_5/if_1/block_1 0.390136 -0.230908 -0.640778 0.453361 -2.000706 -0.602831 -0.661143 0.246928 -2.611208 -0.632688 -1.692564 -0.779806 0.239823 1.059725 -0.152059 -0.363367 0.313986 -1.127740 -1.186263 1.608763
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 2.057602 1.932384 0.946513 -1.528999 1.440455 2.348839 -0.042362 0.213403 1.687189 -0.133052 -0.822035 2.861100 0.054785 -2.838524 1.417059 -0.057905 0.662787 1.670498 0.077745 -1.720356
wb_dma_ch_arb/assign_1_gnt 2.929387 1.785867 2.383033 1.167734 -1.066584 1.114974 0.641935 3.068540 -1.962560 -3.591818 0.643369 -0.456442 -0.110917 1.003424 0.334590 1.248541 -1.648815 -3.002043 0.285154 -2.666162
wb_dma_rf/input_dma_err 2.206530 1.962435 1.008067 -1.512050 1.493401 2.450671 -0.042817 0.396484 1.416733 -0.230316 -0.938530 2.746197 0.067471 -2.832853 1.378687 0.158940 0.562148 1.374256 0.050486 -1.809381
wb_dma/wire_wb0_addr_o -0.278090 1.665940 -1.043938 0.806543 -0.395892 -1.112877 -0.663906 -0.194669 -0.261414 -0.655857 0.898769 -1.572631 -0.697518 0.231128 0.308287 -0.128220 1.841725 -1.169795 -0.057992 1.375152
wb_dma_de/assign_73_dma_busy/expr_1 1.298976 0.383813 -0.130601 0.754609 -0.931884 -0.293355 -0.072983 -0.009900 -1.405623 -2.264682 -0.086866 3.495434 0.962404 1.320535 -1.932024 1.804350 2.038751 0.439129 -3.280313 -2.624300
wb_dma/input_dma_nd_i 3.184570 0.009872 2.068078 -0.476084 3.409501 2.614018 0.483985 1.040589 1.067576 -2.921675 -1.241996 -1.341323 0.621366 -1.537088 0.364683 4.696321 0.127916 -0.074269 1.015760 -2.308365
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.782748 1.084174 -0.188216 -1.270249 -1.692985 -0.383226 1.110205 0.794595 0.768312 0.298000 0.291669 1.884969 0.290192 -0.404887 0.300651 -1.639308 0.660520 1.940633 2.267821 0.570935
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -0.847053 1.110570 -0.198622 -1.255111 -1.758618 -0.342086 1.122067 0.817374 0.776098 0.326234 0.288376 1.905891 0.318681 -0.402859 0.283727 -1.710800 0.686912 1.945894 2.305194 0.565319
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.383182 -0.118929 -0.368543 0.119956 1.409007 -0.998236 -1.023465 -1.014986 0.563689 1.463640 0.190023 0.797440 -0.916187 0.275286 0.520703 -1.515430 0.978192 -0.557175 -3.180424 -0.493118
wb_dma_de/always_14/stmt_1/expr_1/expr_1 2.129332 2.063240 1.075490 -1.516392 1.565954 2.490702 -0.083484 0.364343 1.562310 -0.190564 -0.894450 2.780214 0.027421 -2.887327 1.472063 0.079636 0.634109 1.453949 0.085949 -1.817692
wb_dma_ch_sel/assign_3_pri0 3.198814 -0.002579 2.119937 -0.480464 3.419365 2.621746 0.464747 0.977645 1.059012 -3.002584 -1.249155 -1.384567 0.594546 -1.467389 0.370400 4.736616 0.170302 -0.047845 1.005680 -2.293236
wb_dma_de/always_23/block_1/stmt_8 -0.250172 1.749892 -1.133278 0.856690 -0.373471 -1.191682 -0.637134 -0.187273 -0.212515 -0.785678 1.039006 -1.787184 -0.743142 0.225503 0.307182 -0.137638 2.032086 -1.198968 0.055599 1.487724
wb_dma_ch_arb/always_2/block_1/stmt_1 2.919041 1.628382 2.574683 1.250453 -1.155932 1.208382 0.466877 2.868011 -2.045391 -3.636257 0.646097 -0.395383 -0.119041 1.266535 0.379600 1.309515 -1.767601 -3.058082 0.031234 -2.636832
wb_dma_de/always_23/block_1/stmt_1 -1.192019 2.595923 -0.578997 0.049760 1.085938 -1.337188 -1.453681 2.366305 -2.221780 2.681200 1.808843 2.838336 2.563745 0.095065 -0.996002 2.371397 0.422971 -4.034373 -1.289039 -0.127564
wb_dma_de/always_23/block_1/stmt_2 2.837496 0.229905 0.773636 0.564913 0.965592 2.477365 0.013301 -1.462031 0.576792 -1.080651 -0.983565 -1.852125 2.335704 -2.979466 0.171981 3.406634 -2.910165 -0.856433 0.927415 -0.392186
wb_dma_de/always_23/block_1/stmt_4 2.230073 2.235092 -1.685008 -0.525087 -1.083869 1.067347 0.418373 -0.250220 -0.620549 -0.342098 -0.897256 1.667204 3.106801 -3.557586 0.273828 1.982897 -3.139275 0.678429 2.088346 -0.725107
wb_dma_de/always_23/block_1/stmt_5 2.096145 1.239740 2.098953 -1.114845 1.440490 4.900353 -1.438516 -1.663267 2.020366 -0.347375 -0.923137 -0.803816 2.112576 -2.279194 1.047339 4.090915 -3.011832 0.765139 1.074758 -1.261072
wb_dma_de/always_23/block_1/stmt_6 0.493014 3.074436 1.673408 -1.727909 2.297378 0.838739 0.325527 -1.070156 3.527718 -0.889891 0.622420 -1.799979 0.637458 -1.291973 2.161045 1.196460 1.786311 0.633821 1.415374 -0.897514
wb_dma_rf/inst_u25 2.130387 1.898714 1.018142 -1.564023 1.496112 2.641670 -0.028270 0.272804 1.731391 -0.337316 -0.841224 2.784695 0.055247 -2.967755 1.389821 0.195457 0.564028 1.767230 0.255307 -1.839774
wb_dma_wb_mast/input_mast_go 0.364946 -0.134844 -0.363433 0.095051 1.436211 -0.991686 -1.051749 -1.053528 0.531374 1.483855 0.163901 0.799888 -0.920645 0.282039 0.502402 -1.521171 1.001871 -0.574543 -3.271405 -0.525789
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.362329 1.700642 0.876233 -1.116751 1.352452 0.102762 0.321358 -0.628651 1.952172 -0.662430 0.302623 -0.969054 0.231578 -0.491122 1.219422 0.623267 1.064034 0.547120 0.647818 -0.691613
wb_dma_ch_sel/assign_125_de_start/expr_1 0.912394 2.560700 -4.665768 1.488110 2.984737 -3.370250 0.265119 0.604897 0.134444 0.888826 2.225101 -0.862558 -0.410249 -4.967563 0.200959 -2.198526 -0.206674 -1.772318 -0.217578 -1.464323
wb_dma_de/always_23/block_1/case_1/block_2/if_1 0.390017 2.884041 -1.435279 0.821813 -0.191327 -3.284954 -0.766916 0.705897 -3.547636 0.090816 1.020311 4.264426 0.680062 0.517849 -0.848238 -0.240211 1.874449 -2.708274 -4.347554 -1.329422
wb_dma_ch_sel/assign_151_req_p0 1.672629 3.447805 0.272849 -0.761203 -0.130129 2.386340 0.324034 1.239821 0.711108 -2.443018 -0.178352 0.362624 0.208561 -2.832248 1.054503 1.760690 1.447356 0.968806 3.215078 -0.006228
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 2.413491 0.999954 0.177183 -0.481538 0.701569 0.846075 0.021167 -1.628973 1.705076 0.743001 -0.547395 0.692403 1.652128 -2.873537 0.878042 0.184327 -1.208459 0.320083 -0.255333 -0.261761
wb_dma_wb_mast/reg_mast_dout 1.982832 2.578471 -0.820629 0.007575 -3.359391 -2.756296 -2.599491 1.365253 -4.152178 2.244150 -0.444035 0.067512 0.660407 2.360979 -0.562200 -0.002105 -2.949395 -3.030903 -1.110659 2.847999
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -0.476632 2.178213 2.884607 -2.287701 -3.113381 0.469336 1.107286 3.827926 -3.652242 1.993953 -3.764457 2.623423 -0.282186 1.025090 0.700426 -3.298869 0.286088 -1.482333 1.050045 0.917495
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.359572 -0.067138 -0.326136 0.078804 1.489997 -1.052770 -1.064129 -1.020824 0.538750 1.507416 0.176908 0.778469 -0.940661 0.309365 0.539910 -1.534630 1.073897 -0.620134 -3.269378 -0.507739
wb_dma_ch_sel/assign_100_valid -0.167146 2.297862 1.449132 1.200772 -0.550835 1.901861 1.450380 5.402369 -3.164262 -0.660277 -1.976239 -2.337258 -0.219291 -2.751665 -0.247281 -0.357186 1.395622 -4.797514 3.662425 0.967526
wb_dma_ch_sel/assign_131_req_p0 1.128126 2.338734 3.350590 0.820587 -1.372379 2.099114 1.009657 0.980754 -0.804934 -4.532711 0.245146 -1.811084 -0.879931 0.454200 0.682051 1.458549 1.694708 -1.650482 1.501925 -0.082596
wb_dma_ch_sel/assign_135_req_p0/expr_1 1.484938 3.684356 0.231786 -0.754384 -0.409963 2.301891 0.287251 1.205295 0.588992 -2.357405 -0.136556 0.448188 0.228094 -2.830640 1.113765 1.494233 1.545282 0.881630 3.244926 0.144200
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.470660 2.845505 1.611698 -2.103660 1.010281 0.542815 1.256733 2.261541 0.820597 -0.897285 -1.072416 0.495017 0.832926 -1.393542 1.579839 0.890170 1.342671 0.042211 2.541534 -0.744215
wb_dma_ch_rf/input_dma_done_all 2.838485 0.222297 0.720482 0.577200 0.963844 2.398113 0.021365 -1.470837 0.609387 -1.045494 -0.970731 -1.904552 2.363863 -2.965479 0.194280 3.378692 -2.940449 -0.831223 0.922341 -0.335952
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 2.642644 0.081663 0.555096 -0.722932 -0.173921 3.306599 -2.273760 -3.050515 0.536931 1.106808 -0.933392 -0.178155 4.240983 -0.911537 0.612544 5.518820 -6.043581 0.005054 0.261494 0.360633
wb_dma_pri_enc_sub/wire_pri_out 0.754091 -0.683667 -0.496394 0.478759 0.499971 2.057283 -1.229770 -1.765947 0.767855 0.643645 0.093725 2.322874 -0.696552 -1.661639 -0.051068 -0.728645 -0.734721 1.477510 -2.220402 -1.100749
wb_dma_ch_rf/input_wb_rf_din -4.898925 5.852697 1.701876 0.794954 -3.775087 1.432031 -0.464653 -2.042322 -1.777256 1.680647 0.748162 -3.228295 1.046738 -2.193032 3.046333 -2.295398 -0.063210 -5.001966 3.073847 6.105894
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 3.174762 0.227349 0.472774 0.677087 2.245004 1.491808 -0.945900 -2.325361 1.002688 0.345593 -0.884410 -1.119406 1.477570 -2.683710 0.704722 1.915253 -1.889711 -1.470066 -2.090873 -0.816085
wb_dma_ch_sel/assign_157_req_p0/expr_1 1.512131 3.619532 0.276749 -0.782360 -0.213156 2.405897 0.338956 1.150660 0.899525 -2.404334 -0.039387 0.318117 0.210633 -2.862672 1.164327 1.556753 1.559162 1.042279 3.361172 0.034959
wb_dma_ch_sel/assign_139_req_p0 1.494503 3.635203 0.243793 -0.728853 -0.250340 2.417069 0.240923 1.060166 0.784454 -2.383569 -0.047050 0.239102 0.195627 -2.837982 1.127230 1.591969 1.473440 0.938284 3.196964 0.089858
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.402950 -0.098736 -0.339718 0.099347 1.462228 -0.988597 -1.036232 -0.987391 0.513855 1.421246 0.134190 0.742081 -0.930422 0.265612 0.546950 -1.509557 1.005507 -0.667524 -3.214709 -0.507034
wb_dma_ch_sel/always_38/case_1 0.933803 2.572586 -4.449898 1.505857 2.968493 -3.215947 0.272746 0.650521 0.115680 0.814244 2.168679 -0.906305 -0.412681 -4.888511 0.133196 -2.100107 -0.221849 -1.764356 -0.222111 -1.576672
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -0.287796 0.382547 0.198462 1.991739 1.251835 -1.526097 0.988305 4.348604 -2.869749 1.610856 0.697434 2.910875 1.234308 -0.631878 -0.849741 0.626433 1.399229 -6.458534 0.074664 0.713188
wb_dma/constraint_wb0_cyc_o 0.390421 -0.092779 -0.368202 0.071491 1.464936 -1.022735 -1.067740 -1.061484 0.560695 1.492355 0.169982 0.797852 -0.918229 0.290515 0.520327 -1.567180 1.037316 -0.583503 -3.284876 -0.513587
wb_dma/input_wb0_addr_i -1.278880 6.753360 -0.712249 -0.190548 -2.148263 -3.896688 -1.170876 -0.990719 -4.023663 2.443020 -0.386456 -0.833357 0.247562 1.184774 1.146648 -2.139112 0.009475 -5.122070 -3.592464 0.474688
wb_dma_de/input_mast1_drdy 1.869661 1.330119 0.253558 -0.087172 1.783502 0.637870 -1.405480 0.302107 -1.435436 1.315541 -1.535257 1.763364 -0.705556 -1.273703 1.178471 -0.779911 -0.113929 -1.974053 -3.427980 -1.298558
wb_dma_wb_if/input_wb_ack_i 4.700667 2.777283 -3.176557 1.535984 -2.399745 -4.289164 -3.091149 0.126704 -4.207334 2.217696 -0.374574 -0.035010 1.014913 -0.503303 -1.560882 2.207756 -0.503825 -4.120247 -2.501267 5.317907
wb_dma_ch_sel/wire_pri_out 0.743731 -0.697250 -0.520442 0.483193 0.475137 1.963789 -1.258645 -1.719122 0.606216 0.668159 0.021877 2.367558 -0.686897 -1.598170 -0.123098 -0.733424 -0.674472 1.386535 -2.324661 -1.015241
wb_dma_ch_rf/assign_3_ch_am0 -1.043499 -0.897752 0.517246 -1.072063 0.539166 0.892094 -0.876919 0.317647 1.915464 2.853915 -0.837017 0.971541 1.555250 0.988652 0.955568 0.203465 0.518738 -0.563461 0.868972 1.575712
wb_dma_rf/input_ch_sel 0.722558 1.082404 -1.239945 -0.087724 -4.888450 -0.523057 0.020235 -0.992135 -2.054473 0.161266 0.050133 6.543336 3.565227 0.892128 -1.811976 0.947132 -1.232315 1.489346 -1.578848 -0.448940
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.027708 0.693479 1.706863 -2.479736 -2.420242 -1.414961 0.617933 2.848667 -3.668081 3.869607 -4.029294 3.723187 -0.098780 1.320398 -0.710463 -3.574823 0.979008 -0.692125 -1.390316 1.107587
wb_dma_de/always_23/block_1/case_1 -0.907031 2.468691 -0.501952 -0.051274 1.287482 -1.301710 -1.419661 2.197958 -1.872435 2.808251 1.863140 3.110382 2.788251 -0.066540 -1.080764 2.412397 0.204755 -3.819678 -1.532912 -0.544310
wb_dma/wire_pause_req 1.609211 2.702507 -1.061016 -0.812704 0.202707 -1.384413 -1.509568 0.641294 -2.841376 0.438020 0.352247 7.818000 0.811396 0.268507 0.146362 0.885047 1.283175 -0.424318 -4.323801 -1.884701
wb_dma_wb_if/input_mast_go 0.378056 -0.148724 -0.365952 0.118224 1.459055 -0.991364 -1.078145 -1.061620 0.566099 1.499841 0.160784 0.826948 -0.954057 0.270811 0.488016 -1.558894 1.025989 -0.558405 -3.289539 -0.497567
wb_dma_ch_rf/input_de_csr 1.048842 -1.819068 -1.595379 0.679138 -2.389314 1.540974 -1.157004 -2.163362 -1.328557 0.786880 -0.260418 2.177453 2.453356 -0.566596 -1.036246 2.390407 -4.901187 1.140337 0.060595 1.045014
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.748736 -0.705074 -0.498703 0.476508 0.447949 2.038608 -1.242116 -1.703512 0.661857 0.626324 0.011878 2.350411 -0.676712 -1.620196 -0.087368 -0.748983 -0.739306 1.378613 -2.272985 -1.074623
wb_dma_de/input_mast0_din -0.057940 -0.331054 -1.072268 -1.205337 -3.989676 2.151337 -1.364784 -3.397980 1.276364 2.567500 0.444488 2.625120 4.173958 -0.356607 -0.178333 1.712519 -5.919997 3.127854 2.054224 1.883371
wb_dma_pri_enc_sub/always_3 0.812194 -0.803287 -0.499082 0.501673 0.458848 2.158300 -1.178866 -1.696277 0.712145 0.471753 0.067880 2.340467 -0.631431 -1.664662 -0.162016 -0.587626 -0.769782 1.575424 -2.117258 -1.123197
wb_dma_pri_enc_sub/always_1 0.821396 -0.783578 -0.467055 0.448545 0.646767 2.041791 -1.221518 -1.738960 0.829927 0.541739 0.103629 2.325643 -0.717211 -1.618575 -0.083505 -0.616955 -0.654288 1.522073 -2.272936 -1.175036
wb_dma_ch_sel/reg_adr0 0.124900 3.936369 3.476642 -0.554323 -6.021270 1.810560 1.819530 3.044065 -4.718447 -2.462630 -1.667066 1.921860 -1.530334 -0.345045 -0.151340 -3.555976 -0.263336 -0.274899 1.985373 0.403941
wb_dma_ch_sel/reg_adr1 -1.553361 0.279374 -1.035137 2.328395 -0.409569 -0.563870 -0.914236 0.407039 -1.903689 -1.838861 1.616376 -2.452288 -1.847761 1.294913 -1.573729 0.878992 2.347213 -1.975254 -0.800495 0.920144
wb_dma_ch_sel/assign_1_pri0 3.127345 -0.033996 2.033186 -0.449317 3.288645 2.584166 0.434020 0.982691 1.018363 -2.879966 -1.223390 -1.305762 0.553994 -1.458363 0.348510 4.591341 0.169258 -0.067289 0.969653 -2.216987
wb_dma_ch_pri_enc/wire_pri26_out 0.780745 -0.814439 -0.477801 0.480711 0.572756 2.033985 -1.243454 -1.761704 0.748765 0.628354 0.077230 2.378569 -0.730394 -1.576380 -0.114979 -0.735647 -0.664004 1.472878 -2.310960 -1.116702
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.391840 2.722405 1.557879 -2.056831 1.006941 0.538980 1.203701 2.021533 0.931340 -0.880538 -0.972958 0.469538 0.758375 -1.333424 1.515678 0.888631 1.282674 0.172533 2.446746 -0.712585
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 2.970592 0.923488 1.286331 -0.313991 3.255963 2.927742 -1.136417 -0.470502 0.909241 -0.579728 -1.189059 0.955083 -0.229579 -2.508977 1.152694 1.848120 0.012579 -0.315609 -2.146710 -2.439882
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -2.978643 9.438780 5.479825 -5.006047 -1.024961 4.857405 -0.726754 -2.289790 6.242576 2.363866 1.371120 -1.511742 3.488689 -1.524189 6.804643 -0.536520 -0.598206 -0.317392 5.861166 1.598266
wb_dma/wire_ptr_set 0.459434 -0.770616 -0.147882 0.373135 -0.794727 3.195099 -0.171024 -0.803353 0.370742 -0.940279 -0.042431 1.592735 0.194039 -2.005498 -0.675974 0.930743 -1.725165 2.276226 0.942802 -0.735807
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 0.796912 -0.762529 -0.485777 0.450770 0.546401 2.039358 -1.227780 -1.698476 0.719604 0.538568 0.050642 2.338747 -0.707913 -1.636794 -0.093461 -0.651973 -0.664493 1.461154 -2.254056 -1.128529
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 3.250729 -0.069762 0.391448 0.751583 2.366149 1.572451 -1.018217 -2.488974 1.121634 0.364267 -0.869688 -0.981173 1.424045 -2.772552 0.586531 1.985292 -1.993392 -1.285852 -2.282038 -0.942603
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.306429 2.761813 1.546950 -2.053998 1.013565 0.540862 1.224874 2.049530 1.002370 -0.860071 -0.921905 0.473912 0.745823 -1.360476 1.555890 0.802495 1.391325 0.250660 2.511785 -0.693870
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.187691 1.807648 1.871308 -0.868209 2.808676 0.958017 0.145247 1.276245 0.265008 -1.232567 -1.264968 -1.451366 0.499557 -0.938609 1.334620 2.576534 0.790429 -1.720080 0.285223 -1.351779
wb_dma_de/reg_ptr_set 0.133122 0.109073 -3.855349 0.890935 -1.455406 0.326585 2.195180 0.692331 1.169103 0.220179 0.560468 0.141914 1.686399 -5.240619 -1.523744 -2.381296 -3.550373 2.487837 3.654116 -2.323557
wb_dma/wire_dma_nd 3.105434 0.043881 2.041580 -0.514170 3.326044 2.502355 0.459372 1.003922 0.972558 -2.882091 -1.222384 -1.368503 0.570023 -1.419922 0.375317 4.591807 0.228564 -0.082158 0.964561 -2.219111
wb_dma_rf/assign_3_csr -0.816146 0.083507 -1.424780 0.458282 1.307012 -2.361128 -0.395035 -0.054554 -1.221451 0.989549 1.752623 1.011147 -0.779476 -0.377206 0.014913 -0.665231 -0.312755 -1.073110 -0.921339 0.722123
wb_dma_rf/assign_4_dma_abort 2.166374 1.863952 0.984495 -1.521111 1.593489 2.518978 -0.068314 0.305960 1.695048 -0.219180 -0.898060 2.820644 0.044962 -2.896108 1.392456 0.108795 0.633669 1.683059 0.080378 -1.824314
wb_dma_ch_sel/assign_123_valid 1.836682 2.184744 1.420189 -1.681561 0.136419 3.601200 1.033222 1.399306 1.084973 -1.756016 -1.067145 2.037412 0.977573 -3.255449 0.947818 1.708298 -0.350411 2.195942 3.396812 -1.403054
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 2.310985 2.272184 4.166893 -1.401507 3.692636 0.311857 1.044653 0.870458 2.002400 -1.433858 -0.535910 -2.780748 1.616465 0.490328 2.885199 2.747953 0.270645 -3.269255 0.341768 -2.203115
wb_dma_rf/wire_ch4_csr 1.148330 -0.235607 -0.882407 1.185840 -1.330166 -0.893660 -0.696931 1.960900 -4.275759 1.405882 -2.303914 -0.491315 0.174223 0.609497 1.108046 -0.325355 -2.143365 -4.831802 -0.031727 3.082316
wb_dma_ch_rf/always_1/stmt_1/expr_1 -0.841916 1.097090 -0.230116 -1.272329 -1.747665 -0.426094 1.090492 0.797769 0.743114 0.361154 0.310635 1.888374 0.328409 -0.357444 0.277692 -1.746904 0.670306 1.940761 2.270854 0.625592
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -0.654248 2.291378 2.720102 -2.208390 -3.121962 0.365517 0.881497 3.633362 -3.828712 2.273710 -3.817715 2.513273 -0.197132 0.990949 0.738767 -3.327632 0.209082 -1.831757 0.854982 1.221615
wb_dma_ch_pri_enc/wire_pri0_out 0.877655 -0.867818 -0.445106 0.470594 0.610505 2.315962 -1.184607 -1.749470 0.909396 0.437180 0.041478 2.351657 -0.684547 -1.789348 -0.136225 -0.494831 -0.768812 1.647635 -2.089451 -1.240676
wb_dma_ch_rf/assign_10_ch_enable -0.425066 0.451273 0.067752 2.019058 1.254957 -1.503734 0.893077 4.067409 -2.715199 1.633950 0.762624 2.897237 1.280866 -0.716930 -0.851808 0.656078 1.502077 -6.397440 0.011290 0.825758
wb_dma_wb_slv/reg_slv_we 0.534218 3.142576 -0.521180 0.455639 -4.522192 0.122835 -1.438888 1.650048 -4.126660 0.812024 -4.551940 -3.155501 2.377232 1.182292 -0.612884 -1.523832 1.249002 -3.280211 -2.552068 0.061418
wb_dma_de/input_txsz 1.623822 0.317055 -1.327557 2.916982 2.365390 1.156546 -0.803605 -2.054031 -0.418894 -1.140836 0.304509 -2.770094 0.300761 -3.665745 -1.363599 1.646460 -0.991374 -2.450678 -2.881674 -2.263716
wb_dma_wb_if/wire_mast_dout 1.900520 2.497956 -0.815777 -0.142671 -3.524265 -2.543107 -2.737592 1.313394 -4.225698 2.397741 -0.540680 0.224993 0.821096 2.518951 -0.518628 0.029399 -3.362067 -2.911875 -1.117011 2.837432
wb_dma_ch_rf/wire_ch_enable -0.274295 0.459612 0.096163 2.081194 1.237754 -1.413882 0.860612 4.219495 -2.945968 1.551606 0.550225 2.638246 1.301738 -0.736737 -0.853283 0.697394 1.338602 -6.658635 0.066076 0.817216
wb_dma_rf/wire_csr_we 1.797717 3.084090 -1.219947 -2.747149 -1.259728 1.167076 -2.203897 -0.518348 -1.487308 0.176167 -1.615440 5.754341 -0.046151 -0.690302 1.371748 -0.102112 0.240494 3.727110 -2.360977 -1.176549
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.386350 -0.133396 -0.352720 0.137398 1.431010 -0.947727 -1.079390 -1.041392 0.565157 1.473759 0.172270 0.756475 -0.901472 0.283692 0.518954 -1.520195 0.970904 -0.545884 -3.226078 -0.497825
wb_dma_ch_sel_checker/input_dma_busy -0.552060 1.123427 -0.372957 -0.003213 -1.494717 1.515821 -0.553903 -0.411578 -0.591126 0.836541 -0.130528 1.599907 0.097621 -1.449028 0.319904 -1.242806 -1.172138 0.432456 0.239314 0.260115
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.388832 -0.120014 -0.337267 0.107059 1.420090 -0.980814 -1.067323 -1.023521 0.583455 1.445569 0.142792 0.750858 -0.908932 0.255633 0.503560 -1.508845 0.978517 -0.569432 -3.175224 -0.520901
wb_dma_ch_rf/assign_9_ch_txsz 1.058852 0.577229 -3.278810 4.474861 0.947418 0.481668 -1.996477 -2.331674 -1.762842 -1.490618 0.320911 -4.302202 -0.631944 -3.325714 -2.725373 0.118186 -0.740229 -2.521756 -3.783467 -2.352011
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.593348 -1.059525 0.842592 1.003157 -2.596474 3.155652 0.084254 -0.834316 -1.263460 -2.252068 -1.222257 1.278170 -0.955043 -1.231262 -0.754882 -0.099097 -1.188951 1.884942 0.283102 0.305572
wb_dma_de/assign_65_done 3.211073 0.116770 0.351848 0.704578 2.307086 1.462258 -0.998922 -2.512604 1.185923 0.394056 -0.834351 -1.129805 1.486811 -2.751602 0.693077 1.935845 -1.944887 -1.367975 -2.155039 -0.822953
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 2.272645 2.591531 -4.039186 0.327687 1.172636 -0.722624 -0.348123 1.164223 0.152392 0.502565 0.103427 0.437105 1.137566 -3.836534 0.435459 -0.071763 -1.349287 -0.374873 0.539965 -2.132550
wb_dma_de/always_2/if_1/if_1 0.607339 -1.532314 0.592780 0.000299 -0.331171 -0.144638 0.982711 5.874155 -2.669861 1.347686 -3.761083 0.008768 -0.321611 1.592020 0.159936 -2.205654 -0.643658 -3.322842 1.171391 -0.899404
wb_dma_ch_sel/assign_154_req_p0/expr_1 1.574517 3.566498 0.222479 -0.738291 -0.283842 2.359353 0.281667 1.122270 0.639545 -2.309235 -0.153036 0.465037 0.252407 -2.882915 1.102346 1.563667 1.343645 0.893072 3.123477 0.074341
wb_dma_ch_sel/assign_156_req_p0/expr_1 1.443656 3.640245 0.189248 -0.744228 -0.405517 2.397356 0.248820 1.138413 0.708722 -2.320320 -0.075191 0.483308 0.177156 -2.887667 1.126475 1.475635 1.454099 1.051320 3.264537 0.117754
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.792305 -0.808271 -0.489111 0.448134 0.604504 2.091694 -1.214472 -1.780872 0.824307 0.577490 0.085528 2.377898 -0.678674 -1.678259 -0.115077 -0.639539 -0.709268 1.594478 -2.270560 -1.188238
wb_dma_ch_rf/always_9/stmt_1/expr_1 2.199440 2.043209 1.114920 -1.580187 1.706221 2.505273 -0.019698 0.263247 1.778890 -0.306730 -0.863268 2.559632 0.080308 -2.911167 1.483290 0.266462 0.728132 1.564372 0.204708 -1.819432
wb_dma_ch_sel/assign_112_valid 1.913249 2.082220 1.452479 -1.695940 0.290091 3.530871 1.008769 1.397299 1.117603 -1.770620 -1.079207 1.914907 0.974386 -3.210320 0.944961 1.791802 -0.286311 2.110647 3.327888 -1.386861
wb_dma_de/always_23/block_1/case_1/block_8 -0.104138 0.906070 -2.866148 1.033688 -3.022940 0.313404 1.362692 -2.052724 0.930695 0.045461 0.755188 0.266605 2.194242 -4.305758 -1.080957 -1.719382 -2.655381 2.055543 2.617314 0.357847
wb_dma_de/always_23/block_1/case_1/block_9 -0.128406 0.993426 -2.838795 1.046673 -3.044038 0.370704 1.346526 -2.056290 0.904594 0.055942 0.743195 0.337495 2.141283 -4.353726 -1.035149 -1.787170 -2.601427 2.052115 2.572239 0.335505
wb_dma_ch_rf/assign_28_this_ptr_set 0.772791 -0.919111 -0.697650 -0.336040 -1.465905 3.116866 -1.156361 -0.300676 -1.261712 -0.325592 -0.467198 4.096009 0.783744 -0.564740 -0.515351 2.314449 -2.923441 2.463140 0.401746 -0.553297
wb_dma_ch_rf/always_22 -1.003644 -0.943553 0.535477 -1.078205 0.662518 0.921989 -0.947931 0.307738 2.086625 2.907050 -0.820304 0.956410 1.649319 0.990416 1.001984 0.277408 0.506800 -0.587906 0.824835 1.524190
wb_dma_de/always_23/block_1/case_1/block_1 -0.887142 1.396759 -0.213336 -0.145735 2.579970 -0.447266 -1.259023 2.408289 -1.514768 3.690028 1.683600 0.316548 1.743685 -1.582474 -0.125599 2.200850 -2.202463 -4.258186 0.905771 0.922691
wb_dma_de/always_23/block_1/case_1/block_2 0.347221 2.882008 -1.450836 0.873791 -0.234013 -3.225710 -0.714658 0.750454 -3.506177 -0.003508 1.047988 4.144953 0.649230 0.511093 -0.775045 -0.296846 1.823462 -2.752837 -4.272580 -1.365667
wb_dma_de/always_23/block_1/case_1/block_3 -0.061496 1.825311 3.688703 -1.478116 3.502241 1.824635 -1.280714 1.168709 0.695992 2.919954 -0.509973 -2.720354 1.277839 0.804581 1.085173 1.758930 -2.358299 -3.985396 -1.513794 -2.905132
wb_dma_de/always_23/block_1/case_1/block_4 0.198880 0.526643 4.592541 -2.136861 3.708806 2.314170 -0.565108 1.052002 0.863234 3.528183 -1.191633 -1.435098 1.973907 0.640650 0.904899 1.510971 -4.069108 -3.133135 -1.794913 -4.017128
wb_dma_ch_rf/always_27 2.215464 2.771202 -3.839125 0.179561 1.218045 -0.760588 -0.301487 1.251712 0.169773 0.448765 0.113258 0.430446 1.040840 -3.709825 0.601161 -0.151728 -1.114378 -0.411494 0.505524 -2.182727
wb_dma_de/always_23/block_1/case_1/block_7 1.203322 0.007974 -4.033762 2.158576 -4.082674 0.764223 0.007849 -1.006547 -1.688988 0.245968 0.397857 2.001982 3.307681 -4.711261 -1.543430 1.696375 -2.719962 0.338187 3.663032 4.481763
wb_dma/assign_4_dma_rest 0.378724 -0.383895 -0.677494 -0.693745 -0.746206 0.147119 -1.028155 0.466194 -1.665486 0.611680 -0.467139 2.759539 0.635418 1.356751 0.030574 1.507495 -1.412227 0.471661 -0.572221 0.140201
wb_dma_ch_rf/always_23/if_1 -1.469952 0.281057 -0.964289 2.362725 -0.365855 -0.461323 -0.888765 0.394778 -1.775051 -2.002284 1.634410 -2.534589 -1.870234 1.182850 -1.545166 1.021371 2.363688 -1.884041 -0.697518 0.870413
wb_dma_ch_sel/reg_ndr_r 3.086885 0.017835 2.010656 -0.471309 3.230218 2.517565 0.440286 0.940912 0.965996 -2.822802 -1.194038 -1.332115 0.586289 -1.415715 0.368234 4.490327 0.153687 -0.049737 0.950001 -2.182848
wb_dma_de/assign_66_dma_done/expr_1 2.631499 1.197525 -3.046949 -0.497921 1.766049 0.141822 0.439636 1.384086 0.467880 0.979720 -0.765254 1.883269 1.747743 -4.197668 0.209103 -0.080250 -2.970798 0.799034 0.504243 -3.769163
wb_dma_ch_sel/reg_req_r 0.263466 0.688359 -3.317111 0.295013 -3.569708 0.337463 0.308700 -1.536244 -0.653652 0.701165 0.315795 2.781574 2.765353 -2.849295 -0.929416 -0.208157 -3.854571 2.255862 1.968142 0.466714
wb_dma_ch_rf/reg_pointer_r -0.337215 -1.437202 -1.749991 1.511790 -2.212068 -1.149896 -1.514156 0.287715 -6.452278 -0.000032 -1.634546 0.768859 -0.744740 1.145283 -0.324948 -0.269431 -2.423940 -2.835170 -2.264247 3.236508
wb_dma_ch_sel/assign_105_valid 1.849513 2.087510 1.413261 -1.644535 0.203493 3.570676 0.987926 1.419835 1.072118 -1.759895 -1.126586 2.022334 0.960764 -3.248316 0.938609 1.741976 -0.358122 2.096612 3.370060 -1.371892
wb_dma_ch_pri_enc/wire_pri5_out 0.771907 -0.699916 -0.460938 0.454215 0.537461 2.069371 -1.239321 -1.676746 0.779024 0.579619 0.068241 2.299458 -0.673295 -1.660976 -0.060576 -0.687698 -0.678619 1.472169 -2.213535 -1.088236
wb_dma_ch_sel/always_39/case_1 3.129704 -0.011383 2.056130 -0.465445 3.368499 2.564559 0.449067 1.007673 0.990531 -2.866930 -1.231236 -1.375867 0.588557 -1.477008 0.375614 4.640680 0.183814 -0.093161 0.958661 -2.215275
wb_dma_ch_sel/always_6 -0.068064 0.894746 -2.894739 1.015317 -3.027008 0.428887 1.349144 -2.161024 1.093359 0.139144 0.779610 0.449267 2.247690 -4.486314 -1.072340 -1.755028 -2.775366 2.231719 2.650378 0.285538
wb_dma_ch_sel/always_7 0.736476 -1.616292 -1.076358 1.488353 -1.787498 1.584105 -0.110807 -2.821314 0.410760 0.117971 0.229771 -0.562294 1.917552 -2.096950 -1.135028 0.984429 -3.740347 0.896849 0.709885 0.931688
wb_dma_ch_sel/always_4 2.213045 2.994449 -3.418130 0.966460 1.968094 -0.589614 0.588623 0.667648 1.675138 -0.186736 0.384477 -1.988071 0.622073 -5.436428 0.427266 -1.291151 -0.151611 -0.671848 0.967377 -2.465937
wb_dma_ch_sel/always_5 1.289906 1.028393 -3.620281 0.750048 3.451781 -2.328927 1.015360 0.864444 0.543140 1.363828 1.294811 0.308760 0.314184 -5.346039 -0.115120 -1.962668 -2.000480 -0.712165 -0.041828 -2.904122
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -0.412570 2.788859 0.454298 -0.261060 -0.851886 -0.749846 0.328037 3.041367 -2.729163 0.644800 -1.607809 2.203603 1.079022 1.567446 -0.055617 -1.237606 0.898573 -3.313716 -2.341433 -3.370515
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.300649 4.802601 2.547853 -1.617128 1.380978 -1.347345 1.249292 1.400270 1.969196 -1.526276 0.537624 -2.415914 1.205853 0.353896 3.301995 0.871958 2.504651 -2.807424 2.175075 -0.014710
wb_dma_ch_sel/always_1 0.317917 0.679929 -3.252648 0.237350 -3.399734 0.341653 0.329124 -1.474920 -0.579409 0.691347 0.305253 2.775075 2.765593 -2.794719 -0.871995 -0.181738 -3.793954 2.197131 1.886292 0.266958
wb_dma_ch_arb/always_2/block_1/case_1/cond 0.417365 -0.665935 -0.162069 0.367369 -0.935426 3.117059 -0.190152 -0.763539 0.217739 -0.889435 -0.084752 1.649267 0.185569 -1.970731 -0.622970 0.847463 -1.740516 2.157432 0.971781 -0.647867
wb_dma_ch_sel/always_8 0.739173 -0.966396 -0.704690 -0.396047 -1.559083 3.083101 -1.232373 -0.249499 -1.484669 -0.248384 -0.514620 4.265085 0.789022 -0.391819 -0.572528 2.350051 -3.022970 2.433765 0.303198 -0.459038
wb_dma_ch_sel/always_9 0.387029 -0.683032 -0.139711 0.340283 -0.899079 3.161811 -0.186008 -0.754592 0.287479 -0.876671 -0.080182 1.634195 0.173352 -1.998455 -0.641605 0.835292 -1.742431 2.217120 0.954349 -0.673246
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 0.812405 -0.763294 -0.526864 0.487180 0.567972 2.038741 -1.271257 -1.800099 0.767947 0.636114 0.065854 2.382408 -0.738882 -1.664005 -0.112835 -0.736699 -0.706696 1.521522 -2.365611 -1.131395
wb_dma_de/assign_67_dma_done_all 2.903352 0.166418 0.748798 0.603929 0.945565 2.525697 0.036231 -1.438827 0.565332 -1.093165 -1.008081 -1.823430 2.346746 -3.034517 0.172699 3.434123 -2.936457 -0.777452 0.951960 -0.427583
wb_dma_ch_rf/wire_ch_txsz 1.017028 0.436949 -3.306873 4.474844 0.904756 0.587919 -2.028844 -2.325557 -1.817070 -1.456297 0.321138 -4.110274 -0.748148 -3.252476 -2.745982 -0.015779 -0.783584 -2.433718 -3.822559 -2.310932
wb_dma_ch_sel/assign_99_valid -0.375269 2.258165 1.461676 1.155896 -0.549082 2.023894 1.495362 5.479925 -3.289867 -0.566230 -2.064434 -2.317652 -0.338997 -2.886395 -0.354092 -0.479011 1.418365 -4.675571 3.702014 0.980904
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.486767 0.290901 -1.018352 2.364301 -0.360624 -0.493047 -0.912243 0.364649 -1.774333 -1.898193 1.659592 -2.508619 -1.848847 1.195235 -1.558096 0.983324 2.346673 -1.961045 -0.780661 0.927342
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 0.252485 1.790033 3.161747 0.789463 -2.158383 1.043216 1.367446 2.591280 -2.204188 1.557056 -2.583227 -1.015522 3.512669 0.173276 -0.159070 0.915863 0.769362 -6.174116 0.052688 0.891289
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -0.782985 6.644131 -0.500976 -1.825923 -0.025908 -0.248448 -0.909845 -1.874663 3.686879 1.052696 1.860355 0.765352 -0.591975 -2.519258 3.415062 -3.372100 3.975290 1.041096 0.571600 0.998147
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.211088 -2.003475 0.842883 2.465347 -2.593103 3.369017 -0.189719 -0.211626 -2.919184 -3.125515 -0.501401 0.311211 -1.987578 -0.264691 -2.408118 0.713181 -0.698861 0.691419 -0.581398 -0.012410
wb_dma/wire_ch2_txsz 0.713004 -1.544765 -0.995649 1.445105 -1.767027 1.560185 -0.071290 -2.690300 0.407931 0.115791 0.220150 -0.495722 1.865912 -2.090526 -1.107064 0.946234 -3.630466 0.886598 0.747348 0.921918
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -0.008025 0.644816 4.579242 -2.011336 3.582356 2.240322 -0.510948 0.996817 0.861414 3.293018 -0.982908 -1.718868 1.829120 0.704721 0.917203 1.467458 -3.992296 -3.197628 -1.670357 -3.919083
wb_dma_de/always_23/block_1 -1.121373 2.411910 -0.461987 -0.055266 1.122720 -1.126101 -1.393898 2.158359 -1.893552 2.566393 1.785255 2.899034 2.621470 0.091630 -0.964404 2.530744 0.301520 -3.665566 -1.230765 -0.356579
wb_dma_ch_rf/always_22/if_1 -1.012415 -0.940816 0.505280 -1.079518 0.615056 0.941597 -0.931397 0.334706 1.997306 2.883590 -0.836431 0.991105 1.611199 0.973467 0.986474 0.264707 0.529066 -0.555068 0.835125 1.541182
wb_dma_de/wire_mast1_dout -0.017161 -0.607411 -0.335398 0.394183 -1.097270 -0.121172 -1.248164 -4.343264 2.172070 2.564223 0.727399 -3.196364 3.385851 0.055325 -0.043738 1.192577 -4.115059 -0.659198 -0.043130 2.065889
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.328050 -0.253675 -0.664269 0.509397 -1.969380 -0.671143 -0.645050 0.286847 -2.663982 -0.544480 -1.638961 -0.780757 0.252568 1.119925 -0.205294 -0.390513 0.224266 -1.235494 -1.198955 1.636396
wb_dma_de/always_8/stmt_1 2.864625 1.100999 1.288548 -0.350888 3.100914 2.924421 -1.123050 -0.333090 0.768394 -0.500749 -1.194267 1.093619 -0.284387 -2.560884 1.203016 1.659927 0.045398 -0.351871 -1.992870 -2.377636
wb_dma_ch_rf/assign_18_pointer_we/expr_1 0.339147 -0.262789 -0.590524 0.430390 -2.007156 -0.616628 -0.620213 0.314782 -2.564425 -0.656787 -1.700521 -0.713259 0.150196 1.105034 -0.166770 -0.438677 0.368287 -0.985622 -1.126834 1.586493
wb_dma_ch_rf/wire_ch_done_we 2.412071 0.925030 0.137588 -0.385617 0.674830 0.987178 0.023557 -1.716393 1.700272 0.733764 -0.541556 0.591444 1.689576 -2.954699 0.839875 0.306370 -1.354593 0.304064 -0.210695 -0.249234
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.402993 2.872976 1.601421 -2.075842 1.053794 0.553623 1.233120 2.106442 0.917533 -0.866173 -0.978278 0.431835 0.782771 -1.355722 1.590966 0.890438 1.334996 0.050168 2.513302 -0.735303
wb_dma_wb_slv/wire_wb_ack_o 2.967270 0.755211 -1.569838 0.918629 -1.582408 -3.129468 -0.493523 -0.919332 -2.116855 0.078411 -0.049316 0.113890 0.201393 0.302513 -1.264308 1.240719 -0.327092 -1.296538 -2.199606 1.561881
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.174692 -1.856083 0.832003 2.328649 -2.577852 3.219952 -0.172129 -0.120365 -2.937408 -3.033941 -0.545105 0.326126 -1.954741 -0.238116 -2.257809 0.635791 -0.610250 0.589886 -0.497971 0.056628
wb_dma_de/reg_ld_desc_sel 0.442940 -0.167308 2.999884 -3.052786 3.072275 0.934068 0.179247 3.235770 -1.993094 1.821548 -2.471806 2.938444 -0.020855 0.509316 -2.104801 2.950565 1.622412 0.402272 -1.665451 -2.537180
wb_dma_wb_mast/assign_2_mast_pt_out 2.903420 0.608526 -1.394831 0.794508 -1.459327 -3.009738 -0.386136 -0.644626 -2.117542 0.067356 -0.180025 0.198154 0.129418 0.466050 -1.276897 1.210425 -0.216065 -1.310045 -2.159292 1.358035
wb_dma_de/assign_83_wr_ack 3.163108 -0.139626 0.257873 0.810954 2.232689 1.351501 -1.057230 -2.591499 0.995811 0.448020 -0.795848 -1.027293 1.445002 -2.630990 0.496445 1.885080 -2.030951 -1.348252 -2.381118 -0.787518
wb_dma/wire_dma_done_all 2.879987 0.134450 0.800318 0.630363 0.971826 2.469554 0.045570 -1.571264 0.715663 -1.091321 -0.947397 -1.941385 2.376955 -3.002772 0.124513 3.492631 -2.967439 -0.789978 0.932961 -0.365810
assert_wb_dma_rf/input_ch0_am1 1.743531 0.363227 -1.428364 0.291919 -1.069085 -1.649504 -0.472828 0.583730 -1.732217 -0.128423 -0.964652 -0.858077 -0.821910 0.728983 -0.522452 -1.020334 -0.694414 -0.072538 -1.249334 -0.435467
wb_dma_ch_arb/reg_state 3.047727 1.878296 2.543276 1.242607 -1.337232 1.159627 0.511988 2.954165 -2.163407 -3.611161 0.589116 -0.343405 -0.124888 1.127777 0.454205 1.162951 -1.690744 -3.218462 0.038034 -2.461138
wb_dma_ch_sel/input_ch0_csr -0.320063 2.110394 -2.406046 -1.894360 2.229610 -3.306839 -0.913167 0.586721 -2.151296 3.358706 -0.540229 1.210557 0.140897 0.695230 4.190515 -1.319064 -4.181040 -2.870391 -0.610543 -0.022800
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 0.030966 0.916842 -2.846681 1.059667 -2.878819 0.448892 1.289973 -2.047562 0.950608 0.032965 0.755248 0.349123 2.179547 -4.453676 -1.065564 -1.606960 -2.682904 2.077662 2.493947 0.157660
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.102121 1.855606 3.831449 -1.477345 3.398089 1.706904 -1.216418 1.114190 0.689039 2.884803 -0.408580 -3.018726 1.366639 1.006643 1.086212 1.835797 -2.567219 -4.169277 -1.443683 -2.787621
wb_dma_ch_sel/assign_153_req_p0/expr_1 1.499197 3.572080 0.243681 -0.730871 -0.344337 2.471175 0.255855 1.143749 0.671000 -2.337707 -0.163850 0.380890 0.282743 -2.924422 1.064677 1.624226 1.360435 0.918400 3.265794 0.118635
wb_dma_wb_mast 4.484379 3.364311 -2.981533 1.768074 -2.301156 -4.660381 -3.129225 0.495025 -3.756390 1.424974 0.536283 -0.896194 1.091521 0.742942 -0.536034 2.335840 -0.542016 -5.175205 -1.965814 5.174351
wb_dma_ch_sel/assign_124_valid 1.820501 2.179330 1.458839 -1.702273 0.219567 3.580182 1.019102 1.358347 1.197560 -1.773141 -1.060636 1.978049 0.964387 -3.245912 0.960492 1.701082 -0.313696 2.160525 3.354406 -1.404541
wb_dma_de/always_18/stmt_1 0.822601 1.053415 -2.007259 2.872139 -1.107178 -0.175875 -1.017288 0.140933 -1.183023 -1.130839 0.985734 -2.380393 0.237759 -2.421607 -0.360116 1.991282 2.738289 -3.027235 2.197707 5.811337
wb_dma_ch_rf/wire_ch_csr_dewe 2.651917 0.281075 0.712456 -0.840651 -0.033831 3.214416 -2.242952 -3.037490 0.680746 1.114278 -0.955034 -0.381100 4.285900 -0.850282 0.763178 5.568087 -5.827742 -0.167263 0.347717 0.415485
wb_dma_ch_pri_enc/input_pri2 0.451103 -0.635525 -0.178836 0.314684 -0.851294 3.159510 -0.191740 -0.739841 0.303742 -0.867969 -0.069088 1.630416 0.202845 -2.023298 -0.600742 0.838711 -1.721350 2.192642 1.009371 -0.659104
wb_dma_ch_pri_enc/input_pri3 0.439963 -0.677306 -0.130623 0.378710 -0.889355 3.104985 -0.203153 -0.742397 0.233195 -0.859807 -0.084434 1.574853 0.220293 -1.945236 -0.610197 0.851807 -1.738933 2.106422 0.969832 -0.615864
wb_dma_ch_pri_enc/input_pri0 0.973711 -1.870157 0.235097 0.372156 0.592919 1.628444 0.327755 -0.326798 0.849236 -1.726073 0.027792 0.021874 0.086495 -0.512540 -0.989698 2.129638 -0.558849 1.728831 0.712804 -0.940915
wb_dma_ch_pri_enc/input_pri1 0.793248 -0.825329 -0.491118 0.464770 0.572003 2.154395 -1.209069 -1.736200 0.826599 0.503959 0.044174 2.382500 -0.699347 -1.699841 -0.130723 -0.593354 -0.708521 1.622371 -2.121543 -1.153182
wb_dma_wb_if/input_slv_pt_in 2.970534 0.824163 -1.572076 0.840719 -1.548656 -3.267037 -0.500811 -0.778782 -2.281986 0.218387 -0.154379 0.257341 0.237169 0.422264 -1.271062 1.207135 -0.259942 -1.465139 -2.324157 1.549907
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.795430 1.083045 -0.193014 -1.228411 -1.678243 -0.385146 1.072746 0.783626 0.727974 0.339632 0.284256 1.876011 0.305171 -0.392793 0.270721 -1.663537 0.671599 1.863842 2.238935 0.560827
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 2.136084 2.002100 1.011974 -1.483407 1.446433 2.441167 -0.058622 0.328361 1.538588 -0.219414 -0.904011 2.709887 0.106216 -2.870536 1.418694 0.127850 0.596751 1.449945 0.156482 -1.746132
wb_dma/wire_de_adr1_we -0.286867 1.725037 -1.017790 0.788732 -0.380282 -1.108149 -0.657261 -0.154517 -0.193210 -0.682744 0.969391 -1.646865 -0.715722 0.239353 0.349523 -0.126848 1.997395 -1.158343 0.054183 1.423924
wb_dma_ch_sel/assign_6_pri1 0.778421 -0.715795 -0.506809 0.491532 0.605706 1.983608 -1.273626 -1.703867 0.741219 0.600214 0.050215 2.287371 -0.691613 -1.579202 -0.076462 -0.695717 -0.657205 1.398260 -2.352655 -1.127144
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 1.005270 -1.864094 0.216731 0.393677 0.632323 1.685110 0.345678 -0.347676 0.871539 -1.760771 0.040137 0.040472 0.119098 -0.537205 -0.972505 2.149825 -0.611144 1.804396 0.714206 -0.972742
wb_dma_ch_sel/assign_129_req_p0/expr_1 2.890662 1.974636 3.091825 -0.093338 3.599690 0.625181 0.541095 0.452191 1.991618 -3.528808 0.301608 -4.110530 0.902812 0.385764 2.083619 4.488074 1.434640 -2.916848 0.724158 -1.531635
wb_dma_rf/wire_csr -0.872225 0.171787 -1.454851 0.429946 1.455175 -2.411254 -0.429449 -0.071391 -1.221026 1.157924 1.817823 1.226094 -0.772680 -0.487226 0.051784 -0.696400 -0.312135 -1.112057 -0.971550 0.705917
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.783746 1.055043 -0.220140 -1.225494 -1.661710 -0.353397 1.051955 0.750950 0.757202 0.309398 0.301022 1.829559 0.313343 -0.416450 0.300539 -1.608168 0.635550 1.857782 2.229636 0.580073
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.280070 0.887453 -3.219690 1.120356 -1.677058 -0.475223 0.375718 -3.014491 1.612990 1.412654 0.937755 1.241664 1.252392 -4.265139 -0.547087 -3.276165 -1.604112 1.726103 -0.369792 -0.262762
wb_dma_ch_sel/always_37/if_1 -0.100302 1.889041 1.038573 -0.647904 -0.996144 -0.842308 0.890997 2.724852 -2.991562 0.944845 -2.177464 3.278552 1.562919 1.514789 -0.269502 -1.587005 -0.322621 -2.754731 -2.876751 -4.013369
wb_dma_de/always_6/if_1/cond 1.154979 3.156065 -1.156880 0.541494 0.791932 1.493619 0.534474 -3.911428 3.585980 -1.019776 1.112124 -3.063298 2.505766 -5.416539 0.817010 0.928952 -1.563763 0.824876 1.682781 -1.132093
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -0.203383 1.914910 3.739678 -1.593766 3.469788 1.548445 -1.122636 1.021150 0.787886 3.110614 -0.388325 -2.838157 1.454933 0.883017 1.145527 1.615239 -2.459176 -4.063712 -1.504544 -2.833361
wb_dma_ch_rf/always_8/stmt_1 0.869285 2.015860 -0.327792 0.490190 -1.383381 -1.541451 -0.377389 0.549618 -2.384418 -0.809523 -0.280906 3.615588 0.940511 1.400761 -1.156529 0.164631 2.252803 -1.233700 -3.832386 -1.902360
wb_dma_ch_sel/assign_108_valid 1.815333 2.228576 1.431508 -1.693458 0.162511 3.459875 1.026813 1.448904 0.991354 -1.685484 -1.106103 1.984368 0.974511 -3.165038 0.955670 1.675297 -0.267678 2.032319 3.321138 -1.329726
wb_dma_ch_pri_enc/wire_pri9_out 0.780459 -0.797935 -0.505953 0.491945 0.561588 2.090938 -1.224106 -1.761863 0.778114 0.588231 0.084512 2.337299 -0.701315 -1.638708 -0.108585 -0.642347 -0.708585 1.532415 -2.214957 -1.118288
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.523564 -0.815604 0.849676 0.963208 -2.641616 2.960254 0.045249 -0.815820 -1.378453 -2.033042 -1.241410 1.313846 -0.955737 -1.223237 -0.615143 -0.325362 -1.161682 1.651266 0.174628 0.411949
wb_dma_ch_sel/wire_pri2 0.389403 -0.633059 -0.161419 0.307001 -0.900191 3.099371 -0.222237 -0.773683 0.269491 -0.839533 -0.100015 1.595978 0.182246 -1.954207 -0.602193 0.789694 -1.718382 2.149671 0.978586 -0.624725
wb_dma_ch_sel/wire_pri3 0.396224 -0.648686 -0.156607 0.361628 -0.890552 3.066493 -0.193323 -0.728537 0.274174 -0.866016 -0.095891 1.584845 0.180628 -1.941488 -0.631018 0.833221 -1.715773 2.140976 0.966666 -0.648638
wb_dma_ch_sel/wire_pri0 3.190641 0.049162 2.100732 -0.483020 3.347362 2.569893 0.473329 1.013989 1.009199 -2.962533 -1.237098 -1.379497 0.638958 -1.465343 0.396193 4.722918 0.162959 -0.136114 0.987167 -2.246759
wb_dma_ch_sel/wire_pri1 0.738213 -0.759644 -0.470284 0.477977 0.496696 2.009105 -1.241054 -1.679864 0.760535 0.562351 0.105439 2.284614 -0.699172 -1.559375 -0.121387 -0.695845 -0.685407 1.501118 -2.209954 -1.093920
wb_dma_de/always_4/if_1/if_1/cond/expr_1 2.664855 1.257144 1.743660 -0.554014 1.879997 4.102992 -0.071019 0.579326 0.490180 -2.116317 -1.345368 0.238630 0.717661 -2.977239 0.770048 3.398222 -1.016742 0.381095 1.303817 -2.016497
wb_dma_rf/input_ptr_set 0.417333 -0.679749 -0.159974 0.369438 -0.907184 3.179682 -0.193578 -0.786632 0.255098 -0.871586 -0.091542 1.634317 0.226998 -1.980090 -0.635197 0.813290 -1.764479 2.180892 0.965732 -0.654015
wb_dma_rf/always_2/if_1/if_1 0.961579 3.181528 -2.049468 -2.227168 0.034408 -0.882501 -2.393225 -0.495107 -2.417838 0.910303 0.092707 5.954386 -0.620951 -0.911786 1.446099 -0.435935 -0.049312 2.308314 -2.735322 -0.431181
wb_dma_de/assign_77_read_hold 0.397569 -0.076860 -0.305752 0.090295 1.461212 -0.976092 -1.048113 -1.019318 0.571655 1.439266 0.108982 0.785200 -0.934117 0.288998 0.570651 -1.483671 1.041963 -0.607356 -3.244468 -0.519770
wb_dma_pri_enc_sub/input_valid 0.373222 -0.133727 -0.337840 0.127257 1.458417 -0.954378 -1.074224 -1.025695 0.557224 1.440888 0.145975 0.794752 -0.887733 0.254977 0.519302 -1.535018 0.987729 -0.569864 -3.259017 -0.541424
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 0.724406 -0.758533 -0.561334 0.496801 0.406454 2.015958 -1.238443 -1.695041 0.658698 0.610675 0.051989 2.325739 -0.675271 -1.633303 -0.122811 -0.667301 -0.763057 1.463435 -2.201694 -1.033224
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 3.161374 0.444881 4.249603 -1.023307 4.137319 1.783739 1.235597 0.513798 2.556770 -2.819148 -0.541760 -2.490237 1.715380 0.053718 1.899527 4.626055 -0.418209 -1.665263 0.754248 -3.011672
wb_dma_ch_rf/always_27/stmt_1 2.410561 2.764709 -4.085922 0.356176 1.229906 -0.972936 -0.410941 1.101612 -0.063707 0.565183 0.050213 0.479801 1.168977 -3.758374 0.477028 -0.100391 -1.292083 -0.594440 0.222403 -2.206281
wb_dma_wb_slv/assign_2_pt_sel/expr_1 3.812873 1.144876 3.662158 1.857710 -1.588081 -5.587296 0.302117 -2.279635 -4.812518 1.358772 -0.491328 -0.369089 1.651279 2.880368 0.678390 -0.059857 -0.848142 -8.551398 -6.140675 3.451975
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -0.029387 0.975194 -2.964635 1.057008 -3.116163 0.251245 1.349807 -2.111682 0.895835 0.142551 0.768092 0.376313 2.244182 -4.445785 -1.096192 -1.799221 -2.746800 2.055354 2.532307 0.340630
wb_dma_ch_sel/wire_valid -0.144245 0.574879 0.038794 2.239536 1.159500 -1.539850 0.853941 4.200274 -3.025292 1.398839 0.670612 2.602566 1.307093 -0.832810 -0.919646 0.748620 1.374618 -6.687056 -0.002439 0.811139
wb_dma_ch_sel/assign_162_req_p1/expr_1 0.346818 -0.093675 -0.333552 0.095367 1.417171 -0.987360 -1.047922 -1.007102 0.552920 1.426686 0.135854 0.768131 -0.922219 0.283222 0.546389 -1.509324 1.000571 -0.607838 -3.193722 -0.489849
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.934823 -1.889901 0.243071 0.355774 0.593786 1.700624 0.311081 -0.357394 0.902800 -1.716288 0.078266 0.076576 0.077021 -0.514572 -1.004020 2.113363 -0.585773 1.839521 0.735622 -0.979627
wb_dma_de/wire_chunk_cnt_is_0_d 2.933801 0.968469 1.305763 -0.377608 3.303268 2.980881 -1.077268 -0.515647 1.106642 -0.635717 -1.100783 0.992816 -0.273465 -2.583772 1.207219 1.808206 0.088120 -0.048552 -1.980206 -2.434615
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.495949 -0.872179 0.785589 0.947686 -2.563745 3.010725 -0.003755 -0.811716 -1.328134 -2.001147 -1.177508 1.335159 -0.900685 -1.239331 -0.670197 -0.264805 -1.243100 1.676762 0.143194 0.351476
wb_dma_ch_sel/assign_109_valid 1.806668 2.142092 1.497135 -1.734258 0.270216 3.567059 1.036683 1.355447 1.272566 -1.775630 -1.039810 1.944560 0.966494 -3.173914 0.986535 1.740735 -0.221420 2.269161 3.421453 -1.407346
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 0.836283 -0.726682 -0.440615 0.471664 0.531777 2.205287 -1.215853 -1.668540 0.763968 0.507703 0.015093 2.302560 -0.679037 -1.712195 -0.087763 -0.572887 -0.718126 1.502172 -2.086409 -1.146774
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.714725 7.428262 -1.250895 -2.709419 -1.560798 -1.496652 -0.486331 -1.539875 2.390086 -1.511254 1.318868 -0.688271 -0.282079 -1.276210 2.767604 -1.875940 4.737822 3.114091 1.703613 1.094272
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.370543 4.596278 2.708025 -1.598219 1.481580 -1.303147 1.308623 1.467041 1.911322 -1.552208 0.523172 -2.432161 1.277442 0.520170 3.222788 1.021098 2.391459 -2.879403 2.094646 -0.117549
wb_dma_de/assign_75_mast1_dout 0.017068 -0.638629 -0.393911 0.451353 -1.210515 -0.267775 -1.166765 -4.211761 1.932203 2.488315 0.661450 -3.112820 3.306352 0.129118 -0.108828 1.106365 -4.009491 -0.735874 -0.110513 2.041108
wb_dma_ch_rf/always_5/if_1 0.326953 -0.278808 -0.628448 0.397105 -1.896589 -0.599426 -0.611249 0.264421 -2.449192 -0.613688 -1.660361 -0.641618 0.173541 1.092761 -0.155506 -0.421799 0.327861 -0.964321 -1.140529 1.484592
wb_dma_ch_pri_enc/wire_pri21_out 0.794167 -0.746911 -0.457406 0.439845 0.675346 2.111158 -1.268218 -1.779938 0.915616 0.586012 0.105966 2.382807 -0.738235 -1.679528 -0.048293 -0.672937 -0.607429 1.592287 -2.299948 -1.192458
wb_dma_ch_sel/assign_157_req_p0 1.513181 3.713868 0.307271 -0.729797 -0.259814 2.253926 0.283352 1.217712 0.632974 -2.391443 -0.095961 0.296236 0.225589 -2.747843 1.171282 1.547126 1.577071 0.772906 3.219965 0.155637
wb_dma_wb_mast/assign_1/expr_1 0.362001 1.724550 0.709175 0.519684 0.656590 -2.590254 -1.879777 -5.332682 3.965314 2.811295 2.303465 -4.887707 2.767473 1.904566 2.356200 -0.255025 -1.479279 -3.641679 -2.835779 1.833492
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.385922 2.800550 1.587421 -2.083678 1.051435 0.531431 1.220503 2.058069 0.976304 -0.861786 -0.976769 0.413808 0.797346 -1.317061 1.581407 0.878356 1.400654 0.166627 2.504652 -0.738414
wb_dma_de/reg_mast1_adr 1.655482 0.445757 1.683703 -1.144339 -0.011205 -2.118148 2.639070 3.850401 0.612500 -0.564569 0.926604 1.672513 0.764595 0.924113 -0.663907 -1.579226 -0.505333 0.161940 0.796926 -3.961540
wb_dma_ch_pri_enc/wire_pri17_out 0.799172 -0.800724 -0.524069 0.522340 0.510151 2.048425 -1.257366 -1.756710 0.669546 0.605487 0.050443 2.337669 -0.721800 -1.632326 -0.119122 -0.674116 -0.735793 1.399693 -2.313347 -1.085622
wb_dma_ch_sel/assign_141_req_p0/expr_1 1.532855 3.638111 0.265279 -0.773314 -0.236921 2.393326 0.297505 1.155518 0.692875 -2.273781 -0.159822 0.362262 0.275470 -2.902052 1.156979 1.563449 1.425222 0.901776 3.203216 0.060691
wb_dma_ch_sel/input_ch2_csr 0.235916 0.465318 -2.688988 0.226492 -0.102979 -1.745259 -0.441093 1.513993 -2.298426 2.432336 -2.279874 -1.095196 0.782957 -0.239931 3.126751 -1.037266 -2.336239 -4.135061 1.610718 3.265286
wb_dma_ch_rf/assign_13_ch_txsz_we 1.287372 0.380613 -1.002680 2.866341 0.942614 1.959133 0.194415 -1.002600 -1.278647 -2.407504 0.024158 -3.495557 1.149163 -3.792593 -1.925015 2.995052 -2.063608 -2.111340 -0.030677 -1.793858
wb_dma_ch_sel/assign_130_req_p0 2.954439 2.069102 3.134913 -0.098949 3.590014 0.650623 0.529345 0.393677 1.977432 -3.430458 0.241358 -4.040730 0.971388 0.374801 2.132033 4.457534 1.320749 -3.032607 0.643781 -1.535582
wb_dma_ch_arb/always_1/if_1/stmt_2 2.829295 1.695689 2.454620 1.292417 -1.219703 1.004780 0.547065 2.933725 -2.088486 -3.599939 0.705047 -0.485300 -0.139520 1.246648 0.377422 1.160959 -1.638955 -3.126704 0.098895 -2.453507
wb_dma_ch_sel/assign_106_valid 1.703639 2.101634 1.457190 -1.730093 0.131774 3.509192 1.042486 1.344741 1.225311 -1.767675 -1.015751 1.993869 0.917601 -3.118537 0.950376 1.654490 -0.223295 2.301331 3.408606 -1.365786
wb_dma_ch_pri_enc/wire_pri28_out 0.752616 -0.758595 -0.503159 0.483778 0.485340 2.061358 -1.233381 -1.733780 0.706785 0.595754 0.064136 2.345415 -0.676616 -1.642593 -0.099938 -0.682995 -0.711962 1.511110 -2.215511 -1.102170
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.911123 -1.780116 0.213637 0.372785 0.623466 1.596642 0.341532 -0.336977 0.820699 -1.659679 0.060788 0.059515 0.072971 -0.506782 -0.931443 2.074299 -0.525037 1.689365 0.707462 -0.923128
wb_dma_ch_rf/always_10/if_1/if_1/block_1 2.077600 1.956890 1.031679 -1.496795 1.437370 2.488949 -0.047375 0.327594 1.544731 -0.254387 -0.899569 2.704080 0.082081 -2.810882 1.399542 0.145315 0.531576 1.523052 0.204478 -1.739848
wb_dma_ch_rf/always_11/if_1/if_1 3.444587 -0.113779 1.685185 -0.358859 4.667037 1.550656 -0.574186 -0.030654 1.528600 -1.440742 -1.037188 -0.568188 -0.268516 -1.194220 0.839330 3.105908 1.157462 -0.574813 -2.144950 -2.675035
wb_dma_wb_if/wire_slv_adr -3.534938 7.724160 -0.028406 -0.755873 -1.625829 -2.665165 -1.206383 -1.085479 -3.641022 3.083513 -0.383156 -0.626868 0.384351 0.524108 2.616726 -4.087222 0.043193 -5.268735 -3.182549 -0.158633
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.983528 -0.932517 0.531176 -1.082127 0.616708 0.922590 -0.953690 0.281972 2.047052 2.929777 -0.834969 0.976316 1.636766 0.976462 0.985913 0.288893 0.492419 -0.563509 0.836956 1.580823
wb_dma_ch_sel/input_ch1_csr 0.316640 0.334528 -2.745193 0.165101 0.110503 -1.797171 -0.473062 1.506306 -2.191153 2.574761 -2.357295 -1.174749 0.895457 -0.093915 3.333476 -0.904337 -2.658731 -4.209570 1.675171 3.193081
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 0.394516 -0.158896 -0.353780 0.124709 1.404937 -0.936787 -1.048266 -1.004526 0.549743 1.426067 0.180250 0.773878 -0.903327 0.258757 0.515065 -1.437272 0.962607 -0.527812 -3.125661 -0.507053
wb_dma/wire_pt1_sel_i 0.088066 -0.057793 2.070377 -0.261132 -0.244962 -0.933539 -0.279057 -4.693078 3.904587 2.352734 1.382617 -4.587160 4.530282 1.682637 1.613168 1.321045 -4.533540 -2.221689 0.026676 1.204232
wb_dma_ch_sel/always_47/case_1/stmt_1 0.183673 -0.825293 -1.023793 -0.072366 1.435214 -0.056778 0.847254 2.681226 0.189112 0.129189 -0.230691 -0.273848 -0.490609 -0.885036 -0.466571 -0.628071 -0.889699 0.369262 1.085215 -2.562531
wb_dma/wire_pt1_sel_o 2.654905 -0.687588 -0.044068 2.380553 0.435254 -1.700104 -1.636052 0.203369 -4.544137 0.083563 -1.011495 1.331873 -1.651670 0.406599 1.101702 -2.363970 -0.828475 -4.884520 -3.851023 1.609268
wb_dma_ch_sel/assign_127_req_p0/expr_1 3.154764 -0.158371 2.032451 -0.440805 3.327308 2.593838 0.476942 1.007432 0.972574 -2.953374 -1.267570 -1.321728 0.579009 -1.415123 0.265041 4.658290 0.114954 -0.007283 0.967903 -2.243810
wb_dma_ch_pri_enc/inst_u16 0.842602 -0.803100 -0.496292 0.494188 0.556861 2.065660 -1.217457 -1.695712 0.791306 0.493228 0.073602 2.277220 -0.672875 -1.645020 -0.132944 -0.573551 -0.722185 1.525338 -2.180784 -1.132197
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.261999 1.673010 -1.083076 0.803047 -0.420597 -1.085697 -0.651226 -0.204507 -0.294891 -0.643620 0.946845 -1.582363 -0.683883 0.202610 0.269363 -0.116578 1.874030 -1.162502 -0.019527 1.384953
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.521317 0.292775 -1.049522 2.343204 -0.403393 -0.537061 -0.908661 0.432409 -1.872626 -1.831993 1.611403 -2.483027 -1.818339 1.216027 -1.551229 0.923505 2.275872 -1.967405 -0.749445 0.938847
wb_dma_ch_sel/always_48/case_1 2.760761 1.799816 2.454157 1.204922 -1.377057 1.107064 0.616269 2.972353 -2.055966 -3.664746 0.688593 -0.501762 -0.101018 1.252798 0.518555 1.084133 -1.790287 -3.094512 0.387075 -2.477732
wb_dma_ch_sel/input_ch7_csr 1.128030 -0.119823 -1.101163 1.232130 -1.393611 -1.019268 -0.604685 1.977044 -4.059594 1.294632 -2.258353 -0.513054 0.084645 0.464367 1.312649 -0.634329 -2.036402 -4.703059 0.186480 3.045926
assert_wb_dma_rf/input_ch0_txsz 0.021417 0.850783 -2.290359 1.874372 -1.243518 -0.468886 -1.434798 -0.583411 -1.396817 -0.419470 -0.042479 -1.796952 -0.643747 -0.578650 -1.358217 -1.292860 -0.184235 -0.449089 -1.070841 -0.394302
assert_wb_dma_rf 1.797140 1.433974 -3.292408 2.006443 -2.149461 -1.727464 -1.738223 0.172097 -2.921649 -0.490082 -1.014309 -2.506096 -1.176768 -0.012411 -1.707777 -2.076638 -0.852396 -0.777554 -2.134777 -1.053158
wb_dma_ch_rf/reg_ch_am0_r -1.029722 -0.923179 0.471305 -1.091573 0.576712 0.879363 -0.948947 0.273813 2.003941 2.913829 -0.775410 0.979085 1.576264 1.008500 0.955252 0.224985 0.522362 -0.559115 0.800853 1.593227
wb_dma_ch_rf/always_4/if_1 -0.306475 -1.327589 -1.715662 1.513113 -2.222975 -1.132149 -1.526682 0.331440 -6.569168 -0.076227 -1.680750 0.724344 -0.789290 1.103258 -0.360674 -0.269737 -2.280046 -2.929766 -2.344207 3.206445
wb_dma_de/always_4/if_1/if_1/stmt_1 2.664142 1.058993 1.652306 -0.450706 1.905752 4.047824 -0.038717 0.535541 0.498755 -2.174275 -1.320547 0.153666 0.689745 -2.942545 0.656138 3.478805 -1.018572 0.414237 1.228180 -2.011793
wb_dma_de/always_14/stmt_1/expr_1 2.120123 1.880585 1.086561 -1.525158 1.586304 2.486262 0.018462 0.393222 1.601733 -0.345491 -0.887577 2.637306 0.051657 -2.782019 1.383983 0.211974 0.681748 1.580883 0.192296 -1.844517
wb_dma_de/wire_use_ed -1.179374 2.535779 3.567486 -5.307647 2.623258 5.876984 -2.168590 0.772518 0.392472 4.250337 -3.611737 1.974960 2.520872 -0.112569 3.770632 4.054122 -4.329638 0.140302 2.180896 -0.944391
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 0.456297 3.004399 -1.480027 0.771104 -0.145674 -3.175580 -0.765215 0.761110 -3.385320 0.141476 1.026997 4.300575 0.741475 0.313224 -0.676053 -0.243157 1.768009 -2.757747 -4.204863 -1.359669
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.810084 -0.670032 -0.491602 0.430183 0.570183 2.051995 -1.238856 -1.720675 0.782764 0.614026 0.052312 2.283244 -0.688412 -1.648301 -0.082969 -0.692110 -0.657608 1.409635 -2.238809 -1.104331
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.509904 2.711131 1.602329 -2.044594 1.085042 0.648794 1.184435 2.062989 0.930272 -0.933396 -1.012365 0.416301 0.804419 -1.373944 1.551342 1.021649 1.220758 0.122622 2.493001 -0.759600
wb_dma_ch_sel/always_7/stmt_1/expr_1 0.657424 -1.487378 -0.988869 1.440694 -1.756295 1.388535 -0.083121 -2.668488 0.369601 0.118812 0.228344 -0.677370 1.883695 -1.954404 -1.080754 0.949560 -3.537789 0.710076 0.687621 1.022476
wb_dma_ch_sel/input_nd_i 3.162993 -0.090324 2.094009 -0.434235 3.341628 2.609547 0.499171 0.987578 0.978657 -2.967034 -1.242544 -1.395541 0.554049 -1.400480 0.307018 4.693990 0.147840 -0.052744 0.997629 -2.260505
assert_wb_dma_ch_sel/input_req_i 0.982080 -1.895433 0.210595 0.363088 0.627949 1.667630 0.323331 -0.369813 0.825549 -1.730315 0.052808 0.047046 0.085585 -0.531313 -0.999601 2.137415 -0.586700 1.753009 0.706569 -0.943318
wb_dma_ch_rf/reg_ch_rl -0.828575 1.103249 -0.215422 -1.266644 -1.713837 -0.421472 1.095294 0.815940 0.782687 0.344845 0.273917 1.875330 0.302087 -0.351275 0.323639 -1.698459 0.692903 1.886384 2.232147 0.556530
wb_dma_de/reg_paused -0.930412 0.089357 -1.390098 0.481276 1.291620 -2.382537 -0.391362 -0.069617 -1.310477 1.053640 1.734416 1.004902 -0.712924 -0.355503 0.024277 -0.674364 -0.307336 -1.192081 -0.872141 0.827934
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 3.175929 0.115412 0.504641 0.639751 2.424213 1.507218 -0.892043 -2.472060 1.334116 0.290825 -0.750009 -1.241879 1.465745 -2.717794 0.708778 1.963338 -1.830963 -1.309094 -2.046670 -0.892686
wb_dma_wb_if/wire_mast_drdy 3.097161 -0.155645 -0.814045 1.752088 -0.141005 1.443213 -0.229133 -1.386714 0.803041 0.110208 -0.298306 -0.466158 2.179620 -4.927003 -0.022495 2.123133 -0.131297 -1.307706 1.818401 4.219640
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 0.227241 -0.859604 0.018519 -0.851131 -1.066856 1.267901 1.407297 0.452880 1.588473 -1.466455 0.334033 1.892408 0.395503 -0.915611 -0.724434 0.569826 0.038096 3.660691 2.920208 -0.424470
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 0.762403 -1.632476 -1.055532 1.497036 -1.758539 1.621559 -0.095859 -2.811085 0.470932 0.106755 0.255786 -0.585572 1.954435 -2.138527 -1.179311 1.009039 -3.763901 0.937920 0.763183 0.953791
wb_dma_ch_sel/assign_100_valid/expr_1 -0.143039 2.226836 1.438038 1.170073 -0.476482 2.138065 1.472453 5.513354 -3.226495 -0.653429 -2.069072 -2.129934 -0.318329 -3.047074 -0.399863 -0.324656 1.471693 -4.605700 3.722434 0.969986
wb_dma_wb_if/inst_u1 1.533049 1.342623 -0.339681 1.782975 -1.953417 -2.621545 -1.427700 0.518396 -5.739287 0.573268 -1.269138 0.221394 0.469249 1.142078 -0.389468 -0.471801 -0.188562 -5.430377 -3.301045 2.346247
wb_dma_wb_if/inst_u0 4.103049 3.602830 -2.817661 1.626489 -2.333746 -4.409955 -3.235324 0.394392 -3.566753 1.463199 0.647418 -1.060467 1.184697 0.859027 -0.316603 2.331206 -0.561058 -5.127846 -1.736812 5.197773
wb_dma_ch_sel 0.521385 1.003824 -1.460249 1.030334 -0.753530 -2.634105 -0.690381 2.081302 -4.284479 1.137823 -0.712235 2.754484 1.135972 1.348496 0.694087 0.275234 -0.102071 -4.902372 -1.713878 1.705946
wb_dma_rf/input_de_csr_we 2.514708 0.228863 0.648342 -0.808835 0.014064 3.149577 -2.237108 -3.051132 0.777359 1.065064 -0.849925 -0.426069 4.186616 -0.729841 0.701181 5.461922 -5.691881 -0.095521 0.280584 0.341100
wb_dma_rf/wire_ch0_adr0 -3.262423 2.707483 1.237921 -3.293152 -1.016048 1.336363 1.069176 3.023796 -0.604415 3.631105 -3.043178 1.263472 0.850200 -0.411524 2.644033 -2.779904 -0.253051 -0.812729 4.005807 1.297349
wb_dma_rf/wire_ch0_adr1 0.016627 2.617205 -3.135305 2.613611 -1.516978 -1.350162 -2.148862 -0.593114 -1.899388 -0.967618 0.738332 -3.196021 -1.184066 -0.416861 -0.960501 -1.216752 1.411264 -1.917387 -1.217730 0.893493
wb_dma_de/always_9/stmt_1/expr_1 2.417621 0.841954 0.794111 0.228807 1.796361 -0.506728 0.216514 -0.964152 0.607013 -0.190234 -0.798383 -3.480829 2.203380 -1.204041 0.770359 2.594004 -1.315779 -2.699873 0.098236 0.283933
wb_dma_ch_sel/always_42/case_1/cond 2.656653 -0.764900 -1.162223 -0.527439 -0.830428 0.251787 -0.930768 -0.706960 -1.401799 1.475963 -1.288890 3.904263 1.906146 -0.661507 -0.002309 1.344082 -3.243520 0.539280 -1.424927 0.079656
wb_dma_wb_slv/input_wb_cyc_i 3.053087 3.302280 2.332802 0.636052 -2.495180 -4.451615 0.265681 -2.952107 -2.305164 -0.585184 0.068086 -2.995282 1.502272 1.746682 2.446865 -0.468899 -0.584594 -5.308948 -1.524857 4.455769
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.485522 -0.988496 0.806895 0.959776 -2.612810 3.026908 0.067271 -0.857011 -1.280811 -2.099344 -1.203884 1.318367 -0.965903 -1.210745 -0.727509 -0.207806 -1.185828 1.833445 0.193171 0.348002
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 -0.628445 -2.038938 -0.671888 1.124619 -1.547560 3.406792 -1.452145 0.418193 -2.978297 -1.393966 0.231163 3.202006 -0.394952 0.616899 -2.278945 3.199845 -2.333668 1.390074 -0.410393 -0.850296
wb_dma_de/reg_tsz_cnt 1.705432 0.131686 -1.354311 3.014893 2.413773 1.114438 -0.832849 -2.020783 -0.580197 -1.106899 0.252356 -2.758290 0.264178 -3.597703 -1.446761 1.674358 -1.062524 -2.514000 -3.075430 -2.246030
wb_dma_ch_sel/reg_ndr 3.201289 -0.029118 2.035776 -0.466475 3.363347 2.608298 0.449081 1.063815 0.891694 -2.902985 -1.311865 -1.325751 0.600933 -1.505426 0.322653 4.695384 0.085040 -0.161269 0.931954 -2.271764
wb_dma_de/assign_83_wr_ack/expr_1 3.161730 0.105070 0.393310 0.725492 2.256887 1.461779 -0.947606 -2.416796 1.063293 0.391317 -0.897603 -1.165439 1.499726 -2.719450 0.633156 1.919144 -2.006577 -1.450727 -2.131704 -0.812268
wb_dma_de/reg_de_txsz_we 1.754658 0.356430 0.935853 -0.236201 1.958183 0.969010 0.712197 -3.439166 4.449144 -1.568229 0.952744 -3.760293 2.484766 -2.055545 0.645705 3.449987 -0.885899 1.088759 1.815737 -0.242781
wb_dma_ch_rf/reg_pointer_sr 0.371385 -0.249528 -0.599004 0.404566 -1.801063 -0.656582 -0.585762 0.312012 -2.462274 -0.522410 -1.614699 -0.652143 0.245639 1.046503 -0.067809 -0.324170 0.304565 -1.101620 -1.105806 1.571247
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.946538 -1.871915 0.243923 0.381670 0.593942 1.642109 0.335597 -0.304257 0.859534 -1.724499 0.061386 -0.007130 0.109744 -0.447116 -0.999300 2.185716 -0.523989 1.708394 0.716306 -0.946298
wb_dma_rf/input_de_adr1_we -0.263837 1.660927 -1.041099 0.801311 -0.360693 -1.061953 -0.635765 -0.153456 -0.230413 -0.699231 0.920970 -1.625493 -0.734754 0.223405 0.286722 -0.140908 1.893395 -1.124964 0.028621 1.370638
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 0.130950 0.742685 4.477728 -1.948798 3.508090 2.104420 -0.591922 1.033589 0.742435 3.396141 -1.045395 -1.618446 1.966387 0.753555 0.907671 1.504969 -3.854460 -3.438258 -1.684674 -3.721021
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.744243 -0.782303 -0.568504 0.460094 0.504901 2.036758 -1.211369 -1.763967 0.766865 0.576672 0.099101 2.355736 -0.682809 -1.635986 -0.151788 -0.662621 -0.704352 1.544971 -2.187929 -1.108657
wb_dma_ch_sel/always_43/case_1/cond 1.659274 0.371188 -1.280205 2.893361 2.371254 1.205276 -0.785277 -2.043234 -0.423986 -1.070184 0.280378 -2.676470 0.339153 -3.677249 -1.301853 1.645811 -1.052658 -2.494699 -2.887566 -2.253614
wb_dma_ch_rf/reg_ch_adr0_r -0.663294 2.250275 2.853086 -2.164322 -3.174162 0.690435 1.109594 3.849097 -3.703756 1.915310 -3.769897 2.502330 -0.278688 0.910587 0.786568 -3.288480 0.150888 -1.542868 1.243005 1.003751
wb_dma_ch_pri_enc/input_valid 0.362969 -0.062886 -0.357509 0.086445 1.412738 -1.019713 -1.051705 -0.997961 0.516606 1.471398 0.174031 0.791434 -0.903841 0.294073 0.503200 -1.523645 0.981913 -0.604944 -3.201377 -0.468587
wb_dma_ch_pri_enc/reg_pri_out1 0.795328 -0.745393 -0.480795 0.439175 0.606724 2.089402 -1.266142 -1.722546 0.788607 0.614308 0.034640 2.357878 -0.696581 -1.651332 -0.039499 -0.701618 -0.668345 1.476315 -2.275342 -1.125059
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 0.997157 -0.860431 -1.070096 2.141430 -0.804912 0.817506 -0.338535 0.269353 -0.915704 -0.545990 0.166434 -0.874520 0.809317 -2.583983 -0.778200 2.085472 0.886419 -1.725951 2.162698 4.503631
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.765563 1.022516 -0.204630 -1.213526 -1.616433 -0.327541 1.056327 0.750863 0.722758 0.321825 0.285640 1.820763 0.295384 -0.413282 0.285026 -1.606278 0.641333 1.831507 2.152380 0.560483
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 0.344179 -0.316305 -0.624933 -0.753408 -0.712361 0.084808 -0.991273 0.478770 -1.640912 0.610695 -0.458825 2.699379 0.595997 1.427763 0.050152 1.421957 -1.311894 0.407268 -0.555129 0.138848
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.561048 -2.195000 0.570905 2.586786 -1.105771 2.539122 -1.183051 -1.228736 -2.273520 -1.844533 -0.289785 0.979331 -2.964907 0.026887 -1.873366 -0.709010 0.415598 0.182315 -3.588916 -0.479864
wb_dma_ch_sel/input_req_i 0.371461 0.639921 -3.322530 0.302993 -3.524966 0.540683 0.339531 -1.432266 -0.649386 0.542719 0.288398 3.029127 2.687749 -2.976251 -0.999969 -0.190258 -3.859725 2.433601 1.980870 0.235359
wb_dma_rf/assign_4_dma_abort/expr_1 2.196559 2.046896 1.087206 -1.626588 1.702111 2.498936 0.017621 0.344007 1.774830 -0.286545 -0.864592 2.741848 0.048206 -2.939258 1.475425 0.176709 0.754720 1.639980 0.136971 -1.866049
wb_dma_rf/always_1/case_1/stmt_8 -1.283947 1.608369 0.985911 -3.032448 2.196080 -0.692991 0.033888 0.593397 -1.871707 3.359159 -2.192386 0.965132 -0.809480 -0.333245 0.619931 -0.921437 -0.236080 0.141761 -1.820461 -1.234247
wb_dma_ch_rf/wire_ptr_inv -0.374184 -3.020523 0.233024 1.906185 0.544151 2.036773 0.059964 0.316974 -0.828235 -2.873824 0.769459 -0.891755 -1.051939 0.467476 -2.786460 3.036528 -0.007937 0.799755 -0.076802 -1.333119
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.028857 2.482664 0.090040 -0.597353 1.012774 1.262709 -1.558251 -1.894331 1.728637 1.967076 0.360148 1.482953 -0.412308 -2.050340 1.831719 -2.130221 0.573006 0.016302 -2.098285 -0.524477
wb_dma_ch_sel/assign_138_req_p0 1.500399 3.515301 0.302504 -0.796763 -0.148732 2.441064 0.311322 1.029510 0.985190 -2.445969 -0.047765 0.236718 0.208153 -2.869338 1.146348 1.682758 1.563242 1.087451 3.319347 0.024631
wb_dma_rf/always_1/case_1/stmt_1 -0.839887 0.096891 -1.368324 0.449777 1.467103 -2.364955 -0.380175 -0.014929 -1.254593 1.072379 1.774065 1.072367 -0.736210 -0.423096 0.012183 -0.563919 -0.340953 -1.217570 -0.892516 0.707863
wb_dma_rf/always_1/case_1/stmt_6 -0.909352 3.200196 3.189274 -1.284796 -1.209553 -3.314023 1.535433 -0.586668 -2.607140 0.597762 -0.667063 1.112284 0.330556 2.125942 0.381451 -0.917244 3.957055 -2.388875 -4.422425 -0.042705
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.315666 4.646398 2.581105 -1.562736 1.417008 -1.242853 1.213862 1.329709 1.974754 -1.524851 0.557658 -2.370631 1.187819 0.373736 3.232217 0.909112 2.441272 -2.737909 2.091913 -0.062559
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.969185 -1.881798 0.224709 0.368271 0.647054 1.688263 0.355473 -0.345340 0.897602 -1.768427 0.060916 0.014771 0.126171 -0.508730 -0.976325 2.164165 -0.579657 1.753788 0.716662 -0.967770
wb_dma_ch_sel/always_43/case_1 1.690382 0.385779 -1.198995 2.827342 2.349942 1.152360 -0.823903 -2.019156 -0.571019 -1.077140 0.232896 -2.674216 0.305176 -3.523546 -1.319467 1.661270 -1.020048 -2.540107 -3.000479 -2.295230
wb_dma_ch_sel/assign_9_pri2 0.418393 -0.673063 -0.138163 0.359443 -0.921797 3.132628 -0.213109 -0.750804 0.248435 -0.899895 -0.096495 1.623858 0.182347 -1.957768 -0.615567 0.862705 -1.720562 2.152602 0.981492 -0.655141
wb_dma_pri_enc_sub/always_1/case_1 0.796435 -0.759831 -0.460537 0.470018 0.545976 2.143187 -1.196920 -1.704272 0.797887 0.533267 0.060976 2.312017 -0.671424 -1.659029 -0.084961 -0.615466 -0.726764 1.559284 -2.144352 -1.159440
wb_dma_rf/always_2/if_1 0.802073 3.080225 -2.106617 -2.267674 0.172874 -0.957285 -2.279058 -0.423490 -2.326658 0.942069 0.292781 6.169668 -0.687890 -1.015039 1.363886 -0.440790 -0.011940 2.441185 -2.647658 -0.476515
wb_dma/wire_dma_abort 2.186982 1.957847 1.105345 -1.541188 1.593288 2.536169 -0.013058 0.447917 1.546644 -0.266477 -0.947896 2.720670 0.078999 -2.895880 1.395465 0.197582 0.602511 1.456421 0.131368 -1.863631
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -0.064561 0.981779 -2.827144 1.061650 -2.979454 0.226566 1.271386 -2.006210 0.836639 0.165013 0.770265 0.273129 2.177253 -4.302501 -1.001935 -1.760527 -2.643867 1.863835 2.472813 0.410775
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.499566 -0.971694 0.801083 0.945538 -2.511323 3.027650 0.063356 -0.829032 -1.228823 -2.100493 -1.175718 1.291834 -0.901676 -1.228191 -0.728335 -0.086622 -1.210375 1.783030 0.195523 0.264239
wb_dma_wb_if/input_wb_stb_i -0.638142 5.614662 0.318391 -1.996140 0.101524 -0.781291 0.624579 -0.490007 3.745649 -1.162156 1.799741 -1.628836 0.138478 -1.264615 2.600817 -0.623286 4.262655 1.138499 3.411259 1.199801
wb_dma_rf/input_de_txsz 3.305918 -0.957104 1.131636 0.587348 2.372596 1.040727 0.536135 -1.073399 1.218449 -1.862645 -0.833597 -3.382661 2.212505 -1.527873 -0.160976 4.611255 -1.796937 -1.171542 0.664401 -0.665227
wb_dma_ch_pri_enc/wire_pri3_out 0.751784 -0.735502 -0.509184 0.471712 0.473851 2.038344 -1.262395 -1.690980 0.684033 0.606671 0.068858 2.364482 -0.712001 -1.638999 -0.108553 -0.708354 -0.700529 1.433180 -2.261801 -1.082858
wb_dma_ch_sel/wire_gnt_p1 0.347753 -0.136089 -0.380908 0.108241 1.428799 -0.997182 -1.073584 -1.014453 0.570108 1.495230 0.159992 0.790877 -0.939752 0.267450 0.544370 -1.517522 1.009581 -0.576156 -3.265947 -0.504889
wb_dma_ch_sel/wire_gnt_p0 2.599111 1.842692 2.625562 1.273619 -2.513098 1.816298 1.418313 3.811581 -2.844943 -4.773616 0.510079 -1.014598 0.593664 0.891663 -0.260255 2.326332 -2.721743 -2.741575 2.559606 -2.302657
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.321858 4.738305 2.674367 -1.637277 1.332077 -1.265184 1.253454 1.381210 1.970047 -1.479666 0.519809 -2.294894 1.307689 0.476105 3.315981 0.908151 2.352515 -2.846685 2.100614 -0.086863
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.949845 -1.859041 0.227281 0.392303 0.632958 1.682937 0.350182 -0.364949 0.869914 -1.727494 0.033569 0.055538 0.117485 -0.529608 -0.983092 2.189600 -0.603607 1.806189 0.746081 -0.947279
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.853611 0.150626 -1.590707 0.511124 1.513814 -2.521782 -0.436008 -0.048374 -1.222268 1.152278 1.920012 1.094812 -0.762301 -0.591838 0.062683 -0.697802 -0.382936 -1.190377 -0.895675 0.749280
wb_dma/input_wb0_err_i 2.108785 2.113775 1.030206 -1.644873 1.489272 2.639708 -0.015063 0.313696 1.763187 -0.250540 -0.848549 2.893185 0.143003 -3.066130 1.508061 0.120227 0.631554 1.703991 0.315268 -1.797638
wb_dma_ch_sel/always_44/case_1/stmt_4 3.180865 -0.469344 1.557038 1.181126 -2.562334 -0.987092 0.174741 1.050240 -3.696289 -1.978235 -1.105579 1.521313 -1.254758 1.386309 -2.058423 -0.672920 0.561718 -0.791372 -3.053643 -0.240766
wb_dma_ch_sel/always_44/case_1/stmt_1 -2.706232 4.592081 1.834779 -1.711146 -3.936948 2.717389 1.873824 2.198530 -1.245062 -1.020783 -0.725728 0.647678 -0.514545 -1.917876 1.873143 -3.174938 -0.419226 0.885573 5.300679 0.868459
wb_dma_wb_mast/wire_wb_data_o 0.042019 -0.562185 -0.365984 0.451017 -1.152200 -0.231722 -1.140209 -4.167037 2.033660 2.418839 0.675228 -3.152891 3.282250 0.028949 -0.071606 1.076518 -3.937592 -0.701300 -0.050903 2.036154
wb_dma_de/always_6/if_1/if_1/stmt_1 2.320373 -2.397254 0.764996 2.182071 3.578069 0.556094 -0.663858 -1.470076 0.173219 -1.631241 0.074751 -3.474963 0.222534 -0.283447 -1.521992 4.067305 -0.293929 -2.420685 -3.011215 -1.472324
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 0.366858 -0.097276 -0.392862 0.112574 1.418218 -1.041122 -1.072622 -1.015827 0.503010 1.490583 0.178825 0.797078 -0.919307 0.284577 0.532885 -1.544426 1.032744 -0.611322 -3.293631 -0.472770
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.976863 -1.894828 0.207130 0.375200 0.643723 1.675758 0.346564 -0.359435 0.864006 -1.708000 0.028487 0.076371 0.101629 -0.563544 -0.989371 2.143203 -0.602091 1.806025 0.700184 -0.970686
wb_dma_ch_sel/always_38/case_1/cond 2.272313 3.117911 -3.426687 1.054516 1.775043 -0.749101 0.587076 0.648780 1.394294 -0.216290 0.372982 -1.950786 0.646453 -5.393243 0.380078 -1.306406 -0.122852 -0.855690 0.890372 -2.296130
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 0.768177 -0.098135 -2.635077 2.199962 -1.445846 0.757813 0.235933 -2.831555 0.190928 -0.213175 0.479705 -1.390067 1.943266 -3.999623 -1.317986 -0.075770 -3.380878 0.226210 0.406124 -0.208654
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 3.417176 -0.933573 1.128774 0.638592 2.385126 1.008969 0.537391 -1.076601 1.211261 -1.844055 -0.867566 -3.542428 2.334800 -1.592506 -0.138119 4.706133 -1.854940 -1.322891 0.729009 -0.620130
wb_dma_de/assign_4_use_ed -1.215125 2.535531 3.334774 -5.185834 2.464623 5.788453 -2.256696 0.725481 0.432610 4.279171 -3.542477 2.107230 2.548565 -0.117651 3.818878 3.847924 -4.202643 0.104197 2.191814 -0.781481
assert_wb_dma_wb_if/assert_a_wb_stb 1.792403 -1.086843 0.139491 2.241239 -0.286836 -1.253538 -0.972838 0.204058 -4.486290 -0.559638 -0.749786 0.609430 -1.109280 0.694812 0.737410 -1.346629 -1.752906 -4.177206 -1.894636 1.923233
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 3.105473 0.075853 2.095559 -0.530574 3.370772 2.537913 0.491720 0.970646 1.074841 -2.899485 -1.196869 -1.408564 0.613341 -1.459071 0.423694 4.621065 0.203080 -0.079661 0.994894 -2.241016
wb_dma_ch_sel/assign_132_req_p0 1.388313 2.447292 3.501858 0.812451 -1.208192 1.952892 1.044548 1.111312 -0.893037 -4.641209 0.062581 -2.010839 -0.925885 0.500530 0.827264 1.493777 1.854817 -1.928534 1.473707 -0.023260
wb_dma_ch_rf/always_25/if_1 1.791072 -0.405174 -2.278412 0.208216 0.181109 -1.700706 0.256816 2.959724 -1.580344 0.064530 -1.146373 -1.105762 -1.237905 -0.027896 -0.891294 -1.597064 -1.393738 0.267426 -0.241198 -2.579491
wb_dma_de/wire_rd_ack 3.184298 0.115857 0.414192 0.737639 2.348382 1.395986 -0.988695 -2.474349 1.174248 0.385617 -0.781624 -1.248540 1.490547 -2.676782 0.703200 1.979727 -1.882059 -1.472713 -2.232377 -0.767556
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.386309 2.835651 1.558629 -2.072080 1.052294 0.548276 1.240528 2.077907 0.981974 -0.895273 -0.951690 0.489014 0.800606 -1.399353 1.579317 0.844316 1.351167 0.222107 2.560135 -0.722834
wb_dma/wire_slv0_adr -3.374870 7.739929 -0.120965 -0.549356 -1.697056 -2.507275 -1.138662 -1.014727 -4.014826 2.743612 -0.420236 -0.428589 0.254623 0.312336 2.450329 -3.985296 -0.052025 -5.289853 -3.358499 -0.399625
wb_dma_wb_slv/input_wb_stb_i -0.619683 5.694335 0.286846 -1.967648 0.008632 -0.772609 0.666067 -0.420767 3.665399 -1.104062 1.783619 -1.504861 0.217023 -1.341418 2.580807 -0.680992 4.132374 1.088097 3.370026 1.207138
wb_dma_ch_sel/assign_96_valid/expr_1 -0.728427 2.403525 -0.588838 -0.990990 2.149618 1.712100 0.380920 4.832884 -0.373475 2.159076 -2.038615 -0.293227 0.959260 -2.833694 3.087010 -0.052662 0.220622 -3.625780 4.456080 0.897172
wb_dma_ch_sel/always_4/stmt_1 2.078469 3.057702 -3.559488 0.995904 1.842333 -0.910922 0.585775 0.811068 1.395355 0.040376 0.355039 -1.885747 0.532109 -5.290155 0.391948 -1.650321 -0.080454 -0.868391 0.725794 -2.445835
wb_dma_rf/wire_pointer2_s 0.497102 -0.063330 -0.620422 0.451805 -1.986400 -0.517840 -0.652378 0.385300 -2.644039 -0.713944 -1.791948 -0.840566 0.242697 0.961302 -0.161476 -0.389011 0.330947 -1.184700 -1.140530 1.496543
wb_dma_de/reg_chunk_dec 3.010480 1.076432 1.365345 -0.425541 3.346103 3.071015 -1.035198 -0.408907 1.030738 -0.679208 -1.199567 0.900114 -0.194215 -2.648860 1.235300 1.959489 0.028625 -0.217465 -1.832573 -2.453935
wb_dma_de/reg_chunk_cnt_is_0_r 2.631521 1.159478 1.705844 -0.481267 1.840816 3.974120 -0.065984 0.621051 0.416094 -2.061541 -1.346897 0.173223 0.670190 -2.874415 0.729150 3.345484 -0.949411 0.310083 1.240889 -1.954331
wb_dma_ch_sel/assign_158_req_p1/expr_1 0.326093 -0.125118 -0.370871 0.113826 1.367224 -0.955313 -0.998215 -0.964938 0.510145 1.407919 0.155369 0.765065 -0.888605 0.272604 0.502951 -1.467767 0.947973 -0.554652 -3.080515 -0.458643
wb_dma/wire_wb0_cyc_o 0.346975 -0.143191 -0.355563 0.094672 1.397316 -0.957385 -1.027662 -1.031770 0.538402 1.455378 0.190097 0.768575 -0.899042 0.272848 0.488380 -1.486825 0.986862 -0.542069 -3.196969 -0.476769
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.518697 -0.855181 0.851845 1.016765 -2.601041 2.911723 0.007963 -0.749672 -1.477958 -2.080739 -1.273617 1.220822 -0.926171 -1.172601 -0.661187 -0.229703 -1.224903 1.527252 0.141295 0.423928
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.026992 0.229420 1.014489 1.584017 -0.819843 0.193327 0.106560 2.879943 -1.691972 2.020903 -0.513076 1.407723 2.548006 0.718211 -1.364241 1.222411 0.426555 -5.359295 -0.264480 0.530131
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 3.045415 0.808851 4.486261 0.798497 -2.328189 1.910552 0.661115 0.783634 -2.131912 -3.512571 0.132861 1.098348 0.836527 1.855461 0.384124 1.777108 -2.564528 -2.458615 -0.830813 -1.616427
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.512295 0.426841 -1.077289 2.328184 -0.417875 -0.519923 -0.886846 0.427784 -1.799435 -1.945619 1.674390 -2.528911 -1.899085 1.198431 -1.543671 0.962954 2.464828 -1.936147 -0.622164 0.979187
wb_dma_ch_rf/reg_ch_adr1_r -1.508573 0.349489 -1.031356 2.235711 -0.428991 -0.489576 -0.908446 0.346070 -1.693558 -1.824398 1.603273 -2.400668 -1.816379 1.206363 -1.470654 0.893527 2.378585 -1.823641 -0.659732 1.003314
wb_dma/input_wb0_cyc_i 2.357234 5.079393 3.297969 -1.517002 -2.191267 -4.849334 1.593417 -4.512304 2.780302 0.832049 1.122534 -5.307108 4.079920 1.733799 2.027682 1.830516 0.712653 -3.284546 -0.506839 3.266837
wb_dma_ch_sel/always_8/stmt_1 0.678780 -0.841407 -0.782794 -0.409983 -1.568304 2.998027 -1.219403 -0.236717 -1.435181 -0.149397 -0.498220 4.243220 0.757444 -0.476261 -0.466861 2.200158 -2.928252 2.399616 0.315874 -0.462384
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 0.982375 -1.707844 -1.603012 0.741652 -2.429875 1.431575 -1.132499 -2.278275 -1.248745 0.846563 -0.175906 1.915048 2.555020 -0.594344 -0.988749 2.365249 -4.921459 0.988709 0.030307 1.178934
wb_dma_wb_slv 1.312604 1.402131 -0.240591 1.956694 -2.017783 -2.670117 -1.371985 0.506504 -5.821002 0.558249 -1.272958 -0.032124 0.534065 1.184481 -0.388600 -0.680992 0.015413 -5.744702 -3.374470 2.469176
wb_dma_de/inst_u0 0.667218 -1.603709 0.671147 0.139172 -0.364004 0.077990 1.100230 5.949446 -2.613704 1.111531 -3.714358 -0.121687 -0.360958 1.440448 0.090788 -2.190815 -0.699334 -3.287175 1.370293 -1.044703
wb_dma_de/inst_u1 -0.884378 -1.466681 1.340385 0.699352 2.447791 -0.081342 1.462969 2.752038 0.506240 -1.206430 1.126884 -2.369755 -0.405246 1.404971 -0.591005 0.582580 -0.891503 -1.878712 0.401202 -3.910928
wb_dma_pri_enc_sub/input_pri_in 0.786207 -0.786997 -0.484596 0.436811 0.565241 2.093271 -1.190471 -1.730197 0.789350 0.522794 0.053800 2.317347 -0.668382 -1.651399 -0.104143 -0.617282 -0.694037 1.543344 -2.165162 -1.145424
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 1.698612 0.434809 1.027755 -0.279020 1.998724 0.989944 0.768806 -3.395881 4.568468 -1.591254 0.954936 -3.830354 2.486451 -1.984819 0.745741 3.435165 -0.779153 1.116106 1.931042 -0.224283
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.434805 -0.947085 0.798230 0.959963 -2.553629 3.017139 0.048732 -0.833548 -1.256406 -2.087303 -1.170831 1.246279 -0.901322 -1.221869 -0.675258 -0.239753 -1.171014 1.780405 0.232608 0.360713
wb_dma_ch_sel/assign_146_req_p0/expr_1 1.429818 3.694742 0.347019 -0.820087 -0.215352 2.352679 0.293044 1.162892 0.794200 -2.361592 -0.081187 0.327128 0.175281 -2.776648 1.184736 1.540051 1.607449 0.940030 3.247823 0.072880
wb_dma_ch_sel/assign_101_valid/expr_1 -0.184709 2.257191 1.526902 1.156132 -0.520995 1.929108 1.554675 5.291212 -3.072933 -0.925955 -1.845410 -2.368714 -0.357429 -2.800730 -0.353219 -0.307507 1.535245 -4.473687 3.658625 0.867753
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.959759 -1.879490 0.227551 0.357595 0.602464 1.636666 0.366748 -0.317291 0.853705 -1.734058 0.056935 0.041862 0.106742 -0.505574 -0.960281 2.142551 -0.592080 1.727227 0.731702 -0.948113
wb_dma_de/reg_de_adr1_we -0.250413 1.707137 -1.112189 0.823933 -0.422364 -1.170362 -0.699487 -0.206434 -0.321275 -0.629995 0.962939 -1.608904 -0.699360 0.256550 0.323766 -0.124931 1.891250 -1.197461 -0.055546 1.459449
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 2.311914 2.704688 -3.968926 0.300760 1.148100 -0.868971 -0.292115 1.220468 0.032476 0.465473 0.029310 0.376127 1.103762 -3.771117 0.512772 -0.135834 -1.267396 -0.503285 0.483502 -2.166888
wb_dma_ch_sel/always_46/case_1 -1.000856 -0.948852 0.481464 -1.039035 0.555225 0.860882 -0.914785 0.337762 1.988074 2.835164 -0.785202 0.929076 1.519635 1.016428 0.927833 0.248332 0.543385 -0.514987 0.825101 1.494667
wb_dma_ch_rf/assign_11_ch_csr_we 0.352814 1.791456 2.989354 0.770071 -2.144576 0.946559 1.389340 2.460325 -2.033930 1.497484 -2.452635 -0.813820 3.477375 0.082160 -0.283567 0.690569 0.725796 -5.819060 -0.180774 0.440466
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.244869 -2.728274 -0.701972 1.509294 -0.296263 0.070260 0.465796 -2.451804 1.047947 -0.660519 0.367946 -2.180032 1.893471 -0.704191 -1.464177 2.241685 -2.632749 0.412780 0.466846 0.697806
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.493088 -0.888824 0.850364 0.965883 -2.636775 3.005643 0.067877 -0.794272 -1.369358 -2.122081 -1.243775 1.252124 -0.931017 -1.173032 -0.659065 -0.261779 -1.161799 1.695842 0.204725 0.389012
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.256845 4.657366 2.675304 -1.655133 1.481416 -1.212745 1.246037 1.474835 1.956490 -1.451945 0.480471 -2.284708 1.206748 0.489876 3.300318 0.865377 2.460620 -2.774029 2.094166 -0.138068
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.365856 2.812060 1.575683 -2.118856 1.032293 0.512962 1.246604 2.032123 1.086457 -0.898132 -0.920465 0.449453 0.799985 -1.363038 1.623401 0.796139 1.405111 0.256453 2.550429 -0.729201
wb_dma/wire_de_adr0_we -0.757158 1.019161 -0.177804 -1.238107 -1.648300 -0.388360 1.095723 0.758679 0.799877 0.291027 0.292668 1.810516 0.298851 -0.371504 0.255145 -1.645864 0.625154 1.881465 2.211540 0.549902
wb_dma_wb_slv/wire_rf_sel 2.026952 5.161066 -1.965282 -0.974677 -1.638616 -5.415215 -0.286771 -1.643528 -0.050993 -1.035850 1.942328 0.527154 -0.467553 0.422563 0.001251 0.588523 4.669773 0.757692 -1.401256 2.471952
assert_wb_dma_wb_if 1.736209 -0.943109 0.108995 2.011597 -0.277085 -1.258676 -0.904897 0.279929 -4.119448 -0.536596 -0.689001 0.748893 -1.053340 0.668512 0.694560 -1.322272 -1.533545 -3.812396 -1.807299 1.714321
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.947828 -1.861577 0.205091 0.369372 0.573276 1.607864 0.332308 -0.320867 0.781399 -1.724969 0.013820 0.025808 0.097133 -0.467148 -1.003198 2.130237 -0.589297 1.715255 0.691660 -0.906294
wb_dma_ch_sel/assign_120_valid 1.889739 2.149324 1.475232 -1.700193 0.231309 3.665050 1.040628 1.402559 1.138579 -1.822261 -1.082817 2.021580 0.994635 -3.304065 0.927574 1.812814 -0.385836 2.196141 3.426998 -1.475367
wb_dma/wire_wb1s_data_o -0.027425 -0.602012 -0.386038 0.517632 -1.175794 -0.368903 -1.174401 -4.163315 1.853368 2.507025 0.679436 -3.267815 3.302219 0.175768 -0.086479 1.087191 -3.966902 -0.914926 -0.118399 2.133312
wb_dma_de/wire_adr0_cnt_next1 0.738488 -1.565099 0.698058 0.081914 -0.295936 -0.083996 1.109558 5.859731 -2.609291 1.121669 -3.679940 -0.097218 -0.372134 1.548988 0.052308 -2.165083 -0.565580 -3.268205 1.227657 -1.036618
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.935562 -1.810640 0.219909 0.384032 0.638544 1.642393 0.343566 -0.326782 0.851083 -1.700854 0.035546 0.016119 0.104384 -0.512271 -0.970704 2.113999 -0.571908 1.730003 0.704617 -0.912391
wb_dma/wire_pt0_sel_o 0.094886 -0.001515 1.997946 -0.224449 -0.253533 -0.967420 -0.298302 -4.570305 3.647610 2.295124 1.353256 -4.457869 4.389066 1.646778 1.556329 1.304392 -4.430316 -2.275853 -0.069525 1.191180
wb_dma/wire_pt0_sel_i 2.475307 -0.779159 0.047813 2.137737 0.706853 -1.481598 -1.628933 0.099883 -4.039355 0.266232 -1.021050 1.071400 -1.512162 0.501091 1.152699 -2.000932 -0.886765 -4.720006 -3.749123 1.421285
wb_dma_ch_rf/always_11 3.483035 -0.243710 1.643770 -0.310819 4.720195 1.595459 -0.578300 -0.033082 1.490430 -1.449719 -1.068082 -0.584549 -0.306538 -1.187021 0.818618 3.140064 1.068620 -0.649194 -2.184989 -2.670212
wb_dma_ch_rf/always_10 2.155806 1.822033 0.929111 -1.473041 1.465448 2.519664 -0.046186 0.306216 1.549741 -0.259095 -0.903455 2.843624 0.070579 -2.911536 1.338759 0.159335 0.516748 1.658987 0.155144 -1.812559
wb_dma_ch_rf/always_17 1.567559 0.433520 -1.255112 2.933911 2.225764 0.914611 -0.750270 -1.708005 -0.939132 -1.097903 0.150927 -2.837613 0.288337 -3.387275 -1.400594 1.571588 -0.928618 -2.885535 -2.962094 -2.190893
wb_dma_ch_rf/input_de_csr_we 2.554625 0.200522 0.550368 -0.730022 -0.161001 3.316470 -2.374717 -3.115107 0.611212 1.259104 -0.926476 -0.254120 4.211895 -0.857841 0.646299 5.351985 -5.953310 -0.100139 0.194405 0.419613
wb_dma_ch_sel/assign_147_req_p0 1.530522 3.618565 0.319666 -0.677614 -0.248139 2.300028 0.232880 1.192083 0.508435 -2.328252 -0.198830 0.291069 0.203976 -2.740509 1.102336 1.630996 1.428338 0.647019 3.060974 0.114310
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.327551 4.591393 2.607552 -1.613916 1.379786 -1.177861 1.238954 1.345624 1.903894 -1.440133 0.469095 -2.163218 1.232745 0.404483 3.192163 0.848925 2.253507 -2.700157 1.991476 -0.165903
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.357653 1.690235 0.884162 -1.125501 1.369824 0.131815 0.313609 -0.599875 1.966471 -0.660555 0.330884 -0.971156 0.212380 -0.483916 1.251395 0.637613 1.096575 0.548658 0.643965 -0.669592
wb_dma_wb_if/wire_slv_dout -4.895717 7.716626 0.723340 0.154348 -3.421830 0.083887 -1.401810 -2.071276 -3.337741 1.680952 1.504801 -1.397641 0.711510 -2.493340 3.183736 -2.690885 0.360205 -4.541677 1.181579 5.208630
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 1.152326 2.026377 -2.727135 0.864028 2.023390 -2.155755 0.032457 -1.938633 0.333629 1.347782 1.548760 0.815821 0.827176 -4.730558 0.421875 -1.401134 -1.229596 -1.043440 -1.241337 -0.408713
wb_dma/wire_pointer -0.577498 -2.075818 -0.686133 1.135970 -1.471954 3.389582 -1.446293 0.332719 -2.910724 -1.453779 0.293004 3.102789 -0.428594 0.581071 -2.303667 3.246863 -2.292206 1.430579 -0.425496 -0.903495
wb_dma_de/assign_75_mast1_dout/expr_1 -0.004650 -0.572395 -0.377177 0.391897 -1.129810 -0.178209 -1.216271 -4.266924 2.115130 2.507674 0.694175 -3.161628 3.344141 0.063021 -0.081911 1.138336 -4.026659 -0.646288 -0.041036 1.991373
wb_dma/wire_ch3_csr 0.249733 0.435241 -2.651248 0.039822 -0.088113 -1.780653 -0.374945 1.457874 -2.289296 2.660208 -2.418373 -1.066294 0.966358 -0.165652 3.314945 -0.916511 -2.823556 -4.100940 1.693914 3.256157
wb_dma_ch_rf/assign_27_ptr_inv -0.341506 -3.044171 0.251705 1.910677 0.581247 2.097264 0.117775 0.299622 -0.788561 -2.906749 0.763429 -0.931819 -1.040192 0.500566 -2.747199 3.090246 0.004585 0.811647 -0.052473 -1.354870
wb_dma_de/reg_adr1_inc -0.265277 1.681761 -1.051744 0.841295 -0.334091 -1.120564 -0.645418 -0.191956 -0.212823 -0.696532 0.946697 -1.698580 -0.725012 0.250278 0.284688 -0.142834 1.939557 -1.148183 0.040328 1.410953
wb_dma_ch_sel/input_ch6_csr 1.131760 0.000902 -0.902690 1.121322 -1.229436 -1.051799 -0.736033 1.913059 -4.114470 1.439785 -2.266521 -0.549406 0.096718 0.632871 1.324755 -0.512264 -1.983926 -4.779415 -0.085495 2.995131
wb_dma_de/input_mast0_err 2.119665 1.947395 1.021164 -1.585808 1.708860 2.532555 -0.065664 0.241274 1.836906 -0.263290 -0.792778 2.783187 0.009988 -2.907466 1.451900 0.097799 0.757955 1.727287 0.094169 -1.863910
wb_dma_de/assign_68_de_txsz/expr_1 3.376946 0.440723 -0.687073 1.534108 2.546940 0.175371 0.882933 -1.158432 0.776920 -2.139111 -0.655837 -4.163800 2.273970 -3.557045 -0.479904 3.531477 -1.640193 -1.827190 0.392102 -1.700888
wb_dma/wire_ch2_csr 0.197198 0.347300 -2.588299 0.119876 -0.242220 -1.470323 -0.491189 1.379836 -1.993810 2.610540 -2.278917 -1.093432 1.046613 -0.228075 3.296524 -0.873559 -2.727920 -3.963322 1.972534 3.495187
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 0.757540 -0.735116 -0.518676 0.464476 0.477841 2.115169 -1.278475 -1.772773 0.796760 0.626368 0.065997 2.411060 -0.713404 -1.675228 -0.105561 -0.735483 -0.762651 1.529298 -2.260659 -1.095230
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.960659 -1.872255 0.194567 0.354187 0.611624 1.637921 0.345674 -0.361721 0.861125 -1.723043 0.059247 0.049634 0.097068 -0.513145 -0.974360 2.134001 -0.603880 1.772483 0.676968 -0.941972
wb_dma_rf/input_ndnr 1.477135 -1.166951 0.793750 2.163524 0.933712 2.945289 -0.133928 -0.804069 -0.927135 -2.426816 -0.193842 -2.831143 1.066903 -1.891566 -1.739002 4.395589 -2.261649 -1.521516 0.227656 -0.870555
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.951696 -1.835036 0.210932 0.361544 0.585005 1.673170 0.337646 -0.355398 0.819124 -1.694199 0.050620 0.048186 0.121305 -0.537163 -0.964223 2.149506 -0.590414 1.727180 0.686529 -0.946896
wb_dma_de/always_19/stmt_1 1.676949 0.419109 1.643175 -1.169705 0.029825 -2.116488 2.580632 3.787844 0.643723 -0.545713 0.911765 1.703690 0.788437 0.916253 -0.700455 -1.555760 -0.581646 0.157071 0.740483 -4.034435
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -0.399823 2.671325 0.442673 -0.689931 -0.534919 2.236369 -0.552996 -0.840369 1.042166 0.558120 0.195673 0.725854 0.517665 -2.336072 1.335950 -0.740314 -0.443244 0.507657 1.077812 0.057449
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -3.700284 3.726741 2.820917 -2.313983 1.415768 6.789095 -2.507378 0.399610 2.526167 3.949800 0.090929 0.155094 0.321398 -2.208943 2.733907 -0.949602 -2.376857 -0.562924 1.739439 -1.705453
wb_dma_ch_sel/assign_139_req_p0/expr_1 1.516736 3.570610 0.278239 -0.782467 -0.245050 2.386635 0.263841 1.200359 0.698339 -2.272964 -0.153154 0.490225 0.188514 -2.856914 1.094100 1.515833 1.459268 0.992884 3.177764 0.032337
wb_dma_de/assign_78_mast0_go/expr_1 0.385455 -0.166964 -0.378092 0.125505 1.425195 -0.948669 -1.031914 -1.048110 0.559946 1.428945 0.173555 0.766160 -0.873349 0.281984 0.490874 -1.462319 0.994808 -0.535243 -3.148978 -0.487613
wb_dma/assign_6_pt1_sel_i 0.158846 -0.027163 1.988127 -0.198567 -0.217075 -0.879511 -0.269792 -4.519162 3.706229 2.203969 1.318079 -4.381026 4.345722 1.562400 1.563492 1.332907 -4.380185 -2.220128 -0.033495 1.125641
wb_dma/wire_mast1_adr 1.622199 0.493246 1.599230 -1.149742 -0.226244 -2.168633 2.606980 3.692102 0.609962 -0.597689 0.986955 1.831293 0.784920 0.935657 -0.682413 -1.647771 -0.512992 0.310118 0.756604 -3.838204
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.350140 -0.103711 -0.393438 0.129355 1.379234 -1.028387 -1.078613 -1.021781 0.490915 1.501618 0.174355 0.798650 -0.892933 0.308342 0.480672 -1.564896 1.016308 -0.611197 -3.276720 -0.455353
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 2.192001 2.093167 1.083480 -1.539118 1.589979 2.450692 -0.016883 0.478635 1.518331 -0.278049 -0.946923 2.685573 0.116699 -2.896751 1.422535 0.241487 0.644245 1.386047 0.211233 -1.793741
wb_dma_rf/input_dma_busy 0.809446 2.050654 -0.365927 0.515014 -1.438407 -1.691665 -0.401181 0.431810 -2.470752 -0.791587 -0.245822 3.465035 0.922631 1.486291 -1.109432 0.067943 2.295745 -1.342827 -3.939295 -1.791311
wb_dma_de/reg_adr1_cnt -1.046776 0.365286 0.316501 1.388964 2.041178 -1.006714 0.731828 2.542604 0.257801 -1.695943 1.933151 -3.785186 -0.993837 1.502062 -0.106784 0.439741 0.888396 -3.060961 0.448307 -2.459042
wb_dma_ch_sel/always_42/case_1/stmt_4 1.084721 -1.788568 -1.547465 0.677396 -2.336834 1.622770 -1.053189 -2.226084 -1.097809 0.732746 -0.208572 2.018556 2.502069 -0.708983 -0.988539 2.393159 -4.896093 1.207368 0.145395 1.014729
wb_dma_ch_sel/always_42/case_1/stmt_2 1.125429 -1.729780 -1.346222 1.514489 -0.262896 0.824636 -1.041185 -3.664329 1.087416 1.353580 0.393716 0.238580 0.979934 -1.894020 -0.648177 -0.371309 -2.634176 0.485223 -2.244471 0.353313
wb_dma_ch_sel/always_42/case_1/stmt_3 0.658371 -1.544939 -1.065059 1.479474 -1.778559 1.603552 -0.128158 -2.858935 0.457801 0.155122 0.253134 -0.624265 1.965411 -2.133174 -1.101535 0.973033 -3.779757 0.865004 0.724121 1.009258
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.063237 0.451602 1.681530 -2.565975 -0.398444 -1.168625 0.435619 -1.186224 -1.085951 2.228470 -2.605088 -0.060787 1.348091 2.357118 3.898868 -0.497335 -4.029175 -1.686015 0.450537 1.822902
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -0.408640 -1.177008 -1.705984 1.401581 -2.177499 -1.215574 -1.555699 0.296137 -6.350163 0.099650 -1.634337 0.696588 -0.667431 1.175459 -0.215213 -0.390040 -2.268157 -2.978113 -2.287279 3.168854
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -0.972937 7.499968 3.810649 -2.457857 0.349707 1.218368 2.035685 0.404919 5.301517 -2.999591 2.353310 -3.674245 1.389173 -0.639697 5.629045 -0.015877 2.426932 -1.270154 6.277534 0.001220
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.368836 -0.136931 -0.372176 0.129897 1.443441 -1.047983 -1.070375 -1.062651 0.504301 1.529068 0.177986 0.769721 -0.945490 0.317482 0.501021 -1.579023 0.985973 -0.671132 -3.311486 -0.476921
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -3.306338 3.966080 4.681089 -2.652321 2.018601 5.841000 -1.579605 -0.201933 4.095099 3.434811 0.902865 -0.834362 1.190097 -0.797877 4.076657 -0.929330 -2.711272 -1.663268 1.560713 -2.431792
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.404885 -1.060496 0.761734 2.078698 0.784698 2.866130 -0.147694 -0.770218 -1.055739 -2.210037 -0.250405 -2.706926 1.125586 -1.889677 -1.696127 4.200037 -2.324451 -1.674263 0.260079 -0.747634
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.475191 -0.844973 0.765947 0.965222 -2.520071 2.880067 0.032686 -0.853740 -1.288512 -2.047781 -1.168648 1.246961 -0.934596 -1.196926 -0.650027 -0.250009 -1.153008 1.679459 0.145438 0.402374
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 2.262433 2.211232 4.201447 -1.460680 3.697848 0.294195 1.074079 0.879297 2.052387 -1.425788 -0.537963 -2.753904 1.591105 0.506918 2.939848 2.719665 0.233553 -3.263037 0.372322 -2.193385
wb_dma/wire_txsz 1.739368 0.285756 -1.371641 2.987367 2.333248 1.200484 -0.867058 -2.152850 -0.516695 -1.092736 0.277586 -2.711868 0.328809 -3.744099 -1.406465 1.688619 -1.165687 -2.470892 -2.991488 -2.286617
wb_dma_de/always_14/stmt_1 2.173648 1.934076 1.049172 -1.558625 1.613250 2.510245 -0.058592 0.341049 1.581368 -0.242054 -0.921941 2.801538 0.004448 -2.860656 1.417630 0.132701 0.686875 1.561435 0.038481 -1.828611
wb_dma_wb_slv/reg_rf_ack -0.515230 5.789535 0.366558 -2.076619 0.251757 -0.613137 0.726039 -0.431467 3.959907 -1.240638 1.810321 -1.619254 0.236136 -1.497657 2.716475 -0.479362 4.276203 1.251838 3.587285 1.060879
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 2.204083 3.101663 -3.523827 1.033417 2.038138 -0.786601 0.524313 0.652313 1.625326 -0.098558 0.430412 -1.902142 0.489029 -5.402714 0.443299 -1.525730 0.057891 -0.752331 0.707614 -2.465374
wb_dma/wire_de_csr_we 2.608831 0.325883 0.578231 -0.773438 -0.212094 3.224491 -2.321427 -3.112122 0.546307 1.248470 -0.960287 -0.221831 4.288487 -0.850480 0.694061 5.443420 -6.010613 -0.129125 0.243239 0.422844
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.273826 4.873156 2.675414 -1.649404 1.441648 -1.235519 1.222807 1.302358 2.110940 -1.492981 0.591778 -2.450822 1.257113 0.357016 3.356432 0.960599 2.554213 -2.764901 2.170979 0.008304
wb_dma_wb_slv/assign_1_rf_sel/expr_1 1.939213 5.552948 -1.796757 -0.928389 -1.642456 -5.383773 -0.390202 -1.659794 -0.212800 -0.971575 1.869647 0.176177 -0.337250 0.478385 0.197949 0.532494 4.690701 0.227489 -1.534317 2.452573
wb_dma/wire_ch1_txsz 0.126876 0.132134 -1.573768 1.218065 -1.043457 -0.944349 -1.383353 -3.398102 0.172526 3.166858 0.328648 0.089214 1.001487 -1.394645 0.334089 -2.554768 -2.221163 -1.365312 -2.932461 1.426008
wb_dma_rf/inst_u9 2.153177 1.957079 1.008242 -1.576059 1.475548 2.586259 -0.009931 0.353168 1.641117 -0.308770 -0.864889 2.778975 0.107871 -2.928760 1.354892 0.215267 0.586746 1.691700 0.251863 -1.808386
wb_dma_rf/inst_u8 2.119104 1.943225 1.051916 -1.571919 1.462547 2.591262 0.012550 0.321757 1.702716 -0.326875 -0.849471 2.746675 0.137902 -2.914818 1.419929 0.215640 0.539985 1.701894 0.366163 -1.789009
wb_dma_rf/inst_u7 1.269017 -0.044311 -0.932705 1.218393 -1.455047 -1.137768 -0.571197 2.189439 -4.327070 1.173843 -2.322443 -0.497832 0.016761 0.672349 1.249281 -0.590498 -1.883119 -4.869180 0.098523 3.140866
wb_dma_rf/inst_u6 1.225034 -0.196347 -0.974391 1.158102 -1.231680 -0.770569 -0.682992 1.862741 -3.980136 1.135758 -2.272377 -0.539863 -0.020887 0.586420 1.390269 -0.377430 -2.151382 -4.556164 0.111844 2.986101
wb_dma_rf/inst_u5 1.214722 -0.396492 -0.995694 1.153859 -1.200213 -1.113968 -0.605229 1.915244 -4.124761 1.478303 -2.320813 -0.409521 0.089164 0.659873 1.122971 -0.513672 -2.120150 -4.621064 -0.178975 2.924153
wb_dma_rf/inst_u4 1.253427 -0.040851 -0.932992 1.012370 -1.195661 -0.935590 -0.757959 2.121576 -4.095441 1.626587 -2.391193 -0.417040 0.211024 0.562979 1.310199 -0.401996 -2.096395 -4.810775 0.054089 3.040395
wb_dma_rf/inst_u3 1.071847 -0.153728 -0.818928 1.077163 -1.329003 -0.956803 -0.487598 2.110691 -3.898008 1.280670 -2.244979 -0.716668 0.137283 0.653880 1.316938 -0.535444 -2.036293 -4.684581 0.426279 3.103001
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.413867 2.821023 1.579634 -2.002211 1.042907 0.474497 1.208076 2.158909 0.765268 -0.865025 -1.049151 0.324345 0.791234 -1.269165 1.565017 0.939336 1.294043 -0.088574 2.384501 -0.681973
wb_dma_rf/inst_u1 1.049760 0.118117 -0.892609 0.964341 -1.293099 -1.085145 -0.630069 2.029651 -4.193126 1.485237 -2.330114 -0.403734 -0.013663 0.695169 1.370639 -0.642075 -1.981071 -4.710904 -0.018269 2.997927
wb_dma_rf/inst_u0 -0.069474 2.370550 -1.130539 1.701393 -1.854777 -2.719160 -0.582408 1.315921 -6.276373 0.805840 -1.447816 0.865785 0.193636 1.094742 0.432865 -0.602189 -0.199538 -5.778215 -2.849229 1.596744
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -0.336024 1.849777 3.640688 -1.500312 3.425071 1.750772 -1.388007 0.956707 0.544843 3.182937 -0.437162 -2.826290 1.358579 0.979562 1.093797 1.796169 -2.588006 -4.099491 -1.602272 -2.687577
wb_dma_inc30r/assign_2_out -1.561457 -2.097522 0.474874 -0.608592 4.663701 -1.997167 1.560621 3.381674 -0.260710 1.387084 -0.459286 -2.393405 -0.651149 1.941530 -0.286433 0.074807 -0.745249 -2.422155 -0.962211 -4.392939
wb_dma/wire_mast1_din -0.048334 -0.594699 -0.319812 0.364388 -1.145961 -0.050048 -1.307216 -4.437891 2.286060 2.656276 0.733943 -3.253737 3.439771 0.103259 -0.020946 1.206355 -4.146004 -0.565268 -0.031659 2.138530
wb_dma_ch_sel/assign_2_pri0 3.130556 -0.073313 2.016910 -0.434743 3.306400 2.556301 0.449834 0.997965 0.922074 -2.898080 -1.218871 -1.342548 0.566380 -1.421841 0.322871 4.634865 0.133926 -0.050451 0.947564 -2.203021
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.280388 4.745036 2.732216 -1.639805 1.399454 -1.301316 1.282330 1.284147 2.116572 -1.420766 0.583137 -2.359603 1.345376 0.476501 3.342009 0.850039 2.351767 -2.821630 2.133717 -0.090565
wb_dma_rf/input_de_adr0_we -0.891378 1.133648 -0.232051 -1.289747 -1.798035 -0.444118 1.124191 0.824088 0.737779 0.349051 0.321302 1.906155 0.273894 -0.352229 0.309878 -1.741342 0.702253 1.941665 2.308643 0.622408
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.571975 -0.805111 0.839496 0.938581 -2.580169 3.024970 0.064803 -0.811357 -1.328329 -2.049055 -1.234886 1.289353 -0.902693 -1.271622 -0.640041 -0.270407 -1.148664 1.706280 0.205837 0.398141
wb_dma_wb_mast/always_1/if_1/stmt_1 1.934499 2.428492 -0.717909 -0.133403 -3.284455 -2.660728 -2.631175 1.398691 -4.126502 2.229979 -0.459654 0.197664 0.641421 2.557868 -0.580305 0.094586 -3.069851 -2.815014 -1.164105 2.742666
wb_dma_ch_sel/always_48/case_1/cond 0.788756 -0.737607 -0.469178 0.444193 0.612826 2.092508 -1.243490 -1.756971 0.795226 0.622213 0.061069 2.361600 -0.706276 -1.659844 -0.107759 -0.703540 -0.696140 1.514862 -2.304843 -1.152934
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.253498 4.610868 2.829464 -1.719460 1.537165 -1.202509 1.360904 1.374225 2.226685 -1.522646 0.573884 -2.379221 1.254760 0.533404 3.318959 0.954146 2.437430 -2.689517 2.208363 -0.218592
wb_dma_rf/input_wb_rf_we 0.825310 3.018398 -0.693114 0.537629 -4.482284 0.091232 -1.403363 1.680282 -4.195763 0.588753 -4.459859 -2.925045 2.357011 1.035124 -0.848250 -1.364809 1.151168 -3.132066 -2.728547 -0.228021
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.775147 -0.734670 -0.480303 0.430304 0.547967 1.983046 -1.233470 -1.700887 0.737399 0.609588 0.058562 2.338901 -0.673380 -1.593112 -0.072751 -0.723085 -0.643501 1.445428 -2.258563 -1.108297
wb_dma/assign_7_pt0_sel_i 2.507951 -0.773009 0.102524 2.253445 0.694198 -1.580140 -1.667499 0.116842 -4.241099 0.256140 -1.025314 1.042982 -1.494819 0.530999 1.170500 -2.134602 -0.900734 -4.929392 -3.883893 1.475076
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 -0.400123 -3.071291 0.245471 1.918236 0.518530 1.977018 0.107028 0.371163 -0.896288 -2.875212 0.790491 -0.916897 -1.096585 0.646325 -2.796324 3.005760 0.031556 0.745124 -0.115486 -1.296291
wb_dma_wb_mast/wire_mast_pt_out 2.779646 0.955665 -1.544598 0.790618 -1.638373 -3.139415 -0.485451 -0.801984 -2.206147 0.243342 -0.100060 0.281182 0.224629 0.351707 -1.206672 1.081196 -0.257475 -1.357133 -2.201414 1.532391
assert_wb_dma_ch_arb/input_state 2.187881 1.841748 1.839063 -0.881827 2.760192 0.979565 0.123740 1.234897 0.268786 -1.219274 -1.228601 -1.428559 0.515434 -1.028673 1.358315 2.554931 0.725002 -1.741480 0.313969 -1.296846
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.923055 -1.827540 0.213426 0.349180 0.603721 1.635290 0.315547 -0.365166 0.858454 -1.660500 0.040557 0.043328 0.109678 -0.543530 -0.950178 2.093259 -0.569694 1.707980 0.686498 -0.937450
wb_dma_de/always_8/stmt_1/expr_1 3.020450 1.099989 1.342334 -0.397007 3.285816 2.999787 -1.069197 -0.428394 0.957209 -0.630852 -1.198622 0.955240 -0.199788 -2.642060 1.218856 1.913544 0.027503 -0.310108 -1.935135 -2.443419
wb_dma/wire_ch0_csr 0.627703 2.514031 -2.545210 -1.109080 1.495974 -2.560399 -0.932242 1.333982 -2.218128 2.289926 -1.148471 2.214616 1.600787 1.050149 3.911410 -0.535615 -3.751137 -3.922256 -0.790230 -1.099178
wb_dma_de/assign_69_de_adr0/expr_1 -0.753155 2.241083 2.788548 -2.262232 -3.168427 0.492463 0.968050 3.502575 -3.471973 2.156762 -3.654281 2.493704 -0.292109 1.051867 0.842538 -3.477941 0.318421 -1.490008 1.051222 1.160910
wb_dma_wb_slv/wire_pt_sel 3.993116 1.075343 3.513995 2.038526 -1.713306 -5.509389 0.239045 -2.018967 -5.199920 1.176750 -0.668587 -0.395868 1.410422 2.809368 0.503945 -0.129149 -0.934181 -8.531323 -6.158337 3.408910
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 1.070996 1.143965 -0.950033 -1.639330 2.072466 -0.193030 -1.386576 0.439617 -0.930834 1.459303 0.765200 5.879056 -0.312576 -1.136067 1.320293 0.745449 -0.808078 0.990384 -1.346568 -0.581090
wb_dma_ch_sel/wire_de_start 1.061983 2.865047 -4.599681 1.570523 2.942590 -3.176616 0.180683 0.512591 0.203228 0.805168 2.279555 -1.012012 -0.266557 -5.202696 0.268700 -1.961813 -0.235260 -1.889573 -0.050091 -1.344241
wb_dma_wb_mast/assign_3_mast_drdy 3.111932 -0.104564 -0.844944 1.725085 -0.153047 1.334556 -0.267465 -1.404991 0.753075 0.143432 -0.287517 -0.395754 2.188115 -4.844967 -0.068907 2.060421 -0.067285 -1.364328 1.652938 4.192080
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 2.837054 0.148813 0.706702 0.570114 0.983474 2.521129 0.033577 -1.563658 0.711412 -1.084024 -0.943515 -1.827823 2.335557 -3.041319 0.173020 3.436443 -2.954211 -0.661517 0.958927 -0.403576
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.400821 2.720510 1.619933 -2.081781 1.057626 0.566537 1.235080 2.063561 1.027801 -0.898951 -0.948071 0.440060 0.755022 -1.306061 1.582264 0.927463 1.369760 0.201338 2.491843 -0.763057
wb_dma_de/always_5/stmt_1 2.579267 1.157283 1.687161 -0.516900 1.880286 4.013582 -0.075979 0.507252 0.511715 -2.072140 -1.313079 0.167734 0.696897 -2.867416 0.685214 3.340981 -0.970199 0.410752 1.225864 -1.960456
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324830 -0.146258 -0.374523 0.164455 1.322081 -1.000222 -1.048556 -0.990497 0.453133 1.444960 0.130906 0.769208 -0.898896 0.303868 0.471466 -1.509785 0.949868 -0.622684 -3.155673 -0.455587
wb_dma_de/input_mast1_err 2.173138 1.968601 1.049178 -1.532050 1.537402 2.520678 0.010863 0.383179 1.590980 -0.328842 -0.933792 2.713633 0.103327 -2.894059 1.426037 0.212743 0.610317 1.521828 0.233295 -1.818802
wb_dma_de/reg_mast0_adr 0.799602 0.820348 -2.003231 2.853398 -1.155728 -0.183551 -1.027176 0.146290 -1.247694 -1.121665 0.984288 -2.306508 0.151621 -2.231868 -0.419085 1.942950 2.672624 -2.888329 2.043612 5.691353
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -0.144850 -0.510566 -1.187261 0.176664 -3.388909 1.156412 0.999202 -1.958794 1.237167 0.452678 0.537322 1.285400 2.176191 -2.388060 -0.786522 -0.730915 -2.969270 2.790094 2.905655 1.458516
wb_dma_ch_rf/assign_15_ch_am0_we -1.038138 -0.939342 0.518554 -1.107693 0.595537 0.888509 -0.892184 0.302519 2.009773 2.884711 -0.793872 0.907016 1.583378 0.998234 0.965584 0.265563 0.532642 -0.560288 0.848308 1.545619
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 0.435239 -0.726643 -0.150270 0.359782 -0.825112 3.148002 -0.173542 -0.791827 0.366073 -0.924715 -0.044292 1.630812 0.210498 -2.015574 -0.621222 0.855996 -1.700232 2.277595 0.970178 -0.690525
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.907024 -1.785756 0.191137 0.372922 0.573827 1.604948 0.312239 -0.329906 0.799856 -1.651718 0.035097 0.058094 0.076950 -0.465051 -0.940884 2.068339 -0.574026 1.706599 0.646855 -0.913828
wb_dma_rf/inst_u2 1.145367 -0.170483 -1.235772 0.831497 -2.215631 -0.739112 -1.075640 2.023792 -4.874771 0.848826 -3.611415 -1.281658 0.363870 1.059678 1.582335 -0.901005 -1.593777 -4.650982 -0.450603 3.535614
wb_dma_ch_rf/wire_ch_adr1_dewe -0.232132 1.677539 -1.102289 0.809263 -0.388510 -1.089030 -0.703382 -0.213301 -0.321596 -0.615304 0.927573 -1.559214 -0.699356 0.215828 0.286397 -0.140319 1.876981 -1.191273 -0.028921 1.461355
wb_dma_ch_rf/always_17/if_1 1.787133 0.315324 -1.115350 2.838641 2.399583 1.252257 -0.822251 -1.912891 -0.607679 -1.075131 0.140898 -2.637015 0.397795 -3.537135 -1.300273 1.836338 -1.099115 -2.679553 -2.954621 -2.215215
wb_dma_de/assign_71_de_csr 1.005298 -1.769103 -1.489296 0.660227 -2.350590 1.553023 -1.122224 -2.320434 -1.073863 0.812207 -0.181532 1.952599 2.547184 -0.611587 -0.935391 2.492227 -4.922536 1.149678 0.140473 1.098002
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 0.357975 -0.138861 -0.397141 0.132529 1.365804 -1.023812 -1.031274 -1.048293 0.517360 1.460100 0.154264 0.802800 -0.887589 0.286691 0.473190 -1.521827 0.952531 -0.521213 -3.190082 -0.454840
wb_dma_ch_sel/always_42/case_1 0.475696 0.554976 1.285203 -3.081615 0.095006 -0.926748 -1.035819 -1.232689 -1.476505 3.360305 -2.706756 2.438858 1.241005 3.204831 4.519924 -0.189512 -4.246465 -1.736186 -1.523023 1.313122
wb_dma_ch_sel/always_1/stmt_1/expr_1 0.296981 0.831502 -3.167264 0.189934 -3.390419 0.288956 0.298538 -1.418801 -0.583959 0.707506 0.287081 2.721326 2.713180 -2.750455 -0.772242 -0.194150 -3.678916 2.031947 1.914465 0.395152
wb_dma_ch_sel/always_6/stmt_1 0.049470 0.839527 -2.832268 1.078302 -2.904064 0.491684 1.291335 -2.152897 1.043862 0.032731 0.787858 0.332774 2.216328 -4.429712 -1.080428 -1.539459 -2.784599 2.142219 2.541838 0.189359
wb_dma_ch_rf/reg_ch_chk_sz_r 2.969989 0.995686 1.280745 -0.329879 3.254815 2.906937 -1.107547 -0.448248 0.852612 -0.589718 -1.202875 0.915978 -0.228568 -2.520535 1.163404 1.832295 -0.016628 -0.339318 -2.025617 -2.356761
wb_dma_ch_sel/always_3/stmt_1 1.421457 -1.112890 0.825500 2.200082 0.836860 2.952183 -0.157272 -0.809269 -1.035844 -2.339187 -0.206583 -2.815337 1.092106 -1.857929 -1.768590 4.400269 -2.305948 -1.633347 0.220466 -0.808273
wb_dma/wire_pointer2_s 0.349545 -0.265696 -0.654936 0.384000 -1.944210 -0.695838 -0.653759 0.368523 -2.589960 -0.573893 -1.731420 -0.700703 0.200898 1.189631 -0.122830 -0.434850 0.383899 -1.095929 -1.190280 1.612479
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.775038 -0.757169 -0.477716 0.433581 0.564493 2.127870 -1.230416 -1.737665 0.847782 0.566410 0.081556 2.335877 -0.697493 -1.647579 -0.073264 -0.626001 -0.670160 1.565367 -2.162805 -1.162360
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 2.038458 0.088371 -0.280079 0.912117 -0.448993 -4.749718 0.438540 -0.493747 -2.061730 0.796201 1.049927 1.491842 -0.076199 1.761923 -1.985567 1.541069 1.363318 -2.501882 -3.451718 1.376462
wb_dma_ch_rf/input_de_txsz 3.417729 -1.104881 1.100477 0.695363 2.429620 1.071397 0.519852 -1.083608 1.076561 -1.910339 -0.901380 -3.399176 2.250488 -1.580753 -0.242788 4.826592 -1.930659 -1.225671 0.649073 -0.662952
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.458006 -0.987852 0.808276 0.971495 -2.682763 3.085774 -0.007756 -0.860975 -1.357240 -2.078769 -1.228081 1.365692 -0.942672 -1.222193 -0.699667 -0.318273 -1.246018 1.816344 0.165197 0.379438
wb_dma_wb_if/input_pt_sel_i 2.485201 -0.212044 1.271037 2.000912 -0.841222 -2.124564 -1.563117 -1.943316 -3.091256 0.942929 -0.557317 -1.166725 1.013274 1.515418 1.843465 -1.954042 -3.638316 -5.849520 -3.140171 2.411595
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.539338 2.718245 1.575583 -1.942832 1.079560 0.590750 1.188777 2.138885 0.740374 -0.902821 -1.082039 0.393545 0.819144 -1.350254 1.480226 1.015336 1.207017 -0.061341 2.336243 -0.750267
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 0.465014 -0.791650 -0.119915 0.385992 -0.866168 3.186369 -0.187198 -0.727864 0.288387 -0.968554 -0.072441 1.605224 0.189329 -1.956260 -0.718853 0.954491 -1.739242 2.241030 1.000349 -0.702235
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 1.545187 -2.179599 -2.016966 3.476389 -2.512174 2.178135 -0.438334 -2.439736 -0.484615 -0.344287 0.396882 -1.411931 2.566856 -4.438522 -1.763458 2.763363 -2.579741 -0.889258 2.686706 5.238187
wb_dma/wire_mast0_go 0.379773 -0.159770 -0.383782 0.111143 1.481843 -0.962034 -1.051016 -1.080491 0.638532 1.470915 0.158958 0.795416 -0.932301 0.229403 0.525762 -1.487237 1.009605 -0.467909 -3.230173 -0.542814
wb_dma_ch_rf/always_1/stmt_1 -0.860166 1.075204 -0.213646 -1.287563 -1.743722 -0.389667 1.135586 0.806831 0.784542 0.326798 0.279686 1.913386 0.334608 -0.382644 0.276058 -1.713692 0.651075 1.976720 2.305397 0.612588
wb_dma_ch_rf/always_10/if_1 2.184938 1.969594 1.004054 -1.493875 1.475204 2.484291 -0.078777 0.386092 1.455414 -0.206120 -0.957376 2.782052 0.122053 -2.849825 1.397135 0.153940 0.509940 1.430345 0.087797 -1.779249
wb_dma_ch_sel/assign_165_req_p1 0.377206 -0.144212 -0.384472 0.105893 1.457404 -1.054545 -1.100958 -1.026368 0.542252 1.508276 0.147049 0.809186 -0.904165 0.286773 0.493286 -1.567103 0.997572 -0.626525 -3.313936 -0.513439
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 3.036049 0.921247 1.292568 -0.367548 3.278272 2.985032 -1.070373 -0.389709 0.953552 -0.684336 -1.223312 0.943618 -0.247166 -2.543714 1.138309 1.940854 0.004014 -0.207158 -1.922938 -2.485152
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.228292 -2.674786 -0.698507 1.445280 -0.258334 0.121602 0.410834 -2.327220 0.983284 -0.676906 0.363704 -1.997973 1.738224 -0.662373 -1.475936 2.177711 -2.474671 0.517839 0.415379 0.610353
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -0.128752 1.142812 -2.901445 0.989536 -3.062384 0.183825 1.322372 -2.060565 0.922669 0.216277 0.804729 0.368449 2.209301 -4.350539 -1.001130 -1.855065 -2.627862 1.976716 2.520336 0.405549
wb_dma_de/always_23/block_1/case_1/block_8/if_1 0.712604 -1.628297 -1.060058 1.505352 -1.772869 1.524005 -0.120554 -2.837377 0.391099 0.188698 0.245523 -0.621697 1.956703 -2.057114 -1.168817 0.994514 -3.753365 0.823336 0.623844 0.995290
wb_dma_ch_sel/always_2/stmt_1 3.159812 0.113090 2.067686 -0.542209 3.357961 2.601519 0.508764 0.972637 1.108638 -2.879407 -1.201848 -1.395512 0.617917 -1.525139 0.431400 4.662306 0.223713 -0.066519 1.089241 -2.248611
wb_dma_ch_sel/assign_115_valid 1.816181 1.927881 1.391217 -1.634043 0.154406 3.569288 0.999472 1.350103 1.071999 -1.766421 -1.052654 2.006210 0.915739 -3.137401 0.836301 1.748112 -0.411366 2.193677 3.295260 -1.407057
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 0.625376 -1.447836 0.951582 -2.578748 3.246426 1.179543 -2.840868 1.006314 -1.789816 6.271830 -2.399645 2.675981 1.801853 0.988114 -1.577597 2.633986 -4.046853 -0.948830 -4.387002 -2.911588
wb_dma/wire_de_txsz 3.320010 0.648683 -0.649672 1.401193 2.462349 0.171447 0.878996 -1.283526 0.917114 -2.079494 -0.576897 -4.091094 2.382573 -3.583243 -0.368066 3.496524 -1.576844 -1.748974 0.456117 -1.641124
wb_dma_wb_slv/input_slv_pt_in 3.057555 0.937890 -1.595561 0.889537 -1.615683 -3.220906 -0.515628 -0.856499 -2.156200 0.165872 -0.081124 0.165485 0.276009 0.314211 -1.273672 1.225595 -0.269164 -1.437514 -2.263576 1.596924
assert_wb_dma_ch_sel/input_ch0_csr 0.955052 -1.833409 0.217542 0.364426 0.612549 1.621274 0.292289 -0.357239 0.840227 -1.672337 0.062847 0.050255 0.130366 -0.527733 -0.958534 2.097235 -0.604678 1.721498 0.677790 -0.936411
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.647712 -0.746704 -3.534880 4.207283 -2.050796 1.429912 -0.135374 -2.451550 -0.778909 -0.667705 0.603441 -2.198956 2.543185 -6.177587 -1.915482 1.792028 -2.304460 -1.545941 2.273674 3.993372
wb_dma_ch_sel/assign_149_req_p0 1.520754 3.710424 0.361595 -0.769381 -0.182769 2.452209 0.297684 1.209199 0.772344 -2.412984 -0.102716 0.335798 0.182947 -2.865500 1.206971 1.614007 1.543467 0.886348 3.285704 0.039591
wb_dma_de/wire_adr0_cnt_next 0.689134 -1.591111 0.661218 0.060834 -0.293686 -0.150957 1.088875 5.921887 -2.663334 1.216825 -3.714114 -0.078288 -0.377913 1.613393 0.080998 -2.173709 -0.616462 -3.359091 1.178275 -1.006227
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -1.127984 1.579269 -0.166451 -0.272826 2.582037 -0.368483 -1.316556 2.316025 -1.521742 3.653314 1.789471 0.500861 1.593028 -1.587951 -0.046596 2.186056 -2.045871 -4.053068 1.010507 1.069557
wb_dma_ch_rf/always_23/if_1/block_1 -1.594049 0.371030 -0.983908 2.316990 -0.386504 -0.529841 -0.856337 0.429597 -1.757670 -1.936093 1.708563 -2.533329 -1.922769 1.256551 -1.531880 0.898916 2.516004 -1.904737 -0.630553 0.944760
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.508047 -0.886283 0.777449 1.037576 -2.664471 3.023076 0.014646 -0.875099 -1.410957 -2.028093 -1.218222 1.336204 -0.889609 -1.301671 -0.694604 -0.238471 -1.264377 1.660776 0.159813 0.377020
wb_dma_rf/wire_ch0_txsz 1.648023 1.338372 -3.241319 3.016143 -0.211812 0.542807 -0.988803 -2.142197 -1.018189 -1.546268 -0.371727 -4.000422 0.880488 -4.056345 -1.645512 0.258696 -2.123685 -1.027978 -0.718560 -1.443596
wb_dma_ch_sel/assign_134_req_p0/expr_1 1.072931 2.451257 3.372279 0.737297 -1.359300 1.993932 0.950919 0.902314 -0.776531 -4.385110 0.214739 -1.806085 -0.921344 0.559341 0.843514 1.254861 1.796215 -1.720090 1.347342 -0.056444
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 0.034531 1.462463 -2.556424 -0.723977 -2.689087 1.883909 0.244278 0.303438 -0.755030 -0.337900 0.036427 4.973664 1.093920 -2.827271 -0.494587 -0.323127 -2.015138 3.623183 2.149143 -1.175068
wb_dma_de/always_6/if_1/if_1 1.724277 0.214447 -1.372961 3.046951 2.262490 1.176379 -0.846609 -2.015579 -0.761199 -1.110449 0.206015 -2.744518 0.361060 -3.627518 -1.480698 1.700616 -1.207348 -2.674621 -3.019480 -2.157968
wb_dma_ch_sel/assign_128_req_p0 2.866467 2.036903 3.136914 -0.171729 3.576866 0.635706 0.603675 0.417837 2.124265 -3.501787 0.354197 -4.031431 0.953317 0.383363 2.158549 4.416273 1.446731 -2.830656 0.797346 -1.530111
wb_dma_de/assign_77_read_hold/expr_1 0.373605 -0.068004 -0.341268 0.117999 1.439261 -1.126833 -1.089493 -0.981086 0.466165 1.558925 0.108563 0.760820 -0.906573 0.317650 0.534390 -1.589612 1.024058 -0.747131 -3.354357 -0.457876
wb_dma_de/wire_de_adr0 -0.599040 2.106093 3.020314 -2.367573 -3.046777 0.696696 1.169496 3.871893 -3.494875 1.986813 -3.751743 2.651964 -0.253345 1.011800 0.675619 -3.206819 0.185306 -1.362292 1.315231 0.904857
wb_dma_de/wire_de_adr1 -1.348706 -1.361529 0.029035 1.543031 -0.096045 0.454996 -0.270116 0.642286 -1.723779 -1.154181 0.743970 -0.914594 -1.178198 1.110953 -1.889459 0.987035 0.491421 -0.905162 -0.767115 -0.397352
wb_dma_wb_mast/always_4 0.378108 -0.135086 -0.435818 0.139667 1.427068 -1.042233 -1.088974 -1.123183 0.561442 1.509111 0.169150 0.831433 -0.919054 0.259175 0.496897 -1.592457 0.988723 -0.536354 -3.333959 -0.486555
wb_dma_wb_mast/always_1 1.710837 2.344111 -0.776578 -0.186857 -3.239177 -2.350966 -2.457105 1.303886 -3.774144 2.167318 -0.405944 0.316561 0.658338 2.287049 -0.515272 -0.056514 -2.956537 -2.485584 -0.837800 2.632144
wb_dma_rf/wire_ch3_csr 0.230257 0.615580 -2.786635 0.321331 -0.245409 -1.753619 -0.469366 1.515745 -2.563127 2.334426 -2.258853 -1.042694 0.704261 -0.281998 3.127160 -1.004491 -2.295280 -4.196913 1.600550 3.470584
wb_dma_ch_rf/reg_ptr_valid -0.580760 -2.173814 -0.649927 1.098033 -1.494675 3.477638 -1.382414 0.426824 -2.945895 -1.423211 0.217406 3.184804 -0.442336 0.568830 -2.332321 3.216756 -2.324226 1.523052 -0.387733 -0.952520
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.753342 -0.767910 -0.512029 0.481575 0.521982 2.084488 -1.234337 -1.721258 0.752501 0.589726 0.075224 2.332349 -0.690232 -1.614148 -0.115891 -0.634158 -0.706842 1.515230 -2.245703 -1.134222
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.348207 4.754364 2.656713 -1.615804 1.457622 -1.247979 1.312476 1.442669 2.029836 -1.563168 0.537905 -2.375396 1.247414 0.379391 3.334134 0.955763 2.403846 -2.796424 2.213780 -0.185008
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.324067 4.765972 2.679755 -1.636348 1.391084 -1.203805 1.297187 1.465513 1.943104 -1.543669 0.480730 -2.325523 1.274705 0.370022 3.293868 0.911354 2.391662 -2.795767 2.168515 -0.100596
wb_dma_de/input_mast0_drdy 2.810110 -1.531883 -1.630196 2.642846 -1.386086 1.530165 -0.457101 -0.651403 -0.951871 0.698331 -0.639549 0.567803 2.094554 -4.622689 -1.101158 1.591845 -1.225128 -1.731871 1.438425 4.693024
wb_dma_rf/assign_6_csr_we/expr_1 1.818801 3.061788 -1.159512 -2.824111 -1.308705 1.292485 -2.072158 -0.462917 -1.289013 0.055701 -1.596738 5.777254 -0.018847 -0.764439 1.400803 -0.023556 0.275966 3.974060 -2.051209 -1.196449
wb_dma_ch_sel/assign_154_req_p0 1.511572 3.775543 0.316120 -0.801055 -0.272902 2.351017 0.350615 1.158743 0.792810 -2.356483 -0.095999 0.282046 0.260187 -2.840351 1.209685 1.538943 1.551827 0.899301 3.311251 0.133104
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 1.687257 0.442868 0.963260 -0.277376 1.940462 0.912470 0.720825 -3.379582 4.482430 -1.555670 0.960371 -3.786504 2.477030 -1.979821 0.671666 3.377927 -0.790066 1.112352 1.864446 -0.230478
wb_dma/wire_ch5_csr 1.248688 -0.051291 -1.181280 1.131101 -1.207733 -1.069852 -0.750710 2.043693 -3.938754 1.436921 -2.294187 -0.529435 0.165772 0.588010 1.333235 -0.454952 -1.855096 -4.763284 0.123431 3.147271
wb_dma_ch_pri_enc/wire_pri10_out 0.813758 -0.727981 -0.477494 0.436646 0.567437 2.174249 -1.236733 -1.746089 0.835229 0.557330 0.059592 2.334682 -0.677554 -1.701821 -0.057591 -0.631888 -0.721926 1.541119 -2.216802 -1.185924
wb_dma_ch_rf/assign_20_ch_done_we 2.474327 1.003574 0.216411 -0.479533 0.748687 1.107986 0.085786 -1.640110 1.821049 0.639082 -0.577340 0.619401 1.794366 -3.049549 0.900799 0.459304 -1.348333 0.418789 0.036051 -0.289608
wb_dma_wb_mast/input_wb_ack_i 4.772735 2.562509 -3.268571 1.570881 -2.480193 -4.310103 -3.209547 0.039032 -4.411989 2.322156 -0.465887 0.100426 1.094915 -0.365965 -1.686743 2.312598 -0.748778 -4.128562 -2.674125 5.290525
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.588313 0.258562 -1.319744 2.891930 2.439895 1.159058 -0.749375 -2.181487 -0.286160 -1.109618 0.363586 -2.799482 0.321514 -3.682601 -1.366427 1.648123 -0.933947 -2.390164 -2.878120 -2.262438
wb_dma_rf/input_dma_rest 0.384047 -0.327052 -0.632970 -0.710776 -0.700548 0.152310 -1.079166 0.448309 -1.636106 0.587297 -0.431325 2.733013 0.631725 1.396082 0.043921 1.558968 -1.400164 0.386203 -0.530287 0.178792
wb_dma_ch_sel/always_5/stmt_1 1.336480 1.009814 -3.527187 0.790830 3.504912 -2.265623 0.918330 0.593772 0.561276 1.280035 1.392347 0.367910 0.302330 -5.342276 -0.084698 -1.892298 -1.997004 -0.672371 -0.233041 -2.909950
wb_dma_ch_sel/always_40/case_1 -0.601585 -2.030292 -0.713321 1.142045 -1.470529 3.383823 -1.403890 0.393062 -2.937072 -1.451843 0.291013 3.107811 -0.413755 0.550514 -2.321529 3.188243 -2.281159 1.370039 -0.391602 -0.885249
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -1.345553 -1.394648 0.043791 1.617135 -0.058504 0.448470 -0.222428 0.643102 -1.661819 -1.282696 0.742989 -0.985896 -1.190294 1.082931 -1.928398 0.995055 0.548646 -0.868418 -0.744110 -0.412987
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.458272 2.904986 1.593250 -2.025230 1.053393 0.484284 1.218259 2.127802 0.876309 -0.872246 -1.012960 0.362803 0.808496 -1.329086 1.590699 0.936081 1.342633 -0.022126 2.442276 -0.691352
wb_dma/wire_de_csr 1.043771 -1.761415 -1.567807 0.689832 -2.376156 1.402413 -1.110435 -2.178318 -1.276459 0.795830 -0.234174 2.014702 2.529714 -0.498426 -0.980604 2.427393 -4.911401 0.980578 0.044853 1.113711
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -1.046625 1.455080 -0.207834 -0.138923 2.452042 -0.458404 -1.272157 2.398152 -1.625782 3.555233 1.792410 0.517675 1.639786 -1.402525 -0.160417 2.186151 -1.980953 -4.199872 0.889633 1.012606
wb_dma_ch_sel/always_37/if_1/if_1 -0.186486 1.844723 1.083859 -0.688288 -0.999733 -0.636231 1.002811 2.730560 -2.652620 0.930978 -2.060330 3.261883 1.583582 1.421946 -0.147208 -1.708470 -0.371155 -2.565305 -2.577460 -4.106215
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.414981 -0.123709 -0.326162 0.094032 1.443584 -0.931863 -1.035983 -1.010578 0.549466 1.409007 0.150830 0.756904 -0.880256 0.236885 0.517702 -1.475950 0.985982 -0.559923 -3.147744 -0.533614
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 0.446641 -0.700168 -0.121085 0.359631 -0.877455 3.158158 -0.195747 -0.710035 0.257916 -0.914664 -0.066302 1.594853 0.188605 -1.979524 -0.615719 0.880245 -1.696375 2.189517 0.987810 -0.684099
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -0.009919 0.990759 -2.806635 0.993993 -2.941033 0.512322 1.350695 -2.086722 1.104122 0.036223 0.798785 0.423670 2.202401 -4.486128 -1.007910 -1.674440 -2.669842 2.260287 2.685713 0.197177
wb_dma_ch_rf/always_10/if_1/if_1 2.077528 2.029413 1.041156 -1.561714 1.468342 2.512487 -0.049365 0.335367 1.602375 -0.244099 -0.861297 2.721045 0.082718 -2.910536 1.433512 0.075883 0.616114 1.577508 0.241160 -1.750165
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 0.732621 -0.726110 -0.525328 0.477077 0.450384 1.979714 -1.228276 -1.669974 0.640890 0.654771 0.056295 2.313223 -0.703345 -1.554289 -0.083571 -0.738788 -0.676062 1.348557 -2.282599 -1.008130
wb_dma_ch_sel/input_ch3_adr0 3.015517 -0.484385 1.617094 1.129074 -2.533638 -0.934171 0.192964 1.052858 -3.643215 -1.865147 -1.125386 1.422429 -1.185005 1.412659 -1.935822 -0.695589 0.492054 -0.874051 -2.879231 -0.197174
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 0.390457 0.452112 -3.403481 0.360717 -3.439621 0.453073 0.290745 -1.692497 -0.516062 0.650283 0.373022 2.788845 2.815650 -2.955202 -1.028938 -0.025331 -4.024826 2.422870 1.897242 0.353891
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 0.414710 -0.632951 -0.138563 0.335378 -0.882456 3.102452 -0.187092 -0.714321 0.248975 -0.840832 -0.097696 1.617420 0.222392 -1.987440 -0.615705 0.827778 -1.712392 2.118676 0.974398 -0.618885
wb_dma_de/wire_de_txsz 3.385563 0.579875 -0.686834 1.429780 2.646682 0.251296 0.861795 -1.330753 1.044539 -2.151446 -0.580614 -4.185545 2.331985 -3.694437 -0.366027 3.574683 -1.569336 -1.710943 0.452117 -1.779952
wb_dma_rf/input_de_adr1 -1.314092 -1.384958 -0.023629 1.550506 -0.044067 0.486801 -0.235234 0.570742 -1.616987 -1.212853 0.742445 -0.865992 -1.189184 1.035820 -1.912445 0.999729 0.479223 -0.775650 -0.767512 -0.419830
wb_dma_rf/input_de_adr0 0.122114 0.924123 1.750967 -2.500846 -2.454655 -1.338069 0.542716 2.730792 -3.472253 3.872431 -3.951573 3.767800 0.018058 1.200029 -0.634919 -3.525128 1.038076 -0.678355 -1.359394 1.173458
wb_dma_de/always_2/if_1 -0.282082 1.767853 1.703789 -2.177280 -2.028771 0.547775 1.516654 5.499293 -3.473958 2.166354 -3.845242 2.305704 -0.597168 -0.194838 0.475380 -3.866018 -0.597488 -1.128548 1.904910 -0.722762
wb_dma_ch_sel/assign_102_valid 1.827715 2.111805 1.468097 -1.695083 0.193295 3.602429 1.024616 1.418972 1.126005 -1.787912 -1.097913 1.948158 0.965298 -3.238156 0.937254 1.755423 -0.331782 2.132942 3.409783 -1.393793
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 0.254298 1.944729 3.203251 0.725404 -2.273600 1.056420 1.424114 2.550775 -2.142124 1.500768 -2.603217 -0.934241 3.423763 0.230554 -0.148910 0.573017 0.832830 -5.977592 -0.166175 0.555536
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.527903 -0.945689 0.837052 0.984571 -2.739783 3.085442 0.044937 -0.812307 -1.460867 -2.137067 -1.288005 1.364558 -0.969732 -1.204837 -0.745887 -0.259840 -1.251686 1.749831 0.198134 0.390809
wb_dma_wb_mast/assign_4_mast_err 2.137070 1.883334 1.023294 -1.553290 1.567945 2.537129 -0.049374 0.296101 1.751284 -0.318933 -0.836473 2.769184 0.043556 -2.891298 1.401515 0.190934 0.628906 1.698816 0.184423 -1.814268
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -0.021912 -0.545721 -1.126338 0.197249 -3.253376 1.134318 1.049459 -1.889313 1.240030 0.359285 0.539093 1.192950 2.213982 -2.386074 -0.857559 -0.559325 -2.915504 2.758705 2.911996 1.414472
wb_dma_ch_rf/always_2/if_1 -0.695359 -1.978440 -0.719219 1.062737 -1.531980 3.182027 -1.425225 0.425104 -3.025675 -1.298512 0.235236 3.129342 -0.428787 0.697669 -2.222516 3.042517 -2.231284 1.268929 -0.444357 -0.768379
wb_dma/input_wb1_err_i 2.144043 2.033722 1.107484 -1.609619 1.621162 2.507824 -0.000426 0.326956 1.824778 -0.310034 -0.840132 2.669650 0.094916 -2.907373 1.465960 0.199953 0.719223 1.679423 0.257174 -1.859251
wb_dma_ch_sel/assign_133_req_p0/expr_1 1.119276 2.421988 3.481589 0.765935 -1.282942 1.998964 1.082106 1.059861 -0.688906 -4.586515 0.262355 -1.956575 -0.878071 0.555065 0.758338 1.419762 1.838840 -1.729903 1.534634 -0.109235
wb_dma_ch_sel/assign_136_req_p0/expr_1 1.510588 3.562392 0.293888 -0.767074 -0.306218 2.457562 0.259647 1.160365 0.739442 -2.356120 -0.157252 0.449061 0.255269 -2.863601 1.121804 1.613177 1.409208 0.994143 3.247579 0.087594
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.425357 2.733380 1.583214 -2.009904 0.985724 0.540390 1.256507 2.166951 0.836483 -0.902052 -1.006355 0.432119 0.752442 -1.284331 1.536440 0.885711 1.296249 0.099824 2.486652 -0.755926
wb_dma_ch_sel/assign_121_valid 1.822101 2.196820 1.429078 -1.681497 0.115715 3.666810 1.010284 1.400428 1.133098 -1.744854 -1.068229 2.068004 0.996652 -3.306924 0.961481 1.720896 -0.410982 2.254517 3.465228 -1.399600
wb_dma_ch_sel/assign_4_pri1 1.302812 -2.040019 -0.152235 0.543889 1.944840 0.635763 -0.698294 -1.290239 1.277024 -0.298968 0.214572 0.786274 -0.776507 -0.149761 -0.533001 0.689623 0.374545 1.165431 -2.412924 -1.353481
wb_dma_de/always_2/if_1/cond -0.571925 0.211908 -1.292776 -1.295110 -0.120231 -0.462815 1.949080 3.551483 0.970107 0.434688 0.081392 1.491781 -0.180958 -1.355866 -0.214277 -2.285927 -0.252686 2.256690 3.371663 -2.039524
wb_dma_ch_rf/reg_ch_csr_r -0.385331 0.893530 0.618291 1.736634 0.539695 -0.943495 0.018255 2.955699 -2.099778 2.110579 1.101498 1.799395 2.111070 0.004499 -0.950739 1.276132 0.076787 -6.157602 -0.034667 0.908121
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.826736 -0.840886 -0.468235 0.469742 0.565817 2.082632 -1.226683 -1.740997 0.781555 0.564047 0.051304 2.358386 -0.713591 -1.613546 -0.111622 -0.596202 -0.676211 1.509751 -2.278313 -1.151217
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395396 4.667424 2.644057 -1.605508 1.436128 -1.172698 1.253307 1.431309 1.971035 -1.562381 0.481694 -2.309727 1.278802 0.359721 3.240593 0.967313 2.309532 -2.783587 2.108202 -0.166247
wb_dma_wb_if/wire_slv_we 0.723318 2.915727 -0.414752 0.481883 -4.573807 0.235665 -1.360684 1.578925 -3.951754 0.663066 -4.563531 -3.063689 2.404043 1.204567 -0.797160 -1.311056 1.282958 -3.100764 -2.490083 0.022459
wb_dma_de/assign_70_de_adr1 -1.299238 -1.400819 0.019611 1.601108 -0.048328 0.502009 -0.224297 0.584966 -1.632437 -1.236081 0.750307 -0.949026 -1.194666 1.078241 -1.927834 1.045017 0.513802 -0.838984 -0.767190 -0.425725
wb_dma_ch_sel/always_38/case_1/stmt_4 0.674363 -1.522342 -1.033356 1.456643 -1.791407 1.479651 -0.076396 -2.791947 0.442241 0.189718 0.248884 -0.629794 1.957168 -2.079631 -1.110746 0.939113 -3.678300 0.831078 0.725777 1.019567
wb_dma_ch_sel/reg_ch_sel_r -0.229769 1.795666 1.305194 -0.781073 -0.891889 -0.510450 0.920898 2.926862 -2.690150 1.080925 -2.254022 3.450642 1.694769 1.633779 0.027731 -1.555566 -0.337267 -2.858606 -2.570489 -4.001498
wb_dma_ch_sel/always_38/case_1/stmt_1 0.465800 2.661994 -4.345967 1.434596 1.741650 -2.492687 1.141489 1.423127 -0.272046 -0.336029 2.195056 -1.639771 0.414471 -5.141380 -0.318772 -0.883813 -1.136881 -1.189855 2.617920 -1.089157
wb_dma_ch_sel/always_38/case_1/stmt_3 0.740219 -1.595706 -1.049466 1.478459 -1.793727 1.571346 -0.082381 -2.824823 0.417385 0.111861 0.242700 -0.560175 1.932927 -2.090716 -1.143335 0.961833 -3.754732 0.868750 0.722043 0.959819
wb_dma_ch_sel/always_38/case_1/stmt_2 1.117417 -1.731869 -1.501714 1.645751 -0.421334 0.575786 -1.179338 -3.869703 0.908447 1.609362 0.410112 0.156264 1.137689 -1.860305 -0.689511 -0.468350 -2.862813 0.288118 -2.411768 0.557294
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361223 -0.162808 -0.352658 0.099747 1.443831 -1.010197 -1.074204 -1.057745 0.596838 1.457819 0.176883 0.768119 -0.926067 0.272718 0.511721 -1.539170 0.986612 -0.543368 -3.265827 -0.523882
wb_dma_ch_pri_enc/wire_pri30_out 0.813522 -0.727041 -0.460083 0.422920 0.608466 2.097948 -1.234006 -1.764625 0.823164 0.566513 0.062408 2.335315 -0.699263 -1.713514 -0.034765 -0.665185 -0.691923 1.552188 -2.226068 -1.168178
wb_dma_ch_sel/reg_ch_sel_d 2.873407 1.703325 2.369546 1.170014 -1.138904 1.130994 0.475322 2.877395 -2.013982 -3.445013 0.623099 -0.316249 -0.048641 1.145493 0.447076 1.233072 -1.821275 -3.038721 0.085127 -2.553321
wb_dma_ch_rf/assign_14_ch_adr0_we -0.656689 2.105722 2.808893 -2.201987 -3.243555 0.528739 1.015313 3.636634 -3.679914 2.071352 -3.777409 2.605416 -0.229446 1.005322 0.736516 -3.301256 0.149744 -1.521740 1.067806 1.171876
wb_dma_rf/wire_ch1_csr 0.214295 0.626027 -2.603353 0.049228 -0.223659 -1.710798 -0.460452 1.318568 -2.206699 2.466069 -2.281787 -1.174075 0.961249 -0.134646 3.532633 -0.869083 -2.581976 -4.176753 1.871845 3.570701
wb_dma_inc30r/always_1/stmt_1/expr_1 -2.299252 -0.666299 -0.524688 2.443704 -0.828759 2.385603 1.659044 4.853674 -1.955233 -3.257573 0.165848 -3.100803 -1.703216 -0.405852 -0.761918 -0.680130 -1.149346 -2.031403 4.309251 -2.044139
wb_dma_rf/wire_pause_req 1.587685 2.716795 -1.054746 -0.724027 0.238392 -1.594105 -1.544845 0.620479 -2.937609 0.564745 0.326401 7.792806 0.729423 0.298052 0.151346 0.672080 1.347548 -0.628617 -4.555340 -1.779509
wb_dma_ch_sel/assign_95_valid -0.638185 2.537359 -0.366277 0.117563 1.836638 0.483774 1.418979 2.958325 0.800545 2.730907 -1.854774 -3.928662 1.887243 -4.409571 2.737027 -1.467164 0.028843 -5.103777 4.545087 2.183692
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond -0.451681 -3.050357 0.226896 1.914744 0.490391 1.862894 0.093321 0.309975 -0.933008 -2.837929 0.767618 -0.945670 -1.125599 0.714490 -2.815907 2.976815 0.057891 0.669339 -0.188249 -1.264151
wb_dma_ch_rf/reg_ch_stop 2.154334 1.949842 1.029752 -1.517584 1.500403 2.456522 -0.028678 0.465717 1.495293 -0.225280 -0.953130 2.708762 0.063066 -2.868762 1.393509 0.187001 0.597902 1.470536 0.156061 -1.735554
wb_dma_ch_sel/assign_146_req_p0 1.502831 3.687238 0.340624 -0.792661 -0.241306 2.265357 0.362666 1.195274 0.683573 -2.409211 -0.095664 0.294081 0.219550 -2.757079 1.147677 1.578071 1.598681 0.839839 3.232904 0.126585
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.236032 1.689635 -1.069067 0.842943 -0.357528 -1.036363 -0.732892 -0.228958 -0.211699 -0.669771 0.964023 -1.618473 -0.700353 0.204990 0.313667 -0.115989 1.922599 -1.180562 0.010531 1.410748
wb_dma_de/input_dma_abort 2.215087 2.030630 1.071975 -1.540726 1.662121 2.572169 -0.053409 0.360557 1.670281 -0.318115 -0.939231 2.711216 0.059322 -2.972318 1.484521 0.258020 0.673247 1.535814 0.146113 -1.847952
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.776669 -0.732630 -0.460716 0.443969 0.558446 2.069818 -1.255972 -1.730824 0.735632 0.588935 0.040425 2.324042 -0.695770 -1.652353 -0.093645 -0.709481 -0.653596 1.452810 -2.240547 -1.126221
wb_dma_de/input_adr1 -0.244010 1.695599 -1.035825 0.744889 -0.277665 -1.021408 -0.670028 -0.167228 -0.148642 -0.669127 0.941217 -1.618968 -0.683184 0.189458 0.355679 -0.081912 1.915654 -1.119966 0.029806 1.319914
wb_dma_de/input_adr0 0.018243 4.203837 3.597417 -0.837945 -5.880572 1.800076 1.891260 3.110808 -4.512809 -2.317477 -1.742706 1.932617 -1.557058 -0.452771 0.039442 -3.745181 -0.044912 -0.143974 2.217641 0.430183
wb_dma_ch_arb/reg_next_state 2.937323 1.690190 2.286355 1.368806 -1.256315 1.190346 0.552864 2.827060 -1.955083 -3.710417 0.747346 -0.519392 -0.206858 1.009532 0.344491 1.118265 -1.747731 -2.924426 0.256109 -2.502338
wb_dma_wb_mast/input_wb_err_i 2.116630 2.088216 1.025646 -1.590693 1.553641 2.479270 -0.075145 0.310866 1.662940 -0.225726 -0.847560 2.710433 0.100484 -2.893699 1.446145 0.144274 0.665314 1.541178 0.124918 -1.776755
wb_dma_wb_if/wire_wbs_data_o -0.015898 -0.601159 -0.402280 0.442272 -1.199347 -0.266909 -1.224331 -4.355255 2.059452 2.613553 0.711446 -3.275770 3.405483 0.112657 -0.058290 1.142275 -4.130688 -0.758265 -0.118410 2.146403
wb_dma_de/assign_73_dma_busy 1.452708 0.141464 -0.344768 0.809459 -0.891026 -0.112829 -0.136136 0.023025 -1.401548 -2.392535 -0.133921 3.586760 0.932022 1.135810 -1.979043 1.898791 1.804843 0.687898 -3.202147 -2.749980
wb_dma_de/always_22/if_1 -1.199078 2.397365 -0.397761 -0.089145 1.070101 -1.228785 -1.494814 2.158828 -2.151589 2.768811 1.777135 2.827337 2.582746 0.301206 -1.032621 2.510303 0.197187 -3.833531 -1.365606 -0.144277
wb_dma_rf/wire_ch2_csr 0.218196 0.496607 -2.699157 0.080552 -0.048001 -1.467829 -0.439473 1.503090 -2.023400 2.420151 -2.281153 -1.144007 0.849441 -0.374310 3.328017 -0.932723 -2.708065 -3.866041 1.927635 3.144408
wb_dma_de/input_de_start 1.037048 2.667472 -4.484173 1.408505 3.166017 -3.127547 0.235300 0.494031 0.489437 0.803983 2.306892 -0.924374 -0.302966 -5.141516 0.237664 -1.898266 -0.188742 -1.669284 -0.126857 -1.571109
wb_dma_pri_enc_sub/always_3/if_1 0.818089 -0.776092 -0.493134 0.455577 0.616733 2.052888 -1.261523 -1.751907 0.830424 0.567371 0.060067 2.341966 -0.719157 -1.618054 -0.095487 -0.647399 -0.656661 1.502118 -2.310070 -1.177940
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.375553 1.672333 0.872495 -1.104472 1.358496 0.108998 0.324641 -0.609066 1.920062 -0.634798 0.297908 -0.944462 0.240946 -0.501259 1.222255 0.669270 1.073181 0.556939 0.634537 -0.717561
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.329741 4.586857 2.692876 -1.646858 1.460773 -1.227437 1.336997 1.524426 1.970573 -1.518295 0.476434 -2.278658 1.228799 0.422578 3.239641 0.977785 2.455684 -2.734677 2.229750 -0.164143
wb_dma_ch_sel/assign_132_req_p0/expr_1 1.241102 2.510641 3.394698 0.658373 -1.230876 2.103651 1.061960 0.954585 -0.497454 -4.533344 0.252738 -1.819506 -0.844092 0.341435 0.872458 1.389617 1.812023 -1.528064 1.604235 -0.149151
wb_dma_ch_rf/always_25/if_1/if_1 1.816707 -0.490593 -2.269958 0.126872 0.336012 -1.622307 0.209251 2.887083 -1.398915 0.068004 -1.120939 -1.096104 -1.228201 -0.023172 -0.848291 -1.487948 -1.421191 0.351419 -0.232885 -2.581903
wb_dma_ch_sel/assign_98_valid/expr_1 -0.281547 2.411853 1.522316 1.139557 -0.637064 1.932348 1.538532 5.531009 -3.391662 -0.772277 -2.007282 -2.308706 -0.429600 -2.853914 -0.365671 -0.407314 1.636597 -4.723979 3.750139 1.148725
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -0.496318 0.455891 0.486000 1.855884 0.263666 -0.972353 0.193581 3.081193 -1.984892 2.021311 1.161612 1.930750 2.001570 0.027262 -1.095198 1.060370 0.125422 -5.827697 0.288099 1.097033
wb_dma_ch_sel/reg_pointer -0.611979 -2.193124 -0.639326 1.150777 -1.432090 3.461535 -1.386281 0.363529 -2.862478 -1.526280 0.309860 3.063921 -0.420319 0.607365 -2.340808 3.292582 -2.292421 1.536879 -0.372439 -0.960056
wb_dma_wb_if/input_wb_err_i 2.087105 1.960592 1.055951 -1.597098 1.534953 2.493027 -0.028844 0.382197 1.653400 -0.211220 -0.882997 2.817911 0.026630 -2.857785 1.418687 0.001707 0.676838 1.615553 0.177500 -1.791395
wb_dma_rf/input_de_csr 1.032438 -1.714241 -1.517685 0.692655 -2.380355 1.533440 -1.084615 -2.235703 -1.187937 0.787787 -0.186377 2.006170 2.522814 -0.606974 -0.959579 2.357622 -4.883509 1.060497 0.106067 1.108930
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.340244 -0.168343 -0.392764 0.152107 1.396984 -0.999133 -1.045420 -1.080468 0.499401 1.463294 0.165577 0.810236 -0.888592 0.269769 0.466509 -1.513263 0.979134 -0.542453 -3.257025 -0.480864
wb_dma_ch_rf/always_5/if_1/block_1/if_1 0.352226 -0.227476 -0.595859 0.440238 -1.988688 -0.657257 -0.619092 0.364189 -2.646815 -0.662605 -1.784619 -0.788119 0.221910 1.156661 -0.145439 -0.445981 0.383084 -1.098893 -1.144836 1.598032
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.750577 -0.723192 -0.491534 0.444527 0.567940 2.143885 -1.260629 -1.753334 0.817811 0.594385 0.081953 2.344481 -0.715770 -1.678425 -0.041279 -0.686588 -0.679715 1.532167 -2.184767 -1.138581
wb_dma_ch_sel/assign_165_req_p1/expr_1 0.404771 -0.105051 -0.390964 0.081184 1.471127 -0.997217 -1.062706 -1.063469 0.555198 1.507179 0.172071 0.834602 -0.919258 0.293473 0.553467 -1.551742 1.046895 -0.577514 -3.290841 -0.517443
wb_dma_ch_rf/input_de_adr0_we -0.849704 1.087940 -0.223724 -1.238566 -1.659811 -0.377491 1.059403 0.789698 0.719039 0.344499 0.280973 1.826978 0.268439 -0.376833 0.274949 -1.665194 0.684389 1.904238 2.203534 0.587575
wb_dma_ch_sel/assign_161_req_p1 0.404305 -0.099995 -0.333358 0.101817 1.447238 -0.958391 -1.073140 -1.009539 0.539117 1.440819 0.126918 0.779768 -0.871847 0.286586 0.522712 -1.508045 0.975113 -0.630388 -3.201284 -0.494405
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -0.556910 0.690521 0.642079 1.701612 0.442386 -0.885078 0.065544 3.053065 -2.157915 2.253223 1.029517 1.852062 2.040035 0.056637 -0.964370 1.174871 -0.001661 -6.100977 0.133581 1.055792
wb_dma_ch_sel/assign_129_req_p0 2.834911 2.022125 3.274296 -0.263377 3.653313 0.699185 0.637502 0.310048 2.302759 -3.428486 0.389345 -4.013654 1.040036 0.420560 2.251336 4.417494 1.331802 -2.848093 0.729211 -1.656861
wb_dma_de/wire_de_ack 0.267534 0.666215 -3.254197 0.288640 -3.538934 0.291899 0.340814 -1.561393 -0.620493 0.698864 0.338173 2.742508 2.757870 -2.727483 -0.872768 -0.220362 -3.824781 2.187878 1.884980 0.448809
wb_dma_ch_arb 2.913806 1.583423 2.314883 1.341614 -1.235589 1.090029 0.640743 3.075387 -2.112514 -3.705650 0.684257 -0.475932 -0.114285 1.107348 0.268254 1.240298 -1.849768 -3.053662 0.267962 -2.633946
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.518635 -1.007139 0.821597 0.999547 -2.576105 3.006908 0.032548 -0.818965 -1.327408 -2.085506 -1.211052 1.247638 -0.920884 -1.183000 -0.731606 -0.166613 -1.246941 1.703764 0.163376 0.326045
wb_dma_pri_enc_sub/always_3/if_1/cond 0.330582 -0.178829 -0.396509 0.154990 1.435605 -0.984427 -1.072388 -1.048199 0.553944 1.420650 0.197264 0.797005 -0.915800 0.270634 0.447795 -1.507820 0.975154 -0.488990 -3.206218 -0.511862
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 -0.393176 -3.205516 0.306660 1.965314 0.590426 2.063456 0.103291 0.271948 -0.771607 -2.964672 0.824851 -0.942433 -1.135134 0.635229 -2.872222 3.175405 0.016256 0.867545 -0.053180 -1.391133
wb_dma/wire_de_txsz_we 1.707779 0.483667 0.978980 -0.276249 1.982969 0.929290 0.701250 -3.413851 4.504243 -1.517907 0.971456 -3.827040 2.444723 -1.976390 0.711915 3.351520 -0.800902 1.050923 1.834974 -0.228209
wb_dma_ch_pri_enc/wire_pri16_out 0.875291 -0.763768 -0.474288 0.432672 0.629317 2.128621 -1.264728 -1.724514 0.831142 0.537653 0.058654 2.328216 -0.691417 -1.708656 -0.093023 -0.620337 -0.685359 1.499041 -2.231833 -1.193543
wb_dma_ch_pri_enc 0.807301 -0.752158 -0.469170 0.437183 0.558926 2.100312 -1.206292 -1.678223 0.775664 0.546173 0.080268 2.295997 -0.723774 -1.629940 -0.098001 -0.667641 -0.639898 1.487936 -2.232946 -1.150795
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.963584 -1.863037 0.219026 0.358384 0.614345 1.650182 0.339005 -0.359888 0.838262 -1.695164 0.030598 0.082079 0.099738 -0.485174 -0.980236 2.116446 -0.573326 1.763815 0.689473 -0.929689
wb_dma_ch_rf/always_11/if_1/if_1/cond 3.432629 -0.090585 1.711511 -0.359170 4.644495 1.490371 -0.540911 0.035292 1.468145 -1.437048 -1.050690 -0.706446 -0.301522 -1.090350 0.905144 3.056563 1.163252 -0.716191 -2.111685 -2.631214
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.335390 4.695145 2.662931 -1.617176 1.373994 -1.277673 1.263890 1.399218 1.970255 -1.508412 0.515698 -2.324319 1.257656 0.481868 3.289323 0.898556 2.380917 -2.849180 2.138169 -0.100699
wb_dma_ch_pri_enc/wire_pri7_out 0.761103 -0.791028 -0.515550 0.498327 0.464700 2.186039 -1.226631 -1.783125 0.802555 0.563734 0.089511 2.390341 -0.683922 -1.695417 -0.144307 -0.634505 -0.778146 1.612682 -2.180766 -1.123648
wb_dma_ch_sel/always_6/stmt_1/expr_1 0.031048 0.925876 -2.881499 1.046935 -3.001115 0.488835 1.277672 -2.104039 0.910240 0.086047 0.736211 0.401950 2.242272 -4.477897 -1.087597 -1.632792 -2.819446 2.107332 2.592754 0.288188
wb_dma_wb_if/wire_mast_err 2.039761 1.897234 1.040274 -1.537807 1.478135 2.426572 0.009248 0.396286 1.574545 -0.315098 -0.873880 2.689768 0.082269 -2.738383 1.374092 0.214255 0.637439 1.583292 0.265660 -1.740421
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.347707 0.360599 -0.942764 2.844686 0.989244 2.014468 0.211691 -0.972706 -1.237464 -2.505942 0.061341 -3.464469 1.139015 -3.704895 -1.936724 3.130099 -1.969101 -2.102272 -0.026828 -1.874184
wb_dma_wb_if/input_wb_cyc_i 3.069500 2.882471 2.223097 0.735593 -2.425904 -4.078021 0.158481 -2.656429 -2.595025 -0.789578 -0.193191 -2.789189 1.174073 1.524372 2.244981 -0.478392 -0.556883 -5.022153 -1.387414 4.384125
wb_dma_ch_sel/assign_97_valid -1.399866 3.581247 -0.088398 -0.522077 1.248948 1.896832 1.769545 4.871919 -0.279012 1.208003 -2.176480 -3.061861 1.225652 -4.558788 2.572479 -0.615445 0.744352 -4.021446 6.602735 1.611071
wb_dma/wire_mast0_drdy 2.817822 -1.455833 -1.728540 2.714203 -1.479721 1.532844 -0.545072 -0.718393 -1.012911 0.831008 -0.657962 0.630709 2.123513 -4.742735 -1.057351 1.489365 -1.286692 -1.882192 1.383664 4.874677
wb_dma_ch_pri_enc/wire_pri8_out 0.807253 -0.780202 -0.484969 0.471476 0.580093 2.058018 -1.233707 -1.701696 0.782555 0.528652 0.081389 2.320367 -0.708443 -1.646019 -0.128878 -0.626940 -0.675583 1.531869 -2.199255 -1.112618
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.775586 -0.791385 -0.483048 0.436216 0.553885 2.124642 -1.208016 -1.701657 0.807471 0.511996 0.090338 2.338315 -0.714159 -1.643573 -0.105771 -0.649255 -0.704698 1.533687 -2.182371 -1.142989
wb_dma_wb_if/wire_pt_sel_o 2.371828 -0.115916 1.332237 1.917181 -0.798478 -2.168828 -1.447305 -1.972345 -2.916539 1.079970 -0.527152 -1.246023 1.134168 1.529783 1.842762 -1.830815 -3.689117 -5.802790 -3.103733 2.337944
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.359740 -0.151174 -0.368332 0.098089 1.475584 -0.976336 -1.040479 -1.039503 0.577516 1.441030 0.136121 0.744588 -0.926689 0.274895 0.520314 -1.517813 0.978594 -0.581159 -3.195743 -0.516162
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.554306 -0.998071 0.850195 1.020971 -2.754687 3.045842 0.060195 -0.829840 -1.419420 -2.160772 -1.289209 1.303939 -0.982993 -1.184159 -0.745436 -0.253954 -1.211729 1.777714 0.171879 0.426179
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.756242 -0.702744 -0.490247 0.438289 0.419551 2.217774 -1.261452 -1.766255 0.750156 0.556662 0.074981 2.442632 -0.677231 -1.750128 -0.114781 -0.690017 -0.793348 1.593641 -2.144844 -1.140869
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.529907 0.361241 -0.995333 2.240633 -0.392205 -0.531984 -0.912617 0.427272 -1.756554 -1.825987 1.636076 -2.480575 -1.824824 1.240044 -1.513128 0.929376 2.357200 -1.924267 -0.684376 0.981791
wb_dma_ch_pri_enc/wire_pri22_out 0.859781 -0.890622 -0.516674 0.489899 0.652403 2.076730 -1.237652 -1.797187 0.880992 0.495119 0.087801 2.295481 -0.708217 -1.670953 -0.138779 -0.521842 -0.662932 1.586940 -2.282792 -1.195029
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.447003 -0.844437 0.852471 0.920110 -2.631460 3.013844 0.032596 -0.823239 -1.298565 -2.045182 -1.211168 1.236985 -0.903792 -1.212491 -0.664058 -0.220428 -1.175369 1.695260 0.246208 0.401667
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.471285 2.770974 1.578166 -2.018298 1.098264 0.653439 1.182710 2.095319 0.959344 -0.905855 -1.022619 0.378679 0.817332 -1.458929 1.539625 0.975088 1.260989 0.083876 2.474915 -0.782780
wb_dma_ch_sel/assign_143_req_p0/expr_1 1.527515 3.689701 0.326165 -0.779166 -0.183700 2.320038 0.261413 1.122029 0.746444 -2.392454 -0.122143 0.266340 0.251483 -2.809981 1.180367 1.664859 1.541536 0.859684 3.169116 0.079203
wb_dma_ch_sel/assign_135_req_p0 1.427549 3.612974 0.227593 -0.749382 -0.341595 2.315350 0.315579 1.124832 0.703496 -2.331273 -0.086537 0.367953 0.236218 -2.799580 1.125014 1.484568 1.504815 0.946331 3.240062 0.160151
wb_dma_ch_sel/wire_gnt_p0_d 2.619260 2.074350 2.549968 1.264977 -2.434717 1.540773 1.476626 3.995311 -2.834368 -4.702196 0.471316 -1.228320 0.619608 0.884103 -0.113711 2.241775 -2.547489 -2.928126 2.651474 -2.259599
wb_dma_de/assign_20_adr0_cnt_next -1.008607 -0.930241 0.489438 -1.033311 0.631005 0.855980 -0.915090 0.236028 1.927585 2.862279 -0.750481 0.891323 1.527461 0.995259 0.943942 0.250001 0.465964 -0.556105 0.795577 1.513465
wb_dma_wb_if/inst_check_wb_dma_wb_if 1.847862 -0.838263 0.269679 2.036802 -0.330486 -1.346993 -0.835446 0.206289 -4.079540 -0.539234 -0.621572 0.569536 -0.892788 0.701604 0.797487 -1.334607 -1.640205 -4.013521 -1.711378 1.813735
wb_dma_ch_sel/assign_153_req_p0 1.507457 3.649058 0.303871 -0.721461 -0.389687 2.265187 0.309955 1.185490 0.531718 -2.351550 -0.151672 0.361499 0.269028 -2.762197 1.113608 1.596968 1.454727 0.754420 3.175589 0.153410
wb_dma_de/assign_82_rd_ack/expr_1 3.168718 0.105580 0.366251 0.634609 2.407513 1.460958 -1.004972 -2.540064 1.347094 0.379267 -0.769399 -1.102233 1.446346 -2.770211 0.695689 1.826895 -1.837741 -1.236611 -2.206953 -0.855493
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 2.427127 0.968264 0.124749 -0.448039 0.708759 0.965764 0.110176 -1.738554 1.946966 0.708055 -0.514971 0.650815 1.780642 -3.039516 0.844868 0.282722 -1.365969 0.520102 -0.050823 -0.248796
wb_dma_de/reg_de_csr_we 2.475372 0.423238 0.576118 -0.843003 -0.119110 3.126664 -2.250700 -3.120110 0.755411 1.251976 -0.890753 -0.331989 4.214542 -0.863680 0.799502 5.209882 -5.696578 -0.120120 0.282730 0.466036
wb_dma/wire_wb0_ack_o 2.884449 0.702437 -1.536604 0.812312 -1.416538 -3.023180 -0.414302 -0.898859 -1.907740 0.093254 -0.056554 0.210731 0.070395 0.255411 -1.197472 1.108030 -0.252757 -1.083039 -2.144002 1.401319
wb_dma_ch_sel/always_9/stmt_1/expr_1 0.415385 -0.691703 -0.141694 0.366650 -0.918596 3.178671 -0.223484 -0.747591 0.218286 -0.879727 -0.071619 1.651340 0.202533 -1.968262 -0.643841 0.847509 -1.799331 2.167864 0.977574 -0.631361
wb_dma_ch_pri_enc/wire_pri23_out 0.854614 -0.821763 -0.532316 0.508325 0.574560 2.080711 -1.224105 -1.739840 0.762446 0.574242 0.058457 2.303421 -0.668064 -1.678607 -0.115399 -0.607757 -0.743570 1.513171 -2.243400 -1.139534
wb_dma_ch_sel/assign_103_valid 1.920925 2.015969 1.462813 -1.675204 0.227455 3.566617 1.046674 1.428068 1.128873 -1.835126 -1.117118 1.948951 0.966415 -3.196943 0.904444 1.828304 -0.343436 2.242327 3.423427 -1.468185
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -0.809805 1.104097 -0.223869 -1.281799 -1.699280 -0.358624 1.107085 0.806984 0.787494 0.324281 0.307189 1.943310 0.307199 -0.434456 0.302863 -1.681230 0.695781 1.996984 2.276767 0.576287
wb_dma_rf/wire_ch1_txsz 0.163315 0.004568 -1.715938 1.231425 -0.927771 -0.957373 -1.478460 -3.610444 0.275609 3.219506 0.427599 0.177132 0.956864 -1.439880 0.258659 -2.564444 -2.281906 -1.236601 -3.125103 1.373788
wb_dma_de/always_23/block_1/stmt_13 -0.740052 1.739853 -4.030512 0.682211 -2.107429 -1.148560 1.767814 0.733877 0.392411 1.870616 0.541460 -0.068761 1.671304 -4.729896 -0.616018 -4.232080 -3.119345 0.745293 2.937992 -1.236011
wb_dma_de/always_23/block_1/stmt_14 0.647841 -0.995973 3.529427 -2.344566 4.440155 1.277806 -0.598329 2.862068 -2.333395 1.612812 -2.728028 1.427740 -0.421807 1.237889 -2.032449 3.988988 1.535574 -1.069126 -3.063028 -2.805317
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.685493 -1.279614 0.332978 2.267406 2.159324 2.017385 -1.230919 -1.912575 -0.449243 -0.786212 -0.019308 -1.932886 0.226957 -1.663627 -1.274623 2.789617 -1.388387 -2.033661 -2.884146 -1.228584
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.752864 1.061272 -0.180557 -1.188370 -1.585900 -0.344900 1.069766 0.773249 0.750360 0.280716 0.267806 1.759348 0.307294 -0.403914 0.261880 -1.560682 0.634752 1.813054 2.156934 0.526279
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 0.828125 -0.738474 -0.488137 0.422962 0.629480 2.194688 -1.259046 -1.798475 0.896844 0.607591 0.100546 2.387232 -0.692985 -1.770624 -0.038063 -0.697017 -0.715981 1.614251 -2.242283 -1.195097
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 2.536630 1.135737 1.615298 -0.505895 1.787425 3.999960 -0.083205 0.487511 0.471072 -2.040063 -1.258271 0.279567 0.652717 -2.873418 0.681156 3.262369 -1.001152 0.477232 1.228846 -1.936891
wb_dma_ch_rf/input_ch_sel 0.843098 0.887987 -1.394464 -0.045983 -4.713322 -0.567234 -0.032844 -1.107715 -2.037437 0.235886 0.070481 6.538058 3.546988 0.724503 -1.936605 1.009241 -1.378737 1.647083 -1.712071 -0.522650
wb_dma_ch_sel/always_45/case_1/stmt_2 -1.285963 -1.438312 0.050431 1.552915 -0.056781 0.455756 -0.187565 0.604799 -1.597649 -1.290750 0.752830 -0.963097 -1.193447 1.110379 -1.905403 1.011177 0.538618 -0.805922 -0.745869 -0.424617
wb_dma_ch_pri_enc/wire_pri4_out 0.788974 -0.674511 -0.429055 0.473756 0.538608 2.107499 -1.234990 -1.674575 0.751078 0.579481 0.008780 2.317012 -0.676632 -1.648416 -0.050365 -0.642441 -0.727135 1.400878 -2.193043 -1.102590
wb_dma_ch_rf/wire_ch_txsz_we 1.372614 0.564871 -0.830948 2.727353 1.113155 2.022073 0.196834 -0.927399 -1.111175 -2.432926 0.034316 -3.370099 1.176739 -3.818490 -1.748233 3.097554 -1.900578 -2.125908 0.036410 -1.855220
wb_dma_de/assign_70_de_adr1/expr_1 -1.265066 -1.351122 0.030344 1.540889 -0.032548 0.524057 -0.245091 0.609217 -1.597318 -1.218370 0.733267 -0.865434 -1.149240 1.003217 -1.862579 1.011413 0.501222 -0.813636 -0.738812 -0.436588
wb_dma_ch_sel/assign_116_valid 1.799297 2.220969 1.436679 -1.725093 0.205812 3.581602 1.010500 1.447629 1.105297 -1.744705 -1.100629 2.014008 0.974945 -3.268326 0.965278 1.723244 -0.305181 2.135578 3.427819 -1.377951
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -0.389021 1.905110 -2.061765 -0.088730 -2.266031 1.831968 1.249306 -0.070945 0.798412 -0.843671 0.464430 2.595540 0.499124 -4.274573 -0.531967 -1.967972 -0.694586 3.419162 2.886778 -1.245275
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.931670 -0.998220 0.498927 -1.020650 0.626313 0.951521 -0.915560 0.338849 2.014653 2.804039 -0.823440 0.935118 1.566605 0.957059 0.926310 0.289128 0.532331 -0.589305 0.856263 1.496241
wb_dma_wb_mast/wire_wb_addr_o -0.042768 2.136713 1.306311 0.149263 0.601821 -1.605898 0.193807 -0.531486 1.464756 -0.798572 1.527605 -2.820295 0.452274 1.637789 1.902728 0.131684 1.315494 -2.674263 -0.020171 0.439356
wb_dma_ch_rf/reg_ch_csr_r2 3.469539 -0.072281 1.700004 -0.367107 4.639494 1.522332 -0.530960 0.001265 1.540408 -1.464661 -1.034366 -0.683763 -0.243949 -1.126054 0.916350 3.125684 1.100382 -0.687380 -2.039218 -2.652071
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 1.708425 -0.431711 -2.265966 0.187913 0.307126 -1.662612 0.250461 2.888945 -1.430708 0.071269 -1.043380 -1.145952 -1.277388 -0.095870 -0.863106 -1.597344 -1.362803 0.323898 -0.156775 -2.527814
wb_dma_ch_sel/assign_11_pri3 0.947365 -1.767386 0.217592 0.385983 0.588688 1.633995 0.312586 -0.326023 0.820344 -1.675338 0.038156 0.071800 0.103536 -0.526994 -0.926837 2.083239 -0.564983 1.682629 0.678138 -0.889864
wb_dma_de -0.597971 1.960528 -0.299736 0.917957 -0.698176 -0.972774 -0.868819 2.246376 -2.703225 1.579344 0.507948 2.207801 1.798993 0.281955 -0.820591 0.569452 0.726790 -4.124386 -1.070873 0.592591
wb_dma_wb_slv/wire_wb_data_o -1.100834 0.674784 4.629424 -0.459161 0.429066 -2.839686 2.756371 0.088147 -0.988624 0.798270 0.023708 0.119525 0.421071 2.586310 -0.015388 0.249972 3.568515 -3.743418 -2.930142 0.219327
wb_dma_inc30r/always_1/stmt_1 -2.558046 -0.906205 0.858583 0.663634 2.376772 -0.161790 2.543068 4.962557 -0.924532 -0.911521 -0.725583 -4.248326 -0.774363 1.621009 1.100207 -0.869985 -1.637281 -4.079452 2.785140 -3.554081
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.385731 -0.064481 -0.309134 0.066901 1.397539 -0.955286 -0.997913 -1.010260 0.551718 1.429757 0.146706 0.793826 -0.897633 0.242229 0.521617 -1.479293 1.016414 -0.547748 -3.128893 -0.493457
wb_dma_ch_sel/assign_127_req_p0 3.228802 0.052647 2.093277 -0.496640 3.447466 2.611654 0.480844 1.063850 1.031852 -2.968615 -1.280305 -1.391987 0.614003 -1.521726 0.390046 4.720334 0.172365 -0.085754 1.003076 -2.339878
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 0.802940 -0.855298 -0.513618 0.506660 0.500049 2.142228 -1.235325 -1.770256 0.782453 0.532879 0.089335 2.387885 -0.714092 -1.668967 -0.159501 -0.633867 -0.731165 1.591712 -2.238941 -1.146642
wb_dma_ch_sel/assign_94_valid 1.016721 2.613403 -4.504547 1.527255 2.965425 -3.291171 0.281951 0.537951 0.315511 0.658587 2.243303 -1.192466 -0.395519 -4.887976 0.202529 -1.936346 -0.078329 -1.765394 -0.057762 -1.372305
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.614695 -0.013373 -1.236124 3.034603 2.298502 1.141292 -0.773415 -1.792358 -0.811903 -1.213124 0.170672 -2.749759 0.214346 -3.382234 -1.550521 1.756572 -1.092504 -2.654249 -2.980341 -2.241252
wb_dma_ch_pri_enc/wire_pri12_out 0.837165 -0.785963 -0.469205 0.473801 0.531431 2.250835 -1.217316 -1.728158 0.798910 0.479990 0.047313 2.356709 -0.658258 -1.745168 -0.133918 -0.571552 -0.785732 1.601675 -2.115290 -1.177675
wb_dma_ch_rf/always_20/if_1/block_1 -0.753304 2.147805 2.944380 -2.294077 -3.026701 0.567994 0.994147 3.834015 -3.670707 2.246520 -3.822519 2.535717 -0.211653 1.125678 0.805556 -3.250165 0.142813 -1.717060 1.066503 1.009206
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540698 -0.858138 0.860362 0.966106 -2.729718 3.117352 0.030219 -0.821851 -1.370085 -2.157528 -1.300317 1.374421 -0.950645 -1.253274 -0.673332 -0.283591 -1.250339 1.793238 0.218591 0.375955
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 2.944921 1.022232 1.291768 -0.390836 3.222235 2.911957 -1.132471 -0.422980 0.888218 -0.600462 -1.180661 1.005148 -0.243375 -2.552427 1.164323 1.803318 0.000452 -0.263171 -2.031266 -2.438927
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 0.734925 -0.958040 -0.635798 -0.389130 -1.485999 3.059007 -1.194021 -0.211528 -1.350441 -0.287490 -0.523776 4.094704 0.782759 -0.410963 -0.537502 2.346825 -2.920967 2.395399 0.408969 -0.508568
wb_dma_wb_if/input_slv_din -1.071242 0.608400 4.521780 -0.437634 0.454971 -2.883615 2.744447 0.121205 -1.221969 0.856123 0.000133 0.159058 0.367679 2.540773 -0.109826 0.249569 3.469520 -3.750407 -2.994889 0.229486
wb_dma_ch_sel/assign_94_valid/expr_1 0.963138 2.534768 -4.528496 1.494818 2.935206 -3.070709 0.334712 0.590081 0.269393 0.700111 2.237171 -0.869085 -0.328842 -5.097751 0.143253 -1.992707 -0.324582 -1.619168 0.024766 -1.490897
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -0.062470 4.337822 1.348016 -1.809318 0.835226 2.376734 -0.225113 -1.434578 3.019628 -0.094005 0.496250 -0.226127 0.740724 -2.816384 2.538444 -0.050482 0.674753 1.070836 1.684487 -0.648526
wb_dma_de/always_21 -0.078581 -0.543141 -1.249323 0.261845 -3.443310 1.082895 0.962367 -1.959600 1.075332 0.441314 0.530175 1.282701 2.140504 -2.395678 -0.867864 -0.674325 -3.006217 2.652071 2.791312 1.521976
wb_dma_de/always_22 -1.142542 2.338252 -0.721670 -0.019329 0.980228 -1.241739 -1.359934 2.184469 -1.920661 2.620224 1.792203 2.752797 2.473700 -0.101116 -1.113223 2.254895 0.247078 -3.468485 -1.067984 -0.153155
wb_dma_de/always_23 -1.211507 2.521373 -0.544890 -0.102923 0.968581 -0.971960 -1.544131 2.329141 -1.884499 2.560360 1.869108 3.147583 2.555751 0.075224 -0.954693 2.432715 0.397280 -3.591925 -1.069906 -0.259809
wb_dma_ch_pri_enc/wire_pri1_out 0.819219 -0.643483 -0.451280 0.468316 0.564774 2.039684 -1.194815 -1.643733 0.707457 0.565007 -0.008024 2.281119 -0.667470 -1.634640 -0.024317 -0.625998 -0.685040 1.380201 -2.199943 -1.149524
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.331865 -0.095534 -0.387122 0.107437 1.355615 -1.052248 -1.021837 -0.991005 0.436729 1.463983 0.134368 0.764525 -0.893331 0.320239 0.513481 -1.529492 0.982198 -0.643015 -3.153641 -0.407381
wb_dma_de/assign_78_mast0_go 0.307355 -0.099845 -0.409003 0.122480 1.354163 -1.032512 -1.028046 -0.997557 0.498465 1.476851 0.149592 0.757405 -0.912516 0.332278 0.477174 -1.507995 0.967213 -0.607466 -3.198996 -0.432281
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.196876 1.713621 -1.075580 0.819417 -0.387620 -1.064183 -0.691642 -0.176624 -0.262006 -0.661144 0.934206 -1.590107 -0.691757 0.204718 0.319295 -0.105976 1.866411 -1.180391 -0.015106 1.411815
wb_dma_de/wire_dma_done 2.649559 1.319121 -2.897034 -0.436429 1.697743 0.028682 0.398330 1.428734 0.231284 1.067288 -0.871828 1.639948 1.804145 -4.052436 0.292709 -0.020027 -2.972223 0.277415 0.354598 -3.583682
wb_dma_ch_sel/assign_150_req_p0/expr_1 1.520981 3.589888 0.299151 -0.814277 -0.149189 2.475443 0.329464 1.124682 0.966522 -2.418521 -0.072625 0.348215 0.216928 -2.930758 1.165943 1.599310 1.531374 1.152645 3.309291 -0.010861
wb_dma_rf/input_wb_rf_adr -3.337794 7.719011 -0.307637 -0.583053 -1.489245 -2.954734 -1.267121 -1.010623 -4.184875 3.007022 -0.471470 -0.407838 0.229867 0.518749 2.443571 -4.123753 0.020809 -5.466947 -3.809813 -0.571218
wb_dma_wb_if 1.544797 1.779865 -0.057197 1.573601 -2.237437 -2.853395 -2.285531 0.992076 -5.857061 1.127944 -0.773015 -0.181275 0.188013 1.934707 -0.711841 -0.098479 -0.864660 -5.429872 -2.909067 3.059291
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 2.594690 0.196331 0.582698 -0.770606 -0.158084 3.146577 -2.202209 -2.870782 0.477980 1.098824 -0.985209 -0.156900 4.146181 -0.762750 0.638729 5.400352 -5.788589 -0.123742 0.274685 0.374389
wb_dma_ch_pri_enc/wire_pri25_out 0.799026 -0.758259 -0.549737 0.480895 0.543947 1.934139 -1.318235 -1.765213 0.646446 0.702598 0.058352 2.394264 -0.732043 -1.581910 -0.071150 -0.769294 -0.685340 1.374631 -2.456771 -1.120316
wb_dma_wb_mast/reg_mast_cyc 0.360628 -0.075739 -0.336119 0.119132 1.442844 -1.010238 -1.024515 -0.990442 0.553994 1.473938 0.152634 0.762006 -0.920765 0.309733 0.520600 -1.530127 1.038122 -0.594878 -3.222241 -0.472961
wb_dma_ch_rf/input_wb_rf_we 0.733169 1.719306 0.069101 1.181538 -3.957849 0.366330 -0.713382 2.086792 -3.171705 1.312630 -4.162899 -3.546599 2.588390 1.046935 -1.064121 -1.225207 0.687866 -4.324090 -1.386767 0.444507
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -0.610065 2.188916 2.918204 -2.262503 -3.220476 0.683425 1.078942 3.833440 -3.811435 1.928604 -3.827666 2.660916 -0.336177 0.949238 0.677052 -3.285547 0.118611 -1.429516 1.159111 0.989604
wb_dma_de/always_6/if_1 1.695492 0.192164 -1.265061 2.981108 2.431494 1.130215 -0.826320 -1.876424 -0.653467 -1.111204 0.173087 -2.723691 0.207685 -3.502928 -1.426510 1.664729 -1.038308 -2.662175 -3.062954 -2.306889
wb_dma_wb_slv/always_4/stmt_1 -4.789039 7.729375 0.595028 0.223809 -3.280931 0.044233 -1.408087 -1.961624 -3.449189 1.442194 1.607653 -1.358547 0.653962 -2.647167 3.180203 -2.566959 0.343493 -4.542784 1.257733 5.186261
wb_dma_de/assign_3_ptr_valid -0.591937 -2.173084 -0.614551 1.081604 -1.501178 3.401263 -1.444745 0.420720 -2.936526 -1.371648 0.258856 3.215176 -0.362212 0.731603 -2.263780 3.255079 -2.349376 1.441906 -0.372102 -0.880054
wb_dma_wb_mast/input_pt_sel 0.443043 -0.164810 1.568009 -0.075864 0.916566 -1.832059 -1.298521 -5.465456 4.088513 3.618917 1.467205 -3.548728 3.468262 1.834708 1.941353 -0.201504 -3.430693 -2.677528 -3.071018 0.805063
wb_dma_ch_pri_enc/wire_pri15_out 0.806393 -0.788751 -0.470872 0.438815 0.578373 2.090053 -1.236443 -1.734686 0.865215 0.562824 0.071989 2.309252 -0.713238 -1.662107 -0.092526 -0.612843 -0.694311 1.534407 -2.199921 -1.160078
wb_dma_wb_slv/input_wb_we_i -1.457642 4.531243 0.984188 -3.438777 1.676089 0.492302 -2.589990 -3.251970 7.732400 4.543532 1.422258 -0.835301 2.435362 0.404849 4.194218 -0.775848 3.396222 0.494837 0.985497 2.496371
wb_dma_de/reg_tsz_cnt_is_0_r 3.408290 -0.875431 1.089221 0.584107 2.428899 1.183915 0.559733 -1.235518 1.442999 -1.876280 -0.791113 -3.450442 2.394725 -1.781658 -0.117855 4.758051 -1.896842 -1.089647 0.833173 -0.681751
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -1.152002 -1.041265 1.184809 -2.559325 5.094063 2.561804 -2.151512 -0.223469 1.127522 6.708540 -2.724802 -0.968834 1.591173 -1.116859 0.182614 1.556783 -3.302708 -1.276059 -2.300338 -2.276323
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 0.780489 -0.858153 -0.455069 0.475631 0.562270 2.053141 -1.211058 -1.737640 0.753526 0.510750 0.077402 2.310390 -0.719958 -1.599102 -0.132952 -0.616439 -0.679659 1.532075 -2.235602 -1.113613
wb_dma/wire_mast1_drdy 1.881329 1.316552 0.342009 -0.108244 1.713211 0.665555 -1.405468 0.362257 -1.412478 1.287796 -1.536391 1.705911 -0.748267 -1.222941 1.209525 -0.764119 -0.096109 -1.979846 -3.392013 -1.287852
wb_dma_ch_rf/wire_ch_csr_we 0.245651 1.981243 3.075450 0.586736 -2.269028 1.257348 1.324322 2.604137 -2.246493 1.721872 -2.702191 -0.774547 3.525883 -0.022476 -0.122290 0.615688 0.541200 -5.906095 -0.033012 0.599902
wb_dma_ch_pri_enc/inst_u9 0.761937 -0.774190 -0.513065 0.495422 0.502203 2.120159 -1.228243 -1.721362 0.763140 0.543898 0.086967 2.329373 -0.690193 -1.636546 -0.097299 -0.670030 -0.735462 1.542752 -2.165083 -1.127269
wb_dma_ch_rf/assign_8_ch_csr 0.050309 2.035896 1.043326 0.539369 -1.560332 -2.672671 1.015859 1.341233 -4.396564 1.177417 -1.509380 1.950700 1.968784 1.274292 1.225783 0.225496 1.184046 -5.910700 -2.308631 1.961595
wb_dma_ch_rf/wire_this_ptr_set 0.719472 -0.910507 -0.691075 -0.398822 -1.569943 3.055005 -1.233515 -0.207036 -1.470625 -0.239527 -0.517620 4.200369 0.749911 -0.431475 -0.547050 2.276878 -2.950088 2.345130 0.296565 -0.493255
wb_dma_ch_pri_enc/inst_u5 0.805088 -0.782895 -0.543425 0.460599 0.499363 2.189418 -1.247453 -1.822504 0.821625 0.554097 0.083532 2.439303 -0.698536 -1.763479 -0.127738 -0.690847 -0.738053 1.651895 -2.242333 -1.137190
wb_dma_ch_pri_enc/inst_u4 0.772634 -0.779595 -0.462595 0.425172 0.575723 2.045468 -1.180449 -1.691617 0.821408 0.455746 0.100895 2.203446 -0.649617 -1.576664 -0.106332 -0.572892 -0.643542 1.495686 -2.093486 -1.116794
wb_dma_ch_pri_enc/inst_u7 0.775283 -0.653066 -0.478557 0.443706 0.421836 2.143173 -1.224848 -1.638472 0.664964 0.576047 0.033546 2.340256 -0.654742 -1.674947 -0.093754 -0.652236 -0.773973 1.458598 -2.124211 -1.063236
wb_dma_ch_pri_enc/inst_u6 0.834450 -0.791530 -0.467079 0.477732 0.614723 2.043581 -1.215790 -1.740559 0.812411 0.570940 0.099405 2.309525 -0.705472 -1.587526 -0.109747 -0.614120 -0.634771 1.474984 -2.277153 -1.134715
wb_dma_ch_pri_enc/inst_u1 0.730959 -0.754953 -0.539657 0.462260 0.434375 2.088230 -1.195661 -1.698586 0.720404 0.537810 0.060023 2.349751 -0.649496 -1.642739 -0.142496 -0.618209 -0.738685 1.530151 -2.139965 -1.068081
wb_dma_ch_pri_enc/inst_u0 0.766055 -0.789824 -0.499239 0.510970 0.575409 2.047357 -1.273298 -1.742371 0.718824 0.655527 0.069033 2.328770 -0.739176 -1.636422 -0.085704 -0.725798 -0.689958 1.429732 -2.337532 -1.100037
wb_dma_ch_pri_enc/inst_u3 0.778946 -0.778203 -0.530008 0.474619 0.482000 2.116647 -1.215739 -1.742527 0.727787 0.530446 0.085301 2.338606 -0.671544 -1.663480 -0.134574 -0.664488 -0.747164 1.519345 -2.171440 -1.088881
wb_dma_ch_pri_enc/inst_u2 0.673997 -0.652964 -0.521617 0.485498 0.398869 1.932113 -1.266248 -1.690658 0.605416 0.690507 0.062448 2.331252 -0.654032 -1.557381 -0.099888 -0.777090 -0.722433 1.366318 -2.206649 -0.995014
wb_dma/wire_de_start 0.922312 2.594770 -4.513069 1.518653 3.003523 -3.198442 0.235796 0.532319 0.260127 0.791865 2.276891 -0.999736 -0.384848 -5.006361 0.210673 -2.071943 -0.225196 -1.727932 -0.170723 -1.544423
wb_dma_ch_sel/assign_130_req_p0/expr_1 2.889351 2.073272 3.142832 -0.184017 3.575267 0.715043 0.511866 0.353187 2.073803 -3.337384 0.279496 -3.858148 1.033987 0.307967 2.183672 4.378998 1.310999 -2.890917 0.640996 -1.563265
wb_dma_rf/wire_ch_stop 2.226224 1.773255 1.098609 -1.563926 1.721595 2.654885 -0.014402 0.278631 1.807613 -0.380976 -0.878349 2.669211 0.013822 -2.919726 1.385727 0.311861 0.660651 1.733870 0.165296 -1.964332
wb_dma/wire_mast0_dout 2.001553 2.410720 -0.890843 0.061375 -3.386149 -2.548420 -2.630320 1.202992 -4.141909 2.226581 -0.402698 0.197465 0.777848 2.322422 -0.629954 0.121670 -3.243859 -2.865137 -1.163472 2.738519
wb_dma_ch_rf/input_de_adr0 -0.018647 0.814466 1.651370 -2.363467 -2.641090 -1.437084 0.498554 2.748441 -3.765185 3.920022 -3.965327 3.843982 -0.097125 1.369847 -0.756617 -3.628036 1.027612 -0.728109 -1.531820 1.292435
wb_dma_ch_rf/input_de_adr1 -1.281260 -1.397309 0.042094 1.522127 -0.058819 0.595934 -0.227964 0.573048 -1.560209 -1.230187 0.714273 -0.892433 -1.151208 0.997052 -1.852188 1.019126 0.463754 -0.748773 -0.693227 -0.438637
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.352000 -0.132788 -0.382462 0.109780 1.422797 -1.017931 -1.090825 -1.050007 0.505449 1.499879 0.167766 0.784622 -0.901265 0.330757 0.515525 -1.513388 1.013569 -0.587193 -3.272233 -0.482421
wb_dma_wb_if/input_wbs_data_i 1.849487 2.489434 -0.826209 -0.045360 -3.493720 -2.502426 -2.598776 1.293775 -4.180789 2.283617 -0.477571 0.275322 0.800968 2.374274 -0.582997 0.022772 -3.249986 -2.865734 -1.048262 2.816885
wb_dma_de/reg_tsz_dec 2.510869 0.815773 0.911826 0.262706 1.848611 -0.448400 0.251157 -0.825783 0.488771 -0.263534 -0.877944 -3.502241 2.238565 -1.179228 0.775511 2.694820 -1.328456 -2.824024 0.074393 0.210861
wb_dma_ch_sel/input_ch0_am0 -1.020773 -1.000747 0.505872 -1.103939 0.683120 0.905558 -0.957180 0.276299 2.053230 2.959182 -0.823818 0.944316 1.623146 1.001533 0.975184 0.311052 0.513451 -0.588041 0.787590 1.514838
wb_dma_ch_sel/input_ch0_am1 0.226396 -0.775905 -0.985386 -0.136657 1.600166 0.070864 0.870432 2.763791 0.316185 0.055141 -0.247490 -0.338967 -0.451290 -1.002555 -0.433119 -0.588460 -0.871162 0.410503 1.190242 -2.677110
wb_dma_ch_sel/assign_162_req_p1 0.327811 -0.112366 -0.357685 0.103584 1.384475 -1.017614 -1.041784 -1.006416 0.491186 1.446228 0.185024 0.771206 -0.879202 0.303668 0.509831 -1.550521 1.011520 -0.580955 -3.217921 -0.431374
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.251104 -2.783190 -0.665435 1.488868 -0.294497 0.083256 0.480466 -2.397777 1.034546 -0.700923 0.388513 -2.189597 1.866649 -0.639128 -1.514804 2.279805 -2.587552 0.467618 0.494164 0.686067
wb_dma_rf/wire_ch5_csr 1.198785 -0.019420 -0.938410 1.152295 -1.375788 -1.097471 -0.572035 2.112947 -4.216974 1.194049 -2.297470 -0.533622 0.029822 0.681249 1.295523 -0.456172 -1.899102 -4.804932 0.095110 3.044195
wb_dma_ch_rf/wire_ch_am1_we 1.803824 -0.461577 -2.439143 0.205011 0.306506 -1.641849 0.276064 2.940386 -1.338996 -0.055117 -1.074530 -1.165190 -1.325845 -0.167559 -0.971871 -1.661461 -1.440589 0.524893 -0.174609 -2.849019
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 0.377935 -0.128914 -0.375973 0.116579 1.405170 -0.938071 -1.054851 -1.018687 0.562371 1.414042 0.152376 0.763453 -0.866645 0.275036 0.512971 -1.505888 0.972888 -0.553300 -3.138460 -0.490083
wb_dma_ch_rf/always_2/if_1/if_1/block_1 -0.496487 -2.090719 -0.684154 1.097586 -1.470201 3.323915 -1.432835 0.364681 -2.969553 -1.372133 0.206245 3.174876 -0.365231 0.636423 -2.232597 3.198050 -2.360401 1.411399 -0.496384 -0.888086
wb_dma_inc30r/wire_out -0.037858 -2.036449 2.308480 0.958735 0.533091 -0.357533 1.466619 5.493946 -2.439960 0.147573 -2.437440 -1.866040 -0.155191 3.262475 0.007019 -1.109426 -0.684044 -5.407066 0.250516 -2.018185
wb_dma_ch_pri_enc/reg_pri_out 0.797729 -0.685459 -0.472296 0.453625 0.533352 2.182101 -1.221985 -1.708001 0.795694 0.556541 0.055874 2.358228 -0.700044 -1.723281 -0.043083 -0.649796 -0.714599 1.502460 -2.164927 -1.106981
wb_dma/input_wb0_we_i -1.255144 4.613743 0.831543 -3.231440 1.610224 0.359878 -2.529564 -3.111446 7.379367 4.202472 1.424074 -0.852269 2.249326 0.199344 4.071423 -0.701073 3.457678 0.421488 0.957270 2.432199
wb_dma_de/always_2/if_1/if_1/stmt_1 0.575679 -1.611505 0.470404 0.128545 -0.314271 -0.108794 1.014804 5.824832 -2.661973 1.252918 -3.764730 -0.126842 -0.371735 1.537582 0.156826 -2.216552 -0.624762 -3.387536 1.223067 -0.896849
wb_dma_ch_rf/wire_ch_txsz_dewe 1.617526 0.434538 1.031039 -0.263118 1.937028 0.866446 0.709156 -3.329656 4.352533 -1.538407 0.970573 -3.775593 2.359972 -1.865716 0.707393 3.290402 -0.735133 1.044554 1.744817 -0.222798
wb_dma_de/always_22/if_1/stmt_2 -1.239096 2.481392 -0.661070 -0.022515 1.090024 -1.486374 -1.574695 2.117309 -2.304657 2.884753 1.807815 2.864926 2.470385 0.246555 -1.114968 2.313420 0.337447 -3.912837 -1.717360 -0.299094
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 0.479247 3.105765 1.722046 -1.767268 2.313700 0.861604 0.313326 -1.047086 3.586971 -0.905105 0.600866 -1.795703 0.635122 -1.326419 2.184483 1.163947 1.766713 0.653209 1.454250 -0.903207
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.771096 -0.832944 -0.496075 0.501320 0.536534 2.123952 -1.258193 -1.772261 0.802789 0.527399 0.061992 2.317009 -0.697205 -1.631850 -0.162155 -0.644254 -0.752040 1.564876 -2.196183 -1.113306
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 1.763472 -0.539970 -2.451024 0.201601 0.323829 -1.618894 0.252271 2.916301 -1.324165 0.006138 -1.071318 -1.149077 -1.359707 -0.107871 -0.938574 -1.657258 -1.455697 0.520967 -0.183042 -2.805993
wb_dma_ch_sel/assign_149_req_p0/expr_1 1.652474 3.673994 0.363060 -0.744709 -0.192740 2.422271 0.275174 1.319775 0.598675 -2.393015 -0.255086 0.326890 0.288167 -2.858569 1.152241 1.724811 1.450817 0.715064 3.201988 0.046118
wb_dma/wire_de_ack 0.279567 0.884281 -3.250012 0.142029 -3.489259 0.297108 0.328985 -1.449877 -0.608447 0.693303 0.327454 2.885933 2.746782 -2.735079 -0.775428 -0.257107 -3.705712 2.232593 1.926717 0.386647
wb_dma_wb_mast/always_1/if_1 1.829568 2.305733 -0.940083 -0.045110 -3.296139 -2.342951 -2.541151 1.125316 -3.963982 2.236735 -0.455179 0.335899 0.757855 2.142478 -0.513706 -0.042332 -3.195116 -2.671267 -1.057776 2.652790
wb_dma_wb_if/wire_wb_cyc_o 0.355975 -0.070814 -0.346072 0.124060 1.321402 -0.985138 -1.027066 -0.958086 0.452881 1.437486 0.148945 0.709115 -0.870303 0.318901 0.522456 -1.460548 0.960864 -0.640809 -3.107289 -0.403626
wb_dma_ch_sel/assign_143_req_p0 1.506375 3.642555 0.212514 -0.733544 -0.396779 2.222367 0.282883 1.134613 0.611604 -2.275871 -0.105006 0.393528 0.236233 -2.772756 1.112973 1.491833 1.429205 0.867457 3.164567 0.192212
wb_dma_wb_mast/wire_mast_err 2.211749 2.011412 1.059490 -1.586840 1.525084 2.575778 -0.011011 0.394531 1.630664 -0.277296 -0.905349 2.774438 0.114740 -2.959057 1.408806 0.228788 0.562739 1.588032 0.279235 -1.873249
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.970731 -1.866480 0.220532 0.348379 0.634396 1.702465 0.310827 -0.368976 0.908933 -1.736375 0.065045 0.046319 0.095595 -0.557273 -0.997751 2.115185 -0.581467 1.819279 0.707666 -0.980141
wb_dma/wire_slv0_dout -4.872331 7.477218 0.568275 0.271983 -3.461489 -0.214153 -1.331258 -2.119229 -3.668303 1.517482 1.523963 -1.366289 0.643123 -2.376469 3.097557 -2.590294 0.355773 -4.522654 1.088198 5.384505
wb_dma_ch_sel/reg_am1 0.229701 -0.831164 -0.959695 -0.103396 1.547112 0.050908 0.897859 2.775170 0.231798 0.023535 -0.244626 -0.386091 -0.463177 -0.922858 -0.443450 -0.540178 -0.881056 0.385534 1.216353 -2.592033
wb_dma_ch_sel/input_next_ch 2.665317 1.398131 -2.953049 -0.482871 1.621057 -0.119610 0.335412 1.549284 0.063045 1.154398 -0.925647 1.808022 1.779166 -4.006082 0.325515 -0.116308 -2.910897 0.241533 0.326930 -3.509212
wb_dma_de/always_9 2.522960 0.717758 0.834984 0.316315 1.806555 -0.571814 0.248105 -0.874778 0.423900 -0.202789 -0.906600 -3.544378 2.307454 -1.195970 0.703506 2.700713 -1.438903 -2.924757 0.004903 0.311398
wb_dma_de/always_8 3.013910 1.073168 1.381346 -0.379604 3.246318 3.080195 -1.090553 -0.330398 0.865718 -0.633922 -1.275517 0.985886 -0.197704 -2.687112 1.225511 1.870463 -0.016142 -0.359500 -1.899625 -2.385091
wb_dma_wb_mast/always_1/if_1/cond 1.991633 2.452719 -0.829620 0.022766 -3.379785 -2.434979 -2.663363 1.202892 -4.080590 2.196119 -0.411356 0.145711 0.725505 2.242710 -0.647872 0.039956 -3.162351 -2.801850 -1.164357 2.735090
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.351652 4.679219 2.809249 -1.667884 1.576969 -1.185428 1.390940 1.481194 2.165014 -1.710399 0.555248 -2.471917 1.190522 0.445760 3.325105 1.086447 2.494496 -2.699688 2.315929 -0.190220
wb_dma_rf/always_1/case_1/stmt_12 -0.832926 -2.208819 -1.551234 1.412191 -0.648392 -0.898618 -1.074002 -0.194190 -4.473648 0.620014 -0.030376 1.575066 -1.255172 0.719981 -0.641771 0.082244 -2.946453 -1.637764 -1.568868 2.137141
wb_dma_rf/always_1/case_1/stmt_13 1.540151 0.325716 -1.294746 0.197960 -0.985031 -1.556696 -0.447874 0.401009 -1.569635 -0.058074 -0.864332 -0.726107 -0.791651 0.711064 -0.442399 -0.975904 -0.567616 -0.030672 -1.242152 -0.348895
wb_dma_de/always_3 -1.101828 0.215289 0.296793 1.468533 2.029892 -1.044489 0.726996 2.516931 0.235665 -1.779027 2.014513 -3.773121 -1.103436 1.538017 -0.237908 0.431811 0.921550 -2.934939 0.363638 -2.536552
wb_dma_de/always_2 -0.221114 1.467875 1.519954 -2.234120 -1.755831 0.541521 1.605115 5.838870 -3.363536 2.194549 -3.869599 2.401209 -0.551694 -0.259726 0.168312 -3.675020 -0.724609 -0.916724 1.944958 -1.211388
wb_dma_de/always_5 2.564144 1.193597 1.695021 -0.536960 1.901619 4.000062 -0.028088 0.563882 0.563589 -2.077438 -1.295542 0.215212 0.693042 -2.915482 0.721402 3.286761 -0.886463 0.433347 1.252527 -1.942973
wb_dma_de/always_4 2.835028 1.033471 1.257023 -0.329495 3.104513 2.838376 -1.103944 -0.418186 0.806890 -0.551865 -1.152677 1.000982 -0.235391 -2.511948 1.194643 1.706921 0.006054 -0.288780 -1.980510 -2.289006
wb_dma_de/always_7 3.456929 -0.825008 1.120857 0.642953 2.402419 0.973036 0.557458 -1.111956 1.167617 -1.844525 -0.902611 -3.493978 2.378035 -1.642385 -0.113279 4.731744 -1.863560 -1.369813 0.728056 -0.574894
wb_dma_de/always_6 1.695961 0.283746 -1.223551 2.887994 2.356797 1.216752 -0.783916 -1.933659 -0.614835 -1.139562 0.186572 -2.613590 0.315770 -3.555557 -1.419201 1.716595 -1.038260 -2.533652 -2.987189 -2.345747
wb_dma_ch_sel/input_ch3_txsz 0.449676 -0.718599 -0.154568 0.396976 -0.893943 3.121511 -0.202770 -0.774981 0.189633 -0.910545 -0.115570 1.606287 0.204309 -1.936907 -0.689818 0.892063 -1.747939 2.136405 0.943260 -0.663775
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.358637 -0.129784 -0.331654 0.143715 1.360226 -0.960553 -1.035963 -0.985738 0.538365 1.397416 0.131131 0.735043 -0.872131 0.275110 0.494321 -1.447951 0.944094 -0.571004 -3.062995 -0.470801
wb_dma_ch_rf/always_11/if_1 3.536901 -0.112229 1.695927 -0.371496 4.804245 1.590502 -0.559249 0.003398 1.590669 -1.439691 -1.063937 -0.602351 -0.293744 -1.224605 0.919213 3.131318 1.180580 -0.634389 -2.200171 -2.728847
wb_dma_ch_sel/assign_147_req_p0/expr_1 1.565986 3.629076 0.302989 -0.747055 -0.282560 2.298100 0.335460 1.295640 0.598628 -2.402087 -0.185326 0.361675 0.236229 -2.822850 1.114327 1.625978 1.484148 0.778294 3.212688 0.121729
wb_dma_ch_sel/always_45/case_1/cond -1.524930 0.365901 -0.970862 2.254646 -0.353521 -0.488626 -0.871765 0.384609 -1.720811 -1.882188 1.638852 -2.527905 -1.864571 1.229370 -1.472176 0.898492 2.396906 -1.900209 -0.661403 0.944895
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.226440 1.706939 -1.086795 0.800991 -0.367921 -1.079049 -0.674368 -0.160613 -0.211734 -0.670640 0.934444 -1.620306 -0.692703 0.182950 0.314222 -0.133559 1.904433 -1.168958 0.042028 1.368082
wb_dma_de/assign_68_de_txsz 3.378496 0.396783 -0.671504 1.442589 2.535921 0.192501 0.877485 -1.188199 0.847972 -2.117572 -0.643330 -4.029902 2.252496 -3.520575 -0.474365 3.508206 -1.572542 -1.679039 0.401395 -1.700243
wb_dma_de/always_23/block_1/case_1/block_10/if_2 0.034788 0.903067 -2.877374 1.009604 -2.941877 0.502469 1.298529 -2.160532 1.091514 0.080265 0.814503 0.428137 2.230143 -4.485708 -1.049722 -1.665565 -2.782037 2.239861 2.596914 0.178367
wb_dma_ch_rf/always_20/if_1 -0.574257 2.070031 2.742416 -2.059459 -3.212659 0.562554 1.071401 3.664067 -3.649754 1.899450 -3.657244 2.538453 -0.323313 0.883808 0.632942 -3.409138 0.167700 -1.468861 1.063031 1.043851
wb_dma/input_wb0s_data_i 1.929026 2.333582 -0.859327 -0.096565 -3.447672 -2.383706 -2.565127 1.105809 -3.924762 2.147350 -0.394308 0.338497 0.832523 2.281405 -0.625068 0.170963 -3.211810 -2.533189 -1.018674 2.645566
wb_dma_de/reg_dma_done_d 2.695522 2.141864 -2.095981 -0.271037 0.295867 0.219253 -0.606101 -1.415765 0.001384 0.948063 -0.639100 2.128637 2.401354 -3.460846 0.747093 0.731821 -2.355263 0.005477 -0.870480 -1.110352
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.822764 1.076619 -0.207489 -1.279130 -1.683496 -0.336891 1.109352 0.784729 0.765088 0.305765 0.298152 1.826002 0.287525 -0.397630 0.312433 -1.663494 0.690699 1.930941 2.246996 0.540894
wb_dma_wb_slv/assign_1_rf_sel 2.222834 5.046795 -1.799642 -0.787345 -1.770162 -5.483970 -0.372832 -1.616117 -0.544662 -1.011624 1.772821 0.492280 -0.387513 0.701540 -0.118915 0.763614 4.506632 0.240587 -1.805366 2.452644
wb_dma_ch_rf/assign_23_ch_csr_dewe 2.562900 0.264295 0.689963 -0.820517 -0.120398 3.286421 -2.282784 -3.104867 0.688042 1.252086 -0.963690 -0.263076 4.263671 -0.843254 0.695161 5.375144 -5.902985 -0.087664 0.260351 0.339892
wb_dma_de/always_4/if_1/if_1/cond 2.907290 1.034151 1.257311 -0.419145 3.305826 2.894152 -1.147679 -0.550208 1.087300 -0.510610 -1.120575 1.035584 -0.254400 -2.585955 1.248283 1.710067 0.118486 -0.185525 -2.143567 -2.436619
wb_dma_ch_sel/assign_376_gnt_p1 0.351070 -0.132070 -0.361349 0.099935 1.407083 -1.021860 -1.057422 -1.006975 0.542617 1.452120 0.164921 0.773531 -0.905995 0.290040 0.494104 -1.553564 1.021454 -0.607064 -3.229830 -0.490777
wb_dma_de/wire_wr_ack 3.136403 0.046230 0.316222 0.742036 2.237004 1.425916 -0.976407 -2.538078 1.091340 0.411256 -0.825880 -1.044953 1.456913 -2.742907 0.590063 1.853648 -1.953336 -1.338474 -2.244620 -0.803519
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.284802 -2.904532 -0.725828 1.543007 -0.280145 0.074670 0.382795 -2.471954 0.967634 -0.687864 0.412176 -2.148596 1.846130 -0.620599 -1.564794 2.312832 -2.663188 0.450411 0.370256 0.709899
wb_dma_ch_arb/always_1 2.916270 1.848346 2.302327 1.174490 -1.027005 0.957792 0.483072 3.001454 -2.076077 -3.408358 0.618905 -0.377979 -0.141452 1.052688 0.455020 1.087736 -1.713743 -3.134156 0.022386 -2.648699
wb_dma_ch_arb/always_2 3.071696 1.912183 2.434684 1.394738 -1.068411 0.890489 0.553392 3.042848 -2.293320 -3.658767 0.685919 -0.570405 -0.141625 1.151927 0.388264 1.172542 -1.709381 -3.546973 -0.125765 -2.681902
wb_dma/wire_ch0_txsz 2.775082 1.701276 -1.017139 1.426212 1.137460 1.481496 0.367349 -1.596895 0.303770 -1.231626 -0.730303 -2.653871 2.367273 -4.917062 -0.074657 2.168643 -2.605619 -1.436828 0.637446 -1.409592
wb_dma_de/always_19 1.615924 0.354236 1.480068 -1.162789 -0.030809 -2.146399 2.641042 3.866323 0.710736 -0.542160 0.989223 1.775682 0.668524 0.862072 -0.724227 -1.728299 -0.571910 0.392149 0.827259 -4.043506
wb_dma_de/always_18 0.794679 0.936131 -1.988273 2.836212 -1.132951 -0.215259 -1.017225 0.146391 -1.194551 -1.092636 0.998904 -2.332737 0.204215 -2.325988 -0.395295 1.953482 2.707153 -2.922523 2.102467 5.749115
wb_dma_de/always_15 2.855434 0.315983 0.817176 0.578602 0.932926 2.386518 0.075463 -1.449943 0.656902 -1.061950 -0.951866 -1.959312 2.378667 -2.979761 0.229093 3.438128 -2.869649 -0.885190 0.998182 -0.342602
wb_dma_de/always_14 2.184505 1.895874 1.067049 -1.571261 1.580086 2.583658 0.040622 0.357344 1.705660 -0.390775 -0.899042 2.677991 0.112985 -2.880234 1.382451 0.326286 0.590398 1.643547 0.299283 -1.857785
wb_dma_de/always_11 -0.243032 1.739341 -1.101962 0.843002 -0.375495 -1.090727 -0.668248 -0.201285 -0.212017 -0.696773 0.977087 -1.635909 -0.730303 0.216148 0.317039 -0.112732 1.926072 -1.182999 0.006377 1.419798
wb_dma_de/always_13 2.611127 1.036373 -2.922422 -0.456113 1.738647 0.208288 0.341202 1.420385 0.334655 1.092113 -0.839910 1.904521 1.730654 -3.977012 0.197844 -0.029997 -2.990663 0.572016 0.326210 -3.654788
wb_dma_de/always_12 2.910684 1.046848 1.325919 -0.388029 3.265856 2.921128 -1.071109 -0.460320 1.006819 -0.676253 -1.126897 0.882365 -0.187278 -2.511279 1.187395 1.892176 0.089248 -0.257464 -1.931919 -2.419297
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -0.599151 6.769896 -0.801408 -3.416474 -1.478899 -0.010275 -1.298870 -2.573509 2.422117 1.258468 0.296962 3.050722 -0.403791 -2.441861 3.137991 -4.513618 2.865076 4.042702 -1.181758 -0.536016
wb_dma_ch_sel/assign_155_req_p0/expr_1 1.609965 3.610711 0.317132 -0.773976 -0.129087 2.446041 0.333273 1.178699 0.821594 -2.453456 -0.115150 0.293586 0.191932 -2.918164 1.130003 1.697471 1.562916 0.952355 3.278047 -0.005942
wb_dma_ch_pri_enc/wire_pri13_out 0.771797 -0.765453 -0.494904 0.469244 0.588388 2.137786 -1.245124 -1.765271 0.846530 0.575458 0.111473 2.284675 -0.684026 -1.691401 -0.082687 -0.662595 -0.689854 1.566191 -2.189286 -1.152280
wb_dma_de/reg_read_r 2.836368 0.313810 0.817670 0.494457 1.062750 2.543544 0.074520 -1.495864 0.801934 -1.159783 -0.946185 -1.907039 2.371697 -3.025601 0.214721 3.463123 -2.799781 -0.684957 1.050367 -0.476458
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 3.207026 0.115524 0.405574 0.728789 2.252301 1.445641 -1.010188 -2.415557 1.001031 0.392385 -0.835998 -1.037758 1.444058 -2.686532 0.649028 1.909477 -1.949519 -1.431699 -2.262843 -0.846542
wb_dma/assign_9_slv0_pt_in 2.836691 0.769145 -1.472020 0.814446 -1.447609 -3.144446 -0.449979 -0.955500 -1.938808 0.175563 -0.015758 0.112908 0.250233 0.393645 -1.227901 1.201365 -0.210775 -1.250996 -2.267667 1.404628
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -0.043377 0.870374 -2.945653 1.108277 -3.033124 0.397539 1.275082 -2.058725 0.845846 0.068531 0.741131 0.353305 2.147459 -4.393901 -1.102687 -1.660117 -2.707802 2.046993 2.547509 0.331861
wb_dma_ch_rf/always_17/if_1/block_1 1.608140 0.342856 -1.154410 2.901432 2.415617 1.153135 -0.792578 -1.950687 -0.572544 -1.177019 0.249727 -2.889572 0.303645 -3.538782 -1.382851 1.787914 -0.951150 -2.676316 -2.874524 -2.197398
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -0.125518 0.296356 0.209362 2.150915 1.230454 -1.615680 1.025158 4.427091 -3.152185 1.579164 0.620183 2.914152 1.217700 -0.629796 -0.999885 0.606082 1.337420 -6.714343 -0.133379 0.683732
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 2.538285 1.258855 1.676088 -0.560098 1.822914 4.013301 -0.065434 0.562954 0.440744 -2.052779 -1.304918 0.213642 0.687926 -2.893662 0.744425 3.312099 -0.925121 0.351388 1.271444 -1.907870
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -1.005699 -0.933093 0.516106 -1.094916 0.592786 0.933054 -0.923061 0.314680 2.049721 2.941916 -0.806017 0.967835 1.619692 1.006579 0.969617 0.287558 0.531668 -0.590685 0.856210 1.584934
wb_dma_ch_pri_enc/wire_pri2_out 0.776399 -0.757429 -0.471895 0.478855 0.509673 2.114360 -1.208823 -1.664413 0.755569 0.534404 0.032916 2.275703 -0.658279 -1.640473 -0.113784 -0.633203 -0.711542 1.504661 -2.100867 -1.090994
wb_dma_de/always_11/stmt_1 -0.268062 1.726240 -1.135433 0.852102 -0.366496 -1.134402 -0.710747 -0.201142 -0.206814 -0.649807 0.979003 -1.672639 -0.731819 0.229621 0.306978 -0.111064 1.906283 -1.181539 -0.004051 1.428035
wb_dma_ch_rf/wire_ch_adr1_we -1.522882 0.325570 -0.951897 2.292853 -0.394549 -0.529573 -0.885930 0.385447 -1.781900 -1.913841 1.662066 -2.479297 -1.878032 1.272106 -1.539655 0.951719 2.401574 -1.923046 -0.725704 0.930918
wb_dma_ch_sel_checker/input_ch_sel -0.516861 1.153034 -0.386347 -0.008614 -1.470636 1.508910 -0.543310 -0.432711 -0.569341 0.792847 -0.136781 1.562644 0.104849 -1.481216 0.319034 -1.246340 -1.178810 0.429812 0.271329 0.245614
wb_dma_ch_sel/input_ch1_adr1 -1.325590 -1.385162 0.017430 1.576670 -0.049975 0.463835 -0.217571 0.648881 -1.621344 -1.244171 0.749035 -0.934661 -1.221844 1.099147 -1.889901 0.987110 0.519988 -0.834001 -0.734264 -0.427537
wb_dma/wire_slv0_pt_in 2.954850 0.689425 -1.570458 0.829514 -1.479101 -3.205981 -0.458581 -0.783333 -2.101893 0.111638 -0.089802 0.269341 0.136737 0.421806 -1.352061 1.214322 -0.187979 -1.262611 -2.321898 1.425812
wb_dma_rf/always_2/if_1/if_1/cond 1.803504 3.402979 -1.088853 -2.911480 -1.192725 1.249131 -2.154054 -0.464841 -1.281953 0.103754 -1.512975 5.839499 0.007170 -0.768738 1.569334 -0.048491 0.428074 3.826764 -2.208436 -1.314978
wb_dma_pri_enc_sub/reg_pri_out_d 0.805682 -0.811090 -0.418785 0.446968 0.640066 2.196869 -1.259273 -1.735304 0.850272 0.518992 0.064095 2.355677 -0.746355 -1.651435 -0.104369 -0.642226 -0.657827 1.568120 -2.242476 -1.203673
wb_dma_ch_pri_enc/always_4/case_1 0.860303 -0.824664 -0.488720 0.438272 0.676708 2.049610 -1.239211 -1.781584 0.867556 0.578404 0.091753 2.318184 -0.713320 -1.622037 -0.108172 -0.602791 -0.621955 1.541316 -2.319950 -1.161862
wb_dma_ch_pri_enc/wire_pri29_out 0.788614 -0.700818 -0.478946 0.436348 0.546472 2.058107 -1.196293 -1.714917 0.784117 0.568459 0.074928 2.319486 -0.655548 -1.625587 -0.066165 -0.656207 -0.653512 1.482510 -2.179524 -1.077279
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 0.721146 -1.569751 -0.971348 1.449943 -1.726125 1.536127 -0.103183 -2.741985 0.407364 0.116169 0.223612 -0.585242 1.910804 -2.052990 -1.119861 1.018451 -3.675006 0.844259 0.713049 0.921836
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.817470 0.305792 -1.228174 2.939645 2.440002 1.132663 -0.786318 -1.918420 -0.633489 -1.104551 0.136764 -2.776180 0.373099 -3.647557 -1.324341 1.760647 -1.061541 -2.704261 -2.965227 -2.206655
wb_dma_de/wire_read_hold 0.364029 -0.095447 -0.343548 0.087021 1.377501 -1.019439 -1.023260 -0.987492 0.513790 1.440372 0.169601 0.732601 -0.864458 0.300834 0.518192 -1.526092 0.971001 -0.638849 -3.139700 -0.460787
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.506083 0.336256 -1.010295 2.308150 -0.432745 -0.445245 -0.906197 0.379452 -1.836581 -1.847378 1.632185 -2.411152 -1.819396 1.187921 -1.527538 0.921145 2.295803 -1.931553 -0.721628 0.907482
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.934288 -1.801657 0.218493 0.340381 0.598791 1.638613 0.300109 -0.369749 0.875635 -1.662273 0.060768 0.056246 0.080920 -0.516290 -0.920656 2.085910 -0.572383 1.754741 0.702804 -0.934329
wb_dma_ch_rf/wire_sw_pointer 3.351408 2.263608 -4.947464 0.484403 0.099144 -2.480571 -0.715755 1.645994 -1.356133 0.275508 -0.747280 -0.735381 -0.069980 -2.148154 -0.078540 -1.115412 -1.509319 -0.231637 -0.713658 -2.206797
wb_dma/wire_slv0_din -3.502989 3.901790 2.225424 -2.509818 1.304755 -5.061136 0.559917 -0.090030 -8.610321 4.340519 -1.124854 3.436422 -1.650658 0.675390 0.532847 -1.450702 0.539347 -4.525610 -6.578710 1.043741
wb_dma_ch_rf/input_dma_err 2.116097 1.961353 1.027277 -1.567489 1.521960 2.532618 -0.020278 0.330353 1.676449 -0.337788 -0.883393 2.794162 0.045341 -2.918467 1.376777 0.163531 0.633999 1.687701 0.217497 -1.805955
wb_dma_ch_sel/assign_158_req_p1 0.378526 -0.107120 -0.332552 0.107889 1.510557 -1.020023 -1.083276 -1.038353 0.554804 1.520924 0.164013 0.795106 -0.933544 0.304649 0.527615 -1.545898 1.046127 -0.660818 -3.353288 -0.526611
wb_dma_ch_rf/assign_17_ch_am1_we 1.701996 -0.495224 -2.178483 0.151014 0.163250 -1.684537 0.212069 2.803305 -1.517361 0.121748 -1.111628 -1.139655 -1.203740 0.147737 -0.808862 -1.447154 -1.405021 0.203887 -0.264131 -2.269276
wb_dma_ch_rf/assign_7_pointer_s 0.333413 -0.205593 -0.680470 0.511611 -2.088932 -0.749717 -0.686839 0.370840 -2.828421 -0.561981 -1.774075 -0.808427 0.267139 1.162751 -0.164280 -0.478314 0.304271 -1.314681 -1.197357 1.696233
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 0.782257 -0.688630 -0.479145 0.414544 0.579255 2.164820 -1.254349 -1.797173 0.826604 0.611209 0.086006 2.405103 -0.701546 -1.703173 -0.069530 -0.690760 -0.672890 1.571839 -2.244345 -1.197793
wb_dma_wb_slv/always_5/stmt_1 -0.571373 5.730339 0.369235 -2.071738 0.113355 -0.648862 0.661872 -0.389942 3.787628 -1.133772 1.720287 -1.457092 0.238533 -1.419732 2.667708 -0.587393 4.200058 1.164610 3.477654 1.110600
wb_dma_ch_sel/assign_161_req_p1/expr_1 0.362497 -0.119769 -0.384554 0.099306 1.454957 -1.016308 -1.097687 -1.092487 0.543851 1.511579 0.154012 0.778599 -0.897931 0.300110 0.496961 -1.555874 1.015271 -0.573653 -3.264924 -0.494943
wb_dma_wb_mast/assign_1 0.318411 1.574920 0.766736 0.487617 0.756624 -2.559603 -1.990051 -5.642129 4.150002 3.026279 2.316044 -4.990373 2.925862 2.012581 2.370243 -0.133982 -1.690814 -3.704787 -2.970935 1.943112
wb_dma_ch_sel/input_de_ack 0.307758 0.548274 -3.253951 0.281228 -3.539773 0.487850 0.332672 -1.544713 -0.540131 0.604203 0.364209 2.917958 2.704025 -2.818414 -0.976007 -0.119653 -3.887601 2.433279 2.010010 0.418451
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.297004 4.651562 2.616616 -1.624875 1.401668 -1.237759 1.268923 1.449749 1.920938 -1.486346 0.491818 -2.284521 1.228455 0.414978 3.208488 0.891547 2.403951 -2.723165 2.176202 -0.056982
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 3.187777 -0.105804 2.041143 -0.458319 3.348274 2.570601 0.459473 1.002034 0.949781 -2.886076 -1.274065 -1.314058 0.558774 -1.470484 0.294084 4.633197 0.117163 -0.066353 0.929907 -2.233747
wb_dma_ch_sel/reg_valid_sel 0.897270 2.611992 -4.734789 1.612413 2.975951 -3.335268 0.130667 0.294754 0.243060 0.835502 2.329717 -1.008656 -0.446356 -5.003404 0.157320 -2.176578 -0.218773 -1.717244 -0.389906 -1.405353
wb_dma_de/assign_63_chunk_cnt_is_0_d 2.955951 1.004768 1.293020 -0.305842 3.235643 2.828785 -1.142164 -0.410522 0.830159 -0.569109 -1.220082 0.931512 -0.243871 -2.495296 1.172703 1.771058 0.040095 -0.412767 -2.109528 -2.349714
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.688986 -1.181568 0.460142 2.147236 2.234628 1.873247 -1.196021 -1.862246 -0.373466 -0.730238 -0.076816 -2.019537 0.240270 -1.528983 -1.095599 2.704189 -1.263476 -2.161645 -2.949600 -1.214357
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 0.366536 -0.206503 -0.606652 0.451628 -1.999107 -0.606134 -0.663628 0.338824 -2.659716 -0.669749 -1.731114 -0.794747 0.207203 1.117778 -0.136211 -0.405833 0.339490 -1.142161 -1.158400 1.624787
wb_dma_wb_mast/always_4/stmt_1 0.383272 -0.137829 -0.359363 0.104878 1.452623 -1.007868 -1.076280 -1.052953 0.586113 1.456711 0.175216 0.818404 -0.936546 0.288133 0.493600 -1.551103 1.028717 -0.548776 -3.273953 -0.550504
wb_dma_ch_sel/assign_375_gnt_p0 2.597244 1.858243 2.635682 1.238308 -2.419221 1.737182 1.435850 3.975950 -2.860637 -4.810509 0.456582 -1.083552 0.662940 0.985006 -0.211398 2.465382 -2.685472 -2.737675 2.696863 -2.275085
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.315309 -0.134051 -0.375403 0.137612 1.403137 -1.068444 -1.039996 -1.047121 0.499507 1.468803 0.159326 0.767309 -0.911879 0.320371 0.508595 -1.530871 0.979750 -0.605206 -3.260357 -0.434324
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.253353 4.727168 2.698243 -1.688847 1.442309 -1.216769 1.318127 1.398746 2.122395 -1.557592 0.532163 -2.351641 1.203145 0.436219 3.314977 0.855893 2.518239 -2.673605 2.245414 -0.125385
wb_dma/inst_u2 -0.489207 1.890470 -0.334050 0.949299 -0.845954 -0.961738 -0.916031 2.225386 -2.872912 1.705949 0.427372 2.095252 1.980851 0.180006 -0.866601 0.573353 0.332490 -4.247957 -0.997726 0.734253
wb_dma/inst_u1 0.442122 1.149400 -1.384724 1.074844 -0.667867 -2.257350 -0.676679 2.195084 -4.186883 1.030025 -0.754481 2.744156 1.181929 1.125296 0.883437 0.289181 -0.194506 -4.992949 -1.396889 1.704119
wb_dma/inst_u0 -0.280428 1.738517 -1.487290 1.383384 -2.338195 -2.381016 -0.861223 1.222494 -6.550223 0.632426 -2.527413 0.125920 0.714055 1.344697 0.675350 -0.693619 -0.278210 -5.488339 -2.924693 2.105256
wb_dma/inst_u4 4.566418 1.182058 0.202512 1.629734 -1.468792 -3.037384 -1.549860 -2.029356 -2.432236 -0.648660 0.188131 -0.588367 0.141226 1.220139 1.372285 -0.356058 -1.867015 -4.038499 -2.360397 3.144841
wb_dma_ch_rf/assign_2_ch_adr1 -0.822875 1.588203 -3.173373 3.863193 -1.468692 -0.582604 -2.349945 0.011882 -3.190017 -2.131548 1.237526 -3.909046 -2.059501 0.148692 -2.597242 -0.088333 1.742442 -2.456064 -1.704785 0.291749
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.551678 -0.839093 0.819781 0.961043 -2.641678 3.022455 0.048487 -0.908626 -1.313650 -2.088363 -1.241610 1.307948 -0.950551 -1.299252 -0.626783 -0.301691 -1.190904 1.777128 0.155488 0.405438
wb_dma_ch_rf/wire_pointer_s 0.454705 -0.181730 -0.607064 0.463450 -1.957354 -0.477863 -0.622559 0.365562 -2.566792 -0.768815 -1.780988 -0.877307 0.231588 0.998512 -0.148273 -0.346297 0.350977 -1.044510 -1.076818 1.523502
wb_dma_ch_sel/always_40/case_1/stmt_1 -0.942024 -1.936057 -0.088688 1.871496 -0.916310 3.514112 -0.412221 -0.117399 -1.363363 -2.048164 0.655971 0.659897 -1.004500 -0.845068 -2.443245 1.752883 -1.103518 1.276154 0.210451 -1.035208
wb_dma_ch_sel/always_40/case_1/stmt_2 0.446606 -0.686880 -0.164667 0.346651 -0.874125 3.121595 -0.223441 -0.724892 0.228694 -0.879681 -0.095887 1.621078 0.197885 -1.965784 -0.630695 0.838643 -1.754113 2.149206 0.954385 -0.654989
wb_dma_ch_sel/always_40/case_1/stmt_3 -0.509581 1.147667 -0.359537 -0.026241 -1.473527 1.485359 -0.504847 -0.403695 -0.577746 0.807216 -0.152475 1.573784 0.121390 -1.474287 0.327367 -1.257871 -1.128399 0.460212 0.300084 0.261688
wb_dma_ch_sel/always_40/case_1/stmt_4 0.742415 -0.880851 -0.774037 -0.438394 -1.534664 3.092463 -1.244892 -0.227168 -1.400483 -0.194818 -0.503611 4.338173 0.815256 -0.448778 -0.462145 2.284224 -3.009881 2.466996 0.351508 -0.530699
wb_dma_pri_enc_sub 0.795460 -0.676550 -0.422497 0.447632 0.502987 1.975099 -1.222541 -1.632102 0.640962 0.581223 0.002257 2.257893 -0.683187 -1.546898 -0.067174 -0.707984 -0.612814 1.317195 -2.264439 -1.045123
wb_dma_ch_rf/reg_ch_am1_r 1.697938 -0.487086 -2.262449 0.227972 0.168453 -1.666358 0.221834 2.934669 -1.560236 0.019140 -1.113552 -1.124931 -1.300942 0.038301 -0.926320 -1.551546 -1.391340 0.271480 -0.221499 -2.445598
wb_dma_de/assign_72_dma_err 2.295262 1.922760 1.018812 -1.491637 1.603320 2.554602 -0.000818 0.402509 1.587231 -0.320412 -0.943650 2.724745 0.126521 -2.967656 1.382255 0.333352 0.514433 1.546111 0.205519 -1.867520
wb_dma_de/reg_ptr_adr_low 0.980932 -0.787186 -1.065111 2.157675 -0.873869 0.773158 -0.371246 0.220494 -0.938838 -0.512658 0.183457 -0.872895 0.800207 -2.538854 -0.748447 2.005968 0.930462 -1.729801 2.116551 4.531354
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.511815 -1.002191 0.774383 1.017392 -2.604173 3.131696 -0.001411 -0.939205 -1.288539 -2.108489 -1.172561 1.358686 -0.946503 -1.315654 -0.698491 -0.228754 -1.273031 1.891119 0.159702 0.329372
wb_dma_de/reg_state -1.023581 2.350504 -0.519341 -0.095100 1.027759 -1.176517 -1.498129 2.318885 -2.150235 2.710359 1.626719 3.045020 2.478724 0.113985 -1.070116 2.223253 0.269002 -3.616872 -1.386963 -0.366880
wb_dma_ch_rf/always_26/if_1 3.271230 2.450428 -4.909130 0.371601 -0.068750 -2.393175 -0.917263 1.347069 -1.304477 0.485456 -0.649625 -0.436316 -0.005763 -2.153547 0.031383 -1.165216 -1.530527 -0.049720 -0.750406 -1.962350
wb_dma_de/always_23/block_1/case_1/block_5/if_1 0.738706 -1.380701 0.988788 -2.581700 3.360871 1.368605 -2.815799 0.865730 -1.661275 6.026088 -2.338470 2.707224 1.729188 0.748824 -1.628653 2.718490 -3.971131 -0.664391 -4.415562 -3.120031
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -0.046542 1.001139 -2.897455 1.094433 -3.062263 0.343735 1.285677 -2.111490 0.928576 0.093853 0.797448 0.344172 2.224199 -4.450108 -1.043938 -1.721010 -2.759077 2.054665 2.594712 0.388670
wb_dma_ch_sel/assign_113_valid 1.841045 2.205288 1.438341 -1.737371 0.196023 3.509394 1.043003 1.488929 1.065369 -1.749503 -1.114949 2.053041 0.948292 -3.193304 0.966384 1.668130 -0.294470 2.131368 3.391217 -1.382211
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.883518 1.120458 -0.204982 -1.319680 -1.735641 -0.402406 1.125963 0.845180 0.826510 0.329210 0.273240 1.908691 0.284628 -0.359874 0.314529 -1.771332 0.718670 1.968345 2.327720 0.570716
wb_dma_inc30r/always_1 -2.464468 -0.744078 0.861117 0.641750 2.306754 -0.321240 2.444292 4.822905 -1.039918 -0.847722 -0.748832 -4.353465 -0.661275 1.592196 1.133655 -0.872248 -1.611009 -4.259957 2.652750 -3.351119
wb_dma_de/always_23/block_1/case_1/cond -1.072328 2.302297 -0.532592 -0.090704 1.243085 -1.095027 -1.473817 2.209402 -1.847459 2.757314 1.698914 2.842652 2.672321 0.026313 -1.040914 2.472729 0.201677 -3.670897 -1.302949 -0.412544
wb_dma_ch_sel/assign_128_req_p0/expr_1 2.860622 2.042615 3.158999 -0.233734 3.576803 0.621825 0.574833 0.316729 2.098120 -3.468924 0.351760 -4.000113 0.971405 0.458758 2.180095 4.416753 1.406190 -2.875315 0.658377 -1.555188
wb_dma_de/always_8/stmt_1/expr_1/expr_1 2.635875 1.161061 1.709930 -0.517009 1.957767 4.087156 -0.066978 0.516290 0.520946 -2.129340 -1.339563 0.196481 0.694124 -2.974166 0.718667 3.454273 -0.947761 0.429843 1.229658 -2.010859
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 0.441090 -0.693828 -0.145562 0.344164 -0.896173 3.157427 -0.201760 -0.772344 0.259901 -0.881689 -0.081516 1.639194 0.197171 -1.992420 -0.644286 0.837746 -1.779415 2.159774 0.950349 -0.659076
wb_dma_de/always_9/stmt_1/expr_1/expr_1 1.992357 -2.321981 -0.810491 2.045180 -0.461220 -1.383157 -0.064028 0.340324 -3.230619 0.659305 -1.570500 -1.724054 1.560453 0.204110 -1.418000 1.521287 -3.076521 -3.575604 -1.376339 1.192027
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 1.304356 2.337385 3.407368 0.675288 -1.121174 2.069039 1.056790 0.931578 -0.446238 -4.491619 0.257658 -1.827673 -0.740583 0.401132 0.835709 1.566037 1.694197 -1.525761 1.559453 -0.267042
wb_dma_ch_sel/assign_148_req_p0 1.559743 3.727776 0.294745 -0.808928 -0.301032 2.413044 0.323638 1.270330 0.756388 -2.453014 -0.080783 0.385496 0.222484 -2.916121 1.167652 1.595096 1.592962 0.977509 3.391945 0.068478
wb_dma/wire_ndr 3.144455 -0.009317 2.081290 -0.509874 3.394629 2.633139 0.515536 0.908060 1.143489 -2.956844 -1.195042 -1.380289 0.608879 -1.531934 0.366305 4.693552 0.165952 0.043697 1.039663 -2.269295
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 0.427983 -0.689360 -0.154163 0.333766 -0.848100 3.165077 -0.218369 -0.782256 0.283781 -0.917118 -0.071468 1.593693 0.210290 -1.986816 -0.599671 0.893807 -1.721569 2.190605 0.974955 -0.660921
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.776863 -0.762097 -0.480677 0.486144 0.531981 2.079167 -1.240276 -1.723730 0.730219 0.577187 0.042894 2.332085 -0.719228 -1.631242 -0.091366 -0.648505 -0.692622 1.478917 -2.232463 -1.112653
wb_dma_ch_sel/always_8/stmt_1/expr_1 0.734368 -0.906694 -0.709189 -0.425561 -1.498378 2.992365 -1.233398 -0.189311 -1.468546 -0.178817 -0.552361 4.262077 0.775451 -0.383639 -0.509405 2.333638 -2.929245 2.339566 0.296270 -0.462459
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.239613 -1.972026 0.799039 2.427741 -2.548659 3.322378 -0.183373 -0.277870 -2.814854 -3.179869 -0.474323 0.271777 -2.021275 -0.262774 -2.355968 0.708440 -0.613194 0.734405 -0.567900 -0.034571
wb_dma_rf/input_dma_done_all 2.794102 0.279395 0.724410 0.579269 0.800605 2.389780 0.003039 -1.425022 0.520514 -0.982423 -1.002970 -1.772948 2.352688 -2.992022 0.186323 3.255056 -2.907896 -0.857146 0.882113 -0.342249
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.450011 -0.019043 -0.520578 0.471852 -2.147596 -0.515411 -0.667073 0.413763 -2.760989 -0.638088 -1.873178 -0.912386 0.345236 1.043765 -0.151498 -0.426898 0.312738 -1.281569 -1.155344 1.550598
wb_dma_de/assign_66_dma_done 2.703170 1.125375 -2.982665 -0.459954 1.721619 0.141443 0.229200 1.339624 0.233959 1.120329 -0.861693 1.931011 1.804832 -4.023890 0.265580 0.036890 -3.074924 0.529019 0.205008 -3.606048
wb_dma/wire_ch4_csr 1.225411 -0.102976 -1.110736 1.185262 -1.363632 -0.838061 -0.642942 2.114107 -4.197052 1.255132 -2.425612 -0.474809 -0.014690 0.474688 1.340390 -0.489065 -2.176622 -4.642557 0.224675 2.956261
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.369515 -0.113521 -0.394150 0.120331 1.419454 -0.995946 -1.062253 -1.052777 0.541638 1.454518 0.154545 0.743772 -0.882527 0.241098 0.509631 -1.536588 1.005427 -0.600283 -3.243347 -0.503268
wb_dma_ch_sel/input_ch3_csr 0.303891 0.593823 -2.726423 0.234530 -0.151610 -1.652853 -0.676584 1.285952 -2.334694 2.709104 -2.392306 -1.116495 1.026275 -0.228645 3.448165 -0.902282 -2.666155 -4.471532 1.551078 3.602816
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.555156 -0.904445 0.845926 0.966683 -2.568916 3.008016 0.081583 -0.881509 -1.240751 -2.149152 -1.205191 1.225619 -0.952313 -1.220575 -0.644712 -0.224327 -1.137946 1.764004 0.199661 0.360796
wb_dma_de/wire_adr1_cnt_next -0.922385 -1.467351 1.382598 0.645118 2.434177 -0.073978 1.489874 2.852117 0.573138 -1.137520 1.123629 -2.365812 -0.418434 1.424761 -0.482318 0.507964 -0.852325 -1.823671 0.549309 -3.858289
wb_dma/wire_de_adr0 -0.493469 2.010720 2.745121 -2.155254 -3.189077 0.543637 0.950729 3.553449 -3.620728 2.078407 -3.725508 2.608307 -0.172156 0.993647 0.650484 -3.232655 0.089791 -1.477361 0.909517 1.076808
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.769748 -0.734559 -0.501551 0.484980 0.495037 2.071302 -1.233741 -1.686437 0.687006 0.586019 0.026641 2.355002 -0.677553 -1.607013 -0.086912 -0.720248 -0.677936 1.447604 -2.270618 -1.094102
wb_dma_de/reg_adr0_cnt -0.226337 1.531080 1.637973 -2.178637 -1.741865 0.585399 1.680887 5.909854 -3.364154 2.127411 -3.890447 2.214440 -0.552288 -0.249619 0.327873 -3.699586 -0.615777 -1.130316 2.097497 -1.105110
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 0.802511 -0.746145 -0.500754 0.442090 0.599174 2.059212 -1.264906 -1.768619 0.803040 0.635722 0.042273 2.414819 -0.719771 -1.692714 -0.083569 -0.722850 -0.637826 1.482344 -2.381043 -1.159172
wb_dma/wire_am0 -1.019221 -0.902565 0.496004 -1.087447 0.600244 0.885348 -0.883101 0.274696 1.993672 2.818320 -0.743864 0.906116 1.524844 0.961656 0.928439 0.232243 0.524063 -0.487343 0.840607 1.484549
wb_dma/wire_am1 0.279841 -0.839507 -1.015785 -0.120481 1.570630 0.044078 0.904971 2.786026 0.276317 0.018499 -0.260085 -0.296451 -0.449476 -1.004504 -0.486531 -0.587291 -0.909924 0.449922 1.209008 -2.714113
wb_dma_ch_sel/assign_137_req_p0/expr_1 1.401911 3.816135 0.230907 -0.763549 -0.382381 2.215848 0.248057 1.201042 0.593460 -2.265837 -0.086116 0.375965 0.224074 -2.781738 1.159404 1.405714 1.569675 0.791874 3.227261 0.176524
wb_dma_ch_sel/assign_140_req_p0/expr_1 1.457986 3.620297 0.259967 -0.799262 -0.386738 2.390074 0.316170 1.135439 0.687161 -2.276811 -0.146567 0.469719 0.218786 -2.891827 1.108914 1.485553 1.411213 1.004842 3.230127 0.125986
wb_dma_ch_rf/always_22/if_1/if_1 -1.041707 -0.899405 0.516068 -1.062546 0.576238 0.878056 -0.908567 0.297439 1.909741 2.882977 -0.797707 0.964043 1.535932 0.977543 0.960671 0.237140 0.515502 -0.549790 0.794755 1.546110
wb_dma_de/assign_69_de_adr0 -0.590398 2.245963 2.968246 -2.281383 -3.055418 0.649601 1.015236 3.797092 -3.651318 2.072826 -3.780948 2.561718 -0.173816 0.968585 0.759866 -3.177281 0.093043 -1.602965 1.111098 0.952466
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.390398 2.912324 1.624776 -2.127606 1.078065 0.538190 1.261100 2.087602 1.005008 -0.919214 -0.955185 0.374235 0.778137 -1.315780 1.631997 0.864867 1.379701 0.101853 2.565184 -0.714299
wb_dma_de/wire_mast0_go 0.396799 -0.048078 -0.355288 0.112944 1.500999 -1.043918 -1.078002 -1.023760 0.524104 1.545790 0.137270 0.805476 -0.931984 0.318225 0.576590 -1.581221 1.057834 -0.657318 -3.335867 -0.517284
wb_dma_wb_slv/input_slv_din -1.250640 0.533949 4.717767 -0.500548 0.543277 -3.142411 2.825249 0.021240 -1.089010 1.022669 0.158637 0.340441 0.346852 2.794714 -0.053827 0.202459 3.741196 -3.849273 -3.216338 0.249132
wb_dma_de/always_3/if_1/if_1 -0.981314 0.152057 0.322731 1.474562 2.060359 -0.968538 0.687762 2.473620 0.225511 -1.698743 1.928771 -3.771976 -1.000017 1.525308 -0.203235 0.521085 0.763501 -3.037171 0.313418 -2.503693
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.524406 -0.911803 0.844419 0.965882 -2.555862 2.914682 0.042296 -0.861505 -1.288456 -2.091528 -1.193864 1.203816 -0.949437 -1.151545 -0.677559 -0.230561 -1.119280 1.679498 0.145097 0.393866
wb_dma_ch_sel/always_47/case_1 0.214320 -0.782474 -1.029857 -0.093461 1.539883 0.028094 0.886595 2.741021 0.254884 0.051651 -0.225890 -0.340471 -0.447954 -0.991804 -0.439415 -0.625313 -0.905853 0.387701 1.217840 -2.616395
wb_dma_ch_sel/assign_152_req_p0 1.350480 3.701756 0.256914 -0.800385 -0.379261 2.370631 0.266146 1.149972 0.701071 -2.251234 -0.110794 0.374844 0.224955 -2.805012 1.137912 1.435227 1.513942 0.965111 3.318523 0.194240
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 0.029518 1.004348 -2.913475 1.068101 -2.813230 0.348458 1.355545 -2.096929 0.988678 0.019553 0.783633 0.190185 2.202013 -4.504707 -1.033188 -1.685979 -2.663783 2.007469 2.522774 0.131016
wb_dma_de/reg_de_adr0_we -0.817093 1.041446 -0.182098 -1.260361 -1.614234 -0.342915 1.099048 0.809284 0.833374 0.299670 0.290011 1.827163 0.286107 -0.416920 0.309167 -1.644165 0.733034 1.958373 2.280320 0.532303
wb_dma_ch_sel/assign_114_valid 1.899267 2.121032 1.475062 -1.659277 0.211904 3.459380 1.018509 1.566596 0.904392 -1.721256 -1.161287 1.918186 0.988208 -3.153324 0.938195 1.801355 -0.380616 1.893637 3.297642 -1.368837
wb_dma_ch_rf/assign_4_ch_am1 1.772633 -0.519882 -2.330574 0.202219 0.342929 -1.613234 0.312086 3.013045 -1.398003 -0.014900 -1.102476 -1.183568 -1.312169 -0.132353 -0.923329 -1.581291 -1.441188 0.408737 -0.078250 -2.732454
wb_dma_de/wire_dma_done_all 2.961006 0.235564 0.769558 0.565548 1.052049 2.514477 0.047314 -1.475584 0.722301 -1.103631 -0.983686 -1.944949 2.431483 -3.071215 0.167115 3.557264 -2.954360 -0.824719 1.016657 -0.460125
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.373587 4.617075 2.710837 -1.619161 1.470020 -1.156464 1.315748 1.564556 1.908779 -1.618104 0.466007 -2.324512 1.189471 0.397852 3.223309 1.025493 2.391846 -2.804538 2.210372 -0.160065
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 0.855342 2.411222 -4.599025 1.511336 2.870034 -3.180420 0.222371 0.595412 0.172365 0.813077 2.295364 -0.814667 -0.497906 -4.930422 0.139858 -2.134421 -0.224291 -1.582455 -0.073931 -1.431818
wb_dma_wb_slv/input_wb_data_i -4.914517 7.800874 0.650733 0.113538 -3.539816 -0.188358 -1.427450 -1.984006 -3.720921 1.695166 1.506104 -1.241500 0.652158 -2.417659 3.297325 -2.766705 0.251273 -4.602812 1.184596 5.494009
wb_dma_de/input_nd 3.168218 -0.070945 2.078931 -0.449730 3.374647 2.597912 0.452521 0.924822 1.017358 -2.910966 -1.234390 -1.367893 0.613552 -1.463835 0.336297 4.704495 0.138449 -0.073376 0.921112 -2.225624
wb_dma_ch_sel/assign_126_ch_sel -0.178227 2.760540 0.266302 0.007679 -1.027024 -0.999404 0.287278 3.017876 -3.157709 0.501433 -1.607514 2.419856 1.077620 1.566495 -0.316410 -1.296082 0.876534 -3.485401 -2.718135 -3.372588
wb_dma/wire_mast1_err 2.104191 1.975484 1.044859 -1.539986 1.483076 2.570102 -0.026348 0.323701 1.663972 -0.315772 -0.851133 2.774221 0.077235 -2.916971 1.413878 0.216473 0.631759 1.673173 0.248338 -1.780657
wb_dma_de/wire_ptr_valid -0.529381 -2.082981 -0.658567 1.080458 -1.450113 3.345932 -1.446018 0.433622 -2.981896 -1.406044 0.221980 3.135694 -0.331629 0.637479 -2.298902 3.361687 -2.328647 1.365958 -0.404938 -0.911785
wb_dma/wire_ch_sel 0.812399 1.095479 -1.191608 -0.212703 -4.722631 -0.540130 0.071074 -0.966866 -1.880433 0.229687 0.020589 6.578269 3.575576 0.822022 -1.829805 1.006608 -1.123201 1.553455 -1.612524 -0.618303
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.201033 -2.024143 0.842728 2.365605 -2.519924 3.345097 -0.160265 -0.195838 -2.752151 -3.133072 -0.461284 0.248612 -1.968331 -0.228498 -2.326014 0.707930 -0.658241 0.807002 -0.414634 0.032103
wb_dma_de/always_12/stmt_1/expr_1 2.885744 0.947860 1.280665 -0.364639 3.213880 3.051104 -1.107208 -0.512734 0.993142 -0.632872 -1.119978 0.987594 -0.210508 -2.604712 1.149666 1.826020 -0.028636 -0.104152 -1.892969 -2.431408
wb_dma/wire_dma_req 0.279446 0.862902 -3.326428 0.284180 -3.522172 0.227620 0.408022 -1.469115 -0.610202 0.680143 0.332388 2.732937 2.721332 -2.936296 -0.843612 -0.380277 -3.715578 2.170032 1.945825 0.372864
wb_dma_ch_sel/assign_136_req_p0 1.506580 3.454403 0.238510 -0.732914 -0.309013 2.309665 0.255187 1.185378 0.552941 -2.276742 -0.170706 0.491640 0.168121 -2.708360 1.040088 1.510540 1.428942 0.906523 3.075250 0.109230
wb_dma_ch_rf/assign_5_sw_pointer 3.276830 2.296858 -5.003381 0.579397 -0.132012 -2.467389 -0.910137 1.433908 -1.552171 0.330814 -0.737992 -0.703375 -0.036931 -2.016166 -0.108127 -0.988650 -1.533882 -0.240599 -0.794906 -1.980545
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 0.683823 -1.629241 -1.062210 1.470755 -1.772618 1.616282 -0.126854 -2.827020 0.471947 0.117414 0.243978 -0.534796 1.901680 -2.129128 -1.160015 0.976449 -3.768641 0.937020 0.712027 0.950034
wb_dma_ch_rf/always_25/if_1/if_1/cond 1.791568 -0.383947 -2.288437 0.183336 0.250916 -1.582262 0.237373 2.885010 -1.502194 0.009782 -1.085566 -1.121089 -1.286441 -0.093892 -0.868351 -1.572637 -1.458612 0.320134 -0.211489 -2.637528
wb_dma_ch_sel/assign_97_valid/expr_1 -1.336188 3.210281 -0.005642 -0.591598 1.406758 1.965240 1.809264 4.845194 -0.178168 1.161045 -2.184144 -3.032942 1.208303 -4.418024 2.493860 -0.410743 0.543913 -3.821896 6.628235 1.491088
wb_dma_de/always_9/stmt_1 2.441218 0.833015 0.874756 0.272601 1.803624 -0.588049 0.197158 -0.809090 0.398132 -0.191599 -0.875941 -3.500088 2.217953 -1.112386 0.769588 2.649246 -1.288313 -2.935438 0.039028 0.315886
wb_dma_de/input_pause_req 1.459059 2.772192 -0.946006 -0.682535 0.051707 -1.588367 -1.490276 0.668694 -3.034972 0.470375 0.334002 7.577573 0.802260 0.470609 0.131457 0.763365 1.335296 -0.799561 -4.387357 -1.609601
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -0.050161 0.950414 -2.893983 1.052787 -3.036819 0.276955 1.318379 -2.107828 0.974871 0.109092 0.802471 0.291973 2.278231 -4.369877 -1.067123 -1.707295 -2.731886 2.009306 2.557548 0.345719
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 1.100860 -1.842901 -1.584690 0.651703 -2.324930 1.549803 -1.108989 -2.261207 -1.122265 0.694466 -0.210167 2.031353 2.529146 -0.581159 -1.013800 2.485727 -4.935548 1.185721 0.164722 1.030522
wb_dma_de/wire_dma_busy 1.366140 0.195263 -0.166309 0.780127 -0.846714 -0.339242 -0.060162 0.053394 -1.488482 -2.307020 -0.097944 3.403989 0.892012 1.262167 -1.956984 1.870709 1.901482 0.456904 -3.209092 -2.566833
wb_dma_ch_sel/always_37/if_1/if_1/cond 0.689083 -1.612457 -1.106320 1.455663 -1.818563 1.619092 -0.135639 -2.853451 0.467554 0.218281 0.287167 -0.503554 1.899224 -2.122627 -1.150063 0.930533 -3.766742 0.933279 0.690679 0.954025
wb_dma_ch_pri_enc/always_2/if_1 0.810282 -0.802784 -0.460419 0.442839 0.577234 1.992362 -1.230080 -1.685054 0.791757 0.557021 0.072710 2.311526 -0.717992 -1.600323 -0.109594 -0.598811 -0.654206 1.500504 -2.237411 -1.137349
wb_dma_de/always_6/if_1/stmt_1 1.863717 -0.855100 -0.658045 2.950667 2.329763 0.717100 0.709113 -0.621232 -0.712902 -3.325355 0.193502 -4.893435 1.070422 -2.451897 -2.350984 4.372269 -1.023494 -2.403438 -0.257522 -2.097844
wb_dma_ch_rf/input_de_txsz_we 1.660015 0.496407 1.039719 -0.277681 1.922039 0.848414 0.772824 -3.416337 4.509381 -1.532989 0.999363 -3.934757 2.477494 -1.922722 0.743915 3.320983 -0.734249 1.014429 1.889490 -0.188098
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.409433 -0.156024 -0.343521 0.107585 1.493492 -0.931521 -1.069214 -1.012789 0.572818 1.459863 0.142891 0.789624 -0.899363 0.248324 0.503063 -1.514360 0.999306 -0.546856 -3.217987 -0.544464
wb_dma_wb_if/input_wb_addr_i -1.413153 6.871217 -0.937838 -0.400858 -2.143006 -3.937330 -1.196478 -0.931633 -3.963276 2.744407 -0.411279 -0.696032 0.265156 0.906888 1.006288 -2.344456 0.090594 -4.784442 -3.491586 0.391510
wb_dma_ch_sel/always_7/stmt_1 0.683673 -1.565048 -1.076308 1.472158 -1.692200 1.505314 -0.134242 -2.843818 0.429609 0.161378 0.297902 -0.621624 1.899562 -2.039283 -1.141438 0.950618 -3.673813 0.823937 0.608069 0.971580
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -0.405255 0.563156 -0.001863 2.128100 1.092150 -1.461857 0.868437 4.261045 -3.102816 1.527376 0.766845 2.890983 1.112746 -0.791451 -0.922349 0.518185 1.373354 -6.439113 -0.050944 0.743684
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.000691 0.195533 0.420190 -0.731700 1.230405 2.466829 -3.235281 -3.833820 1.111655 2.490840 -0.889167 0.513445 3.414897 -0.652774 1.243676 4.124569 -4.935093 -0.701894 -2.598716 -0.080592
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.306189 4.699987 2.700583 -1.652355 1.529602 -1.207785 1.303691 1.422696 2.081278 -1.514155 0.504077 -2.401109 1.207309 0.381490 3.311641 0.942911 2.477332 -2.728863 2.160378 -0.104316
wb_dma_ch_rf/always_4/if_1/block_1 -0.316489 -1.337054 -1.633431 1.523782 -2.142725 -1.087801 -1.532577 0.369444 -6.469328 -0.037131 -1.585092 0.795160 -0.793946 1.176037 -0.326784 -0.265962 -2.290247 -2.922316 -2.338040 3.098620
wb_dma_de/reg_dma_abort_r 2.076828 2.047489 1.054707 -1.596770 1.547472 2.531332 -0.024612 0.249223 1.743232 -0.287673 -0.842335 2.691301 0.086462 -2.887915 1.469012 0.141079 0.686630 1.614364 0.198965 -1.826970
wb_dma_ch_sel/input_ch2_txsz 0.670575 -1.538630 -1.023749 1.460599 -1.798598 1.509589 -0.113284 -2.731121 0.363540 0.121456 0.233981 -0.603589 1.900485 -2.039421 -1.145579 0.940485 -3.670835 0.820306 0.696591 0.963589
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.371804 -0.120408 -0.372091 0.152669 1.445535 -1.065992 -1.094486 -1.035179 0.494795 1.497939 0.126366 0.759697 -0.939554 0.311858 0.553386 -1.565769 1.046358 -0.692149 -3.313214 -0.475937
wb_dma_ch_sel/input_ch5_csr 1.107721 0.099887 -0.975236 0.939058 -1.108764 -1.032580 -0.718462 1.901780 -4.039334 1.517264 -2.317443 -0.417352 -0.022055 0.562854 1.410009 -0.616431 -1.955684 -4.548749 -0.121897 2.857411
wb_dma_ch_sel/assign_150_req_p0 1.458579 3.693613 0.230226 -0.725367 -0.295267 2.165954 0.286018 1.136884 0.705780 -2.356299 -0.062909 0.262143 0.226750 -2.786386 1.124941 1.532640 1.603542 0.819488 3.190103 0.193151
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.382502 -0.039218 -0.306012 0.065138 1.437151 -1.004827 -1.071969 -0.992779 0.542373 1.464790 0.138674 0.791430 -0.900062 0.263169 0.557755 -1.495193 1.025396 -0.641309 -3.230954 -0.509248
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.822614 1.119619 -0.219432 -1.302739 -1.765630 -0.386040 1.120224 0.810287 0.752757 0.337584 0.281319 1.912279 0.331462 -0.393662 0.301536 -1.722780 0.692947 1.923476 2.308940 0.616764
wb_dma_ch_sel/assign_155_req_p0 1.475513 3.683986 0.397135 -0.886691 -0.257932 2.355711 0.327048 1.226927 0.779908 -2.380583 -0.139059 0.351569 0.202676 -2.807831 1.174399 1.579767 1.568179 0.964826 3.322374 0.107503
wb_dma_ch_sel/always_43/case_1/stmt_4 0.385929 -0.677552 -0.141811 0.348765 -0.910782 3.157770 -0.232628 -0.751863 0.267945 -0.872797 -0.066077 1.651297 0.186384 -1.984170 -0.654104 0.829447 -1.708275 2.174331 0.940369 -0.665682
wb_dma_ch_sel/always_43/case_1/stmt_3 0.690777 -1.575237 -1.012089 1.459007 -1.843818 1.634569 -0.081371 -2.833214 0.444265 0.108392 0.261897 -0.568720 1.987474 -2.105319 -1.146448 0.991369 -3.754046 0.928801 0.748717 0.935355
wb_dma_ch_sel/always_43/case_1/stmt_2 0.163695 0.125829 -1.556319 1.176088 -0.845712 -0.958041 -1.423208 -3.419988 0.235789 3.198033 0.366961 0.129114 0.929120 -1.374176 0.350178 -2.525796 -2.124443 -1.300887 -3.062787 1.323327
wb_dma_ch_sel/always_43/case_1/stmt_1 2.883283 1.745810 -0.980006 1.338992 1.222097 1.618500 0.413329 -1.538830 0.396384 -1.332596 -0.752235 -2.560119 2.376760 -5.041476 -0.004630 2.280546 -2.621520 -1.334435 0.679065 -1.556994
wb_dma_de/always_19/stmt_1/expr_1 1.651080 0.384663 1.491253 -1.072321 -0.024974 -2.190427 2.609415 3.798913 0.580464 -0.594805 1.003418 1.759622 0.765846 0.842609 -0.725964 -1.671435 -0.613744 0.231339 0.713882 -4.074666
wb_dma_ch_rf/wire_ch_err_we 2.230551 1.910464 1.021108 -1.534318 1.588949 2.536228 -0.025449 0.311957 1.628901 -0.278561 -0.900173 2.809066 0.078263 -2.958341 1.388862 0.232850 0.562501 1.598899 0.123701 -1.852747
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 0.922116 2.011728 -0.421526 0.590196 -1.425023 -1.493767 -0.379431 0.528401 -2.366954 -0.869188 -0.362364 3.379402 1.001380 1.276678 -1.142028 0.185443 2.149440 -1.340887 -3.806605 -1.944458
wb_dma_rf/wire_ch1_adr1 -1.321963 -1.340892 0.036437 1.521416 -0.129097 0.432621 -0.229150 0.646928 -1.660385 -1.198392 0.722889 -0.860054 -1.168710 1.067906 -1.864006 0.936817 0.511791 -0.816157 -0.752090 -0.358752
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -1.960949 2.050351 0.780754 -1.542939 1.223878 4.755548 -3.199623 1.266866 -0.891238 3.051496 -1.120918 0.906908 0.718996 -1.185856 1.659755 4.122396 0.339049 -1.862206 2.598661 4.023901
assert_wb_dma_wb_if/input_pt_sel_i 1.713979 -0.955438 0.364886 2.075617 -0.229998 -1.253626 -0.834086 0.084173 -4.053498 -0.530225 -0.650129 0.487278 -0.969460 0.751491 0.788295 -1.262150 -1.610913 -4.127606 -1.860070 1.800640
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 1.556098 3.121700 3.840605 -2.532633 1.974424 -0.091522 2.026944 1.613288 2.571206 -1.044450 -0.313071 -0.965957 1.904701 0.146506 3.093006 1.178411 0.731167 -1.465326 2.409110 -1.571548
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.386929 -0.090458 -0.338346 0.104028 1.407834 -0.968679 -1.036154 -0.966929 0.530919 1.422715 0.116877 0.743980 -0.887706 0.279807 0.492593 -1.471819 0.996864 -0.604672 -3.176661 -0.474573
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 0.460572 -0.719512 -0.120838 0.357757 -0.829910 3.110345 -0.183546 -0.750559 0.294235 -0.972698 -0.100065 1.551038 0.232839 -1.916180 -0.680399 0.978732 -1.690163 2.184890 0.984856 -0.689258
wb_dma_rf/input_paused -0.810063 0.232021 -1.480384 0.447199 1.474490 -2.380152 -0.406796 -0.021917 -1.210128 1.141115 1.794410 1.123770 -0.689508 -0.575503 0.044383 -0.619969 -0.325822 -1.221358 -0.914343 0.696478
wb_dma/wire_mast0_adr 0.841528 0.851049 -2.032409 2.884789 -1.136507 -0.201687 -1.013076 0.131730 -1.207215 -1.160685 1.007651 -2.357478 0.162147 -2.345441 -0.412453 2.004074 2.693547 -2.923764 2.157113 5.787081
wb_dma_ch_pri_enc/inst_u8 0.773262 -0.810092 -0.454443 0.432396 0.553221 2.172992 -1.225107 -1.750413 0.815759 0.528642 0.063362 2.390279 -0.720075 -1.673316 -0.125621 -0.651474 -0.714833 1.609977 -2.193076 -1.160938
wb_dma_ch_sel/assign_148_req_p0/expr_1 1.431817 3.649645 0.237046 -0.703050 -0.357445 2.247517 0.253505 1.262935 0.523646 -2.312091 -0.115435 0.328948 0.184901 -2.730069 1.104976 1.479295 1.507965 0.734566 3.152913 0.178268
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.369196 1.717571 0.896518 -1.086961 1.366589 0.113007 0.325387 -0.568928 1.899534 -0.639893 0.291347 -0.974032 0.234303 -0.467808 1.253322 0.657499 1.095318 0.460762 0.611875 -0.718988
wb_dma_ch_arb/always_2/block_1 2.816426 1.721803 2.341073 1.169800 -1.297364 1.004276 0.555855 3.086384 -2.165062 -3.420149 0.603553 -0.259670 -0.137643 1.147260 0.347035 1.084651 -1.695150 -3.054918 0.206098 -2.417662
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 2.901782 0.175854 0.753670 0.667501 0.936261 2.367303 0.019364 -1.416606 0.468277 -1.015804 -1.037166 -1.982082 2.412549 -2.897902 0.127784 3.477464 -3.021903 -1.020911 0.887044 -0.306836
wb_dma_ch_sel/always_40/case_1/cond -0.629111 -1.990866 -0.690455 1.016018 -1.510124 3.286533 -1.465375 0.294384 -2.868828 -1.200976 0.241258 3.244937 -0.336955 0.609607 -2.123587 3.059906 -2.343861 1.420068 -0.459135 -0.794427
wb_dma_ch_rf/assign_22_ch_err_we 2.205429 2.064478 1.090341 -1.552222 1.584480 2.521288 -0.047367 0.370512 1.605339 -0.264809 -0.916740 2.737833 0.135002 -2.904682 1.460124 0.251555 0.630693 1.525645 0.183998 -1.846630
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.271534 4.763324 2.623688 -1.618109 1.381180 -1.314689 1.282163 1.484110 1.926872 -1.625597 0.514697 -2.458148 1.130536 0.503173 3.254066 0.888124 2.628242 -2.821409 2.210890 -0.043371
wb_dma_ch_rf/wire_pointer -1.399448 -3.727317 -1.668599 2.111943 -1.578741 2.255506 -2.110878 0.282132 -6.376956 -0.759407 0.271755 4.258647 -1.485153 1.357565 -2.313127 3.015804 -4.406301 -0.351303 -1.755244 0.882189
wb_dma_ch_pri_enc/always_2/if_1/if_1 0.769296 -0.790568 -0.471480 0.488046 0.533503 2.032046 -1.211647 -1.711866 0.732707 0.551976 0.062326 2.310630 -0.672862 -1.608571 -0.124786 -0.651867 -0.696775 1.517592 -2.197717 -1.080421
wb_dma_ch_pri_enc/wire_pri19_out 0.773319 -0.653164 -0.424345 0.463008 0.587535 2.012137 -1.234699 -1.651249 0.693134 0.643237 0.041544 2.350348 -0.705694 -1.622516 -0.028615 -0.750433 -0.631207 1.334909 -2.332065 -1.130474
wb_dma_ch_sel/assign_5_pri1 1.245476 -1.944800 -0.169509 0.472131 1.982385 0.529656 -0.702003 -1.355836 1.371237 -0.200412 0.239194 0.750991 -0.810568 -0.129101 -0.447273 0.560682 0.443071 1.131121 -2.526811 -1.364888
wb_dma_rf/inst_u26 2.143025 2.016239 1.088200 -1.559256 1.531841 2.628519 -0.005859 0.425471 1.629433 -0.349277 -0.927043 2.759863 0.042212 -2.914254 1.432962 0.197482 0.672098 1.590942 0.280109 -1.826667
wb_dma_rf/inst_u27 2.243086 1.937843 1.050786 -1.501830 1.570490 2.542349 -0.100692 0.412817 1.424726 -0.282480 -0.980857 2.840982 0.067128 -2.906779 1.364265 0.265482 0.536543 1.445838 0.028930 -1.848638
wb_dma_de/always_23/block_1/case_1/block_10 0.007027 0.958272 -2.855381 0.999139 -2.932439 0.371488 1.374582 -2.072844 1.013313 0.031896 0.811879 0.424180 2.177823 -4.419719 -1.056583 -1.631517 -2.578541 2.178089 2.557796 0.192275
wb_dma_de/always_23/block_1/case_1/block_11 -0.105916 -0.476855 -1.148437 0.168112 -3.355051 1.093280 0.953801 -1.861667 1.111027 0.423904 0.487014 1.263776 2.130349 -2.276310 -0.797390 -0.682618 -2.905415 2.632745 2.805528 1.435805
wb_dma_rf/inst_u22 2.152410 1.971169 1.051051 -1.569038 1.501101 2.484373 -0.038443 0.413154 1.610265 -0.241019 -0.902123 2.798819 0.094147 -2.901012 1.450621 0.124440 0.648454 1.541512 0.203748 -1.773449
wb_dma_rf/inst_u23 2.194437 1.980361 1.105334 -1.557495 1.717837 2.490988 -0.036640 0.358079 1.659140 -0.273807 -0.878040 2.619495 0.079626 -2.862052 1.434759 0.303152 0.700789 1.500000 0.143878 -1.873842
wb_dma_rf/inst_u20 2.178686 1.935045 1.061916 -1.519180 1.547984 2.479477 -0.014896 0.376889 1.522132 -0.234666 -0.932845 2.758602 0.066792 -2.834929 1.415832 0.164445 0.580914 1.478232 0.115860 -1.795181
wb_dma_de/assign_86_de_ack 0.276892 0.724550 -3.394516 0.326024 -3.579366 0.301396 0.286664 -1.550166 -0.700405 0.766317 0.319428 2.803149 2.796082 -2.881108 -0.933061 -0.209331 -3.928811 2.139608 1.939365 0.481042
wb_dma_rf/inst_u28 2.222091 2.010693 1.054318 -1.558803 1.591050 2.634562 -0.017696 0.286338 1.783237 -0.350416 -0.844288 2.723122 0.086358 -2.984146 1.442956 0.240709 0.640675 1.687634 0.280427 -1.878667
wb_dma_rf/inst_u29 2.281606 2.027574 1.066548 -1.595475 1.511585 2.623148 0.030582 0.457908 1.588431 -0.357316 -0.959244 2.805941 0.112440 -3.002256 1.392254 0.309015 0.579277 1.605924 0.346249 -1.862434
wb_dma_ch_sel/always_1/stmt_1 0.415696 0.622805 -3.453867 0.442026 -3.417526 0.435263 0.341861 -1.658008 -0.516143 0.572275 0.376823 2.677610 2.768909 -3.084302 -0.975418 -0.160594 -3.924617 2.317773 1.911044 0.285659
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.282271 -0.965032 -0.945364 1.135697 -0.909853 -1.423077 0.096232 -2.094748 0.215496 1.001105 0.336084 -2.104801 1.704001 -0.265159 -0.569648 0.181858 -2.060753 -1.127421 -0.202191 1.555455
wb_dma_ch_sel/assign_142_req_p0/expr_1 1.504330 3.389812 0.312665 -0.734944 -0.280407 2.331710 0.357706 1.322591 0.629080 -2.427093 -0.202957 0.393160 0.179306 -2.710447 1.028736 1.613247 1.474751 0.944175 3.233624 0.061060
wb_dma_rf/inst_check_wb_dma_rf 1.721150 1.257709 -3.165045 1.974800 -2.161112 -1.722745 -1.831779 0.025142 -2.971808 -0.492520 -0.998761 -2.321359 -1.263146 0.204003 -1.677854 -2.031631 -0.860112 -0.717901 -2.330222 -0.882862
wb_dma_rf/reg_wb_rf_dout -2.053919 5.751303 -0.139366 -1.131305 -0.099616 -5.608962 -0.574070 -0.221276 -8.879936 3.695998 -1.588545 0.636326 -2.191768 0.089408 -0.683945 -3.018429 0.541430 -4.244666 -7.206954 -0.605651
wb_dma/input_dma_req_i 0.263814 0.647090 -3.230484 0.234996 -3.462999 0.442212 0.329433 -1.534185 -0.541462 0.649217 0.337989 2.813719 2.696584 -2.832167 -0.895024 -0.218887 -3.770949 2.354264 2.003502 0.392734
wb_dma_de/input_am1 0.203551 -0.855202 -1.053344 -0.149294 1.641070 0.018954 0.896292 2.799806 0.361370 0.119176 -0.217366 -0.342791 -0.464727 -1.032642 -0.455250 -0.629559 -0.936590 0.435098 1.222505 -2.783561
wb_dma_de/input_am0 -1.009930 -0.938843 0.479571 -1.070149 0.629125 0.906417 -0.929478 0.289489 2.059750 2.853827 -0.774485 0.926282 1.579687 0.992169 0.965183 0.269229 0.533338 -0.548595 0.882184 1.528837
wb_dma_ch_sel/reg_next_start 1.049329 1.116621 -3.676912 0.854365 3.047934 -2.628512 0.925266 0.568328 0.365341 1.593814 1.401625 0.246248 0.348712 -5.032654 -0.090505 -2.223993 -2.003149 -0.855505 -0.178592 -2.536645
wb_dma_ch_sel/input_ch4_csr 1.184676 0.077159 -0.959145 1.105884 -1.172226 -1.007535 -0.609544 2.192996 -4.158823 1.335625 -2.324111 -0.583193 0.132331 0.565521 1.458563 -0.461633 -2.123450 -4.895244 0.147588 2.889509
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.972686 -1.816396 0.239288 0.378967 0.642325 1.602995 0.334954 -0.318511 0.845955 -1.704723 0.044718 0.045072 0.131981 -0.481502 -0.933611 2.107503 -0.587597 1.703580 0.687915 -0.941492
wb_dma_ch_sel/assign_107_valid 1.914087 2.074119 1.418841 -1.591474 0.230226 3.547327 0.959063 1.430743 1.006941 -1.790731 -1.104494 1.954606 0.965709 -3.207378 0.928258 1.806325 -0.414176 2.061639 3.240686 -1.400676
wb_dma/wire_next_ch 2.707847 1.185590 -2.982290 -0.465315 1.711061 0.013433 0.364623 1.388434 0.298556 1.048556 -0.855050 1.783930 1.822754 -4.066047 0.273162 -0.006266 -2.984379 0.493429 0.331746 -3.615609
wb_dma_rf/wire_ch2_txsz 0.734223 -1.589311 -1.018383 1.484059 -1.725429 1.596761 -0.096831 -2.763350 0.470888 0.071707 0.248232 -0.638399 1.949571 -2.097177 -1.121406 1.032287 -3.675131 0.862257 0.775895 0.901829
wb_dma_ch_rf/wire_ch_am0 -0.902554 -0.943225 0.499031 -1.038029 0.634345 0.939098 -0.899033 0.362887 1.940485 2.778637 -0.827012 0.904175 1.600869 0.935108 0.942378 0.354694 0.488568 -0.632253 0.846464 1.446734
wb_dma_ch_rf/wire_ch_am1 1.678219 -0.522812 -2.250669 0.162576 0.348588 -1.672003 0.287033 2.900779 -1.400804 0.168030 -1.028604 -1.092141 -1.218037 -0.006871 -0.848850 -1.564256 -1.429262 0.252551 -0.131246 -2.489999
wb_dma/wire_ch6_csr 1.233024 -0.044331 -0.966365 1.134801 -1.248467 -1.041286 -0.520513 2.053915 -4.124672 1.134755 -2.307018 -0.496246 -0.020850 0.552846 1.316777 -0.579706 -1.909125 -4.633505 0.028590 2.785472
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.762095 -0.716789 -0.484304 0.424832 0.629567 2.015668 -1.307995 -1.785933 0.846686 0.677131 0.077317 2.373069 -0.751654 -1.637378 -0.046875 -0.767681 -0.580897 1.502437 -2.394463 -1.165906
wb_dma_de/input_csr -0.469469 2.492099 4.078048 -5.331975 2.042722 2.523315 -0.966066 -1.328641 2.655263 5.719561 -2.274943 1.719928 4.348473 0.934702 4.918973 1.583721 -5.114597 -1.041000 0.857689 -0.517580
wb_dma_de/reg_read 3.171566 0.170790 0.408015 0.695205 2.326784 1.429691 -1.004834 -2.498396 1.187335 0.408983 -0.798937 -1.212586 1.466185 -2.713497 0.743113 1.876514 -1.915695 -1.433466 -2.192135 -0.798661
wb_dma/input_wb1_cyc_i 1.737830 -1.171805 0.111623 2.160335 -0.267962 -1.239548 -0.971839 0.243476 -4.374428 -0.488566 -0.735697 0.717546 -1.090901 0.791940 0.672653 -1.310747 -1.805799 -3.999878 -1.910361 1.852681
wb_dma_ch_rf/wire_ch_adr0_we -0.654607 2.053168 2.822848 -2.137869 -3.205221 0.698377 0.954292 3.584396 -3.660798 2.068598 -3.773562 2.541935 -0.290834 0.954977 0.704874 -3.299288 0.122479 -1.444695 0.996422 1.086288
wb_dma_ch_sel/assign_140_req_p0 1.415009 3.643342 0.124542 -0.681046 -0.460829 2.275809 0.181616 1.093786 0.566364 -2.272567 -0.067410 0.390248 0.165589 -2.824120 1.094150 1.458713 1.466866 0.908222 3.165388 0.253107
wb_dma_rf/wire_ch3_txsz 0.410667 -0.678102 -0.122465 0.296148 -0.839814 3.148167 -0.221979 -0.761900 0.341465 -0.882483 -0.069666 1.611493 0.160427 -1.983926 -0.618720 0.830221 -1.700901 2.233525 1.011698 -0.684237
wb_dma_rf/input_wb_rf_din -4.885337 7.634396 0.633564 0.172423 -3.353261 -0.111607 -1.405124 -2.003917 -3.458284 1.727296 1.441881 -1.508720 0.756804 -2.454461 3.225515 -2.603118 0.464790 -4.657371 1.290445 5.558860
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -0.669330 2.140229 2.853791 -2.336116 -3.029594 0.513680 1.033719 3.820722 -3.650378 2.247118 -3.849457 2.506625 -0.227971 1.109413 0.826399 -3.349638 0.147124 -1.648520 1.070623 1.014662
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.275988 1.745749 -1.143911 0.852709 -0.406870 -1.146136 -0.728619 -0.232293 -0.325472 -0.676950 0.978899 -1.666468 -0.733367 0.275458 0.293824 -0.123483 1.948779 -1.272168 -0.077840 1.514859
wb_dma_pri_enc_sub/reg_pri_out_d1 0.833438 -0.794172 -0.429864 0.446174 0.566312 2.140218 -1.176079 -1.691785 0.798179 0.437741 0.062594 2.246362 -0.677512 -1.616586 -0.122729 -0.524662 -0.691470 1.520216 -2.087077 -1.132364
wb_dma_ch_rf/always_2 -0.571618 -2.088490 -0.698761 1.143914 -1.481827 3.481183 -1.412166 0.350819 -2.910694 -1.444332 0.285360 3.092986 -0.368794 0.516286 -2.317777 3.192486 -2.366152 1.463399 -0.414537 -0.907142
wb_dma_ch_rf/always_1 -0.843557 1.137502 -0.282264 -1.298284 -1.847770 -0.399774 1.139734 0.824587 0.738950 0.341223 0.295195 1.954970 0.341303 -0.386781 0.275312 -1.770034 0.667704 1.947596 2.323935 0.615794
wb_dma_ch_sel/always_9/stmt_1 0.451626 -0.710695 -0.172015 0.349075 -0.855303 3.088619 -0.206331 -0.771382 0.251341 -0.899700 -0.102291 1.596543 0.205175 -1.963468 -0.645846 0.899251 -1.724844 2.163707 0.927500 -0.645360
wb_dma_ch_rf/always_6 -0.487046 0.429515 0.441598 1.764770 0.495420 -1.082457 0.027365 2.932323 -2.266300 2.396693 1.027631 1.990722 2.119072 0.071247 -1.220384 1.301740 -0.014825 -6.069435 -0.155366 1.153618
wb_dma_ch_rf/always_5 0.468691 -0.158209 -0.618667 0.425220 -1.999937 -0.557478 -0.629074 0.358998 -2.641737 -0.640189 -1.794108 -0.799303 0.291175 1.064196 -0.143657 -0.382522 0.359627 -1.138141 -1.177592 1.515139
wb_dma_ch_rf/always_4 -0.260725 -1.364452 -1.693695 1.471021 -2.163627 -1.230708 -1.504106 0.371686 -6.391512 0.043037 -1.706277 0.633997 -0.707414 1.255753 -0.258037 -0.259313 -2.330589 -2.971061 -2.257649 3.143946
wb_dma_ch_rf/always_9 2.130035 2.063338 1.076860 -1.624975 1.514961 2.539601 0.005306 0.398040 1.617966 -0.295575 -0.933308 2.754814 0.121945 -2.905467 1.467920 0.166328 0.667928 1.631356 0.307350 -1.771915
wb_dma_ch_rf/always_8 0.834201 2.159527 -0.410577 0.441940 -1.432049 -1.530661 -0.457593 0.553192 -2.445751 -0.774794 -0.287903 3.708855 0.951703 1.300967 -1.079585 0.131551 2.204385 -1.300955 -3.835895 -1.893992
assert_wb_dma_rf/input_wb_rf_dout 1.861526 1.402017 -3.303038 2.033840 -2.210526 -1.906625 -1.754088 0.126169 -3.043657 -0.466403 -1.074493 -2.543687 -1.248976 0.157504 -1.664976 -2.090796 -0.906971 -0.859502 -2.280128 -0.917696
wb_dma/wire_wb1_addr_o 0.151430 0.507583 2.477170 -0.678672 1.050407 -0.659278 0.934483 -0.442751 1.894616 -0.149978 0.674836 -1.331650 1.214667 1.537020 1.748962 0.216821 -0.484450 -1.606219 0.030198 -0.968538
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.808099 -0.869883 -0.501396 0.476611 0.571892 2.081115 -1.254863 -1.753398 0.799592 0.529748 0.093434 2.330917 -0.737661 -1.641896 -0.159911 -0.622757 -0.692624 1.573130 -2.287117 -1.163181
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.332060 2.880887 1.648916 -2.151755 1.050177 0.560219 1.268128 2.040524 1.106347 -0.913352 -0.930431 0.388210 0.787807 -1.366358 1.652839 0.822205 1.442631 0.264848 2.588315 -0.714500
wb_dma_wb_slv/always_5/stmt_1/expr_1 -0.519391 5.737440 0.366032 -2.029780 0.155416 -0.612445 0.685800 -0.440303 3.860747 -1.168290 1.749123 -1.510578 0.256439 -1.458448 2.674527 -0.527184 4.141676 1.209791 3.517098 1.103066
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 0.530334 3.273570 -0.598711 0.568465 -4.745796 0.206686 -1.463639 1.397953 -4.018904 0.671055 -4.466634 -3.350704 2.347085 1.097904 -0.633480 -1.632853 1.155002 -3.194713 -2.477601 0.070746
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -0.269504 5.567834 -0.065385 -1.956477 1.499382 -1.621459 -0.401884 -1.530346 4.429600 0.298584 1.996844 -0.728483 -0.663612 -1.163018 3.122279 -2.067758 5.183374 0.735900 0.296599 0.652543
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.966499 -1.825308 0.254660 0.400604 0.595468 1.644875 0.326264 -0.343099 0.800025 -1.719690 0.042102 0.012409 0.085663 -0.491036 -0.982997 2.122891 -0.584075 1.696381 0.685143 -0.944465
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.343799 -0.081640 -0.335508 0.105587 1.384085 -0.931212 -1.017756 -0.956741 0.580055 1.409405 0.158575 0.748186 -0.878571 0.268536 0.538038 -1.492402 0.979046 -0.590319 -3.099638 -0.489646
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.461874 -0.665577 0.700155 0.926982 -2.611180 2.891119 -0.009862 -0.870994 -1.393534 -1.842586 -1.204947 1.412888 -0.849708 -1.313596 -0.585473 -0.381297 -1.235526 1.594906 0.126442 0.395950
wb_dma_wb_slv/reg_slv_dout -4.935596 7.469316 0.602897 0.228314 -3.398452 0.011251 -1.420486 -2.102309 -3.728533 1.608693 1.433823 -1.354093 0.507905 -2.425086 3.137773 -2.659403 0.279033 -4.461147 1.056939 5.358829
wb_dma_ch_pri_enc/always_2 0.827836 -0.703855 -0.444648 0.451903 0.658556 1.967802 -1.248730 -1.697995 0.779066 0.598197 0.032635 2.282776 -0.729029 -1.585968 -0.084139 -0.653274 -0.560956 1.383754 -2.308765 -1.157196
wb_dma_ch_pri_enc/always_4 0.785508 -0.680581 -0.433195 0.454262 0.547619 2.011064 -1.219089 -1.654726 0.714981 0.553123 0.040855 2.270770 -0.677941 -1.607932 -0.085052 -0.643697 -0.623759 1.366272 -2.181648 -1.100216
wb_dma/inst_u3 1.537416 1.796956 -0.342895 1.644424 -2.304667 -2.859393 -2.273391 0.977955 -5.716006 1.333285 -0.930631 -0.391029 0.385929 1.804461 -0.651427 -0.388426 -1.040339 -5.484980 -2.796110 3.010959
wb_dma_wb_slv/always_1/stmt_1 -3.330864 7.579794 -0.069288 -0.483470 -1.724011 -2.667136 -1.092692 -0.955812 -4.005954 2.855254 -0.484388 -0.631840 0.395037 0.483807 2.371931 -4.013644 -0.027660 -5.433140 -3.413625 -0.371008
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.208960 4.763826 2.774589 -1.720468 1.518039 -1.179754 1.346704 1.387902 2.180599 -1.509305 0.546168 -2.364367 1.222281 0.435722 3.357079 0.863334 2.516211 -2.641918 2.266068 -0.159323
wb_dma_rf/wire_ch0_am0 -0.958896 -0.893978 0.525759 -1.060294 0.617883 0.891695 -0.880746 0.262098 1.990163 2.755459 -0.797058 0.896669 1.558452 0.956035 0.955367 0.300815 0.507031 -0.545772 0.847234 1.465987
wb_dma_rf/wire_ch0_am1 1.867382 -0.516590 -2.332851 0.179368 0.281112 -1.682396 0.254092 2.958834 -1.459206 0.003423 -1.174845 -1.250060 -1.282213 -0.035903 -0.922490 -1.590453 -1.443105 0.316959 -0.205341 -2.636988
wb_dma_wb_mast/wire_mast_drdy 3.075558 -0.083335 -0.869978 1.708534 -0.268182 1.333611 -0.199667 -1.437937 0.820168 0.131387 -0.262644 -0.333638 2.227873 -4.876349 -0.060991 2.013407 -0.160619 -1.229669 1.794570 4.211134
wb_dma_wb_if/wire_mast_pt_out 3.001278 0.681130 -1.510642 0.827435 -1.552090 -3.170378 -0.423822 -0.626724 -2.165631 0.029752 -0.153647 0.140424 0.143417 0.452707 -1.301633 1.224365 -0.180553 -1.363136 -2.125038 1.541265
wb_dma_ch_sel/assign_95_valid/expr_1 -0.541536 2.228920 -0.538020 0.274863 1.758169 0.465076 1.582484 2.996079 0.873890 2.515091 -1.880892 -3.929852 1.889396 -4.478423 2.561990 -1.438903 -0.063246 -4.860507 4.729641 2.142780
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.792739 -0.688326 -0.479324 0.469772 0.486382 2.089682 -1.195183 -1.668159 0.726530 0.547622 0.068999 2.320881 -0.673579 -1.658583 -0.089438 -0.649429 -0.695063 1.470653 -2.165662 -1.096842
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.753721 -0.797579 -0.532554 0.505475 0.465573 2.072288 -1.258729 -1.764029 0.754467 0.584635 0.081467 2.361557 -0.679419 -1.654259 -0.124249 -0.682134 -0.757842 1.561813 -2.231628 -1.059163
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 0.778078 -0.749428 -0.521024 0.441349 0.515046 2.086849 -1.235906 -1.746923 0.754811 0.641319 0.049050 2.353492 -0.676963 -1.665754 -0.065604 -0.687993 -0.706192 1.496004 -2.267829 -1.076439
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 1.267871 2.384634 3.455959 0.758277 -1.205456 2.071927 1.047150 1.016467 -0.713197 -4.600295 0.176777 -1.964716 -0.907672 0.499655 0.762712 1.505372 1.856067 -1.697418 1.493199 -0.148836
wb_dma/constraint_slv0_din -0.696569 2.829156 -2.700391 -0.392281 -0.536880 -2.762050 -1.453477 -0.696518 -2.682293 0.581969 1.078462 1.992738 -0.874060 -0.900859 0.336031 -1.874907 0.392362 0.444759 -2.282376 0.369838
wb_dma_de/always_4/if_1/if_1 2.973828 0.947747 1.317325 -0.363662 3.203904 3.074766 -1.088434 -0.417274 0.958954 -0.644327 -1.214502 0.950108 -0.183404 -2.645906 1.148710 1.896392 -0.071457 -0.187507 -1.890514 -2.453382
wb_dma_rf/always_2 0.965272 3.163580 -2.123532 -2.257138 0.077797 -0.883545 -2.359368 -0.149984 -2.585027 1.082226 0.014701 6.252673 -0.578300 -0.958444 1.432763 -0.454188 -0.148739 2.215443 -2.724858 -0.481328
wb_dma_rf/inst_u24 2.117866 1.924689 1.052796 -1.533503 1.435307 2.503491 0.017782 0.344693 1.609825 -0.276053 -0.890567 2.711806 0.112829 -2.837213 1.349186 0.208167 0.581353 1.578228 0.252214 -1.800912
wb_dma_rf/always_1 -2.051720 5.695231 -0.356485 -1.075342 -0.222144 -5.756527 -0.699401 -0.212170 -9.255366 3.715380 -1.649917 0.749358 -2.191442 0.157053 -0.670517 -2.932992 0.430375 -4.429153 -7.268378 -0.251439
wb_dma_ch_sel/always_38 1.054094 2.749355 -4.589988 1.429019 2.970183 -3.132068 0.158477 0.512481 0.230680 0.907677 2.221195 -0.674617 -0.312211 -5.166883 0.280742 -2.121191 -0.249854 -1.756119 -0.244527 -1.450276
wb_dma_ch_sel/always_39 3.140894 -0.060176 2.046073 -0.473642 3.344440 2.624328 0.459791 0.915782 1.079872 -2.933444 -1.178539 -1.396976 0.590830 -1.438985 0.328088 4.680182 0.160395 0.026706 0.984096 -2.244753
wb_dma_ch_sel/always_37 -0.247006 1.590917 1.139617 -0.490667 -1.022978 -0.566548 1.008153 3.126724 -3.002738 0.886993 -2.212976 3.267240 1.531036 1.622560 -0.355429 -1.516833 -0.449588 -2.816381 -2.549818 -4.162170
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.447910 2.830946 1.564653 -2.043207 1.007103 0.554397 1.227687 2.159828 0.851531 -0.864497 -1.003102 0.466118 0.851583 -1.348067 1.544807 0.866215 1.291233 0.052442 2.527622 -0.670515
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 0.046702 0.332862 4.399191 -2.203675 3.911660 2.195849 -0.541730 0.994851 1.115883 3.637045 -1.121060 -1.458106 1.978846 0.638449 0.878219 1.627156 -3.999239 -2.994830 -1.637031 -3.996912
wb_dma_ch_sel/assign_10_pri3 0.965869 -1.897891 0.210717 0.396063 0.618204 1.723577 0.346383 -0.349888 0.874093 -1.722962 0.060384 0.075300 0.128609 -0.565850 -1.006965 2.141233 -0.624812 1.812800 0.698414 -0.963973
wb_dma_rf/inst_u21 2.206952 1.928416 1.039016 -1.540015 1.588230 2.555538 -0.038579 0.303474 1.675299 -0.324645 -0.888159 2.718302 0.083910 -2.908073 1.380227 0.239169 0.577561 1.627222 0.191242 -1.848685
wb_dma_rf/wire_ch3_adr0 3.134667 -0.525357 1.549359 1.213533 -2.551702 -0.992088 0.147816 1.073031 -3.784752 -1.920323 -1.057179 1.508757 -1.209949 1.397800 -2.138326 -0.615261 0.443242 -0.879142 -3.047241 -0.305910
wb_dma_ch_rf/input_dma_busy 0.904413 2.130181 -0.428011 0.424873 -1.409555 -1.540694 -0.456640 0.602849 -2.428054 -0.798461 -0.379979 3.778128 0.940887 1.388239 -1.089403 0.097144 2.219344 -1.253497 -3.972102 -2.040490
wb_dma_ch_sel/assign_134_req_p0 1.415779 2.579395 3.372014 0.734559 -1.183121 2.091751 0.951838 1.007182 -0.767092 -4.557938 0.101522 -1.872738 -0.821962 0.261182 0.883259 1.483283 1.755559 -1.778747 1.456264 -0.141467
wb_dma/wire_wb0m_data_o -1.221953 0.733109 4.503597 -0.540235 0.518453 -3.063610 2.765838 0.021118 -1.007930 0.995249 0.058993 -0.006785 0.365949 2.610863 0.096699 0.102717 3.577696 -3.811796 -2.942417 0.327550
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.459451 2.920803 1.665878 -2.070195 1.097853 0.580545 1.229429 2.090935 0.952895 -0.933267 -0.970890 0.343975 0.807817 -1.351495 1.642627 0.920205 1.337642 0.020576 2.486209 -0.764551
wb_dma_ch_rf/always_6/if_1 -0.581229 0.563107 0.673647 1.709885 0.412310 -0.865352 -0.020844 3.032438 -2.037652 2.430878 1.088809 2.057289 2.180841 0.174555 -0.992481 1.229693 0.059706 -6.122903 0.098636 1.172178
wb_dma 1.950803 1.659395 -0.789928 1.509121 -2.332891 -3.562800 -2.051523 0.756930 -6.498994 0.847355 -1.788909 0.199702 -0.039914 2.461005 0.634447 -0.573904 -1.252250 -5.837042 -3.072746 3.517063
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.761809 -1.245333 0.476368 2.264736 2.176732 1.858929 -1.184235 -1.790967 -0.474416 -0.809563 -0.073964 -2.219233 0.323223 -1.530884 -1.196110 2.935360 -1.420239 -2.304301 -2.780012 -1.101932
assert_wb_dma_rf/input_wb_rf_adr 1.908682 1.265091 -3.218837 1.877626 -2.032864 -1.870345 -1.698090 0.268114 -2.930908 -0.469827 -1.112012 -2.359020 -1.250145 0.186918 -1.724112 -2.053961 -0.843306 -0.634202 -2.255710 -1.073107
wb_dma_ch_rf/always_6/if_1/if_1 -0.510126 0.738739 0.681776 1.600822 0.483523 -0.893750 0.111425 3.067120 -1.978206 2.319528 1.133848 2.055390 2.204450 -0.016935 -1.033240 1.319273 0.070615 -6.031848 0.202563 1.078020
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.771482 -0.773278 -0.489042 0.487541 0.516697 2.036918 -1.244907 -1.703867 0.730762 0.576281 0.057782 2.302326 -0.671874 -1.586663 -0.128131 -0.651818 -0.679971 1.447018 -2.257971 -1.082359
wb_dma_ch_arb/wire_gnt 2.993202 1.611438 2.479303 1.254642 -1.051451 1.165688 0.583063 3.036533 -2.125128 -3.561222 0.583547 -0.444030 -0.155926 1.114631 0.276867 1.220490 -1.781142 -3.098317 0.062358 -2.760792
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 2.169561 1.997614 1.088570 -1.610492 1.603807 2.559061 0.030814 0.352562 1.780962 -0.332889 -0.829697 2.781413 0.087753 -2.938532 1.451267 0.186964 0.724556 1.665459 0.231242 -1.858065
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.815001 0.157439 -1.490632 0.417428 1.448744 -2.355135 -0.438067 -0.073285 -1.118986 1.131597 1.779662 1.146683 -0.735904 -0.553815 0.104120 -0.632176 -0.296104 -1.030747 -0.845839 0.673346
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 3.210637 0.045799 2.094381 -0.446411 3.324174 2.626422 0.464361 0.982603 0.971873 -2.955882 -1.259299 -1.393185 0.648110 -1.541985 0.363388 4.706418 0.120634 -0.133661 0.976850 -2.269912
wb_dma_rf/always_1/case_1/cond -2.267839 5.720850 -0.405167 -1.007452 -0.307979 -5.630949 -0.624495 -0.291342 -9.240149 3.556296 -1.632774 0.460254 -2.406390 0.104166 -0.787746 -3.171703 0.394184 -4.115433 -7.237851 -0.556380
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.767821 -0.707692 -0.482378 0.449606 0.522635 2.122139 -1.277867 -1.746910 0.762488 0.607602 0.071764 2.391684 -0.690275 -1.646066 -0.064302 -0.719249 -0.702406 1.545612 -2.223969 -1.103967
wb_dma_wb_slv/assign_4/expr_1 2.105862 1.393457 2.779110 0.469436 -1.000763 -5.289347 2.020692 -0.668002 -3.084275 1.016761 -0.211095 0.239943 0.836142 2.282198 -1.269103 1.718619 2.561237 -4.951498 -4.686205 1.693140
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 0.626642 -1.471881 -0.960905 1.446931 -1.759102 1.432340 -0.071790 -2.736921 0.418874 0.153258 0.230865 -0.687534 1.923798 -1.985537 -1.106095 0.928532 -3.587775 0.745497 0.742939 0.990996
wb_dma_de/always_3/if_1/stmt_1 -0.267087 1.674980 -1.139454 0.877061 -0.452742 -1.141854 -0.707451 -0.161493 -0.356846 -0.660580 0.917433 -1.627237 -0.749574 0.276699 0.270659 -0.147739 1.915359 -1.234076 -0.045389 1.449321
wb_dma_ch_sel/assign_104_valid 1.882127 2.145445 1.393168 -1.655613 0.145309 3.613257 0.989351 1.363115 1.064259 -1.757196 -1.093993 2.086493 1.010911 -3.300526 0.947263 1.743768 -0.442123 2.170213 3.380335 -1.398816
wb_dma_ch_rf/always_9/stmt_1 2.143267 1.963476 1.094960 -1.589913 1.521492 2.545793 0.026435 0.421211 1.649457 -0.301876 -0.880278 2.843884 0.087455 -2.917452 1.399886 0.161703 0.668677 1.670519 0.290834 -1.809005
wb_dma_wb_if/input_mast_adr -0.050521 2.236861 1.295075 0.159038 0.605386 -1.685175 0.183534 -0.574405 1.474654 -0.787088 1.524162 -2.843287 0.418010 1.630980 1.976607 0.072186 1.403234 -2.706611 -0.008823 0.512964
assert_wb_dma_ch_arb/input_req 2.192262 1.796637 1.831097 -0.846677 2.715184 1.017479 0.140873 1.351109 0.187859 -1.187477 -1.253882 -1.429647 0.532091 -0.974800 1.316599 2.566087 0.700609 -1.821021 0.342442 -1.286747
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.499013 -0.975302 0.846709 0.956827 -2.609447 3.096169 0.109382 -0.806287 -1.278610 -2.201629 -1.229343 1.319143 -0.973587 -1.232126 -0.685013 -0.215585 -1.141662 1.884018 0.272480 0.325259
wb_dma_wb_if/input_wbm_data_i -4.819904 7.541305 0.659794 0.212890 -3.400591 0.134445 -1.432114 -2.022535 -3.496013 1.559741 1.397716 -1.504665 0.687059 -2.527868 3.155087 -2.547476 0.335523 -4.587687 1.265646 5.363868
wb_dma_de/wire_tsz_cnt_is_0_d 1.728328 -1.233616 0.550269 2.135300 2.311489 2.130816 -1.132831 -1.680065 -0.327707 -0.959013 -0.036187 -1.914574 0.126429 -1.603153 -1.208639 2.880882 -1.175502 -1.982816 -2.739583 -1.388755
wb_dma/wire_dma_err 2.162278 2.024849 1.048812 -1.517820 1.616611 2.459848 -0.041152 0.391490 1.550219 -0.235383 -0.966632 2.653137 0.116874 -2.849049 1.432760 0.198051 0.628779 1.373557 0.134466 -1.815011
wb_dma_ch_sel_checker/input_ch_sel_r -0.548698 1.162082 -0.396716 -0.031867 -1.545398 1.543017 -0.547099 -0.390219 -0.619984 0.823283 -0.148118 1.655640 0.101747 -1.497287 0.323880 -1.294648 -1.181068 0.472869 0.262024 0.292805
wb_dma_ch_sel/assign_119_valid 1.818859 2.225734 1.402228 -1.718965 0.150666 3.556697 1.007811 1.387865 1.164521 -1.720601 -1.066978 2.035147 1.006918 -3.264838 0.988694 1.659143 -0.349646 2.234828 3.433225 -1.385526
wb_dma_inc30r/input_in 0.680213 -0.891218 1.007851 3.390759 -3.101015 1.562700 1.706950 5.802963 -5.325787 -4.737961 -1.024559 -1.687149 -2.674527 0.723331 -2.554084 -1.390817 -0.738811 -2.954599 1.402110 -2.298378
wb_dma_ch_pri_enc/inst_u15 0.852958 -0.896126 -0.484223 0.462048 0.610368 2.168506 -1.237235 -1.753411 0.872158 0.476563 0.080639 2.334064 -0.677538 -1.650145 -0.127566 -0.541511 -0.719981 1.643137 -2.167559 -1.193034
wb_dma_ch_pri_enc/inst_u14 0.729042 -0.733541 -0.477636 0.449858 0.538799 1.964163 -1.264470 -1.695190 0.708666 0.605188 0.045096 2.328399 -0.693730 -1.557473 -0.096826 -0.670952 -0.641278 1.404159 -2.282747 -1.073790
wb_dma_ch_pri_enc/inst_u17 0.799265 -0.734752 -0.512322 0.471873 0.567245 2.078544 -1.303737 -1.777358 0.729341 0.629895 0.039064 2.465384 -0.700290 -1.695616 -0.094602 -0.749804 -0.666439 1.525457 -2.372123 -1.132761
wb_dma_de/wire_dma_err 2.165722 1.946868 1.022089 -1.524853 1.438881 2.516736 0.013870 0.334806 1.576897 -0.299115 -0.863482 2.769201 0.120928 -2.856607 1.349327 0.229259 0.548886 1.591638 0.223379 -1.769696
wb_dma_ch_pri_enc/inst_u11 0.757944 -0.725605 -0.512807 0.505642 0.468196 1.967666 -1.240487 -1.727777 0.678761 0.641060 0.038906 2.359756 -0.714611 -1.565315 -0.123040 -0.732153 -0.683953 1.381497 -2.312237 -1.036022
wb_dma_ch_pri_enc/inst_u10 0.800107 -0.785087 -0.450206 0.448073 0.672985 2.004529 -1.279540 -1.794849 0.851663 0.580185 0.080151 2.353941 -0.726006 -1.563690 -0.074864 -0.676044 -0.568481 1.514949 -2.368551 -1.154732
wb_dma_ch_pri_enc/inst_u13 0.814488 -0.810239 -0.456101 0.467984 0.613529 2.147269 -1.231148 -1.742497 0.879312 0.526542 0.056854 2.292101 -0.721774 -1.685554 -0.094393 -0.593369 -0.688062 1.576489 -2.174381 -1.173710
wb_dma_ch_pri_enc/inst_u12 0.814618 -0.804420 -0.504177 0.481757 0.620452 2.132982 -1.258481 -1.772439 0.856384 0.573819 0.059658 2.312251 -0.700599 -1.696204 -0.087761 -0.643678 -0.665356 1.574734 -2.266963 -1.155373
wb_dma_ch_pri_enc/inst_u19 0.793039 -0.806718 -0.531048 0.473927 0.572843 2.049142 -1.262571 -1.770732 0.778599 0.606018 0.107024 2.412007 -0.715272 -1.613498 -0.140038 -0.693373 -0.694415 1.559884 -2.286319 -1.155543
wb_dma_ch_pri_enc/inst_u18 0.790947 -0.700003 -0.421929 0.458677 0.507743 2.006800 -1.227865 -1.647443 0.690268 0.588803 0.011354 2.282444 -0.655770 -1.563417 -0.066276 -0.636095 -0.657684 1.357169 -2.198420 -1.072576
wb_dma_ch_sel/assign_110_valid 1.827926 2.019043 1.444482 -1.636687 0.236147 3.569953 1.003731 1.381406 1.118894 -1.774279 -1.081362 2.001879 0.935447 -3.191220 0.873178 1.755611 -0.374234 2.181861 3.298760 -1.447131
wb_dma_rf/inst_u30 2.165619 1.994387 1.093750 -1.531413 1.445691 2.524470 0.047492 0.511537 1.505989 -0.367060 -0.932619 2.713952 0.131762 -2.837886 1.382378 0.225763 0.636545 1.534042 0.336184 -1.773034
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -0.303129 1.722123 -1.998668 -0.033437 -2.045186 1.978161 1.233855 -0.134414 0.939269 -0.972413 0.468422 2.441453 0.512216 -4.287725 -0.588462 -1.680145 -0.745671 3.434792 2.891470 -1.265065
wb_dma/wire_pointer3 0.755429 -0.889285 -0.781062 -0.336974 -1.460193 3.024198 -1.200526 -0.304892 -1.338792 -0.223620 -0.500772 4.129570 0.782792 -0.610617 -0.548010 2.260346 -2.928086 2.392428 0.336650 -0.505040
wb_dma_ch_pri_enc/wire_pri6_out 0.793370 -0.788358 -0.475677 0.450627 0.617661 2.094968 -1.240725 -1.782379 0.938757 0.530711 0.091729 2.365028 -0.720254 -1.674473 -0.115851 -0.629478 -0.629302 1.647545 -2.216923 -1.181139
wb_dma_rf/assign_6_csr_we 1.893403 3.212760 -1.070475 -2.909585 -1.099793 1.311106 -2.108923 -0.363373 -1.295033 0.062692 -1.584466 5.783188 0.001132 -0.799462 1.516313 0.071607 0.325577 3.798109 -2.108809 -1.353677
wb_dma_de/assign_82_rd_ack 3.201461 0.120484 0.415990 0.683314 2.365725 1.474473 -0.969672 -2.497793 1.191456 0.414373 -0.847386 -1.067071 1.482613 -2.808981 0.703699 1.895060 -1.947833 -1.375116 -2.204648 -0.899452
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 0.763492 -0.770243 -0.693224 -0.469579 -1.507482 2.929883 -1.259413 -0.223223 -1.454443 -0.105910 -0.552739 4.272551 0.834792 -0.380653 -0.405817 2.231966 -2.947008 2.276019 0.242509 -0.503319
wb_dma_ch_sel/assign_96_valid -1.157537 2.649146 -0.572798 -1.250559 2.059970 1.527816 0.359285 4.616831 -0.467105 2.402416 -2.009878 -0.350797 0.819831 -2.750468 3.162331 -0.253786 0.323237 -3.493538 4.401899 1.106921
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.807975 -0.770350 -0.449528 0.468832 0.550167 2.059596 -1.243357 -1.703631 0.759000 0.540813 0.035975 2.301783 -0.714984 -1.632923 -0.099428 -0.645831 -0.674562 1.461434 -2.211589 -1.143140
wb_dma_de/reg_next_ch 2.665157 1.237234 -3.046141 -0.484614 1.538086 0.118659 0.279119 1.391030 0.111656 1.208004 -0.923429 2.159109 1.853892 -4.063090 0.229898 -0.033682 -3.202616 0.521527 0.299981 -3.605641
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.390548 -0.097360 -0.346693 0.106963 1.431788 -0.986255 -1.027023 -1.022526 0.535632 1.476891 0.130832 0.784356 -0.891701 0.290384 0.503838 -1.542080 0.988971 -0.625481 -3.217175 -0.503625
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.403397 -0.118272 -0.329916 0.107672 1.445153 -1.004008 -1.030067 -0.986578 0.512752 1.447739 0.137631 0.761904 -0.909196 0.276933 0.543692 -1.494076 0.987255 -0.609666 -3.201130 -0.473020
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 0.664042 -0.792734 -0.749866 -0.425216 -1.550331 2.931774 -1.258561 -0.221614 -1.417171 -0.134870 -0.497910 4.209704 0.755592 -0.387061 -0.451558 2.204167 -2.886371 2.329535 0.293556 -0.448691
wb_dma_ch_rf/assign_24_ch_txsz_dewe 1.748824 0.364748 0.969240 -0.268546 2.036775 1.029894 0.729302 -3.414706 4.536179 -1.598205 0.977004 -3.724798 2.433466 -2.051772 0.694406 3.425245 -0.798248 1.163601 1.818670 -0.287462
assert_wb_dma_ch_arb 2.217958 1.828366 1.836064 -0.821099 2.717364 1.018557 0.127398 1.328573 0.231599 -1.238584 -1.291938 -1.371899 0.538930 -1.050376 1.300508 2.576305 0.677378 -1.749915 0.345300 -1.345311
wb_dma/wire_csr 0.408813 0.460465 1.251633 -3.188901 0.207732 -1.169728 -0.881871 -1.151640 -1.488452 3.204292 -2.753150 2.356404 1.081830 3.293594 4.638561 -0.262868 -4.112336 -1.610534 -1.469964 1.351352
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.362965 -0.146234 -0.390657 0.153813 1.466181 -1.004398 -1.065534 -1.089196 0.572250 1.487315 0.181742 0.811650 -0.907120 0.289194 0.528999 -1.530167 0.982317 -0.545081 -3.309985 -0.512243
wb_dma_wb_if/input_mast_din 0.070194 -0.563587 -0.302926 0.420174 -1.132962 -0.153510 -1.189602 -4.046701 1.915152 2.440390 0.572930 -3.107426 3.304426 0.113176 -0.064762 1.175695 -3.981814 -0.745576 -0.066870 1.994252
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.797812 1.076326 -0.232600 -1.244729 -1.712979 -0.379103 1.105838 0.792709 0.747634 0.312431 0.301042 1.868599 0.315800 -0.374965 0.267698 -1.673928 0.652561 1.900084 2.241989 0.579753
wb_dma_ch_rf/reg_sw_pointer_r 3.342646 2.174376 -4.826730 0.533630 0.139326 -2.377854 -0.805204 1.301653 -1.316518 0.413325 -0.637668 -0.621654 0.064931 -2.250257 -0.064554 -0.922632 -1.528361 -0.292542 -0.786473 -1.870836
wb_dma_ch_sel/assign_142_req_p0 1.466983 3.751038 0.186345 -0.693758 -0.362280 2.345885 0.158730 1.106604 0.615869 -2.280786 -0.090389 0.294260 0.231872 -2.852334 1.145088 1.532222 1.503648 0.747222 3.171953 0.217562
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.359857 4.618355 2.528707 -1.590311 1.309010 -1.278560 1.205195 1.471985 1.766867 -1.448637 0.435130 -2.189990 1.190716 0.421729 3.125639 0.895328 2.332657 -2.760313 2.072148 -0.099349
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.930300 -1.800486 0.237000 0.388530 0.577047 1.614919 0.344208 -0.345735 0.813399 -1.675046 0.022873 0.036336 0.104562 -0.476046 -0.967432 2.074708 -0.544499 1.660780 0.677689 -0.885626
wb_dma_rf -0.324547 2.092155 -1.191322 1.270088 -2.270288 -2.457430 -0.914933 1.200088 -6.612232 0.660051 -2.547015 0.197380 0.745536 1.536429 0.782785 -0.661920 0.044200 -5.716888 -3.236536 2.072001
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.701168 -0.982182 -0.668237 -1.318084 2.403924 -1.976352 0.263166 0.900802 -0.733494 2.507698 -1.611740 -0.075450 -0.367550 0.917170 0.166871 -0.503786 0.047577 -0.559129 -1.400090 -0.861433
wb_dma_de/reg_chunk_cnt 2.990332 1.036258 1.297690 -0.389695 3.382635 3.011780 -1.192212 -0.567765 1.055370 -0.566597 -1.139963 0.995643 -0.271938 -2.634047 1.267624 1.776870 0.056018 -0.221981 -2.149638 -2.496511
wb_dma_de/always_23/block_1/case_1/block_4/if_1 0.044356 0.262204 4.476254 -2.074438 3.820407 2.312557 -0.539376 1.181000 0.967609 3.436204 -1.114030 -1.455824 1.855725 0.764481 0.807105 1.569461 -3.896541 -3.059096 -1.636655 -4.041376
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.308122 1.746638 3.780855 -1.620694 3.526556 1.927599 -1.335959 0.973660 0.894038 3.201828 -0.415929 -2.620236 1.348999 0.844243 1.064228 1.660707 -2.434750 -3.781043 -1.521641 -2.830559
wb_dma/input_wb0m_data_i -4.833087 7.259073 0.713480 0.148776 -3.284151 -0.138810 -1.438297 -1.984672 -3.805223 1.727507 1.355055 -1.279370 0.583236 -2.232185 3.142639 -2.514839 0.159814 -4.611284 1.005719 5.492046
wb_dma_de/always_15/stmt_1 2.782274 0.315104 0.725072 0.588709 0.822627 2.442747 -0.008928 -1.462665 0.540771 -0.984585 -0.961820 -1.886085 2.376780 -3.039694 0.193074 3.382325 -2.953828 -0.878747 0.970594 -0.290246
wb_dma/wire_ch7_csr 1.177695 -0.119780 -1.071449 1.007700 -1.447842 -1.172926 -0.599322 2.073029 -4.263210 1.475951 -2.441845 -0.475886 0.046299 0.711294 1.425184 -0.706525 -2.259005 -4.745869 0.109797 3.063708
wb_dma/input_wb0_ack_i 3.318581 1.597197 -2.642288 2.173425 -2.590923 -2.253394 -3.433335 1.069353 -4.999084 2.760597 -0.812430 0.210994 1.413202 -0.544737 -1.460034 1.172853 -2.107767 -4.978052 -2.000309 4.816847
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.339539 4.617532 2.618961 -1.641456 1.499445 -1.203708 1.278072 1.457040 2.029778 -1.544896 0.491386 -2.333116 1.205089 0.365139 3.218451 0.956574 2.470527 -2.647231 2.189293 -0.144076
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.311701 4.509140 2.569360 -1.584611 1.357463 -1.342726 1.265053 1.403918 1.896016 -1.507465 0.526591 -2.318655 1.185947 0.544669 3.139646 0.890061 2.418154 -2.716993 2.016723 -0.097766
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.361658 4.775270 2.638505 -1.616385 1.450391 -1.274710 1.321333 1.524039 1.988042 -1.661539 0.551126 -2.388985 1.155431 0.398505 3.307576 0.952558 2.592206 -2.740860 2.258084 -0.097907
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 0.493426 3.116317 1.714249 -1.766718 2.317444 0.888998 0.294746 -1.063570 3.578340 -0.881912 0.586086 -1.784038 0.660022 -1.353467 2.224210 1.244318 1.768941 0.616904 1.431008 -0.897016
wb_dma_ch_sel/assign_125_de_start 1.106809 2.539311 -4.763769 1.599165 2.976736 -3.224834 0.231575 0.492523 0.180665 0.860156 2.285036 -0.937182 -0.269102 -5.259007 0.129260 -2.008867 -0.486443 -1.758124 -0.170214 -1.473932
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 0.706679 -0.974635 -0.728100 -0.346998 -1.621448 3.125992 -1.216837 -0.247852 -1.474067 -0.225798 -0.576480 4.189776 0.790889 -0.456286 -0.585594 2.264518 -3.012933 2.388615 0.333545 -0.466222
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.398177 -0.091158 -0.399460 0.129280 1.483920 -1.030472 -1.079790 -1.058554 0.523205 1.497122 0.176923 0.833365 -0.921953 0.309476 0.518047 -1.548277 1.013612 -0.623430 -3.338120 -0.494104
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -0.026529 0.859629 -2.820359 1.047564 -2.996305 0.323513 1.333461 -2.110901 1.020877 0.108918 0.762451 0.350048 2.223740 -4.306372 -1.079977 -1.683071 -2.718054 2.069204 2.544240 0.311024
wb_dma_ch_sel/input_dma_busy 0.984107 -1.818785 0.230035 0.387025 0.574595 1.660666 0.344316 -0.358565 0.848947 -1.716324 0.051635 0.056463 0.082704 -0.520460 -0.966400 2.136686 -0.600245 1.735473 0.689222 -0.960001
wb_dma_inc30r -0.303206 -1.761659 2.489762 0.630158 0.570229 -0.219569 1.537943 5.666260 -2.112387 0.353020 -2.416265 -1.847883 -0.042263 3.246068 0.335059 -1.215572 -0.677324 -5.331484 0.745369 -1.923567
wb_dma_ch_sel/always_45/case_1 -1.491542 0.407478 -1.010324 2.341756 -0.329296 -0.489480 -0.912924 0.445252 -1.803008 -1.967043 1.651512 -2.527541 -1.881904 1.156399 -1.525947 0.995249 2.419323 -1.968616 -0.696646 0.885875
wb_dma_ch_sel/assign_117_valid 1.875644 2.064637 1.430348 -1.665864 0.199528 3.550028 1.044447 1.419811 1.086131 -1.755793 -1.068066 2.018252 0.971056 -3.239955 0.896177 1.756508 -0.308468 2.166787 3.356224 -1.417487
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -0.037974 1.104660 -2.801863 0.972316 -2.981330 0.368930 1.359848 -2.065392 1.057619 0.105024 0.770808 0.284402 2.244820 -4.428844 -0.947836 -1.735473 -2.666985 2.001781 2.608828 0.320844
wb_dma/wire_ch3_adr0 3.096223 -0.475215 1.615335 1.134675 -2.493372 -0.997464 0.181975 1.090265 -3.638533 -1.919124 -1.048891 1.467097 -1.214850 1.419347 -2.050222 -0.654816 0.545503 -0.829980 -2.974614 -0.268678
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.277352 1.736743 -1.019942 0.768203 -0.326254 -1.068157 -0.655343 -0.203271 -0.142698 -0.649629 0.962825 -1.650167 -0.719957 0.221303 0.341194 -0.134659 1.980629 -1.163795 0.044903 1.381904
wb_dma_de/always_6/if_1/if_1/cond 2.526772 0.880320 0.911776 0.212767 1.870337 -0.479243 0.256722 -0.803108 0.554311 -0.260059 -0.871083 -3.529822 2.245551 -1.249421 0.809840 2.688462 -1.294011 -2.848040 0.099233 0.216370
wb_dma/wire_mast1_pt_out 2.843268 0.816560 -1.539840 0.778665 -1.474468 -3.034791 -0.453763 -0.777301 -2.023756 0.126725 -0.128136 0.319956 0.084985 0.286662 -1.215662 1.046375 -0.234176 -1.155740 -2.161754 1.328354
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.461459 2.853115 1.589678 -2.081376 1.063139 0.667026 1.268354 2.047148 1.062459 -0.950684 -0.948099 0.450337 0.808315 -1.438935 1.616257 0.928250 1.315152 0.231425 2.583730 -0.762372
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.753406 1.073478 -0.208570 -1.268638 -1.656533 -0.378053 1.109204 0.786410 0.808974 0.321263 0.298902 1.874493 0.295874 -0.417753 0.282780 -1.654725 0.687779 1.890015 2.264624 0.560787
wb_dma_ch_sel/always_48 2.990630 1.737568 2.364846 1.247749 -1.274505 0.802668 0.555903 3.007147 -2.295017 -3.470937 0.594844 -0.312787 -0.144413 1.296957 0.354585 1.044256 -1.716236 -3.249865 -0.087563 -2.459321
wb_dma_ch_sel/always_43 1.689465 0.240005 -1.284238 2.976574 2.365250 1.163696 -0.857786 -1.855799 -0.793733 -1.090758 0.127155 -2.622111 0.253861 -3.524521 -1.409266 1.668275 -1.100810 -2.668005 -3.093074 -2.256796
wb_dma_ch_sel/always_42 0.586880 0.447086 1.093632 -2.934422 0.205700 -1.408030 -0.999764 -1.253019 -1.752480 3.233520 -2.743355 2.187926 1.184767 3.373851 4.634966 -0.184849 -4.273236 -2.048450 -1.723746 1.423040
wb_dma_ch_sel/always_40 -0.567659 -2.152565 -0.632992 1.099020 -1.422600 3.364058 -1.364045 0.419281 -2.900802 -1.424826 0.223029 3.045569 -0.380268 0.695740 -2.258480 3.213515 -2.282004 1.387292 -0.391401 -0.900790
wb_dma_ch_sel/always_47 0.245040 -0.799144 -0.999249 -0.116390 1.495457 0.029061 0.850236 2.672137 0.257447 0.094785 -0.245418 -0.342717 -0.437427 -0.994478 -0.401736 -0.583982 -0.892477 0.395724 1.202190 -2.566310
wb_dma_ch_sel/always_46 -1.049643 -0.943427 0.485026 -1.087444 0.635238 0.895490 -0.945356 0.300558 2.045710 2.967128 -0.815816 0.944442 1.618222 1.008966 0.997128 0.275997 0.524100 -0.579200 0.820803 1.524498
wb_dma_ch_sel/always_45 -1.570408 0.326227 -1.101250 2.348007 -0.469496 -0.567458 -0.945176 0.385360 -1.886363 -1.845499 1.653789 -2.439525 -1.873601 1.246372 -1.572848 0.846485 2.353411 -1.907778 -0.788914 1.031077
wb_dma_ch_sel/always_44 0.283242 3.976507 3.375387 -0.466955 -6.181832 1.576463 1.940605 3.064557 -4.814562 -2.689356 -1.669345 1.954639 -1.655998 -0.378692 -0.264583 -3.714633 0.045705 -0.174185 1.972896 0.445286
wb_dma_ch_sel/assign_152_req_p0/expr_1 1.481504 3.441063 0.268032 -0.788975 -0.214128 2.344848 0.343523 1.153630 0.741592 -2.419760 -0.089234 0.379735 0.197203 -2.788860 1.050823 1.568080 1.469815 1.084419 3.220612 0.033740
wb_dma_ch_rf/input_ndnr 1.346502 -1.013782 0.817796 2.060632 0.789865 2.835397 -0.188642 -0.792495 -1.012198 -2.172343 -0.238778 -2.808659 1.104460 -1.810588 -1.666110 4.247240 -2.279131 -1.686324 0.268904 -0.722538
wb_dma_de/always_4/if_1/stmt_1 2.641865 1.141911 1.721720 -0.513075 1.925106 4.174387 -0.040730 0.497179 0.630542 -2.138431 -1.309098 0.194271 0.711065 -2.989693 0.711143 3.426164 -0.971113 0.519721 1.292161 -2.026822
wb_dma_wb_if/wire_wb_addr_o -0.085166 2.167170 1.365901 0.102516 0.603975 -1.779016 0.241459 -0.568309 1.498303 -0.750362 1.549396 -2.866664 0.464755 1.762920 1.981227 0.010923 1.331897 -2.754612 -0.038347 0.459000
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.238266 1.606483 -1.086599 0.842749 -0.395487 -1.162306 -0.655417 -0.209395 -0.327858 -0.617121 0.898671 -1.575948 -0.691302 0.245231 0.257376 -0.121483 1.831020 -1.226815 -0.068869 1.403858
wb_dma_ch_sel/assign_111_valid 1.786194 2.124286 1.446915 -1.700972 0.125732 3.529416 1.042974 1.385211 1.097372 -1.753963 -1.066190 2.035670 0.947393 -3.183549 0.934261 1.661601 -0.342914 2.169978 3.393001 -1.356611
wb_dma_wb_slv/assign_2_pt_sel 3.844224 1.083070 3.540300 1.849498 -1.803621 -5.417771 0.257977 -2.129158 -4.993723 1.312300 -0.602518 -0.343921 1.662437 2.850859 0.431384 0.116584 -1.106529 -8.312301 -6.106440 3.302434
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 1.775144 3.043264 -3.202082 1.031471 0.583968 0.025848 1.494705 1.611966 0.784028 -1.362728 0.248054 -2.834982 1.425520 -5.502827 -0.142344 -0.071381 -1.180604 -0.536213 3.576809 -1.946205
wb_dma_ch_sel/assign_144_req_p0 1.583378 3.586959 0.283378 -0.726564 -0.151642 2.394633 0.252511 1.200191 0.671668 -2.377091 -0.155356 0.356993 0.181824 -2.844385 1.095616 1.656476 1.491904 0.833843 3.146385 0.069507
wb_dma_de/input_pointer -0.590052 -2.008552 -0.689932 1.034836 -1.522489 3.364408 -1.438171 0.371251 -2.986410 -1.305149 0.224439 3.253021 -0.372749 0.610212 -2.208625 3.121705 -2.369170 1.425371 -0.426612 -0.837333
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -0.108916 -0.525064 -1.189345 0.216239 -3.415878 1.126279 0.979390 -1.919413 1.095968 0.460574 0.481483 1.207131 2.198370 -2.329979 -0.863641 -0.674426 -3.019184 2.613893 2.841759 1.513991
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 0.028935 1.634258 -2.546108 -0.770192 -2.671458 1.715341 0.170613 0.442514 -0.857851 -0.251654 0.039650 4.891364 1.076647 -2.658637 -0.411537 -0.380354 -1.884032 3.386920 2.095776 -1.105371
wb_dma_ch_rf/input_wb_rf_adr -1.741542 7.170238 -1.272343 1.016843 -2.879321 2.364210 -2.021822 -0.947898 4.030555 0.338337 0.661511 -2.722722 2.988518 -1.129715 3.544154 -3.876978 0.770958 -3.151939 2.422143 -0.841502
wb_dma_ch_sel/input_pointer0 -0.984461 -1.951626 -0.117048 1.901024 -0.977555 3.432727 -0.450471 -0.079683 -1.528829 -2.050711 0.676101 0.680837 -1.024683 -0.740496 -2.463242 1.745594 -1.115339 1.131668 0.124065 -0.980787
wb_dma_ch_sel/input_pointer1 0.416910 -0.632356 -0.146465 0.346836 -0.940911 3.130145 -0.231257 -0.749594 0.194341 -0.890575 -0.100526 1.668148 0.220864 -2.000742 -0.663035 0.862717 -1.790382 2.109147 0.945335 -0.668828
wb_dma_ch_sel/input_pointer2 -0.511798 1.113876 -0.384539 0.013557 -1.480921 1.447868 -0.556881 -0.427642 -0.595758 0.829299 -0.126805 1.561387 0.086610 -1.456219 0.308835 -1.266506 -1.170716 0.442290 0.264330 0.292434
wb_dma_ch_sel/input_pointer3 0.826082 -1.084092 -0.708833 -0.339086 -1.507466 3.082025 -1.203797 -0.289778 -1.331122 -0.342138 -0.510716 4.197270 0.797514 -0.425993 -0.594452 2.414308 -3.004736 2.519925 0.327139 -0.550611
wb_dma_de/reg_chunk_0 2.940919 1.037133 1.255414 -0.366628 3.291802 2.946812 -1.176594 -0.567300 0.981386 -0.530139 -1.149203 1.050091 -0.248529 -2.584216 1.224761 1.715170 0.039725 -0.202278 -2.139578 -2.471672
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.939754 -1.850171 0.227416 0.386914 0.604150 1.671734 0.303774 -0.343555 0.830359 -1.680410 0.024241 0.086395 0.101152 -0.500766 -0.975979 2.086695 -0.598147 1.737819 0.671883 -0.937673
wb_dma_ch_sel/assign_151_req_p0/expr_1 1.540756 3.471368 0.252558 -0.686835 -0.346163 2.317672 0.268804 1.225005 0.544090 -2.319175 -0.178593 0.443288 0.200111 -2.793825 1.020851 1.601909 1.382298 0.870042 3.154396 0.118441
wb_dma_ch_sel/assign_138_req_p0/expr_1 1.575038 3.584471 0.369349 -0.815583 -0.208837 2.311827 0.362138 1.229153 0.721207 -2.350141 -0.150590 0.357399 0.240736 -2.817034 1.109674 1.583799 1.476858 0.920313 3.234780 0.003120
wb_dma_ch_sel/reg_am0 -1.001826 -0.921818 0.541895 -1.138760 0.638269 0.956647 -0.929779 0.278797 2.085665 2.921948 -0.791861 0.987799 1.609174 0.989770 0.991187 0.292620 0.489168 -0.516159 0.929969 1.533206
wb_dma/assign_2_dma_req 0.320778 0.683074 -3.377594 0.248671 -3.511787 0.498581 0.372085 -1.573275 -0.459764 0.608292 0.359406 3.002039 2.771266 -2.989756 -0.901255 -0.197725 -3.861810 2.510033 2.059201 0.292603
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.506288 -2.223172 0.503340 2.540082 -1.096674 2.393018 -1.223972 -1.314225 -2.272986 -1.737627 -0.312254 0.988700 -2.915461 0.108372 -1.858357 -0.774238 0.405094 0.207495 -3.735901 -0.440472
wb_dma_ch_rf/wire_ch_csr -0.008818 1.703425 1.059133 0.646770 -1.513423 -2.656797 0.930337 1.658200 -4.697419 1.073574 -1.449812 2.211971 1.591145 1.622653 0.994685 0.323095 1.325677 -5.931759 -2.447044 1.963271
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -1.424090 1.109349 0.563912 1.098100 -2.268634 1.929261 1.206232 2.003211 -0.723145 -2.341214 -0.365918 -2.063480 -0.300310 -0.240751 1.341256 -1.097423 -0.737174 -1.609108 4.080638 0.700559
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.380136 -0.131230 -0.369586 0.110780 1.392879 -1.006661 -1.049043 -1.041510 0.521636 1.456827 0.157374 0.762605 -0.879526 0.278508 0.497598 -1.513348 0.964433 -0.592579 -3.188769 -0.476722
wb_dma_ch_sel/assign_118_valid 1.807049 2.107903 1.424360 -1.739946 0.198686 3.652208 1.026815 1.250816 1.357081 -1.815533 -0.985333 2.007938 0.989622 -3.290349 0.972080 1.743407 -0.346581 2.395733 3.460179 -1.448429
wb_dma_ch_rf/input_de_adr1_we -0.254959 1.675918 -1.092841 0.861852 -0.372424 -1.046863 -0.725511 -0.223927 -0.269122 -0.662946 0.934768 -1.595148 -0.697673 0.215847 0.299772 -0.076330 1.896074 -1.205984 -0.048577 1.428507
wb_dma_wb_mast/input_mast_din -0.082751 -0.627707 -0.332487 0.418018 -1.235896 -0.244370 -1.317630 -4.347079 2.033204 2.671362 0.684800 -3.246825 3.405945 0.227728 -0.087966 1.131232 -4.122457 -0.782998 -0.119172 2.152693
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 0.119355 3.079757 -0.521501 0.299024 -5.387401 0.001020 -0.844606 1.827848 -4.489052 0.295209 -4.415342 -3.489247 3.007067 1.532246 -1.051227 -0.672348 0.511870 -2.901620 -1.168080 0.378411
wb_dma_de/always_2/if_1/stmt_1 0.020146 4.023902 3.454185 -0.691581 -5.992702 1.789248 1.856348 3.103715 -4.515389 -2.276257 -1.719946 2.014946 -1.444768 -0.444357 -0.005638 -3.727625 -0.169870 -0.170486 2.252737 0.515411
wb_dma_de/assign_65_done/expr_1 3.160609 0.335580 0.413335 0.659805 2.307047 1.404075 -0.962236 -2.471426 1.163646 0.416198 -0.788457 -1.133999 1.494183 -2.702808 0.765545 1.877811 -1.856513 -1.463869 -2.156964 -0.814489
wb_dma_ch_sel/reg_de_start_r 2.166699 3.085534 -3.629822 1.153794 1.832230 -0.926101 0.555286 0.738927 1.339965 -0.031480 0.385129 -2.143795 0.632941 -5.483341 0.333700 -1.531647 -0.190390 -1.093128 0.806542 -2.386788
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.407717 -0.103032 -0.347500 0.123871 1.437161 -1.021961 -1.058903 -1.026986 0.486442 1.499360 0.137787 0.770991 -0.917587 0.314242 0.568295 -1.572636 1.046574 -0.674659 -3.302877 -0.460842
wb_dma_ch_rf/input_dma_rest 0.408703 -0.248376 -0.578296 -0.680983 -0.595136 0.017447 -1.036628 0.468447 -1.644153 0.655152 -0.409186 2.532233 0.633184 1.388689 0.090991 1.457982 -1.313519 0.211361 -0.691452 0.128564
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 -0.642582 -2.125874 -0.734894 1.164359 -1.599815 3.433354 -1.419072 0.359122 -2.933836 -1.404110 0.289618 3.149284 -0.390414 0.536905 -2.287905 3.148842 -2.359857 1.501865 -0.342525 -0.846727
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.568139 -0.996046 0.792556 1.052679 -2.735705 3.051746 0.009990 -0.867883 -1.442477 -2.146771 -1.259774 1.321075 -0.963233 -1.199657 -0.724936 -0.258896 -1.249566 1.757291 0.119998 0.434232
wb_dma_de/wire_de_csr 1.048342 -1.650235 -1.567449 0.646093 -2.343737 1.541587 -1.182383 -2.217533 -1.206577 0.796090 -0.208931 2.101295 2.445078 -0.616411 -0.916921 2.388473 -4.883163 1.075431 0.048510 1.063905
wb_dma_ch_sel/reg_ndnr 1.408664 -1.054096 0.742187 2.156844 0.716747 2.686839 -0.209651 -0.774545 -1.234422 -2.152348 -0.276424 -2.812882 1.147912 -1.808191 -1.720895 4.216533 -2.351760 -1.859097 0.128247 -0.641102
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.267790 1.707525 -1.062374 0.843813 -0.398209 -1.130052 -0.696896 -0.186060 -0.256696 -0.656500 0.940392 -1.662778 -0.711467 0.269852 0.300266 -0.117967 1.926737 -1.201139 -0.014616 1.441335
wb_dma_ch_sel/reg_txsz 1.687614 0.306320 -1.159570 2.910353 2.203466 1.188385 -0.797485 -1.867810 -0.720436 -1.065472 0.117989 -2.662210 0.380414 -3.548269 -1.379813 1.682115 -1.159806 -2.668813 -2.902754 -2.157771
wb_dma_rf/always_1/case_1/stmt_10 0.044477 0.904353 -2.267454 1.923490 -1.264035 -0.423713 -1.431609 -0.545955 -1.482739 -0.404937 -0.003014 -1.924043 -0.645149 -0.546074 -1.384039 -1.272929 -0.197066 -0.568490 -1.080034 -0.344476
wb_dma_ch_pri_enc/inst_u28 0.797560 -0.690627 -0.482345 0.478532 0.516347 2.068903 -1.250966 -1.701586 0.771972 0.590409 0.043294 2.343446 -0.679735 -1.682234 -0.063837 -0.691520 -0.708654 1.430214 -2.235200 -1.105828
wb_dma_ch_pri_enc/inst_u29 0.770884 -0.806564 -0.544237 0.487785 0.439171 2.179720 -1.270787 -1.752731 0.754836 0.559378 0.067406 2.421016 -0.691466 -1.685629 -0.156377 -0.637606 -0.773720 1.606503 -2.188859 -1.114561
wb_dma/wire_de_adr1 -1.310633 -1.429883 0.008644 1.576412 -0.083727 0.526378 -0.224673 0.592766 -1.643427 -1.262620 0.749164 -0.878669 -1.196442 1.080506 -1.944602 1.024373 0.465254 -0.765344 -0.721369 -0.442460
wb_dma_ch_arb/always_2/block_1/case_1 2.989429 1.640992 2.437398 1.325855 -1.253791 1.044302 0.581900 3.229877 -2.356283 -3.558164 0.574651 -0.274064 -0.179862 1.195364 0.238276 1.184146 -1.727232 -3.207348 0.034087 -2.647347
wb_dma_de/always_18/stmt_1/expr_1 0.783046 0.924971 -2.053320 2.863313 -1.067510 -0.170964 -1.009597 0.089076 -1.086104 -1.153772 1.049523 -2.396461 0.216315 -2.402933 -0.354261 1.957094 2.679919 -2.904034 2.174226 5.753420
wb_dma_ch_arb/always_1/if_1 2.908235 1.580664 2.500012 1.223364 -1.293178 1.244626 0.593935 2.988981 -2.100223 -3.721480 0.578522 -0.352844 -0.216648 1.216135 0.354771 1.173055 -1.782850 -2.902398 0.246211 -2.559206
wb_dma_ch_pri_enc/inst_u20 0.752841 -0.763206 -0.536281 0.440154 0.468975 2.130342 -1.259197 -1.746234 0.745234 0.565310 0.079886 2.359999 -0.644049 -1.674773 -0.133952 -0.636173 -0.753327 1.532510 -2.173419 -1.087343
wb_dma_ch_pri_enc/inst_u21 0.815797 -0.784433 -0.489619 0.486986 0.493557 2.148152 -1.211498 -1.721353 0.750695 0.539041 0.064377 2.371268 -0.648412 -1.710771 -0.108164 -0.637821 -0.740796 1.541730 -2.178636 -1.154204
wb_dma_ch_pri_enc/inst_u22 0.787014 -0.851571 -0.532941 0.476047 0.591083 2.052544 -1.255002 -1.809083 0.742730 0.592771 0.096190 2.387167 -0.711420 -1.624097 -0.165858 -0.662082 -0.680795 1.553211 -2.392587 -1.146472
wb_dma_ch_pri_enc/inst_u23 0.718075 -0.676682 -0.500034 0.456209 0.433393 1.984020 -1.254219 -1.697492 0.629602 0.614714 0.029951 2.299440 -0.667161 -1.559751 -0.101014 -0.698974 -0.692411 1.384634 -2.201886 -1.029433
wb_dma_ch_pri_enc/inst_u24 0.860557 -0.734203 -0.452655 0.455421 0.569161 2.150341 -1.229078 -1.668255 0.768741 0.503022 0.036321 2.330904 -0.698869 -1.680087 -0.080618 -0.598477 -0.705698 1.509504 -2.189107 -1.168489
wb_dma_ch_pri_enc/inst_u25 0.825381 -0.793900 -0.457514 0.442598 0.644899 2.051443 -1.239683 -1.754013 0.827962 0.582378 0.085231 2.336953 -0.727367 -1.643145 -0.118446 -0.643249 -0.658160 1.483661 -2.323865 -1.165824
wb_dma_ch_pri_enc/inst_u26 0.791815 -0.790925 -0.508025 0.482578 0.550699 2.175055 -1.233700 -1.768389 0.806688 0.564021 0.064309 2.372664 -0.701264 -1.690538 -0.105855 -0.665066 -0.710165 1.596497 -2.184979 -1.134236
wb_dma_ch_pri_enc/inst_u27 0.753162 -0.769413 -0.506814 0.466427 0.530686 1.974717 -1.214240 -1.671816 0.710131 0.572287 0.043973 2.284982 -0.715750 -1.572927 -0.122424 -0.649101 -0.682535 1.428781 -2.237511 -1.085310
wb_dma/wire_dma_busy 1.315350 0.144620 -0.143363 0.846974 -0.961511 -0.176105 -0.002833 -0.098325 -1.309335 -2.441145 0.017871 3.460482 0.897736 1.255973 -2.041597 1.901699 1.997061 0.658619 -3.166198 -2.623442
wb_dma_ch_sel/reg_ack_o 0.392117 0.541417 -3.328220 0.393219 -3.545952 0.448410 0.258928 -1.579320 -0.713330 0.655108 0.266176 2.868050 2.794207 -2.826699 -0.970964 -0.078585 -4.036926 2.246912 1.887397 0.434438
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.942492 -1.808491 0.219315 0.346384 0.615415 1.602040 0.351575 -0.335879 0.864551 -1.692830 0.054676 0.021132 0.096345 -0.484183 -0.974208 2.113440 -0.545162 1.697299 0.721665 -0.942789
wb_dma_rf/reg_csr_r 0.950390 3.207532 -2.128685 -2.286247 0.202533 -0.800653 -2.356686 -0.526024 -2.227561 0.936152 0.177778 6.134891 -0.584563 -1.218693 1.457685 -0.436778 -0.076895 2.506061 -2.673343 -0.531151
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.475279 2.744066 1.581062 -2.043206 1.012645 0.578848 1.229692 2.150597 0.865756 -0.933863 -1.031758 0.443473 0.795270 -1.363847 1.557084 0.956447 1.272152 0.076731 2.505674 -0.765358
assert_wb_dma_ch_sel 0.964487 -1.847718 0.211164 0.358051 0.599167 1.609576 0.318958 -0.365272 0.871212 -1.718409 0.026929 0.048689 0.119660 -0.521589 -0.952372 2.131010 -0.543116 1.710992 0.724453 -0.922603
wb_dma_ch_rf/always_27/stmt_1/expr_1 2.341345 2.792830 -3.926281 0.264943 1.212358 -0.764015 -0.309495 1.191843 0.143096 0.433116 0.107780 0.287424 1.121639 -3.831980 0.577455 -0.071791 -1.220617 -0.501674 0.549026 -2.191285
wb_dma_ch_sel/inst_ch2 -0.542996 1.130673 -0.371556 -0.021299 -1.505794 1.508936 -0.522482 -0.412482 -0.541127 0.806872 -0.129117 1.538648 0.100681 -1.424434 0.347919 -1.295873 -1.160790 0.461439 0.279737 0.280458
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.951801 -1.845634 0.227600 0.366256 0.601219 1.634714 0.337265 -0.351926 0.822828 -1.670832 0.016345 0.066289 0.099637 -0.503455 -0.982159 2.099950 -0.592877 1.703389 0.703175 -0.954073
wb_dma_ch_sel/assign_122_valid 1.851628 2.137634 1.436834 -1.685401 0.156936 3.604461 0.989691 1.306601 1.162362 -1.725979 -1.058068 2.008349 1.007805 -3.293048 0.940964 1.759765 -0.442734 2.233100 3.375894 -1.416046
wb_dma_rf/wire_dma_abort 2.148357 2.032807 1.037415 -1.575460 1.380928 2.485161 0.090242 0.455668 1.544215 -0.368364 -0.894869 2.758237 0.137815 -2.912767 1.409146 0.192420 0.580445 1.566886 0.408204 -1.722297
wb_dma_de/assign_67_dma_done_all/expr_1 2.899285 0.235358 0.762341 0.628273 1.012706 2.510163 0.031286 -1.573446 0.731180 -1.081294 -0.967371 -1.956483 2.371563 -3.060543 0.199967 3.513151 -2.963247 -0.803559 0.934768 -0.426403
wb_dma_de/always_4/if_1/cond 2.947929 0.943814 1.288913 -0.355554 3.253340 2.981746 -1.097059 -0.407888 0.912479 -0.622275 -1.158018 0.970351 -0.239916 -2.529227 1.170983 1.887101 0.058140 -0.249787 -2.000949 -2.403930
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.855315 -1.369770 1.363314 0.706799 2.421587 -0.043668 1.458312 2.653843 0.636976 -1.300257 1.220406 -2.453354 -0.374472 1.308656 -0.505311 0.573843 -0.822230 -1.835361 0.508016 -3.851070
wb_dma_wb_slv/always_3/stmt_1/expr_1 0.821549 3.122165 -0.414226 0.529911 -4.845905 0.176083 -1.320859 1.612865 -3.972448 0.793579 -4.600009 -3.151675 2.630453 1.132514 -0.795816 -1.442435 1.212435 -3.342296 -2.467491 0.157482
wb_dma_ch_sel/assign_156_req_p0 1.415944 3.636050 0.272962 -0.798760 -0.314823 2.214567 0.301556 1.131049 0.757929 -2.290529 -0.045374 0.332324 0.198809 -2.702625 1.149096 1.447528 1.533653 0.918702 3.206228 0.145652
assert_wb_dma_ch_arb/input_advance 2.238857 1.815599 1.862766 -0.882837 2.753857 1.024651 0.154513 1.339018 0.257119 -1.217935 -1.260079 -1.395196 0.483360 -1.034328 1.345974 2.536561 0.727070 -1.697317 0.323093 -1.330064
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.795823 1.104468 -0.198342 -1.276320 -1.658029 -0.337260 1.101575 0.803007 0.778617 0.312600 0.275402 1.856258 0.312670 -0.365016 0.311298 -1.652927 0.703753 1.939617 2.248814 0.549941
wb_dma_ch_rf/reg_ch_tot_sz_r 1.905395 -0.545326 -0.583155 2.811591 2.496195 0.790103 0.748025 -0.700804 -0.365783 -3.302157 0.256275 -4.948094 1.167805 -2.727098 -2.138050 4.376794 -0.943108 -2.280331 -0.030118 -2.121836
wb_dma_ch_rf/wire_ch_adr0 -0.505556 2.082170 2.889027 -2.176555 -3.212202 0.506284 1.040587 3.859854 -3.855522 2.065113 -3.863278 2.560443 -0.195310 1.127009 0.600099 -3.219893 0.158658 -1.719363 1.000035 1.094227
wb_dma_ch_rf/wire_ch_adr1 -0.717720 1.484153 -3.057375 3.846683 -1.412874 -0.553248 -2.302505 0.088981 -3.040150 -2.141962 1.208191 -3.848499 -2.022906 0.277574 -2.569310 0.018937 1.717654 -2.501448 -1.644993 0.262217
wb_dma/wire_ch0_adr0 -3.132078 3.835697 2.057752 -2.334216 -3.310283 3.490415 0.814951 2.098314 0.273849 1.471804 -1.403465 1.459712 1.064572 -1.364681 2.662235 -2.562622 -0.262380 0.024803 5.569697 2.194370
wb_dma/wire_ch0_adr1 -0.260680 1.676423 -1.117545 0.827112 -0.389187 -1.093894 -0.686272 -0.212514 -0.284062 -0.623172 0.930813 -1.623743 -0.731501 0.222425 0.291708 -0.091067 1.897621 -1.219507 -0.003147 1.405106
wb_dma_ch_pri_enc/wire_pri24_out 0.759098 -0.690443 -0.531259 0.447874 0.558735 1.979552 -1.240861 -1.705520 0.749282 0.620652 0.068140 2.335716 -0.691829 -1.629776 -0.076660 -0.688372 -0.675814 1.456629 -2.252997 -1.105407
wb_dma/input_dma_rest_i 0.380274 -0.258832 -0.631456 -0.770331 -0.678625 0.083969 -1.022476 0.475899 -1.602864 0.639319 -0.426987 2.676171 0.644848 1.366152 0.080002 1.508772 -1.371274 0.379882 -0.546965 0.114513
wb_dma_inc30r/assign_1_out -0.961594 -0.944940 0.492599 -1.061119 0.584034 0.874260 -0.879562 0.330443 1.981515 2.795861 -0.799740 0.964544 1.569884 0.993118 0.934030 0.211474 0.551431 -0.534596 0.877267 1.492462
wb_dma_ch_sel/assign_133_req_p0 1.232432 2.401947 3.621288 0.632978 -1.050571 2.195649 1.106969 1.093999 -0.539112 -4.544295 0.150352 -1.889549 -0.788423 0.480570 0.897522 1.525472 1.745369 -1.684036 1.609176 -0.290139
wb_dma_ch_rf/always_23 -1.506042 0.265971 -0.990726 2.271320 -0.390588 -0.445547 -0.910399 0.408745 -1.768117 -1.838978 1.577154 -2.399351 -1.859706 1.223985 -1.541984 0.904921 2.306433 -1.828298 -0.695857 0.917178
wb_dma_inc30r/reg_out_r -2.571136 -1.034894 0.834964 0.538143 2.479034 -0.260618 2.541732 4.911664 -0.894787 -0.761518 -0.776332 -4.206430 -0.756926 1.573275 0.992822 -0.880297 -1.598315 -3.925515 2.686807 -3.614299
wb_dma/wire_pointer2 -0.514908 1.091749 -0.360818 -0.004446 -1.428638 1.538129 -0.538558 -0.469074 -0.466456 0.766582 -0.109662 1.530355 0.053156 -1.445445 0.331547 -1.222105 -1.110430 0.554616 0.293359 0.233870
wb_dma_ch_rf/always_20 -0.550901 2.352891 2.853190 -2.154444 -3.116304 0.596964 0.983005 3.731408 -3.646432 1.963309 -3.786777 2.353508 -0.176584 0.946047 0.856063 -3.240921 0.215269 -1.853146 1.093085 1.103428
wb_dma/wire_pointer0 -0.963734 -1.869398 -0.088762 1.879014 -0.986023 3.494553 -0.420976 -0.096893 -1.415446 -2.030533 0.672101 0.636978 -0.991826 -0.866526 -2.437706 1.767346 -1.131617 1.186803 0.238881 -0.977668
wb_dma/wire_pointer1 0.452186 -0.708201 -0.180730 0.360063 -0.851897 3.136971 -0.204511 -0.738353 0.264331 -0.887208 -0.110335 1.647510 0.211933 -1.970103 -0.650422 0.861617 -1.756619 2.229726 0.979732 -0.688682
wb_dma/wire_mast0_err 2.156358 1.960742 0.934457 -1.535011 1.428284 2.507528 -0.024715 0.401850 1.469638 -0.218682 -0.932661 2.924447 0.086781 -2.938574 1.383582 0.084780 0.563684 1.598840 0.193755 -1.766811
wb_dma_ch_rf/always_26 3.299613 2.232672 -4.925092 0.451341 0.194633 -2.418383 -0.660676 1.667612 -1.130000 0.219342 -0.639300 -0.755436 -0.078670 -2.202983 -0.075061 -1.100748 -1.455425 0.004913 -0.485159 -2.293142
wb_dma_de/always_23/block_1/case_1/block_5 0.648166 -1.405116 0.983012 -2.647149 3.421657 1.301576 -2.807316 1.121874 -1.826375 6.263791 -2.466479 2.672821 1.807822 0.867712 -1.585351 2.727556 -4.059674 -0.832243 -4.360098 -3.065080
wb_dma_ch_sel/assign_144_req_p0/expr_1 1.503913 3.553539 0.268138 -0.746504 -0.244408 2.308660 0.328396 1.115294 0.813656 -2.444061 -0.059754 0.272122 0.214753 -2.809300 1.066366 1.600283 1.560859 1.007416 3.204401 0.069751
wb_dma_ch_rf/wire_ch_am0_we -0.929266 -0.897349 0.454218 -1.039768 0.590992 0.876485 -0.935664 0.228817 1.914499 2.849397 -0.774110 0.936933 1.580668 0.961921 0.949581 0.308518 0.439558 -0.599750 0.740452 1.513530
wb_dma_ch_rf/always_25 1.759794 -0.526870 -2.340737 0.271011 0.260788 -1.547790 0.242246 2.902644 -1.459256 -0.084411 -1.079949 -1.189376 -1.274632 -0.147901 -0.947657 -1.552511 -1.455792 0.398954 -0.120995 -2.666085
wb_dma/wire_dma_rest 0.388415 -0.355407 -0.678999 -0.728748 -0.738231 0.163956 -1.042086 0.452576 -1.623093 0.649868 -0.461331 2.759815 0.648497 1.342926 0.046889 1.506934 -1.414769 0.432264 -0.525568 0.126470
wb_dma_wb_mast/input_mast_adr -0.016891 2.240272 1.327483 0.176905 0.628670 -1.677032 0.182511 -0.619241 1.470153 -0.841088 1.569614 -2.826760 0.440981 1.659503 1.972669 0.100761 1.373809 -2.756570 -0.016126 0.430234
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.470954 -0.800636 0.757052 0.950714 -2.550097 2.923912 -0.023145 -0.869837 -1.325726 -1.961951 -1.152699 1.296149 -0.920513 -1.248002 -0.620368 -0.330316 -1.140410 1.675301 0.111333 0.384190
wb_dma_ch_sel/always_44/case_1 0.072917 4.021426 3.300699 -0.609287 -6.020016 1.694415 1.881896 2.988101 -4.575594 -2.425611 -1.612104 1.990073 -1.537680 -0.437535 -0.123455 -3.691344 -0.097067 -0.051046 2.100642 0.403410
wb_dma/wire_ch0_am0 -1.041269 -0.977823 0.465842 -1.078745 0.661844 0.890340 -0.983097 0.293197 2.006909 3.005902 -0.839788 0.975896 1.616803 0.990061 1.003400 0.266825 0.483438 -0.604284 0.820349 1.578566
wb_dma/wire_ch0_am1 0.190744 -0.821425 -0.992509 -0.143927 1.581717 0.019247 0.864160 2.794580 0.261701 0.122110 -0.262517 -0.289425 -0.486808 -0.958626 -0.421520 -0.644677 -0.864030 0.414361 1.170110 -2.676367
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -0.679604 2.163736 2.912669 -2.263661 -3.008748 0.625353 0.994383 3.654883 -3.558551 2.149590 -3.778574 2.463638 -0.180993 1.032926 0.853166 -3.232445 0.052627 -1.677565 1.058553 0.996309
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -2.118686 1.980824 1.098855 -1.994550 1.151500 4.870424 -3.171089 1.558631 -0.927098 3.331970 -1.301971 1.368715 0.677006 -0.808985 1.722576 4.000105 0.369399 -1.628052 2.638572 3.949346
wb_dma_de/always_18/stmt_1/expr_1/expr_1 1.029876 -0.789818 -1.065065 2.143199 -0.779523 0.791670 -0.373105 0.257802 -0.969905 -0.478526 0.110298 -0.926886 0.809870 -2.519060 -0.753128 2.033105 0.808041 -1.859098 2.068930 4.462867
wb_dma_de/always_3/if_1 -1.005419 0.250264 0.147047 1.438091 2.167804 -1.052363 0.770637 2.654077 0.325951 -1.720593 1.956569 -3.783644 -1.066152 1.340985 -0.209079 0.388818 0.833705 -2.911961 0.429028 -2.674295
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.389330 -0.113590 -0.375568 0.130399 1.403648 -1.044371 -1.067540 -1.013386 0.499328 1.492245 0.156609 0.780454 -0.927721 0.290704 0.531762 -1.524077 0.998761 -0.667578 -3.267647 -0.471743
wb_dma_ch_rf/assign_16_ch_adr1_we -1.515905 0.277870 -1.070464 2.360216 -0.545729 -0.618243 -0.920368 0.434137 -1.929640 -1.807674 1.613777 -2.373524 -1.870015 1.315241 -1.552569 0.816440 2.321780 -1.995254 -0.811907 1.023498
wb_dma_wb_if/wire_wbm_data_o -1.271538 0.491221 4.563320 -0.484813 0.545676 -3.093663 2.725037 0.095031 -1.086870 1.000523 0.075990 0.174265 0.301039 2.732583 -0.009689 0.141728 3.582768 -3.825482 -3.077069 0.316723
wb_dma_ch_pri_enc/wire_pri_out_tmp 0.733054 -0.671806 -0.476544 0.451548 0.479330 2.019714 -1.269432 -1.695192 0.703304 0.678049 0.041089 2.375813 -0.686656 -1.661233 -0.048998 -0.763929 -0.666288 1.419404 -2.290574 -1.063371
wb_dma_ch_sel/always_2/stmt_1/expr_1 3.182137 0.050982 2.115473 -0.509018 3.320730 2.711708 0.478902 0.898275 1.197236 -2.970941 -1.154244 -1.374322 0.617961 -1.537994 0.382621 4.685526 0.169996 0.038962 1.075622 -2.289431
wb_dma_ch_sel/always_48/case_1/stmt_1 2.626500 1.884390 2.516757 1.231512 -2.467536 1.615024 1.417951 3.862321 -2.751184 -4.609622 0.437078 -1.141274 0.732442 0.904100 -0.077167 2.335981 -2.722634 -2.829406 2.657447 -2.121793
wb_dma_ch_sel/always_48/case_1/stmt_2 0.383491 -0.106134 -0.331526 0.118772 1.429875 -0.970112 -1.060839 -1.024470 0.544562 1.455822 0.178491 0.808622 -0.928145 0.261662 0.536981 -1.521991 1.034775 -0.548372 -3.215963 -0.490433
assert_wb_dma_ch_arb/input_grant0 2.159611 1.742147 1.780791 -0.828199 2.736878 0.930915 0.139529 1.233267 0.250203 -1.206325 -1.198064 -1.437104 0.454760 -0.922001 1.270308 2.515391 0.713233 -1.655504 0.270559 -1.285311
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.314077 -0.103912 -0.376730 0.157940 1.329775 -1.097304 -1.032178 -0.942431 0.414199 1.511172 0.140277 0.739315 -0.911282 0.331245 0.505015 -1.550505 0.982819 -0.697350 -3.189418 -0.385196
wb_dma_ch_pri_enc/wire_pri18_out 0.806180 -0.838888 -0.540097 0.470150 0.540689 2.190995 -1.289129 -1.824527 0.824002 0.588309 0.104141 2.453320 -0.744212 -1.732010 -0.121971 -0.700583 -0.745151 1.651091 -2.304660 -1.159514
wb_dma_de/assign_6_adr0_cnt_next -0.681062 -0.960010 -0.488281 -1.403442 2.422344 -1.779607 0.292156 1.069740 -0.739288 2.469991 -1.689587 -0.045878 -0.284574 0.860264 0.200588 -0.365485 -0.019373 -0.565836 -1.226954 -0.937591
wb_dma_ch_rf/reg_ch_err 2.162337 1.815406 1.032111 -1.505027 1.537859 2.474072 0.040968 0.394118 1.619409 -0.334481 -0.869631 2.756548 0.033634 -2.792323 1.336763 0.235940 0.635202 1.661264 0.214904 -1.832528
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.953296 -1.881176 0.274891 0.359959 0.627224 1.640878 0.351550 -0.314381 0.859849 -1.756444 0.063716 0.021291 0.085970 -0.478564 -0.954005 2.166431 -0.554168 1.757732 0.712936 -0.940215
wb_dma_wb_slv/input_wb_addr_i -1.585250 6.858009 -0.792054 -0.357060 -2.098001 -3.707525 -1.215678 -0.922622 -3.957021 2.914093 -0.510069 -0.860396 0.377167 0.818842 1.200288 -2.423382 -0.162290 -5.095562 -3.309338 0.537315
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.354921 -0.178058 -0.368078 0.089399 1.398147 -0.908778 -1.029499 -1.039711 0.577410 1.368539 0.182721 0.779724 -0.861593 0.258046 0.479591 -1.446885 0.968603 -0.485731 -3.108851 -0.491583
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.334270 -0.146294 -0.369736 0.145177 1.369045 -0.986757 -1.043148 -0.994898 0.532851 1.442790 0.175039 0.765224 -0.896478 0.261081 0.515081 -1.498117 0.976541 -0.555967 -3.146992 -0.449628
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.359811 -0.089373 -0.348728 0.119359 1.472602 -0.948364 -1.052338 -1.013952 0.575379 1.431172 0.165580 0.791506 -0.903601 0.253899 0.541216 -1.496000 1.001679 -0.596863 -3.202313 -0.492195
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 2.800344 0.313269 0.839037 0.584921 0.871150 2.402067 0.059558 -1.479847 0.629639 -1.050074 -0.958002 -1.968396 2.372213 -2.952013 0.193679 3.357116 -2.888788 -0.894823 0.952085 -0.373005
