
PingPong.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b564  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001154  0800b6f8  0800b6f8  0001b6f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c84c  0800c84c  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c84c  0800c84c  0001c84c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c854  0800c854  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c854  0800c854  0001c854  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c858  0800c858  0001c858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800c85c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e8  2**0
                  CONTENTS
 10 .bss          00000628  200001e8  200001e8  000201e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000810  20000810  000201e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014356  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003137  00000000  00000000  0003456e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001258  00000000  00000000  000376a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001100  00000000  00000000  00038900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023e86  00000000  00000000  00039a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016db3  00000000  00000000  0005d886  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1683  00000000  00000000  00074639  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00145cbc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005ba4  00000000  00000000  00145d0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b6dc 	.word	0x0800b6dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800b6dc 	.word	0x0800b6dc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	607b      	str	r3, [r7, #4]
 8000ef6:	4b0c      	ldr	r3, [pc, #48]	; (8000f28 <MX_DMA_Init+0x3c>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efa:	4a0b      	ldr	r2, [pc, #44]	; (8000f28 <MX_DMA_Init+0x3c>)
 8000efc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f00:	6313      	str	r3, [r2, #48]	; 0x30
 8000f02:	4b09      	ldr	r3, [pc, #36]	; (8000f28 <MX_DMA_Init+0x3c>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f0a:	607b      	str	r3, [r7, #4]
 8000f0c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2100      	movs	r1, #0
 8000f12:	200f      	movs	r0, #15
 8000f14:	f000 ff63 	bl	8001dde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000f18:	200f      	movs	r0, #15
 8000f1a:	f000 ff7c 	bl	8001e16 <HAL_NVIC_EnableIRQ>

}
 8000f1e:	bf00      	nop
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40023800 	.word	0x40023800

08000f2c <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08c      	sub	sp, #48	; 0x30
 8000f30:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f32:	f107 031c 	add.w	r3, r7, #28
 8000f36:	2200      	movs	r2, #0
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	605a      	str	r2, [r3, #4]
 8000f3c:	609a      	str	r2, [r3, #8]
 8000f3e:	60da      	str	r2, [r3, #12]
 8000f40:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f42:	2300      	movs	r3, #0
 8000f44:	61bb      	str	r3, [r7, #24]
 8000f46:	4b71      	ldr	r3, [pc, #452]	; (800110c <MX_GPIO_Init+0x1e0>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4a:	4a70      	ldr	r2, [pc, #448]	; (800110c <MX_GPIO_Init+0x1e0>)
 8000f4c:	f043 0310 	orr.w	r3, r3, #16
 8000f50:	6313      	str	r3, [r2, #48]	; 0x30
 8000f52:	4b6e      	ldr	r3, [pc, #440]	; (800110c <MX_GPIO_Init+0x1e0>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f56:	f003 0310 	and.w	r3, r3, #16
 8000f5a:	61bb      	str	r3, [r7, #24]
 8000f5c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f5e:	2300      	movs	r3, #0
 8000f60:	617b      	str	r3, [r7, #20]
 8000f62:	4b6a      	ldr	r3, [pc, #424]	; (800110c <MX_GPIO_Init+0x1e0>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f66:	4a69      	ldr	r2, [pc, #420]	; (800110c <MX_GPIO_Init+0x1e0>)
 8000f68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f6e:	4b67      	ldr	r3, [pc, #412]	; (800110c <MX_GPIO_Init+0x1e0>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f76:	617b      	str	r3, [r7, #20]
 8000f78:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	613b      	str	r3, [r7, #16]
 8000f7e:	4b63      	ldr	r3, [pc, #396]	; (800110c <MX_GPIO_Init+0x1e0>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f82:	4a62      	ldr	r2, [pc, #392]	; (800110c <MX_GPIO_Init+0x1e0>)
 8000f84:	f043 0304 	orr.w	r3, r3, #4
 8000f88:	6313      	str	r3, [r2, #48]	; 0x30
 8000f8a:	4b60      	ldr	r3, [pc, #384]	; (800110c <MX_GPIO_Init+0x1e0>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8e:	f003 0304 	and.w	r3, r3, #4
 8000f92:	613b      	str	r3, [r7, #16]
 8000f94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	4b5c      	ldr	r3, [pc, #368]	; (800110c <MX_GPIO_Init+0x1e0>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9e:	4a5b      	ldr	r2, [pc, #364]	; (800110c <MX_GPIO_Init+0x1e0>)
 8000fa0:	f043 0301 	orr.w	r3, r3, #1
 8000fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fa6:	4b59      	ldr	r3, [pc, #356]	; (800110c <MX_GPIO_Init+0x1e0>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000faa:	f003 0301 	and.w	r3, r3, #1
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	60bb      	str	r3, [r7, #8]
 8000fb6:	4b55      	ldr	r3, [pc, #340]	; (800110c <MX_GPIO_Init+0x1e0>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fba:	4a54      	ldr	r2, [pc, #336]	; (800110c <MX_GPIO_Init+0x1e0>)
 8000fbc:	f043 0302 	orr.w	r3, r3, #2
 8000fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fc2:	4b52      	ldr	r3, [pc, #328]	; (800110c <MX_GPIO_Init+0x1e0>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc6:	f003 0302 	and.w	r3, r3, #2
 8000fca:	60bb      	str	r3, [r7, #8]
 8000fcc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fce:	2300      	movs	r3, #0
 8000fd0:	607b      	str	r3, [r7, #4]
 8000fd2:	4b4e      	ldr	r3, [pc, #312]	; (800110c <MX_GPIO_Init+0x1e0>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd6:	4a4d      	ldr	r2, [pc, #308]	; (800110c <MX_GPIO_Init+0x1e0>)
 8000fd8:	f043 0308 	orr.w	r3, r3, #8
 8000fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8000fde:	4b4b      	ldr	r3, [pc, #300]	; (800110c <MX_GPIO_Init+0x1e0>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe2:	f003 0308 	and.w	r3, r3, #8
 8000fe6:	607b      	str	r3, [r7, #4]
 8000fe8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000fea:	2201      	movs	r2, #1
 8000fec:	2101      	movs	r1, #1
 8000fee:	4848      	ldr	r0, [pc, #288]	; (8001110 <MX_GPIO_Init+0x1e4>)
 8000ff0:	f001 fc68 	bl	80028c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RES_Pin|LCD_CMD_Pin|SPI2_CS_Pin|SENSOR_TRIG_Pin, GPIO_PIN_RESET);
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	f44f 41b4 	mov.w	r1, #23040	; 0x5a00
 8000ffa:	4846      	ldr	r0, [pc, #280]	; (8001114 <MX_GPIO_Init+0x1e8>)
 8000ffc:	f001 fc62 	bl	80028c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 8001000:	2200      	movs	r2, #0
 8001002:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001006:	4844      	ldr	r0, [pc, #272]	; (8001118 <MX_GPIO_Init+0x1ec>)
 8001008:	f001 fc5c 	bl	80028c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800100c:	2301      	movs	r3, #1
 800100e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001010:	2301      	movs	r3, #1
 8001012:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001014:	2300      	movs	r3, #0
 8001016:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001018:	2300      	movs	r3, #0
 800101a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800101c:	f107 031c 	add.w	r3, r7, #28
 8001020:	4619      	mov	r1, r3
 8001022:	483b      	ldr	r0, [pc, #236]	; (8001110 <MX_GPIO_Init+0x1e4>)
 8001024:	f001 fab2 	bl	800258c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001028:	2301      	movs	r3, #1
 800102a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800102c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001030:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001036:	f107 031c 	add.w	r3, r7, #28
 800103a:	4619      	mov	r1, r3
 800103c:	4837      	ldr	r0, [pc, #220]	; (800111c <MX_GPIO_Init+0x1f0>)
 800103e:	f001 faa5 	bl	800258c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = B_START_Pin|B_VIEW_Pin|B_ENC_Pin;
 8001042:	230e      	movs	r3, #14
 8001044:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001046:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800104a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104c:	2300      	movs	r3, #0
 800104e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001050:	f107 031c 	add.w	r3, r7, #28
 8001054:	4619      	mov	r1, r3
 8001056:	4831      	ldr	r0, [pc, #196]	; (800111c <MX_GPIO_Init+0x1f0>)
 8001058:	f001 fa98 	bl	800258c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800105c:	2304      	movs	r3, #4
 800105e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001060:	2300      	movs	r3, #0
 8001062:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001064:	2300      	movs	r3, #0
 8001066:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001068:	f107 031c 	add.w	r3, r7, #28
 800106c:	4619      	mov	r1, r3
 800106e:	4829      	ldr	r0, [pc, #164]	; (8001114 <MX_GPIO_Init+0x1e8>)
 8001070:	f001 fa8c 	bl	800258c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_RES_Pin|LCD_CMD_Pin|SPI2_CS_Pin|SENSOR_TRIG_Pin;
 8001074:	f44f 43b4 	mov.w	r3, #23040	; 0x5a00
 8001078:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800107a:	2301      	movs	r3, #1
 800107c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107e:	2300      	movs	r3, #0
 8001080:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001082:	2300      	movs	r3, #0
 8001084:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001086:	f107 031c 	add.w	r3, r7, #28
 800108a:	4619      	mov	r1, r3
 800108c:	4821      	ldr	r0, [pc, #132]	; (8001114 <MX_GPIO_Init+0x1e8>)
 800108e:	f001 fa7d 	bl	800258c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 8001092:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001096:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001098:	2301      	movs	r3, #1
 800109a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a0:	2300      	movs	r3, #0
 80010a2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010a4:	f107 031c 	add.w	r3, r7, #28
 80010a8:	4619      	mov	r1, r3
 80010aa:	481b      	ldr	r0, [pc, #108]	; (8001118 <MX_GPIO_Init+0x1ec>)
 80010ac:	f001 fa6e 	bl	800258c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80010b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010b6:	2300      	movs	r3, #0
 80010b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80010be:	f107 031c 	add.w	r3, r7, #28
 80010c2:	4619      	mov	r1, r3
 80010c4:	4815      	ldr	r0, [pc, #84]	; (800111c <MX_GPIO_Init+0x1f0>)
 80010c6:	f001 fa61 	bl	800258c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80010ca:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80010ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d0:	2302      	movs	r3, #2
 80010d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d4:	2300      	movs	r3, #0
 80010d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d8:	2300      	movs	r3, #0
 80010da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80010dc:	230a      	movs	r3, #10
 80010de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e0:	f107 031c 	add.w	r3, r7, #28
 80010e4:	4619      	mov	r1, r3
 80010e6:	480d      	ldr	r0, [pc, #52]	; (800111c <MX_GPIO_Init+0x1f0>)
 80010e8:	f001 fa50 	bl	800258c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80010ec:	2320      	movs	r3, #32
 80010ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010f0:	2300      	movs	r3, #0
 80010f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f4:	2300      	movs	r3, #0
 80010f6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80010f8:	f107 031c 	add.w	r3, r7, #28
 80010fc:	4619      	mov	r1, r3
 80010fe:	4806      	ldr	r0, [pc, #24]	; (8001118 <MX_GPIO_Init+0x1ec>)
 8001100:	f001 fa44 	bl	800258c <HAL_GPIO_Init>

}
 8001104:	bf00      	nop
 8001106:	3730      	adds	r7, #48	; 0x30
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	40023800 	.word	0x40023800
 8001110:	40020800 	.word	0x40020800
 8001114:	40020400 	.word	0x40020400
 8001118:	40020c00 	.word	0x40020c00
 800111c:	40020000 	.word	0x40020000

08001120 <HAL_I2C_MspInit>:
  /* USER CODE END I2C1_Init 2 */

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b08a      	sub	sp, #40	; 0x28
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001128:	f107 0314 	add.w	r3, r7, #20
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	605a      	str	r2, [r3, #4]
 8001132:	609a      	str	r2, [r3, #8]
 8001134:	60da      	str	r2, [r3, #12]
 8001136:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a21      	ldr	r2, [pc, #132]	; (80011c4 <HAL_I2C_MspInit+0xa4>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d13b      	bne.n	80011ba <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
 8001146:	4b20      	ldr	r3, [pc, #128]	; (80011c8 <HAL_I2C_MspInit+0xa8>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114a:	4a1f      	ldr	r2, [pc, #124]	; (80011c8 <HAL_I2C_MspInit+0xa8>)
 800114c:	f043 0302 	orr.w	r3, r3, #2
 8001150:	6313      	str	r3, [r2, #48]	; 0x30
 8001152:	4b1d      	ldr	r3, [pc, #116]	; (80011c8 <HAL_I2C_MspInit+0xa8>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001156:	f003 0302 	and.w	r3, r3, #2
 800115a:	613b      	str	r3, [r7, #16]
 800115c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800115e:	23c0      	movs	r3, #192	; 0xc0
 8001160:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001162:	2312      	movs	r3, #18
 8001164:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	2300      	movs	r3, #0
 8001168:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800116a:	2303      	movs	r3, #3
 800116c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800116e:	2304      	movs	r3, #4
 8001170:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001172:	f107 0314 	add.w	r3, r7, #20
 8001176:	4619      	mov	r1, r3
 8001178:	4814      	ldr	r0, [pc, #80]	; (80011cc <HAL_I2C_MspInit+0xac>)
 800117a:	f001 fa07 	bl	800258c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	4b11      	ldr	r3, [pc, #68]	; (80011c8 <HAL_I2C_MspInit+0xa8>)
 8001184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001186:	4a10      	ldr	r2, [pc, #64]	; (80011c8 <HAL_I2C_MspInit+0xa8>)
 8001188:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800118c:	6413      	str	r3, [r2, #64]	; 0x40
 800118e:	4b0e      	ldr	r3, [pc, #56]	; (80011c8 <HAL_I2C_MspInit+0xa8>)
 8001190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001192:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800119a:	2200      	movs	r2, #0
 800119c:	2100      	movs	r1, #0
 800119e:	201f      	movs	r0, #31
 80011a0:	f000 fe1d 	bl	8001dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80011a4:	201f      	movs	r0, #31
 80011a6:	f000 fe36 	bl	8001e16 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80011aa:	2200      	movs	r2, #0
 80011ac:	2100      	movs	r1, #0
 80011ae:	2020      	movs	r0, #32
 80011b0:	f000 fe15 	bl	8001dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80011b4:	2020      	movs	r0, #32
 80011b6:	f000 fe2e 	bl	8001e16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80011ba:	bf00      	nop
 80011bc:	3728      	adds	r7, #40	; 0x28
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40005400 	.word	0x40005400
 80011c8:	40023800 	.word	0x40023800
 80011cc:	40020400 	.word	0x40020400

080011d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011d4:	f000 fc92 	bl	8001afc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011d8:	f000 f82a 	bl	8001230 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011dc:	f7ff fea6 	bl	8000f2c <MX_GPIO_Init>
  MX_DMA_Init();
 80011e0:	f7ff fe84 	bl	8000eec <MX_DMA_Init>
  MX_TIM3_Init();
 80011e4:	f000 fb18 	bl	8001818 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  SM.dstState = ST_INIT;
 80011e8:	4b0f      	ldr	r3, [pc, #60]	; (8001228 <main+0x58>)
 80011ea:	2201      	movs	r2, #1
 80011ec:	709a      	strb	r2, [r3, #2]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  SM.srcState = SM.dstState;
 80011ee:	4b0e      	ldr	r3, [pc, #56]	; (8001228 <main+0x58>)
 80011f0:	789a      	ldrb	r2, [r3, #2]
 80011f2:	4b0d      	ldr	r3, [pc, #52]	; (8001228 <main+0x58>)
 80011f4:	701a      	strb	r2, [r3, #0]
	  if(StateHandler[SM.srcState] != NULL)
 80011f6:	4b0c      	ldr	r3, [pc, #48]	; (8001228 <main+0x58>)
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	461a      	mov	r2, r3
 80011fc:	4b0b      	ldr	r3, [pc, #44]	; (800122c <main+0x5c>)
 80011fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d00b      	beq.n	800121e <main+0x4e>
	  {
		  SM.dstState = (StateHandler[SM.srcState])();
 8001206:	4b08      	ldr	r3, [pc, #32]	; (8001228 <main+0x58>)
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	461a      	mov	r2, r3
 800120c:	4b07      	ldr	r3, [pc, #28]	; (800122c <main+0x5c>)
 800120e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001212:	4798      	blx	r3
 8001214:	4603      	mov	r3, r0
 8001216:	461a      	mov	r2, r3
 8001218:	4b03      	ldr	r3, [pc, #12]	; (8001228 <main+0x58>)
 800121a:	709a      	strb	r2, [r3, #2]
	  SM.srcState = SM.dstState;
 800121c:	e7e7      	b.n	80011ee <main+0x1e>
	  }
	  else
	  {
		  // Invalid code
		  break;
 800121e:	bf00      	nop
 8001220:	2300      	movs	r3, #0



  }
  /* USER CODE END 3 */
}
 8001222:	4618      	mov	r0, r3
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	20000258 	.word	0x20000258
 800122c:	0800b71c 	.word	0x0800b71c

08001230 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b094      	sub	sp, #80	; 0x50
 8001234:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001236:	f107 0320 	add.w	r3, r7, #32
 800123a:	2230      	movs	r2, #48	; 0x30
 800123c:	2100      	movs	r1, #0
 800123e:	4618      	mov	r0, r3
 8001240:	f007 fd3c 	bl	8008cbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001244:	f107 030c 	add.w	r3, r7, #12
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001254:	2300      	movs	r3, #0
 8001256:	60bb      	str	r3, [r7, #8]
 8001258:	4b28      	ldr	r3, [pc, #160]	; (80012fc <SystemClock_Config+0xcc>)
 800125a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125c:	4a27      	ldr	r2, [pc, #156]	; (80012fc <SystemClock_Config+0xcc>)
 800125e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001262:	6413      	str	r3, [r2, #64]	; 0x40
 8001264:	4b25      	ldr	r3, [pc, #148]	; (80012fc <SystemClock_Config+0xcc>)
 8001266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001268:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800126c:	60bb      	str	r3, [r7, #8]
 800126e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001270:	2300      	movs	r3, #0
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	4b22      	ldr	r3, [pc, #136]	; (8001300 <SystemClock_Config+0xd0>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a21      	ldr	r2, [pc, #132]	; (8001300 <SystemClock_Config+0xd0>)
 800127a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800127e:	6013      	str	r3, [r2, #0]
 8001280:	4b1f      	ldr	r3, [pc, #124]	; (8001300 <SystemClock_Config+0xd0>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001288:	607b      	str	r3, [r7, #4]
 800128a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800128c:	2301      	movs	r3, #1
 800128e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001290:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001294:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001296:	2302      	movs	r3, #2
 8001298:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800129a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800129e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012a0:	2308      	movs	r3, #8
 80012a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80012a4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80012a8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012aa:	2302      	movs	r3, #2
 80012ac:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80012ae:	2307      	movs	r3, #7
 80012b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012b2:	f107 0320 	add.w	r3, r7, #32
 80012b6:	4618      	mov	r0, r3
 80012b8:	f003 ff8e 	bl	80051d8 <HAL_RCC_OscConfig>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80012c2:	f000 f8b5 	bl	8001430 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012c6:	230f      	movs	r3, #15
 80012c8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ca:	2302      	movs	r3, #2
 80012cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012d2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80012d6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012dc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80012de:	f107 030c 	add.w	r3, r7, #12
 80012e2:	2105      	movs	r1, #5
 80012e4:	4618      	mov	r0, r3
 80012e6:	f004 f9ef 	bl	80056c8 <HAL_RCC_ClockConfig>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80012f0:	f000 f89e 	bl	8001430 <Error_Handler>
  }
}
 80012f4:	bf00      	nop
 80012f6:	3750      	adds	r7, #80	; 0x50
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40023800 	.word	0x40023800
 8001300:	40007000 	.word	0x40007000

08001304 <f_sm_Error>:

/* USER CODE BEGIN 4 */

e_sm_State f_sm_Error()
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001308:	b672      	cpsid	i
}
 800130a:	bf00      	nop
	__disable_irq();
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 800130c:	2201      	movs	r2, #1
 800130e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001312:	4802      	ldr	r0, [pc, #8]	; (800131c <f_sm_Error+0x18>)
 8001314:	f001 fad6 	bl	80028c4 <HAL_GPIO_WritePin>

	while(1)
 8001318:	e7fe      	b.n	8001318 <f_sm_Error+0x14>
 800131a:	bf00      	nop
 800131c:	40020c00 	.word	0x40020c00

08001320 <f_sm_Init>:

	return ST_ERROR;
}

e_sm_State f_sm_Init()
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
		"Init test",
		"Test ok",
		"Test failure"
	};

	uint8_t isOkCounter = 0;
 8001326:	2300      	movs	r3, #0
 8001328:	71fb      	strb	r3, [r7, #7]

	f_lcd_Init();
 800132a:	f006 fea7 	bl	800807c <f_lcd_Init>
	f_work_MotorInitTimer();
 800132e:	f007 fa0b 	bl	8008748 <f_work_MotorInitTimer>
	f_work_SensorInitTimer();
 8001332:	f007 fb85 	bl	8008a40 <f_work_SensorInitTimer>
	f_ina219_Init();
 8001336:	f006 fe10 	bl	8007f5a <f_ina219_Init>

	f_lcd_ClearAll();
 800133a:	f006 fef7 	bl	800812c <f_lcd_ClearAll>
	f_lcd_WriteTxt(0, 16, infoTxt[0], &font_msSansSerif_14);
 800133e:	4b2d      	ldr	r3, [pc, #180]	; (80013f4 <f_sm_Init+0xd4>)
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	4b2d      	ldr	r3, [pc, #180]	; (80013f8 <f_sm_Init+0xd8>)
 8001344:	2110      	movs	r1, #16
 8001346:	2000      	movs	r0, #0
 8001348:	f006 ff07 	bl	800815a <f_lcd_WriteTxt>
	HAL_Delay(500);
 800134c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001350:	f000 fc46 	bl	8001be0 <HAL_Delay>

	//check motor on idle
	f_work_MotorSet(0);
 8001354:	2000      	movs	r0, #0
 8001356:	f007 fa3d 	bl	80087d4 <f_work_MotorSet>
	isOkCounter += f_work_MotorTest(0);
 800135a:	2000      	movs	r0, #0
 800135c:	f007 fa70 	bl	8008840 <f_work_MotorTest>
 8001360:	4603      	mov	r3, r0
 8001362:	461a      	mov	r2, r3
 8001364:	79fb      	ldrb	r3, [r7, #7]
 8001366:	4413      	add	r3, r2
 8001368:	71fb      	strb	r3, [r7, #7]

	//check motor on 50%
	f_work_MotorSetVelocity(MAX_MOTOR_PWM/2);
 800136a:	f240 70ff 	movw	r0, #2047	; 0x7ff
 800136e:	f007 fa49 	bl	8008804 <f_work_MotorSetVelocity>
	f_work_MotorSet(1);
 8001372:	2001      	movs	r0, #1
 8001374:	f007 fa2e 	bl	80087d4 <f_work_MotorSet>
	HAL_Delay(2000);
 8001378:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800137c:	f000 fc30 	bl	8001be0 <HAL_Delay>
	isOkCounter += f_work_MotorTest(1);
 8001380:	2001      	movs	r0, #1
 8001382:	f007 fa5d 	bl	8008840 <f_work_MotorTest>
 8001386:	4603      	mov	r3, r0
 8001388:	461a      	mov	r2, r3
 800138a:	79fb      	ldrb	r3, [r7, #7]
 800138c:	4413      	add	r3, r2
 800138e:	71fb      	strb	r3, [r7, #7]
	f_work_MotorSet(0);
 8001390:	2000      	movs	r0, #0
 8001392:	f007 fa1f 	bl	80087d4 <f_work_MotorSet>

	//check is distance is not 0
	f_work_sensorTriggerMeasure();
 8001396:	f007 fb7f 	bl	8008a98 <f_work_sensorTriggerMeasure>
	while(!sensorMeasureDone)
 800139a:	bf00      	nop
 800139c:	4b17      	ldr	r3, [pc, #92]	; (80013fc <f_sm_Init+0xdc>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	f083 0301 	eor.w	r3, r3, #1
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d1f8      	bne.n	800139c <f_sm_Init+0x7c>
		;
	uint16_t distance = f_work_sensorGetLastMeasure();
 80013aa:	f007 fb9f 	bl	8008aec <f_work_sensorGetLastMeasure>
 80013ae:	4603      	mov	r3, r0
 80013b0:	80bb      	strh	r3, [r7, #4]
	if(distance > 0) isOkCounter++;
 80013b2:	88bb      	ldrh	r3, [r7, #4]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d002      	beq.n	80013be <f_sm_Init+0x9e>
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	3301      	adds	r3, #1
 80013bc:	71fb      	strb	r3, [r7, #7]

	f_lcd_ClearAll();
 80013be:	f006 feb5 	bl	800812c <f_lcd_ClearAll>
	if(isOkCounter == 3)
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	2b03      	cmp	r3, #3
 80013c6:	d108      	bne.n	80013da <f_sm_Init+0xba>
	{
		f_lcd_WriteTxt(0, 16, infoTxt[1], &font_msSansSerif_14);
 80013c8:	4b0a      	ldr	r3, [pc, #40]	; (80013f4 <f_sm_Init+0xd4>)
 80013ca:	685a      	ldr	r2, [r3, #4]
 80013cc:	4b0a      	ldr	r3, [pc, #40]	; (80013f8 <f_sm_Init+0xd8>)
 80013ce:	2110      	movs	r1, #16
 80013d0:	2000      	movs	r0, #0
 80013d2:	f006 fec2 	bl	800815a <f_lcd_WriteTxt>
		return ST_IDLE;
 80013d6:	2302      	movs	r3, #2
 80013d8:	e007      	b.n	80013ea <f_sm_Init+0xca>
	}
	else
		{
			f_lcd_WriteTxt(0, 16, infoTxt[2], &font_msSansSerif_14);
 80013da:	4b06      	ldr	r3, [pc, #24]	; (80013f4 <f_sm_Init+0xd4>)
 80013dc:	689a      	ldr	r2, [r3, #8]
 80013de:	4b06      	ldr	r3, [pc, #24]	; (80013f8 <f_sm_Init+0xd8>)
 80013e0:	2110      	movs	r1, #16
 80013e2:	2000      	movs	r0, #0
 80013e4:	f006 feb9 	bl	800815a <f_lcd_WriteTxt>
			return ST_ERROR;
 80013e8:	2300      	movs	r3, #0
		}
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000000 	.word	0x20000000
 80013f8:	0800c46c 	.word	0x0800c46c
 80013fc:	200007fe 	.word	0x200007fe

08001400 <f_sm_Idle>:

e_sm_State f_sm_Idle()
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0

}
 8001404:	bf00      	nop
 8001406:	4618      	mov	r0, r3
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <f_sm_Work>:

e_sm_State f_sm_Work()
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0

}
 8001414:	bf00      	nop
 8001416:	4618      	mov	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr

08001420 <f_sm_Exit>:

e_sm_State f_sm_Exit()
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0

}
 8001424:	bf00      	nop
 8001426:	4618      	mov	r0, r3
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001434:	b672      	cpsid	i
}
 8001436:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001438:	e7fe      	b.n	8001438 <Error_Handler+0x8>
	...

0800143c <HAL_SPI_MspInit>:
  /* USER CODE END SPI2_Init 2 */

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b08a      	sub	sp, #40	; 0x28
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001444:	f107 0314 	add.w	r3, r7, #20
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
 800144c:	605a      	str	r2, [r3, #4]
 800144e:	609a      	str	r2, [r3, #8]
 8001450:	60da      	str	r2, [r3, #12]
 8001452:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a3f      	ldr	r2, [pc, #252]	; (8001558 <HAL_SPI_MspInit+0x11c>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d177      	bne.n	800154e <HAL_SPI_MspInit+0x112>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	613b      	str	r3, [r7, #16]
 8001462:	4b3e      	ldr	r3, [pc, #248]	; (800155c <HAL_SPI_MspInit+0x120>)
 8001464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001466:	4a3d      	ldr	r2, [pc, #244]	; (800155c <HAL_SPI_MspInit+0x120>)
 8001468:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800146c:	6413      	str	r3, [r2, #64]	; 0x40
 800146e:	4b3b      	ldr	r3, [pc, #236]	; (800155c <HAL_SPI_MspInit+0x120>)
 8001470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001472:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001476:	613b      	str	r3, [r7, #16]
 8001478:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	60fb      	str	r3, [r7, #12]
 800147e:	4b37      	ldr	r3, [pc, #220]	; (800155c <HAL_SPI_MspInit+0x120>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	4a36      	ldr	r2, [pc, #216]	; (800155c <HAL_SPI_MspInit+0x120>)
 8001484:	f043 0304 	orr.w	r3, r3, #4
 8001488:	6313      	str	r3, [r2, #48]	; 0x30
 800148a:	4b34      	ldr	r3, [pc, #208]	; (800155c <HAL_SPI_MspInit+0x120>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148e:	f003 0304 	and.w	r3, r3, #4
 8001492:	60fb      	str	r3, [r7, #12]
 8001494:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	60bb      	str	r3, [r7, #8]
 800149a:	4b30      	ldr	r3, [pc, #192]	; (800155c <HAL_SPI_MspInit+0x120>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	4a2f      	ldr	r2, [pc, #188]	; (800155c <HAL_SPI_MspInit+0x120>)
 80014a0:	f043 0302 	orr.w	r3, r3, #2
 80014a4:	6313      	str	r3, [r2, #48]	; 0x30
 80014a6:	4b2d      	ldr	r3, [pc, #180]	; (800155c <HAL_SPI_MspInit+0x120>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	60bb      	str	r3, [r7, #8]
 80014b0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80014b2:	2308      	movs	r3, #8
 80014b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b6:	2302      	movs	r3, #2
 80014b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014be:	2303      	movs	r3, #3
 80014c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014c2:	2305      	movs	r3, #5
 80014c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014c6:	f107 0314 	add.w	r3, r7, #20
 80014ca:	4619      	mov	r1, r3
 80014cc:	4824      	ldr	r0, [pc, #144]	; (8001560 <HAL_SPI_MspInit+0x124>)
 80014ce:	f001 f85d 	bl	800258c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80014d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d8:	2302      	movs	r3, #2
 80014da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014dc:	2300      	movs	r3, #0
 80014de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e0:	2303      	movs	r3, #3
 80014e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014e4:	2305      	movs	r3, #5
 80014e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e8:	f107 0314 	add.w	r3, r7, #20
 80014ec:	4619      	mov	r1, r3
 80014ee:	481d      	ldr	r0, [pc, #116]	; (8001564 <HAL_SPI_MspInit+0x128>)
 80014f0:	f001 f84c 	bl	800258c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 80014f4:	4b1c      	ldr	r3, [pc, #112]	; (8001568 <HAL_SPI_MspInit+0x12c>)
 80014f6:	4a1d      	ldr	r2, [pc, #116]	; (800156c <HAL_SPI_MspInit+0x130>)
 80014f8:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 80014fa:	4b1b      	ldr	r3, [pc, #108]	; (8001568 <HAL_SPI_MspInit+0x12c>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001500:	4b19      	ldr	r3, [pc, #100]	; (8001568 <HAL_SPI_MspInit+0x12c>)
 8001502:	2240      	movs	r2, #64	; 0x40
 8001504:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001506:	4b18      	ldr	r3, [pc, #96]	; (8001568 <HAL_SPI_MspInit+0x12c>)
 8001508:	2200      	movs	r2, #0
 800150a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800150c:	4b16      	ldr	r3, [pc, #88]	; (8001568 <HAL_SPI_MspInit+0x12c>)
 800150e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001512:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001514:	4b14      	ldr	r3, [pc, #80]	; (8001568 <HAL_SPI_MspInit+0x12c>)
 8001516:	2200      	movs	r2, #0
 8001518:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800151a:	4b13      	ldr	r3, [pc, #76]	; (8001568 <HAL_SPI_MspInit+0x12c>)
 800151c:	2200      	movs	r2, #0
 800151e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001520:	4b11      	ldr	r3, [pc, #68]	; (8001568 <HAL_SPI_MspInit+0x12c>)
 8001522:	2200      	movs	r2, #0
 8001524:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001526:	4b10      	ldr	r3, [pc, #64]	; (8001568 <HAL_SPI_MspInit+0x12c>)
 8001528:	2200      	movs	r2, #0
 800152a:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800152c:	4b0e      	ldr	r3, [pc, #56]	; (8001568 <HAL_SPI_MspInit+0x12c>)
 800152e:	2200      	movs	r2, #0
 8001530:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001532:	480d      	ldr	r0, [pc, #52]	; (8001568 <HAL_SPI_MspInit+0x12c>)
 8001534:	f000 fc8a 	bl	8001e4c <HAL_DMA_Init>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 800153e:	f7ff ff77 	bl	8001430 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	4a08      	ldr	r2, [pc, #32]	; (8001568 <HAL_SPI_MspInit+0x12c>)
 8001546:	649a      	str	r2, [r3, #72]	; 0x48
 8001548:	4a07      	ldr	r2, [pc, #28]	; (8001568 <HAL_SPI_MspInit+0x12c>)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800154e:	bf00      	nop
 8001550:	3728      	adds	r7, #40	; 0x28
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40003800 	.word	0x40003800
 800155c:	40023800 	.word	0x40023800
 8001560:	40020800 	.word	0x40020800
 8001564:	40020400 	.word	0x40020400
 8001568:	200002b4 	.word	0x200002b4
 800156c:	40026070 	.word	0x40026070

08001570 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	607b      	str	r3, [r7, #4]
 800157a:	4b10      	ldr	r3, [pc, #64]	; (80015bc <HAL_MspInit+0x4c>)
 800157c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800157e:	4a0f      	ldr	r2, [pc, #60]	; (80015bc <HAL_MspInit+0x4c>)
 8001580:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001584:	6453      	str	r3, [r2, #68]	; 0x44
 8001586:	4b0d      	ldr	r3, [pc, #52]	; (80015bc <HAL_MspInit+0x4c>)
 8001588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800158a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	603b      	str	r3, [r7, #0]
 8001596:	4b09      	ldr	r3, [pc, #36]	; (80015bc <HAL_MspInit+0x4c>)
 8001598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800159a:	4a08      	ldr	r2, [pc, #32]	; (80015bc <HAL_MspInit+0x4c>)
 800159c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015a0:	6413      	str	r3, [r2, #64]	; 0x40
 80015a2:	4b06      	ldr	r3, [pc, #24]	; (80015bc <HAL_MspInit+0x4c>)
 80015a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015aa:	603b      	str	r3, [r7, #0]
 80015ac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015ae:	2007      	movs	r0, #7
 80015b0:	f000 fc0a 	bl	8001dc8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015b4:	bf00      	nop
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	40023800 	.word	0x40023800

080015c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015c4:	e7fe      	b.n	80015c4 <NMI_Handler+0x4>

080015c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015c6:	b480      	push	{r7}
 80015c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015ca:	e7fe      	b.n	80015ca <HardFault_Handler+0x4>

080015cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015d0:	e7fe      	b.n	80015d0 <MemManage_Handler+0x4>

080015d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015d2:	b480      	push	{r7}
 80015d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015d6:	e7fe      	b.n	80015d6 <BusFault_Handler+0x4>

080015d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015dc:	e7fe      	b.n	80015dc <UsageFault_Handler+0x4>

080015de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015de:	b480      	push	{r7}
 80015e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015e2:	bf00      	nop
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr

080015ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015f0:	bf00      	nop
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr

080015fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015fa:	b480      	push	{r7}
 80015fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015fe:	bf00      	nop
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800160c:	f000 fac8 	bl	8001ba0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  f_lcd_SendFrameCallback();
 8001610:	f006 feae 	bl	8008370 <f_lcd_SendFrameCallback>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001614:	bf00      	nop
 8001616:	bd80      	pop	{r7, pc}

08001618 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800161c:	4802      	ldr	r0, [pc, #8]	; (8001628 <DMA1_Stream4_IRQHandler+0x10>)
 800161e:	f000 fd3d 	bl	800209c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	200002b4 	.word	0x200002b4

0800162c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001630:	4802      	ldr	r0, [pc, #8]	; (800163c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001632:	f005 fd09 	bl	8007048 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	200003a8 	.word	0x200003a8

08001640 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001644:	4802      	ldr	r0, [pc, #8]	; (8001650 <I2C1_EV_IRQHandler+0x10>)
 8001646:	f001 fdbf 	bl	80031c8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20000204 	.word	0x20000204

08001654 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001658:	4802      	ldr	r0, [pc, #8]	; (8001664 <I2C1_ER_IRQHandler+0x10>)
 800165a:	f001 ff26 	bl	80034aa <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	20000204 	.word	0x20000204

08001668 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
	return 1;
 800166c:	2301      	movs	r3, #1
}
 800166e:	4618      	mov	r0, r3
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr

08001678 <_kill>:

int _kill(int pid, int sig)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001682:	f007 fae3 	bl	8008c4c <__errno>
 8001686:	4603      	mov	r3, r0
 8001688:	2216      	movs	r2, #22
 800168a:	601a      	str	r2, [r3, #0]
	return -1;
 800168c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001690:	4618      	mov	r0, r3
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}

08001698 <_exit>:

void _exit (int status)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80016a0:	f04f 31ff 	mov.w	r1, #4294967295
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f7ff ffe7 	bl	8001678 <_kill>
	while (1) {}		/* Make sure we hang here */
 80016aa:	e7fe      	b.n	80016aa <_exit+0x12>

080016ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b086      	sub	sp, #24
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	60f8      	str	r0, [r7, #12]
 80016b4:	60b9      	str	r1, [r7, #8]
 80016b6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b8:	2300      	movs	r3, #0
 80016ba:	617b      	str	r3, [r7, #20]
 80016bc:	e00a      	b.n	80016d4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80016be:	f3af 8000 	nop.w
 80016c2:	4601      	mov	r1, r0
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	1c5a      	adds	r2, r3, #1
 80016c8:	60ba      	str	r2, [r7, #8]
 80016ca:	b2ca      	uxtb	r2, r1
 80016cc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	3301      	adds	r3, #1
 80016d2:	617b      	str	r3, [r7, #20]
 80016d4:	697a      	ldr	r2, [r7, #20]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	429a      	cmp	r2, r3
 80016da:	dbf0      	blt.n	80016be <_read+0x12>
	}

return len;
 80016dc:	687b      	ldr	r3, [r7, #4]
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3718      	adds	r7, #24
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}

080016e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016e6:	b580      	push	{r7, lr}
 80016e8:	b086      	sub	sp, #24
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	60f8      	str	r0, [r7, #12]
 80016ee:	60b9      	str	r1, [r7, #8]
 80016f0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016f2:	2300      	movs	r3, #0
 80016f4:	617b      	str	r3, [r7, #20]
 80016f6:	e009      	b.n	800170c <_write+0x26>
	{
		__io_putchar(*ptr++);
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	1c5a      	adds	r2, r3, #1
 80016fc:	60ba      	str	r2, [r7, #8]
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	4618      	mov	r0, r3
 8001702:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	3301      	adds	r3, #1
 800170a:	617b      	str	r3, [r7, #20]
 800170c:	697a      	ldr	r2, [r7, #20]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	429a      	cmp	r2, r3
 8001712:	dbf1      	blt.n	80016f8 <_write+0x12>
	}
	return len;
 8001714:	687b      	ldr	r3, [r7, #4]
}
 8001716:	4618      	mov	r0, r3
 8001718:	3718      	adds	r7, #24
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <_close>:

int _close(int file)
{
 800171e:	b480      	push	{r7}
 8001720:	b083      	sub	sp, #12
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
	return -1;
 8001726:	f04f 33ff 	mov.w	r3, #4294967295
}
 800172a:	4618      	mov	r0, r3
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001736:	b480      	push	{r7}
 8001738:	b083      	sub	sp, #12
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
 800173e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001746:	605a      	str	r2, [r3, #4]
	return 0;
 8001748:	2300      	movs	r3, #0
}
 800174a:	4618      	mov	r0, r3
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr

08001756 <_isatty>:

int _isatty(int file)
{
 8001756:	b480      	push	{r7}
 8001758:	b083      	sub	sp, #12
 800175a:	af00      	add	r7, sp, #0
 800175c:	6078      	str	r0, [r7, #4]
	return 1;
 800175e:	2301      	movs	r3, #1
}
 8001760:	4618      	mov	r0, r3
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	60f8      	str	r0, [r7, #12]
 8001774:	60b9      	str	r1, [r7, #8]
 8001776:	607a      	str	r2, [r7, #4]
	return 0;
 8001778:	2300      	movs	r3, #0
}
 800177a:	4618      	mov	r0, r3
 800177c:	3714      	adds	r7, #20
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
	...

08001788 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b086      	sub	sp, #24
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001790:	4a14      	ldr	r2, [pc, #80]	; (80017e4 <_sbrk+0x5c>)
 8001792:	4b15      	ldr	r3, [pc, #84]	; (80017e8 <_sbrk+0x60>)
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800179c:	4b13      	ldr	r3, [pc, #76]	; (80017ec <_sbrk+0x64>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d102      	bne.n	80017aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017a4:	4b11      	ldr	r3, [pc, #68]	; (80017ec <_sbrk+0x64>)
 80017a6:	4a12      	ldr	r2, [pc, #72]	; (80017f0 <_sbrk+0x68>)
 80017a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017aa:	4b10      	ldr	r3, [pc, #64]	; (80017ec <_sbrk+0x64>)
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4413      	add	r3, r2
 80017b2:	693a      	ldr	r2, [r7, #16]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d207      	bcs.n	80017c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017b8:	f007 fa48 	bl	8008c4c <__errno>
 80017bc:	4603      	mov	r3, r0
 80017be:	220c      	movs	r2, #12
 80017c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017c2:	f04f 33ff 	mov.w	r3, #4294967295
 80017c6:	e009      	b.n	80017dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017c8:	4b08      	ldr	r3, [pc, #32]	; (80017ec <_sbrk+0x64>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ce:	4b07      	ldr	r3, [pc, #28]	; (80017ec <_sbrk+0x64>)
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4413      	add	r3, r2
 80017d6:	4a05      	ldr	r2, [pc, #20]	; (80017ec <_sbrk+0x64>)
 80017d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017da:	68fb      	ldr	r3, [r7, #12]
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3718      	adds	r7, #24
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	20020000 	.word	0x20020000
 80017e8:	00000400 	.word	0x00000400
 80017ec:	20000314 	.word	0x20000314
 80017f0:	20000810 	.word	0x20000810

080017f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017f8:	4b06      	ldr	r3, [pc, #24]	; (8001814 <SystemInit+0x20>)
 80017fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017fe:	4a05      	ldr	r2, [pc, #20]	; (8001814 <SystemInit+0x20>)
 8001800:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001804:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001808:	bf00      	nop
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	e000ed00 	.word	0xe000ed00

08001818 <MX_TIM3_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim10;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b08c      	sub	sp, #48	; 0x30
 800181c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800181e:	f107 030c 	add.w	r3, r7, #12
 8001822:	2224      	movs	r2, #36	; 0x24
 8001824:	2100      	movs	r1, #0
 8001826:	4618      	mov	r0, r3
 8001828:	f007 fa48 	bl	8008cbc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800182c:	1d3b      	adds	r3, r7, #4
 800182e:	2200      	movs	r2, #0
 8001830:	601a      	str	r2, [r3, #0]
 8001832:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001834:	4b20      	ldr	r3, [pc, #128]	; (80018b8 <MX_TIM3_Init+0xa0>)
 8001836:	4a21      	ldr	r2, [pc, #132]	; (80018bc <MX_TIM3_Init+0xa4>)
 8001838:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 168;
 800183a:	4b1f      	ldr	r3, [pc, #124]	; (80018b8 <MX_TIM3_Init+0xa0>)
 800183c:	22a8      	movs	r2, #168	; 0xa8
 800183e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001840:	4b1d      	ldr	r3, [pc, #116]	; (80018b8 <MX_TIM3_Init+0xa0>)
 8001842:	2200      	movs	r2, #0
 8001844:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001846:	4b1c      	ldr	r3, [pc, #112]	; (80018b8 <MX_TIM3_Init+0xa0>)
 8001848:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800184c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800184e:	4b1a      	ldr	r3, [pc, #104]	; (80018b8 <MX_TIM3_Init+0xa0>)
 8001850:	2200      	movs	r2, #0
 8001852:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001854:	4b18      	ldr	r3, [pc, #96]	; (80018b8 <MX_TIM3_Init+0xa0>)
 8001856:	2200      	movs	r2, #0
 8001858:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800185a:	2301      	movs	r3, #1
 800185c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800185e:	2300      	movs	r3, #0
 8001860:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001862:	2301      	movs	r3, #1
 8001864:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001866:	2300      	movs	r3, #0
 8001868:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800186a:	2300      	movs	r3, #0
 800186c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800186e:	2300      	movs	r3, #0
 8001870:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001872:	2301      	movs	r3, #1
 8001874:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001876:	2300      	movs	r3, #0
 8001878:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800187a:	2300      	movs	r3, #0
 800187c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800187e:	f107 030c 	add.w	r3, r7, #12
 8001882:	4619      	mov	r1, r3
 8001884:	480c      	ldr	r0, [pc, #48]	; (80018b8 <MX_TIM3_Init+0xa0>)
 8001886:	f005 fb39 	bl	8006efc <HAL_TIM_Encoder_Init>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001890:	f7ff fdce 	bl	8001430 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001894:	2300      	movs	r3, #0
 8001896:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001898:	2300      	movs	r3, #0
 800189a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800189c:	1d3b      	adds	r3, r7, #4
 800189e:	4619      	mov	r1, r3
 80018a0:	4805      	ldr	r0, [pc, #20]	; (80018b8 <MX_TIM3_Init+0xa0>)
 80018a2:	f006 fa47 	bl	8007d34 <HAL_TIMEx_MasterConfigSynchronization>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80018ac:	f7ff fdc0 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80018b0:	bf00      	nop
 80018b2:	3730      	adds	r7, #48	; 0x30
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20000318 	.word	0x20000318
 80018bc:	40000400 	.word	0x40000400

080018c0 <HAL_TIM_Encoder_MspInit>:
  /* USER CODE END TIM10_Init 2 */

}

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08a      	sub	sp, #40	; 0x28
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c8:	f107 0314 	add.w	r3, r7, #20
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	605a      	str	r2, [r3, #4]
 80018d2:	609a      	str	r2, [r3, #8]
 80018d4:	60da      	str	r2, [r3, #12]
 80018d6:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a19      	ldr	r2, [pc, #100]	; (8001944 <HAL_TIM_Encoder_MspInit+0x84>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d12b      	bne.n	800193a <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	613b      	str	r3, [r7, #16]
 80018e6:	4b18      	ldr	r3, [pc, #96]	; (8001948 <HAL_TIM_Encoder_MspInit+0x88>)
 80018e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ea:	4a17      	ldr	r2, [pc, #92]	; (8001948 <HAL_TIM_Encoder_MspInit+0x88>)
 80018ec:	f043 0302 	orr.w	r3, r3, #2
 80018f0:	6413      	str	r3, [r2, #64]	; 0x40
 80018f2:	4b15      	ldr	r3, [pc, #84]	; (8001948 <HAL_TIM_Encoder_MspInit+0x88>)
 80018f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	613b      	str	r3, [r7, #16]
 80018fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	60fb      	str	r3, [r7, #12]
 8001902:	4b11      	ldr	r3, [pc, #68]	; (8001948 <HAL_TIM_Encoder_MspInit+0x88>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001906:	4a10      	ldr	r2, [pc, #64]	; (8001948 <HAL_TIM_Encoder_MspInit+0x88>)
 8001908:	f043 0301 	orr.w	r3, r3, #1
 800190c:	6313      	str	r3, [r2, #48]	; 0x30
 800190e:	4b0e      	ldr	r3, [pc, #56]	; (8001948 <HAL_TIM_Encoder_MspInit+0x88>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	60fb      	str	r3, [r7, #12]
 8001918:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC_P_Pin|ENC_M_Pin;
 800191a:	23c0      	movs	r3, #192	; 0xc0
 800191c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191e:	2302      	movs	r3, #2
 8001920:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001922:	2300      	movs	r3, #0
 8001924:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001926:	2300      	movs	r3, #0
 8001928:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800192a:	2302      	movs	r3, #2
 800192c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800192e:	f107 0314 	add.w	r3, r7, #20
 8001932:	4619      	mov	r1, r3
 8001934:	4805      	ldr	r0, [pc, #20]	; (800194c <HAL_TIM_Encoder_MspInit+0x8c>)
 8001936:	f000 fe29 	bl	800258c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800193a:	bf00      	nop
 800193c:	3728      	adds	r7, #40	; 0x28
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40000400 	.word	0x40000400
 8001948:	40023800 	.word	0x40023800
 800194c:	40020000 	.word	0x40020000

08001950 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001950:	b480      	push	{r7}
 8001952:	b085      	sub	sp, #20
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM9)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a0b      	ldr	r2, [pc, #44]	; (800198c <HAL_TIM_PWM_MspInit+0x3c>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d10d      	bne.n	800197e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* TIM9 clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	60fb      	str	r3, [r7, #12]
 8001966:	4b0a      	ldr	r3, [pc, #40]	; (8001990 <HAL_TIM_PWM_MspInit+0x40>)
 8001968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800196a:	4a09      	ldr	r2, [pc, #36]	; (8001990 <HAL_TIM_PWM_MspInit+0x40>)
 800196c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001970:	6453      	str	r3, [r2, #68]	; 0x44
 8001972:	4b07      	ldr	r3, [pc, #28]	; (8001990 <HAL_TIM_PWM_MspInit+0x40>)
 8001974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001976:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 800197e:	bf00      	nop
 8001980:	3714      	adds	r7, #20
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	40014000 	.word	0x40014000
 8001990:	40023800 	.word	0x40023800

08001994 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08a      	sub	sp, #40	; 0x28
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800199c:	f107 0314 	add.w	r3, r7, #20
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]
 80019aa:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM10)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a1d      	ldr	r2, [pc, #116]	; (8001a28 <HAL_TIM_Base_MspInit+0x94>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d134      	bne.n	8001a20 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	613b      	str	r3, [r7, #16]
 80019ba:	4b1c      	ldr	r3, [pc, #112]	; (8001a2c <HAL_TIM_Base_MspInit+0x98>)
 80019bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019be:	4a1b      	ldr	r2, [pc, #108]	; (8001a2c <HAL_TIM_Base_MspInit+0x98>)
 80019c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019c4:	6453      	str	r3, [r2, #68]	; 0x44
 80019c6:	4b19      	ldr	r3, [pc, #100]	; (8001a2c <HAL_TIM_Base_MspInit+0x98>)
 80019c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ce:	613b      	str	r3, [r7, #16]
 80019d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	60fb      	str	r3, [r7, #12]
 80019d6:	4b15      	ldr	r3, [pc, #84]	; (8001a2c <HAL_TIM_Base_MspInit+0x98>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	4a14      	ldr	r2, [pc, #80]	; (8001a2c <HAL_TIM_Base_MspInit+0x98>)
 80019dc:	f043 0302 	orr.w	r3, r3, #2
 80019e0:	6313      	str	r3, [r2, #48]	; 0x30
 80019e2:	4b12      	ldr	r3, [pc, #72]	; (8001a2c <HAL_TIM_Base_MspInit+0x98>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e6:	f003 0302 	and.w	r3, r3, #2
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	68fb      	ldr	r3, [r7, #12]
    /**TIM10 GPIO Configuration
    PB8     ------> TIM10_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80019ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f4:	2302      	movs	r3, #2
 80019f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fc:	2300      	movs	r3, #0
 80019fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8001a00:	2303      	movs	r3, #3
 8001a02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a04:	f107 0314 	add.w	r3, r7, #20
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4809      	ldr	r0, [pc, #36]	; (8001a30 <HAL_TIM_Base_MspInit+0x9c>)
 8001a0c:	f000 fdbe 	bl	800258c <HAL_GPIO_Init>

    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001a10:	2200      	movs	r2, #0
 8001a12:	2100      	movs	r1, #0
 8001a14:	2019      	movs	r0, #25
 8001a16:	f000 f9e2 	bl	8001dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001a1a:	2019      	movs	r0, #25
 8001a1c:	f000 f9fb 	bl	8001e16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 8001a20:	bf00      	nop
 8001a22:	3728      	adds	r7, #40	; 0x28
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	40014400 	.word	0x40014400
 8001a2c:	40023800 	.word	0x40023800
 8001a30:	40020400 	.word	0x40020400

08001a34 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b088      	sub	sp, #32
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a3c:	f107 030c 	add.w	r3, r7, #12
 8001a40:	2200      	movs	r2, #0
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	605a      	str	r2, [r3, #4]
 8001a46:	609a      	str	r2, [r3, #8]
 8001a48:	60da      	str	r2, [r3, #12]
 8001a4a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM9)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a12      	ldr	r2, [pc, #72]	; (8001a9c <HAL_TIM_MspPostInit+0x68>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d11d      	bne.n	8001a92 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM9_MspPostInit 0 */

  /* USER CODE END TIM9_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	60bb      	str	r3, [r7, #8]
 8001a5a:	4b11      	ldr	r3, [pc, #68]	; (8001aa0 <HAL_TIM_MspPostInit+0x6c>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5e:	4a10      	ldr	r2, [pc, #64]	; (8001aa0 <HAL_TIM_MspPostInit+0x6c>)
 8001a60:	f043 0310 	orr.w	r3, r3, #16
 8001a64:	6313      	str	r3, [r2, #48]	; 0x30
 8001a66:	4b0e      	ldr	r3, [pc, #56]	; (8001aa0 <HAL_TIM_MspPostInit+0x6c>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	f003 0310 	and.w	r3, r3, #16
 8001a6e:	60bb      	str	r3, [r7, #8]
 8001a70:	68bb      	ldr	r3, [r7, #8]
    /**TIM9 GPIO Configuration
    PE5     ------> TIM9_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001a72:	2320      	movs	r3, #32
 8001a74:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a76:	2302      	movs	r3, #2
 8001a78:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001a82:	2303      	movs	r3, #3
 8001a84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a86:	f107 030c 	add.w	r3, r7, #12
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	4805      	ldr	r0, [pc, #20]	; (8001aa4 <HAL_TIM_MspPostInit+0x70>)
 8001a8e:	f000 fd7d 	bl	800258c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8001a92:	bf00      	nop
 8001a94:	3720      	adds	r7, #32
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40014000 	.word	0x40014000
 8001aa0:	40023800 	.word	0x40023800
 8001aa4:	40021000 	.word	0x40021000

08001aa8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001aa8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ae0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001aac:	480d      	ldr	r0, [pc, #52]	; (8001ae4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001aae:	490e      	ldr	r1, [pc, #56]	; (8001ae8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ab0:	4a0e      	ldr	r2, [pc, #56]	; (8001aec <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ab2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ab4:	e002      	b.n	8001abc <LoopCopyDataInit>

08001ab6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ab6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ab8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aba:	3304      	adds	r3, #4

08001abc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001abc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001abe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ac0:	d3f9      	bcc.n	8001ab6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ac2:	4a0b      	ldr	r2, [pc, #44]	; (8001af0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ac4:	4c0b      	ldr	r4, [pc, #44]	; (8001af4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001ac6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ac8:	e001      	b.n	8001ace <LoopFillZerobss>

08001aca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001acc:	3204      	adds	r2, #4

08001ace <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ace:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ad0:	d3fb      	bcc.n	8001aca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ad2:	f7ff fe8f 	bl	80017f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ad6:	f007 f8bf 	bl	8008c58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ada:	f7ff fb79 	bl	80011d0 <main>
  bx  lr    
 8001ade:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ae0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ae4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ae8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001aec:	0800c85c 	.word	0x0800c85c
  ldr r2, =_sbss
 8001af0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001af4:	20000810 	.word	0x20000810

08001af8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001af8:	e7fe      	b.n	8001af8 <ADC_IRQHandler>
	...

08001afc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b00:	4b0e      	ldr	r3, [pc, #56]	; (8001b3c <HAL_Init+0x40>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a0d      	ldr	r2, [pc, #52]	; (8001b3c <HAL_Init+0x40>)
 8001b06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b0c:	4b0b      	ldr	r3, [pc, #44]	; (8001b3c <HAL_Init+0x40>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a0a      	ldr	r2, [pc, #40]	; (8001b3c <HAL_Init+0x40>)
 8001b12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b18:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <HAL_Init+0x40>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a07      	ldr	r2, [pc, #28]	; (8001b3c <HAL_Init+0x40>)
 8001b1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b24:	2003      	movs	r0, #3
 8001b26:	f000 f94f 	bl	8001dc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	f000 f808 	bl	8001b40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b30:	f7ff fd1e 	bl	8001570 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40023c00 	.word	0x40023c00

08001b40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b48:	4b12      	ldr	r3, [pc, #72]	; (8001b94 <HAL_InitTick+0x54>)
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	4b12      	ldr	r3, [pc, #72]	; (8001b98 <HAL_InitTick+0x58>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	4619      	mov	r1, r3
 8001b52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b56:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f000 f967 	bl	8001e32 <HAL_SYSTICK_Config>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e00e      	b.n	8001b8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2b0f      	cmp	r3, #15
 8001b72:	d80a      	bhi.n	8001b8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b74:	2200      	movs	r2, #0
 8001b76:	6879      	ldr	r1, [r7, #4]
 8001b78:	f04f 30ff 	mov.w	r0, #4294967295
 8001b7c:	f000 f92f 	bl	8001dde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b80:	4a06      	ldr	r2, [pc, #24]	; (8001b9c <HAL_InitTick+0x5c>)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b86:	2300      	movs	r3, #0
 8001b88:	e000      	b.n	8001b8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3708      	adds	r7, #8
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	2000000c 	.word	0x2000000c
 8001b98:	20000014 	.word	0x20000014
 8001b9c:	20000010 	.word	0x20000010

08001ba0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ba4:	4b06      	ldr	r3, [pc, #24]	; (8001bc0 <HAL_IncTick+0x20>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	461a      	mov	r2, r3
 8001baa:	4b06      	ldr	r3, [pc, #24]	; (8001bc4 <HAL_IncTick+0x24>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4413      	add	r3, r2
 8001bb0:	4a04      	ldr	r2, [pc, #16]	; (8001bc4 <HAL_IncTick+0x24>)
 8001bb2:	6013      	str	r3, [r2, #0]
}
 8001bb4:	bf00      	nop
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	20000014 	.word	0x20000014
 8001bc4:	200003f0 	.word	0x200003f0

08001bc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  return uwTick;
 8001bcc:	4b03      	ldr	r3, [pc, #12]	; (8001bdc <HAL_GetTick+0x14>)
 8001bce:	681b      	ldr	r3, [r3, #0]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	200003f0 	.word	0x200003f0

08001be0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001be8:	f7ff ffee 	bl	8001bc8 <HAL_GetTick>
 8001bec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bf8:	d005      	beq.n	8001c06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bfa:	4b0a      	ldr	r3, [pc, #40]	; (8001c24 <HAL_Delay+0x44>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	461a      	mov	r2, r3
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	4413      	add	r3, r2
 8001c04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c06:	bf00      	nop
 8001c08:	f7ff ffde 	bl	8001bc8 <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	68fa      	ldr	r2, [r7, #12]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d8f7      	bhi.n	8001c08 <HAL_Delay+0x28>
  {
  }
}
 8001c18:	bf00      	nop
 8001c1a:	bf00      	nop
 8001c1c:	3710      	adds	r7, #16
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	20000014 	.word	0x20000014

08001c28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	f003 0307 	and.w	r3, r3, #7
 8001c36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c38:	4b0c      	ldr	r3, [pc, #48]	; (8001c6c <__NVIC_SetPriorityGrouping+0x44>)
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c3e:	68ba      	ldr	r2, [r7, #8]
 8001c40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c44:	4013      	ands	r3, r2
 8001c46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c5a:	4a04      	ldr	r2, [pc, #16]	; (8001c6c <__NVIC_SetPriorityGrouping+0x44>)
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	60d3      	str	r3, [r2, #12]
}
 8001c60:	bf00      	nop
 8001c62:	3714      	adds	r7, #20
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr
 8001c6c:	e000ed00 	.word	0xe000ed00

08001c70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c74:	4b04      	ldr	r3, [pc, #16]	; (8001c88 <__NVIC_GetPriorityGrouping+0x18>)
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	0a1b      	lsrs	r3, r3, #8
 8001c7a:	f003 0307 	and.w	r3, r3, #7
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr
 8001c88:	e000ed00 	.word	0xe000ed00

08001c8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	db0b      	blt.n	8001cb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c9e:	79fb      	ldrb	r3, [r7, #7]
 8001ca0:	f003 021f 	and.w	r2, r3, #31
 8001ca4:	4907      	ldr	r1, [pc, #28]	; (8001cc4 <__NVIC_EnableIRQ+0x38>)
 8001ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001caa:	095b      	lsrs	r3, r3, #5
 8001cac:	2001      	movs	r0, #1
 8001cae:	fa00 f202 	lsl.w	r2, r0, r2
 8001cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001cb6:	bf00      	nop
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	e000e100 	.word	0xe000e100

08001cc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	4603      	mov	r3, r0
 8001cd0:	6039      	str	r1, [r7, #0]
 8001cd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	db0a      	blt.n	8001cf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	b2da      	uxtb	r2, r3
 8001ce0:	490c      	ldr	r1, [pc, #48]	; (8001d14 <__NVIC_SetPriority+0x4c>)
 8001ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce6:	0112      	lsls	r2, r2, #4
 8001ce8:	b2d2      	uxtb	r2, r2
 8001cea:	440b      	add	r3, r1
 8001cec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cf0:	e00a      	b.n	8001d08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	b2da      	uxtb	r2, r3
 8001cf6:	4908      	ldr	r1, [pc, #32]	; (8001d18 <__NVIC_SetPriority+0x50>)
 8001cf8:	79fb      	ldrb	r3, [r7, #7]
 8001cfa:	f003 030f 	and.w	r3, r3, #15
 8001cfe:	3b04      	subs	r3, #4
 8001d00:	0112      	lsls	r2, r2, #4
 8001d02:	b2d2      	uxtb	r2, r2
 8001d04:	440b      	add	r3, r1
 8001d06:	761a      	strb	r2, [r3, #24]
}
 8001d08:	bf00      	nop
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	e000e100 	.word	0xe000e100
 8001d18:	e000ed00 	.word	0xe000ed00

08001d1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b089      	sub	sp, #36	; 0x24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	60b9      	str	r1, [r7, #8]
 8001d26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	f003 0307 	and.w	r3, r3, #7
 8001d2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	f1c3 0307 	rsb	r3, r3, #7
 8001d36:	2b04      	cmp	r3, #4
 8001d38:	bf28      	it	cs
 8001d3a:	2304      	movcs	r3, #4
 8001d3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	3304      	adds	r3, #4
 8001d42:	2b06      	cmp	r3, #6
 8001d44:	d902      	bls.n	8001d4c <NVIC_EncodePriority+0x30>
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	3b03      	subs	r3, #3
 8001d4a:	e000      	b.n	8001d4e <NVIC_EncodePriority+0x32>
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d50:	f04f 32ff 	mov.w	r2, #4294967295
 8001d54:	69bb      	ldr	r3, [r7, #24]
 8001d56:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5a:	43da      	mvns	r2, r3
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	401a      	ands	r2, r3
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d64:	f04f 31ff 	mov.w	r1, #4294967295
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d6e:	43d9      	mvns	r1, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d74:	4313      	orrs	r3, r2
         );
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3724      	adds	r7, #36	; 0x24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
	...

08001d84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	3b01      	subs	r3, #1
 8001d90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d94:	d301      	bcc.n	8001d9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d96:	2301      	movs	r3, #1
 8001d98:	e00f      	b.n	8001dba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d9a:	4a0a      	ldr	r2, [pc, #40]	; (8001dc4 <SysTick_Config+0x40>)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	3b01      	subs	r3, #1
 8001da0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001da2:	210f      	movs	r1, #15
 8001da4:	f04f 30ff 	mov.w	r0, #4294967295
 8001da8:	f7ff ff8e 	bl	8001cc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dac:	4b05      	ldr	r3, [pc, #20]	; (8001dc4 <SysTick_Config+0x40>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001db2:	4b04      	ldr	r3, [pc, #16]	; (8001dc4 <SysTick_Config+0x40>)
 8001db4:	2207      	movs	r2, #7
 8001db6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3708      	adds	r7, #8
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	e000e010 	.word	0xe000e010

08001dc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f7ff ff29 	bl	8001c28 <__NVIC_SetPriorityGrouping>
}
 8001dd6:	bf00      	nop
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b086      	sub	sp, #24
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	4603      	mov	r3, r0
 8001de6:	60b9      	str	r1, [r7, #8]
 8001de8:	607a      	str	r2, [r7, #4]
 8001dea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001dec:	2300      	movs	r3, #0
 8001dee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001df0:	f7ff ff3e 	bl	8001c70 <__NVIC_GetPriorityGrouping>
 8001df4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	68b9      	ldr	r1, [r7, #8]
 8001dfa:	6978      	ldr	r0, [r7, #20]
 8001dfc:	f7ff ff8e 	bl	8001d1c <NVIC_EncodePriority>
 8001e00:	4602      	mov	r2, r0
 8001e02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e06:	4611      	mov	r1, r2
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff ff5d 	bl	8001cc8 <__NVIC_SetPriority>
}
 8001e0e:	bf00      	nop
 8001e10:	3718      	adds	r7, #24
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}

08001e16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e16:	b580      	push	{r7, lr}
 8001e18:	b082      	sub	sp, #8
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff ff31 	bl	8001c8c <__NVIC_EnableIRQ>
}
 8001e2a:	bf00      	nop
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e32:	b580      	push	{r7, lr}
 8001e34:	b082      	sub	sp, #8
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f7ff ffa2 	bl	8001d84 <SysTick_Config>
 8001e40:	4603      	mov	r3, r0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
	...

08001e4c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e54:	2300      	movs	r3, #0
 8001e56:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e58:	f7ff feb6 	bl	8001bc8 <HAL_GetTick>
 8001e5c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d101      	bne.n	8001e68 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e099      	b.n	8001f9c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2202      	movs	r2, #2
 8001e6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2200      	movs	r2, #0
 8001e74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f022 0201 	bic.w	r2, r2, #1
 8001e86:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e88:	e00f      	b.n	8001eaa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e8a:	f7ff fe9d 	bl	8001bc8 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	2b05      	cmp	r3, #5
 8001e96:	d908      	bls.n	8001eaa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2220      	movs	r2, #32
 8001e9c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2203      	movs	r2, #3
 8001ea2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e078      	b.n	8001f9c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0301 	and.w	r3, r3, #1
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d1e8      	bne.n	8001e8a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ec0:	697a      	ldr	r2, [r7, #20]
 8001ec2:	4b38      	ldr	r3, [pc, #224]	; (8001fa4 <HAL_DMA_Init+0x158>)
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	685a      	ldr	r2, [r3, #4]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ed6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	691b      	ldr	r3, [r3, #16]
 8001edc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ee2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	699b      	ldr	r3, [r3, #24]
 8001ee8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001eee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6a1b      	ldr	r3, [r3, #32]
 8001ef4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f00:	2b04      	cmp	r3, #4
 8001f02:	d107      	bne.n	8001f14 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	697a      	ldr	r2, [r7, #20]
 8001f10:	4313      	orrs	r3, r2
 8001f12:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	697a      	ldr	r2, [r7, #20]
 8001f1a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	695b      	ldr	r3, [r3, #20]
 8001f22:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	f023 0307 	bic.w	r3, r3, #7
 8001f2a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f30:	697a      	ldr	r2, [r7, #20]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f3a:	2b04      	cmp	r3, #4
 8001f3c:	d117      	bne.n	8001f6e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f42:	697a      	ldr	r2, [r7, #20]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d00e      	beq.n	8001f6e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f000 fa9f 	bl	8002494 <DMA_CheckFifoParam>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d008      	beq.n	8001f6e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2240      	movs	r2, #64	; 0x40
 8001f60:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2201      	movs	r2, #1
 8001f66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e016      	b.n	8001f9c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	697a      	ldr	r2, [r7, #20]
 8001f74:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f000 fa56 	bl	8002428 <DMA_CalcBaseAndBitshift>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f84:	223f      	movs	r2, #63	; 0x3f
 8001f86:	409a      	lsls	r2, r3
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2201      	movs	r2, #1
 8001f96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001f9a:	2300      	movs	r3, #0
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3718      	adds	r7, #24
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	f010803f 	.word	0xf010803f

08001fa8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b086      	sub	sp, #24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
 8001fb4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fbe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d101      	bne.n	8001fce <HAL_DMA_Start_IT+0x26>
 8001fca:	2302      	movs	r3, #2
 8001fcc:	e040      	b.n	8002050 <HAL_DMA_Start_IT+0xa8>
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d12f      	bne.n	8002042 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2202      	movs	r2, #2
 8001fe6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2200      	movs	r2, #0
 8001fee:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	68b9      	ldr	r1, [r7, #8]
 8001ff6:	68f8      	ldr	r0, [r7, #12]
 8001ff8:	f000 f9e8 	bl	80023cc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002000:	223f      	movs	r2, #63	; 0x3f
 8002002:	409a      	lsls	r2, r3
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f042 0216 	orr.w	r2, r2, #22
 8002016:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201c:	2b00      	cmp	r3, #0
 800201e:	d007      	beq.n	8002030 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f042 0208 	orr.w	r2, r2, #8
 800202e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f042 0201 	orr.w	r2, r2, #1
 800203e:	601a      	str	r2, [r3, #0]
 8002040:	e005      	b.n	800204e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2200      	movs	r2, #0
 8002046:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800204a:	2302      	movs	r3, #2
 800204c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800204e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002050:	4618      	mov	r0, r3
 8002052:	3718      	adds	r7, #24
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002066:	b2db      	uxtb	r3, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d004      	beq.n	8002076 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2280      	movs	r2, #128	; 0x80
 8002070:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e00c      	b.n	8002090 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2205      	movs	r2, #5
 800207a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f022 0201 	bic.w	r2, r2, #1
 800208c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800208e:	2300      	movs	r3, #0
}
 8002090:	4618      	mov	r0, r3
 8002092:	370c      	adds	r7, #12
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80020a4:	2300      	movs	r3, #0
 80020a6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80020a8:	4b8e      	ldr	r3, [pc, #568]	; (80022e4 <HAL_DMA_IRQHandler+0x248>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a8e      	ldr	r2, [pc, #568]	; (80022e8 <HAL_DMA_IRQHandler+0x24c>)
 80020ae:	fba2 2303 	umull	r2, r3, r2, r3
 80020b2:	0a9b      	lsrs	r3, r3, #10
 80020b4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020c6:	2208      	movs	r2, #8
 80020c8:	409a      	lsls	r2, r3
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	4013      	ands	r3, r2
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d01a      	beq.n	8002108 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 0304 	and.w	r3, r3, #4
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d013      	beq.n	8002108 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f022 0204 	bic.w	r2, r2, #4
 80020ee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020f4:	2208      	movs	r2, #8
 80020f6:	409a      	lsls	r2, r3
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002100:	f043 0201 	orr.w	r2, r3, #1
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800210c:	2201      	movs	r2, #1
 800210e:	409a      	lsls	r2, r3
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	4013      	ands	r3, r2
 8002114:	2b00      	cmp	r3, #0
 8002116:	d012      	beq.n	800213e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	695b      	ldr	r3, [r3, #20]
 800211e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002122:	2b00      	cmp	r3, #0
 8002124:	d00b      	beq.n	800213e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800212a:	2201      	movs	r2, #1
 800212c:	409a      	lsls	r2, r3
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002136:	f043 0202 	orr.w	r2, r3, #2
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002142:	2204      	movs	r2, #4
 8002144:	409a      	lsls	r2, r3
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	4013      	ands	r3, r2
 800214a:	2b00      	cmp	r3, #0
 800214c:	d012      	beq.n	8002174 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 0302 	and.w	r3, r3, #2
 8002158:	2b00      	cmp	r3, #0
 800215a:	d00b      	beq.n	8002174 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002160:	2204      	movs	r2, #4
 8002162:	409a      	lsls	r2, r3
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800216c:	f043 0204 	orr.w	r2, r3, #4
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002178:	2210      	movs	r2, #16
 800217a:	409a      	lsls	r2, r3
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	4013      	ands	r3, r2
 8002180:	2b00      	cmp	r3, #0
 8002182:	d043      	beq.n	800220c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0308 	and.w	r3, r3, #8
 800218e:	2b00      	cmp	r3, #0
 8002190:	d03c      	beq.n	800220c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002196:	2210      	movs	r2, #16
 8002198:	409a      	lsls	r2, r3
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d018      	beq.n	80021de <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d108      	bne.n	80021cc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d024      	beq.n	800220c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	4798      	blx	r3
 80021ca:	e01f      	b.n	800220c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d01b      	beq.n	800220c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	4798      	blx	r3
 80021dc:	e016      	b.n	800220c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d107      	bne.n	80021fc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f022 0208 	bic.w	r2, r2, #8
 80021fa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002200:	2b00      	cmp	r3, #0
 8002202:	d003      	beq.n	800220c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002210:	2220      	movs	r2, #32
 8002212:	409a      	lsls	r2, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	4013      	ands	r3, r2
 8002218:	2b00      	cmp	r3, #0
 800221a:	f000 808f 	beq.w	800233c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0310 	and.w	r3, r3, #16
 8002228:	2b00      	cmp	r3, #0
 800222a:	f000 8087 	beq.w	800233c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002232:	2220      	movs	r2, #32
 8002234:	409a      	lsls	r2, r3
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002240:	b2db      	uxtb	r3, r3
 8002242:	2b05      	cmp	r3, #5
 8002244:	d136      	bne.n	80022b4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f022 0216 	bic.w	r2, r2, #22
 8002254:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	695a      	ldr	r2, [r3, #20]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002264:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226a:	2b00      	cmp	r3, #0
 800226c:	d103      	bne.n	8002276 <HAL_DMA_IRQHandler+0x1da>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002272:	2b00      	cmp	r3, #0
 8002274:	d007      	beq.n	8002286 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f022 0208 	bic.w	r2, r2, #8
 8002284:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800228a:	223f      	movs	r2, #63	; 0x3f
 800228c:	409a      	lsls	r2, r3
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2201      	movs	r2, #1
 8002296:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d07e      	beq.n	80023a8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	4798      	blx	r3
        }
        return;
 80022b2:	e079      	b.n	80023a8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d01d      	beq.n	80022fe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d10d      	bne.n	80022ec <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d031      	beq.n	800233c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	4798      	blx	r3
 80022e0:	e02c      	b.n	800233c <HAL_DMA_IRQHandler+0x2a0>
 80022e2:	bf00      	nop
 80022e4:	2000000c 	.word	0x2000000c
 80022e8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d023      	beq.n	800233c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	4798      	blx	r3
 80022fc:	e01e      	b.n	800233c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002308:	2b00      	cmp	r3, #0
 800230a:	d10f      	bne.n	800232c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f022 0210 	bic.w	r2, r2, #16
 800231a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2201      	movs	r2, #1
 8002320:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002330:	2b00      	cmp	r3, #0
 8002332:	d003      	beq.n	800233c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002340:	2b00      	cmp	r3, #0
 8002342:	d032      	beq.n	80023aa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002348:	f003 0301 	and.w	r3, r3, #1
 800234c:	2b00      	cmp	r3, #0
 800234e:	d022      	beq.n	8002396 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2205      	movs	r2, #5
 8002354:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f022 0201 	bic.w	r2, r2, #1
 8002366:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	3301      	adds	r3, #1
 800236c:	60bb      	str	r3, [r7, #8]
 800236e:	697a      	ldr	r2, [r7, #20]
 8002370:	429a      	cmp	r2, r3
 8002372:	d307      	bcc.n	8002384 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0301 	and.w	r3, r3, #1
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1f2      	bne.n	8002368 <HAL_DMA_IRQHandler+0x2cc>
 8002382:	e000      	b.n	8002386 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002384:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2201      	movs	r2, #1
 800238a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2200      	movs	r2, #0
 8002392:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800239a:	2b00      	cmp	r3, #0
 800239c:	d005      	beq.n	80023aa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	4798      	blx	r3
 80023a6:	e000      	b.n	80023aa <HAL_DMA_IRQHandler+0x30e>
        return;
 80023a8:	bf00      	nop
    }
  }
}
 80023aa:	3718      	adds	r7, #24
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023be:	b2db      	uxtb	r3, r3
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr

080023cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
 80023d8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80023e8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	683a      	ldr	r2, [r7, #0]
 80023f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	2b40      	cmp	r3, #64	; 0x40
 80023f8:	d108      	bne.n	800240c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	68ba      	ldr	r2, [r7, #8]
 8002408:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800240a:	e007      	b.n	800241c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	68ba      	ldr	r2, [r7, #8]
 8002412:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	60da      	str	r2, [r3, #12]
}
 800241c:	bf00      	nop
 800241e:	3714      	adds	r7, #20
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002428:	b480      	push	{r7}
 800242a:	b085      	sub	sp, #20
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	b2db      	uxtb	r3, r3
 8002436:	3b10      	subs	r3, #16
 8002438:	4a14      	ldr	r2, [pc, #80]	; (800248c <DMA_CalcBaseAndBitshift+0x64>)
 800243a:	fba2 2303 	umull	r2, r3, r2, r3
 800243e:	091b      	lsrs	r3, r3, #4
 8002440:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002442:	4a13      	ldr	r2, [pc, #76]	; (8002490 <DMA_CalcBaseAndBitshift+0x68>)
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	4413      	add	r3, r2
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	461a      	mov	r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2b03      	cmp	r3, #3
 8002454:	d909      	bls.n	800246a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800245e:	f023 0303 	bic.w	r3, r3, #3
 8002462:	1d1a      	adds	r2, r3, #4
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	659a      	str	r2, [r3, #88]	; 0x58
 8002468:	e007      	b.n	800247a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002472:	f023 0303 	bic.w	r3, r3, #3
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800247e:	4618      	mov	r0, r3
 8002480:	3714      	adds	r7, #20
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	aaaaaaab 	.word	0xaaaaaaab
 8002490:	0800b748 	.word	0x0800b748

08002494 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002494:	b480      	push	{r7}
 8002496:	b085      	sub	sp, #20
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800249c:	2300      	movs	r3, #0
 800249e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	699b      	ldr	r3, [r3, #24]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d11f      	bne.n	80024ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	2b03      	cmp	r3, #3
 80024b2:	d856      	bhi.n	8002562 <DMA_CheckFifoParam+0xce>
 80024b4:	a201      	add	r2, pc, #4	; (adr r2, 80024bc <DMA_CheckFifoParam+0x28>)
 80024b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024ba:	bf00      	nop
 80024bc:	080024cd 	.word	0x080024cd
 80024c0:	080024df 	.word	0x080024df
 80024c4:	080024cd 	.word	0x080024cd
 80024c8:	08002563 	.word	0x08002563
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d046      	beq.n	8002566 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024dc:	e043      	b.n	8002566 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80024e6:	d140      	bne.n	800256a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024ec:	e03d      	b.n	800256a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	699b      	ldr	r3, [r3, #24]
 80024f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024f6:	d121      	bne.n	800253c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	2b03      	cmp	r3, #3
 80024fc:	d837      	bhi.n	800256e <DMA_CheckFifoParam+0xda>
 80024fe:	a201      	add	r2, pc, #4	; (adr r2, 8002504 <DMA_CheckFifoParam+0x70>)
 8002500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002504:	08002515 	.word	0x08002515
 8002508:	0800251b 	.word	0x0800251b
 800250c:	08002515 	.word	0x08002515
 8002510:	0800252d 	.word	0x0800252d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	73fb      	strb	r3, [r7, #15]
      break;
 8002518:	e030      	b.n	800257c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800251e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d025      	beq.n	8002572 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800252a:	e022      	b.n	8002572 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002530:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002534:	d11f      	bne.n	8002576 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800253a:	e01c      	b.n	8002576 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	2b02      	cmp	r3, #2
 8002540:	d903      	bls.n	800254a <DMA_CheckFifoParam+0xb6>
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	2b03      	cmp	r3, #3
 8002546:	d003      	beq.n	8002550 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002548:	e018      	b.n	800257c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	73fb      	strb	r3, [r7, #15]
      break;
 800254e:	e015      	b.n	800257c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002554:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d00e      	beq.n	800257a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	73fb      	strb	r3, [r7, #15]
      break;
 8002560:	e00b      	b.n	800257a <DMA_CheckFifoParam+0xe6>
      break;
 8002562:	bf00      	nop
 8002564:	e00a      	b.n	800257c <DMA_CheckFifoParam+0xe8>
      break;
 8002566:	bf00      	nop
 8002568:	e008      	b.n	800257c <DMA_CheckFifoParam+0xe8>
      break;
 800256a:	bf00      	nop
 800256c:	e006      	b.n	800257c <DMA_CheckFifoParam+0xe8>
      break;
 800256e:	bf00      	nop
 8002570:	e004      	b.n	800257c <DMA_CheckFifoParam+0xe8>
      break;
 8002572:	bf00      	nop
 8002574:	e002      	b.n	800257c <DMA_CheckFifoParam+0xe8>
      break;   
 8002576:	bf00      	nop
 8002578:	e000      	b.n	800257c <DMA_CheckFifoParam+0xe8>
      break;
 800257a:	bf00      	nop
    }
  } 
  
  return status; 
 800257c:	7bfb      	ldrb	r3, [r7, #15]
}
 800257e:	4618      	mov	r0, r3
 8002580:	3714      	adds	r7, #20
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop

0800258c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800258c:	b480      	push	{r7}
 800258e:	b089      	sub	sp, #36	; 0x24
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002596:	2300      	movs	r3, #0
 8002598:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800259a:	2300      	movs	r3, #0
 800259c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800259e:	2300      	movs	r3, #0
 80025a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025a2:	2300      	movs	r3, #0
 80025a4:	61fb      	str	r3, [r7, #28]
 80025a6:	e16b      	b.n	8002880 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025a8:	2201      	movs	r2, #1
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	fa02 f303 	lsl.w	r3, r2, r3
 80025b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	697a      	ldr	r2, [r7, #20]
 80025b8:	4013      	ands	r3, r2
 80025ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	f040 815a 	bne.w	800287a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f003 0303 	and.w	r3, r3, #3
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d005      	beq.n	80025de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d130      	bne.n	8002640 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	2203      	movs	r2, #3
 80025ea:	fa02 f303 	lsl.w	r3, r2, r3
 80025ee:	43db      	mvns	r3, r3
 80025f0:	69ba      	ldr	r2, [r7, #24]
 80025f2:	4013      	ands	r3, r2
 80025f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	68da      	ldr	r2, [r3, #12]
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	005b      	lsls	r3, r3, #1
 80025fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002602:	69ba      	ldr	r2, [r7, #24]
 8002604:	4313      	orrs	r3, r2
 8002606:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	69ba      	ldr	r2, [r7, #24]
 800260c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002614:	2201      	movs	r2, #1
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	fa02 f303 	lsl.w	r3, r2, r3
 800261c:	43db      	mvns	r3, r3
 800261e:	69ba      	ldr	r2, [r7, #24]
 8002620:	4013      	ands	r3, r2
 8002622:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	091b      	lsrs	r3, r3, #4
 800262a:	f003 0201 	and.w	r2, r3, #1
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	4313      	orrs	r3, r2
 8002638:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	69ba      	ldr	r2, [r7, #24]
 800263e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f003 0303 	and.w	r3, r3, #3
 8002648:	2b03      	cmp	r3, #3
 800264a:	d017      	beq.n	800267c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	2203      	movs	r2, #3
 8002658:	fa02 f303 	lsl.w	r3, r2, r3
 800265c:	43db      	mvns	r3, r3
 800265e:	69ba      	ldr	r2, [r7, #24]
 8002660:	4013      	ands	r3, r2
 8002662:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	689a      	ldr	r2, [r3, #8]
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	005b      	lsls	r3, r3, #1
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	69ba      	ldr	r2, [r7, #24]
 8002672:	4313      	orrs	r3, r2
 8002674:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f003 0303 	and.w	r3, r3, #3
 8002684:	2b02      	cmp	r3, #2
 8002686:	d123      	bne.n	80026d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	08da      	lsrs	r2, r3, #3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	3208      	adds	r2, #8
 8002690:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002694:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	f003 0307 	and.w	r3, r3, #7
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	220f      	movs	r2, #15
 80026a0:	fa02 f303 	lsl.w	r3, r2, r3
 80026a4:	43db      	mvns	r3, r3
 80026a6:	69ba      	ldr	r2, [r7, #24]
 80026a8:	4013      	ands	r3, r2
 80026aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	691a      	ldr	r2, [r3, #16]
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	f003 0307 	and.w	r3, r3, #7
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	69ba      	ldr	r2, [r7, #24]
 80026be:	4313      	orrs	r3, r2
 80026c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	08da      	lsrs	r2, r3, #3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	3208      	adds	r2, #8
 80026ca:	69b9      	ldr	r1, [r7, #24]
 80026cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	005b      	lsls	r3, r3, #1
 80026da:	2203      	movs	r2, #3
 80026dc:	fa02 f303 	lsl.w	r3, r2, r3
 80026e0:	43db      	mvns	r3, r3
 80026e2:	69ba      	ldr	r2, [r7, #24]
 80026e4:	4013      	ands	r3, r2
 80026e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f003 0203 	and.w	r2, r3, #3
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800270c:	2b00      	cmp	r3, #0
 800270e:	f000 80b4 	beq.w	800287a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	60fb      	str	r3, [r7, #12]
 8002716:	4b60      	ldr	r3, [pc, #384]	; (8002898 <HAL_GPIO_Init+0x30c>)
 8002718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800271a:	4a5f      	ldr	r2, [pc, #380]	; (8002898 <HAL_GPIO_Init+0x30c>)
 800271c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002720:	6453      	str	r3, [r2, #68]	; 0x44
 8002722:	4b5d      	ldr	r3, [pc, #372]	; (8002898 <HAL_GPIO_Init+0x30c>)
 8002724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002726:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800272a:	60fb      	str	r3, [r7, #12]
 800272c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800272e:	4a5b      	ldr	r2, [pc, #364]	; (800289c <HAL_GPIO_Init+0x310>)
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	089b      	lsrs	r3, r3, #2
 8002734:	3302      	adds	r3, #2
 8002736:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800273a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	f003 0303 	and.w	r3, r3, #3
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	220f      	movs	r2, #15
 8002746:	fa02 f303 	lsl.w	r3, r2, r3
 800274a:	43db      	mvns	r3, r3
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	4013      	ands	r3, r2
 8002750:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a52      	ldr	r2, [pc, #328]	; (80028a0 <HAL_GPIO_Init+0x314>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d02b      	beq.n	80027b2 <HAL_GPIO_Init+0x226>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a51      	ldr	r2, [pc, #324]	; (80028a4 <HAL_GPIO_Init+0x318>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d025      	beq.n	80027ae <HAL_GPIO_Init+0x222>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4a50      	ldr	r2, [pc, #320]	; (80028a8 <HAL_GPIO_Init+0x31c>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d01f      	beq.n	80027aa <HAL_GPIO_Init+0x21e>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a4f      	ldr	r2, [pc, #316]	; (80028ac <HAL_GPIO_Init+0x320>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d019      	beq.n	80027a6 <HAL_GPIO_Init+0x21a>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4a4e      	ldr	r2, [pc, #312]	; (80028b0 <HAL_GPIO_Init+0x324>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d013      	beq.n	80027a2 <HAL_GPIO_Init+0x216>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a4d      	ldr	r2, [pc, #308]	; (80028b4 <HAL_GPIO_Init+0x328>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d00d      	beq.n	800279e <HAL_GPIO_Init+0x212>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4a4c      	ldr	r2, [pc, #304]	; (80028b8 <HAL_GPIO_Init+0x32c>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d007      	beq.n	800279a <HAL_GPIO_Init+0x20e>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4a4b      	ldr	r2, [pc, #300]	; (80028bc <HAL_GPIO_Init+0x330>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d101      	bne.n	8002796 <HAL_GPIO_Init+0x20a>
 8002792:	2307      	movs	r3, #7
 8002794:	e00e      	b.n	80027b4 <HAL_GPIO_Init+0x228>
 8002796:	2308      	movs	r3, #8
 8002798:	e00c      	b.n	80027b4 <HAL_GPIO_Init+0x228>
 800279a:	2306      	movs	r3, #6
 800279c:	e00a      	b.n	80027b4 <HAL_GPIO_Init+0x228>
 800279e:	2305      	movs	r3, #5
 80027a0:	e008      	b.n	80027b4 <HAL_GPIO_Init+0x228>
 80027a2:	2304      	movs	r3, #4
 80027a4:	e006      	b.n	80027b4 <HAL_GPIO_Init+0x228>
 80027a6:	2303      	movs	r3, #3
 80027a8:	e004      	b.n	80027b4 <HAL_GPIO_Init+0x228>
 80027aa:	2302      	movs	r3, #2
 80027ac:	e002      	b.n	80027b4 <HAL_GPIO_Init+0x228>
 80027ae:	2301      	movs	r3, #1
 80027b0:	e000      	b.n	80027b4 <HAL_GPIO_Init+0x228>
 80027b2:	2300      	movs	r3, #0
 80027b4:	69fa      	ldr	r2, [r7, #28]
 80027b6:	f002 0203 	and.w	r2, r2, #3
 80027ba:	0092      	lsls	r2, r2, #2
 80027bc:	4093      	lsls	r3, r2
 80027be:	69ba      	ldr	r2, [r7, #24]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027c4:	4935      	ldr	r1, [pc, #212]	; (800289c <HAL_GPIO_Init+0x310>)
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	089b      	lsrs	r3, r3, #2
 80027ca:	3302      	adds	r3, #2
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027d2:	4b3b      	ldr	r3, [pc, #236]	; (80028c0 <HAL_GPIO_Init+0x334>)
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	43db      	mvns	r3, r3
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	4013      	ands	r3, r2
 80027e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d003      	beq.n	80027f6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80027ee:	69ba      	ldr	r2, [r7, #24]
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027f6:	4a32      	ldr	r2, [pc, #200]	; (80028c0 <HAL_GPIO_Init+0x334>)
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027fc:	4b30      	ldr	r3, [pc, #192]	; (80028c0 <HAL_GPIO_Init+0x334>)
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	43db      	mvns	r3, r3
 8002806:	69ba      	ldr	r2, [r7, #24]
 8002808:	4013      	ands	r3, r2
 800280a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002814:	2b00      	cmp	r3, #0
 8002816:	d003      	beq.n	8002820 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	4313      	orrs	r3, r2
 800281e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002820:	4a27      	ldr	r2, [pc, #156]	; (80028c0 <HAL_GPIO_Init+0x334>)
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002826:	4b26      	ldr	r3, [pc, #152]	; (80028c0 <HAL_GPIO_Init+0x334>)
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	43db      	mvns	r3, r3
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	4013      	ands	r3, r2
 8002834:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d003      	beq.n	800284a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	4313      	orrs	r3, r2
 8002848:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800284a:	4a1d      	ldr	r2, [pc, #116]	; (80028c0 <HAL_GPIO_Init+0x334>)
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002850:	4b1b      	ldr	r3, [pc, #108]	; (80028c0 <HAL_GPIO_Init+0x334>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	43db      	mvns	r3, r3
 800285a:	69ba      	ldr	r2, [r7, #24]
 800285c:	4013      	ands	r3, r2
 800285e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d003      	beq.n	8002874 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800286c:	69ba      	ldr	r2, [r7, #24]
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	4313      	orrs	r3, r2
 8002872:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002874:	4a12      	ldr	r2, [pc, #72]	; (80028c0 <HAL_GPIO_Init+0x334>)
 8002876:	69bb      	ldr	r3, [r7, #24]
 8002878:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	3301      	adds	r3, #1
 800287e:	61fb      	str	r3, [r7, #28]
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	2b0f      	cmp	r3, #15
 8002884:	f67f ae90 	bls.w	80025a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002888:	bf00      	nop
 800288a:	bf00      	nop
 800288c:	3724      	adds	r7, #36	; 0x24
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	40023800 	.word	0x40023800
 800289c:	40013800 	.word	0x40013800
 80028a0:	40020000 	.word	0x40020000
 80028a4:	40020400 	.word	0x40020400
 80028a8:	40020800 	.word	0x40020800
 80028ac:	40020c00 	.word	0x40020c00
 80028b0:	40021000 	.word	0x40021000
 80028b4:	40021400 	.word	0x40021400
 80028b8:	40021800 	.word	0x40021800
 80028bc:	40021c00 	.word	0x40021c00
 80028c0:	40013c00 	.word	0x40013c00

080028c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	460b      	mov	r3, r1
 80028ce:	807b      	strh	r3, [r7, #2]
 80028d0:	4613      	mov	r3, r2
 80028d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028d4:	787b      	ldrb	r3, [r7, #1]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d003      	beq.n	80028e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028da:	887a      	ldrh	r2, [r7, #2]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028e0:	e003      	b.n	80028ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028e2:	887b      	ldrh	r3, [r7, #2]
 80028e4:	041a      	lsls	r2, r3, #16
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	619a      	str	r2, [r3, #24]
}
 80028ea:	bf00      	nop
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
	...

080028f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d101      	bne.n	800290a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e12b      	b.n	8002b62 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b00      	cmp	r3, #0
 8002914:	d106      	bne.n	8002924 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2200      	movs	r2, #0
 800291a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f7fe fbfe 	bl	8001120 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2224      	movs	r2, #36	; 0x24
 8002928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f022 0201 	bic.w	r2, r2, #1
 800293a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800294a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800295a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800295c:	f003 f8ac 	bl	8005ab8 <HAL_RCC_GetPCLK1Freq>
 8002960:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	4a81      	ldr	r2, [pc, #516]	; (8002b6c <HAL_I2C_Init+0x274>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d807      	bhi.n	800297c <HAL_I2C_Init+0x84>
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	4a80      	ldr	r2, [pc, #512]	; (8002b70 <HAL_I2C_Init+0x278>)
 8002970:	4293      	cmp	r3, r2
 8002972:	bf94      	ite	ls
 8002974:	2301      	movls	r3, #1
 8002976:	2300      	movhi	r3, #0
 8002978:	b2db      	uxtb	r3, r3
 800297a:	e006      	b.n	800298a <HAL_I2C_Init+0x92>
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	4a7d      	ldr	r2, [pc, #500]	; (8002b74 <HAL_I2C_Init+0x27c>)
 8002980:	4293      	cmp	r3, r2
 8002982:	bf94      	ite	ls
 8002984:	2301      	movls	r3, #1
 8002986:	2300      	movhi	r3, #0
 8002988:	b2db      	uxtb	r3, r3
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e0e7      	b.n	8002b62 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	4a78      	ldr	r2, [pc, #480]	; (8002b78 <HAL_I2C_Init+0x280>)
 8002996:	fba2 2303 	umull	r2, r3, r2, r3
 800299a:	0c9b      	lsrs	r3, r3, #18
 800299c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	68ba      	ldr	r2, [r7, #8]
 80029ae:	430a      	orrs	r2, r1
 80029b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	6a1b      	ldr	r3, [r3, #32]
 80029b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	4a6a      	ldr	r2, [pc, #424]	; (8002b6c <HAL_I2C_Init+0x274>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d802      	bhi.n	80029cc <HAL_I2C_Init+0xd4>
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	3301      	adds	r3, #1
 80029ca:	e009      	b.n	80029e0 <HAL_I2C_Init+0xe8>
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80029d2:	fb02 f303 	mul.w	r3, r2, r3
 80029d6:	4a69      	ldr	r2, [pc, #420]	; (8002b7c <HAL_I2C_Init+0x284>)
 80029d8:	fba2 2303 	umull	r2, r3, r2, r3
 80029dc:	099b      	lsrs	r3, r3, #6
 80029de:	3301      	adds	r3, #1
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	6812      	ldr	r2, [r2, #0]
 80029e4:	430b      	orrs	r3, r1
 80029e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	69db      	ldr	r3, [r3, #28]
 80029ee:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80029f2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	495c      	ldr	r1, [pc, #368]	; (8002b6c <HAL_I2C_Init+0x274>)
 80029fc:	428b      	cmp	r3, r1
 80029fe:	d819      	bhi.n	8002a34 <HAL_I2C_Init+0x13c>
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	1e59      	subs	r1, r3, #1
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	005b      	lsls	r3, r3, #1
 8002a0a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a0e:	1c59      	adds	r1, r3, #1
 8002a10:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002a14:	400b      	ands	r3, r1
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d00a      	beq.n	8002a30 <HAL_I2C_Init+0x138>
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	1e59      	subs	r1, r3, #1
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a28:	3301      	adds	r3, #1
 8002a2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a2e:	e051      	b.n	8002ad4 <HAL_I2C_Init+0x1dc>
 8002a30:	2304      	movs	r3, #4
 8002a32:	e04f      	b.n	8002ad4 <HAL_I2C_Init+0x1dc>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d111      	bne.n	8002a60 <HAL_I2C_Init+0x168>
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	1e58      	subs	r0, r3, #1
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6859      	ldr	r1, [r3, #4]
 8002a44:	460b      	mov	r3, r1
 8002a46:	005b      	lsls	r3, r3, #1
 8002a48:	440b      	add	r3, r1
 8002a4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a4e:	3301      	adds	r3, #1
 8002a50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	bf0c      	ite	eq
 8002a58:	2301      	moveq	r3, #1
 8002a5a:	2300      	movne	r3, #0
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	e012      	b.n	8002a86 <HAL_I2C_Init+0x18e>
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	1e58      	subs	r0, r3, #1
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6859      	ldr	r1, [r3, #4]
 8002a68:	460b      	mov	r3, r1
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	440b      	add	r3, r1
 8002a6e:	0099      	lsls	r1, r3, #2
 8002a70:	440b      	add	r3, r1
 8002a72:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a76:	3301      	adds	r3, #1
 8002a78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	bf0c      	ite	eq
 8002a80:	2301      	moveq	r3, #1
 8002a82:	2300      	movne	r3, #0
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <HAL_I2C_Init+0x196>
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e022      	b.n	8002ad4 <HAL_I2C_Init+0x1dc>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d10e      	bne.n	8002ab4 <HAL_I2C_Init+0x1bc>
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	1e58      	subs	r0, r3, #1
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6859      	ldr	r1, [r3, #4]
 8002a9e:	460b      	mov	r3, r1
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	440b      	add	r3, r1
 8002aa4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ab2:	e00f      	b.n	8002ad4 <HAL_I2C_Init+0x1dc>
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	1e58      	subs	r0, r3, #1
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6859      	ldr	r1, [r3, #4]
 8002abc:	460b      	mov	r3, r1
 8002abe:	009b      	lsls	r3, r3, #2
 8002ac0:	440b      	add	r3, r1
 8002ac2:	0099      	lsls	r1, r3, #2
 8002ac4:	440b      	add	r3, r1
 8002ac6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aca:	3301      	adds	r3, #1
 8002acc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ad0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002ad4:	6879      	ldr	r1, [r7, #4]
 8002ad6:	6809      	ldr	r1, [r1, #0]
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	69da      	ldr	r2, [r3, #28]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a1b      	ldr	r3, [r3, #32]
 8002aee:	431a      	orrs	r2, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	430a      	orrs	r2, r1
 8002af6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002b02:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	6911      	ldr	r1, [r2, #16]
 8002b0a:	687a      	ldr	r2, [r7, #4]
 8002b0c:	68d2      	ldr	r2, [r2, #12]
 8002b0e:	4311      	orrs	r1, r2
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	6812      	ldr	r2, [r2, #0]
 8002b14:	430b      	orrs	r3, r1
 8002b16:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	695a      	ldr	r2, [r3, #20]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	699b      	ldr	r3, [r3, #24]
 8002b2a:	431a      	orrs	r2, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	430a      	orrs	r2, r1
 8002b32:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f042 0201 	orr.w	r2, r2, #1
 8002b42:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2220      	movs	r2, #32
 8002b4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b60:	2300      	movs	r3, #0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3710      	adds	r7, #16
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	000186a0 	.word	0x000186a0
 8002b70:	001e847f 	.word	0x001e847f
 8002b74:	003d08ff 	.word	0x003d08ff
 8002b78:	431bde83 	.word	0x431bde83
 8002b7c:	10624dd3 	.word	0x10624dd3

08002b80 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b088      	sub	sp, #32
 8002b84:	af02      	add	r7, sp, #8
 8002b86:	60f8      	str	r0, [r7, #12]
 8002b88:	607a      	str	r2, [r7, #4]
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	817b      	strh	r3, [r7, #10]
 8002b90:	4613      	mov	r3, r2
 8002b92:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b94:	f7ff f818 	bl	8001bc8 <HAL_GetTick>
 8002b98:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b20      	cmp	r3, #32
 8002ba4:	f040 80e0 	bne.w	8002d68 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	9300      	str	r3, [sp, #0]
 8002bac:	2319      	movs	r3, #25
 8002bae:	2201      	movs	r2, #1
 8002bb0:	4970      	ldr	r1, [pc, #448]	; (8002d74 <HAL_I2C_Master_Transmit+0x1f4>)
 8002bb2:	68f8      	ldr	r0, [r7, #12]
 8002bb4:	f002 f8e6 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d001      	beq.n	8002bc2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	e0d3      	b.n	8002d6a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d101      	bne.n	8002bd0 <HAL_I2C_Master_Transmit+0x50>
 8002bcc:	2302      	movs	r3, #2
 8002bce:	e0cc      	b.n	8002d6a <HAL_I2C_Master_Transmit+0x1ea>
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d007      	beq.n	8002bf6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f042 0201 	orr.w	r2, r2, #1
 8002bf4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c04:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2221      	movs	r2, #33	; 0x21
 8002c0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2210      	movs	r2, #16
 8002c12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	893a      	ldrh	r2, [r7, #8]
 8002c26:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c2c:	b29a      	uxth	r2, r3
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	4a50      	ldr	r2, [pc, #320]	; (8002d78 <HAL_I2C_Master_Transmit+0x1f8>)
 8002c36:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002c38:	8979      	ldrh	r1, [r7, #10]
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	6a3a      	ldr	r2, [r7, #32]
 8002c3e:	68f8      	ldr	r0, [r7, #12]
 8002c40:	f001 fea8 	bl	8004994 <I2C_MasterRequestWrite>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e08d      	b.n	8002d6a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c4e:	2300      	movs	r3, #0
 8002c50:	613b      	str	r3, [r7, #16]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	695b      	ldr	r3, [r3, #20]
 8002c58:	613b      	str	r3, [r7, #16]
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	699b      	ldr	r3, [r3, #24]
 8002c60:	613b      	str	r3, [r7, #16]
 8002c62:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002c64:	e066      	b.n	8002d34 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c66:	697a      	ldr	r2, [r7, #20]
 8002c68:	6a39      	ldr	r1, [r7, #32]
 8002c6a:	68f8      	ldr	r0, [r7, #12]
 8002c6c:	f002 f960 	bl	8004f30 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d00d      	beq.n	8002c92 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7a:	2b04      	cmp	r3, #4
 8002c7c:	d107      	bne.n	8002c8e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c8c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e06b      	b.n	8002d6a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c96:	781a      	ldrb	r2, [r3, #0]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca2:	1c5a      	adds	r2, r3, #1
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	3b01      	subs	r3, #1
 8002cb0:	b29a      	uxth	r2, r3
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	695b      	ldr	r3, [r3, #20]
 8002cc8:	f003 0304 	and.w	r3, r3, #4
 8002ccc:	2b04      	cmp	r3, #4
 8002cce:	d11b      	bne.n	8002d08 <HAL_I2C_Master_Transmit+0x188>
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d017      	beq.n	8002d08 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cdc:	781a      	ldrb	r2, [r3, #0]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce8:	1c5a      	adds	r2, r3, #1
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	3b01      	subs	r3, #1
 8002cf6:	b29a      	uxth	r2, r3
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d00:	3b01      	subs	r3, #1
 8002d02:	b29a      	uxth	r2, r3
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d08:	697a      	ldr	r2, [r7, #20]
 8002d0a:	6a39      	ldr	r1, [r7, #32]
 8002d0c:	68f8      	ldr	r0, [r7, #12]
 8002d0e:	f002 f950 	bl	8004fb2 <I2C_WaitOnBTFFlagUntilTimeout>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d00d      	beq.n	8002d34 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1c:	2b04      	cmp	r3, #4
 8002d1e:	d107      	bne.n	8002d30 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d2e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e01a      	b.n	8002d6a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d194      	bne.n	8002c66 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2220      	movs	r2, #32
 8002d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002d64:	2300      	movs	r3, #0
 8002d66:	e000      	b.n	8002d6a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002d68:	2302      	movs	r3, #2
  }
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3718      	adds	r7, #24
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	00100002 	.word	0x00100002
 8002d78:	ffff0000 	.word	0xffff0000

08002d7c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b08c      	sub	sp, #48	; 0x30
 8002d80:	af02      	add	r7, sp, #8
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	607a      	str	r2, [r7, #4]
 8002d86:	461a      	mov	r2, r3
 8002d88:	460b      	mov	r3, r1
 8002d8a:	817b      	strh	r3, [r7, #10]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d90:	f7fe ff1a 	bl	8001bc8 <HAL_GetTick>
 8002d94:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b20      	cmp	r3, #32
 8002da0:	f040 820b 	bne.w	80031ba <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	2319      	movs	r3, #25
 8002daa:	2201      	movs	r2, #1
 8002dac:	497c      	ldr	r1, [pc, #496]	; (8002fa0 <HAL_I2C_Master_Receive+0x224>)
 8002dae:	68f8      	ldr	r0, [r7, #12]
 8002db0:	f001 ffe8 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002dba:	2302      	movs	r3, #2
 8002dbc:	e1fe      	b.n	80031bc <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d101      	bne.n	8002dcc <HAL_I2C_Master_Receive+0x50>
 8002dc8:	2302      	movs	r3, #2
 8002dca:	e1f7      	b.n	80031bc <HAL_I2C_Master_Receive+0x440>
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0301 	and.w	r3, r3, #1
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d007      	beq.n	8002df2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f042 0201 	orr.w	r2, r2, #1
 8002df0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e00:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2222      	movs	r2, #34	; 0x22
 8002e06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2210      	movs	r2, #16
 8002e0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	893a      	ldrh	r2, [r7, #8]
 8002e22:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e28:	b29a      	uxth	r2, r3
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	4a5c      	ldr	r2, [pc, #368]	; (8002fa4 <HAL_I2C_Master_Receive+0x228>)
 8002e32:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002e34:	8979      	ldrh	r1, [r7, #10]
 8002e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e3a:	68f8      	ldr	r0, [r7, #12]
 8002e3c:	f001 fe2c 	bl	8004a98 <I2C_MasterRequestRead>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e1b8      	b.n	80031bc <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d113      	bne.n	8002e7a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e52:	2300      	movs	r3, #0
 8002e54:	623b      	str	r3, [r7, #32]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	695b      	ldr	r3, [r3, #20]
 8002e5c:	623b      	str	r3, [r7, #32]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	699b      	ldr	r3, [r3, #24]
 8002e64:	623b      	str	r3, [r7, #32]
 8002e66:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e76:	601a      	str	r2, [r3, #0]
 8002e78:	e18c      	b.n	8003194 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d11b      	bne.n	8002eba <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e90:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e92:	2300      	movs	r3, #0
 8002e94:	61fb      	str	r3, [r7, #28]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	695b      	ldr	r3, [r3, #20]
 8002e9c:	61fb      	str	r3, [r7, #28]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	699b      	ldr	r3, [r3, #24]
 8002ea4:	61fb      	str	r3, [r7, #28]
 8002ea6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002eb6:	601a      	str	r2, [r3, #0]
 8002eb8:	e16c      	b.n	8003194 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d11b      	bne.n	8002efa <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ed0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ee0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	61bb      	str	r3, [r7, #24]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	695b      	ldr	r3, [r3, #20]
 8002eec:	61bb      	str	r3, [r7, #24]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	699b      	ldr	r3, [r3, #24]
 8002ef4:	61bb      	str	r3, [r7, #24]
 8002ef6:	69bb      	ldr	r3, [r7, #24]
 8002ef8:	e14c      	b.n	8003194 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002f08:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	617b      	str	r3, [r7, #20]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	695b      	ldr	r3, [r3, #20]
 8002f14:	617b      	str	r3, [r7, #20]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	699b      	ldr	r3, [r3, #24]
 8002f1c:	617b      	str	r3, [r7, #20]
 8002f1e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002f20:	e138      	b.n	8003194 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f26:	2b03      	cmp	r3, #3
 8002f28:	f200 80f1 	bhi.w	800310e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d123      	bne.n	8002f7c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f36:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002f38:	68f8      	ldr	r0, [r7, #12]
 8002f3a:	f002 f8ad 	bl	8005098 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d001      	beq.n	8002f48 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e139      	b.n	80031bc <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	691a      	ldr	r2, [r3, #16]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f52:	b2d2      	uxtb	r2, r2
 8002f54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5a:	1c5a      	adds	r2, r3, #1
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f64:	3b01      	subs	r3, #1
 8002f66:	b29a      	uxth	r2, r3
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	3b01      	subs	r3, #1
 8002f74:	b29a      	uxth	r2, r3
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f7a:	e10b      	b.n	8003194 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f80:	2b02      	cmp	r3, #2
 8002f82:	d14e      	bne.n	8003022 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f86:	9300      	str	r3, [sp, #0]
 8002f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	4906      	ldr	r1, [pc, #24]	; (8002fa8 <HAL_I2C_Master_Receive+0x22c>)
 8002f8e:	68f8      	ldr	r0, [r7, #12]
 8002f90:	f001 fef8 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d008      	beq.n	8002fac <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e10e      	b.n	80031bc <HAL_I2C_Master_Receive+0x440>
 8002f9e:	bf00      	nop
 8002fa0:	00100002 	.word	0x00100002
 8002fa4:	ffff0000 	.word	0xffff0000
 8002fa8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	691a      	ldr	r2, [r3, #16]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc6:	b2d2      	uxtb	r2, r2
 8002fc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fce:	1c5a      	adds	r2, r3, #1
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	691a      	ldr	r2, [r3, #16]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff8:	b2d2      	uxtb	r2, r2
 8002ffa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003000:	1c5a      	adds	r2, r3, #1
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800300a:	3b01      	subs	r3, #1
 800300c:	b29a      	uxth	r2, r3
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003016:	b29b      	uxth	r3, r3
 8003018:	3b01      	subs	r3, #1
 800301a:	b29a      	uxth	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003020:	e0b8      	b.n	8003194 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003024:	9300      	str	r3, [sp, #0]
 8003026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003028:	2200      	movs	r2, #0
 800302a:	4966      	ldr	r1, [pc, #408]	; (80031c4 <HAL_I2C_Master_Receive+0x448>)
 800302c:	68f8      	ldr	r0, [r7, #12]
 800302e:	f001 fea9 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d001      	beq.n	800303c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e0bf      	b.n	80031bc <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800304a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	691a      	ldr	r2, [r3, #16]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003056:	b2d2      	uxtb	r2, r2
 8003058:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800305e:	1c5a      	adds	r2, r3, #1
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003068:	3b01      	subs	r3, #1
 800306a:	b29a      	uxth	r2, r3
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003074:	b29b      	uxth	r3, r3
 8003076:	3b01      	subs	r3, #1
 8003078:	b29a      	uxth	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800307e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003080:	9300      	str	r3, [sp, #0]
 8003082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003084:	2200      	movs	r2, #0
 8003086:	494f      	ldr	r1, [pc, #316]	; (80031c4 <HAL_I2C_Master_Receive+0x448>)
 8003088:	68f8      	ldr	r0, [r7, #12]
 800308a:	f001 fe7b 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d001      	beq.n	8003098 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e091      	b.n	80031bc <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	691a      	ldr	r2, [r3, #16]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b2:	b2d2      	uxtb	r2, r2
 80030b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ba:	1c5a      	adds	r2, r3, #1
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030c4:	3b01      	subs	r3, #1
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030d0:	b29b      	uxth	r3, r3
 80030d2:	3b01      	subs	r3, #1
 80030d4:	b29a      	uxth	r2, r3
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	691a      	ldr	r2, [r3, #16]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e4:	b2d2      	uxtb	r2, r2
 80030e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ec:	1c5a      	adds	r2, r3, #1
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030f6:	3b01      	subs	r3, #1
 80030f8:	b29a      	uxth	r2, r3
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003102:	b29b      	uxth	r3, r3
 8003104:	3b01      	subs	r3, #1
 8003106:	b29a      	uxth	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800310c:	e042      	b.n	8003194 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800310e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003110:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003112:	68f8      	ldr	r0, [r7, #12]
 8003114:	f001 ffc0 	bl	8005098 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d001      	beq.n	8003122 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e04c      	b.n	80031bc <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	691a      	ldr	r2, [r3, #16]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312c:	b2d2      	uxtb	r2, r2
 800312e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003134:	1c5a      	adds	r2, r3, #1
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800313e:	3b01      	subs	r3, #1
 8003140:	b29a      	uxth	r2, r3
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800314a:	b29b      	uxth	r3, r3
 800314c:	3b01      	subs	r3, #1
 800314e:	b29a      	uxth	r2, r3
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	695b      	ldr	r3, [r3, #20]
 800315a:	f003 0304 	and.w	r3, r3, #4
 800315e:	2b04      	cmp	r3, #4
 8003160:	d118      	bne.n	8003194 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	691a      	ldr	r2, [r3, #16]
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800316c:	b2d2      	uxtb	r2, r2
 800316e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003174:	1c5a      	adds	r2, r3, #1
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800317e:	3b01      	subs	r3, #1
 8003180:	b29a      	uxth	r2, r3
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800318a:	b29b      	uxth	r3, r3
 800318c:	3b01      	subs	r3, #1
 800318e:	b29a      	uxth	r2, r3
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003198:	2b00      	cmp	r3, #0
 800319a:	f47f aec2 	bne.w	8002f22 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2220      	movs	r2, #32
 80031a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80031b6:	2300      	movs	r3, #0
 80031b8:	e000      	b.n	80031bc <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80031ba:	2302      	movs	r3, #2
  }
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3728      	adds	r7, #40	; 0x28
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	00010004 	.word	0x00010004

080031c8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b088      	sub	sp, #32
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80031d0:	2300      	movs	r3, #0
 80031d2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031e8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031f0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80031f2:	7bfb      	ldrb	r3, [r7, #15]
 80031f4:	2b10      	cmp	r3, #16
 80031f6:	d003      	beq.n	8003200 <HAL_I2C_EV_IRQHandler+0x38>
 80031f8:	7bfb      	ldrb	r3, [r7, #15]
 80031fa:	2b40      	cmp	r3, #64	; 0x40
 80031fc:	f040 80c1 	bne.w	8003382 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	699b      	ldr	r3, [r3, #24]
 8003206:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	f003 0301 	and.w	r3, r3, #1
 8003216:	2b00      	cmp	r3, #0
 8003218:	d10d      	bne.n	8003236 <HAL_I2C_EV_IRQHandler+0x6e>
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003220:	d003      	beq.n	800322a <HAL_I2C_EV_IRQHandler+0x62>
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003228:	d101      	bne.n	800322e <HAL_I2C_EV_IRQHandler+0x66>
 800322a:	2301      	movs	r3, #1
 800322c:	e000      	b.n	8003230 <HAL_I2C_EV_IRQHandler+0x68>
 800322e:	2300      	movs	r3, #0
 8003230:	2b01      	cmp	r3, #1
 8003232:	f000 8132 	beq.w	800349a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	f003 0301 	and.w	r3, r3, #1
 800323c:	2b00      	cmp	r3, #0
 800323e:	d00c      	beq.n	800325a <HAL_I2C_EV_IRQHandler+0x92>
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	0a5b      	lsrs	r3, r3, #9
 8003244:	f003 0301 	and.w	r3, r3, #1
 8003248:	2b00      	cmp	r3, #0
 800324a:	d006      	beq.n	800325a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f001 ffa8 	bl	80051a2 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 fd83 	bl	8003d5e <I2C_Master_SB>
 8003258:	e092      	b.n	8003380 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	08db      	lsrs	r3, r3, #3
 800325e:	f003 0301 	and.w	r3, r3, #1
 8003262:	2b00      	cmp	r3, #0
 8003264:	d009      	beq.n	800327a <HAL_I2C_EV_IRQHandler+0xb2>
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	0a5b      	lsrs	r3, r3, #9
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	2b00      	cmp	r3, #0
 8003270:	d003      	beq.n	800327a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f000 fdf9 	bl	8003e6a <I2C_Master_ADD10>
 8003278:	e082      	b.n	8003380 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	085b      	lsrs	r3, r3, #1
 800327e:	f003 0301 	and.w	r3, r3, #1
 8003282:	2b00      	cmp	r3, #0
 8003284:	d009      	beq.n	800329a <HAL_I2C_EV_IRQHandler+0xd2>
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	0a5b      	lsrs	r3, r3, #9
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	2b00      	cmp	r3, #0
 8003290:	d003      	beq.n	800329a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f000 fe13 	bl	8003ebe <I2C_Master_ADDR>
 8003298:	e072      	b.n	8003380 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800329a:	69bb      	ldr	r3, [r7, #24]
 800329c:	089b      	lsrs	r3, r3, #2
 800329e:	f003 0301 	and.w	r3, r3, #1
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d03b      	beq.n	800331e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032b4:	f000 80f3 	beq.w	800349e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	09db      	lsrs	r3, r3, #7
 80032bc:	f003 0301 	and.w	r3, r3, #1
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d00f      	beq.n	80032e4 <HAL_I2C_EV_IRQHandler+0x11c>
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	0a9b      	lsrs	r3, r3, #10
 80032c8:	f003 0301 	and.w	r3, r3, #1
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d009      	beq.n	80032e4 <HAL_I2C_EV_IRQHandler+0x11c>
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	089b      	lsrs	r3, r3, #2
 80032d4:	f003 0301 	and.w	r3, r3, #1
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d103      	bne.n	80032e4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f000 f9f3 	bl	80036c8 <I2C_MasterTransmit_TXE>
 80032e2:	e04d      	b.n	8003380 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	089b      	lsrs	r3, r3, #2
 80032e8:	f003 0301 	and.w	r3, r3, #1
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	f000 80d6 	beq.w	800349e <HAL_I2C_EV_IRQHandler+0x2d6>
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	0a5b      	lsrs	r3, r3, #9
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	f000 80cf 	beq.w	800349e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003300:	7bbb      	ldrb	r3, [r7, #14]
 8003302:	2b21      	cmp	r3, #33	; 0x21
 8003304:	d103      	bne.n	800330e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f000 fa7a 	bl	8003800 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800330c:	e0c7      	b.n	800349e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800330e:	7bfb      	ldrb	r3, [r7, #15]
 8003310:	2b40      	cmp	r3, #64	; 0x40
 8003312:	f040 80c4 	bne.w	800349e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 fae8 	bl	80038ec <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800331c:	e0bf      	b.n	800349e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003328:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800332c:	f000 80b7 	beq.w	800349e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	099b      	lsrs	r3, r3, #6
 8003334:	f003 0301 	and.w	r3, r3, #1
 8003338:	2b00      	cmp	r3, #0
 800333a:	d00f      	beq.n	800335c <HAL_I2C_EV_IRQHandler+0x194>
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	0a9b      	lsrs	r3, r3, #10
 8003340:	f003 0301 	and.w	r3, r3, #1
 8003344:	2b00      	cmp	r3, #0
 8003346:	d009      	beq.n	800335c <HAL_I2C_EV_IRQHandler+0x194>
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	089b      	lsrs	r3, r3, #2
 800334c:	f003 0301 	and.w	r3, r3, #1
 8003350:	2b00      	cmp	r3, #0
 8003352:	d103      	bne.n	800335c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f000 fb5d 	bl	8003a14 <I2C_MasterReceive_RXNE>
 800335a:	e011      	b.n	8003380 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	089b      	lsrs	r3, r3, #2
 8003360:	f003 0301 	and.w	r3, r3, #1
 8003364:	2b00      	cmp	r3, #0
 8003366:	f000 809a 	beq.w	800349e <HAL_I2C_EV_IRQHandler+0x2d6>
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	0a5b      	lsrs	r3, r3, #9
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b00      	cmp	r3, #0
 8003374:	f000 8093 	beq.w	800349e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f000 fc06 	bl	8003b8a <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800337e:	e08e      	b.n	800349e <HAL_I2C_EV_IRQHandler+0x2d6>
 8003380:	e08d      	b.n	800349e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003386:	2b00      	cmp	r3, #0
 8003388:	d004      	beq.n	8003394 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	695b      	ldr	r3, [r3, #20]
 8003390:	61fb      	str	r3, [r7, #28]
 8003392:	e007      	b.n	80033a4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	699b      	ldr	r3, [r3, #24]
 800339a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	695b      	ldr	r3, [r3, #20]
 80033a2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	085b      	lsrs	r3, r3, #1
 80033a8:	f003 0301 	and.w	r3, r3, #1
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d012      	beq.n	80033d6 <HAL_I2C_EV_IRQHandler+0x20e>
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	0a5b      	lsrs	r3, r3, #9
 80033b4:	f003 0301 	and.w	r3, r3, #1
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d00c      	beq.n	80033d6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d003      	beq.n	80033cc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	699b      	ldr	r3, [r3, #24]
 80033ca:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80033cc:	69b9      	ldr	r1, [r7, #24]
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f000 ffc4 	bl	800435c <I2C_Slave_ADDR>
 80033d4:	e066      	b.n	80034a4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	091b      	lsrs	r3, r3, #4
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d009      	beq.n	80033f6 <HAL_I2C_EV_IRQHandler+0x22e>
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	0a5b      	lsrs	r3, r3, #9
 80033e6:	f003 0301 	and.w	r3, r3, #1
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f000 fffe 	bl	80043f0 <I2C_Slave_STOPF>
 80033f4:	e056      	b.n	80034a4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80033f6:	7bbb      	ldrb	r3, [r7, #14]
 80033f8:	2b21      	cmp	r3, #33	; 0x21
 80033fa:	d002      	beq.n	8003402 <HAL_I2C_EV_IRQHandler+0x23a>
 80033fc:	7bbb      	ldrb	r3, [r7, #14]
 80033fe:	2b29      	cmp	r3, #41	; 0x29
 8003400:	d125      	bne.n	800344e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	09db      	lsrs	r3, r3, #7
 8003406:	f003 0301 	and.w	r3, r3, #1
 800340a:	2b00      	cmp	r3, #0
 800340c:	d00f      	beq.n	800342e <HAL_I2C_EV_IRQHandler+0x266>
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	0a9b      	lsrs	r3, r3, #10
 8003412:	f003 0301 	and.w	r3, r3, #1
 8003416:	2b00      	cmp	r3, #0
 8003418:	d009      	beq.n	800342e <HAL_I2C_EV_IRQHandler+0x266>
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	089b      	lsrs	r3, r3, #2
 800341e:	f003 0301 	and.w	r3, r3, #1
 8003422:	2b00      	cmp	r3, #0
 8003424:	d103      	bne.n	800342e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f000 feda 	bl	80041e0 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800342c:	e039      	b.n	80034a2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	089b      	lsrs	r3, r3, #2
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	2b00      	cmp	r3, #0
 8003438:	d033      	beq.n	80034a2 <HAL_I2C_EV_IRQHandler+0x2da>
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	0a5b      	lsrs	r3, r3, #9
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b00      	cmp	r3, #0
 8003444:	d02d      	beq.n	80034a2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f000 ff07 	bl	800425a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800344c:	e029      	b.n	80034a2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	099b      	lsrs	r3, r3, #6
 8003452:	f003 0301 	and.w	r3, r3, #1
 8003456:	2b00      	cmp	r3, #0
 8003458:	d00f      	beq.n	800347a <HAL_I2C_EV_IRQHandler+0x2b2>
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	0a9b      	lsrs	r3, r3, #10
 800345e:	f003 0301 	and.w	r3, r3, #1
 8003462:	2b00      	cmp	r3, #0
 8003464:	d009      	beq.n	800347a <HAL_I2C_EV_IRQHandler+0x2b2>
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	089b      	lsrs	r3, r3, #2
 800346a:	f003 0301 	and.w	r3, r3, #1
 800346e:	2b00      	cmp	r3, #0
 8003470:	d103      	bne.n	800347a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 ff12 	bl	800429c <I2C_SlaveReceive_RXNE>
 8003478:	e014      	b.n	80034a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	089b      	lsrs	r3, r3, #2
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00e      	beq.n	80034a4 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	0a5b      	lsrs	r3, r3, #9
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	2b00      	cmp	r3, #0
 8003490:	d008      	beq.n	80034a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f000 ff40 	bl	8004318 <I2C_SlaveReceive_BTF>
 8003498:	e004      	b.n	80034a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800349a:	bf00      	nop
 800349c:	e002      	b.n	80034a4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800349e:	bf00      	nop
 80034a0:	e000      	b.n	80034a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80034a2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80034a4:	3720      	adds	r7, #32
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}

080034aa <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80034aa:	b580      	push	{r7, lr}
 80034ac:	b08a      	sub	sp, #40	; 0x28
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	695b      	ldr	r3, [r3, #20]
 80034b8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80034c2:	2300      	movs	r3, #0
 80034c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80034cc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80034ce:	6a3b      	ldr	r3, [r7, #32]
 80034d0:	0a1b      	lsrs	r3, r3, #8
 80034d2:	f003 0301 	and.w	r3, r3, #1
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00e      	beq.n	80034f8 <HAL_I2C_ER_IRQHandler+0x4e>
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	0a1b      	lsrs	r3, r3, #8
 80034de:	f003 0301 	and.w	r3, r3, #1
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d008      	beq.n	80034f8 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80034e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e8:	f043 0301 	orr.w	r3, r3, #1
 80034ec:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80034f6:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80034f8:	6a3b      	ldr	r3, [r7, #32]
 80034fa:	0a5b      	lsrs	r3, r3, #9
 80034fc:	f003 0301 	and.w	r3, r3, #1
 8003500:	2b00      	cmp	r3, #0
 8003502:	d00e      	beq.n	8003522 <HAL_I2C_ER_IRQHandler+0x78>
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	0a1b      	lsrs	r3, r3, #8
 8003508:	f003 0301 	and.w	r3, r3, #1
 800350c:	2b00      	cmp	r3, #0
 800350e:	d008      	beq.n	8003522 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003512:	f043 0302 	orr.w	r3, r3, #2
 8003516:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003520:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003522:	6a3b      	ldr	r3, [r7, #32]
 8003524:	0a9b      	lsrs	r3, r3, #10
 8003526:	f003 0301 	and.w	r3, r3, #1
 800352a:	2b00      	cmp	r3, #0
 800352c:	d03f      	beq.n	80035ae <HAL_I2C_ER_IRQHandler+0x104>
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	0a1b      	lsrs	r3, r3, #8
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	2b00      	cmp	r3, #0
 8003538:	d039      	beq.n	80035ae <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800353a:	7efb      	ldrb	r3, [r7, #27]
 800353c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003542:	b29b      	uxth	r3, r3
 8003544:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800354c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003552:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003554:	7ebb      	ldrb	r3, [r7, #26]
 8003556:	2b20      	cmp	r3, #32
 8003558:	d112      	bne.n	8003580 <HAL_I2C_ER_IRQHandler+0xd6>
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d10f      	bne.n	8003580 <HAL_I2C_ER_IRQHandler+0xd6>
 8003560:	7cfb      	ldrb	r3, [r7, #19]
 8003562:	2b21      	cmp	r3, #33	; 0x21
 8003564:	d008      	beq.n	8003578 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003566:	7cfb      	ldrb	r3, [r7, #19]
 8003568:	2b29      	cmp	r3, #41	; 0x29
 800356a:	d005      	beq.n	8003578 <HAL_I2C_ER_IRQHandler+0xce>
 800356c:	7cfb      	ldrb	r3, [r7, #19]
 800356e:	2b28      	cmp	r3, #40	; 0x28
 8003570:	d106      	bne.n	8003580 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2b21      	cmp	r3, #33	; 0x21
 8003576:	d103      	bne.n	8003580 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f001 f869 	bl	8004650 <I2C_Slave_AF>
 800357e:	e016      	b.n	80035ae <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003588:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800358a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358c:	f043 0304 	orr.w	r3, r3, #4
 8003590:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003592:	7efb      	ldrb	r3, [r7, #27]
 8003594:	2b10      	cmp	r3, #16
 8003596:	d002      	beq.n	800359e <HAL_I2C_ER_IRQHandler+0xf4>
 8003598:	7efb      	ldrb	r3, [r7, #27]
 800359a:	2b40      	cmp	r3, #64	; 0x40
 800359c:	d107      	bne.n	80035ae <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035ac:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80035ae:	6a3b      	ldr	r3, [r7, #32]
 80035b0:	0adb      	lsrs	r3, r3, #11
 80035b2:	f003 0301 	and.w	r3, r3, #1
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d00e      	beq.n	80035d8 <HAL_I2C_ER_IRQHandler+0x12e>
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	0a1b      	lsrs	r3, r3, #8
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d008      	beq.n	80035d8 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80035c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c8:	f043 0308 	orr.w	r3, r3, #8
 80035cc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80035d6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80035d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d008      	beq.n	80035f0 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e4:	431a      	orrs	r2, r3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f001 f8a0 	bl	8004730 <I2C_ITError>
  }
}
 80035f0:	bf00      	nop
 80035f2:	3728      	adds	r7, #40	; 0x28
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}

080035f8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003600:	bf00      	nop
 8003602:	370c      	adds	r7, #12
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr

0800360c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800360c:	b480      	push	{r7}
 800360e:	b083      	sub	sp, #12
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003614:	bf00      	nop
 8003616:	370c      	adds	r7, #12
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr

08003620 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003628:	bf00      	nop
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800363c:	bf00      	nop
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	460b      	mov	r3, r1
 8003652:	70fb      	strb	r3, [r7, #3]
 8003654:	4613      	mov	r3, r2
 8003656:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003658:	bf00      	nop
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr

08003664 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800366c:	bf00      	nop
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr

08003678 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003694:	bf00      	nop
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80036a8:	bf00      	nop
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80036bc:	bf00      	nop
 80036be:	370c      	adds	r7, #12
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr

080036c8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036d6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80036de:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036e4:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d150      	bne.n	8003790 <I2C_MasterTransmit_TXE+0xc8>
 80036ee:	7bfb      	ldrb	r3, [r7, #15]
 80036f0:	2b21      	cmp	r3, #33	; 0x21
 80036f2:	d14d      	bne.n	8003790 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	2b08      	cmp	r3, #8
 80036f8:	d01d      	beq.n	8003736 <I2C_MasterTransmit_TXE+0x6e>
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	2b20      	cmp	r3, #32
 80036fe:	d01a      	beq.n	8003736 <I2C_MasterTransmit_TXE+0x6e>
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003706:	d016      	beq.n	8003736 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	685a      	ldr	r2, [r3, #4]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003716:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2211      	movs	r2, #17
 800371c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2220      	movs	r2, #32
 800372a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f7ff ff62 	bl	80035f8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003734:	e060      	b.n	80037f8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	685a      	ldr	r2, [r3, #4]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003744:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003754:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2220      	movs	r2, #32
 8003760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800376a:	b2db      	uxtb	r3, r3
 800376c:	2b40      	cmp	r3, #64	; 0x40
 800376e:	d107      	bne.n	8003780 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f7ff ff7d 	bl	8003678 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800377e:	e03b      	b.n	80037f8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f7ff ff35 	bl	80035f8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800378e:	e033      	b.n	80037f8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003790:	7bfb      	ldrb	r3, [r7, #15]
 8003792:	2b21      	cmp	r3, #33	; 0x21
 8003794:	d005      	beq.n	80037a2 <I2C_MasterTransmit_TXE+0xda>
 8003796:	7bbb      	ldrb	r3, [r7, #14]
 8003798:	2b40      	cmp	r3, #64	; 0x40
 800379a:	d12d      	bne.n	80037f8 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800379c:	7bfb      	ldrb	r3, [r7, #15]
 800379e:	2b22      	cmp	r3, #34	; 0x22
 80037a0:	d12a      	bne.n	80037f8 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d108      	bne.n	80037be <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	685a      	ldr	r2, [r3, #4]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037ba:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80037bc:	e01c      	b.n	80037f8 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2b40      	cmp	r3, #64	; 0x40
 80037c8:	d103      	bne.n	80037d2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f000 f88e 	bl	80038ec <I2C_MemoryTransmit_TXE_BTF>
}
 80037d0:	e012      	b.n	80037f8 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d6:	781a      	ldrb	r2, [r3, #0]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e2:	1c5a      	adds	r2, r3, #1
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	3b01      	subs	r3, #1
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80037f6:	e7ff      	b.n	80037f8 <I2C_MasterTransmit_TXE+0x130>
 80037f8:	bf00      	nop
 80037fa:	3710      	adds	r7, #16
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}

08003800 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800380c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b21      	cmp	r3, #33	; 0x21
 8003818:	d164      	bne.n	80038e4 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800381e:	b29b      	uxth	r3, r3
 8003820:	2b00      	cmp	r3, #0
 8003822:	d012      	beq.n	800384a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003828:	781a      	ldrb	r2, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003834:	1c5a      	adds	r2, r3, #1
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800383e:	b29b      	uxth	r3, r3
 8003840:	3b01      	subs	r3, #1
 8003842:	b29a      	uxth	r2, r3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003848:	e04c      	b.n	80038e4 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2b08      	cmp	r3, #8
 800384e:	d01d      	beq.n	800388c <I2C_MasterTransmit_BTF+0x8c>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2b20      	cmp	r3, #32
 8003854:	d01a      	beq.n	800388c <I2C_MasterTransmit_BTF+0x8c>
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800385c:	d016      	beq.n	800388c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	685a      	ldr	r2, [r3, #4]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800386c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2211      	movs	r2, #17
 8003872:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2220      	movs	r2, #32
 8003880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f7ff feb7 	bl	80035f8 <HAL_I2C_MasterTxCpltCallback>
}
 800388a:	e02b      	b.n	80038e4 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	685a      	ldr	r2, [r3, #4]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800389a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038aa:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2200      	movs	r2, #0
 80038b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2220      	movs	r2, #32
 80038b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b40      	cmp	r3, #64	; 0x40
 80038c4:	d107      	bne.n	80038d6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f7ff fed2 	bl	8003678 <HAL_I2C_MemTxCpltCallback>
}
 80038d4:	e006      	b.n	80038e4 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f7ff fe8a 	bl	80035f8 <HAL_I2C_MasterTxCpltCallback>
}
 80038e4:	bf00      	nop
 80038e6:	3710      	adds	r7, #16
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}

080038ec <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038fa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003900:	2b00      	cmp	r3, #0
 8003902:	d11d      	bne.n	8003940 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003908:	2b01      	cmp	r3, #1
 800390a:	d10b      	bne.n	8003924 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003910:	b2da      	uxtb	r2, r3
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800391c:	1c9a      	adds	r2, r3, #2
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8003922:	e073      	b.n	8003a0c <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003928:	b29b      	uxth	r3, r3
 800392a:	121b      	asrs	r3, r3, #8
 800392c:	b2da      	uxtb	r2, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003938:	1c5a      	adds	r2, r3, #1
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800393e:	e065      	b.n	8003a0c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003944:	2b01      	cmp	r3, #1
 8003946:	d10b      	bne.n	8003960 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800394c:	b2da      	uxtb	r2, r3
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003958:	1c5a      	adds	r2, r3, #1
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800395e:	e055      	b.n	8003a0c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003964:	2b02      	cmp	r3, #2
 8003966:	d151      	bne.n	8003a0c <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003968:	7bfb      	ldrb	r3, [r7, #15]
 800396a:	2b22      	cmp	r3, #34	; 0x22
 800396c:	d10d      	bne.n	800398a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800397c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003982:	1c5a      	adds	r2, r3, #1
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003988:	e040      	b.n	8003a0c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800398e:	b29b      	uxth	r3, r3
 8003990:	2b00      	cmp	r3, #0
 8003992:	d015      	beq.n	80039c0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003994:	7bfb      	ldrb	r3, [r7, #15]
 8003996:	2b21      	cmp	r3, #33	; 0x21
 8003998:	d112      	bne.n	80039c0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800399e:	781a      	ldrb	r2, [r3, #0]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039aa:	1c5a      	adds	r2, r3, #1
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	3b01      	subs	r3, #1
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80039be:	e025      	b.n	8003a0c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d120      	bne.n	8003a0c <I2C_MemoryTransmit_TXE_BTF+0x120>
 80039ca:	7bfb      	ldrb	r3, [r7, #15]
 80039cc:	2b21      	cmp	r3, #33	; 0x21
 80039ce:	d11d      	bne.n	8003a0c <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	685a      	ldr	r2, [r3, #4]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80039de:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039ee:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2200      	movs	r2, #0
 80039f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2220      	movs	r2, #32
 80039fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	f7ff fe36 	bl	8003678 <HAL_I2C_MemTxCpltCallback>
}
 8003a0c:	bf00      	nop
 8003a0e:	3710      	adds	r7, #16
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	2b22      	cmp	r3, #34	; 0x22
 8003a26:	f040 80ac 	bne.w	8003b82 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a2e:	b29b      	uxth	r3, r3
 8003a30:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2b03      	cmp	r3, #3
 8003a36:	d921      	bls.n	8003a7c <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	691a      	ldr	r2, [r3, #16]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a42:	b2d2      	uxtb	r2, r2
 8003a44:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4a:	1c5a      	adds	r2, r3, #1
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a54:	b29b      	uxth	r3, r3
 8003a56:	3b01      	subs	r3, #1
 8003a58:	b29a      	uxth	r2, r3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	2b03      	cmp	r3, #3
 8003a66:	f040 808c 	bne.w	8003b82 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	685a      	ldr	r2, [r3, #4]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a78:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003a7a:	e082      	b.n	8003b82 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a80:	2b02      	cmp	r3, #2
 8003a82:	d075      	beq.n	8003b70 <I2C_MasterReceive_RXNE+0x15c>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d002      	beq.n	8003a90 <I2C_MasterReceive_RXNE+0x7c>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d16f      	bne.n	8003b70 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f001 facf 	bl	8005034 <I2C_WaitOnSTOPRequestThroughIT>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d142      	bne.n	8003b22 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003aaa:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	685a      	ldr	r2, [r3, #4]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003aba:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	691a      	ldr	r2, [r3, #16]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac6:	b2d2      	uxtb	r2, r2
 8003ac8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ace:	1c5a      	adds	r2, r3, #1
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	3b01      	subs	r3, #1
 8003adc:	b29a      	uxth	r2, r3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2220      	movs	r2, #32
 8003ae6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	2b40      	cmp	r3, #64	; 0x40
 8003af4:	d10a      	bne.n	8003b0c <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2200      	movs	r2, #0
 8003b02:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f7ff fdc1 	bl	800368c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003b0a:	e03a      	b.n	8003b82 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2212      	movs	r2, #18
 8003b18:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f7ff fd76 	bl	800360c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003b20:	e02f      	b.n	8003b82 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	685a      	ldr	r2, [r3, #4]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003b30:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	691a      	ldr	r2, [r3, #16]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3c:	b2d2      	uxtb	r2, r2
 8003b3e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b44:	1c5a      	adds	r2, r3, #1
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	3b01      	subs	r3, #1
 8003b52:	b29a      	uxth	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2220      	movs	r2, #32
 8003b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f7ff fd99 	bl	80036a0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003b6e:	e008      	b.n	8003b82 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685a      	ldr	r2, [r3, #4]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b7e:	605a      	str	r2, [r3, #4]
}
 8003b80:	e7ff      	b.n	8003b82 <I2C_MasterReceive_RXNE+0x16e>
 8003b82:	bf00      	nop
 8003b84:	3710      	adds	r7, #16
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}

08003b8a <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b8a:	b580      	push	{r7, lr}
 8003b8c:	b084      	sub	sp, #16
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b96:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	2b04      	cmp	r3, #4
 8003ba0:	d11b      	bne.n	8003bda <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	685a      	ldr	r2, [r3, #4]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bb0:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	691a      	ldr	r2, [r3, #16]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bbc:	b2d2      	uxtb	r2, r2
 8003bbe:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc4:	1c5a      	adds	r2, r3, #1
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	3b01      	subs	r3, #1
 8003bd2:	b29a      	uxth	r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003bd8:	e0bd      	b.n	8003d56 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bde:	b29b      	uxth	r3, r3
 8003be0:	2b03      	cmp	r3, #3
 8003be2:	d129      	bne.n	8003c38 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	685a      	ldr	r2, [r3, #4]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bf2:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2b04      	cmp	r3, #4
 8003bf8:	d00a      	beq.n	8003c10 <I2C_MasterReceive_BTF+0x86>
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d007      	beq.n	8003c10 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c0e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	691a      	ldr	r2, [r3, #16]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1a:	b2d2      	uxtb	r2, r2
 8003c1c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c22:	1c5a      	adds	r2, r3, #1
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003c36:	e08e      	b.n	8003d56 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d176      	bne.n	8003d30 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d002      	beq.n	8003c4e <I2C_MasterReceive_BTF+0xc4>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2b10      	cmp	r3, #16
 8003c4c:	d108      	bne.n	8003c60 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c5c:	601a      	str	r2, [r3, #0]
 8003c5e:	e019      	b.n	8003c94 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2b04      	cmp	r3, #4
 8003c64:	d002      	beq.n	8003c6c <I2C_MasterReceive_BTF+0xe2>
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d108      	bne.n	8003c7e <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c7a:	601a      	str	r2, [r3, #0]
 8003c7c:	e00a      	b.n	8003c94 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2b10      	cmp	r3, #16
 8003c82:	d007      	beq.n	8003c94 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c92:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	691a      	ldr	r2, [r3, #16]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9e:	b2d2      	uxtb	r2, r2
 8003ca0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca6:	1c5a      	adds	r2, r3, #1
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cb0:	b29b      	uxth	r3, r3
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	b29a      	uxth	r2, r3
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	691a      	ldr	r2, [r3, #16]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc4:	b2d2      	uxtb	r2, r2
 8003cc6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ccc:	1c5a      	adds	r2, r3, #1
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	3b01      	subs	r3, #1
 8003cda:	b29a      	uxth	r2, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	685a      	ldr	r2, [r3, #4]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003cee:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2220      	movs	r2, #32
 8003cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	2b40      	cmp	r3, #64	; 0x40
 8003d02:	d10a      	bne.n	8003d1a <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f7ff fcba 	bl	800368c <HAL_I2C_MemRxCpltCallback>
}
 8003d18:	e01d      	b.n	8003d56 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2212      	movs	r2, #18
 8003d26:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f7ff fc6f 	bl	800360c <HAL_I2C_MasterRxCpltCallback>
}
 8003d2e:	e012      	b.n	8003d56 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	691a      	ldr	r2, [r3, #16]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3a:	b2d2      	uxtb	r2, r2
 8003d3c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d42:	1c5a      	adds	r2, r3, #1
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	3b01      	subs	r3, #1
 8003d50:	b29a      	uxth	r2, r3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003d56:	bf00      	nop
 8003d58:	3710      	adds	r7, #16
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}

08003d5e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003d5e:	b480      	push	{r7}
 8003d60:	b083      	sub	sp, #12
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b40      	cmp	r3, #64	; 0x40
 8003d70:	d117      	bne.n	8003da2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d109      	bne.n	8003d8e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	461a      	mov	r2, r3
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003d8a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003d8c:	e067      	b.n	8003e5e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	f043 0301 	orr.w	r3, r3, #1
 8003d98:	b2da      	uxtb	r2, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	611a      	str	r2, [r3, #16]
}
 8003da0:	e05d      	b.n	8003e5e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	691b      	ldr	r3, [r3, #16]
 8003da6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003daa:	d133      	bne.n	8003e14 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b21      	cmp	r3, #33	; 0x21
 8003db6:	d109      	bne.n	8003dcc <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003dc8:	611a      	str	r2, [r3, #16]
 8003dca:	e008      	b.n	8003dde <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	f043 0301 	orr.w	r3, r3, #1
 8003dd6:	b2da      	uxtb	r2, r3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d004      	beq.n	8003df0 <I2C_Master_SB+0x92>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d108      	bne.n	8003e02 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d032      	beq.n	8003e5e <I2C_Master_SB+0x100>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d02d      	beq.n	8003e5e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	685a      	ldr	r2, [r3, #4]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e10:	605a      	str	r2, [r3, #4]
}
 8003e12:	e024      	b.n	8003e5e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d10e      	bne.n	8003e3a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	11db      	asrs	r3, r3, #7
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	f003 0306 	and.w	r3, r3, #6
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	f063 030f 	orn	r3, r3, #15
 8003e30:	b2da      	uxtb	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	611a      	str	r2, [r3, #16]
}
 8003e38:	e011      	b.n	8003e5e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d10d      	bne.n	8003e5e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	11db      	asrs	r3, r3, #7
 8003e4a:	b2db      	uxtb	r3, r3
 8003e4c:	f003 0306 	and.w	r3, r3, #6
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	f063 030e 	orn	r3, r3, #14
 8003e56:	b2da      	uxtb	r2, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	611a      	str	r2, [r3, #16]
}
 8003e5e:	bf00      	nop
 8003e60:	370c      	adds	r7, #12
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr

08003e6a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003e6a:	b480      	push	{r7}
 8003e6c:	b083      	sub	sp, #12
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e76:	b2da      	uxtb	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d004      	beq.n	8003e90 <I2C_Master_ADD10+0x26>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d108      	bne.n	8003ea2 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d00c      	beq.n	8003eb2 <I2C_Master_ADD10+0x48>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d007      	beq.n	8003eb2 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	685a      	ldr	r2, [r3, #4]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003eb0:	605a      	str	r2, [r3, #4]
  }
}
 8003eb2:	bf00      	nop
 8003eb4:	370c      	adds	r7, #12
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr

08003ebe <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003ebe:	b480      	push	{r7}
 8003ec0:	b091      	sub	sp, #68	; 0x44
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ecc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed4:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eda:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	2b22      	cmp	r3, #34	; 0x22
 8003ee6:	f040 8169 	bne.w	80041bc <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d10f      	bne.n	8003f12 <I2C_Master_ADDR+0x54>
 8003ef2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003ef6:	2b40      	cmp	r3, #64	; 0x40
 8003ef8:	d10b      	bne.n	8003f12 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003efa:	2300      	movs	r3, #0
 8003efc:	633b      	str	r3, [r7, #48]	; 0x30
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	695b      	ldr	r3, [r3, #20]
 8003f04:	633b      	str	r3, [r7, #48]	; 0x30
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	699b      	ldr	r3, [r3, #24]
 8003f0c:	633b      	str	r3, [r7, #48]	; 0x30
 8003f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f10:	e160      	b.n	80041d4 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d11d      	bne.n	8003f56 <I2C_Master_ADDR+0x98>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003f22:	d118      	bne.n	8003f56 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f24:	2300      	movs	r3, #0
 8003f26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f48:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f4e:	1c5a      	adds	r2, r3, #1
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	651a      	str	r2, [r3, #80]	; 0x50
 8003f54:	e13e      	b.n	80041d4 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d113      	bne.n	8003f88 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f60:	2300      	movs	r3, #0
 8003f62:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	695b      	ldr	r3, [r3, #20]
 8003f6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	699b      	ldr	r3, [r3, #24]
 8003f72:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f74:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f84:	601a      	str	r2, [r3, #0]
 8003f86:	e115      	b.n	80041b4 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	f040 808a 	bne.w	80040a8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f96:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003f9a:	d137      	bne.n	800400c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003faa:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fba:	d113      	bne.n	8003fe4 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fca:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fcc:	2300      	movs	r3, #0
 8003fce:	627b      	str	r3, [r7, #36]	; 0x24
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	695b      	ldr	r3, [r3, #20]
 8003fd6:	627b      	str	r3, [r7, #36]	; 0x24
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	699b      	ldr	r3, [r3, #24]
 8003fde:	627b      	str	r3, [r7, #36]	; 0x24
 8003fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe2:	e0e7      	b.n	80041b4 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	623b      	str	r3, [r7, #32]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	695b      	ldr	r3, [r3, #20]
 8003fee:	623b      	str	r3, [r7, #32]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	699b      	ldr	r3, [r3, #24]
 8003ff6:	623b      	str	r3, [r7, #32]
 8003ff8:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004008:	601a      	str	r2, [r3, #0]
 800400a:	e0d3      	b.n	80041b4 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800400c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800400e:	2b08      	cmp	r3, #8
 8004010:	d02e      	beq.n	8004070 <I2C_Master_ADDR+0x1b2>
 8004012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004014:	2b20      	cmp	r3, #32
 8004016:	d02b      	beq.n	8004070 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004018:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800401a:	2b12      	cmp	r3, #18
 800401c:	d102      	bne.n	8004024 <I2C_Master_ADDR+0x166>
 800401e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004020:	2b01      	cmp	r3, #1
 8004022:	d125      	bne.n	8004070 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004026:	2b04      	cmp	r3, #4
 8004028:	d00e      	beq.n	8004048 <I2C_Master_ADDR+0x18a>
 800402a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800402c:	2b02      	cmp	r3, #2
 800402e:	d00b      	beq.n	8004048 <I2C_Master_ADDR+0x18a>
 8004030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004032:	2b10      	cmp	r3, #16
 8004034:	d008      	beq.n	8004048 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004044:	601a      	str	r2, [r3, #0]
 8004046:	e007      	b.n	8004058 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004056:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004058:	2300      	movs	r3, #0
 800405a:	61fb      	str	r3, [r7, #28]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	695b      	ldr	r3, [r3, #20]
 8004062:	61fb      	str	r3, [r7, #28]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	61fb      	str	r3, [r7, #28]
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	e0a1      	b.n	80041b4 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800407e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004080:	2300      	movs	r3, #0
 8004082:	61bb      	str	r3, [r7, #24]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	695b      	ldr	r3, [r3, #20]
 800408a:	61bb      	str	r3, [r7, #24]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	61bb      	str	r3, [r7, #24]
 8004094:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040a4:	601a      	str	r2, [r3, #0]
 80040a6:	e085      	b.n	80041b4 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d14d      	bne.n	800414e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80040b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040b4:	2b04      	cmp	r3, #4
 80040b6:	d016      	beq.n	80040e6 <I2C_Master_ADDR+0x228>
 80040b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040ba:	2b02      	cmp	r3, #2
 80040bc:	d013      	beq.n	80040e6 <I2C_Master_ADDR+0x228>
 80040be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040c0:	2b10      	cmp	r3, #16
 80040c2:	d010      	beq.n	80040e6 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040d2:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040e2:	601a      	str	r2, [r3, #0]
 80040e4:	e007      	b.n	80040f6 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80040f4:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004100:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004104:	d117      	bne.n	8004136 <I2C_Master_ADDR+0x278>
 8004106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004108:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800410c:	d00b      	beq.n	8004126 <I2C_Master_ADDR+0x268>
 800410e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004110:	2b01      	cmp	r3, #1
 8004112:	d008      	beq.n	8004126 <I2C_Master_ADDR+0x268>
 8004114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004116:	2b08      	cmp	r3, #8
 8004118:	d005      	beq.n	8004126 <I2C_Master_ADDR+0x268>
 800411a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800411c:	2b10      	cmp	r3, #16
 800411e:	d002      	beq.n	8004126 <I2C_Master_ADDR+0x268>
 8004120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004122:	2b20      	cmp	r3, #32
 8004124:	d107      	bne.n	8004136 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	685a      	ldr	r2, [r3, #4]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004134:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004136:	2300      	movs	r3, #0
 8004138:	617b      	str	r3, [r7, #20]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	695b      	ldr	r3, [r3, #20]
 8004140:	617b      	str	r3, [r7, #20]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	699b      	ldr	r3, [r3, #24]
 8004148:	617b      	str	r3, [r7, #20]
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	e032      	b.n	80041b4 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800415c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004168:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800416c:	d117      	bne.n	800419e <I2C_Master_ADDR+0x2e0>
 800416e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004170:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004174:	d00b      	beq.n	800418e <I2C_Master_ADDR+0x2d0>
 8004176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004178:	2b01      	cmp	r3, #1
 800417a:	d008      	beq.n	800418e <I2C_Master_ADDR+0x2d0>
 800417c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800417e:	2b08      	cmp	r3, #8
 8004180:	d005      	beq.n	800418e <I2C_Master_ADDR+0x2d0>
 8004182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004184:	2b10      	cmp	r3, #16
 8004186:	d002      	beq.n	800418e <I2C_Master_ADDR+0x2d0>
 8004188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800418a:	2b20      	cmp	r3, #32
 800418c:	d107      	bne.n	800419e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	685a      	ldr	r2, [r3, #4]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800419c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800419e:	2300      	movs	r3, #0
 80041a0:	613b      	str	r3, [r7, #16]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	695b      	ldr	r3, [r3, #20]
 80041a8:	613b      	str	r3, [r7, #16]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	699b      	ldr	r3, [r3, #24]
 80041b0:	613b      	str	r3, [r7, #16]
 80041b2:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80041ba:	e00b      	b.n	80041d4 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041bc:	2300      	movs	r3, #0
 80041be:	60fb      	str	r3, [r7, #12]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	695b      	ldr	r3, [r3, #20]
 80041c6:	60fb      	str	r3, [r7, #12]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	699b      	ldr	r3, [r3, #24]
 80041ce:	60fb      	str	r3, [r7, #12]
 80041d0:	68fb      	ldr	r3, [r7, #12]
}
 80041d2:	e7ff      	b.n	80041d4 <I2C_Master_ADDR+0x316>
 80041d4:	bf00      	nop
 80041d6:	3744      	adds	r7, #68	; 0x44
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr

080041e0 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b084      	sub	sp, #16
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041ee:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d02b      	beq.n	8004252 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fe:	781a      	ldrb	r2, [r3, #0]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420a:	1c5a      	adds	r2, r3, #1
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004214:	b29b      	uxth	r3, r3
 8004216:	3b01      	subs	r3, #1
 8004218:	b29a      	uxth	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004222:	b29b      	uxth	r3, r3
 8004224:	2b00      	cmp	r3, #0
 8004226:	d114      	bne.n	8004252 <I2C_SlaveTransmit_TXE+0x72>
 8004228:	7bfb      	ldrb	r3, [r7, #15]
 800422a:	2b29      	cmp	r3, #41	; 0x29
 800422c:	d111      	bne.n	8004252 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	685a      	ldr	r2, [r3, #4]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800423c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2221      	movs	r2, #33	; 0x21
 8004242:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2228      	movs	r2, #40	; 0x28
 8004248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f7ff f9e7 	bl	8003620 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004252:	bf00      	nop
 8004254:	3710      	adds	r7, #16
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}

0800425a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800425a:	b480      	push	{r7}
 800425c:	b083      	sub	sp, #12
 800425e:	af00      	add	r7, sp, #0
 8004260:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004266:	b29b      	uxth	r3, r3
 8004268:	2b00      	cmp	r3, #0
 800426a:	d011      	beq.n	8004290 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004270:	781a      	ldrb	r2, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800427c:	1c5a      	adds	r2, r3, #1
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004286:	b29b      	uxth	r3, r3
 8004288:	3b01      	subs	r3, #1
 800428a:	b29a      	uxth	r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004290:	bf00      	nop
 8004292:	370c      	adds	r7, #12
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr

0800429c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b084      	sub	sp, #16
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042aa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d02c      	beq.n	8004310 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	691a      	ldr	r2, [r3, #16]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c0:	b2d2      	uxtb	r2, r2
 80042c2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c8:	1c5a      	adds	r2, r3, #1
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042d2:	b29b      	uxth	r3, r3
 80042d4:	3b01      	subs	r3, #1
 80042d6:	b29a      	uxth	r2, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d114      	bne.n	8004310 <I2C_SlaveReceive_RXNE+0x74>
 80042e6:	7bfb      	ldrb	r3, [r7, #15]
 80042e8:	2b2a      	cmp	r3, #42	; 0x2a
 80042ea:	d111      	bne.n	8004310 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	685a      	ldr	r2, [r3, #4]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042fa:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2222      	movs	r2, #34	; 0x22
 8004300:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2228      	movs	r2, #40	; 0x28
 8004306:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f7ff f992 	bl	8003634 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004310:	bf00      	nop
 8004312:	3710      	adds	r7, #16
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}

08004318 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004324:	b29b      	uxth	r3, r3
 8004326:	2b00      	cmp	r3, #0
 8004328:	d012      	beq.n	8004350 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	691a      	ldr	r2, [r3, #16]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004334:	b2d2      	uxtb	r2, r2
 8004336:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800433c:	1c5a      	adds	r2, r3, #1
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004346:	b29b      	uxth	r3, r3
 8004348:	3b01      	subs	r3, #1
 800434a:	b29a      	uxth	r2, r3
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004350:	bf00      	nop
 8004352:	370c      	adds	r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr

0800435c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004366:	2300      	movs	r3, #0
 8004368:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004370:	b2db      	uxtb	r3, r3
 8004372:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004376:	2b28      	cmp	r3, #40	; 0x28
 8004378:	d127      	bne.n	80043ca <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	685a      	ldr	r2, [r3, #4]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004388:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	089b      	lsrs	r3, r3, #2
 800438e:	f003 0301 	and.w	r3, r3, #1
 8004392:	2b00      	cmp	r3, #0
 8004394:	d101      	bne.n	800439a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004396:	2301      	movs	r3, #1
 8004398:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	09db      	lsrs	r3, r3, #7
 800439e:	f003 0301 	and.w	r3, r3, #1
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d103      	bne.n	80043ae <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	81bb      	strh	r3, [r7, #12]
 80043ac:	e002      	b.n	80043b4 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	699b      	ldr	r3, [r3, #24]
 80043b2:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80043bc:	89ba      	ldrh	r2, [r7, #12]
 80043be:	7bfb      	ldrb	r3, [r7, #15]
 80043c0:	4619      	mov	r1, r3
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f7ff f940 	bl	8003648 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80043c8:	e00e      	b.n	80043e8 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043ca:	2300      	movs	r3, #0
 80043cc:	60bb      	str	r3, [r7, #8]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	695b      	ldr	r3, [r3, #20]
 80043d4:	60bb      	str	r3, [r7, #8]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	699b      	ldr	r3, [r3, #24]
 80043dc:	60bb      	str	r3, [r7, #8]
 80043de:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80043e8:	bf00      	nop
 80043ea:	3710      	adds	r7, #16
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}

080043f0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043fe:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	685a      	ldr	r2, [r3, #4]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800440e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004410:	2300      	movs	r3, #0
 8004412:	60bb      	str	r3, [r7, #8]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	695b      	ldr	r3, [r3, #20]
 800441a:	60bb      	str	r3, [r7, #8]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f042 0201 	orr.w	r2, r2, #1
 800442a:	601a      	str	r2, [r3, #0]
 800442c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800443c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004448:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800444c:	d172      	bne.n	8004534 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800444e:	7bfb      	ldrb	r3, [r7, #15]
 8004450:	2b22      	cmp	r3, #34	; 0x22
 8004452:	d002      	beq.n	800445a <I2C_Slave_STOPF+0x6a>
 8004454:	7bfb      	ldrb	r3, [r7, #15]
 8004456:	2b2a      	cmp	r3, #42	; 0x2a
 8004458:	d135      	bne.n	80044c6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	b29a      	uxth	r2, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800446c:	b29b      	uxth	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d005      	beq.n	800447e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004476:	f043 0204 	orr.w	r2, r3, #4
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	685a      	ldr	r2, [r3, #4]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800448c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004492:	4618      	mov	r0, r3
 8004494:	f7fd ff8c 	bl	80023b0 <HAL_DMA_GetState>
 8004498:	4603      	mov	r3, r0
 800449a:	2b01      	cmp	r3, #1
 800449c:	d049      	beq.n	8004532 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044a2:	4a69      	ldr	r2, [pc, #420]	; (8004648 <I2C_Slave_STOPF+0x258>)
 80044a4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fd fdd4 	bl	8002058 <HAL_DMA_Abort_IT>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d03d      	beq.n	8004532 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80044c0:	4610      	mov	r0, r2
 80044c2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80044c4:	e035      	b.n	8004532 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	b29a      	uxth	r2, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044d8:	b29b      	uxth	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d005      	beq.n	80044ea <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e2:	f043 0204 	orr.w	r2, r3, #4
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	685a      	ldr	r2, [r3, #4]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044f8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044fe:	4618      	mov	r0, r3
 8004500:	f7fd ff56 	bl	80023b0 <HAL_DMA_GetState>
 8004504:	4603      	mov	r3, r0
 8004506:	2b01      	cmp	r3, #1
 8004508:	d014      	beq.n	8004534 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800450e:	4a4e      	ldr	r2, [pc, #312]	; (8004648 <I2C_Slave_STOPF+0x258>)
 8004510:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004516:	4618      	mov	r0, r3
 8004518:	f7fd fd9e 	bl	8002058 <HAL_DMA_Abort_IT>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d008      	beq.n	8004534 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004526:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004528:	687a      	ldr	r2, [r7, #4]
 800452a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800452c:	4610      	mov	r0, r2
 800452e:	4798      	blx	r3
 8004530:	e000      	b.n	8004534 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004532:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004538:	b29b      	uxth	r3, r3
 800453a:	2b00      	cmp	r3, #0
 800453c:	d03e      	beq.n	80045bc <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	f003 0304 	and.w	r3, r3, #4
 8004548:	2b04      	cmp	r3, #4
 800454a:	d112      	bne.n	8004572 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	691a      	ldr	r2, [r3, #16]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004556:	b2d2      	uxtb	r2, r2
 8004558:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455e:	1c5a      	adds	r2, r3, #1
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004568:	b29b      	uxth	r3, r3
 800456a:	3b01      	subs	r3, #1
 800456c:	b29a      	uxth	r2, r3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	695b      	ldr	r3, [r3, #20]
 8004578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800457c:	2b40      	cmp	r3, #64	; 0x40
 800457e:	d112      	bne.n	80045a6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	691a      	ldr	r2, [r3, #16]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458a:	b2d2      	uxtb	r2, r2
 800458c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004592:	1c5a      	adds	r2, r3, #1
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800459c:	b29b      	uxth	r3, r3
 800459e:	3b01      	subs	r3, #1
 80045a0:	b29a      	uxth	r2, r3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d005      	beq.n	80045bc <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b4:	f043 0204 	orr.w	r2, r3, #4
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d003      	beq.n	80045cc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	f000 f8b3 	bl	8004730 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80045ca:	e039      	b.n	8004640 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80045cc:	7bfb      	ldrb	r3, [r7, #15]
 80045ce:	2b2a      	cmp	r3, #42	; 0x2a
 80045d0:	d109      	bne.n	80045e6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2228      	movs	r2, #40	; 0x28
 80045dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	f7ff f827 	bl	8003634 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	2b28      	cmp	r3, #40	; 0x28
 80045f0:	d111      	bne.n	8004616 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a15      	ldr	r2, [pc, #84]	; (800464c <I2C_Slave_STOPF+0x25c>)
 80045f6:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2220      	movs	r2, #32
 8004602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f7ff f828 	bl	8003664 <HAL_I2C_ListenCpltCallback>
}
 8004614:	e014      	b.n	8004640 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800461a:	2b22      	cmp	r3, #34	; 0x22
 800461c:	d002      	beq.n	8004624 <I2C_Slave_STOPF+0x234>
 800461e:	7bfb      	ldrb	r3, [r7, #15]
 8004620:	2b22      	cmp	r3, #34	; 0x22
 8004622:	d10d      	bne.n	8004640 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2220      	movs	r2, #32
 800462e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f7fe fffa 	bl	8003634 <HAL_I2C_SlaveRxCpltCallback>
}
 8004640:	bf00      	nop
 8004642:	3710      	adds	r7, #16
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}
 8004648:	08004c35 	.word	0x08004c35
 800464c:	ffff0000 	.word	0xffff0000

08004650 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b084      	sub	sp, #16
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800465e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004664:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	2b08      	cmp	r3, #8
 800466a:	d002      	beq.n	8004672 <I2C_Slave_AF+0x22>
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	2b20      	cmp	r3, #32
 8004670:	d129      	bne.n	80046c6 <I2C_Slave_AF+0x76>
 8004672:	7bfb      	ldrb	r3, [r7, #15]
 8004674:	2b28      	cmp	r3, #40	; 0x28
 8004676:	d126      	bne.n	80046c6 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	4a2c      	ldr	r2, [pc, #176]	; (800472c <I2C_Slave_AF+0xdc>)
 800467c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	685a      	ldr	r2, [r3, #4]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800468c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004696:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046a6:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2220      	movs	r2, #32
 80046b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2200      	movs	r2, #0
 80046ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f7fe ffd0 	bl	8003664 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80046c4:	e02e      	b.n	8004724 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80046c6:	7bfb      	ldrb	r3, [r7, #15]
 80046c8:	2b21      	cmp	r3, #33	; 0x21
 80046ca:	d126      	bne.n	800471a <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a17      	ldr	r2, [pc, #92]	; (800472c <I2C_Slave_AF+0xdc>)
 80046d0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2221      	movs	r2, #33	; 0x21
 80046d6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2220      	movs	r2, #32
 80046dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	685a      	ldr	r2, [r3, #4]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80046f6:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004700:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004710:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f7fe ff84 	bl	8003620 <HAL_I2C_SlaveTxCpltCallback>
}
 8004718:	e004      	b.n	8004724 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004722:	615a      	str	r2, [r3, #20]
}
 8004724:	bf00      	nop
 8004726:	3710      	adds	r7, #16
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}
 800472c:	ffff0000 	.word	0xffff0000

08004730 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b084      	sub	sp, #16
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800473e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004746:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004748:	7bbb      	ldrb	r3, [r7, #14]
 800474a:	2b10      	cmp	r3, #16
 800474c:	d002      	beq.n	8004754 <I2C_ITError+0x24>
 800474e:	7bbb      	ldrb	r3, [r7, #14]
 8004750:	2b40      	cmp	r3, #64	; 0x40
 8004752:	d10a      	bne.n	800476a <I2C_ITError+0x3a>
 8004754:	7bfb      	ldrb	r3, [r7, #15]
 8004756:	2b22      	cmp	r3, #34	; 0x22
 8004758:	d107      	bne.n	800476a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004768:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800476a:	7bfb      	ldrb	r3, [r7, #15]
 800476c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004770:	2b28      	cmp	r3, #40	; 0x28
 8004772:	d107      	bne.n	8004784 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2228      	movs	r2, #40	; 0x28
 800477e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004782:	e015      	b.n	80047b0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800478e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004792:	d00a      	beq.n	80047aa <I2C_ITError+0x7a>
 8004794:	7bfb      	ldrb	r3, [r7, #15]
 8004796:	2b60      	cmp	r3, #96	; 0x60
 8004798:	d007      	beq.n	80047aa <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2220      	movs	r2, #32
 800479e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2200      	movs	r2, #0
 80047ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047be:	d162      	bne.n	8004886 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	685a      	ldr	r2, [r3, #4]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047ce:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d020      	beq.n	8004820 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047e2:	4a6a      	ldr	r2, [pc, #424]	; (800498c <I2C_ITError+0x25c>)
 80047e4:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ea:	4618      	mov	r0, r3
 80047ec:	f7fd fc34 	bl	8002058 <HAL_DMA_Abort_IT>
 80047f0:	4603      	mov	r3, r0
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	f000 8089 	beq.w	800490a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f022 0201 	bic.w	r2, r2, #1
 8004806:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2220      	movs	r2, #32
 800480c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004814:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800481a:	4610      	mov	r0, r2
 800481c:	4798      	blx	r3
 800481e:	e074      	b.n	800490a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004824:	4a59      	ldr	r2, [pc, #356]	; (800498c <I2C_ITError+0x25c>)
 8004826:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800482c:	4618      	mov	r0, r3
 800482e:	f7fd fc13 	bl	8002058 <HAL_DMA_Abort_IT>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d068      	beq.n	800490a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	695b      	ldr	r3, [r3, #20]
 800483e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004842:	2b40      	cmp	r3, #64	; 0x40
 8004844:	d10b      	bne.n	800485e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	691a      	ldr	r2, [r3, #16]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004850:	b2d2      	uxtb	r2, r2
 8004852:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004858:	1c5a      	adds	r2, r3, #1
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f022 0201 	bic.w	r2, r2, #1
 800486c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2220      	movs	r2, #32
 8004872:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800487a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004880:	4610      	mov	r0, r2
 8004882:	4798      	blx	r3
 8004884:	e041      	b.n	800490a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800488c:	b2db      	uxtb	r3, r3
 800488e:	2b60      	cmp	r3, #96	; 0x60
 8004890:	d125      	bne.n	80048de <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2220      	movs	r2, #32
 8004896:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	695b      	ldr	r3, [r3, #20]
 80048a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048aa:	2b40      	cmp	r3, #64	; 0x40
 80048ac:	d10b      	bne.n	80048c6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	691a      	ldr	r2, [r3, #16]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b8:	b2d2      	uxtb	r2, r2
 80048ba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c0:	1c5a      	adds	r2, r3, #1
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f022 0201 	bic.w	r2, r2, #1
 80048d4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f7fe feec 	bl	80036b4 <HAL_I2C_AbortCpltCallback>
 80048dc:	e015      	b.n	800490a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	695b      	ldr	r3, [r3, #20]
 80048e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048e8:	2b40      	cmp	r3, #64	; 0x40
 80048ea:	d10b      	bne.n	8004904 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	691a      	ldr	r2, [r3, #16]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f6:	b2d2      	uxtb	r2, r2
 80048f8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048fe:	1c5a      	adds	r2, r3, #1
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	f7fe fecb 	bl	80036a0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	f003 0301 	and.w	r3, r3, #1
 8004916:	2b00      	cmp	r3, #0
 8004918:	d10e      	bne.n	8004938 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004920:	2b00      	cmp	r3, #0
 8004922:	d109      	bne.n	8004938 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800492a:	2b00      	cmp	r3, #0
 800492c:	d104      	bne.n	8004938 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004934:	2b00      	cmp	r3, #0
 8004936:	d007      	beq.n	8004948 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	685a      	ldr	r2, [r3, #4]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004946:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800494e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004954:	f003 0304 	and.w	r3, r3, #4
 8004958:	2b04      	cmp	r3, #4
 800495a:	d113      	bne.n	8004984 <I2C_ITError+0x254>
 800495c:	7bfb      	ldrb	r3, [r7, #15]
 800495e:	2b28      	cmp	r3, #40	; 0x28
 8004960:	d110      	bne.n	8004984 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a0a      	ldr	r2, [pc, #40]	; (8004990 <I2C_ITError+0x260>)
 8004966:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2220      	movs	r2, #32
 8004972:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2200      	movs	r2, #0
 800497a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f7fe fe70 	bl	8003664 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004984:	bf00      	nop
 8004986:	3710      	adds	r7, #16
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}
 800498c:	08004c35 	.word	0x08004c35
 8004990:	ffff0000 	.word	0xffff0000

08004994 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b088      	sub	sp, #32
 8004998:	af02      	add	r7, sp, #8
 800499a:	60f8      	str	r0, [r7, #12]
 800499c:	607a      	str	r2, [r7, #4]
 800499e:	603b      	str	r3, [r7, #0]
 80049a0:	460b      	mov	r3, r1
 80049a2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049a8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	2b08      	cmp	r3, #8
 80049ae:	d006      	beq.n	80049be <I2C_MasterRequestWrite+0x2a>
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d003      	beq.n	80049be <I2C_MasterRequestWrite+0x2a>
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80049bc:	d108      	bne.n	80049d0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049cc:	601a      	str	r2, [r3, #0]
 80049ce:	e00b      	b.n	80049e8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049d4:	2b12      	cmp	r3, #18
 80049d6:	d107      	bne.n	80049e8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049e6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	9300      	str	r3, [sp, #0]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2200      	movs	r2, #0
 80049f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80049f4:	68f8      	ldr	r0, [r7, #12]
 80049f6:	f000 f9c5 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 80049fa:	4603      	mov	r3, r0
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d00d      	beq.n	8004a1c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a0e:	d103      	bne.n	8004a18 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a16:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	e035      	b.n	8004a88 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	691b      	ldr	r3, [r3, #16]
 8004a20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a24:	d108      	bne.n	8004a38 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004a26:	897b      	ldrh	r3, [r7, #10]
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	461a      	mov	r2, r3
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004a34:	611a      	str	r2, [r3, #16]
 8004a36:	e01b      	b.n	8004a70 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004a38:	897b      	ldrh	r3, [r7, #10]
 8004a3a:	11db      	asrs	r3, r3, #7
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	f003 0306 	and.w	r3, r3, #6
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	f063 030f 	orn	r3, r3, #15
 8004a48:	b2da      	uxtb	r2, r3
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	490e      	ldr	r1, [pc, #56]	; (8004a90 <I2C_MasterRequestWrite+0xfc>)
 8004a56:	68f8      	ldr	r0, [r7, #12]
 8004a58:	f000 f9eb 	bl	8004e32 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d001      	beq.n	8004a66 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e010      	b.n	8004a88 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004a66:	897b      	ldrh	r3, [r7, #10]
 8004a68:	b2da      	uxtb	r2, r3
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	687a      	ldr	r2, [r7, #4]
 8004a74:	4907      	ldr	r1, [pc, #28]	; (8004a94 <I2C_MasterRequestWrite+0x100>)
 8004a76:	68f8      	ldr	r0, [r7, #12]
 8004a78:	f000 f9db 	bl	8004e32 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d001      	beq.n	8004a86 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e000      	b.n	8004a88 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3718      	adds	r7, #24
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	00010008 	.word	0x00010008
 8004a94:	00010002 	.word	0x00010002

08004a98 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b088      	sub	sp, #32
 8004a9c:	af02      	add	r7, sp, #8
 8004a9e:	60f8      	str	r0, [r7, #12]
 8004aa0:	607a      	str	r2, [r7, #4]
 8004aa2:	603b      	str	r3, [r7, #0]
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aac:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004abc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	2b08      	cmp	r3, #8
 8004ac2:	d006      	beq.n	8004ad2 <I2C_MasterRequestRead+0x3a>
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d003      	beq.n	8004ad2 <I2C_MasterRequestRead+0x3a>
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004ad0:	d108      	bne.n	8004ae4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ae0:	601a      	str	r2, [r3, #0]
 8004ae2:	e00b      	b.n	8004afc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae8:	2b11      	cmp	r3, #17
 8004aea:	d107      	bne.n	8004afc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004afa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	9300      	str	r3, [sp, #0]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2200      	movs	r2, #0
 8004b04:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004b08:	68f8      	ldr	r0, [r7, #12]
 8004b0a:	f000 f93b 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d00d      	beq.n	8004b30 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b22:	d103      	bne.n	8004b2c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b2a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e079      	b.n	8004c24 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	691b      	ldr	r3, [r3, #16]
 8004b34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b38:	d108      	bne.n	8004b4c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004b3a:	897b      	ldrh	r3, [r7, #10]
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	f043 0301 	orr.w	r3, r3, #1
 8004b42:	b2da      	uxtb	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	611a      	str	r2, [r3, #16]
 8004b4a:	e05f      	b.n	8004c0c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004b4c:	897b      	ldrh	r3, [r7, #10]
 8004b4e:	11db      	asrs	r3, r3, #7
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	f003 0306 	and.w	r3, r3, #6
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	f063 030f 	orn	r3, r3, #15
 8004b5c:	b2da      	uxtb	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	687a      	ldr	r2, [r7, #4]
 8004b68:	4930      	ldr	r1, [pc, #192]	; (8004c2c <I2C_MasterRequestRead+0x194>)
 8004b6a:	68f8      	ldr	r0, [r7, #12]
 8004b6c:	f000 f961 	bl	8004e32 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b70:	4603      	mov	r3, r0
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d001      	beq.n	8004b7a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e054      	b.n	8004c24 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004b7a:	897b      	ldrh	r3, [r7, #10]
 8004b7c:	b2da      	uxtb	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	4929      	ldr	r1, [pc, #164]	; (8004c30 <I2C_MasterRequestRead+0x198>)
 8004b8a:	68f8      	ldr	r0, [r7, #12]
 8004b8c:	f000 f951 	bl	8004e32 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b90:	4603      	mov	r3, r0
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d001      	beq.n	8004b9a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	e044      	b.n	8004c24 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	613b      	str	r3, [r7, #16]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	695b      	ldr	r3, [r3, #20]
 8004ba4:	613b      	str	r3, [r7, #16]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	699b      	ldr	r3, [r3, #24]
 8004bac:	613b      	str	r3, [r7, #16]
 8004bae:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bbe:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	9300      	str	r3, [sp, #0]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004bcc:	68f8      	ldr	r0, [r7, #12]
 8004bce:	f000 f8d9 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d00d      	beq.n	8004bf4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004be2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004be6:	d103      	bne.n	8004bf0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bee:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e017      	b.n	8004c24 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004bf4:	897b      	ldrh	r3, [r7, #10]
 8004bf6:	11db      	asrs	r3, r3, #7
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	f003 0306 	and.w	r3, r3, #6
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	f063 030e 	orn	r3, r3, #14
 8004c04:	b2da      	uxtb	r2, r3
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	4907      	ldr	r1, [pc, #28]	; (8004c30 <I2C_MasterRequestRead+0x198>)
 8004c12:	68f8      	ldr	r0, [r7, #12]
 8004c14:	f000 f90d 	bl	8004e32 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d001      	beq.n	8004c22 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e000      	b.n	8004c24 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004c22:	2300      	movs	r3, #0
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	3718      	adds	r7, #24
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}
 8004c2c:	00010008 	.word	0x00010008
 8004c30:	00010002 	.word	0x00010002

08004c34 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b086      	sub	sp, #24
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c44:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c4c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004c4e:	4b4b      	ldr	r3, [pc, #300]	; (8004d7c <I2C_DMAAbort+0x148>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	08db      	lsrs	r3, r3, #3
 8004c54:	4a4a      	ldr	r2, [pc, #296]	; (8004d80 <I2C_DMAAbort+0x14c>)
 8004c56:	fba2 2303 	umull	r2, r3, r2, r3
 8004c5a:	0a1a      	lsrs	r2, r3, #8
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	4413      	add	r3, r2
 8004c62:	00da      	lsls	r2, r3, #3
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d106      	bne.n	8004c7c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c72:	f043 0220 	orr.w	r2, r3, #32
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8004c7a:	e00a      	b.n	8004c92 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	3b01      	subs	r3, #1
 8004c80:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c90:	d0ea      	beq.n	8004c68 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d003      	beq.n	8004ca2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d003      	beq.n	8004cb2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cae:	2200      	movs	r2, #0
 8004cb0:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cc0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d003      	beq.n	8004cd8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d003      	beq.n	8004ce8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0201 	bic.w	r2, r2, #1
 8004cf6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	2b60      	cmp	r3, #96	; 0x60
 8004d02:	d10e      	bne.n	8004d22 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	2220      	movs	r2, #32
 8004d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	2200      	movs	r2, #0
 8004d18:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004d1a:	6978      	ldr	r0, [r7, #20]
 8004d1c:	f7fe fcca 	bl	80036b4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004d20:	e027      	b.n	8004d72 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d22:	7cfb      	ldrb	r3, [r7, #19]
 8004d24:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004d28:	2b28      	cmp	r3, #40	; 0x28
 8004d2a:	d117      	bne.n	8004d5c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f042 0201 	orr.w	r2, r2, #1
 8004d3a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004d4a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	2228      	movs	r2, #40	; 0x28
 8004d56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004d5a:	e007      	b.n	8004d6c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	2220      	movs	r2, #32
 8004d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004d6c:	6978      	ldr	r0, [r7, #20]
 8004d6e:	f7fe fc97 	bl	80036a0 <HAL_I2C_ErrorCallback>
}
 8004d72:	bf00      	nop
 8004d74:	3718      	adds	r7, #24
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	2000000c 	.word	0x2000000c
 8004d80:	14f8b589 	.word	0x14f8b589

08004d84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	60b9      	str	r1, [r7, #8]
 8004d8e:	603b      	str	r3, [r7, #0]
 8004d90:	4613      	mov	r3, r2
 8004d92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d94:	e025      	b.n	8004de2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d9c:	d021      	beq.n	8004de2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d9e:	f7fc ff13 	bl	8001bc8 <HAL_GetTick>
 8004da2:	4602      	mov	r2, r0
 8004da4:	69bb      	ldr	r3, [r7, #24]
 8004da6:	1ad3      	subs	r3, r2, r3
 8004da8:	683a      	ldr	r2, [r7, #0]
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d302      	bcc.n	8004db4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d116      	bne.n	8004de2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2200      	movs	r2, #0
 8004db8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2220      	movs	r2, #32
 8004dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dce:	f043 0220 	orr.w	r2, r3, #32
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e023      	b.n	8004e2a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	0c1b      	lsrs	r3, r3, #16
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d10d      	bne.n	8004e08 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	43da      	mvns	r2, r3
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	4013      	ands	r3, r2
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	bf0c      	ite	eq
 8004dfe:	2301      	moveq	r3, #1
 8004e00:	2300      	movne	r3, #0
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	461a      	mov	r2, r3
 8004e06:	e00c      	b.n	8004e22 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	699b      	ldr	r3, [r3, #24]
 8004e0e:	43da      	mvns	r2, r3
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	4013      	ands	r3, r2
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	bf0c      	ite	eq
 8004e1a:	2301      	moveq	r3, #1
 8004e1c:	2300      	movne	r3, #0
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	461a      	mov	r2, r3
 8004e22:	79fb      	ldrb	r3, [r7, #7]
 8004e24:	429a      	cmp	r2, r3
 8004e26:	d0b6      	beq.n	8004d96 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e28:	2300      	movs	r3, #0
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3710      	adds	r7, #16
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}

08004e32 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004e32:	b580      	push	{r7, lr}
 8004e34:	b084      	sub	sp, #16
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	60f8      	str	r0, [r7, #12]
 8004e3a:	60b9      	str	r1, [r7, #8]
 8004e3c:	607a      	str	r2, [r7, #4]
 8004e3e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e40:	e051      	b.n	8004ee6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	695b      	ldr	r3, [r3, #20]
 8004e48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e50:	d123      	bne.n	8004e9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e60:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e6a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2220      	movs	r2, #32
 8004e76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e86:	f043 0204 	orr.w	r2, r3, #4
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2200      	movs	r2, #0
 8004e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	e046      	b.n	8004f28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ea0:	d021      	beq.n	8004ee6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ea2:	f7fc fe91 	bl	8001bc8 <HAL_GetTick>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d302      	bcc.n	8004eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d116      	bne.n	8004ee6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2220      	movs	r2, #32
 8004ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed2:	f043 0220 	orr.w	r2, r3, #32
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e020      	b.n	8004f28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	0c1b      	lsrs	r3, r3, #16
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d10c      	bne.n	8004f0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	695b      	ldr	r3, [r3, #20]
 8004ef6:	43da      	mvns	r2, r3
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	4013      	ands	r3, r2
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	bf14      	ite	ne
 8004f02:	2301      	movne	r3, #1
 8004f04:	2300      	moveq	r3, #0
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	e00b      	b.n	8004f22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	699b      	ldr	r3, [r3, #24]
 8004f10:	43da      	mvns	r2, r3
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	4013      	ands	r3, r2
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	bf14      	ite	ne
 8004f1c:	2301      	movne	r3, #1
 8004f1e:	2300      	moveq	r3, #0
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d18d      	bne.n	8004e42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004f26:	2300      	movs	r3, #0
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3710      	adds	r7, #16
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}

08004f30 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b084      	sub	sp, #16
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	60f8      	str	r0, [r7, #12]
 8004f38:	60b9      	str	r1, [r7, #8]
 8004f3a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f3c:	e02d      	b.n	8004f9a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f3e:	68f8      	ldr	r0, [r7, #12]
 8004f40:	f000 f900 	bl	8005144 <I2C_IsAcknowledgeFailed>
 8004f44:	4603      	mov	r3, r0
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d001      	beq.n	8004f4e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e02d      	b.n	8004faa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f54:	d021      	beq.n	8004f9a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f56:	f7fc fe37 	bl	8001bc8 <HAL_GetTick>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	1ad3      	subs	r3, r2, r3
 8004f60:	68ba      	ldr	r2, [r7, #8]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d302      	bcc.n	8004f6c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d116      	bne.n	8004f9a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2220      	movs	r2, #32
 8004f76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f86:	f043 0220 	orr.w	r2, r3, #32
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e007      	b.n	8004faa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	695b      	ldr	r3, [r3, #20]
 8004fa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fa4:	2b80      	cmp	r3, #128	; 0x80
 8004fa6:	d1ca      	bne.n	8004f3e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004fa8:	2300      	movs	r3, #0
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3710      	adds	r7, #16
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}

08004fb2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004fb2:	b580      	push	{r7, lr}
 8004fb4:	b084      	sub	sp, #16
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	60f8      	str	r0, [r7, #12]
 8004fba:	60b9      	str	r1, [r7, #8]
 8004fbc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004fbe:	e02d      	b.n	800501c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004fc0:	68f8      	ldr	r0, [r7, #12]
 8004fc2:	f000 f8bf 	bl	8005144 <I2C_IsAcknowledgeFailed>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d001      	beq.n	8004fd0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e02d      	b.n	800502c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fd6:	d021      	beq.n	800501c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fd8:	f7fc fdf6 	bl	8001bc8 <HAL_GetTick>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	68ba      	ldr	r2, [r7, #8]
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d302      	bcc.n	8004fee <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d116      	bne.n	800501c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2220      	movs	r2, #32
 8004ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2200      	movs	r2, #0
 8005000:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005008:	f043 0220 	orr.w	r2, r3, #32
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2200      	movs	r2, #0
 8005014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e007      	b.n	800502c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	695b      	ldr	r3, [r3, #20]
 8005022:	f003 0304 	and.w	r3, r3, #4
 8005026:	2b04      	cmp	r3, #4
 8005028:	d1ca      	bne.n	8004fc0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800502a:	2300      	movs	r3, #0
}
 800502c:	4618      	mov	r0, r3
 800502e:	3710      	adds	r7, #16
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}

08005034 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005034:	b480      	push	{r7}
 8005036:	b085      	sub	sp, #20
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800503c:	2300      	movs	r3, #0
 800503e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005040:	4b13      	ldr	r3, [pc, #76]	; (8005090 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	08db      	lsrs	r3, r3, #3
 8005046:	4a13      	ldr	r2, [pc, #76]	; (8005094 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005048:	fba2 2303 	umull	r2, r3, r2, r3
 800504c:	0a1a      	lsrs	r2, r3, #8
 800504e:	4613      	mov	r3, r2
 8005050:	009b      	lsls	r3, r3, #2
 8005052:	4413      	add	r3, r2
 8005054:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	3b01      	subs	r3, #1
 800505a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d107      	bne.n	8005072 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005066:	f043 0220 	orr.w	r2, r3, #32
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e008      	b.n	8005084 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800507c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005080:	d0e9      	beq.n	8005056 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005082:	2300      	movs	r3, #0
}
 8005084:	4618      	mov	r0, r3
 8005086:	3714      	adds	r7, #20
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr
 8005090:	2000000c 	.word	0x2000000c
 8005094:	14f8b589 	.word	0x14f8b589

08005098 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80050a4:	e042      	b.n	800512c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	695b      	ldr	r3, [r3, #20]
 80050ac:	f003 0310 	and.w	r3, r3, #16
 80050b0:	2b10      	cmp	r3, #16
 80050b2:	d119      	bne.n	80050e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f06f 0210 	mvn.w	r2, #16
 80050bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2200      	movs	r2, #0
 80050c2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2220      	movs	r2, #32
 80050c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2200      	movs	r2, #0
 80050e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e029      	b.n	800513c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050e8:	f7fc fd6e 	bl	8001bc8 <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	68ba      	ldr	r2, [r7, #8]
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d302      	bcc.n	80050fe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d116      	bne.n	800512c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2200      	movs	r2, #0
 8005102:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2220      	movs	r2, #32
 8005108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2200      	movs	r2, #0
 8005110:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005118:	f043 0220 	orr.w	r2, r3, #32
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2200      	movs	r2, #0
 8005124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	e007      	b.n	800513c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	695b      	ldr	r3, [r3, #20]
 8005132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005136:	2b40      	cmp	r3, #64	; 0x40
 8005138:	d1b5      	bne.n	80050a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800513a:	2300      	movs	r3, #0
}
 800513c:	4618      	mov	r0, r3
 800513e:	3710      	adds	r7, #16
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005144:	b480      	push	{r7}
 8005146:	b083      	sub	sp, #12
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005156:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800515a:	d11b      	bne.n	8005194 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005164:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2220      	movs	r2, #32
 8005170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005180:	f043 0204 	orr.w	r2, r3, #4
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2200      	movs	r2, #0
 800518c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	e000      	b.n	8005196 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005194:	2300      	movs	r3, #0
}
 8005196:	4618      	mov	r0, r3
 8005198:	370c      	adds	r7, #12
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr

080051a2 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80051a2:	b480      	push	{r7}
 80051a4:	b083      	sub	sp, #12
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ae:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80051b2:	d103      	bne.n	80051bc <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80051ba:	e007      	b.n	80051cc <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c0:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80051c4:	d102      	bne.n	80051cc <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2208      	movs	r2, #8
 80051ca:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80051cc:	bf00      	nop
 80051ce:	370c      	adds	r7, #12
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b086      	sub	sp, #24
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d101      	bne.n	80051ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e267      	b.n	80056ba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0301 	and.w	r3, r3, #1
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d075      	beq.n	80052e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80051f6:	4b88      	ldr	r3, [pc, #544]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f003 030c 	and.w	r3, r3, #12
 80051fe:	2b04      	cmp	r3, #4
 8005200:	d00c      	beq.n	800521c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005202:	4b85      	ldr	r3, [pc, #532]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800520a:	2b08      	cmp	r3, #8
 800520c:	d112      	bne.n	8005234 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800520e:	4b82      	ldr	r3, [pc, #520]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005216:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800521a:	d10b      	bne.n	8005234 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800521c:	4b7e      	ldr	r3, [pc, #504]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005224:	2b00      	cmp	r3, #0
 8005226:	d05b      	beq.n	80052e0 <HAL_RCC_OscConfig+0x108>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d157      	bne.n	80052e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e242      	b.n	80056ba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800523c:	d106      	bne.n	800524c <HAL_RCC_OscConfig+0x74>
 800523e:	4b76      	ldr	r3, [pc, #472]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a75      	ldr	r2, [pc, #468]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 8005244:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005248:	6013      	str	r3, [r2, #0]
 800524a:	e01d      	b.n	8005288 <HAL_RCC_OscConfig+0xb0>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005254:	d10c      	bne.n	8005270 <HAL_RCC_OscConfig+0x98>
 8005256:	4b70      	ldr	r3, [pc, #448]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a6f      	ldr	r2, [pc, #444]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 800525c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005260:	6013      	str	r3, [r2, #0]
 8005262:	4b6d      	ldr	r3, [pc, #436]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a6c      	ldr	r2, [pc, #432]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 8005268:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800526c:	6013      	str	r3, [r2, #0]
 800526e:	e00b      	b.n	8005288 <HAL_RCC_OscConfig+0xb0>
 8005270:	4b69      	ldr	r3, [pc, #420]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a68      	ldr	r2, [pc, #416]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 8005276:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800527a:	6013      	str	r3, [r2, #0]
 800527c:	4b66      	ldr	r3, [pc, #408]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a65      	ldr	r2, [pc, #404]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 8005282:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005286:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d013      	beq.n	80052b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005290:	f7fc fc9a 	bl	8001bc8 <HAL_GetTick>
 8005294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005296:	e008      	b.n	80052aa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005298:	f7fc fc96 	bl	8001bc8 <HAL_GetTick>
 800529c:	4602      	mov	r2, r0
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	2b64      	cmp	r3, #100	; 0x64
 80052a4:	d901      	bls.n	80052aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e207      	b.n	80056ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052aa:	4b5b      	ldr	r3, [pc, #364]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d0f0      	beq.n	8005298 <HAL_RCC_OscConfig+0xc0>
 80052b6:	e014      	b.n	80052e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052b8:	f7fc fc86 	bl	8001bc8 <HAL_GetTick>
 80052bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052be:	e008      	b.n	80052d2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052c0:	f7fc fc82 	bl	8001bc8 <HAL_GetTick>
 80052c4:	4602      	mov	r2, r0
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	1ad3      	subs	r3, r2, r3
 80052ca:	2b64      	cmp	r3, #100	; 0x64
 80052cc:	d901      	bls.n	80052d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80052ce:	2303      	movs	r3, #3
 80052d0:	e1f3      	b.n	80056ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052d2:	4b51      	ldr	r3, [pc, #324]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d1f0      	bne.n	80052c0 <HAL_RCC_OscConfig+0xe8>
 80052de:	e000      	b.n	80052e2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 0302 	and.w	r3, r3, #2
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d063      	beq.n	80053b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052ee:	4b4a      	ldr	r3, [pc, #296]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	f003 030c 	and.w	r3, r3, #12
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00b      	beq.n	8005312 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052fa:	4b47      	ldr	r3, [pc, #284]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005302:	2b08      	cmp	r3, #8
 8005304:	d11c      	bne.n	8005340 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005306:	4b44      	ldr	r3, [pc, #272]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800530e:	2b00      	cmp	r3, #0
 8005310:	d116      	bne.n	8005340 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005312:	4b41      	ldr	r3, [pc, #260]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 0302 	and.w	r3, r3, #2
 800531a:	2b00      	cmp	r3, #0
 800531c:	d005      	beq.n	800532a <HAL_RCC_OscConfig+0x152>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	2b01      	cmp	r3, #1
 8005324:	d001      	beq.n	800532a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e1c7      	b.n	80056ba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800532a:	4b3b      	ldr	r3, [pc, #236]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	00db      	lsls	r3, r3, #3
 8005338:	4937      	ldr	r1, [pc, #220]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 800533a:	4313      	orrs	r3, r2
 800533c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800533e:	e03a      	b.n	80053b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d020      	beq.n	800538a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005348:	4b34      	ldr	r3, [pc, #208]	; (800541c <HAL_RCC_OscConfig+0x244>)
 800534a:	2201      	movs	r2, #1
 800534c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800534e:	f7fc fc3b 	bl	8001bc8 <HAL_GetTick>
 8005352:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005354:	e008      	b.n	8005368 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005356:	f7fc fc37 	bl	8001bc8 <HAL_GetTick>
 800535a:	4602      	mov	r2, r0
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	1ad3      	subs	r3, r2, r3
 8005360:	2b02      	cmp	r3, #2
 8005362:	d901      	bls.n	8005368 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005364:	2303      	movs	r3, #3
 8005366:	e1a8      	b.n	80056ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005368:	4b2b      	ldr	r3, [pc, #172]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f003 0302 	and.w	r3, r3, #2
 8005370:	2b00      	cmp	r3, #0
 8005372:	d0f0      	beq.n	8005356 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005374:	4b28      	ldr	r3, [pc, #160]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	691b      	ldr	r3, [r3, #16]
 8005380:	00db      	lsls	r3, r3, #3
 8005382:	4925      	ldr	r1, [pc, #148]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 8005384:	4313      	orrs	r3, r2
 8005386:	600b      	str	r3, [r1, #0]
 8005388:	e015      	b.n	80053b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800538a:	4b24      	ldr	r3, [pc, #144]	; (800541c <HAL_RCC_OscConfig+0x244>)
 800538c:	2200      	movs	r2, #0
 800538e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005390:	f7fc fc1a 	bl	8001bc8 <HAL_GetTick>
 8005394:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005396:	e008      	b.n	80053aa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005398:	f7fc fc16 	bl	8001bc8 <HAL_GetTick>
 800539c:	4602      	mov	r2, r0
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	1ad3      	subs	r3, r2, r3
 80053a2:	2b02      	cmp	r3, #2
 80053a4:	d901      	bls.n	80053aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e187      	b.n	80056ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053aa:	4b1b      	ldr	r3, [pc, #108]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 0302 	and.w	r3, r3, #2
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d1f0      	bne.n	8005398 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f003 0308 	and.w	r3, r3, #8
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d036      	beq.n	8005430 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	695b      	ldr	r3, [r3, #20]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d016      	beq.n	80053f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053ca:	4b15      	ldr	r3, [pc, #84]	; (8005420 <HAL_RCC_OscConfig+0x248>)
 80053cc:	2201      	movs	r2, #1
 80053ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053d0:	f7fc fbfa 	bl	8001bc8 <HAL_GetTick>
 80053d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053d6:	e008      	b.n	80053ea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053d8:	f7fc fbf6 	bl	8001bc8 <HAL_GetTick>
 80053dc:	4602      	mov	r2, r0
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	2b02      	cmp	r3, #2
 80053e4:	d901      	bls.n	80053ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80053e6:	2303      	movs	r3, #3
 80053e8:	e167      	b.n	80056ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053ea:	4b0b      	ldr	r3, [pc, #44]	; (8005418 <HAL_RCC_OscConfig+0x240>)
 80053ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053ee:	f003 0302 	and.w	r3, r3, #2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d0f0      	beq.n	80053d8 <HAL_RCC_OscConfig+0x200>
 80053f6:	e01b      	b.n	8005430 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053f8:	4b09      	ldr	r3, [pc, #36]	; (8005420 <HAL_RCC_OscConfig+0x248>)
 80053fa:	2200      	movs	r2, #0
 80053fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053fe:	f7fc fbe3 	bl	8001bc8 <HAL_GetTick>
 8005402:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005404:	e00e      	b.n	8005424 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005406:	f7fc fbdf 	bl	8001bc8 <HAL_GetTick>
 800540a:	4602      	mov	r2, r0
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	1ad3      	subs	r3, r2, r3
 8005410:	2b02      	cmp	r3, #2
 8005412:	d907      	bls.n	8005424 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005414:	2303      	movs	r3, #3
 8005416:	e150      	b.n	80056ba <HAL_RCC_OscConfig+0x4e2>
 8005418:	40023800 	.word	0x40023800
 800541c:	42470000 	.word	0x42470000
 8005420:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005424:	4b88      	ldr	r3, [pc, #544]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 8005426:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005428:	f003 0302 	and.w	r3, r3, #2
 800542c:	2b00      	cmp	r3, #0
 800542e:	d1ea      	bne.n	8005406 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 0304 	and.w	r3, r3, #4
 8005438:	2b00      	cmp	r3, #0
 800543a:	f000 8097 	beq.w	800556c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800543e:	2300      	movs	r3, #0
 8005440:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005442:	4b81      	ldr	r3, [pc, #516]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 8005444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800544a:	2b00      	cmp	r3, #0
 800544c:	d10f      	bne.n	800546e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800544e:	2300      	movs	r3, #0
 8005450:	60bb      	str	r3, [r7, #8]
 8005452:	4b7d      	ldr	r3, [pc, #500]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 8005454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005456:	4a7c      	ldr	r2, [pc, #496]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 8005458:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800545c:	6413      	str	r3, [r2, #64]	; 0x40
 800545e:	4b7a      	ldr	r3, [pc, #488]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 8005460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005462:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005466:	60bb      	str	r3, [r7, #8]
 8005468:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800546a:	2301      	movs	r3, #1
 800546c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800546e:	4b77      	ldr	r3, [pc, #476]	; (800564c <HAL_RCC_OscConfig+0x474>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005476:	2b00      	cmp	r3, #0
 8005478:	d118      	bne.n	80054ac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800547a:	4b74      	ldr	r3, [pc, #464]	; (800564c <HAL_RCC_OscConfig+0x474>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a73      	ldr	r2, [pc, #460]	; (800564c <HAL_RCC_OscConfig+0x474>)
 8005480:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005484:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005486:	f7fc fb9f 	bl	8001bc8 <HAL_GetTick>
 800548a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800548c:	e008      	b.n	80054a0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800548e:	f7fc fb9b 	bl	8001bc8 <HAL_GetTick>
 8005492:	4602      	mov	r2, r0
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	1ad3      	subs	r3, r2, r3
 8005498:	2b02      	cmp	r3, #2
 800549a:	d901      	bls.n	80054a0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800549c:	2303      	movs	r3, #3
 800549e:	e10c      	b.n	80056ba <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054a0:	4b6a      	ldr	r3, [pc, #424]	; (800564c <HAL_RCC_OscConfig+0x474>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d0f0      	beq.n	800548e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	2b01      	cmp	r3, #1
 80054b2:	d106      	bne.n	80054c2 <HAL_RCC_OscConfig+0x2ea>
 80054b4:	4b64      	ldr	r3, [pc, #400]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 80054b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b8:	4a63      	ldr	r2, [pc, #396]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 80054ba:	f043 0301 	orr.w	r3, r3, #1
 80054be:	6713      	str	r3, [r2, #112]	; 0x70
 80054c0:	e01c      	b.n	80054fc <HAL_RCC_OscConfig+0x324>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	2b05      	cmp	r3, #5
 80054c8:	d10c      	bne.n	80054e4 <HAL_RCC_OscConfig+0x30c>
 80054ca:	4b5f      	ldr	r3, [pc, #380]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 80054cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ce:	4a5e      	ldr	r2, [pc, #376]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 80054d0:	f043 0304 	orr.w	r3, r3, #4
 80054d4:	6713      	str	r3, [r2, #112]	; 0x70
 80054d6:	4b5c      	ldr	r3, [pc, #368]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 80054d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054da:	4a5b      	ldr	r2, [pc, #364]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 80054dc:	f043 0301 	orr.w	r3, r3, #1
 80054e0:	6713      	str	r3, [r2, #112]	; 0x70
 80054e2:	e00b      	b.n	80054fc <HAL_RCC_OscConfig+0x324>
 80054e4:	4b58      	ldr	r3, [pc, #352]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 80054e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e8:	4a57      	ldr	r2, [pc, #348]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 80054ea:	f023 0301 	bic.w	r3, r3, #1
 80054ee:	6713      	str	r3, [r2, #112]	; 0x70
 80054f0:	4b55      	ldr	r3, [pc, #340]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 80054f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054f4:	4a54      	ldr	r2, [pc, #336]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 80054f6:	f023 0304 	bic.w	r3, r3, #4
 80054fa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d015      	beq.n	8005530 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005504:	f7fc fb60 	bl	8001bc8 <HAL_GetTick>
 8005508:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800550a:	e00a      	b.n	8005522 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800550c:	f7fc fb5c 	bl	8001bc8 <HAL_GetTick>
 8005510:	4602      	mov	r2, r0
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	1ad3      	subs	r3, r2, r3
 8005516:	f241 3288 	movw	r2, #5000	; 0x1388
 800551a:	4293      	cmp	r3, r2
 800551c:	d901      	bls.n	8005522 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	e0cb      	b.n	80056ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005522:	4b49      	ldr	r3, [pc, #292]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 8005524:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005526:	f003 0302 	and.w	r3, r3, #2
 800552a:	2b00      	cmp	r3, #0
 800552c:	d0ee      	beq.n	800550c <HAL_RCC_OscConfig+0x334>
 800552e:	e014      	b.n	800555a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005530:	f7fc fb4a 	bl	8001bc8 <HAL_GetTick>
 8005534:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005536:	e00a      	b.n	800554e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005538:	f7fc fb46 	bl	8001bc8 <HAL_GetTick>
 800553c:	4602      	mov	r2, r0
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	1ad3      	subs	r3, r2, r3
 8005542:	f241 3288 	movw	r2, #5000	; 0x1388
 8005546:	4293      	cmp	r3, r2
 8005548:	d901      	bls.n	800554e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800554a:	2303      	movs	r3, #3
 800554c:	e0b5      	b.n	80056ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800554e:	4b3e      	ldr	r3, [pc, #248]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 8005550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005552:	f003 0302 	and.w	r3, r3, #2
 8005556:	2b00      	cmp	r3, #0
 8005558:	d1ee      	bne.n	8005538 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800555a:	7dfb      	ldrb	r3, [r7, #23]
 800555c:	2b01      	cmp	r3, #1
 800555e:	d105      	bne.n	800556c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005560:	4b39      	ldr	r3, [pc, #228]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 8005562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005564:	4a38      	ldr	r2, [pc, #224]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 8005566:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800556a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	699b      	ldr	r3, [r3, #24]
 8005570:	2b00      	cmp	r3, #0
 8005572:	f000 80a1 	beq.w	80056b8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005576:	4b34      	ldr	r3, [pc, #208]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	f003 030c 	and.w	r3, r3, #12
 800557e:	2b08      	cmp	r3, #8
 8005580:	d05c      	beq.n	800563c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	699b      	ldr	r3, [r3, #24]
 8005586:	2b02      	cmp	r3, #2
 8005588:	d141      	bne.n	800560e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800558a:	4b31      	ldr	r3, [pc, #196]	; (8005650 <HAL_RCC_OscConfig+0x478>)
 800558c:	2200      	movs	r2, #0
 800558e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005590:	f7fc fb1a 	bl	8001bc8 <HAL_GetTick>
 8005594:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005596:	e008      	b.n	80055aa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005598:	f7fc fb16 	bl	8001bc8 <HAL_GetTick>
 800559c:	4602      	mov	r2, r0
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	1ad3      	subs	r3, r2, r3
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	d901      	bls.n	80055aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80055a6:	2303      	movs	r3, #3
 80055a8:	e087      	b.n	80056ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055aa:	4b27      	ldr	r3, [pc, #156]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d1f0      	bne.n	8005598 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	69da      	ldr	r2, [r3, #28]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6a1b      	ldr	r3, [r3, #32]
 80055be:	431a      	orrs	r2, r3
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c4:	019b      	lsls	r3, r3, #6
 80055c6:	431a      	orrs	r2, r3
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055cc:	085b      	lsrs	r3, r3, #1
 80055ce:	3b01      	subs	r3, #1
 80055d0:	041b      	lsls	r3, r3, #16
 80055d2:	431a      	orrs	r2, r3
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055d8:	061b      	lsls	r3, r3, #24
 80055da:	491b      	ldr	r1, [pc, #108]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 80055dc:	4313      	orrs	r3, r2
 80055de:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055e0:	4b1b      	ldr	r3, [pc, #108]	; (8005650 <HAL_RCC_OscConfig+0x478>)
 80055e2:	2201      	movs	r2, #1
 80055e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055e6:	f7fc faef 	bl	8001bc8 <HAL_GetTick>
 80055ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055ec:	e008      	b.n	8005600 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055ee:	f7fc faeb 	bl	8001bc8 <HAL_GetTick>
 80055f2:	4602      	mov	r2, r0
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	1ad3      	subs	r3, r2, r3
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	d901      	bls.n	8005600 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80055fc:	2303      	movs	r3, #3
 80055fe:	e05c      	b.n	80056ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005600:	4b11      	ldr	r3, [pc, #68]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005608:	2b00      	cmp	r3, #0
 800560a:	d0f0      	beq.n	80055ee <HAL_RCC_OscConfig+0x416>
 800560c:	e054      	b.n	80056b8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800560e:	4b10      	ldr	r3, [pc, #64]	; (8005650 <HAL_RCC_OscConfig+0x478>)
 8005610:	2200      	movs	r2, #0
 8005612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005614:	f7fc fad8 	bl	8001bc8 <HAL_GetTick>
 8005618:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800561a:	e008      	b.n	800562e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800561c:	f7fc fad4 	bl	8001bc8 <HAL_GetTick>
 8005620:	4602      	mov	r2, r0
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	2b02      	cmp	r3, #2
 8005628:	d901      	bls.n	800562e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e045      	b.n	80056ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800562e:	4b06      	ldr	r3, [pc, #24]	; (8005648 <HAL_RCC_OscConfig+0x470>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005636:	2b00      	cmp	r3, #0
 8005638:	d1f0      	bne.n	800561c <HAL_RCC_OscConfig+0x444>
 800563a:	e03d      	b.n	80056b8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	699b      	ldr	r3, [r3, #24]
 8005640:	2b01      	cmp	r3, #1
 8005642:	d107      	bne.n	8005654 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e038      	b.n	80056ba <HAL_RCC_OscConfig+0x4e2>
 8005648:	40023800 	.word	0x40023800
 800564c:	40007000 	.word	0x40007000
 8005650:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005654:	4b1b      	ldr	r3, [pc, #108]	; (80056c4 <HAL_RCC_OscConfig+0x4ec>)
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	699b      	ldr	r3, [r3, #24]
 800565e:	2b01      	cmp	r3, #1
 8005660:	d028      	beq.n	80056b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800566c:	429a      	cmp	r2, r3
 800566e:	d121      	bne.n	80056b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800567a:	429a      	cmp	r2, r3
 800567c:	d11a      	bne.n	80056b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800567e:	68fa      	ldr	r2, [r7, #12]
 8005680:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005684:	4013      	ands	r3, r2
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800568a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800568c:	4293      	cmp	r3, r2
 800568e:	d111      	bne.n	80056b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800569a:	085b      	lsrs	r3, r3, #1
 800569c:	3b01      	subs	r3, #1
 800569e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d107      	bne.n	80056b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d001      	beq.n	80056b8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e000      	b.n	80056ba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3718      	adds	r7, #24
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	bf00      	nop
 80056c4:	40023800 	.word	0x40023800

080056c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b084      	sub	sp, #16
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d101      	bne.n	80056dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e0cc      	b.n	8005876 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056dc:	4b68      	ldr	r3, [pc, #416]	; (8005880 <HAL_RCC_ClockConfig+0x1b8>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 0307 	and.w	r3, r3, #7
 80056e4:	683a      	ldr	r2, [r7, #0]
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d90c      	bls.n	8005704 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056ea:	4b65      	ldr	r3, [pc, #404]	; (8005880 <HAL_RCC_ClockConfig+0x1b8>)
 80056ec:	683a      	ldr	r2, [r7, #0]
 80056ee:	b2d2      	uxtb	r2, r2
 80056f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056f2:	4b63      	ldr	r3, [pc, #396]	; (8005880 <HAL_RCC_ClockConfig+0x1b8>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 0307 	and.w	r3, r3, #7
 80056fa:	683a      	ldr	r2, [r7, #0]
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d001      	beq.n	8005704 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e0b8      	b.n	8005876 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 0302 	and.w	r3, r3, #2
 800570c:	2b00      	cmp	r3, #0
 800570e:	d020      	beq.n	8005752 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 0304 	and.w	r3, r3, #4
 8005718:	2b00      	cmp	r3, #0
 800571a:	d005      	beq.n	8005728 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800571c:	4b59      	ldr	r3, [pc, #356]	; (8005884 <HAL_RCC_ClockConfig+0x1bc>)
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	4a58      	ldr	r2, [pc, #352]	; (8005884 <HAL_RCC_ClockConfig+0x1bc>)
 8005722:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005726:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 0308 	and.w	r3, r3, #8
 8005730:	2b00      	cmp	r3, #0
 8005732:	d005      	beq.n	8005740 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005734:	4b53      	ldr	r3, [pc, #332]	; (8005884 <HAL_RCC_ClockConfig+0x1bc>)
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	4a52      	ldr	r2, [pc, #328]	; (8005884 <HAL_RCC_ClockConfig+0x1bc>)
 800573a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800573e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005740:	4b50      	ldr	r3, [pc, #320]	; (8005884 <HAL_RCC_ClockConfig+0x1bc>)
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	494d      	ldr	r1, [pc, #308]	; (8005884 <HAL_RCC_ClockConfig+0x1bc>)
 800574e:	4313      	orrs	r3, r2
 8005750:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 0301 	and.w	r3, r3, #1
 800575a:	2b00      	cmp	r3, #0
 800575c:	d044      	beq.n	80057e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	2b01      	cmp	r3, #1
 8005764:	d107      	bne.n	8005776 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005766:	4b47      	ldr	r3, [pc, #284]	; (8005884 <HAL_RCC_ClockConfig+0x1bc>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d119      	bne.n	80057a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e07f      	b.n	8005876 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	2b02      	cmp	r3, #2
 800577c:	d003      	beq.n	8005786 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005782:	2b03      	cmp	r3, #3
 8005784:	d107      	bne.n	8005796 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005786:	4b3f      	ldr	r3, [pc, #252]	; (8005884 <HAL_RCC_ClockConfig+0x1bc>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800578e:	2b00      	cmp	r3, #0
 8005790:	d109      	bne.n	80057a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	e06f      	b.n	8005876 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005796:	4b3b      	ldr	r3, [pc, #236]	; (8005884 <HAL_RCC_ClockConfig+0x1bc>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f003 0302 	and.w	r3, r3, #2
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d101      	bne.n	80057a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e067      	b.n	8005876 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80057a6:	4b37      	ldr	r3, [pc, #220]	; (8005884 <HAL_RCC_ClockConfig+0x1bc>)
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	f023 0203 	bic.w	r2, r3, #3
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	4934      	ldr	r1, [pc, #208]	; (8005884 <HAL_RCC_ClockConfig+0x1bc>)
 80057b4:	4313      	orrs	r3, r2
 80057b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80057b8:	f7fc fa06 	bl	8001bc8 <HAL_GetTick>
 80057bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057be:	e00a      	b.n	80057d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057c0:	f7fc fa02 	bl	8001bc8 <HAL_GetTick>
 80057c4:	4602      	mov	r2, r0
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d901      	bls.n	80057d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	e04f      	b.n	8005876 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057d6:	4b2b      	ldr	r3, [pc, #172]	; (8005884 <HAL_RCC_ClockConfig+0x1bc>)
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	f003 020c 	and.w	r2, r3, #12
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	009b      	lsls	r3, r3, #2
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d1eb      	bne.n	80057c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80057e8:	4b25      	ldr	r3, [pc, #148]	; (8005880 <HAL_RCC_ClockConfig+0x1b8>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f003 0307 	and.w	r3, r3, #7
 80057f0:	683a      	ldr	r2, [r7, #0]
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d20c      	bcs.n	8005810 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057f6:	4b22      	ldr	r3, [pc, #136]	; (8005880 <HAL_RCC_ClockConfig+0x1b8>)
 80057f8:	683a      	ldr	r2, [r7, #0]
 80057fa:	b2d2      	uxtb	r2, r2
 80057fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057fe:	4b20      	ldr	r3, [pc, #128]	; (8005880 <HAL_RCC_ClockConfig+0x1b8>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 0307 	and.w	r3, r3, #7
 8005806:	683a      	ldr	r2, [r7, #0]
 8005808:	429a      	cmp	r2, r3
 800580a:	d001      	beq.n	8005810 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e032      	b.n	8005876 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f003 0304 	and.w	r3, r3, #4
 8005818:	2b00      	cmp	r3, #0
 800581a:	d008      	beq.n	800582e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800581c:	4b19      	ldr	r3, [pc, #100]	; (8005884 <HAL_RCC_ClockConfig+0x1bc>)
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	68db      	ldr	r3, [r3, #12]
 8005828:	4916      	ldr	r1, [pc, #88]	; (8005884 <HAL_RCC_ClockConfig+0x1bc>)
 800582a:	4313      	orrs	r3, r2
 800582c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 0308 	and.w	r3, r3, #8
 8005836:	2b00      	cmp	r3, #0
 8005838:	d009      	beq.n	800584e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800583a:	4b12      	ldr	r3, [pc, #72]	; (8005884 <HAL_RCC_ClockConfig+0x1bc>)
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	00db      	lsls	r3, r3, #3
 8005848:	490e      	ldr	r1, [pc, #56]	; (8005884 <HAL_RCC_ClockConfig+0x1bc>)
 800584a:	4313      	orrs	r3, r2
 800584c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800584e:	f000 f821 	bl	8005894 <HAL_RCC_GetSysClockFreq>
 8005852:	4602      	mov	r2, r0
 8005854:	4b0b      	ldr	r3, [pc, #44]	; (8005884 <HAL_RCC_ClockConfig+0x1bc>)
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	091b      	lsrs	r3, r3, #4
 800585a:	f003 030f 	and.w	r3, r3, #15
 800585e:	490a      	ldr	r1, [pc, #40]	; (8005888 <HAL_RCC_ClockConfig+0x1c0>)
 8005860:	5ccb      	ldrb	r3, [r1, r3]
 8005862:	fa22 f303 	lsr.w	r3, r2, r3
 8005866:	4a09      	ldr	r2, [pc, #36]	; (800588c <HAL_RCC_ClockConfig+0x1c4>)
 8005868:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800586a:	4b09      	ldr	r3, [pc, #36]	; (8005890 <HAL_RCC_ClockConfig+0x1c8>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4618      	mov	r0, r3
 8005870:	f7fc f966 	bl	8001b40 <HAL_InitTick>

  return HAL_OK;
 8005874:	2300      	movs	r3, #0
}
 8005876:	4618      	mov	r0, r3
 8005878:	3710      	adds	r7, #16
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}
 800587e:	bf00      	nop
 8005880:	40023c00 	.word	0x40023c00
 8005884:	40023800 	.word	0x40023800
 8005888:	0800b730 	.word	0x0800b730
 800588c:	2000000c 	.word	0x2000000c
 8005890:	20000010 	.word	0x20000010

08005894 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005894:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005898:	b094      	sub	sp, #80	; 0x50
 800589a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800589c:	2300      	movs	r3, #0
 800589e:	647b      	str	r3, [r7, #68]	; 0x44
 80058a0:	2300      	movs	r3, #0
 80058a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058a4:	2300      	movs	r3, #0
 80058a6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80058a8:	2300      	movs	r3, #0
 80058aa:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80058ac:	4b79      	ldr	r3, [pc, #484]	; (8005a94 <HAL_RCC_GetSysClockFreq+0x200>)
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	f003 030c 	and.w	r3, r3, #12
 80058b4:	2b08      	cmp	r3, #8
 80058b6:	d00d      	beq.n	80058d4 <HAL_RCC_GetSysClockFreq+0x40>
 80058b8:	2b08      	cmp	r3, #8
 80058ba:	f200 80e1 	bhi.w	8005a80 <HAL_RCC_GetSysClockFreq+0x1ec>
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d002      	beq.n	80058c8 <HAL_RCC_GetSysClockFreq+0x34>
 80058c2:	2b04      	cmp	r3, #4
 80058c4:	d003      	beq.n	80058ce <HAL_RCC_GetSysClockFreq+0x3a>
 80058c6:	e0db      	b.n	8005a80 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80058c8:	4b73      	ldr	r3, [pc, #460]	; (8005a98 <HAL_RCC_GetSysClockFreq+0x204>)
 80058ca:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80058cc:	e0db      	b.n	8005a86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80058ce:	4b73      	ldr	r3, [pc, #460]	; (8005a9c <HAL_RCC_GetSysClockFreq+0x208>)
 80058d0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80058d2:	e0d8      	b.n	8005a86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80058d4:	4b6f      	ldr	r3, [pc, #444]	; (8005a94 <HAL_RCC_GetSysClockFreq+0x200>)
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058dc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058de:	4b6d      	ldr	r3, [pc, #436]	; (8005a94 <HAL_RCC_GetSysClockFreq+0x200>)
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d063      	beq.n	80059b2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058ea:	4b6a      	ldr	r3, [pc, #424]	; (8005a94 <HAL_RCC_GetSysClockFreq+0x200>)
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	099b      	lsrs	r3, r3, #6
 80058f0:	2200      	movs	r2, #0
 80058f2:	63bb      	str	r3, [r7, #56]	; 0x38
 80058f4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80058f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058fc:	633b      	str	r3, [r7, #48]	; 0x30
 80058fe:	2300      	movs	r3, #0
 8005900:	637b      	str	r3, [r7, #52]	; 0x34
 8005902:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005906:	4622      	mov	r2, r4
 8005908:	462b      	mov	r3, r5
 800590a:	f04f 0000 	mov.w	r0, #0
 800590e:	f04f 0100 	mov.w	r1, #0
 8005912:	0159      	lsls	r1, r3, #5
 8005914:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005918:	0150      	lsls	r0, r2, #5
 800591a:	4602      	mov	r2, r0
 800591c:	460b      	mov	r3, r1
 800591e:	4621      	mov	r1, r4
 8005920:	1a51      	subs	r1, r2, r1
 8005922:	6139      	str	r1, [r7, #16]
 8005924:	4629      	mov	r1, r5
 8005926:	eb63 0301 	sbc.w	r3, r3, r1
 800592a:	617b      	str	r3, [r7, #20]
 800592c:	f04f 0200 	mov.w	r2, #0
 8005930:	f04f 0300 	mov.w	r3, #0
 8005934:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005938:	4659      	mov	r1, fp
 800593a:	018b      	lsls	r3, r1, #6
 800593c:	4651      	mov	r1, sl
 800593e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005942:	4651      	mov	r1, sl
 8005944:	018a      	lsls	r2, r1, #6
 8005946:	4651      	mov	r1, sl
 8005948:	ebb2 0801 	subs.w	r8, r2, r1
 800594c:	4659      	mov	r1, fp
 800594e:	eb63 0901 	sbc.w	r9, r3, r1
 8005952:	f04f 0200 	mov.w	r2, #0
 8005956:	f04f 0300 	mov.w	r3, #0
 800595a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800595e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005962:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005966:	4690      	mov	r8, r2
 8005968:	4699      	mov	r9, r3
 800596a:	4623      	mov	r3, r4
 800596c:	eb18 0303 	adds.w	r3, r8, r3
 8005970:	60bb      	str	r3, [r7, #8]
 8005972:	462b      	mov	r3, r5
 8005974:	eb49 0303 	adc.w	r3, r9, r3
 8005978:	60fb      	str	r3, [r7, #12]
 800597a:	f04f 0200 	mov.w	r2, #0
 800597e:	f04f 0300 	mov.w	r3, #0
 8005982:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005986:	4629      	mov	r1, r5
 8005988:	024b      	lsls	r3, r1, #9
 800598a:	4621      	mov	r1, r4
 800598c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005990:	4621      	mov	r1, r4
 8005992:	024a      	lsls	r2, r1, #9
 8005994:	4610      	mov	r0, r2
 8005996:	4619      	mov	r1, r3
 8005998:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800599a:	2200      	movs	r2, #0
 800599c:	62bb      	str	r3, [r7, #40]	; 0x28
 800599e:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059a0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80059a4:	f7fb f920 	bl	8000be8 <__aeabi_uldivmod>
 80059a8:	4602      	mov	r2, r0
 80059aa:	460b      	mov	r3, r1
 80059ac:	4613      	mov	r3, r2
 80059ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059b0:	e058      	b.n	8005a64 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059b2:	4b38      	ldr	r3, [pc, #224]	; (8005a94 <HAL_RCC_GetSysClockFreq+0x200>)
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	099b      	lsrs	r3, r3, #6
 80059b8:	2200      	movs	r2, #0
 80059ba:	4618      	mov	r0, r3
 80059bc:	4611      	mov	r1, r2
 80059be:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80059c2:	623b      	str	r3, [r7, #32]
 80059c4:	2300      	movs	r3, #0
 80059c6:	627b      	str	r3, [r7, #36]	; 0x24
 80059c8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80059cc:	4642      	mov	r2, r8
 80059ce:	464b      	mov	r3, r9
 80059d0:	f04f 0000 	mov.w	r0, #0
 80059d4:	f04f 0100 	mov.w	r1, #0
 80059d8:	0159      	lsls	r1, r3, #5
 80059da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059de:	0150      	lsls	r0, r2, #5
 80059e0:	4602      	mov	r2, r0
 80059e2:	460b      	mov	r3, r1
 80059e4:	4641      	mov	r1, r8
 80059e6:	ebb2 0a01 	subs.w	sl, r2, r1
 80059ea:	4649      	mov	r1, r9
 80059ec:	eb63 0b01 	sbc.w	fp, r3, r1
 80059f0:	f04f 0200 	mov.w	r2, #0
 80059f4:	f04f 0300 	mov.w	r3, #0
 80059f8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80059fc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005a00:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005a04:	ebb2 040a 	subs.w	r4, r2, sl
 8005a08:	eb63 050b 	sbc.w	r5, r3, fp
 8005a0c:	f04f 0200 	mov.w	r2, #0
 8005a10:	f04f 0300 	mov.w	r3, #0
 8005a14:	00eb      	lsls	r3, r5, #3
 8005a16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a1a:	00e2      	lsls	r2, r4, #3
 8005a1c:	4614      	mov	r4, r2
 8005a1e:	461d      	mov	r5, r3
 8005a20:	4643      	mov	r3, r8
 8005a22:	18e3      	adds	r3, r4, r3
 8005a24:	603b      	str	r3, [r7, #0]
 8005a26:	464b      	mov	r3, r9
 8005a28:	eb45 0303 	adc.w	r3, r5, r3
 8005a2c:	607b      	str	r3, [r7, #4]
 8005a2e:	f04f 0200 	mov.w	r2, #0
 8005a32:	f04f 0300 	mov.w	r3, #0
 8005a36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005a3a:	4629      	mov	r1, r5
 8005a3c:	028b      	lsls	r3, r1, #10
 8005a3e:	4621      	mov	r1, r4
 8005a40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a44:	4621      	mov	r1, r4
 8005a46:	028a      	lsls	r2, r1, #10
 8005a48:	4610      	mov	r0, r2
 8005a4a:	4619      	mov	r1, r3
 8005a4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a4e:	2200      	movs	r2, #0
 8005a50:	61bb      	str	r3, [r7, #24]
 8005a52:	61fa      	str	r2, [r7, #28]
 8005a54:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a58:	f7fb f8c6 	bl	8000be8 <__aeabi_uldivmod>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	460b      	mov	r3, r1
 8005a60:	4613      	mov	r3, r2
 8005a62:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005a64:	4b0b      	ldr	r3, [pc, #44]	; (8005a94 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	0c1b      	lsrs	r3, r3, #16
 8005a6a:	f003 0303 	and.w	r3, r3, #3
 8005a6e:	3301      	adds	r3, #1
 8005a70:	005b      	lsls	r3, r3, #1
 8005a72:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005a74:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005a76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a78:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a7c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005a7e:	e002      	b.n	8005a86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005a80:	4b05      	ldr	r3, [pc, #20]	; (8005a98 <HAL_RCC_GetSysClockFreq+0x204>)
 8005a82:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005a84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	3750      	adds	r7, #80	; 0x50
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a92:	bf00      	nop
 8005a94:	40023800 	.word	0x40023800
 8005a98:	00f42400 	.word	0x00f42400
 8005a9c:	007a1200 	.word	0x007a1200

08005aa0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005aa4:	4b03      	ldr	r3, [pc, #12]	; (8005ab4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab0:	4770      	bx	lr
 8005ab2:	bf00      	nop
 8005ab4:	2000000c 	.word	0x2000000c

08005ab8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005abc:	f7ff fff0 	bl	8005aa0 <HAL_RCC_GetHCLKFreq>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	4b05      	ldr	r3, [pc, #20]	; (8005ad8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	0a9b      	lsrs	r3, r3, #10
 8005ac8:	f003 0307 	and.w	r3, r3, #7
 8005acc:	4903      	ldr	r1, [pc, #12]	; (8005adc <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ace:	5ccb      	ldrb	r3, [r1, r3]
 8005ad0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	bd80      	pop	{r7, pc}
 8005ad8:	40023800 	.word	0x40023800
 8005adc:	0800b740 	.word	0x0800b740

08005ae0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b082      	sub	sp, #8
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d101      	bne.n	8005af2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e07b      	b.n	8005bea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d108      	bne.n	8005b0c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b02:	d009      	beq.n	8005b18 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2200      	movs	r2, #0
 8005b08:	61da      	str	r2, [r3, #28]
 8005b0a:	e005      	b.n	8005b18 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b24:	b2db      	uxtb	r3, r3
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d106      	bne.n	8005b38 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f7fb fc82 	bl	800143c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2202      	movs	r2, #2
 8005b3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b4e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005b60:	431a      	orrs	r2, r3
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b6a:	431a      	orrs	r2, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	691b      	ldr	r3, [r3, #16]
 8005b70:	f003 0302 	and.w	r3, r3, #2
 8005b74:	431a      	orrs	r2, r3
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	695b      	ldr	r3, [r3, #20]
 8005b7a:	f003 0301 	and.w	r3, r3, #1
 8005b7e:	431a      	orrs	r2, r3
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	699b      	ldr	r3, [r3, #24]
 8005b84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b88:	431a      	orrs	r2, r3
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	69db      	ldr	r3, [r3, #28]
 8005b8e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005b92:	431a      	orrs	r2, r3
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6a1b      	ldr	r3, [r3, #32]
 8005b98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b9c:	ea42 0103 	orr.w	r1, r2, r3
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ba4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	430a      	orrs	r2, r1
 8005bae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	699b      	ldr	r3, [r3, #24]
 8005bb4:	0c1b      	lsrs	r3, r3, #16
 8005bb6:	f003 0104 	and.w	r1, r3, #4
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bbe:	f003 0210 	and.w	r2, r3, #16
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	430a      	orrs	r2, r1
 8005bc8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	69da      	ldr	r2, [r3, #28]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005bd8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005be8:	2300      	movs	r3, #0
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3708      	adds	r7, #8
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}

08005bf2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bf2:	b580      	push	{r7, lr}
 8005bf4:	b088      	sub	sp, #32
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	60f8      	str	r0, [r7, #12]
 8005bfa:	60b9      	str	r1, [r7, #8]
 8005bfc:	603b      	str	r3, [r7, #0]
 8005bfe:	4613      	mov	r3, r2
 8005c00:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005c02:	2300      	movs	r3, #0
 8005c04:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d101      	bne.n	8005c14 <HAL_SPI_Transmit+0x22>
 8005c10:	2302      	movs	r3, #2
 8005c12:	e126      	b.n	8005e62 <HAL_SPI_Transmit+0x270>
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2201      	movs	r2, #1
 8005c18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c1c:	f7fb ffd4 	bl	8001bc8 <HAL_GetTick>
 8005c20:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005c22:	88fb      	ldrh	r3, [r7, #6]
 8005c24:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c2c:	b2db      	uxtb	r3, r3
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	d002      	beq.n	8005c38 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005c32:	2302      	movs	r3, #2
 8005c34:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005c36:	e10b      	b.n	8005e50 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d002      	beq.n	8005c44 <HAL_SPI_Transmit+0x52>
 8005c3e:	88fb      	ldrh	r3, [r7, #6]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d102      	bne.n	8005c4a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005c48:	e102      	b.n	8005e50 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2203      	movs	r2, #3
 8005c4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2200      	movs	r2, #0
 8005c56:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	68ba      	ldr	r2, [r7, #8]
 8005c5c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	88fa      	ldrh	r2, [r7, #6]
 8005c62:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	88fa      	ldrh	r2, [r7, #6]
 8005c68:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2200      	movs	r2, #0
 8005c74:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2200      	movs	r2, #0
 8005c86:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c90:	d10f      	bne.n	8005cb2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ca0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005cb0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cbc:	2b40      	cmp	r3, #64	; 0x40
 8005cbe:	d007      	beq.n	8005cd0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	68db      	ldr	r3, [r3, #12]
 8005cd4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cd8:	d14b      	bne.n	8005d72 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d002      	beq.n	8005ce8 <HAL_SPI_Transmit+0xf6>
 8005ce2:	8afb      	ldrh	r3, [r7, #22]
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d13e      	bne.n	8005d66 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cec:	881a      	ldrh	r2, [r3, #0]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf8:	1c9a      	adds	r2, r3, #2
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	3b01      	subs	r3, #1
 8005d06:	b29a      	uxth	r2, r3
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005d0c:	e02b      	b.n	8005d66 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	f003 0302 	and.w	r3, r3, #2
 8005d18:	2b02      	cmp	r3, #2
 8005d1a:	d112      	bne.n	8005d42 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d20:	881a      	ldrh	r2, [r3, #0]
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d2c:	1c9a      	adds	r2, r3, #2
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	3b01      	subs	r3, #1
 8005d3a:	b29a      	uxth	r2, r3
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005d40:	e011      	b.n	8005d66 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d42:	f7fb ff41 	bl	8001bc8 <HAL_GetTick>
 8005d46:	4602      	mov	r2, r0
 8005d48:	69bb      	ldr	r3, [r7, #24]
 8005d4a:	1ad3      	subs	r3, r2, r3
 8005d4c:	683a      	ldr	r2, [r7, #0]
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d803      	bhi.n	8005d5a <HAL_SPI_Transmit+0x168>
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d58:	d102      	bne.n	8005d60 <HAL_SPI_Transmit+0x16e>
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d102      	bne.n	8005d66 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005d60:	2303      	movs	r3, #3
 8005d62:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005d64:	e074      	b.n	8005e50 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d6a:	b29b      	uxth	r3, r3
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d1ce      	bne.n	8005d0e <HAL_SPI_Transmit+0x11c>
 8005d70:	e04c      	b.n	8005e0c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d002      	beq.n	8005d80 <HAL_SPI_Transmit+0x18e>
 8005d7a:	8afb      	ldrh	r3, [r7, #22]
 8005d7c:	2b01      	cmp	r3, #1
 8005d7e:	d140      	bne.n	8005e02 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	330c      	adds	r3, #12
 8005d8a:	7812      	ldrb	r2, [r2, #0]
 8005d8c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d92:	1c5a      	adds	r2, r3, #1
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	3b01      	subs	r3, #1
 8005da0:	b29a      	uxth	r2, r3
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005da6:	e02c      	b.n	8005e02 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	f003 0302 	and.w	r3, r3, #2
 8005db2:	2b02      	cmp	r3, #2
 8005db4:	d113      	bne.n	8005dde <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	330c      	adds	r3, #12
 8005dc0:	7812      	ldrb	r2, [r2, #0]
 8005dc2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dc8:	1c5a      	adds	r2, r3, #1
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dd2:	b29b      	uxth	r3, r3
 8005dd4:	3b01      	subs	r3, #1
 8005dd6:	b29a      	uxth	r2, r3
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	86da      	strh	r2, [r3, #54]	; 0x36
 8005ddc:	e011      	b.n	8005e02 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005dde:	f7fb fef3 	bl	8001bc8 <HAL_GetTick>
 8005de2:	4602      	mov	r2, r0
 8005de4:	69bb      	ldr	r3, [r7, #24]
 8005de6:	1ad3      	subs	r3, r2, r3
 8005de8:	683a      	ldr	r2, [r7, #0]
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d803      	bhi.n	8005df6 <HAL_SPI_Transmit+0x204>
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005df4:	d102      	bne.n	8005dfc <HAL_SPI_Transmit+0x20a>
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d102      	bne.n	8005e02 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005e00:	e026      	b.n	8005e50 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e06:	b29b      	uxth	r3, r3
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d1cd      	bne.n	8005da8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e0c:	69ba      	ldr	r2, [r7, #24]
 8005e0e:	6839      	ldr	r1, [r7, #0]
 8005e10:	68f8      	ldr	r0, [r7, #12]
 8005e12:	f000 f9ff 	bl	8006214 <SPI_EndRxTxTransaction>
 8005e16:	4603      	mov	r3, r0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d002      	beq.n	8005e22 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2220      	movs	r2, #32
 8005e20:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d10a      	bne.n	8005e40 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	613b      	str	r3, [r7, #16]
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68db      	ldr	r3, [r3, #12]
 8005e34:	613b      	str	r3, [r7, #16]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	613b      	str	r3, [r7, #16]
 8005e3e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d002      	beq.n	8005e4e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	77fb      	strb	r3, [r7, #31]
 8005e4c:	e000      	b.n	8005e50 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005e4e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2201      	movs	r2, #1
 8005e54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005e60:	7ffb      	ldrb	r3, [r7, #31]
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3720      	adds	r7, #32
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}
	...

08005e6c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b086      	sub	sp, #24
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	4613      	mov	r3, r2
 8005e78:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d101      	bne.n	8005e8c <HAL_SPI_Transmit_DMA+0x20>
 8005e88:	2302      	movs	r3, #2
 8005e8a:	e09b      	b.n	8005fc4 <HAL_SPI_Transmit_DMA+0x158>
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d002      	beq.n	8005ea6 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8005ea0:	2302      	movs	r3, #2
 8005ea2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005ea4:	e089      	b.n	8005fba <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d002      	beq.n	8005eb2 <HAL_SPI_Transmit_DMA+0x46>
 8005eac:	88fb      	ldrh	r3, [r7, #6]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d102      	bne.n	8005eb8 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005eb6:	e080      	b.n	8005fba <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2203      	movs	r2, #3
 8005ebc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	68ba      	ldr	r2, [r7, #8]
 8005eca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	88fa      	ldrh	r2, [r7, #6]
 8005ed0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	88fa      	ldrh	r2, [r7, #6]
 8005ed6:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2200      	movs	r2, #0
 8005edc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2200      	movs	r2, #0
 8005eee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005efe:	d10f      	bne.n	8005f20 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f0e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005f1e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f24:	4a29      	ldr	r2, [pc, #164]	; (8005fcc <HAL_SPI_Transmit_DMA+0x160>)
 8005f26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f2c:	4a28      	ldr	r2, [pc, #160]	; (8005fd0 <HAL_SPI_Transmit_DMA+0x164>)
 8005f2e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f34:	4a27      	ldr	r2, [pc, #156]	; (8005fd4 <HAL_SPI_Transmit_DMA+0x168>)
 8005f36:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f48:	4619      	mov	r1, r3
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	330c      	adds	r3, #12
 8005f50:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f56:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005f58:	f7fc f826 	bl	8001fa8 <HAL_DMA_Start_IT>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d00c      	beq.n	8005f7c <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f66:	f043 0210 	orr.w	r2, r3, #16
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2201      	movs	r2, #1
 8005f76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005f7a:	e01e      	b.n	8005fba <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f86:	2b40      	cmp	r3, #64	; 0x40
 8005f88:	d007      	beq.n	8005f9a <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f98:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	685a      	ldr	r2, [r3, #4]
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f042 0220 	orr.w	r2, r2, #32
 8005fa8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	685a      	ldr	r2, [r3, #4]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f042 0202 	orr.w	r2, r2, #2
 8005fb8:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005fc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3718      	adds	r7, #24
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}
 8005fcc:	080060a9 	.word	0x080060a9
 8005fd0:	08006001 	.word	0x08006001
 8005fd4:	080060c5 	.word	0x080060c5

08005fd8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b083      	sub	sp, #12
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005fe0:	bf00      	nop
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005ff4:	bf00      	nop
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b086      	sub	sp, #24
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800600c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800600e:	f7fb fddb 	bl	8001bc8 <HAL_GetTick>
 8006012:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800601e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006022:	d03b      	beq.n	800609c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	685a      	ldr	r2, [r3, #4]
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f022 0220 	bic.w	r2, r2, #32
 8006032:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	685a      	ldr	r2, [r3, #4]
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f022 0202 	bic.w	r2, r2, #2
 8006042:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006044:	693a      	ldr	r2, [r7, #16]
 8006046:	2164      	movs	r1, #100	; 0x64
 8006048:	6978      	ldr	r0, [r7, #20]
 800604a:	f000 f8e3 	bl	8006214 <SPI_EndRxTxTransaction>
 800604e:	4603      	mov	r3, r0
 8006050:	2b00      	cmp	r3, #0
 8006052:	d005      	beq.n	8006060 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006058:	f043 0220 	orr.w	r2, r3, #32
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d10a      	bne.n	800607e <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006068:	2300      	movs	r3, #0
 800606a:	60fb      	str	r3, [r7, #12]
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68db      	ldr	r3, [r3, #12]
 8006072:	60fb      	str	r3, [r7, #12]
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	689b      	ldr	r3, [r3, #8]
 800607a:	60fb      	str	r3, [r7, #12]
 800607c:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	2200      	movs	r2, #0
 8006082:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	2201      	movs	r2, #1
 8006088:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006090:	2b00      	cmp	r3, #0
 8006092:	d003      	beq.n	800609c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006094:	6978      	ldr	r0, [r7, #20]
 8006096:	f7ff ffa9 	bl	8005fec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800609a:	e002      	b.n	80060a2 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800609c:	6978      	ldr	r0, [r7, #20]
 800609e:	f002 fb43 	bl	8008728 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80060a2:	3718      	adds	r7, #24
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}

080060a8 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b084      	sub	sp, #16
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060b4:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80060b6:	68f8      	ldr	r0, [r7, #12]
 80060b8:	f7ff ff8e 	bl	8005fd8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80060bc:	bf00      	nop
 80060be:	3710      	adds	r7, #16
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b084      	sub	sp, #16
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060d0:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	685a      	ldr	r2, [r3, #4]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f022 0203 	bic.w	r2, r2, #3
 80060e0:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060e6:	f043 0210 	orr.w	r2, r3, #16
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2201      	movs	r2, #1
 80060f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80060f6:	68f8      	ldr	r0, [r7, #12]
 80060f8:	f7ff ff78 	bl	8005fec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80060fc:	bf00      	nop
 80060fe:	3710      	adds	r7, #16
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}

08006104 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b088      	sub	sp, #32
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	603b      	str	r3, [r7, #0]
 8006110:	4613      	mov	r3, r2
 8006112:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006114:	f7fb fd58 	bl	8001bc8 <HAL_GetTick>
 8006118:	4602      	mov	r2, r0
 800611a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800611c:	1a9b      	subs	r3, r3, r2
 800611e:	683a      	ldr	r2, [r7, #0]
 8006120:	4413      	add	r3, r2
 8006122:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006124:	f7fb fd50 	bl	8001bc8 <HAL_GetTick>
 8006128:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800612a:	4b39      	ldr	r3, [pc, #228]	; (8006210 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	015b      	lsls	r3, r3, #5
 8006130:	0d1b      	lsrs	r3, r3, #20
 8006132:	69fa      	ldr	r2, [r7, #28]
 8006134:	fb02 f303 	mul.w	r3, r2, r3
 8006138:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800613a:	e054      	b.n	80061e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006142:	d050      	beq.n	80061e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006144:	f7fb fd40 	bl	8001bc8 <HAL_GetTick>
 8006148:	4602      	mov	r2, r0
 800614a:	69bb      	ldr	r3, [r7, #24]
 800614c:	1ad3      	subs	r3, r2, r3
 800614e:	69fa      	ldr	r2, [r7, #28]
 8006150:	429a      	cmp	r2, r3
 8006152:	d902      	bls.n	800615a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006154:	69fb      	ldr	r3, [r7, #28]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d13d      	bne.n	80061d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	685a      	ldr	r2, [r3, #4]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006168:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006172:	d111      	bne.n	8006198 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800617c:	d004      	beq.n	8006188 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006186:	d107      	bne.n	8006198 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006196:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800619c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061a0:	d10f      	bne.n	80061c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80061b0:	601a      	str	r2, [r3, #0]
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80061c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2201      	movs	r2, #1
 80061c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80061d2:	2303      	movs	r3, #3
 80061d4:	e017      	b.n	8006206 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d101      	bne.n	80061e0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80061dc:	2300      	movs	r3, #0
 80061de:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	3b01      	subs	r3, #1
 80061e4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	689a      	ldr	r2, [r3, #8]
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	4013      	ands	r3, r2
 80061f0:	68ba      	ldr	r2, [r7, #8]
 80061f2:	429a      	cmp	r2, r3
 80061f4:	bf0c      	ite	eq
 80061f6:	2301      	moveq	r3, #1
 80061f8:	2300      	movne	r3, #0
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	461a      	mov	r2, r3
 80061fe:	79fb      	ldrb	r3, [r7, #7]
 8006200:	429a      	cmp	r2, r3
 8006202:	d19b      	bne.n	800613c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006204:	2300      	movs	r3, #0
}
 8006206:	4618      	mov	r0, r3
 8006208:	3720      	adds	r7, #32
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}
 800620e:	bf00      	nop
 8006210:	2000000c 	.word	0x2000000c

08006214 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b088      	sub	sp, #32
 8006218:	af02      	add	r7, sp, #8
 800621a:	60f8      	str	r0, [r7, #12]
 800621c:	60b9      	str	r1, [r7, #8]
 800621e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006220:	4b1b      	ldr	r3, [pc, #108]	; (8006290 <SPI_EndRxTxTransaction+0x7c>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a1b      	ldr	r2, [pc, #108]	; (8006294 <SPI_EndRxTxTransaction+0x80>)
 8006226:	fba2 2303 	umull	r2, r3, r2, r3
 800622a:	0d5b      	lsrs	r3, r3, #21
 800622c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006230:	fb02 f303 	mul.w	r3, r2, r3
 8006234:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800623e:	d112      	bne.n	8006266 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	9300      	str	r3, [sp, #0]
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	2200      	movs	r2, #0
 8006248:	2180      	movs	r1, #128	; 0x80
 800624a:	68f8      	ldr	r0, [r7, #12]
 800624c:	f7ff ff5a 	bl	8006104 <SPI_WaitFlagStateUntilTimeout>
 8006250:	4603      	mov	r3, r0
 8006252:	2b00      	cmp	r3, #0
 8006254:	d016      	beq.n	8006284 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800625a:	f043 0220 	orr.w	r2, r3, #32
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006262:	2303      	movs	r3, #3
 8006264:	e00f      	b.n	8006286 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d00a      	beq.n	8006282 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	3b01      	subs	r3, #1
 8006270:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800627c:	2b80      	cmp	r3, #128	; 0x80
 800627e:	d0f2      	beq.n	8006266 <SPI_EndRxTxTransaction+0x52>
 8006280:	e000      	b.n	8006284 <SPI_EndRxTxTransaction+0x70>
        break;
 8006282:	bf00      	nop
  }

  return HAL_OK;
 8006284:	2300      	movs	r3, #0
}
 8006286:	4618      	mov	r0, r3
 8006288:	3718      	adds	r7, #24
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
 800628e:	bf00      	nop
 8006290:	2000000c 	.word	0x2000000c
 8006294:	165e9f81 	.word	0x165e9f81

08006298 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b082      	sub	sp, #8
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d101      	bne.n	80062aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062a6:	2301      	movs	r3, #1
 80062a8:	e041      	b.n	800632e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d106      	bne.n	80062c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f7fb fb68 	bl	8001994 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2202      	movs	r2, #2
 80062c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	3304      	adds	r3, #4
 80062d4:	4619      	mov	r1, r3
 80062d6:	4610      	mov	r0, r2
 80062d8:	f001 f98c 	bl	80075f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2201      	movs	r2, #1
 80062e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2201      	movs	r2, #1
 80062e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2201      	movs	r2, #1
 8006310:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2201      	movs	r2, #1
 8006318:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800632c:	2300      	movs	r3, #0
}
 800632e:	4618      	mov	r0, r3
 8006330:	3708      	adds	r7, #8
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}

08006336 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006336:	b580      	push	{r7, lr}
 8006338:	b082      	sub	sp, #8
 800633a:	af00      	add	r7, sp, #0
 800633c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d101      	bne.n	8006348 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	e041      	b.n	80063cc <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800634e:	b2db      	uxtb	r3, r3
 8006350:	2b00      	cmp	r3, #0
 8006352:	d106      	bne.n	8006362 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2200      	movs	r2, #0
 8006358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f000 f88d 	bl	800647c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2202      	movs	r2, #2
 8006366:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681a      	ldr	r2, [r3, #0]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	3304      	adds	r3, #4
 8006372:	4619      	mov	r1, r3
 8006374:	4610      	mov	r0, r2
 8006376:	f001 f93d 	bl	80075f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2201      	movs	r2, #1
 800637e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2201      	movs	r2, #1
 8006386:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2201      	movs	r2, #1
 800638e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2201      	movs	r2, #1
 8006396:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2201      	movs	r2, #1
 800639e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2201      	movs	r2, #1
 80063a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2201      	movs	r2, #1
 80063ae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2201      	movs	r2, #1
 80063b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2201      	movs	r2, #1
 80063be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2201      	movs	r2, #1
 80063c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063ca:	2300      	movs	r3, #0
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3708      	adds	r7, #8
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}

080063d4 <HAL_TIM_OC_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b082      	sub	sp, #8
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2202      	movs	r2, #2
 80063e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	6a1a      	ldr	r2, [r3, #32]
 80063ea:	f241 1311 	movw	r3, #4369	; 0x1111
 80063ee:	4013      	ands	r3, r2
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d10f      	bne.n	8006414 <HAL_TIM_OC_DeInit+0x40>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	6a1a      	ldr	r2, [r3, #32]
 80063fa:	f240 4344 	movw	r3, #1092	; 0x444
 80063fe:	4013      	ands	r3, r2
 8006400:	2b00      	cmp	r3, #0
 8006402:	d107      	bne.n	8006414 <HAL_TIM_OC_DeInit+0x40>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f022 0201 	bic.w	r2, r2, #1
 8006412:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->OC_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_OC_MspDeInit(htim);
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	f000 f83b 	bl	8006490 <HAL_TIM_OC_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2200      	movs	r2, #0
 800642e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2200      	movs	r2, #0
 8006436:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2200      	movs	r2, #0
 800644e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2200      	movs	r2, #0
 800645e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2200      	movs	r2, #0
 800646e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006472:	2300      	movs	r3, #0
}
 8006474:	4618      	mov	r0, r3
 8006476:	3708      	adds	r7, #8
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}

0800647c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800647c:	b480      	push	{r7}
 800647e:	b083      	sub	sp, #12
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006484:	bf00      	nop
 8006486:	370c      	adds	r7, #12
 8006488:	46bd      	mov	sp, r7
 800648a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648e:	4770      	bx	lr

08006490 <HAL_TIM_OC_MspDeInit>:
  * @brief  DeInitializes TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)
{
 8006490:	b480      	push	{r7}
 8006492:	b083      	sub	sp, #12
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspDeInit could be implemented in the user file
   */
}
 8006498:	bf00      	nop
 800649a:	370c      	adds	r7, #12
 800649c:	46bd      	mov	sp, r7
 800649e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a2:	4770      	bx	lr

080064a4 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b084      	sub	sp, #16
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
 80064ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064ae:	2300      	movs	r3, #0
 80064b0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d109      	bne.n	80064cc <HAL_TIM_OC_Start_IT+0x28>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	2b01      	cmp	r3, #1
 80064c2:	bf14      	ite	ne
 80064c4:	2301      	movne	r3, #1
 80064c6:	2300      	moveq	r3, #0
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	e022      	b.n	8006512 <HAL_TIM_OC_Start_IT+0x6e>
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	2b04      	cmp	r3, #4
 80064d0:	d109      	bne.n	80064e6 <HAL_TIM_OC_Start_IT+0x42>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	2b01      	cmp	r3, #1
 80064dc:	bf14      	ite	ne
 80064de:	2301      	movne	r3, #1
 80064e0:	2300      	moveq	r3, #0
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	e015      	b.n	8006512 <HAL_TIM_OC_Start_IT+0x6e>
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	2b08      	cmp	r3, #8
 80064ea:	d109      	bne.n	8006500 <HAL_TIM_OC_Start_IT+0x5c>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80064f2:	b2db      	uxtb	r3, r3
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	bf14      	ite	ne
 80064f8:	2301      	movne	r3, #1
 80064fa:	2300      	moveq	r3, #0
 80064fc:	b2db      	uxtb	r3, r3
 80064fe:	e008      	b.n	8006512 <HAL_TIM_OC_Start_IT+0x6e>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006506:	b2db      	uxtb	r3, r3
 8006508:	2b01      	cmp	r3, #1
 800650a:	bf14      	ite	ne
 800650c:	2301      	movne	r3, #1
 800650e:	2300      	moveq	r3, #0
 8006510:	b2db      	uxtb	r3, r3
 8006512:	2b00      	cmp	r3, #0
 8006514:	d001      	beq.n	800651a <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	e0c7      	b.n	80066aa <HAL_TIM_OC_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d104      	bne.n	800652a <HAL_TIM_OC_Start_IT+0x86>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2202      	movs	r2, #2
 8006524:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006528:	e013      	b.n	8006552 <HAL_TIM_OC_Start_IT+0xae>
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	2b04      	cmp	r3, #4
 800652e:	d104      	bne.n	800653a <HAL_TIM_OC_Start_IT+0x96>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2202      	movs	r2, #2
 8006534:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006538:	e00b      	b.n	8006552 <HAL_TIM_OC_Start_IT+0xae>
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	2b08      	cmp	r3, #8
 800653e:	d104      	bne.n	800654a <HAL_TIM_OC_Start_IT+0xa6>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2202      	movs	r2, #2
 8006544:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006548:	e003      	b.n	8006552 <HAL_TIM_OC_Start_IT+0xae>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2202      	movs	r2, #2
 800654e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	2b0c      	cmp	r3, #12
 8006556:	d841      	bhi.n	80065dc <HAL_TIM_OC_Start_IT+0x138>
 8006558:	a201      	add	r2, pc, #4	; (adr r2, 8006560 <HAL_TIM_OC_Start_IT+0xbc>)
 800655a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800655e:	bf00      	nop
 8006560:	08006595 	.word	0x08006595
 8006564:	080065dd 	.word	0x080065dd
 8006568:	080065dd 	.word	0x080065dd
 800656c:	080065dd 	.word	0x080065dd
 8006570:	080065a7 	.word	0x080065a7
 8006574:	080065dd 	.word	0x080065dd
 8006578:	080065dd 	.word	0x080065dd
 800657c:	080065dd 	.word	0x080065dd
 8006580:	080065b9 	.word	0x080065b9
 8006584:	080065dd 	.word	0x080065dd
 8006588:	080065dd 	.word	0x080065dd
 800658c:	080065dd 	.word	0x080065dd
 8006590:	080065cb 	.word	0x080065cb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	68da      	ldr	r2, [r3, #12]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f042 0202 	orr.w	r2, r2, #2
 80065a2:	60da      	str	r2, [r3, #12]
      break;
 80065a4:	e01d      	b.n	80065e2 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	68da      	ldr	r2, [r3, #12]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f042 0204 	orr.w	r2, r2, #4
 80065b4:	60da      	str	r2, [r3, #12]
      break;
 80065b6:	e014      	b.n	80065e2 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	68da      	ldr	r2, [r3, #12]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f042 0208 	orr.w	r2, r2, #8
 80065c6:	60da      	str	r2, [r3, #12]
      break;
 80065c8:	e00b      	b.n	80065e2 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68da      	ldr	r2, [r3, #12]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f042 0210 	orr.w	r2, r2, #16
 80065d8:	60da      	str	r2, [r3, #12]
      break;
 80065da:	e002      	b.n	80065e2 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80065dc:	2301      	movs	r3, #1
 80065de:	73fb      	strb	r3, [r7, #15]
      break;
 80065e0:	bf00      	nop
  }

  if (status == HAL_OK)
 80065e2:	7bfb      	ldrb	r3, [r7, #15]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d15f      	bne.n	80066a8 <HAL_TIM_OC_Start_IT+0x204>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	2201      	movs	r2, #1
 80065ee:	6839      	ldr	r1, [r7, #0]
 80065f0:	4618      	mov	r0, r3
 80065f2:	f001 fb79 	bl	8007ce8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a2e      	ldr	r2, [pc, #184]	; (80066b4 <HAL_TIM_OC_Start_IT+0x210>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d004      	beq.n	800660a <HAL_TIM_OC_Start_IT+0x166>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a2c      	ldr	r2, [pc, #176]	; (80066b8 <HAL_TIM_OC_Start_IT+0x214>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d101      	bne.n	800660e <HAL_TIM_OC_Start_IT+0x16a>
 800660a:	2301      	movs	r3, #1
 800660c:	e000      	b.n	8006610 <HAL_TIM_OC_Start_IT+0x16c>
 800660e:	2300      	movs	r3, #0
 8006610:	2b00      	cmp	r3, #0
 8006612:	d007      	beq.n	8006624 <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006622:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a22      	ldr	r2, [pc, #136]	; (80066b4 <HAL_TIM_OC_Start_IT+0x210>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d022      	beq.n	8006674 <HAL_TIM_OC_Start_IT+0x1d0>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006636:	d01d      	beq.n	8006674 <HAL_TIM_OC_Start_IT+0x1d0>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a1f      	ldr	r2, [pc, #124]	; (80066bc <HAL_TIM_OC_Start_IT+0x218>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d018      	beq.n	8006674 <HAL_TIM_OC_Start_IT+0x1d0>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a1e      	ldr	r2, [pc, #120]	; (80066c0 <HAL_TIM_OC_Start_IT+0x21c>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d013      	beq.n	8006674 <HAL_TIM_OC_Start_IT+0x1d0>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a1c      	ldr	r2, [pc, #112]	; (80066c4 <HAL_TIM_OC_Start_IT+0x220>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d00e      	beq.n	8006674 <HAL_TIM_OC_Start_IT+0x1d0>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a17      	ldr	r2, [pc, #92]	; (80066b8 <HAL_TIM_OC_Start_IT+0x214>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d009      	beq.n	8006674 <HAL_TIM_OC_Start_IT+0x1d0>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a18      	ldr	r2, [pc, #96]	; (80066c8 <HAL_TIM_OC_Start_IT+0x224>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d004      	beq.n	8006674 <HAL_TIM_OC_Start_IT+0x1d0>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a17      	ldr	r2, [pc, #92]	; (80066cc <HAL_TIM_OC_Start_IT+0x228>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d111      	bne.n	8006698 <HAL_TIM_OC_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 0307 	and.w	r3, r3, #7
 800667e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	2b06      	cmp	r3, #6
 8006684:	d010      	beq.n	80066a8 <HAL_TIM_OC_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f042 0201 	orr.w	r2, r2, #1
 8006694:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006696:	e007      	b.n	80066a8 <HAL_TIM_OC_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	681a      	ldr	r2, [r3, #0]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f042 0201 	orr.w	r2, r2, #1
 80066a6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80066a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3710      	adds	r7, #16
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}
 80066b2:	bf00      	nop
 80066b4:	40010000 	.word	0x40010000
 80066b8:	40010400 	.word	0x40010400
 80066bc:	40000400 	.word	0x40000400
 80066c0:	40000800 	.word	0x40000800
 80066c4:	40000c00 	.word	0x40000c00
 80066c8:	40014000 	.word	0x40014000
 80066cc:	40001800 	.word	0x40001800

080066d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b082      	sub	sp, #8
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d101      	bne.n	80066e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	e041      	b.n	8006766 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d106      	bne.n	80066fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f7fb f92a 	bl	8001950 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2202      	movs	r2, #2
 8006700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	3304      	adds	r3, #4
 800670c:	4619      	mov	r1, r3
 800670e:	4610      	mov	r0, r2
 8006710:	f000 ff70 	bl	80075f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2201      	movs	r2, #1
 8006730:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2201      	movs	r2, #1
 8006738:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2201      	movs	r2, #1
 8006748:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2201      	movs	r2, #1
 8006750:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2201      	movs	r2, #1
 8006758:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2201      	movs	r2, #1
 8006760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006764:	2300      	movs	r3, #0
}
 8006766:	4618      	mov	r0, r3
 8006768:	3708      	adds	r7, #8
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
	...

08006770 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b084      	sub	sp, #16
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d109      	bne.n	8006794 <HAL_TIM_PWM_Start+0x24>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006786:	b2db      	uxtb	r3, r3
 8006788:	2b01      	cmp	r3, #1
 800678a:	bf14      	ite	ne
 800678c:	2301      	movne	r3, #1
 800678e:	2300      	moveq	r3, #0
 8006790:	b2db      	uxtb	r3, r3
 8006792:	e022      	b.n	80067da <HAL_TIM_PWM_Start+0x6a>
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	2b04      	cmp	r3, #4
 8006798:	d109      	bne.n	80067ae <HAL_TIM_PWM_Start+0x3e>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80067a0:	b2db      	uxtb	r3, r3
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	bf14      	ite	ne
 80067a6:	2301      	movne	r3, #1
 80067a8:	2300      	moveq	r3, #0
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	e015      	b.n	80067da <HAL_TIM_PWM_Start+0x6a>
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	2b08      	cmp	r3, #8
 80067b2:	d109      	bne.n	80067c8 <HAL_TIM_PWM_Start+0x58>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80067ba:	b2db      	uxtb	r3, r3
 80067bc:	2b01      	cmp	r3, #1
 80067be:	bf14      	ite	ne
 80067c0:	2301      	movne	r3, #1
 80067c2:	2300      	moveq	r3, #0
 80067c4:	b2db      	uxtb	r3, r3
 80067c6:	e008      	b.n	80067da <HAL_TIM_PWM_Start+0x6a>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	bf14      	ite	ne
 80067d4:	2301      	movne	r3, #1
 80067d6:	2300      	moveq	r3, #0
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d001      	beq.n	80067e2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	e07c      	b.n	80068dc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d104      	bne.n	80067f2 <HAL_TIM_PWM_Start+0x82>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2202      	movs	r2, #2
 80067ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80067f0:	e013      	b.n	800681a <HAL_TIM_PWM_Start+0xaa>
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	2b04      	cmp	r3, #4
 80067f6:	d104      	bne.n	8006802 <HAL_TIM_PWM_Start+0x92>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2202      	movs	r2, #2
 80067fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006800:	e00b      	b.n	800681a <HAL_TIM_PWM_Start+0xaa>
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	2b08      	cmp	r3, #8
 8006806:	d104      	bne.n	8006812 <HAL_TIM_PWM_Start+0xa2>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2202      	movs	r2, #2
 800680c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006810:	e003      	b.n	800681a <HAL_TIM_PWM_Start+0xaa>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2202      	movs	r2, #2
 8006816:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	2201      	movs	r2, #1
 8006820:	6839      	ldr	r1, [r7, #0]
 8006822:	4618      	mov	r0, r3
 8006824:	f001 fa60 	bl	8007ce8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a2d      	ldr	r2, [pc, #180]	; (80068e4 <HAL_TIM_PWM_Start+0x174>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d004      	beq.n	800683c <HAL_TIM_PWM_Start+0xcc>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a2c      	ldr	r2, [pc, #176]	; (80068e8 <HAL_TIM_PWM_Start+0x178>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d101      	bne.n	8006840 <HAL_TIM_PWM_Start+0xd0>
 800683c:	2301      	movs	r3, #1
 800683e:	e000      	b.n	8006842 <HAL_TIM_PWM_Start+0xd2>
 8006840:	2300      	movs	r3, #0
 8006842:	2b00      	cmp	r3, #0
 8006844:	d007      	beq.n	8006856 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006854:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4a22      	ldr	r2, [pc, #136]	; (80068e4 <HAL_TIM_PWM_Start+0x174>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d022      	beq.n	80068a6 <HAL_TIM_PWM_Start+0x136>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006868:	d01d      	beq.n	80068a6 <HAL_TIM_PWM_Start+0x136>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a1f      	ldr	r2, [pc, #124]	; (80068ec <HAL_TIM_PWM_Start+0x17c>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d018      	beq.n	80068a6 <HAL_TIM_PWM_Start+0x136>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a1d      	ldr	r2, [pc, #116]	; (80068f0 <HAL_TIM_PWM_Start+0x180>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d013      	beq.n	80068a6 <HAL_TIM_PWM_Start+0x136>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a1c      	ldr	r2, [pc, #112]	; (80068f4 <HAL_TIM_PWM_Start+0x184>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d00e      	beq.n	80068a6 <HAL_TIM_PWM_Start+0x136>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a16      	ldr	r2, [pc, #88]	; (80068e8 <HAL_TIM_PWM_Start+0x178>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d009      	beq.n	80068a6 <HAL_TIM_PWM_Start+0x136>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a18      	ldr	r2, [pc, #96]	; (80068f8 <HAL_TIM_PWM_Start+0x188>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d004      	beq.n	80068a6 <HAL_TIM_PWM_Start+0x136>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a16      	ldr	r2, [pc, #88]	; (80068fc <HAL_TIM_PWM_Start+0x18c>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d111      	bne.n	80068ca <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	f003 0307 	and.w	r3, r3, #7
 80068b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	2b06      	cmp	r3, #6
 80068b6:	d010      	beq.n	80068da <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f042 0201 	orr.w	r2, r2, #1
 80068c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068c8:	e007      	b.n	80068da <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	681a      	ldr	r2, [r3, #0]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f042 0201 	orr.w	r2, r2, #1
 80068d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80068da:	2300      	movs	r3, #0
}
 80068dc:	4618      	mov	r0, r3
 80068de:	3710      	adds	r7, #16
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bd80      	pop	{r7, pc}
 80068e4:	40010000 	.word	0x40010000
 80068e8:	40010400 	.word	0x40010400
 80068ec:	40000400 	.word	0x40000400
 80068f0:	40000800 	.word	0x40000800
 80068f4:	40000c00 	.word	0x40000c00
 80068f8:	40014000 	.word	0x40014000
 80068fc:	40001800 	.word	0x40001800

08006900 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b082      	sub	sp, #8
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	2200      	movs	r2, #0
 8006910:	6839      	ldr	r1, [r7, #0]
 8006912:	4618      	mov	r0, r3
 8006914:	f001 f9e8 	bl	8007ce8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a2e      	ldr	r2, [pc, #184]	; (80069d8 <HAL_TIM_PWM_Stop+0xd8>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d004      	beq.n	800692c <HAL_TIM_PWM_Stop+0x2c>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a2d      	ldr	r2, [pc, #180]	; (80069dc <HAL_TIM_PWM_Stop+0xdc>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d101      	bne.n	8006930 <HAL_TIM_PWM_Stop+0x30>
 800692c:	2301      	movs	r3, #1
 800692e:	e000      	b.n	8006932 <HAL_TIM_PWM_Stop+0x32>
 8006930:	2300      	movs	r3, #0
 8006932:	2b00      	cmp	r3, #0
 8006934:	d017      	beq.n	8006966 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	6a1a      	ldr	r2, [r3, #32]
 800693c:	f241 1311 	movw	r3, #4369	; 0x1111
 8006940:	4013      	ands	r3, r2
 8006942:	2b00      	cmp	r3, #0
 8006944:	d10f      	bne.n	8006966 <HAL_TIM_PWM_Stop+0x66>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	6a1a      	ldr	r2, [r3, #32]
 800694c:	f240 4344 	movw	r3, #1092	; 0x444
 8006950:	4013      	ands	r3, r2
 8006952:	2b00      	cmp	r3, #0
 8006954:	d107      	bne.n	8006966 <HAL_TIM_PWM_Stop+0x66>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006964:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	6a1a      	ldr	r2, [r3, #32]
 800696c:	f241 1311 	movw	r3, #4369	; 0x1111
 8006970:	4013      	ands	r3, r2
 8006972:	2b00      	cmp	r3, #0
 8006974:	d10f      	bne.n	8006996 <HAL_TIM_PWM_Stop+0x96>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	6a1a      	ldr	r2, [r3, #32]
 800697c:	f240 4344 	movw	r3, #1092	; 0x444
 8006980:	4013      	ands	r3, r2
 8006982:	2b00      	cmp	r3, #0
 8006984:	d107      	bne.n	8006996 <HAL_TIM_PWM_Stop+0x96>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f022 0201 	bic.w	r2, r2, #1
 8006994:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d104      	bne.n	80069a6 <HAL_TIM_PWM_Stop+0xa6>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2201      	movs	r2, #1
 80069a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80069a4:	e013      	b.n	80069ce <HAL_TIM_PWM_Stop+0xce>
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	2b04      	cmp	r3, #4
 80069aa:	d104      	bne.n	80069b6 <HAL_TIM_PWM_Stop+0xb6>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2201      	movs	r2, #1
 80069b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80069b4:	e00b      	b.n	80069ce <HAL_TIM_PWM_Stop+0xce>
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	2b08      	cmp	r3, #8
 80069ba:	d104      	bne.n	80069c6 <HAL_TIM_PWM_Stop+0xc6>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80069c4:	e003      	b.n	80069ce <HAL_TIM_PWM_Stop+0xce>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2201      	movs	r2, #1
 80069ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80069ce:	2300      	movs	r3, #0
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3708      	adds	r7, #8
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	40010000 	.word	0x40010000
 80069dc:	40010400 	.word	0x40010400

080069e0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b082      	sub	sp, #8
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d101      	bne.n	80069f2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80069ee:	2301      	movs	r3, #1
 80069f0:	e041      	b.n	8006a76 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069f8:	b2db      	uxtb	r3, r3
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d106      	bne.n	8006a0c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2200      	movs	r2, #0
 8006a02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f000 f88d 	bl	8006b26 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2202      	movs	r2, #2
 8006a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	3304      	adds	r3, #4
 8006a1c:	4619      	mov	r1, r3
 8006a1e:	4610      	mov	r0, r2
 8006a20:	f000 fde8 	bl	80075f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2201      	movs	r2, #1
 8006a38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2201      	movs	r2, #1
 8006a68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a74:	2300      	movs	r3, #0
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	3708      	adds	r7, #8
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bd80      	pop	{r7, pc}

08006a7e <HAL_TIM_IC_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim)
{
 8006a7e:	b580      	push	{r7, lr}
 8006a80:	b082      	sub	sp, #8
 8006a82:	af00      	add	r7, sp, #0
 8006a84:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2202      	movs	r2, #2
 8006a8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	6a1a      	ldr	r2, [r3, #32]
 8006a94:	f241 1311 	movw	r3, #4369	; 0x1111
 8006a98:	4013      	ands	r3, r2
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d10f      	bne.n	8006abe <HAL_TIM_IC_DeInit+0x40>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	6a1a      	ldr	r2, [r3, #32]
 8006aa4:	f240 4344 	movw	r3, #1092	; 0x444
 8006aa8:	4013      	ands	r3, r2
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d107      	bne.n	8006abe <HAL_TIM_IC_DeInit+0x40>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f022 0201 	bic.w	r2, r2, #1
 8006abc:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->IC_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_IC_MspDeInit(htim);
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f000 f83b 	bl	8006b3a <HAL_TIM_IC_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2200      	movs	r2, #0
 8006af8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2200      	movs	r2, #0
 8006b00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2200      	movs	r2, #0
 8006b08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2200      	movs	r2, #0
 8006b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b1c:	2300      	movs	r3, #0
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	3708      	adds	r7, #8
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}

08006b26 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006b26:	b480      	push	{r7}
 8006b28:	b083      	sub	sp, #12
 8006b2a:	af00      	add	r7, sp, #0
 8006b2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006b2e:	bf00      	nop
 8006b30:	370c      	adds	r7, #12
 8006b32:	46bd      	mov	sp, r7
 8006b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b38:	4770      	bx	lr

08006b3a <HAL_TIM_IC_MspDeInit>:
  * @brief  DeInitializes TIM Input Capture MSP.
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim)
{
 8006b3a:	b480      	push	{r7}
 8006b3c:	b083      	sub	sp, #12
 8006b3e:	af00      	add	r7, sp, #0
 8006b40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspDeInit could be implemented in the user file
   */
}
 8006b42:	bf00      	nop
 8006b44:	370c      	adds	r7, #12
 8006b46:	46bd      	mov	sp, r7
 8006b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4c:	4770      	bx	lr
	...

08006b50 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b084      	sub	sp, #16
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d104      	bne.n	8006b6e <HAL_TIM_IC_Start_IT+0x1e>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b6a:	b2db      	uxtb	r3, r3
 8006b6c:	e013      	b.n	8006b96 <HAL_TIM_IC_Start_IT+0x46>
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	2b04      	cmp	r3, #4
 8006b72:	d104      	bne.n	8006b7e <HAL_TIM_IC_Start_IT+0x2e>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	e00b      	b.n	8006b96 <HAL_TIM_IC_Start_IT+0x46>
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	2b08      	cmp	r3, #8
 8006b82:	d104      	bne.n	8006b8e <HAL_TIM_IC_Start_IT+0x3e>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006b8a:	b2db      	uxtb	r3, r3
 8006b8c:	e003      	b.n	8006b96 <HAL_TIM_IC_Start_IT+0x46>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d104      	bne.n	8006ba8 <HAL_TIM_IC_Start_IT+0x58>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006ba4:	b2db      	uxtb	r3, r3
 8006ba6:	e013      	b.n	8006bd0 <HAL_TIM_IC_Start_IT+0x80>
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	2b04      	cmp	r3, #4
 8006bac:	d104      	bne.n	8006bb8 <HAL_TIM_IC_Start_IT+0x68>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006bb4:	b2db      	uxtb	r3, r3
 8006bb6:	e00b      	b.n	8006bd0 <HAL_TIM_IC_Start_IT+0x80>
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	2b08      	cmp	r3, #8
 8006bbc:	d104      	bne.n	8006bc8 <HAL_TIM_IC_Start_IT+0x78>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	e003      	b.n	8006bd0 <HAL_TIM_IC_Start_IT+0x80>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006bd2:	7bbb      	ldrb	r3, [r7, #14]
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d102      	bne.n	8006bde <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006bd8:	7b7b      	ldrb	r3, [r7, #13]
 8006bda:	2b01      	cmp	r3, #1
 8006bdc:	d001      	beq.n	8006be2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	e0cc      	b.n	8006d7c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d104      	bne.n	8006bf2 <HAL_TIM_IC_Start_IT+0xa2>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2202      	movs	r2, #2
 8006bec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006bf0:	e013      	b.n	8006c1a <HAL_TIM_IC_Start_IT+0xca>
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	2b04      	cmp	r3, #4
 8006bf6:	d104      	bne.n	8006c02 <HAL_TIM_IC_Start_IT+0xb2>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2202      	movs	r2, #2
 8006bfc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c00:	e00b      	b.n	8006c1a <HAL_TIM_IC_Start_IT+0xca>
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	2b08      	cmp	r3, #8
 8006c06:	d104      	bne.n	8006c12 <HAL_TIM_IC_Start_IT+0xc2>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2202      	movs	r2, #2
 8006c0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c10:	e003      	b.n	8006c1a <HAL_TIM_IC_Start_IT+0xca>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2202      	movs	r2, #2
 8006c16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d104      	bne.n	8006c2a <HAL_TIM_IC_Start_IT+0xda>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2202      	movs	r2, #2
 8006c24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c28:	e013      	b.n	8006c52 <HAL_TIM_IC_Start_IT+0x102>
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	2b04      	cmp	r3, #4
 8006c2e:	d104      	bne.n	8006c3a <HAL_TIM_IC_Start_IT+0xea>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2202      	movs	r2, #2
 8006c34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006c38:	e00b      	b.n	8006c52 <HAL_TIM_IC_Start_IT+0x102>
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	2b08      	cmp	r3, #8
 8006c3e:	d104      	bne.n	8006c4a <HAL_TIM_IC_Start_IT+0xfa>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2202      	movs	r2, #2
 8006c44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c48:	e003      	b.n	8006c52 <HAL_TIM_IC_Start_IT+0x102>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2202      	movs	r2, #2
 8006c4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	2b0c      	cmp	r3, #12
 8006c56:	d841      	bhi.n	8006cdc <HAL_TIM_IC_Start_IT+0x18c>
 8006c58:	a201      	add	r2, pc, #4	; (adr r2, 8006c60 <HAL_TIM_IC_Start_IT+0x110>)
 8006c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c5e:	bf00      	nop
 8006c60:	08006c95 	.word	0x08006c95
 8006c64:	08006cdd 	.word	0x08006cdd
 8006c68:	08006cdd 	.word	0x08006cdd
 8006c6c:	08006cdd 	.word	0x08006cdd
 8006c70:	08006ca7 	.word	0x08006ca7
 8006c74:	08006cdd 	.word	0x08006cdd
 8006c78:	08006cdd 	.word	0x08006cdd
 8006c7c:	08006cdd 	.word	0x08006cdd
 8006c80:	08006cb9 	.word	0x08006cb9
 8006c84:	08006cdd 	.word	0x08006cdd
 8006c88:	08006cdd 	.word	0x08006cdd
 8006c8c:	08006cdd 	.word	0x08006cdd
 8006c90:	08006ccb 	.word	0x08006ccb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	68da      	ldr	r2, [r3, #12]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f042 0202 	orr.w	r2, r2, #2
 8006ca2:	60da      	str	r2, [r3, #12]
      break;
 8006ca4:	e01d      	b.n	8006ce2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	68da      	ldr	r2, [r3, #12]
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f042 0204 	orr.w	r2, r2, #4
 8006cb4:	60da      	str	r2, [r3, #12]
      break;
 8006cb6:	e014      	b.n	8006ce2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	68da      	ldr	r2, [r3, #12]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f042 0208 	orr.w	r2, r2, #8
 8006cc6:	60da      	str	r2, [r3, #12]
      break;
 8006cc8:	e00b      	b.n	8006ce2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	68da      	ldr	r2, [r3, #12]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f042 0210 	orr.w	r2, r2, #16
 8006cd8:	60da      	str	r2, [r3, #12]
      break;
 8006cda:	e002      	b.n	8006ce2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	73fb      	strb	r3, [r7, #15]
      break;
 8006ce0:	bf00      	nop
  }

  if (status == HAL_OK)
 8006ce2:	7bfb      	ldrb	r3, [r7, #15]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d148      	bne.n	8006d7a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	2201      	movs	r2, #1
 8006cee:	6839      	ldr	r1, [r7, #0]
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f000 fff9 	bl	8007ce8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a22      	ldr	r2, [pc, #136]	; (8006d84 <HAL_TIM_IC_Start_IT+0x234>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d022      	beq.n	8006d46 <HAL_TIM_IC_Start_IT+0x1f6>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d08:	d01d      	beq.n	8006d46 <HAL_TIM_IC_Start_IT+0x1f6>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a1e      	ldr	r2, [pc, #120]	; (8006d88 <HAL_TIM_IC_Start_IT+0x238>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d018      	beq.n	8006d46 <HAL_TIM_IC_Start_IT+0x1f6>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a1c      	ldr	r2, [pc, #112]	; (8006d8c <HAL_TIM_IC_Start_IT+0x23c>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d013      	beq.n	8006d46 <HAL_TIM_IC_Start_IT+0x1f6>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a1b      	ldr	r2, [pc, #108]	; (8006d90 <HAL_TIM_IC_Start_IT+0x240>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d00e      	beq.n	8006d46 <HAL_TIM_IC_Start_IT+0x1f6>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a19      	ldr	r2, [pc, #100]	; (8006d94 <HAL_TIM_IC_Start_IT+0x244>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d009      	beq.n	8006d46 <HAL_TIM_IC_Start_IT+0x1f6>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a18      	ldr	r2, [pc, #96]	; (8006d98 <HAL_TIM_IC_Start_IT+0x248>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d004      	beq.n	8006d46 <HAL_TIM_IC_Start_IT+0x1f6>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a16      	ldr	r2, [pc, #88]	; (8006d9c <HAL_TIM_IC_Start_IT+0x24c>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d111      	bne.n	8006d6a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	689b      	ldr	r3, [r3, #8]
 8006d4c:	f003 0307 	and.w	r3, r3, #7
 8006d50:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	2b06      	cmp	r3, #6
 8006d56:	d010      	beq.n	8006d7a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f042 0201 	orr.w	r2, r2, #1
 8006d66:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d68:	e007      	b.n	8006d7a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f042 0201 	orr.w	r2, r2, #1
 8006d78:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006d7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3710      	adds	r7, #16
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}
 8006d84:	40010000 	.word	0x40010000
 8006d88:	40000400 	.word	0x40000400
 8006d8c:	40000800 	.word	0x40000800
 8006d90:	40000c00 	.word	0x40000c00
 8006d94:	40010400 	.word	0x40010400
 8006d98:	40014000 	.word	0x40014000
 8006d9c:	40001800 	.word	0x40001800

08006da0 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b084      	sub	sp, #16
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
 8006da8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006daa:	2300      	movs	r3, #0
 8006dac:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	2b0c      	cmp	r3, #12
 8006db2:	d841      	bhi.n	8006e38 <HAL_TIM_IC_Stop_IT+0x98>
 8006db4:	a201      	add	r2, pc, #4	; (adr r2, 8006dbc <HAL_TIM_IC_Stop_IT+0x1c>)
 8006db6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dba:	bf00      	nop
 8006dbc:	08006df1 	.word	0x08006df1
 8006dc0:	08006e39 	.word	0x08006e39
 8006dc4:	08006e39 	.word	0x08006e39
 8006dc8:	08006e39 	.word	0x08006e39
 8006dcc:	08006e03 	.word	0x08006e03
 8006dd0:	08006e39 	.word	0x08006e39
 8006dd4:	08006e39 	.word	0x08006e39
 8006dd8:	08006e39 	.word	0x08006e39
 8006ddc:	08006e15 	.word	0x08006e15
 8006de0:	08006e39 	.word	0x08006e39
 8006de4:	08006e39 	.word	0x08006e39
 8006de8:	08006e39 	.word	0x08006e39
 8006dec:	08006e27 	.word	0x08006e27
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	68da      	ldr	r2, [r3, #12]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f022 0202 	bic.w	r2, r2, #2
 8006dfe:	60da      	str	r2, [r3, #12]
      break;
 8006e00:	e01d      	b.n	8006e3e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	68da      	ldr	r2, [r3, #12]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f022 0204 	bic.w	r2, r2, #4
 8006e10:	60da      	str	r2, [r3, #12]
      break;
 8006e12:	e014      	b.n	8006e3e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	68da      	ldr	r2, [r3, #12]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f022 0208 	bic.w	r2, r2, #8
 8006e22:	60da      	str	r2, [r3, #12]
      break;
 8006e24:	e00b      	b.n	8006e3e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	68da      	ldr	r2, [r3, #12]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f022 0210 	bic.w	r2, r2, #16
 8006e34:	60da      	str	r2, [r3, #12]
      break;
 8006e36:	e002      	b.n	8006e3e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	73fb      	strb	r3, [r7, #15]
      break;
 8006e3c:	bf00      	nop
  }

  if (status == HAL_OK)
 8006e3e:	7bfb      	ldrb	r3, [r7, #15]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d156      	bne.n	8006ef2 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	6839      	ldr	r1, [r7, #0]
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	f000 ff4b 	bl	8007ce8 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	6a1a      	ldr	r2, [r3, #32]
 8006e58:	f241 1311 	movw	r3, #4369	; 0x1111
 8006e5c:	4013      	ands	r3, r2
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d10f      	bne.n	8006e82 <HAL_TIM_IC_Stop_IT+0xe2>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	6a1a      	ldr	r2, [r3, #32]
 8006e68:	f240 4344 	movw	r3, #1092	; 0x444
 8006e6c:	4013      	ands	r3, r2
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d107      	bne.n	8006e82 <HAL_TIM_IC_Stop_IT+0xe2>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	681a      	ldr	r2, [r3, #0]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f022 0201 	bic.w	r2, r2, #1
 8006e80:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d104      	bne.n	8006e92 <HAL_TIM_IC_Stop_IT+0xf2>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e90:	e013      	b.n	8006eba <HAL_TIM_IC_Stop_IT+0x11a>
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	2b04      	cmp	r3, #4
 8006e96:	d104      	bne.n	8006ea2 <HAL_TIM_IC_Stop_IT+0x102>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ea0:	e00b      	b.n	8006eba <HAL_TIM_IC_Stop_IT+0x11a>
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	2b08      	cmp	r3, #8
 8006ea6:	d104      	bne.n	8006eb2 <HAL_TIM_IC_Stop_IT+0x112>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006eb0:	e003      	b.n	8006eba <HAL_TIM_IC_Stop_IT+0x11a>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2201      	movs	r2, #1
 8006eb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d104      	bne.n	8006eca <HAL_TIM_IC_Stop_IT+0x12a>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ec8:	e013      	b.n	8006ef2 <HAL_TIM_IC_Stop_IT+0x152>
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	2b04      	cmp	r3, #4
 8006ece:	d104      	bne.n	8006eda <HAL_TIM_IC_Stop_IT+0x13a>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ed8:	e00b      	b.n	8006ef2 <HAL_TIM_IC_Stop_IT+0x152>
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	2b08      	cmp	r3, #8
 8006ede:	d104      	bne.n	8006eea <HAL_TIM_IC_Stop_IT+0x14a>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ee8:	e003      	b.n	8006ef2 <HAL_TIM_IC_Stop_IT+0x152>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2201      	movs	r2, #1
 8006eee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Return function status */
  return status;
 8006ef2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	3710      	adds	r7, #16
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}

08006efc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b086      	sub	sp, #24
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d101      	bne.n	8006f10 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	e097      	b.n	8007040 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f16:	b2db      	uxtb	r3, r3
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d106      	bne.n	8006f2a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f7fa fccb 	bl	80018c0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2202      	movs	r2, #2
 8006f2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	6812      	ldr	r2, [r2, #0]
 8006f3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f40:	f023 0307 	bic.w	r3, r3, #7
 8006f44:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	3304      	adds	r3, #4
 8006f4e:	4619      	mov	r1, r3
 8006f50:	4610      	mov	r0, r2
 8006f52:	f000 fb4f 	bl	80075f4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	699b      	ldr	r3, [r3, #24]
 8006f64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	6a1b      	ldr	r3, [r3, #32]
 8006f6c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	697a      	ldr	r2, [r7, #20]
 8006f74:	4313      	orrs	r3, r2
 8006f76:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006f78:	693b      	ldr	r3, [r7, #16]
 8006f7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f7e:	f023 0303 	bic.w	r3, r3, #3
 8006f82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	689a      	ldr	r2, [r3, #8]
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	699b      	ldr	r3, [r3, #24]
 8006f8c:	021b      	lsls	r3, r3, #8
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	693a      	ldr	r2, [r7, #16]
 8006f92:	4313      	orrs	r3, r2
 8006f94:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006f9c:	f023 030c 	bic.w	r3, r3, #12
 8006fa0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006fa8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006fac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	68da      	ldr	r2, [r3, #12]
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	69db      	ldr	r3, [r3, #28]
 8006fb6:	021b      	lsls	r3, r3, #8
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	693a      	ldr	r2, [r7, #16]
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	691b      	ldr	r3, [r3, #16]
 8006fc4:	011a      	lsls	r2, r3, #4
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	6a1b      	ldr	r3, [r3, #32]
 8006fca:	031b      	lsls	r3, r3, #12
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	693a      	ldr	r2, [r7, #16]
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006fda:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006fe2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	685a      	ldr	r2, [r3, #4]
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	695b      	ldr	r3, [r3, #20]
 8006fec:	011b      	lsls	r3, r3, #4
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	68fa      	ldr	r2, [r7, #12]
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	697a      	ldr	r2, [r7, #20]
 8006ffc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	693a      	ldr	r2, [r7, #16]
 8007004:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	68fa      	ldr	r2, [r7, #12]
 800700c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2201      	movs	r2, #1
 8007012:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2201      	movs	r2, #1
 800701a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2201      	movs	r2, #1
 8007022:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2201      	movs	r2, #1
 800702a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2201      	movs	r2, #1
 8007032:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2201      	movs	r2, #1
 800703a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800703e:	2300      	movs	r3, #0
}
 8007040:	4618      	mov	r0, r3
 8007042:	3718      	adds	r7, #24
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}

08007048 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b082      	sub	sp, #8
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	691b      	ldr	r3, [r3, #16]
 8007056:	f003 0302 	and.w	r3, r3, #2
 800705a:	2b02      	cmp	r3, #2
 800705c:	d122      	bne.n	80070a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	f003 0302 	and.w	r3, r3, #2
 8007068:	2b02      	cmp	r3, #2
 800706a:	d11b      	bne.n	80070a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f06f 0202 	mvn.w	r2, #2
 8007074:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2201      	movs	r2, #1
 800707a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	699b      	ldr	r3, [r3, #24]
 8007082:	f003 0303 	and.w	r3, r3, #3
 8007086:	2b00      	cmp	r3, #0
 8007088:	d003      	beq.n	8007092 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f001 fd86 	bl	8008b9c <HAL_TIM_IC_CaptureCallback>
 8007090:	e005      	b.n	800709e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f001 fd5a 	bl	8008b4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	f000 fa97 	bl	80075cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2200      	movs	r2, #0
 80070a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	691b      	ldr	r3, [r3, #16]
 80070aa:	f003 0304 	and.w	r3, r3, #4
 80070ae:	2b04      	cmp	r3, #4
 80070b0:	d122      	bne.n	80070f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	68db      	ldr	r3, [r3, #12]
 80070b8:	f003 0304 	and.w	r3, r3, #4
 80070bc:	2b04      	cmp	r3, #4
 80070be:	d11b      	bne.n	80070f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f06f 0204 	mvn.w	r2, #4
 80070c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2202      	movs	r2, #2
 80070ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	699b      	ldr	r3, [r3, #24]
 80070d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d003      	beq.n	80070e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f001 fd5c 	bl	8008b9c <HAL_TIM_IC_CaptureCallback>
 80070e4:	e005      	b.n	80070f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f001 fd30 	bl	8008b4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f000 fa6d 	bl	80075cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	691b      	ldr	r3, [r3, #16]
 80070fe:	f003 0308 	and.w	r3, r3, #8
 8007102:	2b08      	cmp	r3, #8
 8007104:	d122      	bne.n	800714c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	68db      	ldr	r3, [r3, #12]
 800710c:	f003 0308 	and.w	r3, r3, #8
 8007110:	2b08      	cmp	r3, #8
 8007112:	d11b      	bne.n	800714c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f06f 0208 	mvn.w	r2, #8
 800711c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2204      	movs	r2, #4
 8007122:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	69db      	ldr	r3, [r3, #28]
 800712a:	f003 0303 	and.w	r3, r3, #3
 800712e:	2b00      	cmp	r3, #0
 8007130:	d003      	beq.n	800713a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f001 fd32 	bl	8008b9c <HAL_TIM_IC_CaptureCallback>
 8007138:	e005      	b.n	8007146 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f001 fd06 	bl	8008b4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f000 fa43 	bl	80075cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	691b      	ldr	r3, [r3, #16]
 8007152:	f003 0310 	and.w	r3, r3, #16
 8007156:	2b10      	cmp	r3, #16
 8007158:	d122      	bne.n	80071a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	68db      	ldr	r3, [r3, #12]
 8007160:	f003 0310 	and.w	r3, r3, #16
 8007164:	2b10      	cmp	r3, #16
 8007166:	d11b      	bne.n	80071a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f06f 0210 	mvn.w	r2, #16
 8007170:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2208      	movs	r2, #8
 8007176:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	69db      	ldr	r3, [r3, #28]
 800717e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007182:	2b00      	cmp	r3, #0
 8007184:	d003      	beq.n	800718e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f001 fd08 	bl	8008b9c <HAL_TIM_IC_CaptureCallback>
 800718c:	e005      	b.n	800719a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f001 fcdc 	bl	8008b4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	f000 fa19 	bl	80075cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2200      	movs	r2, #0
 800719e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	691b      	ldr	r3, [r3, #16]
 80071a6:	f003 0301 	and.w	r3, r3, #1
 80071aa:	2b01      	cmp	r3, #1
 80071ac:	d10e      	bne.n	80071cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	68db      	ldr	r3, [r3, #12]
 80071b4:	f003 0301 	and.w	r3, r3, #1
 80071b8:	2b01      	cmp	r3, #1
 80071ba:	d107      	bne.n	80071cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f06f 0201 	mvn.w	r2, #1
 80071c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f001 fd20 	bl	8008c0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	691b      	ldr	r3, [r3, #16]
 80071d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071d6:	2b80      	cmp	r3, #128	; 0x80
 80071d8:	d10e      	bne.n	80071f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	68db      	ldr	r3, [r3, #12]
 80071e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071e4:	2b80      	cmp	r3, #128	; 0x80
 80071e6:	d107      	bne.n	80071f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80071f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f000 fe24 	bl	8007e40 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	691b      	ldr	r3, [r3, #16]
 80071fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007202:	2b40      	cmp	r3, #64	; 0x40
 8007204:	d10e      	bne.n	8007224 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	68db      	ldr	r3, [r3, #12]
 800720c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007210:	2b40      	cmp	r3, #64	; 0x40
 8007212:	d107      	bne.n	8007224 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800721c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f000 f9de 	bl	80075e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	691b      	ldr	r3, [r3, #16]
 800722a:	f003 0320 	and.w	r3, r3, #32
 800722e:	2b20      	cmp	r3, #32
 8007230:	d10e      	bne.n	8007250 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	68db      	ldr	r3, [r3, #12]
 8007238:	f003 0320 	and.w	r3, r3, #32
 800723c:	2b20      	cmp	r3, #32
 800723e:	d107      	bne.n	8007250 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f06f 0220 	mvn.w	r2, #32
 8007248:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f000 fdee 	bl	8007e2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007250:	bf00      	nop
 8007252:	3708      	adds	r7, #8
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}

08007258 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b086      	sub	sp, #24
 800725c:	af00      	add	r7, sp, #0
 800725e:	60f8      	str	r0, [r7, #12]
 8007260:	60b9      	str	r1, [r7, #8]
 8007262:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007264:	2300      	movs	r3, #0
 8007266:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800726e:	2b01      	cmp	r3, #1
 8007270:	d101      	bne.n	8007276 <HAL_TIM_OC_ConfigChannel+0x1e>
 8007272:	2302      	movs	r3, #2
 8007274:	e048      	b.n	8007308 <HAL_TIM_OC_ConfigChannel+0xb0>
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2201      	movs	r2, #1
 800727a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2b0c      	cmp	r3, #12
 8007282:	d839      	bhi.n	80072f8 <HAL_TIM_OC_ConfigChannel+0xa0>
 8007284:	a201      	add	r2, pc, #4	; (adr r2, 800728c <HAL_TIM_OC_ConfigChannel+0x34>)
 8007286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800728a:	bf00      	nop
 800728c:	080072c1 	.word	0x080072c1
 8007290:	080072f9 	.word	0x080072f9
 8007294:	080072f9 	.word	0x080072f9
 8007298:	080072f9 	.word	0x080072f9
 800729c:	080072cf 	.word	0x080072cf
 80072a0:	080072f9 	.word	0x080072f9
 80072a4:	080072f9 	.word	0x080072f9
 80072a8:	080072f9 	.word	0x080072f9
 80072ac:	080072dd 	.word	0x080072dd
 80072b0:	080072f9 	.word	0x080072f9
 80072b4:	080072f9 	.word	0x080072f9
 80072b8:	080072f9 	.word	0x080072f9
 80072bc:	080072eb 	.word	0x080072eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	68b9      	ldr	r1, [r7, #8]
 80072c6:	4618      	mov	r0, r3
 80072c8:	f000 fa34 	bl	8007734 <TIM_OC1_SetConfig>
      break;
 80072cc:	e017      	b.n	80072fe <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	68b9      	ldr	r1, [r7, #8]
 80072d4:	4618      	mov	r0, r3
 80072d6:	f000 fa9d 	bl	8007814 <TIM_OC2_SetConfig>
      break;
 80072da:	e010      	b.n	80072fe <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	68b9      	ldr	r1, [r7, #8]
 80072e2:	4618      	mov	r0, r3
 80072e4:	f000 fb0c 	bl	8007900 <TIM_OC3_SetConfig>
      break;
 80072e8:	e009      	b.n	80072fe <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	68b9      	ldr	r1, [r7, #8]
 80072f0:	4618      	mov	r0, r3
 80072f2:	f000 fb79 	bl	80079e8 <TIM_OC4_SetConfig>
      break;
 80072f6:	e002      	b.n	80072fe <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80072f8:	2301      	movs	r3, #1
 80072fa:	75fb      	strb	r3, [r7, #23]
      break;
 80072fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2200      	movs	r2, #0
 8007302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007306:	7dfb      	ldrb	r3, [r7, #23]
}
 8007308:	4618      	mov	r0, r3
 800730a:	3718      	adds	r7, #24
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}

08007310 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b086      	sub	sp, #24
 8007314:	af00      	add	r7, sp, #0
 8007316:	60f8      	str	r0, [r7, #12]
 8007318:	60b9      	str	r1, [r7, #8]
 800731a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800731c:	2300      	movs	r3, #0
 800731e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007326:	2b01      	cmp	r3, #1
 8007328:	d101      	bne.n	800732e <HAL_TIM_IC_ConfigChannel+0x1e>
 800732a:	2302      	movs	r3, #2
 800732c:	e088      	b.n	8007440 <HAL_TIM_IC_ConfigChannel+0x130>
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2201      	movs	r2, #1
 8007332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d11b      	bne.n	8007374 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	6818      	ldr	r0, [r3, #0]
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	6819      	ldr	r1, [r3, #0]
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	685a      	ldr	r2, [r3, #4]
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	f000 fba2 	bl	8007a94 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	699a      	ldr	r2, [r3, #24]
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f022 020c 	bic.w	r2, r2, #12
 800735e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	6999      	ldr	r1, [r3, #24]
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	689a      	ldr	r2, [r3, #8]
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	430a      	orrs	r2, r1
 8007370:	619a      	str	r2, [r3, #24]
 8007372:	e060      	b.n	8007436 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2b04      	cmp	r3, #4
 8007378:	d11c      	bne.n	80073b4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	6818      	ldr	r0, [r3, #0]
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	6819      	ldr	r1, [r3, #0]
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	685a      	ldr	r2, [r3, #4]
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	68db      	ldr	r3, [r3, #12]
 800738a:	f000 fbf7 	bl	8007b7c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	699a      	ldr	r2, [r3, #24]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800739c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	6999      	ldr	r1, [r3, #24]
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	021a      	lsls	r2, r3, #8
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	430a      	orrs	r2, r1
 80073b0:	619a      	str	r2, [r3, #24]
 80073b2:	e040      	b.n	8007436 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2b08      	cmp	r3, #8
 80073b8:	d11b      	bne.n	80073f2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	6818      	ldr	r0, [r3, #0]
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	6819      	ldr	r1, [r3, #0]
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	685a      	ldr	r2, [r3, #4]
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	68db      	ldr	r3, [r3, #12]
 80073ca:	f000 fc14 	bl	8007bf6 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	69da      	ldr	r2, [r3, #28]
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f022 020c 	bic.w	r2, r2, #12
 80073dc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	69d9      	ldr	r1, [r3, #28]
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	689a      	ldr	r2, [r3, #8]
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	430a      	orrs	r2, r1
 80073ee:	61da      	str	r2, [r3, #28]
 80073f0:	e021      	b.n	8007436 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2b0c      	cmp	r3, #12
 80073f6:	d11c      	bne.n	8007432 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	6818      	ldr	r0, [r3, #0]
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	6819      	ldr	r1, [r3, #0]
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	685a      	ldr	r2, [r3, #4]
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	68db      	ldr	r3, [r3, #12]
 8007408:	f000 fc31 	bl	8007c6e <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	69da      	ldr	r2, [r3, #28]
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800741a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	69d9      	ldr	r1, [r3, #28]
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	021a      	lsls	r2, r3, #8
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	430a      	orrs	r2, r1
 800742e:	61da      	str	r2, [r3, #28]
 8007430:	e001      	b.n	8007436 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007432:	2301      	movs	r3, #1
 8007434:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	2200      	movs	r2, #0
 800743a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800743e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007440:	4618      	mov	r0, r3
 8007442:	3718      	adds	r7, #24
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b086      	sub	sp, #24
 800744c:	af00      	add	r7, sp, #0
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	60b9      	str	r1, [r7, #8]
 8007452:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007454:	2300      	movs	r3, #0
 8007456:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800745e:	2b01      	cmp	r3, #1
 8007460:	d101      	bne.n	8007466 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007462:	2302      	movs	r3, #2
 8007464:	e0ae      	b.n	80075c4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2201      	movs	r2, #1
 800746a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2b0c      	cmp	r3, #12
 8007472:	f200 809f 	bhi.w	80075b4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007476:	a201      	add	r2, pc, #4	; (adr r2, 800747c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800747c:	080074b1 	.word	0x080074b1
 8007480:	080075b5 	.word	0x080075b5
 8007484:	080075b5 	.word	0x080075b5
 8007488:	080075b5 	.word	0x080075b5
 800748c:	080074f1 	.word	0x080074f1
 8007490:	080075b5 	.word	0x080075b5
 8007494:	080075b5 	.word	0x080075b5
 8007498:	080075b5 	.word	0x080075b5
 800749c:	08007533 	.word	0x08007533
 80074a0:	080075b5 	.word	0x080075b5
 80074a4:	080075b5 	.word	0x080075b5
 80074a8:	080075b5 	.word	0x080075b5
 80074ac:	08007573 	.word	0x08007573
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	68b9      	ldr	r1, [r7, #8]
 80074b6:	4618      	mov	r0, r3
 80074b8:	f000 f93c 	bl	8007734 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	699a      	ldr	r2, [r3, #24]
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f042 0208 	orr.w	r2, r2, #8
 80074ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	699a      	ldr	r2, [r3, #24]
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f022 0204 	bic.w	r2, r2, #4
 80074da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	6999      	ldr	r1, [r3, #24]
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	691a      	ldr	r2, [r3, #16]
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	430a      	orrs	r2, r1
 80074ec:	619a      	str	r2, [r3, #24]
      break;
 80074ee:	e064      	b.n	80075ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	68b9      	ldr	r1, [r7, #8]
 80074f6:	4618      	mov	r0, r3
 80074f8:	f000 f98c 	bl	8007814 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	699a      	ldr	r2, [r3, #24]
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800750a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	699a      	ldr	r2, [r3, #24]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800751a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	6999      	ldr	r1, [r3, #24]
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	691b      	ldr	r3, [r3, #16]
 8007526:	021a      	lsls	r2, r3, #8
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	430a      	orrs	r2, r1
 800752e:	619a      	str	r2, [r3, #24]
      break;
 8007530:	e043      	b.n	80075ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	68b9      	ldr	r1, [r7, #8]
 8007538:	4618      	mov	r0, r3
 800753a:	f000 f9e1 	bl	8007900 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	69da      	ldr	r2, [r3, #28]
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f042 0208 	orr.w	r2, r2, #8
 800754c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	69da      	ldr	r2, [r3, #28]
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f022 0204 	bic.w	r2, r2, #4
 800755c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	69d9      	ldr	r1, [r3, #28]
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	691a      	ldr	r2, [r3, #16]
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	430a      	orrs	r2, r1
 800756e:	61da      	str	r2, [r3, #28]
      break;
 8007570:	e023      	b.n	80075ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	68b9      	ldr	r1, [r7, #8]
 8007578:	4618      	mov	r0, r3
 800757a:	f000 fa35 	bl	80079e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	69da      	ldr	r2, [r3, #28]
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800758c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	69da      	ldr	r2, [r3, #28]
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800759c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	69d9      	ldr	r1, [r3, #28]
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	691b      	ldr	r3, [r3, #16]
 80075a8:	021a      	lsls	r2, r3, #8
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	430a      	orrs	r2, r1
 80075b0:	61da      	str	r2, [r3, #28]
      break;
 80075b2:	e002      	b.n	80075ba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80075b4:	2301      	movs	r3, #1
 80075b6:	75fb      	strb	r3, [r7, #23]
      break;
 80075b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2200      	movs	r2, #0
 80075be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80075c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3718      	adds	r7, #24
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}

080075cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b083      	sub	sp, #12
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80075d4:	bf00      	nop
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b083      	sub	sp, #12
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80075e8:	bf00      	nop
 80075ea:	370c      	adds	r7, #12
 80075ec:	46bd      	mov	sp, r7
 80075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f2:	4770      	bx	lr

080075f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b085      	sub	sp, #20
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
 80075fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	4a40      	ldr	r2, [pc, #256]	; (8007708 <TIM_Base_SetConfig+0x114>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d013      	beq.n	8007634 <TIM_Base_SetConfig+0x40>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007612:	d00f      	beq.n	8007634 <TIM_Base_SetConfig+0x40>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	4a3d      	ldr	r2, [pc, #244]	; (800770c <TIM_Base_SetConfig+0x118>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d00b      	beq.n	8007634 <TIM_Base_SetConfig+0x40>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	4a3c      	ldr	r2, [pc, #240]	; (8007710 <TIM_Base_SetConfig+0x11c>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d007      	beq.n	8007634 <TIM_Base_SetConfig+0x40>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	4a3b      	ldr	r2, [pc, #236]	; (8007714 <TIM_Base_SetConfig+0x120>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d003      	beq.n	8007634 <TIM_Base_SetConfig+0x40>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	4a3a      	ldr	r2, [pc, #232]	; (8007718 <TIM_Base_SetConfig+0x124>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d108      	bne.n	8007646 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800763a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	68fa      	ldr	r2, [r7, #12]
 8007642:	4313      	orrs	r3, r2
 8007644:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	4a2f      	ldr	r2, [pc, #188]	; (8007708 <TIM_Base_SetConfig+0x114>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d02b      	beq.n	80076a6 <TIM_Base_SetConfig+0xb2>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007654:	d027      	beq.n	80076a6 <TIM_Base_SetConfig+0xb2>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	4a2c      	ldr	r2, [pc, #176]	; (800770c <TIM_Base_SetConfig+0x118>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d023      	beq.n	80076a6 <TIM_Base_SetConfig+0xb2>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	4a2b      	ldr	r2, [pc, #172]	; (8007710 <TIM_Base_SetConfig+0x11c>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d01f      	beq.n	80076a6 <TIM_Base_SetConfig+0xb2>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	4a2a      	ldr	r2, [pc, #168]	; (8007714 <TIM_Base_SetConfig+0x120>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d01b      	beq.n	80076a6 <TIM_Base_SetConfig+0xb2>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	4a29      	ldr	r2, [pc, #164]	; (8007718 <TIM_Base_SetConfig+0x124>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d017      	beq.n	80076a6 <TIM_Base_SetConfig+0xb2>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	4a28      	ldr	r2, [pc, #160]	; (800771c <TIM_Base_SetConfig+0x128>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d013      	beq.n	80076a6 <TIM_Base_SetConfig+0xb2>
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	4a27      	ldr	r2, [pc, #156]	; (8007720 <TIM_Base_SetConfig+0x12c>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d00f      	beq.n	80076a6 <TIM_Base_SetConfig+0xb2>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	4a26      	ldr	r2, [pc, #152]	; (8007724 <TIM_Base_SetConfig+0x130>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d00b      	beq.n	80076a6 <TIM_Base_SetConfig+0xb2>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	4a25      	ldr	r2, [pc, #148]	; (8007728 <TIM_Base_SetConfig+0x134>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d007      	beq.n	80076a6 <TIM_Base_SetConfig+0xb2>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	4a24      	ldr	r2, [pc, #144]	; (800772c <TIM_Base_SetConfig+0x138>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d003      	beq.n	80076a6 <TIM_Base_SetConfig+0xb2>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	4a23      	ldr	r2, [pc, #140]	; (8007730 <TIM_Base_SetConfig+0x13c>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d108      	bne.n	80076b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	68db      	ldr	r3, [r3, #12]
 80076b2:	68fa      	ldr	r2, [r7, #12]
 80076b4:	4313      	orrs	r3, r2
 80076b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	695b      	ldr	r3, [r3, #20]
 80076c2:	4313      	orrs	r3, r2
 80076c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	68fa      	ldr	r2, [r7, #12]
 80076ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	689a      	ldr	r2, [r3, #8]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	681a      	ldr	r2, [r3, #0]
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	4a0a      	ldr	r2, [pc, #40]	; (8007708 <TIM_Base_SetConfig+0x114>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d003      	beq.n	80076ec <TIM_Base_SetConfig+0xf8>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	4a0c      	ldr	r2, [pc, #48]	; (8007718 <TIM_Base_SetConfig+0x124>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d103      	bne.n	80076f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	691a      	ldr	r2, [r3, #16]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2201      	movs	r2, #1
 80076f8:	615a      	str	r2, [r3, #20]
}
 80076fa:	bf00      	nop
 80076fc:	3714      	adds	r7, #20
 80076fe:	46bd      	mov	sp, r7
 8007700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007704:	4770      	bx	lr
 8007706:	bf00      	nop
 8007708:	40010000 	.word	0x40010000
 800770c:	40000400 	.word	0x40000400
 8007710:	40000800 	.word	0x40000800
 8007714:	40000c00 	.word	0x40000c00
 8007718:	40010400 	.word	0x40010400
 800771c:	40014000 	.word	0x40014000
 8007720:	40014400 	.word	0x40014400
 8007724:	40014800 	.word	0x40014800
 8007728:	40001800 	.word	0x40001800
 800772c:	40001c00 	.word	0x40001c00
 8007730:	40002000 	.word	0x40002000

08007734 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007734:	b480      	push	{r7}
 8007736:	b087      	sub	sp, #28
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
 800773c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6a1b      	ldr	r3, [r3, #32]
 8007742:	f023 0201 	bic.w	r2, r3, #1
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6a1b      	ldr	r3, [r3, #32]
 800774e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	699b      	ldr	r3, [r3, #24]
 800775a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007762:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	f023 0303 	bic.w	r3, r3, #3
 800776a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	68fa      	ldr	r2, [r7, #12]
 8007772:	4313      	orrs	r3, r2
 8007774:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	f023 0302 	bic.w	r3, r3, #2
 800777c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	689b      	ldr	r3, [r3, #8]
 8007782:	697a      	ldr	r2, [r7, #20]
 8007784:	4313      	orrs	r3, r2
 8007786:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	4a20      	ldr	r2, [pc, #128]	; (800780c <TIM_OC1_SetConfig+0xd8>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d003      	beq.n	8007798 <TIM_OC1_SetConfig+0x64>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	4a1f      	ldr	r2, [pc, #124]	; (8007810 <TIM_OC1_SetConfig+0xdc>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d10c      	bne.n	80077b2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	f023 0308 	bic.w	r3, r3, #8
 800779e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	68db      	ldr	r3, [r3, #12]
 80077a4:	697a      	ldr	r2, [r7, #20]
 80077a6:	4313      	orrs	r3, r2
 80077a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	f023 0304 	bic.w	r3, r3, #4
 80077b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	4a15      	ldr	r2, [pc, #84]	; (800780c <TIM_OC1_SetConfig+0xd8>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d003      	beq.n	80077c2 <TIM_OC1_SetConfig+0x8e>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	4a14      	ldr	r2, [pc, #80]	; (8007810 <TIM_OC1_SetConfig+0xdc>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d111      	bne.n	80077e6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80077c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80077ca:	693b      	ldr	r3, [r7, #16]
 80077cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80077d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	695b      	ldr	r3, [r3, #20]
 80077d6:	693a      	ldr	r2, [r7, #16]
 80077d8:	4313      	orrs	r3, r2
 80077da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	699b      	ldr	r3, [r3, #24]
 80077e0:	693a      	ldr	r2, [r7, #16]
 80077e2:	4313      	orrs	r3, r2
 80077e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	693a      	ldr	r2, [r7, #16]
 80077ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	68fa      	ldr	r2, [r7, #12]
 80077f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	685a      	ldr	r2, [r3, #4]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	697a      	ldr	r2, [r7, #20]
 80077fe:	621a      	str	r2, [r3, #32]
}
 8007800:	bf00      	nop
 8007802:	371c      	adds	r7, #28
 8007804:	46bd      	mov	sp, r7
 8007806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780a:	4770      	bx	lr
 800780c:	40010000 	.word	0x40010000
 8007810:	40010400 	.word	0x40010400

08007814 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007814:	b480      	push	{r7}
 8007816:	b087      	sub	sp, #28
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6a1b      	ldr	r3, [r3, #32]
 8007822:	f023 0210 	bic.w	r2, r3, #16
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6a1b      	ldr	r3, [r3, #32]
 800782e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	699b      	ldr	r3, [r3, #24]
 800783a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007842:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800784a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	021b      	lsls	r3, r3, #8
 8007852:	68fa      	ldr	r2, [r7, #12]
 8007854:	4313      	orrs	r3, r2
 8007856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	f023 0320 	bic.w	r3, r3, #32
 800785e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	689b      	ldr	r3, [r3, #8]
 8007864:	011b      	lsls	r3, r3, #4
 8007866:	697a      	ldr	r2, [r7, #20]
 8007868:	4313      	orrs	r3, r2
 800786a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	4a22      	ldr	r2, [pc, #136]	; (80078f8 <TIM_OC2_SetConfig+0xe4>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d003      	beq.n	800787c <TIM_OC2_SetConfig+0x68>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	4a21      	ldr	r2, [pc, #132]	; (80078fc <TIM_OC2_SetConfig+0xe8>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d10d      	bne.n	8007898 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007882:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	011b      	lsls	r3, r3, #4
 800788a:	697a      	ldr	r2, [r7, #20]
 800788c:	4313      	orrs	r3, r2
 800788e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007890:	697b      	ldr	r3, [r7, #20]
 8007892:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007896:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	4a17      	ldr	r2, [pc, #92]	; (80078f8 <TIM_OC2_SetConfig+0xe4>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d003      	beq.n	80078a8 <TIM_OC2_SetConfig+0x94>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	4a16      	ldr	r2, [pc, #88]	; (80078fc <TIM_OC2_SetConfig+0xe8>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d113      	bne.n	80078d0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80078ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80078b0:	693b      	ldr	r3, [r7, #16]
 80078b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80078b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	695b      	ldr	r3, [r3, #20]
 80078bc:	009b      	lsls	r3, r3, #2
 80078be:	693a      	ldr	r2, [r7, #16]
 80078c0:	4313      	orrs	r3, r2
 80078c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	699b      	ldr	r3, [r3, #24]
 80078c8:	009b      	lsls	r3, r3, #2
 80078ca:	693a      	ldr	r2, [r7, #16]
 80078cc:	4313      	orrs	r3, r2
 80078ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	693a      	ldr	r2, [r7, #16]
 80078d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	68fa      	ldr	r2, [r7, #12]
 80078da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	685a      	ldr	r2, [r3, #4]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	697a      	ldr	r2, [r7, #20]
 80078e8:	621a      	str	r2, [r3, #32]
}
 80078ea:	bf00      	nop
 80078ec:	371c      	adds	r7, #28
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr
 80078f6:	bf00      	nop
 80078f8:	40010000 	.word	0x40010000
 80078fc:	40010400 	.word	0x40010400

08007900 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007900:	b480      	push	{r7}
 8007902:	b087      	sub	sp, #28
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
 8007908:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6a1b      	ldr	r3, [r3, #32]
 800790e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6a1b      	ldr	r3, [r3, #32]
 800791a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	69db      	ldr	r3, [r3, #28]
 8007926:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800792e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	f023 0303 	bic.w	r3, r3, #3
 8007936:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	68fa      	ldr	r2, [r7, #12]
 800793e:	4313      	orrs	r3, r2
 8007940:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007948:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	689b      	ldr	r3, [r3, #8]
 800794e:	021b      	lsls	r3, r3, #8
 8007950:	697a      	ldr	r2, [r7, #20]
 8007952:	4313      	orrs	r3, r2
 8007954:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	4a21      	ldr	r2, [pc, #132]	; (80079e0 <TIM_OC3_SetConfig+0xe0>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d003      	beq.n	8007966 <TIM_OC3_SetConfig+0x66>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	4a20      	ldr	r2, [pc, #128]	; (80079e4 <TIM_OC3_SetConfig+0xe4>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d10d      	bne.n	8007982 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007966:	697b      	ldr	r3, [r7, #20]
 8007968:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800796c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	68db      	ldr	r3, [r3, #12]
 8007972:	021b      	lsls	r3, r3, #8
 8007974:	697a      	ldr	r2, [r7, #20]
 8007976:	4313      	orrs	r3, r2
 8007978:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800797a:	697b      	ldr	r3, [r7, #20]
 800797c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007980:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	4a16      	ldr	r2, [pc, #88]	; (80079e0 <TIM_OC3_SetConfig+0xe0>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d003      	beq.n	8007992 <TIM_OC3_SetConfig+0x92>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	4a15      	ldr	r2, [pc, #84]	; (80079e4 <TIM_OC3_SetConfig+0xe4>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d113      	bne.n	80079ba <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007992:	693b      	ldr	r3, [r7, #16]
 8007994:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007998:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80079a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	695b      	ldr	r3, [r3, #20]
 80079a6:	011b      	lsls	r3, r3, #4
 80079a8:	693a      	ldr	r2, [r7, #16]
 80079aa:	4313      	orrs	r3, r2
 80079ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	699b      	ldr	r3, [r3, #24]
 80079b2:	011b      	lsls	r3, r3, #4
 80079b4:	693a      	ldr	r2, [r7, #16]
 80079b6:	4313      	orrs	r3, r2
 80079b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	693a      	ldr	r2, [r7, #16]
 80079be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	68fa      	ldr	r2, [r7, #12]
 80079c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	685a      	ldr	r2, [r3, #4]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	697a      	ldr	r2, [r7, #20]
 80079d2:	621a      	str	r2, [r3, #32]
}
 80079d4:	bf00      	nop
 80079d6:	371c      	adds	r7, #28
 80079d8:	46bd      	mov	sp, r7
 80079da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079de:	4770      	bx	lr
 80079e0:	40010000 	.word	0x40010000
 80079e4:	40010400 	.word	0x40010400

080079e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b087      	sub	sp, #28
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
 80079f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6a1b      	ldr	r3, [r3, #32]
 80079f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6a1b      	ldr	r3, [r3, #32]
 8007a02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	69db      	ldr	r3, [r3, #28]
 8007a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	021b      	lsls	r3, r3, #8
 8007a26:	68fa      	ldr	r2, [r7, #12]
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	689b      	ldr	r3, [r3, #8]
 8007a38:	031b      	lsls	r3, r3, #12
 8007a3a:	693a      	ldr	r2, [r7, #16]
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	4a12      	ldr	r2, [pc, #72]	; (8007a8c <TIM_OC4_SetConfig+0xa4>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d003      	beq.n	8007a50 <TIM_OC4_SetConfig+0x68>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	4a11      	ldr	r2, [pc, #68]	; (8007a90 <TIM_OC4_SetConfig+0xa8>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d109      	bne.n	8007a64 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a56:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	695b      	ldr	r3, [r3, #20]
 8007a5c:	019b      	lsls	r3, r3, #6
 8007a5e:	697a      	ldr	r2, [r7, #20]
 8007a60:	4313      	orrs	r3, r2
 8007a62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	697a      	ldr	r2, [r7, #20]
 8007a68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	68fa      	ldr	r2, [r7, #12]
 8007a6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	685a      	ldr	r2, [r3, #4]
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	693a      	ldr	r2, [r7, #16]
 8007a7c:	621a      	str	r2, [r3, #32]
}
 8007a7e:	bf00      	nop
 8007a80:	371c      	adds	r7, #28
 8007a82:	46bd      	mov	sp, r7
 8007a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a88:	4770      	bx	lr
 8007a8a:	bf00      	nop
 8007a8c:	40010000 	.word	0x40010000
 8007a90:	40010400 	.word	0x40010400

08007a94 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b087      	sub	sp, #28
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	60f8      	str	r0, [r7, #12]
 8007a9c:	60b9      	str	r1, [r7, #8]
 8007a9e:	607a      	str	r2, [r7, #4]
 8007aa0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	6a1b      	ldr	r3, [r3, #32]
 8007aa6:	f023 0201 	bic.w	r2, r3, #1
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	699b      	ldr	r3, [r3, #24]
 8007ab2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	6a1b      	ldr	r3, [r3, #32]
 8007ab8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	4a28      	ldr	r2, [pc, #160]	; (8007b60 <TIM_TI1_SetConfig+0xcc>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d01b      	beq.n	8007afa <TIM_TI1_SetConfig+0x66>
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ac8:	d017      	beq.n	8007afa <TIM_TI1_SetConfig+0x66>
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	4a25      	ldr	r2, [pc, #148]	; (8007b64 <TIM_TI1_SetConfig+0xd0>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d013      	beq.n	8007afa <TIM_TI1_SetConfig+0x66>
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	4a24      	ldr	r2, [pc, #144]	; (8007b68 <TIM_TI1_SetConfig+0xd4>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d00f      	beq.n	8007afa <TIM_TI1_SetConfig+0x66>
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	4a23      	ldr	r2, [pc, #140]	; (8007b6c <TIM_TI1_SetConfig+0xd8>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d00b      	beq.n	8007afa <TIM_TI1_SetConfig+0x66>
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	4a22      	ldr	r2, [pc, #136]	; (8007b70 <TIM_TI1_SetConfig+0xdc>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d007      	beq.n	8007afa <TIM_TI1_SetConfig+0x66>
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	4a21      	ldr	r2, [pc, #132]	; (8007b74 <TIM_TI1_SetConfig+0xe0>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d003      	beq.n	8007afa <TIM_TI1_SetConfig+0x66>
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	4a20      	ldr	r2, [pc, #128]	; (8007b78 <TIM_TI1_SetConfig+0xe4>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d101      	bne.n	8007afe <TIM_TI1_SetConfig+0x6a>
 8007afa:	2301      	movs	r3, #1
 8007afc:	e000      	b.n	8007b00 <TIM_TI1_SetConfig+0x6c>
 8007afe:	2300      	movs	r3, #0
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d008      	beq.n	8007b16 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	f023 0303 	bic.w	r3, r3, #3
 8007b0a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007b0c:	697a      	ldr	r2, [r7, #20]
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	4313      	orrs	r3, r2
 8007b12:	617b      	str	r3, [r7, #20]
 8007b14:	e003      	b.n	8007b1e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	f043 0301 	orr.w	r3, r3, #1
 8007b1c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007b24:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	011b      	lsls	r3, r3, #4
 8007b2a:	b2db      	uxtb	r3, r3
 8007b2c:	697a      	ldr	r2, [r7, #20]
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	f023 030a 	bic.w	r3, r3, #10
 8007b38:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	f003 030a 	and.w	r3, r3, #10
 8007b40:	693a      	ldr	r2, [r7, #16]
 8007b42:	4313      	orrs	r3, r2
 8007b44:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	697a      	ldr	r2, [r7, #20]
 8007b4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	693a      	ldr	r2, [r7, #16]
 8007b50:	621a      	str	r2, [r3, #32]
}
 8007b52:	bf00      	nop
 8007b54:	371c      	adds	r7, #28
 8007b56:	46bd      	mov	sp, r7
 8007b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5c:	4770      	bx	lr
 8007b5e:	bf00      	nop
 8007b60:	40010000 	.word	0x40010000
 8007b64:	40000400 	.word	0x40000400
 8007b68:	40000800 	.word	0x40000800
 8007b6c:	40000c00 	.word	0x40000c00
 8007b70:	40010400 	.word	0x40010400
 8007b74:	40014000 	.word	0x40014000
 8007b78:	40001800 	.word	0x40001800

08007b7c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b087      	sub	sp, #28
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	60f8      	str	r0, [r7, #12]
 8007b84:	60b9      	str	r1, [r7, #8]
 8007b86:	607a      	str	r2, [r7, #4]
 8007b88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	6a1b      	ldr	r3, [r3, #32]
 8007b8e:	f023 0210 	bic.w	r2, r3, #16
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	699b      	ldr	r3, [r3, #24]
 8007b9a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6a1b      	ldr	r3, [r3, #32]
 8007ba0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ba8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	021b      	lsls	r3, r3, #8
 8007bae:	697a      	ldr	r2, [r7, #20]
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bb4:	697b      	ldr	r3, [r7, #20]
 8007bb6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007bba:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	031b      	lsls	r3, r3, #12
 8007bc0:	b29b      	uxth	r3, r3
 8007bc2:	697a      	ldr	r2, [r7, #20]
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007bce:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	011b      	lsls	r3, r3, #4
 8007bd4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007bd8:	693a      	ldr	r2, [r7, #16]
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	697a      	ldr	r2, [r7, #20]
 8007be2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	693a      	ldr	r2, [r7, #16]
 8007be8:	621a      	str	r2, [r3, #32]
}
 8007bea:	bf00      	nop
 8007bec:	371c      	adds	r7, #28
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf4:	4770      	bx	lr

08007bf6 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007bf6:	b480      	push	{r7}
 8007bf8:	b087      	sub	sp, #28
 8007bfa:	af00      	add	r7, sp, #0
 8007bfc:	60f8      	str	r0, [r7, #12]
 8007bfe:	60b9      	str	r1, [r7, #8]
 8007c00:	607a      	str	r2, [r7, #4]
 8007c02:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	6a1b      	ldr	r3, [r3, #32]
 8007c08:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	69db      	ldr	r3, [r3, #28]
 8007c14:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	6a1b      	ldr	r3, [r3, #32]
 8007c1a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007c1c:	697b      	ldr	r3, [r7, #20]
 8007c1e:	f023 0303 	bic.w	r3, r3, #3
 8007c22:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007c24:	697a      	ldr	r2, [r7, #20]
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007c2c:	697b      	ldr	r3, [r7, #20]
 8007c2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c32:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	011b      	lsls	r3, r3, #4
 8007c38:	b2db      	uxtb	r3, r3
 8007c3a:	697a      	ldr	r2, [r7, #20]
 8007c3c:	4313      	orrs	r3, r2
 8007c3e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007c40:	693b      	ldr	r3, [r7, #16]
 8007c42:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007c46:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	021b      	lsls	r3, r3, #8
 8007c4c:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007c50:	693a      	ldr	r2, [r7, #16]
 8007c52:	4313      	orrs	r3, r2
 8007c54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	697a      	ldr	r2, [r7, #20]
 8007c5a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	693a      	ldr	r2, [r7, #16]
 8007c60:	621a      	str	r2, [r3, #32]
}
 8007c62:	bf00      	nop
 8007c64:	371c      	adds	r7, #28
 8007c66:	46bd      	mov	sp, r7
 8007c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6c:	4770      	bx	lr

08007c6e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007c6e:	b480      	push	{r7}
 8007c70:	b087      	sub	sp, #28
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	60f8      	str	r0, [r7, #12]
 8007c76:	60b9      	str	r1, [r7, #8]
 8007c78:	607a      	str	r2, [r7, #4]
 8007c7a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	6a1b      	ldr	r3, [r3, #32]
 8007c80:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	69db      	ldr	r3, [r3, #28]
 8007c8c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	6a1b      	ldr	r3, [r3, #32]
 8007c92:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c9a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	021b      	lsls	r3, r3, #8
 8007ca0:	697a      	ldr	r2, [r7, #20]
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007cac:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	031b      	lsls	r3, r3, #12
 8007cb2:	b29b      	uxth	r3, r3
 8007cb4:	697a      	ldr	r2, [r7, #20]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007cc0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	031b      	lsls	r3, r3, #12
 8007cc6:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007cca:	693a      	ldr	r2, [r7, #16]
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	697a      	ldr	r2, [r7, #20]
 8007cd4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	693a      	ldr	r2, [r7, #16]
 8007cda:	621a      	str	r2, [r3, #32]
}
 8007cdc:	bf00      	nop
 8007cde:	371c      	adds	r7, #28
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b087      	sub	sp, #28
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	60f8      	str	r0, [r7, #12]
 8007cf0:	60b9      	str	r1, [r7, #8]
 8007cf2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	f003 031f 	and.w	r3, r3, #31
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8007d00:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	6a1a      	ldr	r2, [r3, #32]
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	43db      	mvns	r3, r3
 8007d0a:	401a      	ands	r2, r3
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	6a1a      	ldr	r2, [r3, #32]
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	f003 031f 	and.w	r3, r3, #31
 8007d1a:	6879      	ldr	r1, [r7, #4]
 8007d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8007d20:	431a      	orrs	r2, r3
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	621a      	str	r2, [r3, #32]
}
 8007d26:	bf00      	nop
 8007d28:	371c      	adds	r7, #28
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d30:	4770      	bx	lr
	...

08007d34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b085      	sub	sp, #20
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d101      	bne.n	8007d4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d48:	2302      	movs	r3, #2
 8007d4a:	e05a      	b.n	8007e02 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2201      	movs	r2, #1
 8007d50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2202      	movs	r2, #2
 8007d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	685b      	ldr	r3, [r3, #4]
 8007d62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	689b      	ldr	r3, [r3, #8]
 8007d6a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d72:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	68fa      	ldr	r2, [r7, #12]
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	68fa      	ldr	r2, [r7, #12]
 8007d84:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a21      	ldr	r2, [pc, #132]	; (8007e10 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d022      	beq.n	8007dd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d98:	d01d      	beq.n	8007dd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4a1d      	ldr	r2, [pc, #116]	; (8007e14 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d018      	beq.n	8007dd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4a1b      	ldr	r2, [pc, #108]	; (8007e18 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d013      	beq.n	8007dd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4a1a      	ldr	r2, [pc, #104]	; (8007e1c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d00e      	beq.n	8007dd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4a18      	ldr	r2, [pc, #96]	; (8007e20 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d009      	beq.n	8007dd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	4a17      	ldr	r2, [pc, #92]	; (8007e24 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d004      	beq.n	8007dd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4a15      	ldr	r2, [pc, #84]	; (8007e28 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d10c      	bne.n	8007df0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ddc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	685b      	ldr	r3, [r3, #4]
 8007de2:	68ba      	ldr	r2, [r7, #8]
 8007de4:	4313      	orrs	r3, r2
 8007de6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	68ba      	ldr	r2, [r7, #8]
 8007dee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2201      	movs	r2, #1
 8007df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e00:	2300      	movs	r3, #0
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3714      	adds	r7, #20
 8007e06:	46bd      	mov	sp, r7
 8007e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0c:	4770      	bx	lr
 8007e0e:	bf00      	nop
 8007e10:	40010000 	.word	0x40010000
 8007e14:	40000400 	.word	0x40000400
 8007e18:	40000800 	.word	0x40000800
 8007e1c:	40000c00 	.word	0x40000c00
 8007e20:	40010400 	.word	0x40010400
 8007e24:	40014000 	.word	0x40014000
 8007e28:	40001800 	.word	0x40001800

08007e2c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b083      	sub	sp, #12
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e34:	bf00      	nop
 8007e36:	370c      	adds	r7, #12
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3e:	4770      	bx	lr

08007e40 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e40:	b480      	push	{r7}
 8007e42:	b083      	sub	sp, #12
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e48:	bf00      	nop
 8007e4a:	370c      	adds	r7, #12
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e52:	4770      	bx	lr

08007e54 <f_receiveWord>:
uint16_t curr_reg = INA219_CALIB_VALUE;
uint16_t curr_lsc = INA219_CURRENT_LSB * 1000000;


static uint16_t f_receiveWord(uint8_t address)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b086      	sub	sp, #24
 8007e58:	af02      	add	r7, sp, #8
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	71fb      	strb	r3, [r7, #7]
	uint8_t receive[2];

	HAL_I2C_Master_Transmit(&hi2c1, INA219_I2C_ADDRESS, &address, 1, 50);
 8007e5e:	1dfa      	adds	r2, r7, #7
 8007e60:	2332      	movs	r3, #50	; 0x32
 8007e62:	9300      	str	r3, [sp, #0]
 8007e64:	2301      	movs	r3, #1
 8007e66:	2180      	movs	r1, #128	; 0x80
 8007e68:	480b      	ldr	r0, [pc, #44]	; (8007e98 <f_receiveWord+0x44>)
 8007e6a:	f7fa fe89 	bl	8002b80 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, INA219_I2C_ADDRESS, (uint8_t*)&receive, 2, 50);
 8007e6e:	f107 020c 	add.w	r2, r7, #12
 8007e72:	2332      	movs	r3, #50	; 0x32
 8007e74:	9300      	str	r3, [sp, #0]
 8007e76:	2302      	movs	r3, #2
 8007e78:	2180      	movs	r1, #128	; 0x80
 8007e7a:	4807      	ldr	r0, [pc, #28]	; (8007e98 <f_receiveWord+0x44>)
 8007e7c:	f7fa ff7e 	bl	8002d7c <HAL_I2C_Master_Receive>

	return (receive[0] << 8) | receive[1];
 8007e80:	7b3b      	ldrb	r3, [r7, #12]
 8007e82:	021b      	lsls	r3, r3, #8
 8007e84:	b21a      	sxth	r2, r3
 8007e86:	7b7b      	ldrb	r3, [r7, #13]
 8007e88:	b21b      	sxth	r3, r3
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	b21b      	sxth	r3, r3
 8007e8e:	b29b      	uxth	r3, r3
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	3710      	adds	r7, #16
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}
 8007e98:	20000204 	.word	0x20000204

08007e9c <f_sendWord>:

static inline void f_sendWord(uint8_t address, uint16_t word)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b086      	sub	sp, #24
 8007ea0:	af02      	add	r7, sp, #8
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	460a      	mov	r2, r1
 8007ea6:	71fb      	strb	r3, [r7, #7]
 8007ea8:	4613      	mov	r3, r2
 8007eaa:	80bb      	strh	r3, [r7, #4]
	uint8_t transmit[3] = {address, word >> 8, word & 0xFF};
 8007eac:	79fb      	ldrb	r3, [r7, #7]
 8007eae:	733b      	strb	r3, [r7, #12]
 8007eb0:	88bb      	ldrh	r3, [r7, #4]
 8007eb2:	0a1b      	lsrs	r3, r3, #8
 8007eb4:	b29b      	uxth	r3, r3
 8007eb6:	b2db      	uxtb	r3, r3
 8007eb8:	737b      	strb	r3, [r7, #13]
 8007eba:	88bb      	ldrh	r3, [r7, #4]
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	73bb      	strb	r3, [r7, #14]

	HAL_I2C_Master_Transmit(&hi2c1, INA219_I2C_ADDRESS, (uint8_t*)&transmit, 3, 50);
 8007ec0:	f107 020c 	add.w	r2, r7, #12
 8007ec4:	2332      	movs	r3, #50	; 0x32
 8007ec6:	9300      	str	r3, [sp, #0]
 8007ec8:	2303      	movs	r3, #3
 8007eca:	2180      	movs	r1, #128	; 0x80
 8007ecc:	4803      	ldr	r0, [pc, #12]	; (8007edc <f_sendWord+0x40>)
 8007ece:	f7fa fe57 	bl	8002b80 <HAL_I2C_Master_Transmit>
}
 8007ed2:	bf00      	nop
 8007ed4:	3710      	adds	r7, #16
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}
 8007eda:	bf00      	nop
 8007edc:	20000204 	.word	0x20000204

08007ee0 <f_ina219_HwInit>:

static void f_ina219_HwInit()
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	af00      	add	r7, sp, #0
	 hi2c1.Instance = I2C1;
 8007ee4:	4b12      	ldr	r3, [pc, #72]	; (8007f30 <f_ina219_HwInit+0x50>)
 8007ee6:	4a13      	ldr	r2, [pc, #76]	; (8007f34 <f_ina219_HwInit+0x54>)
 8007ee8:	601a      	str	r2, [r3, #0]
	 hi2c1.Init.ClockSpeed = 100000;
 8007eea:	4b11      	ldr	r3, [pc, #68]	; (8007f30 <f_ina219_HwInit+0x50>)
 8007eec:	4a12      	ldr	r2, [pc, #72]	; (8007f38 <f_ina219_HwInit+0x58>)
 8007eee:	605a      	str	r2, [r3, #4]
	 hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8007ef0:	4b0f      	ldr	r3, [pc, #60]	; (8007f30 <f_ina219_HwInit+0x50>)
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	609a      	str	r2, [r3, #8]
	 hi2c1.Init.OwnAddress1 = 0;
 8007ef6:	4b0e      	ldr	r3, [pc, #56]	; (8007f30 <f_ina219_HwInit+0x50>)
 8007ef8:	2200      	movs	r2, #0
 8007efa:	60da      	str	r2, [r3, #12]
	 hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007efc:	4b0c      	ldr	r3, [pc, #48]	; (8007f30 <f_ina219_HwInit+0x50>)
 8007efe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007f02:	611a      	str	r2, [r3, #16]
	 hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007f04:	4b0a      	ldr	r3, [pc, #40]	; (8007f30 <f_ina219_HwInit+0x50>)
 8007f06:	2200      	movs	r2, #0
 8007f08:	615a      	str	r2, [r3, #20]
	 hi2c1.Init.OwnAddress2 = 0;
 8007f0a:	4b09      	ldr	r3, [pc, #36]	; (8007f30 <f_ina219_HwInit+0x50>)
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	619a      	str	r2, [r3, #24]
	 hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007f10:	4b07      	ldr	r3, [pc, #28]	; (8007f30 <f_ina219_HwInit+0x50>)
 8007f12:	2200      	movs	r2, #0
 8007f14:	61da      	str	r2, [r3, #28]
	 hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007f16:	4b06      	ldr	r3, [pc, #24]	; (8007f30 <f_ina219_HwInit+0x50>)
 8007f18:	2200      	movs	r2, #0
 8007f1a:	621a      	str	r2, [r3, #32]
	 if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8007f1c:	4804      	ldr	r0, [pc, #16]	; (8007f30 <f_ina219_HwInit+0x50>)
 8007f1e:	f7fa fceb 	bl	80028f8 <HAL_I2C_Init>
 8007f22:	4603      	mov	r3, r0
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d001      	beq.n	8007f2c <f_ina219_HwInit+0x4c>
	 {
	   Error_Handler();
 8007f28:	f7f9 fa82 	bl	8001430 <Error_Handler>
	 }
}
 8007f2c:	bf00      	nop
 8007f2e:	bd80      	pop	{r7, pc}
 8007f30:	20000204 	.word	0x20000204
 8007f34:	40005400 	.word	0x40005400
 8007f38:	000186a0 	.word	0x000186a0

08007f3c <f_ina219_calibrate>:

static void f_ina219_calibrate()
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b082      	sub	sp, #8
 8007f40:	af00      	add	r7, sp, #0
	uint16_t calib = (uint16_t)INA219_CALIB_VALUE;
 8007f42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f46:	80fb      	strh	r3, [r7, #6]

	f_sendWord(INA219_CALIBRATION, calib);
 8007f48:	88fb      	ldrh	r3, [r7, #6]
 8007f4a:	4619      	mov	r1, r3
 8007f4c:	2005      	movs	r0, #5
 8007f4e:	f7ff ffa5 	bl	8007e9c <f_sendWord>
}
 8007f52:	bf00      	nop
 8007f54:	3708      	adds	r7, #8
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}

08007f5a <f_ina219_Init>:

//============== public functions ==================

bool f_ina219_Init()
{
 8007f5a:	b580      	push	{r7, lr}
 8007f5c:	b082      	sub	sp, #8
 8007f5e:	af00      	add	r7, sp, #0
	bool isOk = false;
 8007f60:	2300      	movs	r3, #0
 8007f62:	71fb      	strb	r3, [r7, #7]

	f_ina219_HwInit();
 8007f64:	f7ff ffbc 	bl	8007ee0 <f_ina219_HwInit>
	// bus voltage range = 32v
	// gain divide = 2
	// bus mode/average = 12bit/
	// shunt mode/average = 12bit/ 128
	//mode = bus and shunt, continuous
	uint16_t config = (1 << 13) | (1 << 11) | (15 << 7) | (15 << 3) | (7 << 0);
 8007f68:	f642 73ff 	movw	r3, #12287	; 0x2fff
 8007f6c:	80bb      	strh	r3, [r7, #4]

	f_ina219_reset();
 8007f6e:	f000 f81a 	bl	8007fa6 <f_ina219_reset>
	HAL_Delay(1);
 8007f72:	2001      	movs	r0, #1
 8007f74:	f7f9 fe34 	bl	8001be0 <HAL_Delay>
	f_sendWord(INA219_CONFIG, config);
 8007f78:	88bb      	ldrh	r3, [r7, #4]
 8007f7a:	4619      	mov	r1, r3
 8007f7c:	2000      	movs	r0, #0
 8007f7e:	f7ff ff8d 	bl	8007e9c <f_sendWord>

	//check if sensor is connected
	uint16_t checkConfig = f_receiveWord(INA219_CONFIG);
 8007f82:	2000      	movs	r0, #0
 8007f84:	f7ff ff66 	bl	8007e54 <f_receiveWord>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	807b      	strh	r3, [r7, #2]
	if(checkConfig == config) isOk = true;
 8007f8c:	887a      	ldrh	r2, [r7, #2]
 8007f8e:	88bb      	ldrh	r3, [r7, #4]
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d101      	bne.n	8007f98 <f_ina219_Init+0x3e>
 8007f94:	2301      	movs	r3, #1
 8007f96:	71fb      	strb	r3, [r7, #7]

	f_ina219_calibrate();
 8007f98:	f7ff ffd0 	bl	8007f3c <f_ina219_calibrate>

	return isOk;
 8007f9c:	79fb      	ldrb	r3, [r7, #7]
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	3708      	adds	r7, #8
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}

08007fa6 <f_ina219_reset>:

void f_ina219_reset()
{
 8007fa6:	b580      	push	{r7, lr}
 8007fa8:	b082      	sub	sp, #8
 8007faa:	af00      	add	r7, sp, #0
	uint16_t tempConfig = (1 << 15);
 8007fac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007fb0:	80fb      	strh	r3, [r7, #6]

	f_sendWord(INA219_CONFIG, tempConfig);
 8007fb2:	88fb      	ldrh	r3, [r7, #6]
 8007fb4:	4619      	mov	r1, r3
 8007fb6:	2000      	movs	r0, #0
 8007fb8:	f7ff ff70 	bl	8007e9c <f_sendWord>
}
 8007fbc:	bf00      	nop
 8007fbe:	3708      	adds	r7, #8
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bd80      	pop	{r7, pc}
 8007fc4:	0000      	movs	r0, r0
	...

08007fc8 <f_ina219_GetPowerInMilis>:

	return 1000*current*INA219_CURRENT_LSB;
}

uint16_t f_ina219_GetPowerInMilis()
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b082      	sub	sp, #8
 8007fcc:	af00      	add	r7, sp, #0
	uint16_t power = f_receiveWord(INA219_POWER);
 8007fce:	2003      	movs	r0, #3
 8007fd0:	f7ff ff40 	bl	8007e54 <f_receiveWord>
 8007fd4:	4603      	mov	r3, r0
 8007fd6:	80fb      	strh	r3, [r7, #6]

	return 1000*20*power*INA219_CURRENT_LSB;
 8007fd8:	88fb      	ldrh	r3, [r7, #6]
 8007fda:	f644 6220 	movw	r2, #20000	; 0x4e20
 8007fde:	fb02 f303 	mul.w	r3, r2, r3
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f7f8 fa9e 	bl	8000524 <__aeabi_i2d>
 8007fe8:	a309      	add	r3, pc, #36	; (adr r3, 8008010 <f_ina219_GetPowerInMilis+0x48>)
 8007fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fee:	f7f8 fb03 	bl	80005f8 <__aeabi_dmul>
 8007ff2:	4602      	mov	r2, r0
 8007ff4:	460b      	mov	r3, r1
 8007ff6:	4610      	mov	r0, r2
 8007ff8:	4619      	mov	r1, r3
 8007ffa:	f7f8 fdd5 	bl	8000ba8 <__aeabi_d2uiz>
 8007ffe:	4603      	mov	r3, r0
 8008000:	b29b      	uxth	r3, r3
}
 8008002:	4618      	mov	r0, r3
 8008004:	3708      	adds	r7, #8
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
 800800a:	bf00      	nop
 800800c:	f3af 8000 	nop.w
 8008010:	d2f1a9fc 	.word	0xd2f1a9fc
 8008014:	3f20624d 	.word	0x3f20624d

08008018 <f_ina219_GetBusVoltageInMilis>:

int16_t f_ina219_GetBusVoltageInMilis()
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b082      	sub	sp, #8
 800801c:	af00      	add	r7, sp, #0
	int16_t voltage = f_receiveWord(INA219_BUS_VOLTAGE);
 800801e:	2002      	movs	r0, #2
 8008020:	f7ff ff18 	bl	8007e54 <f_receiveWord>
 8008024:	4603      	mov	r3, r0
 8008026:	80fb      	strh	r3, [r7, #6]
	voltage = 4*(voltage >> 3);
 8008028:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800802c:	10db      	asrs	r3, r3, #3
 800802e:	b21b      	sxth	r3, r3
 8008030:	b29b      	uxth	r3, r3
 8008032:	009b      	lsls	r3, r3, #2
 8008034:	b29b      	uxth	r3, r3
 8008036:	80fb      	strh	r3, [r7, #6]

	return voltage;
 8008038:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800803c:	4618      	mov	r0, r3
 800803e:	3708      	adds	r7, #8
 8008040:	46bd      	mov	sp, r7
 8008042:	bd80      	pop	{r7, pc}

08008044 <f_SendFrameBufferPage>:

uint8_t sh1106_FrameBuffer[SH1106_HEIGHT/8][SH1106_WIDTH];
uint8_t sh1106_pageDirtyMask;

static inline void f_SendFrameBufferPage(uint8_t page)
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b082      	sub	sp, #8
 8008048:	af00      	add	r7, sp, #0
 800804a:	4603      	mov	r3, r0
 800804c:	71fb      	strb	r3, [r7, #7]
	f_sh1106_cmd_SetColumnAddress(0);
 800804e:	2000      	movs	r0, #0
 8008050:	f000 fa7c 	bl	800854c <f_sh1106_cmd_SetColumnAddress>
	f_sh1106_cmd_SetPageAddress(page);
 8008054:	79fb      	ldrb	r3, [r7, #7]
 8008056:	4618      	mov	r0, r3
 8008058:	f000 fadc 	bl	8008614 <f_sh1106_cmd_SetPageAddress>
	f_sh1106_SendPageData(page, &sh1106_FrameBuffer[page][0], SH1106_WIDTH);
 800805c:	79fb      	ldrb	r3, [r7, #7]
 800805e:	01db      	lsls	r3, r3, #7
 8008060:	4a05      	ldr	r2, [pc, #20]	; (8008078 <f_SendFrameBufferPage+0x34>)
 8008062:	1899      	adds	r1, r3, r2
 8008064:	79fb      	ldrb	r3, [r7, #7]
 8008066:	2280      	movs	r2, #128	; 0x80
 8008068:	4618      	mov	r0, r3
 800806a:	f000 fb21 	bl	80086b0 <f_sh1106_SendPageData>
}
 800806e:	bf00      	nop
 8008070:	3708      	adds	r7, #8
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}
 8008076:	bf00      	nop
 8008078:	200003f4 	.word	0x200003f4

0800807c <f_lcd_Init>:

//=========== public functions =================

void f_lcd_Init()
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b082      	sub	sp, #8
 8008080:	af00      	add	r7, sp, #0
	f_sh1106_Init();
 8008082:	f000 fa4f 	bl	8008524 <f_sh1106_Init>

	f_sh1106_cmd_SetScanDirection(1);
 8008086:	2001      	movs	r0, #1
 8008088:	f000 fae6 	bl	8008658 <f_sh1106_cmd_SetScanDirection>
	f_sh1106_cmd_SetSegmentDirection(1);
 800808c:	2001      	movs	r0, #1
 800808e:	f000 fa87 	bl	80085a0 <f_sh1106_cmd_SetSegmentDirection>
	f_lcd_ClearAll();
 8008092:	f000 f84b 	bl	800812c <f_lcd_ClearAll>

	for(uint8_t page = 0; page < 8; page++)
 8008096:	2300      	movs	r3, #0
 8008098:	71fb      	strb	r3, [r7, #7]
 800809a:	e009      	b.n	80080b0 <f_lcd_Init+0x34>
	{
		f_SendFrameBufferPage(page);
 800809c:	79fb      	ldrb	r3, [r7, #7]
 800809e:	4618      	mov	r0, r3
 80080a0:	f7ff ffd0 	bl	8008044 <f_SendFrameBufferPage>
		HAL_Delay(4);
 80080a4:	2004      	movs	r0, #4
 80080a6:	f7f9 fd9b 	bl	8001be0 <HAL_Delay>
	for(uint8_t page = 0; page < 8; page++)
 80080aa:	79fb      	ldrb	r3, [r7, #7]
 80080ac:	3301      	adds	r3, #1
 80080ae:	71fb      	strb	r3, [r7, #7]
 80080b0:	79fb      	ldrb	r3, [r7, #7]
 80080b2:	2b07      	cmp	r3, #7
 80080b4:	d9f2      	bls.n	800809c <f_lcd_Init+0x20>
	}

	f_sh1106_cmd_TogglePower(1);
 80080b6:	2001      	movs	r0, #1
 80080b8:	f000 fa8f 	bl	80085da <f_sh1106_cmd_TogglePower>

}
 80080bc:	bf00      	nop
 80080be:	3708      	adds	r7, #8
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}

080080c4 <f_lcd_Clear>:

void f_lcd_Clear(uint8_t col_start, uint8_t col_end, uint8_t page)
{
 80080c4:	b480      	push	{r7}
 80080c6:	b085      	sub	sp, #20
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	4603      	mov	r3, r0
 80080cc:	71fb      	strb	r3, [r7, #7]
 80080ce:	460b      	mov	r3, r1
 80080d0:	71bb      	strb	r3, [r7, #6]
 80080d2:	4613      	mov	r3, r2
 80080d4:	717b      	strb	r3, [r7, #5]
	uint8_t blank = 0x00;
 80080d6:	2300      	movs	r3, #0
 80080d8:	73bb      	strb	r3, [r7, #14]

	for(uint8_t i = col_start; i <= col_end; i++)
 80080da:	79fb      	ldrb	r3, [r7, #7]
 80080dc:	73fb      	strb	r3, [r7, #15]
 80080de:	e00a      	b.n	80080f6 <f_lcd_Clear+0x32>
	{
		sh1106_FrameBuffer[page][i] = blank;
 80080e0:	797a      	ldrb	r2, [r7, #5]
 80080e2:	7bfb      	ldrb	r3, [r7, #15]
 80080e4:	490f      	ldr	r1, [pc, #60]	; (8008124 <f_lcd_Clear+0x60>)
 80080e6:	01d2      	lsls	r2, r2, #7
 80080e8:	440a      	add	r2, r1
 80080ea:	4413      	add	r3, r2
 80080ec:	7bba      	ldrb	r2, [r7, #14]
 80080ee:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = col_start; i <= col_end; i++)
 80080f0:	7bfb      	ldrb	r3, [r7, #15]
 80080f2:	3301      	adds	r3, #1
 80080f4:	73fb      	strb	r3, [r7, #15]
 80080f6:	7bfa      	ldrb	r2, [r7, #15]
 80080f8:	79bb      	ldrb	r3, [r7, #6]
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d9f0      	bls.n	80080e0 <f_lcd_Clear+0x1c>
	}

	sh1106_pageDirtyMask |= (1 << page);
 80080fe:	797b      	ldrb	r3, [r7, #5]
 8008100:	2201      	movs	r2, #1
 8008102:	fa02 f303 	lsl.w	r3, r2, r3
 8008106:	b25a      	sxtb	r2, r3
 8008108:	4b07      	ldr	r3, [pc, #28]	; (8008128 <f_lcd_Clear+0x64>)
 800810a:	781b      	ldrb	r3, [r3, #0]
 800810c:	b25b      	sxtb	r3, r3
 800810e:	4313      	orrs	r3, r2
 8008110:	b25b      	sxtb	r3, r3
 8008112:	b2da      	uxtb	r2, r3
 8008114:	4b04      	ldr	r3, [pc, #16]	; (8008128 <f_lcd_Clear+0x64>)
 8008116:	701a      	strb	r2, [r3, #0]
}
 8008118:	bf00      	nop
 800811a:	3714      	adds	r7, #20
 800811c:	46bd      	mov	sp, r7
 800811e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008122:	4770      	bx	lr
 8008124:	200003f4 	.word	0x200003f4
 8008128:	200007f4 	.word	0x200007f4

0800812c <f_lcd_ClearAll>:

void f_lcd_ClearAll()
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b082      	sub	sp, #8
 8008130:	af00      	add	r7, sp, #0
	for(uint8_t page = 0; page < 8; page++) f_lcd_Clear(0, SH1106_WIDTH, page);
 8008132:	2300      	movs	r3, #0
 8008134:	71fb      	strb	r3, [r7, #7]
 8008136:	e008      	b.n	800814a <f_lcd_ClearAll+0x1e>
 8008138:	79fb      	ldrb	r3, [r7, #7]
 800813a:	461a      	mov	r2, r3
 800813c:	2180      	movs	r1, #128	; 0x80
 800813e:	2000      	movs	r0, #0
 8008140:	f7ff ffc0 	bl	80080c4 <f_lcd_Clear>
 8008144:	79fb      	ldrb	r3, [r7, #7]
 8008146:	3301      	adds	r3, #1
 8008148:	71fb      	strb	r3, [r7, #7]
 800814a:	79fb      	ldrb	r3, [r7, #7]
 800814c:	2b07      	cmp	r3, #7
 800814e:	d9f3      	bls.n	8008138 <f_lcd_ClearAll+0xc>
}
 8008150:	bf00      	nop
 8008152:	bf00      	nop
 8008154:	3708      	adds	r7, #8
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}

0800815a <f_lcd_WriteTxt>:

void f_lcd_WriteTxt(uint8_t x, uint8_t y, const char* txt, const tFont *font)
{
 800815a:	b590      	push	{r4, r7, lr}
 800815c:	b089      	sub	sp, #36	; 0x24
 800815e:	af02      	add	r7, sp, #8
 8008160:	60ba      	str	r2, [r7, #8]
 8008162:	607b      	str	r3, [r7, #4]
 8008164:	4603      	mov	r3, r0
 8008166:	73fb      	strb	r3, [r7, #15]
 8008168:	460b      	mov	r3, r1
 800816a:	73bb      	strb	r3, [r7, #14]
	uint8_t fontHeight = font->chars->image->height;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	88db      	ldrh	r3, [r3, #6]
 8008174:	75fb      	strb	r3, [r7, #23]
	uint8_t ch;


	while((ch = *txt++))
 8008176:	e031      	b.n	80081dc <f_lcd_WriteTxt+0x82>
	{
		if(ch != '\t')
 8008178:	7dbb      	ldrb	r3, [r7, #22]
 800817a:	2b09      	cmp	r3, #9
 800817c:	d027      	beq.n	80081ce <f_lcd_WriteTxt+0x74>
		{
			uint8_t fontWidth = font->chars[ch - 0x20].image->width;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	685a      	ldr	r2, [r3, #4]
 8008182:	7dbb      	ldrb	r3, [r7, #22]
 8008184:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8008188:	3b20      	subs	r3, #32
 800818a:	00db      	lsls	r3, r3, #3
 800818c:	4413      	add	r3, r2
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	889b      	ldrh	r3, [r3, #4]
 8008192:	757b      	strb	r3, [r7, #21]
			if((SH1106_WIDTH - x) < fontWidth) break; //no line wrapping
 8008194:	7bfb      	ldrb	r3, [r7, #15]
 8008196:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 800819a:	7d7b      	ldrb	r3, [r7, #21]
 800819c:	429a      	cmp	r2, r3
 800819e:	db26      	blt.n	80081ee <f_lcd_WriteTxt+0x94>
			f_lcd_DrawRaw(x, y, font->chars[ch - 0x20].image->data, fontWidth, fontHeight);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	685a      	ldr	r2, [r3, #4]
 80081a4:	7dbb      	ldrb	r3, [r7, #22]
 80081a6:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80081aa:	3b20      	subs	r3, #32
 80081ac:	00db      	lsls	r3, r3, #3
 80081ae:	4413      	add	r3, r2
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	681a      	ldr	r2, [r3, #0]
 80081b4:	7d7c      	ldrb	r4, [r7, #21]
 80081b6:	7bb9      	ldrb	r1, [r7, #14]
 80081b8:	7bf8      	ldrb	r0, [r7, #15]
 80081ba:	7dfb      	ldrb	r3, [r7, #23]
 80081bc:	9300      	str	r3, [sp, #0]
 80081be:	4623      	mov	r3, r4
 80081c0:	f000 f81a 	bl	80081f8 <f_lcd_DrawRaw>
	
			x += fontWidth;
 80081c4:	7bfa      	ldrb	r2, [r7, #15]
 80081c6:	7d7b      	ldrb	r3, [r7, #21]
 80081c8:	4413      	add	r3, r2
 80081ca:	73fb      	strb	r3, [r7, #15]
 80081cc:	e006      	b.n	80081dc <f_lcd_WriteTxt+0x82>
		}
		else //tab
		{
			x = ((x/16) + 1) * 16;
 80081ce:	7bfb      	ldrb	r3, [r7, #15]
 80081d0:	091b      	lsrs	r3, r3, #4
 80081d2:	b2db      	uxtb	r3, r3
 80081d4:	3301      	adds	r3, #1
 80081d6:	b2db      	uxtb	r3, r3
 80081d8:	011b      	lsls	r3, r3, #4
 80081da:	73fb      	strb	r3, [r7, #15]
	while((ch = *txt++))
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	1c5a      	adds	r2, r3, #1
 80081e0:	60ba      	str	r2, [r7, #8]
 80081e2:	781b      	ldrb	r3, [r3, #0]
 80081e4:	75bb      	strb	r3, [r7, #22]
 80081e6:	7dbb      	ldrb	r3, [r7, #22]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d1c5      	bne.n	8008178 <f_lcd_WriteTxt+0x1e>
		}
		
	}
}
 80081ec:	e000      	b.n	80081f0 <f_lcd_WriteTxt+0x96>
			if((SH1106_WIDTH - x) < fontWidth) break; //no line wrapping
 80081ee:	bf00      	nop
}
 80081f0:	bf00      	nop
 80081f2:	371c      	adds	r7, #28
 80081f4:	46bd      	mov	sp, r7
 80081f6:	bd90      	pop	{r4, r7, pc}

080081f8 <f_lcd_DrawRaw>:

void f_lcd_DrawRaw(uint8_t x, uint8_t y, const uint8_t* image, uint8_t x_size, uint8_t y_size)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b087      	sub	sp, #28
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	603a      	str	r2, [r7, #0]
 8008200:	461a      	mov	r2, r3
 8008202:	4603      	mov	r3, r0
 8008204:	71fb      	strb	r3, [r7, #7]
 8008206:	460b      	mov	r3, r1
 8008208:	71bb      	strb	r3, [r7, #6]
 800820a:	4613      	mov	r3, r2
 800820c:	717b      	strb	r3, [r7, #5]
	uint8_t bufferPage;
	uint8_t imagePage = 0;
 800820e:	2300      	movs	r3, #0
 8008210:	75fb      	strb	r3, [r7, #23]

	uint8_t bitsLeftInBuffer;
	uint8_t bitsLeftInImage = 8; //first row of image is always full byte
 8008212:	2308      	movs	r3, #8
 8008214:	75bb      	strb	r3, [r7, #22]
	uint8_t bitsToWrite;

	bool writtenUpperHalf; //if false then lower half


	while(y_size)
 8008216:	e09b      	b.n	8008350 <f_lcd_DrawRaw+0x158>
	{
		bufferPage = y/8;
 8008218:	79bb      	ldrb	r3, [r7, #6]
 800821a:	08db      	lsrs	r3, r3, #3
 800821c:	743b      	strb	r3, [r7, #16]
		bitsLeftInBuffer = 8 - (y & 0x07);
 800821e:	79bb      	ldrb	r3, [r7, #6]
 8008220:	f003 0307 	and.w	r3, r3, #7
 8008224:	b2db      	uxtb	r3, r3
 8008226:	f1c3 0308 	rsb	r3, r3, #8
 800822a:	73fb      	strb	r3, [r7, #15]

		if(bitsLeftInImage > bitsLeftInBuffer) //probably you write on lower half (upper bits)
 800822c:	7dba      	ldrb	r2, [r7, #22]
 800822e:	7bfb      	ldrb	r3, [r7, #15]
 8008230:	429a      	cmp	r2, r3
 8008232:	d904      	bls.n	800823e <f_lcd_DrawRaw+0x46>
			{
				bitsToWrite = bitsLeftInBuffer;
 8008234:	7bfb      	ldrb	r3, [r7, #15]
 8008236:	757b      	strb	r3, [r7, #21]
				writtenUpperHalf = false;
 8008238:	2300      	movs	r3, #0
 800823a:	753b      	strb	r3, [r7, #20]
 800823c:	e003      	b.n	8008246 <f_lcd_DrawRaw+0x4e>
			}
		else
			{
				bitsToWrite = bitsLeftInImage;
 800823e:	7dbb      	ldrb	r3, [r7, #22]
 8008240:	757b      	strb	r3, [r7, #21]
				writtenUpperHalf = true;
 8008242:	2301      	movs	r3, #1
 8008244:	753b      	strb	r3, [r7, #20]
			}

		for(uint8_t lines = 0; lines < x_size; lines++)
 8008246:	2300      	movs	r3, #0
 8008248:	74fb      	strb	r3, [r7, #19]
 800824a:	e05a      	b.n	8008302 <f_lcd_DrawRaw+0x10a>
		{
			uint8_t dataToPreserve;
			uint8_t dataToWrite;

			if(writtenUpperHalf) //preserve MSB bits
 800824c:	7d3b      	ldrb	r3, [r7, #20]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d023      	beq.n	800829a <f_lcd_DrawRaw+0xa2>
			{
				dataToPreserve = sh1106_FrameBuffer[bufferPage][x + lines] & (0xFF << bitsToWrite);
 8008252:	7c3a      	ldrb	r2, [r7, #16]
 8008254:	79f9      	ldrb	r1, [r7, #7]
 8008256:	7cfb      	ldrb	r3, [r7, #19]
 8008258:	440b      	add	r3, r1
 800825a:	4943      	ldr	r1, [pc, #268]	; (8008368 <f_lcd_DrawRaw+0x170>)
 800825c:	01d2      	lsls	r2, r2, #7
 800825e:	440a      	add	r2, r1
 8008260:	4413      	add	r3, r2
 8008262:	781b      	ldrb	r3, [r3, #0]
 8008264:	b25a      	sxtb	r2, r3
 8008266:	7d7b      	ldrb	r3, [r7, #21]
 8008268:	21ff      	movs	r1, #255	; 0xff
 800826a:	fa01 f303 	lsl.w	r3, r1, r3
 800826e:	b25b      	sxtb	r3, r3
 8008270:	4013      	ands	r3, r2
 8008272:	b25b      	sxtb	r3, r3
 8008274:	74bb      	strb	r3, [r7, #18]
				dataToWrite = image[imagePage*x_size + lines] >> (8 - bitsToWrite);
 8008276:	7dfb      	ldrb	r3, [r7, #23]
 8008278:	797a      	ldrb	r2, [r7, #5]
 800827a:	fb03 f202 	mul.w	r2, r3, r2
 800827e:	7cfb      	ldrb	r3, [r7, #19]
 8008280:	4413      	add	r3, r2
 8008282:	461a      	mov	r2, r3
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	4413      	add	r3, r2
 8008288:	781b      	ldrb	r3, [r3, #0]
 800828a:	461a      	mov	r2, r3
 800828c:	7d7b      	ldrb	r3, [r7, #21]
 800828e:	f1c3 0308 	rsb	r3, r3, #8
 8008292:	fa42 f303 	asr.w	r3, r2, r3
 8008296:	747b      	strb	r3, [r7, #17]
 8008298:	e022      	b.n	80082e0 <f_lcd_DrawRaw+0xe8>
			}
			else //preserve LSB bits
			{
				dataToPreserve = sh1106_FrameBuffer[bufferPage][x + lines] & (0xFF >> bitsToWrite);
 800829a:	7c3a      	ldrb	r2, [r7, #16]
 800829c:	79f9      	ldrb	r1, [r7, #7]
 800829e:	7cfb      	ldrb	r3, [r7, #19]
 80082a0:	440b      	add	r3, r1
 80082a2:	4931      	ldr	r1, [pc, #196]	; (8008368 <f_lcd_DrawRaw+0x170>)
 80082a4:	01d2      	lsls	r2, r2, #7
 80082a6:	440a      	add	r2, r1
 80082a8:	4413      	add	r3, r2
 80082aa:	781b      	ldrb	r3, [r3, #0]
 80082ac:	b25a      	sxtb	r2, r3
 80082ae:	7d7b      	ldrb	r3, [r7, #21]
 80082b0:	21ff      	movs	r1, #255	; 0xff
 80082b2:	fa41 f303 	asr.w	r3, r1, r3
 80082b6:	b25b      	sxtb	r3, r3
 80082b8:	4013      	ands	r3, r2
 80082ba:	b25b      	sxtb	r3, r3
 80082bc:	74bb      	strb	r3, [r7, #18]
				dataToWrite = image[imagePage*x_size + lines] << (8 - bitsToWrite);
 80082be:	7dfb      	ldrb	r3, [r7, #23]
 80082c0:	797a      	ldrb	r2, [r7, #5]
 80082c2:	fb03 f202 	mul.w	r2, r3, r2
 80082c6:	7cfb      	ldrb	r3, [r7, #19]
 80082c8:	4413      	add	r3, r2
 80082ca:	461a      	mov	r2, r3
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	4413      	add	r3, r2
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	461a      	mov	r2, r3
 80082d4:	7d7b      	ldrb	r3, [r7, #21]
 80082d6:	f1c3 0308 	rsb	r3, r3, #8
 80082da:	fa02 f303 	lsl.w	r3, r2, r3
 80082de:	747b      	strb	r3, [r7, #17]
			}

			sh1106_FrameBuffer[bufferPage][x + lines] = dataToPreserve | dataToWrite;//write image to page
 80082e0:	7c3a      	ldrb	r2, [r7, #16]
 80082e2:	79f9      	ldrb	r1, [r7, #7]
 80082e4:	7cfb      	ldrb	r3, [r7, #19]
 80082e6:	440b      	add	r3, r1
 80082e8:	7cb8      	ldrb	r0, [r7, #18]
 80082ea:	7c79      	ldrb	r1, [r7, #17]
 80082ec:	4301      	orrs	r1, r0
 80082ee:	b2c8      	uxtb	r0, r1
 80082f0:	491d      	ldr	r1, [pc, #116]	; (8008368 <f_lcd_DrawRaw+0x170>)
 80082f2:	01d2      	lsls	r2, r2, #7
 80082f4:	440a      	add	r2, r1
 80082f6:	4413      	add	r3, r2
 80082f8:	4602      	mov	r2, r0
 80082fa:	701a      	strb	r2, [r3, #0]
		for(uint8_t lines = 0; lines < x_size; lines++)
 80082fc:	7cfb      	ldrb	r3, [r7, #19]
 80082fe:	3301      	adds	r3, #1
 8008300:	74fb      	strb	r3, [r7, #19]
 8008302:	7cfa      	ldrb	r2, [r7, #19]
 8008304:	797b      	ldrb	r3, [r7, #5]
 8008306:	429a      	cmp	r2, r3
 8008308:	d3a0      	bcc.n	800824c <f_lcd_DrawRaw+0x54>
		}

		bitsLeftInImage -= bitsToWrite;
 800830a:	7dba      	ldrb	r2, [r7, #22]
 800830c:	7d7b      	ldrb	r3, [r7, #21]
 800830e:	1ad3      	subs	r3, r2, r3
 8008310:	75bb      	strb	r3, [r7, #22]
		if(bitsLeftInImage == 0) //jump to next page from image
 8008312:	7dbb      	ldrb	r3, [r7, #22]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d104      	bne.n	8008322 <f_lcd_DrawRaw+0x12a>
		{
			imagePage++;
 8008318:	7dfb      	ldrb	r3, [r7, #23]
 800831a:	3301      	adds	r3, #1
 800831c:	75fb      	strb	r3, [r7, #23]
			bitsLeftInImage = 8;
 800831e:	2308      	movs	r3, #8
 8008320:	75bb      	strb	r3, [r7, #22]
		}

		y_size -= bitsToWrite;
 8008322:	f897 2020 	ldrb.w	r2, [r7, #32]
 8008326:	7d7b      	ldrb	r3, [r7, #21]
 8008328:	1ad3      	subs	r3, r2, r3
 800832a:	f887 3020 	strb.w	r3, [r7, #32]
		y += bitsToWrite;
 800832e:	79ba      	ldrb	r2, [r7, #6]
 8008330:	7d7b      	ldrb	r3, [r7, #21]
 8008332:	4413      	add	r3, r2
 8008334:	71bb      	strb	r3, [r7, #6]

		sh1106_pageDirtyMask |= (1 << bufferPage);
 8008336:	7c3b      	ldrb	r3, [r7, #16]
 8008338:	2201      	movs	r2, #1
 800833a:	fa02 f303 	lsl.w	r3, r2, r3
 800833e:	b25a      	sxtb	r2, r3
 8008340:	4b0a      	ldr	r3, [pc, #40]	; (800836c <f_lcd_DrawRaw+0x174>)
 8008342:	781b      	ldrb	r3, [r3, #0]
 8008344:	b25b      	sxtb	r3, r3
 8008346:	4313      	orrs	r3, r2
 8008348:	b25b      	sxtb	r3, r3
 800834a:	b2da      	uxtb	r2, r3
 800834c:	4b07      	ldr	r3, [pc, #28]	; (800836c <f_lcd_DrawRaw+0x174>)
 800834e:	701a      	strb	r2, [r3, #0]
	while(y_size)
 8008350:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008354:	2b00      	cmp	r3, #0
 8008356:	f47f af5f 	bne.w	8008218 <f_lcd_DrawRaw+0x20>

	}

}
 800835a:	bf00      	nop
 800835c:	bf00      	nop
 800835e:	371c      	adds	r7, #28
 8008360:	46bd      	mov	sp, r7
 8008362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008366:	4770      	bx	lr
 8008368:	200003f4 	.word	0x200003f4
 800836c:	200007f4 	.word	0x200007f4

08008370 <f_lcd_SendFrameCallback>:
	//check out for bresenham algorithm to optimize for bigger screens
}


void f_lcd_SendFrameCallback()
{
 8008370:	b580      	push	{r7, lr}
 8008372:	af00      	add	r7, sp, #0
	static uint8_t timer;
	static uint8_t activePage;


	if((HAL_GetTick() - timer) > 5) //software timer
 8008374:	f7f9 fc28 	bl	8001bc8 <HAL_GetTick>
 8008378:	4603      	mov	r3, r0
 800837a:	4a1d      	ldr	r2, [pc, #116]	; (80083f0 <f_lcd_SendFrameCallback+0x80>)
 800837c:	7812      	ldrb	r2, [r2, #0]
 800837e:	1a9b      	subs	r3, r3, r2
 8008380:	2b05      	cmp	r3, #5
 8008382:	d932      	bls.n	80083ea <f_lcd_SendFrameCallback+0x7a>
	{

		if(sh1106_pageDirtyMask & (1 << activePage))
 8008384:	4b1b      	ldr	r3, [pc, #108]	; (80083f4 <f_lcd_SendFrameCallback+0x84>)
 8008386:	781b      	ldrb	r3, [r3, #0]
 8008388:	461a      	mov	r2, r3
 800838a:	4b1b      	ldr	r3, [pc, #108]	; (80083f8 <f_lcd_SendFrameCallback+0x88>)
 800838c:	781b      	ldrb	r3, [r3, #0]
 800838e:	fa42 f303 	asr.w	r3, r2, r3
 8008392:	f003 0301 	and.w	r3, r3, #1
 8008396:	2b00      	cmp	r3, #0
 8008398:	d014      	beq.n	80083c4 <f_lcd_SendFrameCallback+0x54>
		{
			f_SendFrameBufferPage(activePage);
 800839a:	4b17      	ldr	r3, [pc, #92]	; (80083f8 <f_lcd_SendFrameCallback+0x88>)
 800839c:	781b      	ldrb	r3, [r3, #0]
 800839e:	4618      	mov	r0, r3
 80083a0:	f7ff fe50 	bl	8008044 <f_SendFrameBufferPage>

			sh1106_pageDirtyMask &= ~(1 << activePage);
 80083a4:	4b14      	ldr	r3, [pc, #80]	; (80083f8 <f_lcd_SendFrameCallback+0x88>)
 80083a6:	781b      	ldrb	r3, [r3, #0]
 80083a8:	461a      	mov	r2, r3
 80083aa:	2301      	movs	r3, #1
 80083ac:	4093      	lsls	r3, r2
 80083ae:	b25b      	sxtb	r3, r3
 80083b0:	43db      	mvns	r3, r3
 80083b2:	b25a      	sxtb	r2, r3
 80083b4:	4b0f      	ldr	r3, [pc, #60]	; (80083f4 <f_lcd_SendFrameCallback+0x84>)
 80083b6:	781b      	ldrb	r3, [r3, #0]
 80083b8:	b25b      	sxtb	r3, r3
 80083ba:	4013      	ands	r3, r2
 80083bc:	b25b      	sxtb	r3, r3
 80083be:	b2da      	uxtb	r2, r3
 80083c0:	4b0c      	ldr	r3, [pc, #48]	; (80083f4 <f_lcd_SendFrameCallback+0x84>)
 80083c2:	701a      	strb	r2, [r3, #0]

		}

		activePage = (activePage + 1) % 8;
 80083c4:	4b0c      	ldr	r3, [pc, #48]	; (80083f8 <f_lcd_SendFrameCallback+0x88>)
 80083c6:	781b      	ldrb	r3, [r3, #0]
 80083c8:	3301      	adds	r3, #1
 80083ca:	425a      	negs	r2, r3
 80083cc:	f003 0307 	and.w	r3, r3, #7
 80083d0:	f002 0207 	and.w	r2, r2, #7
 80083d4:	bf58      	it	pl
 80083d6:	4253      	negpl	r3, r2
 80083d8:	b2da      	uxtb	r2, r3
 80083da:	4b07      	ldr	r3, [pc, #28]	; (80083f8 <f_lcd_SendFrameCallback+0x88>)
 80083dc:	701a      	strb	r2, [r3, #0]
		timer = HAL_GetTick();
 80083de:	f7f9 fbf3 	bl	8001bc8 <HAL_GetTick>
 80083e2:	4603      	mov	r3, r0
 80083e4:	b2da      	uxtb	r2, r3
 80083e6:	4b02      	ldr	r3, [pc, #8]	; (80083f0 <f_lcd_SendFrameCallback+0x80>)
 80083e8:	701a      	strb	r2, [r3, #0]
	}
}
 80083ea:	bf00      	nop
 80083ec:	bd80      	pop	{r7, pc}
 80083ee:	bf00      	nop
 80083f0:	200007f5 	.word	0x200007f5
 80083f4:	200007f4 	.word	0x200007f4
 80083f8:	200007f6 	.word	0x200007f6

080083fc <f_sh1106_HwInit>:
#define RES_LOW()		GPIO_LOW(LCD_RES_GPIO_Port, LCD_RES_Pin)

bool sh1106_TransmitBusy;

static void f_sh1106_HwInit()
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	af00      	add	r7, sp, #0
	hspi2.Instance = SPI2;
 8008400:	4b1d      	ldr	r3, [pc, #116]	; (8008478 <f_sh1106_HwInit+0x7c>)
 8008402:	4a1e      	ldr	r2, [pc, #120]	; (800847c <f_sh1106_HwInit+0x80>)
 8008404:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8008406:	4b1c      	ldr	r3, [pc, #112]	; (8008478 <f_sh1106_HwInit+0x7c>)
 8008408:	f44f 7282 	mov.w	r2, #260	; 0x104
 800840c:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800840e:	4b1a      	ldr	r3, [pc, #104]	; (8008478 <f_sh1106_HwInit+0x7c>)
 8008410:	2200      	movs	r2, #0
 8008412:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8008414:	4b18      	ldr	r3, [pc, #96]	; (8008478 <f_sh1106_HwInit+0x7c>)
 8008416:	2200      	movs	r2, #0
 8008418:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800841a:	4b17      	ldr	r3, [pc, #92]	; (8008478 <f_sh1106_HwInit+0x7c>)
 800841c:	2202      	movs	r2, #2
 800841e:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8008420:	4b15      	ldr	r3, [pc, #84]	; (8008478 <f_sh1106_HwInit+0x7c>)
 8008422:	2201      	movs	r2, #1
 8008424:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8008426:	4b14      	ldr	r3, [pc, #80]	; (8008478 <f_sh1106_HwInit+0x7c>)
 8008428:	f44f 7200 	mov.w	r2, #512	; 0x200
 800842c:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800842e:	4b12      	ldr	r3, [pc, #72]	; (8008478 <f_sh1106_HwInit+0x7c>)
 8008430:	2220      	movs	r2, #32
 8008432:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008434:	4b10      	ldr	r3, [pc, #64]	; (8008478 <f_sh1106_HwInit+0x7c>)
 8008436:	2200      	movs	r2, #0
 8008438:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800843a:	4b0f      	ldr	r3, [pc, #60]	; (8008478 <f_sh1106_HwInit+0x7c>)
 800843c:	2200      	movs	r2, #0
 800843e:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008440:	4b0d      	ldr	r3, [pc, #52]	; (8008478 <f_sh1106_HwInit+0x7c>)
 8008442:	2200      	movs	r2, #0
 8008444:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 8008446:	4b0c      	ldr	r3, [pc, #48]	; (8008478 <f_sh1106_HwInit+0x7c>)
 8008448:	220a      	movs	r2, #10
 800844a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800844c:	480a      	ldr	r0, [pc, #40]	; (8008478 <f_sh1106_HwInit+0x7c>)
 800844e:	f7fd fb47 	bl	8005ae0 <HAL_SPI_Init>
 8008452:	4603      	mov	r3, r0
 8008454:	2b00      	cmp	r3, #0
 8008456:	d001      	beq.n	800845c <f_sh1106_HwInit+0x60>
	{
		Error_Handler();
 8008458:	f7f8 ffea 	bl	8001430 <Error_Handler>
	}

	__HAL_SPI_ENABLE(&hspi2);
 800845c:	4b06      	ldr	r3, [pc, #24]	; (8008478 <f_sh1106_HwInit+0x7c>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	681a      	ldr	r2, [r3, #0]
 8008462:	4b05      	ldr	r3, [pc, #20]	; (8008478 <f_sh1106_HwInit+0x7c>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800846a:	601a      	str	r2, [r3, #0]
	CS_HIGH();
 800846c:	4b04      	ldr	r3, [pc, #16]	; (8008480 <f_sh1106_HwInit+0x84>)
 800846e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008472:	619a      	str	r2, [r3, #24]
}
 8008474:	bf00      	nop
 8008476:	bd80      	pop	{r7, pc}
 8008478:	2000025c 	.word	0x2000025c
 800847c:	40003800 	.word	0x40003800
 8008480:	40020400 	.word	0x40020400

08008484 <f_sh1106_SendData>:

static bool f_sh1106_SendData(uint8_t *data, uint16_t length, bool cmd)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b084      	sub	sp, #16
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
 800848c:	460b      	mov	r3, r1
 800848e:	807b      	strh	r3, [r7, #2]
 8008490:	4613      	mov	r3, r2
 8008492:	707b      	strb	r3, [r7, #1]
	bool isOk = false;
 8008494:	2300      	movs	r3, #0
 8008496:	73fb      	strb	r3, [r7, #15]
	uint8_t tries;

	for(tries = 0; tries < 3; tries++)
 8008498:	2300      	movs	r3, #0
 800849a:	73bb      	strb	r3, [r7, #14]
 800849c:	e032      	b.n	8008504 <f_sh1106_SendData+0x80>
	{
		if(sh1106_TransmitBusy)
 800849e:	4b1e      	ldr	r3, [pc, #120]	; (8008518 <f_sh1106_SendData+0x94>)
 80084a0:	781b      	ldrb	r3, [r3, #0]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d003      	beq.n	80084ae <f_sh1106_SendData+0x2a>
		{
			HAL_Delay(10);
 80084a6:	200a      	movs	r0, #10
 80084a8:	f7f9 fb9a 	bl	8001be0 <HAL_Delay>
 80084ac:	e027      	b.n	80084fe <f_sh1106_SendData+0x7a>
		}
		else
		{
			if(cmd) CMD_LOW();
 80084ae:	787b      	ldrb	r3, [r7, #1]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d004      	beq.n	80084be <f_sh1106_SendData+0x3a>
 80084b4:	4b19      	ldr	r3, [pc, #100]	; (800851c <f_sh1106_SendData+0x98>)
 80084b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084ba:	619a      	str	r2, [r3, #24]
 80084bc:	e003      	b.n	80084c6 <f_sh1106_SendData+0x42>
			else CMD_HIGH();
 80084be:	4b17      	ldr	r3, [pc, #92]	; (800851c <f_sh1106_SendData+0x98>)
 80084c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80084c4:	619a      	str	r2, [r3, #24]

			sh1106_TransmitBusy = true;
 80084c6:	4b14      	ldr	r3, [pc, #80]	; (8008518 <f_sh1106_SendData+0x94>)
 80084c8:	2201      	movs	r2, #1
 80084ca:	701a      	strb	r2, [r3, #0]
			CS_LOW();
 80084cc:	4b13      	ldr	r3, [pc, #76]	; (800851c <f_sh1106_SendData+0x98>)
 80084ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80084d2:	619a      	str	r2, [r3, #24]
			HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi2, data, length, 10);
 80084d4:	887a      	ldrh	r2, [r7, #2]
 80084d6:	230a      	movs	r3, #10
 80084d8:	6879      	ldr	r1, [r7, #4]
 80084da:	4811      	ldr	r0, [pc, #68]	; (8008520 <f_sh1106_SendData+0x9c>)
 80084dc:	f7fd fb89 	bl	8005bf2 <HAL_SPI_Transmit>
 80084e0:	4603      	mov	r3, r0
 80084e2:	737b      	strb	r3, [r7, #13]
			CS_HIGH();
 80084e4:	4b0d      	ldr	r3, [pc, #52]	; (800851c <f_sh1106_SendData+0x98>)
 80084e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80084ea:	619a      	str	r2, [r3, #24]
			sh1106_TransmitBusy = false;
 80084ec:	4b0a      	ldr	r3, [pc, #40]	; (8008518 <f_sh1106_SendData+0x94>)
 80084ee:	2200      	movs	r2, #0
 80084f0:	701a      	strb	r2, [r3, #0]

			if(status == HAL_OK) isOk = true;
 80084f2:	7b7b      	ldrb	r3, [r7, #13]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d109      	bne.n	800850c <f_sh1106_SendData+0x88>
 80084f8:	2301      	movs	r3, #1
 80084fa:	73fb      	strb	r3, [r7, #15]

			break;
 80084fc:	e006      	b.n	800850c <f_sh1106_SendData+0x88>
	for(tries = 0; tries < 3; tries++)
 80084fe:	7bbb      	ldrb	r3, [r7, #14]
 8008500:	3301      	adds	r3, #1
 8008502:	73bb      	strb	r3, [r7, #14]
 8008504:	7bbb      	ldrb	r3, [r7, #14]
 8008506:	2b02      	cmp	r3, #2
 8008508:	d9c9      	bls.n	800849e <f_sh1106_SendData+0x1a>
 800850a:	e000      	b.n	800850e <f_sh1106_SendData+0x8a>
			break;
 800850c:	bf00      	nop
		}
	}

	return isOk;
 800850e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008510:	4618      	mov	r0, r3
 8008512:	3710      	adds	r7, #16
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}
 8008518:	200007f7 	.word	0x200007f7
 800851c:	40020400 	.word	0x40020400
 8008520:	2000025c 	.word	0x2000025c

08008524 <f_sh1106_Init>:

//============ public functions ========================

void f_sh1106_Init()
{
 8008524:	b580      	push	{r7, lr}
 8008526:	af00      	add	r7, sp, #0
	f_sh1106_HwInit();
 8008528:	f7ff ff68 	bl	80083fc <f_sh1106_HwInit>

	RES_LOW();
 800852c:	4b06      	ldr	r3, [pc, #24]	; (8008548 <f_sh1106_Init+0x24>)
 800852e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008532:	619a      	str	r2, [r3, #24]
	HAL_Delay(1);
 8008534:	2001      	movs	r0, #1
 8008536:	f7f9 fb53 	bl	8001be0 <HAL_Delay>
	RES_HIGH();
 800853a:	4b03      	ldr	r3, [pc, #12]	; (8008548 <f_sh1106_Init+0x24>)
 800853c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008540:	619a      	str	r2, [r3, #24]

}
 8008542:	bf00      	nop
 8008544:	bd80      	pop	{r7, pc}
 8008546:	bf00      	nop
 8008548:	40020400 	.word	0x40020400

0800854c <f_sh1106_cmd_SetColumnAddress>:

bool f_sh1106_cmd_SetColumnAddress(uint8_t address)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b084      	sub	sp, #16
 8008550:	af00      	add	r7, sp, #0
 8008552:	4603      	mov	r3, r0
 8008554:	71fb      	strb	r3, [r7, #7]
	if(address >= SH1106_WIDTH) return false;
 8008556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800855a:	2b00      	cmp	r3, #0
 800855c:	da01      	bge.n	8008562 <f_sh1106_cmd_SetColumnAddress+0x16>
 800855e:	2300      	movs	r3, #0
 8008560:	e01a      	b.n	8008598 <f_sh1106_cmd_SetColumnAddress+0x4c>

	address += 2; //2 first and last pixels are not visible
 8008562:	79fb      	ldrb	r3, [r7, #7]
 8008564:	3302      	adds	r3, #2
 8008566:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd[2];

	cmd[0] = 0x10 | ((address >> 4) & 0x0F);
 8008568:	79fb      	ldrb	r3, [r7, #7]
 800856a:	091b      	lsrs	r3, r3, #4
 800856c:	b2db      	uxtb	r3, r3
 800856e:	b25b      	sxtb	r3, r3
 8008570:	f043 0310 	orr.w	r3, r3, #16
 8008574:	b25b      	sxtb	r3, r3
 8008576:	b2db      	uxtb	r3, r3
 8008578:	733b      	strb	r3, [r7, #12]
	cmd[1] = address & 0x0F;
 800857a:	79fb      	ldrb	r3, [r7, #7]
 800857c:	f003 030f 	and.w	r3, r3, #15
 8008580:	b2db      	uxtb	r3, r3
 8008582:	737b      	strb	r3, [r7, #13]

	bool isOk = f_sh1106_SendData((uint8_t*)&cmd, 2, true);
 8008584:	f107 030c 	add.w	r3, r7, #12
 8008588:	2201      	movs	r2, #1
 800858a:	2102      	movs	r1, #2
 800858c:	4618      	mov	r0, r3
 800858e:	f7ff ff79 	bl	8008484 <f_sh1106_SendData>
 8008592:	4603      	mov	r3, r0
 8008594:	73fb      	strb	r3, [r7, #15]

	return isOk;
 8008596:	7bfb      	ldrb	r3, [r7, #15]
}
 8008598:	4618      	mov	r0, r3
 800859a:	3710      	adds	r7, #16
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}

080085a0 <f_sh1106_cmd_SetSegmentDirection>:

	return isOk;
}

bool f_sh1106_cmd_SetSegmentDirection(bool reverse)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b084      	sub	sp, #16
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	4603      	mov	r3, r0
 80085a8:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = 0xA0 | (reverse & 0x01);
 80085aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085ae:	f003 0301 	and.w	r3, r3, #1
 80085b2:	b25b      	sxtb	r3, r3
 80085b4:	f063 035f 	orn	r3, r3, #95	; 0x5f
 80085b8:	b25b      	sxtb	r3, r3
 80085ba:	b2db      	uxtb	r3, r3
 80085bc:	73bb      	strb	r3, [r7, #14]

	bool isOk = f_sh1106_SendData(&cmd, 1, true);
 80085be:	f107 030e 	add.w	r3, r7, #14
 80085c2:	2201      	movs	r2, #1
 80085c4:	2101      	movs	r1, #1
 80085c6:	4618      	mov	r0, r3
 80085c8:	f7ff ff5c 	bl	8008484 <f_sh1106_SendData>
 80085cc:	4603      	mov	r3, r0
 80085ce:	73fb      	strb	r3, [r7, #15]

	return isOk;
 80085d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80085d2:	4618      	mov	r0, r3
 80085d4:	3710      	adds	r7, #16
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}

080085da <f_sh1106_cmd_TogglePower>:

	return isOk;
}

bool f_sh1106_cmd_TogglePower(bool sleep)
{
 80085da:	b580      	push	{r7, lr}
 80085dc:	b084      	sub	sp, #16
 80085de:	af00      	add	r7, sp, #0
 80085e0:	4603      	mov	r3, r0
 80085e2:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = 0xAE | (sleep & 0x01);
 80085e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085e8:	f003 0301 	and.w	r3, r3, #1
 80085ec:	b25b      	sxtb	r3, r3
 80085ee:	f063 0351 	orn	r3, r3, #81	; 0x51
 80085f2:	b25b      	sxtb	r3, r3
 80085f4:	b2db      	uxtb	r3, r3
 80085f6:	73bb      	strb	r3, [r7, #14]

	bool isOk = f_sh1106_SendData(&cmd, 1, true);
 80085f8:	f107 030e 	add.w	r3, r7, #14
 80085fc:	2201      	movs	r2, #1
 80085fe:	2101      	movs	r1, #1
 8008600:	4618      	mov	r0, r3
 8008602:	f7ff ff3f 	bl	8008484 <f_sh1106_SendData>
 8008606:	4603      	mov	r3, r0
 8008608:	73fb      	strb	r3, [r7, #15]

	return isOk;
 800860a:	7bfb      	ldrb	r3, [r7, #15]
}
 800860c:	4618      	mov	r0, r3
 800860e:	3710      	adds	r7, #16
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}

08008614 <f_sh1106_cmd_SetPageAddress>:

bool f_sh1106_cmd_SetPageAddress(uint8_t page)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b084      	sub	sp, #16
 8008618:	af00      	add	r7, sp, #0
 800861a:	4603      	mov	r3, r0
 800861c:	71fb      	strb	r3, [r7, #7]
	if(page >= SH1106_HEIGHT/8) return false;
 800861e:	79fb      	ldrb	r3, [r7, #7]
 8008620:	2b07      	cmp	r3, #7
 8008622:	d901      	bls.n	8008628 <f_sh1106_cmd_SetPageAddress+0x14>
 8008624:	2300      	movs	r3, #0
 8008626:	e013      	b.n	8008650 <f_sh1106_cmd_SetPageAddress+0x3c>

	uint8_t cmd = 0xB0 | (page & 0x0F);
 8008628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800862c:	f003 030f 	and.w	r3, r3, #15
 8008630:	b25b      	sxtb	r3, r3
 8008632:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8008636:	b25b      	sxtb	r3, r3
 8008638:	b2db      	uxtb	r3, r3
 800863a:	73bb      	strb	r3, [r7, #14]

	bool isOk = f_sh1106_SendData(&cmd, 1, true);
 800863c:	f107 030e 	add.w	r3, r7, #14
 8008640:	2201      	movs	r2, #1
 8008642:	2101      	movs	r1, #1
 8008644:	4618      	mov	r0, r3
 8008646:	f7ff ff1d 	bl	8008484 <f_sh1106_SendData>
 800864a:	4603      	mov	r3, r0
 800864c:	73fb      	strb	r3, [r7, #15]

	return isOk;
 800864e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008650:	4618      	mov	r0, r3
 8008652:	3710      	adds	r7, #16
 8008654:	46bd      	mov	sp, r7
 8008656:	bd80      	pop	{r7, pc}

08008658 <f_sh1106_cmd_SetScanDirection>:

bool f_sh1106_cmd_SetScanDirection(bool reverse)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b084      	sub	sp, #16
 800865c:	af00      	add	r7, sp, #0
 800865e:	4603      	mov	r3, r0
 8008660:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = 0xC0 | ((reverse << 3) & 0x0F);
 8008662:	79fb      	ldrb	r3, [r7, #7]
 8008664:	00db      	lsls	r3, r3, #3
 8008666:	b25b      	sxtb	r3, r3
 8008668:	f003 030f 	and.w	r3, r3, #15
 800866c:	b25b      	sxtb	r3, r3
 800866e:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8008672:	b25b      	sxtb	r3, r3
 8008674:	b2db      	uxtb	r3, r3
 8008676:	73bb      	strb	r3, [r7, #14]

	bool isOk = f_sh1106_SendData(&cmd, 1, true);
 8008678:	f107 030e 	add.w	r3, r7, #14
 800867c:	2201      	movs	r2, #1
 800867e:	2101      	movs	r1, #1
 8008680:	4618      	mov	r0, r3
 8008682:	f7ff feff 	bl	8008484 <f_sh1106_SendData>
 8008686:	4603      	mov	r3, r0
 8008688:	73fb      	strb	r3, [r7, #15]

	return isOk;
 800868a:	7bfb      	ldrb	r3, [r7, #15]
}
 800868c:	4618      	mov	r0, r3
 800868e:	3710      	adds	r7, #16
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <f_sh1106_CS_HIGH>:

	return isOk;
}

void f_sh1106_CS_HIGH()
{
 8008694:	b480      	push	{r7}
 8008696:	af00      	add	r7, sp, #0
	CS_HIGH();
 8008698:	4b04      	ldr	r3, [pc, #16]	; (80086ac <f_sh1106_CS_HIGH+0x18>)
 800869a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800869e:	619a      	str	r2, [r3, #24]
}
 80086a0:	bf00      	nop
 80086a2:	46bd      	mov	sp, r7
 80086a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a8:	4770      	bx	lr
 80086aa:	bf00      	nop
 80086ac:	40020400 	.word	0x40020400

080086b0 <f_sh1106_SendPageData>:

bool f_sh1106_SendPageData(uint8_t page, uint8_t *data, uint8_t length)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b084      	sub	sp, #16
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	4603      	mov	r3, r0
 80086b8:	6039      	str	r1, [r7, #0]
 80086ba:	71fb      	strb	r3, [r7, #7]
 80086bc:	4613      	mov	r3, r2
 80086be:	71bb      	strb	r3, [r7, #6]
	uint8_t tries = 0;
 80086c0:	2300      	movs	r3, #0
 80086c2:	73fb      	strb	r3, [r7, #15]

	HAL_StatusTypeDef status;
	do
	{
		CS_LOW();
 80086c4:	4b15      	ldr	r3, [pc, #84]	; (800871c <f_sh1106_SendPageData+0x6c>)
 80086c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80086ca:	619a      	str	r2, [r3, #24]
		CMD_HIGH(); //only data is send;
 80086cc:	4b13      	ldr	r3, [pc, #76]	; (800871c <f_sh1106_SendPageData+0x6c>)
 80086ce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80086d2:	619a      	str	r2, [r3, #24]
		status = HAL_SPI_Transmit_DMA(&hspi2, data, length);
 80086d4:	79bb      	ldrb	r3, [r7, #6]
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	461a      	mov	r2, r3
 80086da:	6839      	ldr	r1, [r7, #0]
 80086dc:	4810      	ldr	r0, [pc, #64]	; (8008720 <f_sh1106_SendPageData+0x70>)
 80086de:	f7fd fbc5 	bl	8005e6c <HAL_SPI_Transmit_DMA>
 80086e2:	4603      	mov	r3, r0
 80086e4:	73bb      	strb	r3, [r7, #14]
		tries ++;
 80086e6:	7bfb      	ldrb	r3, [r7, #15]
 80086e8:	3301      	adds	r3, #1
 80086ea:	73fb      	strb	r3, [r7, #15]

	}while((status != HAL_OK) && tries < 5);
 80086ec:	7bbb      	ldrb	r3, [r7, #14]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d002      	beq.n	80086f8 <f_sh1106_SendPageData+0x48>
 80086f2:	7bfb      	ldrb	r3, [r7, #15]
 80086f4:	2b04      	cmp	r3, #4
 80086f6:	d9e5      	bls.n	80086c4 <f_sh1106_SendPageData+0x14>

	if(tries == 5)
 80086f8:	7bfb      	ldrb	r3, [r7, #15]
 80086fa:	2b05      	cmp	r3, #5
 80086fc:	d105      	bne.n	800870a <f_sh1106_SendPageData+0x5a>
		{
			CS_HIGH();
 80086fe:	4b07      	ldr	r3, [pc, #28]	; (800871c <f_sh1106_SendPageData+0x6c>)
 8008700:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008704:	619a      	str	r2, [r3, #24]
			return false;
 8008706:	2300      	movs	r3, #0
 8008708:	e003      	b.n	8008712 <f_sh1106_SendPageData+0x62>
		}

	sh1106_TransmitBusy = true;
 800870a:	4b06      	ldr	r3, [pc, #24]	; (8008724 <f_sh1106_SendPageData+0x74>)
 800870c:	2201      	movs	r2, #1
 800870e:	701a      	strb	r2, [r3, #0]
	return true;
 8008710:	2301      	movs	r3, #1
}
 8008712:	4618      	mov	r0, r3
 8008714:	3710      	adds	r7, #16
 8008716:	46bd      	mov	sp, r7
 8008718:	bd80      	pop	{r7, pc}
 800871a:	bf00      	nop
 800871c:	40020400 	.word	0x40020400
 8008720:	2000025c 	.word	0x2000025c
 8008724:	200007f7 	.word	0x200007f7

08008728 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b082      	sub	sp, #8
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
	f_sh1106_CS_HIGH();
 8008730:	f7ff ffb0 	bl	8008694 <f_sh1106_CS_HIGH>
	sh1106_TransmitBusy = false;
 8008734:	4b03      	ldr	r3, [pc, #12]	; (8008744 <HAL_SPI_TxCpltCallback+0x1c>)
 8008736:	2200      	movs	r2, #0
 8008738:	701a      	strb	r2, [r3, #0]
}
 800873a:	bf00      	nop
 800873c:	3708      	adds	r7, #8
 800873e:	46bd      	mov	sp, r7
 8008740:	bd80      	pop	{r7, pc}
 8008742:	bf00      	nop
 8008744:	200007f7 	.word	0x200007f7

08008748 <f_work_MotorInitTimer>:
enum {SENSOR_OFF, SENSOR_TRIGGER, SENSOR_MEASURE, SENSOR_READ} sensorStatus;

// ====================== motor section ====================

void f_work_MotorInitTimer()
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b088      	sub	sp, #32
 800874c:	af00      	add	r7, sp, #0
	TIM_OC_InitTypeDef sConfigOC = {0};
 800874e:	1d3b      	adds	r3, r7, #4
 8008750:	2200      	movs	r2, #0
 8008752:	601a      	str	r2, [r3, #0]
 8008754:	605a      	str	r2, [r3, #4]
 8008756:	609a      	str	r2, [r3, #8]
 8008758:	60da      	str	r2, [r3, #12]
 800875a:	611a      	str	r2, [r3, #16]
 800875c:	615a      	str	r2, [r3, #20]
 800875e:	619a      	str	r2, [r3, #24]

	htim9.Instance = TIM9;
 8008760:	4b1a      	ldr	r3, [pc, #104]	; (80087cc <f_work_MotorInitTimer+0x84>)
 8008762:	4a1b      	ldr	r2, [pc, #108]	; (80087d0 <f_work_MotorInitTimer+0x88>)
 8008764:	601a      	str	r2, [r3, #0]
	htim9.Init.Prescaler = 4;
 8008766:	4b19      	ldr	r3, [pc, #100]	; (80087cc <f_work_MotorInitTimer+0x84>)
 8008768:	2204      	movs	r2, #4
 800876a:	605a      	str	r2, [r3, #4]
	htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800876c:	4b17      	ldr	r3, [pc, #92]	; (80087cc <f_work_MotorInitTimer+0x84>)
 800876e:	2200      	movs	r2, #0
 8008770:	609a      	str	r2, [r3, #8]
	htim9.Init.Period = MAX_MOTOR_PWM;
 8008772:	4b16      	ldr	r3, [pc, #88]	; (80087cc <f_work_MotorInitTimer+0x84>)
 8008774:	f640 72ff 	movw	r2, #4095	; 0xfff
 8008778:	60da      	str	r2, [r3, #12]
	htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800877a:	4b14      	ldr	r3, [pc, #80]	; (80087cc <f_work_MotorInitTimer+0x84>)
 800877c:	2200      	movs	r2, #0
 800877e:	611a      	str	r2, [r3, #16]
	htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008780:	4b12      	ldr	r3, [pc, #72]	; (80087cc <f_work_MotorInitTimer+0x84>)
 8008782:	2200      	movs	r2, #0
 8008784:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8008786:	4811      	ldr	r0, [pc, #68]	; (80087cc <f_work_MotorInitTimer+0x84>)
 8008788:	f7fd ffa2 	bl	80066d0 <HAL_TIM_PWM_Init>
 800878c:	4603      	mov	r3, r0
 800878e:	2b00      	cmp	r3, #0
 8008790:	d001      	beq.n	8008796 <f_work_MotorInitTimer+0x4e>
	{
		Error_Handler();
 8008792:	f7f8 fe4d 	bl	8001430 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008796:	2360      	movs	r3, #96	; 0x60
 8008798:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 800879a:	2300      	movs	r3, #0
 800879c:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800879e:	2300      	movs	r3, #0
 80087a0:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80087a2:	2300      	movs	r3, #0
 80087a4:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80087a6:	1d3b      	adds	r3, r7, #4
 80087a8:	2200      	movs	r2, #0
 80087aa:	4619      	mov	r1, r3
 80087ac:	4807      	ldr	r0, [pc, #28]	; (80087cc <f_work_MotorInitTimer+0x84>)
 80087ae:	f7fe fe4b 	bl	8007448 <HAL_TIM_PWM_ConfigChannel>
 80087b2:	4603      	mov	r3, r0
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d001      	beq.n	80087bc <f_work_MotorInitTimer+0x74>
	{
		Error_Handler();
 80087b8:	f7f8 fe3a 	bl	8001430 <Error_Handler>
	}

	HAL_TIM_MspPostInit(&htim9);
 80087bc:	4803      	ldr	r0, [pc, #12]	; (80087cc <f_work_MotorInitTimer+0x84>)
 80087be:	f7f9 f939 	bl	8001a34 <HAL_TIM_MspPostInit>


}
 80087c2:	bf00      	nop
 80087c4:	3720      	adds	r7, #32
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}
 80087ca:	bf00      	nop
 80087cc:	20000360 	.word	0x20000360
 80087d0:	40014000 	.word	0x40014000

080087d4 <f_work_MotorSet>:

void f_work_MotorSet(bool onOff)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b082      	sub	sp, #8
 80087d8:	af00      	add	r7, sp, #0
 80087da:	4603      	mov	r3, r0
 80087dc:	71fb      	strb	r3, [r7, #7]
	if(onOff) HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 80087de:	79fb      	ldrb	r3, [r7, #7]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d004      	beq.n	80087ee <f_work_MotorSet+0x1a>
 80087e4:	2100      	movs	r1, #0
 80087e6:	4806      	ldr	r0, [pc, #24]	; (8008800 <f_work_MotorSet+0x2c>)
 80087e8:	f7fd ffc2 	bl	8006770 <HAL_TIM_PWM_Start>
	else HAL_TIM_PWM_Stop(&htim9, TIM_CHANNEL_1);
}
 80087ec:	e003      	b.n	80087f6 <f_work_MotorSet+0x22>
	else HAL_TIM_PWM_Stop(&htim9, TIM_CHANNEL_1);
 80087ee:	2100      	movs	r1, #0
 80087f0:	4803      	ldr	r0, [pc, #12]	; (8008800 <f_work_MotorSet+0x2c>)
 80087f2:	f7fe f885 	bl	8006900 <HAL_TIM_PWM_Stop>
}
 80087f6:	bf00      	nop
 80087f8:	3708      	adds	r7, #8
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}
 80087fe:	bf00      	nop
 8008800:	20000360 	.word	0x20000360

08008804 <f_work_MotorSetVelocity>:

void f_work_MotorSetVelocity(uint16_t velocity)
{
 8008804:	b480      	push	{r7}
 8008806:	b083      	sub	sp, #12
 8008808:	af00      	add	r7, sp, #0
 800880a:	4603      	mov	r3, r0
 800880c:	80fb      	strh	r3, [r7, #6]
	if(velocity >= MAX_MOTOR_PWM) velocity = MAX_MOTOR_PWM;
 800880e:	88fb      	ldrh	r3, [r7, #6]
 8008810:	f640 72fe 	movw	r2, #4094	; 0xffe
 8008814:	4293      	cmp	r3, r2
 8008816:	d902      	bls.n	800881e <f_work_MotorSetVelocity+0x1a>
 8008818:	f640 73ff 	movw	r3, #4095	; 0xfff
 800881c:	80fb      	strh	r3, [r7, #6]
	motorVelocityOCR = velocity;
 800881e:	4a06      	ldr	r2, [pc, #24]	; (8008838 <f_work_MotorSetVelocity+0x34>)
 8008820:	88fb      	ldrh	r3, [r7, #6]
 8008822:	8013      	strh	r3, [r2, #0]

	__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, velocity);
 8008824:	4b05      	ldr	r3, [pc, #20]	; (800883c <f_work_MotorSetVelocity+0x38>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	88fa      	ldrh	r2, [r7, #6]
 800882a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800882c:	bf00      	nop
 800882e:	370c      	adds	r7, #12
 8008830:	46bd      	mov	sp, r7
 8008832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008836:	4770      	bx	lr
 8008838:	200007fa 	.word	0x200007fa
 800883c:	20000360 	.word	0x20000360

08008840 <f_work_MotorTest>:

bool f_work_MotorTest(bool workingMotor)
{
 8008840:	b5b0      	push	{r4, r5, r7, lr}
 8008842:	b088      	sub	sp, #32
 8008844:	af00      	add	r7, sp, #0
 8008846:	4603      	mov	r3, r0
 8008848:	71fb      	strb	r3, [r7, #7]
	bool isBusOk = false;
 800884a:	2300      	movs	r3, #0
 800884c:	77fb      	strb	r3, [r7, #31]
	bool isPowerOk = false;
 800884e:	2300      	movs	r3, #0
 8008850:	77bb      	strb	r3, [r7, #30]

	uint16_t busVoltageLow = 1000*(MOTOR_BUS_VOLTAGE - MOTOR_BUS_VOLTAGE_DEV);
 8008852:	f243 23c8 	movw	r3, #13000	; 0x32c8
 8008856:	833b      	strh	r3, [r7, #24]
	uint16_t busVoltageHigh = 1000*(MOTOR_BUS_VOLTAGE + MOTOR_BUS_VOLTAGE_DEV);
 8008858:	f244 2368 	movw	r3, #17000	; 0x4268
 800885c:	82fb      	strh	r3, [r7, #22]
	uint16_t busVoltage = f_ina219_GetBusVoltageInMilis();
 800885e:	f7ff fbdb 	bl	8008018 <f_ina219_GetBusVoltageInMilis>
 8008862:	4603      	mov	r3, r0
 8008864:	82bb      	strh	r3, [r7, #20]

	// is there bus voltage?
	if((busVoltage >= busVoltageLow) && (busVoltage <= busVoltageHigh)) isBusOk = true;
 8008866:	8aba      	ldrh	r2, [r7, #20]
 8008868:	8b3b      	ldrh	r3, [r7, #24]
 800886a:	429a      	cmp	r2, r3
 800886c:	d305      	bcc.n	800887a <f_work_MotorTest+0x3a>
 800886e:	8aba      	ldrh	r2, [r7, #20]
 8008870:	8afb      	ldrh	r3, [r7, #22]
 8008872:	429a      	cmp	r2, r3
 8008874:	d801      	bhi.n	800887a <f_work_MotorTest+0x3a>
 8008876:	2301      	movs	r3, #1
 8008878:	77fb      	strb	r3, [r7, #31]

	// power draw is within the limit? Units: miliWatts
	uint16_t powerUpperLimit;
	uint16_t powerLowerLimit;

	if(workingMotor)
 800887a:	79fb      	ldrb	r3, [r7, #7]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d045      	beq.n	800890c <f_work_MotorTest+0xcc>
	{
		uint32_t motorVoltage = busVoltage * motorVelocityOCR / MAX_MOTOR_PWM;
 8008880:	8abb      	ldrh	r3, [r7, #20]
 8008882:	4a37      	ldr	r2, [pc, #220]	; (8008960 <f_work_MotorTest+0x120>)
 8008884:	8812      	ldrh	r2, [r2, #0]
 8008886:	fb02 f303 	mul.w	r3, r2, r3
 800888a:	4a36      	ldr	r2, [pc, #216]	; (8008964 <f_work_MotorTest+0x124>)
 800888c:	fb82 1203 	smull	r1, r2, r2, r3
 8008890:	441a      	add	r2, r3
 8008892:	12d2      	asrs	r2, r2, #11
 8008894:	17db      	asrs	r3, r3, #31
 8008896:	1ad3      	subs	r3, r2, r3
 8008898:	613b      	str	r3, [r7, #16]
		uint32_t expectedPower = MOTOR_EXP_POWER_K * motorVoltage * motorVoltage / 1000;
 800889a:	6938      	ldr	r0, [r7, #16]
 800889c:	f7f7 fe32 	bl	8000504 <__aeabi_ui2d>
 80088a0:	a32d      	add	r3, pc, #180	; (adr r3, 8008958 <f_work_MotorTest+0x118>)
 80088a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088a6:	f7f7 fea7 	bl	80005f8 <__aeabi_dmul>
 80088aa:	4602      	mov	r2, r0
 80088ac:	460b      	mov	r3, r1
 80088ae:	4614      	mov	r4, r2
 80088b0:	461d      	mov	r5, r3
 80088b2:	6938      	ldr	r0, [r7, #16]
 80088b4:	f7f7 fe26 	bl	8000504 <__aeabi_ui2d>
 80088b8:	4602      	mov	r2, r0
 80088ba:	460b      	mov	r3, r1
 80088bc:	4620      	mov	r0, r4
 80088be:	4629      	mov	r1, r5
 80088c0:	f7f7 fe9a 	bl	80005f8 <__aeabi_dmul>
 80088c4:	4602      	mov	r2, r0
 80088c6:	460b      	mov	r3, r1
 80088c8:	4610      	mov	r0, r2
 80088ca:	4619      	mov	r1, r3
 80088cc:	f04f 0200 	mov.w	r2, #0
 80088d0:	4b25      	ldr	r3, [pc, #148]	; (8008968 <f_work_MotorTest+0x128>)
 80088d2:	f7f7 ffbb 	bl	800084c <__aeabi_ddiv>
 80088d6:	4602      	mov	r2, r0
 80088d8:	460b      	mov	r3, r1
 80088da:	4610      	mov	r0, r2
 80088dc:	4619      	mov	r1, r3
 80088de:	f7f8 f963 	bl	8000ba8 <__aeabi_d2uiz>
 80088e2:	4603      	mov	r3, r0
 80088e4:	60fb      	str	r3, [r7, #12]
		powerUpperLimit = expectedPower + 1000 * MOTOR_POWER_DEV - motorIdlePower;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	b29a      	uxth	r2, r3
 80088ea:	4b20      	ldr	r3, [pc, #128]	; (800896c <f_work_MotorTest+0x12c>)
 80088ec:	881b      	ldrh	r3, [r3, #0]
 80088ee:	1ad3      	subs	r3, r2, r3
 80088f0:	b29b      	uxth	r3, r3
 80088f2:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80088f6:	83bb      	strh	r3, [r7, #28]
		powerLowerLimit = expectedPower - 1000 * MOTOR_POWER_DEV - motorIdlePower;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	b29a      	uxth	r2, r3
 80088fc:	4b1b      	ldr	r3, [pc, #108]	; (800896c <f_work_MotorTest+0x12c>)
 80088fe:	881b      	ldrh	r3, [r3, #0]
 8008900:	1ad3      	subs	r3, r2, r3
 8008902:	b29b      	uxth	r3, r3
 8008904:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 8008908:	837b      	strh	r3, [r7, #26]
 800890a:	e004      	b.n	8008916 <f_work_MotorTest+0xd6>
	}
	else
	{
		powerUpperLimit = MOTOR_MAX_IDLE_POWER * 1000;
 800890c:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8008910:	83bb      	strh	r3, [r7, #28]
		powerLowerLimit = -MOTOR_MAX_IDLE_POWER * 1000;
 8008912:	2300      	movs	r3, #0
 8008914:	837b      	strh	r3, [r7, #26]
	}

	uint16_t power = f_ina219_GetPowerInMilis();
 8008916:	f7ff fb57 	bl	8007fc8 <f_ina219_GetPowerInMilis>
 800891a:	4603      	mov	r3, r0
 800891c:	817b      	strh	r3, [r7, #10]
	if((power >= powerLowerLimit) && (power <= powerUpperLimit)) isPowerOk = true;
 800891e:	897a      	ldrh	r2, [r7, #10]
 8008920:	8b7b      	ldrh	r3, [r7, #26]
 8008922:	429a      	cmp	r2, r3
 8008924:	d305      	bcc.n	8008932 <f_work_MotorTest+0xf2>
 8008926:	897a      	ldrh	r2, [r7, #10]
 8008928:	8bbb      	ldrh	r3, [r7, #28]
 800892a:	429a      	cmp	r2, r3
 800892c:	d801      	bhi.n	8008932 <f_work_MotorTest+0xf2>
 800892e:	2301      	movs	r3, #1
 8008930:	77bb      	strb	r3, [r7, #30]


	return isBusOk && isPowerOk;
 8008932:	7ffb      	ldrb	r3, [r7, #31]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d004      	beq.n	8008942 <f_work_MotorTest+0x102>
 8008938:	7fbb      	ldrb	r3, [r7, #30]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d001      	beq.n	8008942 <f_work_MotorTest+0x102>
 800893e:	2301      	movs	r3, #1
 8008940:	e000      	b.n	8008944 <f_work_MotorTest+0x104>
 8008942:	2300      	movs	r3, #0
 8008944:	f003 0301 	and.w	r3, r3, #1
 8008948:	b2db      	uxtb	r3, r3
}
 800894a:	4618      	mov	r0, r3
 800894c:	3720      	adds	r7, #32
 800894e:	46bd      	mov	sp, r7
 8008950:	bdb0      	pop	{r4, r5, r7, pc}
 8008952:	bf00      	nop
 8008954:	f3af 8000 	nop.w
 8008958:	9999999a 	.word	0x9999999a
 800895c:	3fa99999 	.word	0x3fa99999
 8008960:	200007fa 	.word	0x200007fa
 8008964:	80080081 	.word	0x80080081
 8008968:	408f4000 	.word	0x408f4000
 800896c:	200007f8 	.word	0x200007f8

08008970 <f_work_sensorTimerModeIC>:
 * change TIM10 to IC mode
 * after t_period interrupt with containing time
 */

static void f_work_sensorTimerModeIC()
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b084      	sub	sp, #16
 8008974:	af00      	add	r7, sp, #0
	TIM_IC_InitTypeDef sConfigIC = {0};
 8008976:	463b      	mov	r3, r7
 8008978:	2200      	movs	r2, #0
 800897a:	601a      	str	r2, [r3, #0]
 800897c:	605a      	str	r2, [r3, #4]
 800897e:	609a      	str	r2, [r3, #8]
 8008980:	60da      	str	r2, [r3, #12]
	HAL_TIM_OC_DeInit(&htim10);
 8008982:	4813      	ldr	r0, [pc, #76]	; (80089d0 <f_work_sensorTimerModeIC+0x60>)
 8008984:	f7fd fd26 	bl	80063d4 <HAL_TIM_OC_DeInit>

	if (HAL_TIM_IC_Init(&htim10) != HAL_OK)
 8008988:	4811      	ldr	r0, [pc, #68]	; (80089d0 <f_work_sensorTimerModeIC+0x60>)
 800898a:	f7fe f829 	bl	80069e0 <HAL_TIM_IC_Init>
 800898e:	4603      	mov	r3, r0
 8008990:	2b00      	cmp	r3, #0
 8008992:	d001      	beq.n	8008998 <f_work_sensorTimerModeIC+0x28>
	{
		Error_Handler();
 8008994:	f7f8 fd4c 	bl	8001430 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8008998:	230a      	movs	r3, #10
 800899a:	603b      	str	r3, [r7, #0]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800899c:	2301      	movs	r3, #1
 800899e:	607b      	str	r3, [r7, #4]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80089a0:	2300      	movs	r3, #0
 80089a2:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICFilter = 0;
 80089a4:	2300      	movs	r3, #0
 80089a6:	60fb      	str	r3, [r7, #12]
	if (HAL_TIM_IC_ConfigChannel(&htim10, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80089a8:	463b      	mov	r3, r7
 80089aa:	2200      	movs	r2, #0
 80089ac:	4619      	mov	r1, r3
 80089ae:	4808      	ldr	r0, [pc, #32]	; (80089d0 <f_work_sensorTimerModeIC+0x60>)
 80089b0:	f7fe fcae 	bl	8007310 <HAL_TIM_IC_ConfigChannel>
 80089b4:	4603      	mov	r3, r0
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d001      	beq.n	80089be <f_work_sensorTimerModeIC+0x4e>
	{
		Error_Handler();
 80089ba:	f7f8 fd39 	bl	8001430 <Error_Handler>
	}
	__HAL_TIM_CLEAR_IT(&htim10, TIM_IT_UPDATE);
 80089be:	4b04      	ldr	r3, [pc, #16]	; (80089d0 <f_work_sensorTimerModeIC+0x60>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f06f 0201 	mvn.w	r2, #1
 80089c6:	611a      	str	r2, [r3, #16]
}
 80089c8:	bf00      	nop
 80089ca:	3710      	adds	r7, #16
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}
 80089d0:	200003a8 	.word	0x200003a8

080089d4 <f_work_sensorTimerModeOC>:

static void f_work_sensorTimerModeOC()
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b088      	sub	sp, #32
 80089d8:	af00      	add	r7, sp, #0
	TIM_OC_InitTypeDef sConfigOC = {0};
 80089da:	1d3b      	adds	r3, r7, #4
 80089dc:	2200      	movs	r2, #0
 80089de:	601a      	str	r2, [r3, #0]
 80089e0:	605a      	str	r2, [r3, #4]
 80089e2:	609a      	str	r2, [r3, #8]
 80089e4:	60da      	str	r2, [r3, #12]
 80089e6:	611a      	str	r2, [r3, #16]
 80089e8:	615a      	str	r2, [r3, #20]
 80089ea:	619a      	str	r2, [r3, #24]
	HAL_TIM_IC_DeInit(&htim10);
 80089ec:	4813      	ldr	r0, [pc, #76]	; (8008a3c <f_work_sensorTimerModeOC+0x68>)
 80089ee:	f7fe f846 	bl	8006a7e <HAL_TIM_IC_DeInit>

	if (HAL_TIM_OC_Init(&htim10) != HAL_OK)
 80089f2:	4812      	ldr	r0, [pc, #72]	; (8008a3c <f_work_sensorTimerModeOC+0x68>)
 80089f4:	f7fd fc9f 	bl	8006336 <HAL_TIM_OC_Init>
 80089f8:	4603      	mov	r3, r0
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d001      	beq.n	8008a02 <f_work_sensorTimerModeOC+0x2e>
	{
		Error_Handler();
 80089fe:	f7f8 fd17 	bl	8001430 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8008a02:	2300      	movs	r3, #0
 8008a04:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 10;
 8008a06:	230a      	movs	r3, #10
 8008a08:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008a0e:	2300      	movs	r3, #0
 8008a10:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008a12:	1d3b      	adds	r3, r7, #4
 8008a14:	2200      	movs	r2, #0
 8008a16:	4619      	mov	r1, r3
 8008a18:	4808      	ldr	r0, [pc, #32]	; (8008a3c <f_work_sensorTimerModeOC+0x68>)
 8008a1a:	f7fe fc1d 	bl	8007258 <HAL_TIM_OC_ConfigChannel>
 8008a1e:	4603      	mov	r3, r0
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d001      	beq.n	8008a28 <f_work_sensorTimerModeOC+0x54>
	{
		Error_Handler();
 8008a24:	f7f8 fd04 	bl	8001430 <Error_Handler>
	}
	__HAL_TIM_CLEAR_IT(&htim10, TIM_IT_UPDATE);
 8008a28:	4b04      	ldr	r3, [pc, #16]	; (8008a3c <f_work_sensorTimerModeOC+0x68>)
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f06f 0201 	mvn.w	r2, #1
 8008a30:	611a      	str	r2, [r3, #16]
}
 8008a32:	bf00      	nop
 8008a34:	3720      	adds	r7, #32
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bd80      	pop	{r7, pc}
 8008a3a:	bf00      	nop
 8008a3c:	200003a8 	.word	0x200003a8

08008a40 <f_work_SensorInitTimer>:

void f_work_SensorInitTimer()
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	af00      	add	r7, sp, #0

	htim10.Instance = TIM10;
 8008a44:	4b12      	ldr	r3, [pc, #72]	; (8008a90 <f_work_SensorInitTimer+0x50>)
 8008a46:	4a13      	ldr	r2, [pc, #76]	; (8008a94 <f_work_SensorInitTimer+0x54>)
 8008a48:	601a      	str	r2, [r3, #0]
	htim10.Init.Prescaler = 167;
 8008a4a:	4b11      	ldr	r3, [pc, #68]	; (8008a90 <f_work_SensorInitTimer+0x50>)
 8008a4c:	22a7      	movs	r2, #167	; 0xa7
 8008a4e:	605a      	str	r2, [r3, #4]
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008a50:	4b0f      	ldr	r3, [pc, #60]	; (8008a90 <f_work_SensorInitTimer+0x50>)
 8008a52:	2200      	movs	r2, #0
 8008a54:	609a      	str	r2, [r3, #8]
	htim10.Init.Period = 30000;
 8008a56:	4b0e      	ldr	r3, [pc, #56]	; (8008a90 <f_work_SensorInitTimer+0x50>)
 8008a58:	f247 5230 	movw	r2, #30000	; 0x7530
 8008a5c:	60da      	str	r2, [r3, #12]
	htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008a5e:	4b0c      	ldr	r3, [pc, #48]	; (8008a90 <f_work_SensorInitTimer+0x50>)
 8008a60:	2200      	movs	r2, #0
 8008a62:	611a      	str	r2, [r3, #16]
	htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008a64:	4b0a      	ldr	r3, [pc, #40]	; (8008a90 <f_work_SensorInitTimer+0x50>)
 8008a66:	2200      	movs	r2, #0
 8008a68:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8008a6a:	4809      	ldr	r0, [pc, #36]	; (8008a90 <f_work_SensorInitTimer+0x50>)
 8008a6c:	f7fd fc14 	bl	8006298 <HAL_TIM_Base_Init>
 8008a70:	4603      	mov	r3, r0
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d001      	beq.n	8008a7a <f_work_SensorInitTimer+0x3a>
	{
		Error_Handler();
 8008a76:	f7f8 fcdb 	bl	8001430 <Error_Handler>
	}
	__HAL_TIM_URS_ENABLE(&htim10);
 8008a7a:	4b05      	ldr	r3, [pc, #20]	; (8008a90 <f_work_SensorInitTimer+0x50>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	681a      	ldr	r2, [r3, #0]
 8008a80:	4b03      	ldr	r3, [pc, #12]	; (8008a90 <f_work_SensorInitTimer+0x50>)
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	f042 0204 	orr.w	r2, r2, #4
 8008a88:	601a      	str	r2, [r3, #0]
}
 8008a8a:	bf00      	nop
 8008a8c:	bd80      	pop	{r7, pc}
 8008a8e:	bf00      	nop
 8008a90:	200003a8 	.word	0x200003a8
 8008a94:	40014400 	.word	0x40014400

08008a98 <f_work_sensorTriggerMeasure>:

void f_work_sensorTriggerMeasure()
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	af00      	add	r7, sp, #0
	if(sensorStatus == SENSOR_OFF)
 8008a9c:	4b0f      	ldr	r3, [pc, #60]	; (8008adc <f_work_sensorTriggerMeasure+0x44>)
 8008a9e:	781b      	ldrb	r3, [r3, #0]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d119      	bne.n	8008ad8 <f_work_sensorTriggerMeasure+0x40>
	{
		f_work_sensorTimerModeOC();
 8008aa4:	f7ff ff96 	bl	80089d4 <f_work_sensorTimerModeOC>

		HAL_GPIO_WritePin(SENSOR_TRIG_GPIO_Port, SENSOR_TRIG_Pin, GPIO_PIN_SET);
 8008aa8:	2201      	movs	r2, #1
 8008aaa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008aae:	480c      	ldr	r0, [pc, #48]	; (8008ae0 <f_work_sensorTriggerMeasure+0x48>)
 8008ab0:	f7f9 ff08 	bl	80028c4 <HAL_GPIO_WritePin>
		HAL_TIM_OC_Start_IT(&htim10, TIM_CHANNEL_1);
 8008ab4:	2100      	movs	r1, #0
 8008ab6:	480b      	ldr	r0, [pc, #44]	; (8008ae4 <f_work_sensorTriggerMeasure+0x4c>)
 8008ab8:	f7fd fcf4 	bl	80064a4 <HAL_TIM_OC_Start_IT>

		__HAL_TIM_ENABLE_IT(&htim10, TIM_IT_UPDATE);
 8008abc:	4b09      	ldr	r3, [pc, #36]	; (8008ae4 <f_work_sensorTriggerMeasure+0x4c>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	68da      	ldr	r2, [r3, #12]
 8008ac2:	4b08      	ldr	r3, [pc, #32]	; (8008ae4 <f_work_sensorTriggerMeasure+0x4c>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f042 0201 	orr.w	r2, r2, #1
 8008aca:	60da      	str	r2, [r3, #12]

		sensorStatus = SENSOR_TRIGGER;
 8008acc:	4b03      	ldr	r3, [pc, #12]	; (8008adc <f_work_sensorTriggerMeasure+0x44>)
 8008ace:	2201      	movs	r2, #1
 8008ad0:	701a      	strb	r2, [r3, #0]
		sensorMeasureDone = false;
 8008ad2:	4b05      	ldr	r3, [pc, #20]	; (8008ae8 <f_work_sensorTriggerMeasure+0x50>)
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	701a      	strb	r2, [r3, #0]
	}
}
 8008ad8:	bf00      	nop
 8008ada:	bd80      	pop	{r7, pc}
 8008adc:	200007ff 	.word	0x200007ff
 8008ae0:	40020400 	.word	0x40020400
 8008ae4:	200003a8 	.word	0x200003a8
 8008ae8:	200007fe 	.word	0x200007fe

08008aec <f_work_sensorGetLastMeasure>:

uint16_t f_work_sensorGetLastMeasure() //return value in mm
{
 8008aec:	b480      	push	{r7}
 8008aee:	b083      	sub	sp, #12
 8008af0:	af00      	add	r7, sp, #0
	bool isMeasureOk = false;
 8008af2:	2300      	movs	r3, #0
 8008af4:	71fb      	strb	r3, [r7, #7]
	uint16_t distance;

	if(sensorMeasureDone)
 8008af6:	4b12      	ldr	r3, [pc, #72]	; (8008b40 <f_work_sensorGetLastMeasure+0x54>)
 8008af8:	781b      	ldrb	r3, [r3, #0]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d013      	beq.n	8008b26 <f_work_sensorGetLastMeasure+0x3a>
	{
		distance = (uint32_t)((sensorTimeElapsed + SENSOR_CORRECTION) * SOUND_VELOCITY)/2000;
 8008afe:	4b11      	ldr	r3, [pc, #68]	; (8008b44 <f_work_sensorGetLastMeasure+0x58>)
 8008b00:	881b      	ldrh	r3, [r3, #0]
 8008b02:	3305      	adds	r3, #5
 8008b04:	f240 1257 	movw	r2, #343	; 0x157
 8008b08:	fb02 f303 	mul.w	r3, r2, r3
 8008b0c:	461a      	mov	r2, r3
 8008b0e:	4b0e      	ldr	r3, [pc, #56]	; (8008b48 <f_work_sensorGetLastMeasure+0x5c>)
 8008b10:	fba3 2302 	umull	r2, r3, r3, r2
 8008b14:	09db      	lsrs	r3, r3, #7
 8008b16:	80bb      	strh	r3, [r7, #4]
		if(distance <= SENSOR_MAX_DISTANCE) isMeasureOk = true;
 8008b18:	88bb      	ldrh	r3, [r7, #4]
 8008b1a:	f640 0298 	movw	r2, #2200	; 0x898
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	d801      	bhi.n	8008b26 <f_work_sensorGetLastMeasure+0x3a>
 8008b22:	2301      	movs	r3, #1
 8008b24:	71fb      	strb	r3, [r7, #7]
	}

	return isMeasureOk ? distance : 0;
 8008b26:	79fb      	ldrb	r3, [r7, #7]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d001      	beq.n	8008b30 <f_work_sensorGetLastMeasure+0x44>
 8008b2c:	88bb      	ldrh	r3, [r7, #4]
 8008b2e:	e000      	b.n	8008b32 <f_work_sensorGetLastMeasure+0x46>
 8008b30:	2300      	movs	r3, #0

}
 8008b32:	4618      	mov	r0, r3
 8008b34:	370c      	adds	r7, #12
 8008b36:	46bd      	mov	sp, r7
 8008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3c:	4770      	bx	lr
 8008b3e:	bf00      	nop
 8008b40:	200007fe 	.word	0x200007fe
 8008b44:	200007fc 	.word	0x200007fc
 8008b48:	10624dd3 	.word	0x10624dd3

08008b4c <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b082      	sub	sp, #8
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM10)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4a0c      	ldr	r2, [pc, #48]	; (8008b8c <HAL_TIM_OC_DelayElapsedCallback+0x40>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d112      	bne.n	8008b84 <HAL_TIM_OC_DelayElapsedCallback+0x38>
	{
		if(sensorStatus == SENSOR_TRIGGER)
 8008b5e:	4b0c      	ldr	r3, [pc, #48]	; (8008b90 <HAL_TIM_OC_DelayElapsedCallback+0x44>)
 8008b60:	781b      	ldrb	r3, [r3, #0]
 8008b62:	2b01      	cmp	r3, #1
 8008b64:	d10e      	bne.n	8008b84 <HAL_TIM_OC_DelayElapsedCallback+0x38>
		{
			f_work_sensorTimerModeIC();
 8008b66:	f7ff ff03 	bl	8008970 <f_work_sensorTimerModeIC>

			HAL_GPIO_WritePin(SENSOR_TRIG_GPIO_Port, SENSOR_TRIG_Pin, GPIO_PIN_RESET);
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008b70:	4808      	ldr	r0, [pc, #32]	; (8008b94 <HAL_TIM_OC_DelayElapsedCallback+0x48>)
 8008b72:	f7f9 fea7 	bl	80028c4 <HAL_GPIO_WritePin>
			HAL_TIM_IC_Start_IT(&htim10, TIM_CHANNEL_1);
 8008b76:	2100      	movs	r1, #0
 8008b78:	4807      	ldr	r0, [pc, #28]	; (8008b98 <HAL_TIM_OC_DelayElapsedCallback+0x4c>)
 8008b7a:	f7fd ffe9 	bl	8006b50 <HAL_TIM_IC_Start_IT>

			sensorStatus = SENSOR_MEASURE;
 8008b7e:	4b04      	ldr	r3, [pc, #16]	; (8008b90 <HAL_TIM_OC_DelayElapsedCallback+0x44>)
 8008b80:	2202      	movs	r2, #2
 8008b82:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8008b84:	bf00      	nop
 8008b86:	3708      	adds	r7, #8
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}
 8008b8c:	40014400 	.word	0x40014400
 8008b90:	200007ff 	.word	0x200007ff
 8008b94:	40020400 	.word	0x40020400
 8008b98:	200003a8 	.word	0x200003a8

08008b9c <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b082      	sub	sp, #8
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM10)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	4a13      	ldr	r2, [pc, #76]	; (8008bf8 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d11f      	bne.n	8008bee <HAL_TIM_IC_CaptureCallback+0x52>
	{
		if(sensorStatus == SENSOR_MEASURE) //rising edge
 8008bae:	4b13      	ldr	r3, [pc, #76]	; (8008bfc <HAL_TIM_IC_CaptureCallback+0x60>)
 8008bb0:	781b      	ldrb	r3, [r3, #0]
 8008bb2:	2b02      	cmp	r3, #2
 8008bb4:	d107      	bne.n	8008bc6 <HAL_TIM_IC_CaptureCallback+0x2a>
		{
			__HAL_TIM_SET_COUNTER(&htim10, 0);
 8008bb6:	4b12      	ldr	r3, [pc, #72]	; (8008c00 <HAL_TIM_IC_CaptureCallback+0x64>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	625a      	str	r2, [r3, #36]	; 0x24

			sensorStatus = SENSOR_READ;
 8008bbe:	4b0f      	ldr	r3, [pc, #60]	; (8008bfc <HAL_TIM_IC_CaptureCallback+0x60>)
 8008bc0:	2203      	movs	r2, #3
 8008bc2:	701a      	strb	r2, [r3, #0]
			HAL_TIM_IC_Stop_IT(&htim10, TIM_CHANNEL_1);
			sensorStatus = SENSOR_OFF;
		}

	}
}
 8008bc4:	e013      	b.n	8008bee <HAL_TIM_IC_CaptureCallback+0x52>
		else if(sensorStatus == SENSOR_READ) //falling edge
 8008bc6:	4b0d      	ldr	r3, [pc, #52]	; (8008bfc <HAL_TIM_IC_CaptureCallback+0x60>)
 8008bc8:	781b      	ldrb	r3, [r3, #0]
 8008bca:	2b03      	cmp	r3, #3
 8008bcc:	d10f      	bne.n	8008bee <HAL_TIM_IC_CaptureCallback+0x52>
			sensorTimeElapsed = __HAL_TIM_GET_COMPARE(&htim10, TIM_CHANNEL_1);
 8008bce:	4b0c      	ldr	r3, [pc, #48]	; (8008c00 <HAL_TIM_IC_CaptureCallback+0x64>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bd4:	b29a      	uxth	r2, r3
 8008bd6:	4b0b      	ldr	r3, [pc, #44]	; (8008c04 <HAL_TIM_IC_CaptureCallback+0x68>)
 8008bd8:	801a      	strh	r2, [r3, #0]
			sensorMeasureDone = true;
 8008bda:	4b0b      	ldr	r3, [pc, #44]	; (8008c08 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8008bdc:	2201      	movs	r2, #1
 8008bde:	701a      	strb	r2, [r3, #0]
			HAL_TIM_IC_Stop_IT(&htim10, TIM_CHANNEL_1);
 8008be0:	2100      	movs	r1, #0
 8008be2:	4807      	ldr	r0, [pc, #28]	; (8008c00 <HAL_TIM_IC_CaptureCallback+0x64>)
 8008be4:	f7fe f8dc 	bl	8006da0 <HAL_TIM_IC_Stop_IT>
			sensorStatus = SENSOR_OFF;
 8008be8:	4b04      	ldr	r3, [pc, #16]	; (8008bfc <HAL_TIM_IC_CaptureCallback+0x60>)
 8008bea:	2200      	movs	r2, #0
 8008bec:	701a      	strb	r2, [r3, #0]
}
 8008bee:	bf00      	nop
 8008bf0:	3708      	adds	r7, #8
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
 8008bf6:	bf00      	nop
 8008bf8:	40014400 	.word	0x40014400
 8008bfc:	200007ff 	.word	0x200007ff
 8008c00:	200003a8 	.word	0x200003a8
 8008c04:	200007fc 	.word	0x200007fc
 8008c08:	200007fe 	.word	0x200007fe

08008c0c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) //timeout for distance sensor
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b082      	sub	sp, #8
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM10)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4a08      	ldr	r2, [pc, #32]	; (8008c3c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d109      	bne.n	8008c32 <HAL_TIM_PeriodElapsedCallback+0x26>
	{
		HAL_TIM_IC_Stop_IT(&htim10, TIM_CHANNEL_1);
 8008c1e:	2100      	movs	r1, #0
 8008c20:	4807      	ldr	r0, [pc, #28]	; (8008c40 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8008c22:	f7fe f8bd 	bl	8006da0 <HAL_TIM_IC_Stop_IT>
		sensorStatus = SENSOR_OFF;
 8008c26:	4b07      	ldr	r3, [pc, #28]	; (8008c44 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8008c28:	2200      	movs	r2, #0
 8008c2a:	701a      	strb	r2, [r3, #0]
		sensorMeasureDone = false;
 8008c2c:	4b06      	ldr	r3, [pc, #24]	; (8008c48 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8008c2e:	2200      	movs	r2, #0
 8008c30:	701a      	strb	r2, [r3, #0]
	}
}
 8008c32:	bf00      	nop
 8008c34:	3708      	adds	r7, #8
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
 8008c3a:	bf00      	nop
 8008c3c:	40014400 	.word	0x40014400
 8008c40:	200003a8 	.word	0x200003a8
 8008c44:	200007ff 	.word	0x200007ff
 8008c48:	200007fe 	.word	0x200007fe

08008c4c <__errno>:
 8008c4c:	4b01      	ldr	r3, [pc, #4]	; (8008c54 <__errno+0x8>)
 8008c4e:	6818      	ldr	r0, [r3, #0]
 8008c50:	4770      	bx	lr
 8008c52:	bf00      	nop
 8008c54:	20000018 	.word	0x20000018

08008c58 <__libc_init_array>:
 8008c58:	b570      	push	{r4, r5, r6, lr}
 8008c5a:	4d0d      	ldr	r5, [pc, #52]	; (8008c90 <__libc_init_array+0x38>)
 8008c5c:	4c0d      	ldr	r4, [pc, #52]	; (8008c94 <__libc_init_array+0x3c>)
 8008c5e:	1b64      	subs	r4, r4, r5
 8008c60:	10a4      	asrs	r4, r4, #2
 8008c62:	2600      	movs	r6, #0
 8008c64:	42a6      	cmp	r6, r4
 8008c66:	d109      	bne.n	8008c7c <__libc_init_array+0x24>
 8008c68:	4d0b      	ldr	r5, [pc, #44]	; (8008c98 <__libc_init_array+0x40>)
 8008c6a:	4c0c      	ldr	r4, [pc, #48]	; (8008c9c <__libc_init_array+0x44>)
 8008c6c:	f002 fd36 	bl	800b6dc <_init>
 8008c70:	1b64      	subs	r4, r4, r5
 8008c72:	10a4      	asrs	r4, r4, #2
 8008c74:	2600      	movs	r6, #0
 8008c76:	42a6      	cmp	r6, r4
 8008c78:	d105      	bne.n	8008c86 <__libc_init_array+0x2e>
 8008c7a:	bd70      	pop	{r4, r5, r6, pc}
 8008c7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c80:	4798      	blx	r3
 8008c82:	3601      	adds	r6, #1
 8008c84:	e7ee      	b.n	8008c64 <__libc_init_array+0xc>
 8008c86:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c8a:	4798      	blx	r3
 8008c8c:	3601      	adds	r6, #1
 8008c8e:	e7f2      	b.n	8008c76 <__libc_init_array+0x1e>
 8008c90:	0800c854 	.word	0x0800c854
 8008c94:	0800c854 	.word	0x0800c854
 8008c98:	0800c854 	.word	0x0800c854
 8008c9c:	0800c858 	.word	0x0800c858

08008ca0 <memcpy>:
 8008ca0:	440a      	add	r2, r1
 8008ca2:	4291      	cmp	r1, r2
 8008ca4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ca8:	d100      	bne.n	8008cac <memcpy+0xc>
 8008caa:	4770      	bx	lr
 8008cac:	b510      	push	{r4, lr}
 8008cae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008cb6:	4291      	cmp	r1, r2
 8008cb8:	d1f9      	bne.n	8008cae <memcpy+0xe>
 8008cba:	bd10      	pop	{r4, pc}

08008cbc <memset>:
 8008cbc:	4402      	add	r2, r0
 8008cbe:	4603      	mov	r3, r0
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	d100      	bne.n	8008cc6 <memset+0xa>
 8008cc4:	4770      	bx	lr
 8008cc6:	f803 1b01 	strb.w	r1, [r3], #1
 8008cca:	e7f9      	b.n	8008cc0 <memset+0x4>

08008ccc <__cvt>:
 8008ccc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008cd0:	ec55 4b10 	vmov	r4, r5, d0
 8008cd4:	2d00      	cmp	r5, #0
 8008cd6:	460e      	mov	r6, r1
 8008cd8:	4619      	mov	r1, r3
 8008cda:	462b      	mov	r3, r5
 8008cdc:	bfbb      	ittet	lt
 8008cde:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008ce2:	461d      	movlt	r5, r3
 8008ce4:	2300      	movge	r3, #0
 8008ce6:	232d      	movlt	r3, #45	; 0x2d
 8008ce8:	700b      	strb	r3, [r1, #0]
 8008cea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008cec:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008cf0:	4691      	mov	r9, r2
 8008cf2:	f023 0820 	bic.w	r8, r3, #32
 8008cf6:	bfbc      	itt	lt
 8008cf8:	4622      	movlt	r2, r4
 8008cfa:	4614      	movlt	r4, r2
 8008cfc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008d00:	d005      	beq.n	8008d0e <__cvt+0x42>
 8008d02:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008d06:	d100      	bne.n	8008d0a <__cvt+0x3e>
 8008d08:	3601      	adds	r6, #1
 8008d0a:	2102      	movs	r1, #2
 8008d0c:	e000      	b.n	8008d10 <__cvt+0x44>
 8008d0e:	2103      	movs	r1, #3
 8008d10:	ab03      	add	r3, sp, #12
 8008d12:	9301      	str	r3, [sp, #4]
 8008d14:	ab02      	add	r3, sp, #8
 8008d16:	9300      	str	r3, [sp, #0]
 8008d18:	ec45 4b10 	vmov	d0, r4, r5
 8008d1c:	4653      	mov	r3, sl
 8008d1e:	4632      	mov	r2, r6
 8008d20:	f000 fcca 	bl	80096b8 <_dtoa_r>
 8008d24:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008d28:	4607      	mov	r7, r0
 8008d2a:	d102      	bne.n	8008d32 <__cvt+0x66>
 8008d2c:	f019 0f01 	tst.w	r9, #1
 8008d30:	d022      	beq.n	8008d78 <__cvt+0xac>
 8008d32:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008d36:	eb07 0906 	add.w	r9, r7, r6
 8008d3a:	d110      	bne.n	8008d5e <__cvt+0x92>
 8008d3c:	783b      	ldrb	r3, [r7, #0]
 8008d3e:	2b30      	cmp	r3, #48	; 0x30
 8008d40:	d10a      	bne.n	8008d58 <__cvt+0x8c>
 8008d42:	2200      	movs	r2, #0
 8008d44:	2300      	movs	r3, #0
 8008d46:	4620      	mov	r0, r4
 8008d48:	4629      	mov	r1, r5
 8008d4a:	f7f7 febd 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d4e:	b918      	cbnz	r0, 8008d58 <__cvt+0x8c>
 8008d50:	f1c6 0601 	rsb	r6, r6, #1
 8008d54:	f8ca 6000 	str.w	r6, [sl]
 8008d58:	f8da 3000 	ldr.w	r3, [sl]
 8008d5c:	4499      	add	r9, r3
 8008d5e:	2200      	movs	r2, #0
 8008d60:	2300      	movs	r3, #0
 8008d62:	4620      	mov	r0, r4
 8008d64:	4629      	mov	r1, r5
 8008d66:	f7f7 feaf 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d6a:	b108      	cbz	r0, 8008d70 <__cvt+0xa4>
 8008d6c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008d70:	2230      	movs	r2, #48	; 0x30
 8008d72:	9b03      	ldr	r3, [sp, #12]
 8008d74:	454b      	cmp	r3, r9
 8008d76:	d307      	bcc.n	8008d88 <__cvt+0xbc>
 8008d78:	9b03      	ldr	r3, [sp, #12]
 8008d7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d7c:	1bdb      	subs	r3, r3, r7
 8008d7e:	4638      	mov	r0, r7
 8008d80:	6013      	str	r3, [r2, #0]
 8008d82:	b004      	add	sp, #16
 8008d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d88:	1c59      	adds	r1, r3, #1
 8008d8a:	9103      	str	r1, [sp, #12]
 8008d8c:	701a      	strb	r2, [r3, #0]
 8008d8e:	e7f0      	b.n	8008d72 <__cvt+0xa6>

08008d90 <__exponent>:
 8008d90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d92:	4603      	mov	r3, r0
 8008d94:	2900      	cmp	r1, #0
 8008d96:	bfb8      	it	lt
 8008d98:	4249      	neglt	r1, r1
 8008d9a:	f803 2b02 	strb.w	r2, [r3], #2
 8008d9e:	bfb4      	ite	lt
 8008da0:	222d      	movlt	r2, #45	; 0x2d
 8008da2:	222b      	movge	r2, #43	; 0x2b
 8008da4:	2909      	cmp	r1, #9
 8008da6:	7042      	strb	r2, [r0, #1]
 8008da8:	dd2a      	ble.n	8008e00 <__exponent+0x70>
 8008daa:	f10d 0407 	add.w	r4, sp, #7
 8008dae:	46a4      	mov	ip, r4
 8008db0:	270a      	movs	r7, #10
 8008db2:	46a6      	mov	lr, r4
 8008db4:	460a      	mov	r2, r1
 8008db6:	fb91 f6f7 	sdiv	r6, r1, r7
 8008dba:	fb07 1516 	mls	r5, r7, r6, r1
 8008dbe:	3530      	adds	r5, #48	; 0x30
 8008dc0:	2a63      	cmp	r2, #99	; 0x63
 8008dc2:	f104 34ff 	add.w	r4, r4, #4294967295
 8008dc6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008dca:	4631      	mov	r1, r6
 8008dcc:	dcf1      	bgt.n	8008db2 <__exponent+0x22>
 8008dce:	3130      	adds	r1, #48	; 0x30
 8008dd0:	f1ae 0502 	sub.w	r5, lr, #2
 8008dd4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008dd8:	1c44      	adds	r4, r0, #1
 8008dda:	4629      	mov	r1, r5
 8008ddc:	4561      	cmp	r1, ip
 8008dde:	d30a      	bcc.n	8008df6 <__exponent+0x66>
 8008de0:	f10d 0209 	add.w	r2, sp, #9
 8008de4:	eba2 020e 	sub.w	r2, r2, lr
 8008de8:	4565      	cmp	r5, ip
 8008dea:	bf88      	it	hi
 8008dec:	2200      	movhi	r2, #0
 8008dee:	4413      	add	r3, r2
 8008df0:	1a18      	subs	r0, r3, r0
 8008df2:	b003      	add	sp, #12
 8008df4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008df6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008dfa:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008dfe:	e7ed      	b.n	8008ddc <__exponent+0x4c>
 8008e00:	2330      	movs	r3, #48	; 0x30
 8008e02:	3130      	adds	r1, #48	; 0x30
 8008e04:	7083      	strb	r3, [r0, #2]
 8008e06:	70c1      	strb	r1, [r0, #3]
 8008e08:	1d03      	adds	r3, r0, #4
 8008e0a:	e7f1      	b.n	8008df0 <__exponent+0x60>

08008e0c <_printf_float>:
 8008e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e10:	ed2d 8b02 	vpush	{d8}
 8008e14:	b08d      	sub	sp, #52	; 0x34
 8008e16:	460c      	mov	r4, r1
 8008e18:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008e1c:	4616      	mov	r6, r2
 8008e1e:	461f      	mov	r7, r3
 8008e20:	4605      	mov	r5, r0
 8008e22:	f001 fa37 	bl	800a294 <_localeconv_r>
 8008e26:	f8d0 a000 	ldr.w	sl, [r0]
 8008e2a:	4650      	mov	r0, sl
 8008e2c:	f7f7 f9d0 	bl	80001d0 <strlen>
 8008e30:	2300      	movs	r3, #0
 8008e32:	930a      	str	r3, [sp, #40]	; 0x28
 8008e34:	6823      	ldr	r3, [r4, #0]
 8008e36:	9305      	str	r3, [sp, #20]
 8008e38:	f8d8 3000 	ldr.w	r3, [r8]
 8008e3c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008e40:	3307      	adds	r3, #7
 8008e42:	f023 0307 	bic.w	r3, r3, #7
 8008e46:	f103 0208 	add.w	r2, r3, #8
 8008e4a:	f8c8 2000 	str.w	r2, [r8]
 8008e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e52:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008e56:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008e5a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008e5e:	9307      	str	r3, [sp, #28]
 8008e60:	f8cd 8018 	str.w	r8, [sp, #24]
 8008e64:	ee08 0a10 	vmov	s16, r0
 8008e68:	4b9f      	ldr	r3, [pc, #636]	; (80090e8 <_printf_float+0x2dc>)
 8008e6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e6e:	f04f 32ff 	mov.w	r2, #4294967295
 8008e72:	f7f7 fe5b 	bl	8000b2c <__aeabi_dcmpun>
 8008e76:	bb88      	cbnz	r0, 8008edc <_printf_float+0xd0>
 8008e78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e7c:	4b9a      	ldr	r3, [pc, #616]	; (80090e8 <_printf_float+0x2dc>)
 8008e7e:	f04f 32ff 	mov.w	r2, #4294967295
 8008e82:	f7f7 fe35 	bl	8000af0 <__aeabi_dcmple>
 8008e86:	bb48      	cbnz	r0, 8008edc <_printf_float+0xd0>
 8008e88:	2200      	movs	r2, #0
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	4640      	mov	r0, r8
 8008e8e:	4649      	mov	r1, r9
 8008e90:	f7f7 fe24 	bl	8000adc <__aeabi_dcmplt>
 8008e94:	b110      	cbz	r0, 8008e9c <_printf_float+0x90>
 8008e96:	232d      	movs	r3, #45	; 0x2d
 8008e98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e9c:	4b93      	ldr	r3, [pc, #588]	; (80090ec <_printf_float+0x2e0>)
 8008e9e:	4894      	ldr	r0, [pc, #592]	; (80090f0 <_printf_float+0x2e4>)
 8008ea0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008ea4:	bf94      	ite	ls
 8008ea6:	4698      	movls	r8, r3
 8008ea8:	4680      	movhi	r8, r0
 8008eaa:	2303      	movs	r3, #3
 8008eac:	6123      	str	r3, [r4, #16]
 8008eae:	9b05      	ldr	r3, [sp, #20]
 8008eb0:	f023 0204 	bic.w	r2, r3, #4
 8008eb4:	6022      	str	r2, [r4, #0]
 8008eb6:	f04f 0900 	mov.w	r9, #0
 8008eba:	9700      	str	r7, [sp, #0]
 8008ebc:	4633      	mov	r3, r6
 8008ebe:	aa0b      	add	r2, sp, #44	; 0x2c
 8008ec0:	4621      	mov	r1, r4
 8008ec2:	4628      	mov	r0, r5
 8008ec4:	f000 f9d8 	bl	8009278 <_printf_common>
 8008ec8:	3001      	adds	r0, #1
 8008eca:	f040 8090 	bne.w	8008fee <_printf_float+0x1e2>
 8008ece:	f04f 30ff 	mov.w	r0, #4294967295
 8008ed2:	b00d      	add	sp, #52	; 0x34
 8008ed4:	ecbd 8b02 	vpop	{d8}
 8008ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008edc:	4642      	mov	r2, r8
 8008ede:	464b      	mov	r3, r9
 8008ee0:	4640      	mov	r0, r8
 8008ee2:	4649      	mov	r1, r9
 8008ee4:	f7f7 fe22 	bl	8000b2c <__aeabi_dcmpun>
 8008ee8:	b140      	cbz	r0, 8008efc <_printf_float+0xf0>
 8008eea:	464b      	mov	r3, r9
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	bfbc      	itt	lt
 8008ef0:	232d      	movlt	r3, #45	; 0x2d
 8008ef2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008ef6:	487f      	ldr	r0, [pc, #508]	; (80090f4 <_printf_float+0x2e8>)
 8008ef8:	4b7f      	ldr	r3, [pc, #508]	; (80090f8 <_printf_float+0x2ec>)
 8008efa:	e7d1      	b.n	8008ea0 <_printf_float+0x94>
 8008efc:	6863      	ldr	r3, [r4, #4]
 8008efe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008f02:	9206      	str	r2, [sp, #24]
 8008f04:	1c5a      	adds	r2, r3, #1
 8008f06:	d13f      	bne.n	8008f88 <_printf_float+0x17c>
 8008f08:	2306      	movs	r3, #6
 8008f0a:	6063      	str	r3, [r4, #4]
 8008f0c:	9b05      	ldr	r3, [sp, #20]
 8008f0e:	6861      	ldr	r1, [r4, #4]
 8008f10:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008f14:	2300      	movs	r3, #0
 8008f16:	9303      	str	r3, [sp, #12]
 8008f18:	ab0a      	add	r3, sp, #40	; 0x28
 8008f1a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008f1e:	ab09      	add	r3, sp, #36	; 0x24
 8008f20:	ec49 8b10 	vmov	d0, r8, r9
 8008f24:	9300      	str	r3, [sp, #0]
 8008f26:	6022      	str	r2, [r4, #0]
 8008f28:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008f2c:	4628      	mov	r0, r5
 8008f2e:	f7ff fecd 	bl	8008ccc <__cvt>
 8008f32:	9b06      	ldr	r3, [sp, #24]
 8008f34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008f36:	2b47      	cmp	r3, #71	; 0x47
 8008f38:	4680      	mov	r8, r0
 8008f3a:	d108      	bne.n	8008f4e <_printf_float+0x142>
 8008f3c:	1cc8      	adds	r0, r1, #3
 8008f3e:	db02      	blt.n	8008f46 <_printf_float+0x13a>
 8008f40:	6863      	ldr	r3, [r4, #4]
 8008f42:	4299      	cmp	r1, r3
 8008f44:	dd41      	ble.n	8008fca <_printf_float+0x1be>
 8008f46:	f1ab 0b02 	sub.w	fp, fp, #2
 8008f4a:	fa5f fb8b 	uxtb.w	fp, fp
 8008f4e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008f52:	d820      	bhi.n	8008f96 <_printf_float+0x18a>
 8008f54:	3901      	subs	r1, #1
 8008f56:	465a      	mov	r2, fp
 8008f58:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008f5c:	9109      	str	r1, [sp, #36]	; 0x24
 8008f5e:	f7ff ff17 	bl	8008d90 <__exponent>
 8008f62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f64:	1813      	adds	r3, r2, r0
 8008f66:	2a01      	cmp	r2, #1
 8008f68:	4681      	mov	r9, r0
 8008f6a:	6123      	str	r3, [r4, #16]
 8008f6c:	dc02      	bgt.n	8008f74 <_printf_float+0x168>
 8008f6e:	6822      	ldr	r2, [r4, #0]
 8008f70:	07d2      	lsls	r2, r2, #31
 8008f72:	d501      	bpl.n	8008f78 <_printf_float+0x16c>
 8008f74:	3301      	adds	r3, #1
 8008f76:	6123      	str	r3, [r4, #16]
 8008f78:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d09c      	beq.n	8008eba <_printf_float+0xae>
 8008f80:	232d      	movs	r3, #45	; 0x2d
 8008f82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f86:	e798      	b.n	8008eba <_printf_float+0xae>
 8008f88:	9a06      	ldr	r2, [sp, #24]
 8008f8a:	2a47      	cmp	r2, #71	; 0x47
 8008f8c:	d1be      	bne.n	8008f0c <_printf_float+0x100>
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d1bc      	bne.n	8008f0c <_printf_float+0x100>
 8008f92:	2301      	movs	r3, #1
 8008f94:	e7b9      	b.n	8008f0a <_printf_float+0xfe>
 8008f96:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008f9a:	d118      	bne.n	8008fce <_printf_float+0x1c2>
 8008f9c:	2900      	cmp	r1, #0
 8008f9e:	6863      	ldr	r3, [r4, #4]
 8008fa0:	dd0b      	ble.n	8008fba <_printf_float+0x1ae>
 8008fa2:	6121      	str	r1, [r4, #16]
 8008fa4:	b913      	cbnz	r3, 8008fac <_printf_float+0x1a0>
 8008fa6:	6822      	ldr	r2, [r4, #0]
 8008fa8:	07d0      	lsls	r0, r2, #31
 8008faa:	d502      	bpl.n	8008fb2 <_printf_float+0x1a6>
 8008fac:	3301      	adds	r3, #1
 8008fae:	440b      	add	r3, r1
 8008fb0:	6123      	str	r3, [r4, #16]
 8008fb2:	65a1      	str	r1, [r4, #88]	; 0x58
 8008fb4:	f04f 0900 	mov.w	r9, #0
 8008fb8:	e7de      	b.n	8008f78 <_printf_float+0x16c>
 8008fba:	b913      	cbnz	r3, 8008fc2 <_printf_float+0x1b6>
 8008fbc:	6822      	ldr	r2, [r4, #0]
 8008fbe:	07d2      	lsls	r2, r2, #31
 8008fc0:	d501      	bpl.n	8008fc6 <_printf_float+0x1ba>
 8008fc2:	3302      	adds	r3, #2
 8008fc4:	e7f4      	b.n	8008fb0 <_printf_float+0x1a4>
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	e7f2      	b.n	8008fb0 <_printf_float+0x1a4>
 8008fca:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008fce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fd0:	4299      	cmp	r1, r3
 8008fd2:	db05      	blt.n	8008fe0 <_printf_float+0x1d4>
 8008fd4:	6823      	ldr	r3, [r4, #0]
 8008fd6:	6121      	str	r1, [r4, #16]
 8008fd8:	07d8      	lsls	r0, r3, #31
 8008fda:	d5ea      	bpl.n	8008fb2 <_printf_float+0x1a6>
 8008fdc:	1c4b      	adds	r3, r1, #1
 8008fde:	e7e7      	b.n	8008fb0 <_printf_float+0x1a4>
 8008fe0:	2900      	cmp	r1, #0
 8008fe2:	bfd4      	ite	le
 8008fe4:	f1c1 0202 	rsble	r2, r1, #2
 8008fe8:	2201      	movgt	r2, #1
 8008fea:	4413      	add	r3, r2
 8008fec:	e7e0      	b.n	8008fb0 <_printf_float+0x1a4>
 8008fee:	6823      	ldr	r3, [r4, #0]
 8008ff0:	055a      	lsls	r2, r3, #21
 8008ff2:	d407      	bmi.n	8009004 <_printf_float+0x1f8>
 8008ff4:	6923      	ldr	r3, [r4, #16]
 8008ff6:	4642      	mov	r2, r8
 8008ff8:	4631      	mov	r1, r6
 8008ffa:	4628      	mov	r0, r5
 8008ffc:	47b8      	blx	r7
 8008ffe:	3001      	adds	r0, #1
 8009000:	d12c      	bne.n	800905c <_printf_float+0x250>
 8009002:	e764      	b.n	8008ece <_printf_float+0xc2>
 8009004:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009008:	f240 80e0 	bls.w	80091cc <_printf_float+0x3c0>
 800900c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009010:	2200      	movs	r2, #0
 8009012:	2300      	movs	r3, #0
 8009014:	f7f7 fd58 	bl	8000ac8 <__aeabi_dcmpeq>
 8009018:	2800      	cmp	r0, #0
 800901a:	d034      	beq.n	8009086 <_printf_float+0x27a>
 800901c:	4a37      	ldr	r2, [pc, #220]	; (80090fc <_printf_float+0x2f0>)
 800901e:	2301      	movs	r3, #1
 8009020:	4631      	mov	r1, r6
 8009022:	4628      	mov	r0, r5
 8009024:	47b8      	blx	r7
 8009026:	3001      	adds	r0, #1
 8009028:	f43f af51 	beq.w	8008ece <_printf_float+0xc2>
 800902c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009030:	429a      	cmp	r2, r3
 8009032:	db02      	blt.n	800903a <_printf_float+0x22e>
 8009034:	6823      	ldr	r3, [r4, #0]
 8009036:	07d8      	lsls	r0, r3, #31
 8009038:	d510      	bpl.n	800905c <_printf_float+0x250>
 800903a:	ee18 3a10 	vmov	r3, s16
 800903e:	4652      	mov	r2, sl
 8009040:	4631      	mov	r1, r6
 8009042:	4628      	mov	r0, r5
 8009044:	47b8      	blx	r7
 8009046:	3001      	adds	r0, #1
 8009048:	f43f af41 	beq.w	8008ece <_printf_float+0xc2>
 800904c:	f04f 0800 	mov.w	r8, #0
 8009050:	f104 091a 	add.w	r9, r4, #26
 8009054:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009056:	3b01      	subs	r3, #1
 8009058:	4543      	cmp	r3, r8
 800905a:	dc09      	bgt.n	8009070 <_printf_float+0x264>
 800905c:	6823      	ldr	r3, [r4, #0]
 800905e:	079b      	lsls	r3, r3, #30
 8009060:	f100 8105 	bmi.w	800926e <_printf_float+0x462>
 8009064:	68e0      	ldr	r0, [r4, #12]
 8009066:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009068:	4298      	cmp	r0, r3
 800906a:	bfb8      	it	lt
 800906c:	4618      	movlt	r0, r3
 800906e:	e730      	b.n	8008ed2 <_printf_float+0xc6>
 8009070:	2301      	movs	r3, #1
 8009072:	464a      	mov	r2, r9
 8009074:	4631      	mov	r1, r6
 8009076:	4628      	mov	r0, r5
 8009078:	47b8      	blx	r7
 800907a:	3001      	adds	r0, #1
 800907c:	f43f af27 	beq.w	8008ece <_printf_float+0xc2>
 8009080:	f108 0801 	add.w	r8, r8, #1
 8009084:	e7e6      	b.n	8009054 <_printf_float+0x248>
 8009086:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009088:	2b00      	cmp	r3, #0
 800908a:	dc39      	bgt.n	8009100 <_printf_float+0x2f4>
 800908c:	4a1b      	ldr	r2, [pc, #108]	; (80090fc <_printf_float+0x2f0>)
 800908e:	2301      	movs	r3, #1
 8009090:	4631      	mov	r1, r6
 8009092:	4628      	mov	r0, r5
 8009094:	47b8      	blx	r7
 8009096:	3001      	adds	r0, #1
 8009098:	f43f af19 	beq.w	8008ece <_printf_float+0xc2>
 800909c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80090a0:	4313      	orrs	r3, r2
 80090a2:	d102      	bne.n	80090aa <_printf_float+0x29e>
 80090a4:	6823      	ldr	r3, [r4, #0]
 80090a6:	07d9      	lsls	r1, r3, #31
 80090a8:	d5d8      	bpl.n	800905c <_printf_float+0x250>
 80090aa:	ee18 3a10 	vmov	r3, s16
 80090ae:	4652      	mov	r2, sl
 80090b0:	4631      	mov	r1, r6
 80090b2:	4628      	mov	r0, r5
 80090b4:	47b8      	blx	r7
 80090b6:	3001      	adds	r0, #1
 80090b8:	f43f af09 	beq.w	8008ece <_printf_float+0xc2>
 80090bc:	f04f 0900 	mov.w	r9, #0
 80090c0:	f104 0a1a 	add.w	sl, r4, #26
 80090c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090c6:	425b      	negs	r3, r3
 80090c8:	454b      	cmp	r3, r9
 80090ca:	dc01      	bgt.n	80090d0 <_printf_float+0x2c4>
 80090cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090ce:	e792      	b.n	8008ff6 <_printf_float+0x1ea>
 80090d0:	2301      	movs	r3, #1
 80090d2:	4652      	mov	r2, sl
 80090d4:	4631      	mov	r1, r6
 80090d6:	4628      	mov	r0, r5
 80090d8:	47b8      	blx	r7
 80090da:	3001      	adds	r0, #1
 80090dc:	f43f aef7 	beq.w	8008ece <_printf_float+0xc2>
 80090e0:	f109 0901 	add.w	r9, r9, #1
 80090e4:	e7ee      	b.n	80090c4 <_printf_float+0x2b8>
 80090e6:	bf00      	nop
 80090e8:	7fefffff 	.word	0x7fefffff
 80090ec:	0800c478 	.word	0x0800c478
 80090f0:	0800c47c 	.word	0x0800c47c
 80090f4:	0800c484 	.word	0x0800c484
 80090f8:	0800c480 	.word	0x0800c480
 80090fc:	0800c488 	.word	0x0800c488
 8009100:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009102:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009104:	429a      	cmp	r2, r3
 8009106:	bfa8      	it	ge
 8009108:	461a      	movge	r2, r3
 800910a:	2a00      	cmp	r2, #0
 800910c:	4691      	mov	r9, r2
 800910e:	dc37      	bgt.n	8009180 <_printf_float+0x374>
 8009110:	f04f 0b00 	mov.w	fp, #0
 8009114:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009118:	f104 021a 	add.w	r2, r4, #26
 800911c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800911e:	9305      	str	r3, [sp, #20]
 8009120:	eba3 0309 	sub.w	r3, r3, r9
 8009124:	455b      	cmp	r3, fp
 8009126:	dc33      	bgt.n	8009190 <_printf_float+0x384>
 8009128:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800912c:	429a      	cmp	r2, r3
 800912e:	db3b      	blt.n	80091a8 <_printf_float+0x39c>
 8009130:	6823      	ldr	r3, [r4, #0]
 8009132:	07da      	lsls	r2, r3, #31
 8009134:	d438      	bmi.n	80091a8 <_printf_float+0x39c>
 8009136:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009138:	9a05      	ldr	r2, [sp, #20]
 800913a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800913c:	1a9a      	subs	r2, r3, r2
 800913e:	eba3 0901 	sub.w	r9, r3, r1
 8009142:	4591      	cmp	r9, r2
 8009144:	bfa8      	it	ge
 8009146:	4691      	movge	r9, r2
 8009148:	f1b9 0f00 	cmp.w	r9, #0
 800914c:	dc35      	bgt.n	80091ba <_printf_float+0x3ae>
 800914e:	f04f 0800 	mov.w	r8, #0
 8009152:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009156:	f104 0a1a 	add.w	sl, r4, #26
 800915a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800915e:	1a9b      	subs	r3, r3, r2
 8009160:	eba3 0309 	sub.w	r3, r3, r9
 8009164:	4543      	cmp	r3, r8
 8009166:	f77f af79 	ble.w	800905c <_printf_float+0x250>
 800916a:	2301      	movs	r3, #1
 800916c:	4652      	mov	r2, sl
 800916e:	4631      	mov	r1, r6
 8009170:	4628      	mov	r0, r5
 8009172:	47b8      	blx	r7
 8009174:	3001      	adds	r0, #1
 8009176:	f43f aeaa 	beq.w	8008ece <_printf_float+0xc2>
 800917a:	f108 0801 	add.w	r8, r8, #1
 800917e:	e7ec      	b.n	800915a <_printf_float+0x34e>
 8009180:	4613      	mov	r3, r2
 8009182:	4631      	mov	r1, r6
 8009184:	4642      	mov	r2, r8
 8009186:	4628      	mov	r0, r5
 8009188:	47b8      	blx	r7
 800918a:	3001      	adds	r0, #1
 800918c:	d1c0      	bne.n	8009110 <_printf_float+0x304>
 800918e:	e69e      	b.n	8008ece <_printf_float+0xc2>
 8009190:	2301      	movs	r3, #1
 8009192:	4631      	mov	r1, r6
 8009194:	4628      	mov	r0, r5
 8009196:	9205      	str	r2, [sp, #20]
 8009198:	47b8      	blx	r7
 800919a:	3001      	adds	r0, #1
 800919c:	f43f ae97 	beq.w	8008ece <_printf_float+0xc2>
 80091a0:	9a05      	ldr	r2, [sp, #20]
 80091a2:	f10b 0b01 	add.w	fp, fp, #1
 80091a6:	e7b9      	b.n	800911c <_printf_float+0x310>
 80091a8:	ee18 3a10 	vmov	r3, s16
 80091ac:	4652      	mov	r2, sl
 80091ae:	4631      	mov	r1, r6
 80091b0:	4628      	mov	r0, r5
 80091b2:	47b8      	blx	r7
 80091b4:	3001      	adds	r0, #1
 80091b6:	d1be      	bne.n	8009136 <_printf_float+0x32a>
 80091b8:	e689      	b.n	8008ece <_printf_float+0xc2>
 80091ba:	9a05      	ldr	r2, [sp, #20]
 80091bc:	464b      	mov	r3, r9
 80091be:	4442      	add	r2, r8
 80091c0:	4631      	mov	r1, r6
 80091c2:	4628      	mov	r0, r5
 80091c4:	47b8      	blx	r7
 80091c6:	3001      	adds	r0, #1
 80091c8:	d1c1      	bne.n	800914e <_printf_float+0x342>
 80091ca:	e680      	b.n	8008ece <_printf_float+0xc2>
 80091cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80091ce:	2a01      	cmp	r2, #1
 80091d0:	dc01      	bgt.n	80091d6 <_printf_float+0x3ca>
 80091d2:	07db      	lsls	r3, r3, #31
 80091d4:	d538      	bpl.n	8009248 <_printf_float+0x43c>
 80091d6:	2301      	movs	r3, #1
 80091d8:	4642      	mov	r2, r8
 80091da:	4631      	mov	r1, r6
 80091dc:	4628      	mov	r0, r5
 80091de:	47b8      	blx	r7
 80091e0:	3001      	adds	r0, #1
 80091e2:	f43f ae74 	beq.w	8008ece <_printf_float+0xc2>
 80091e6:	ee18 3a10 	vmov	r3, s16
 80091ea:	4652      	mov	r2, sl
 80091ec:	4631      	mov	r1, r6
 80091ee:	4628      	mov	r0, r5
 80091f0:	47b8      	blx	r7
 80091f2:	3001      	adds	r0, #1
 80091f4:	f43f ae6b 	beq.w	8008ece <_printf_float+0xc2>
 80091f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80091fc:	2200      	movs	r2, #0
 80091fe:	2300      	movs	r3, #0
 8009200:	f7f7 fc62 	bl	8000ac8 <__aeabi_dcmpeq>
 8009204:	b9d8      	cbnz	r0, 800923e <_printf_float+0x432>
 8009206:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009208:	f108 0201 	add.w	r2, r8, #1
 800920c:	3b01      	subs	r3, #1
 800920e:	4631      	mov	r1, r6
 8009210:	4628      	mov	r0, r5
 8009212:	47b8      	blx	r7
 8009214:	3001      	adds	r0, #1
 8009216:	d10e      	bne.n	8009236 <_printf_float+0x42a>
 8009218:	e659      	b.n	8008ece <_printf_float+0xc2>
 800921a:	2301      	movs	r3, #1
 800921c:	4652      	mov	r2, sl
 800921e:	4631      	mov	r1, r6
 8009220:	4628      	mov	r0, r5
 8009222:	47b8      	blx	r7
 8009224:	3001      	adds	r0, #1
 8009226:	f43f ae52 	beq.w	8008ece <_printf_float+0xc2>
 800922a:	f108 0801 	add.w	r8, r8, #1
 800922e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009230:	3b01      	subs	r3, #1
 8009232:	4543      	cmp	r3, r8
 8009234:	dcf1      	bgt.n	800921a <_printf_float+0x40e>
 8009236:	464b      	mov	r3, r9
 8009238:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800923c:	e6dc      	b.n	8008ff8 <_printf_float+0x1ec>
 800923e:	f04f 0800 	mov.w	r8, #0
 8009242:	f104 0a1a 	add.w	sl, r4, #26
 8009246:	e7f2      	b.n	800922e <_printf_float+0x422>
 8009248:	2301      	movs	r3, #1
 800924a:	4642      	mov	r2, r8
 800924c:	e7df      	b.n	800920e <_printf_float+0x402>
 800924e:	2301      	movs	r3, #1
 8009250:	464a      	mov	r2, r9
 8009252:	4631      	mov	r1, r6
 8009254:	4628      	mov	r0, r5
 8009256:	47b8      	blx	r7
 8009258:	3001      	adds	r0, #1
 800925a:	f43f ae38 	beq.w	8008ece <_printf_float+0xc2>
 800925e:	f108 0801 	add.w	r8, r8, #1
 8009262:	68e3      	ldr	r3, [r4, #12]
 8009264:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009266:	1a5b      	subs	r3, r3, r1
 8009268:	4543      	cmp	r3, r8
 800926a:	dcf0      	bgt.n	800924e <_printf_float+0x442>
 800926c:	e6fa      	b.n	8009064 <_printf_float+0x258>
 800926e:	f04f 0800 	mov.w	r8, #0
 8009272:	f104 0919 	add.w	r9, r4, #25
 8009276:	e7f4      	b.n	8009262 <_printf_float+0x456>

08009278 <_printf_common>:
 8009278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800927c:	4616      	mov	r6, r2
 800927e:	4699      	mov	r9, r3
 8009280:	688a      	ldr	r2, [r1, #8]
 8009282:	690b      	ldr	r3, [r1, #16]
 8009284:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009288:	4293      	cmp	r3, r2
 800928a:	bfb8      	it	lt
 800928c:	4613      	movlt	r3, r2
 800928e:	6033      	str	r3, [r6, #0]
 8009290:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009294:	4607      	mov	r7, r0
 8009296:	460c      	mov	r4, r1
 8009298:	b10a      	cbz	r2, 800929e <_printf_common+0x26>
 800929a:	3301      	adds	r3, #1
 800929c:	6033      	str	r3, [r6, #0]
 800929e:	6823      	ldr	r3, [r4, #0]
 80092a0:	0699      	lsls	r1, r3, #26
 80092a2:	bf42      	ittt	mi
 80092a4:	6833      	ldrmi	r3, [r6, #0]
 80092a6:	3302      	addmi	r3, #2
 80092a8:	6033      	strmi	r3, [r6, #0]
 80092aa:	6825      	ldr	r5, [r4, #0]
 80092ac:	f015 0506 	ands.w	r5, r5, #6
 80092b0:	d106      	bne.n	80092c0 <_printf_common+0x48>
 80092b2:	f104 0a19 	add.w	sl, r4, #25
 80092b6:	68e3      	ldr	r3, [r4, #12]
 80092b8:	6832      	ldr	r2, [r6, #0]
 80092ba:	1a9b      	subs	r3, r3, r2
 80092bc:	42ab      	cmp	r3, r5
 80092be:	dc26      	bgt.n	800930e <_printf_common+0x96>
 80092c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80092c4:	1e13      	subs	r3, r2, #0
 80092c6:	6822      	ldr	r2, [r4, #0]
 80092c8:	bf18      	it	ne
 80092ca:	2301      	movne	r3, #1
 80092cc:	0692      	lsls	r2, r2, #26
 80092ce:	d42b      	bmi.n	8009328 <_printf_common+0xb0>
 80092d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80092d4:	4649      	mov	r1, r9
 80092d6:	4638      	mov	r0, r7
 80092d8:	47c0      	blx	r8
 80092da:	3001      	adds	r0, #1
 80092dc:	d01e      	beq.n	800931c <_printf_common+0xa4>
 80092de:	6823      	ldr	r3, [r4, #0]
 80092e0:	68e5      	ldr	r5, [r4, #12]
 80092e2:	6832      	ldr	r2, [r6, #0]
 80092e4:	f003 0306 	and.w	r3, r3, #6
 80092e8:	2b04      	cmp	r3, #4
 80092ea:	bf08      	it	eq
 80092ec:	1aad      	subeq	r5, r5, r2
 80092ee:	68a3      	ldr	r3, [r4, #8]
 80092f0:	6922      	ldr	r2, [r4, #16]
 80092f2:	bf0c      	ite	eq
 80092f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80092f8:	2500      	movne	r5, #0
 80092fa:	4293      	cmp	r3, r2
 80092fc:	bfc4      	itt	gt
 80092fe:	1a9b      	subgt	r3, r3, r2
 8009300:	18ed      	addgt	r5, r5, r3
 8009302:	2600      	movs	r6, #0
 8009304:	341a      	adds	r4, #26
 8009306:	42b5      	cmp	r5, r6
 8009308:	d11a      	bne.n	8009340 <_printf_common+0xc8>
 800930a:	2000      	movs	r0, #0
 800930c:	e008      	b.n	8009320 <_printf_common+0xa8>
 800930e:	2301      	movs	r3, #1
 8009310:	4652      	mov	r2, sl
 8009312:	4649      	mov	r1, r9
 8009314:	4638      	mov	r0, r7
 8009316:	47c0      	blx	r8
 8009318:	3001      	adds	r0, #1
 800931a:	d103      	bne.n	8009324 <_printf_common+0xac>
 800931c:	f04f 30ff 	mov.w	r0, #4294967295
 8009320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009324:	3501      	adds	r5, #1
 8009326:	e7c6      	b.n	80092b6 <_printf_common+0x3e>
 8009328:	18e1      	adds	r1, r4, r3
 800932a:	1c5a      	adds	r2, r3, #1
 800932c:	2030      	movs	r0, #48	; 0x30
 800932e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009332:	4422      	add	r2, r4
 8009334:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009338:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800933c:	3302      	adds	r3, #2
 800933e:	e7c7      	b.n	80092d0 <_printf_common+0x58>
 8009340:	2301      	movs	r3, #1
 8009342:	4622      	mov	r2, r4
 8009344:	4649      	mov	r1, r9
 8009346:	4638      	mov	r0, r7
 8009348:	47c0      	blx	r8
 800934a:	3001      	adds	r0, #1
 800934c:	d0e6      	beq.n	800931c <_printf_common+0xa4>
 800934e:	3601      	adds	r6, #1
 8009350:	e7d9      	b.n	8009306 <_printf_common+0x8e>
	...

08009354 <_printf_i>:
 8009354:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009358:	7e0f      	ldrb	r7, [r1, #24]
 800935a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800935c:	2f78      	cmp	r7, #120	; 0x78
 800935e:	4691      	mov	r9, r2
 8009360:	4680      	mov	r8, r0
 8009362:	460c      	mov	r4, r1
 8009364:	469a      	mov	sl, r3
 8009366:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800936a:	d807      	bhi.n	800937c <_printf_i+0x28>
 800936c:	2f62      	cmp	r7, #98	; 0x62
 800936e:	d80a      	bhi.n	8009386 <_printf_i+0x32>
 8009370:	2f00      	cmp	r7, #0
 8009372:	f000 80d8 	beq.w	8009526 <_printf_i+0x1d2>
 8009376:	2f58      	cmp	r7, #88	; 0x58
 8009378:	f000 80a3 	beq.w	80094c2 <_printf_i+0x16e>
 800937c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009380:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009384:	e03a      	b.n	80093fc <_printf_i+0xa8>
 8009386:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800938a:	2b15      	cmp	r3, #21
 800938c:	d8f6      	bhi.n	800937c <_printf_i+0x28>
 800938e:	a101      	add	r1, pc, #4	; (adr r1, 8009394 <_printf_i+0x40>)
 8009390:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009394:	080093ed 	.word	0x080093ed
 8009398:	08009401 	.word	0x08009401
 800939c:	0800937d 	.word	0x0800937d
 80093a0:	0800937d 	.word	0x0800937d
 80093a4:	0800937d 	.word	0x0800937d
 80093a8:	0800937d 	.word	0x0800937d
 80093ac:	08009401 	.word	0x08009401
 80093b0:	0800937d 	.word	0x0800937d
 80093b4:	0800937d 	.word	0x0800937d
 80093b8:	0800937d 	.word	0x0800937d
 80093bc:	0800937d 	.word	0x0800937d
 80093c0:	0800950d 	.word	0x0800950d
 80093c4:	08009431 	.word	0x08009431
 80093c8:	080094ef 	.word	0x080094ef
 80093cc:	0800937d 	.word	0x0800937d
 80093d0:	0800937d 	.word	0x0800937d
 80093d4:	0800952f 	.word	0x0800952f
 80093d8:	0800937d 	.word	0x0800937d
 80093dc:	08009431 	.word	0x08009431
 80093e0:	0800937d 	.word	0x0800937d
 80093e4:	0800937d 	.word	0x0800937d
 80093e8:	080094f7 	.word	0x080094f7
 80093ec:	682b      	ldr	r3, [r5, #0]
 80093ee:	1d1a      	adds	r2, r3, #4
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	602a      	str	r2, [r5, #0]
 80093f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80093f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80093fc:	2301      	movs	r3, #1
 80093fe:	e0a3      	b.n	8009548 <_printf_i+0x1f4>
 8009400:	6820      	ldr	r0, [r4, #0]
 8009402:	6829      	ldr	r1, [r5, #0]
 8009404:	0606      	lsls	r6, r0, #24
 8009406:	f101 0304 	add.w	r3, r1, #4
 800940a:	d50a      	bpl.n	8009422 <_printf_i+0xce>
 800940c:	680e      	ldr	r6, [r1, #0]
 800940e:	602b      	str	r3, [r5, #0]
 8009410:	2e00      	cmp	r6, #0
 8009412:	da03      	bge.n	800941c <_printf_i+0xc8>
 8009414:	232d      	movs	r3, #45	; 0x2d
 8009416:	4276      	negs	r6, r6
 8009418:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800941c:	485e      	ldr	r0, [pc, #376]	; (8009598 <_printf_i+0x244>)
 800941e:	230a      	movs	r3, #10
 8009420:	e019      	b.n	8009456 <_printf_i+0x102>
 8009422:	680e      	ldr	r6, [r1, #0]
 8009424:	602b      	str	r3, [r5, #0]
 8009426:	f010 0f40 	tst.w	r0, #64	; 0x40
 800942a:	bf18      	it	ne
 800942c:	b236      	sxthne	r6, r6
 800942e:	e7ef      	b.n	8009410 <_printf_i+0xbc>
 8009430:	682b      	ldr	r3, [r5, #0]
 8009432:	6820      	ldr	r0, [r4, #0]
 8009434:	1d19      	adds	r1, r3, #4
 8009436:	6029      	str	r1, [r5, #0]
 8009438:	0601      	lsls	r1, r0, #24
 800943a:	d501      	bpl.n	8009440 <_printf_i+0xec>
 800943c:	681e      	ldr	r6, [r3, #0]
 800943e:	e002      	b.n	8009446 <_printf_i+0xf2>
 8009440:	0646      	lsls	r6, r0, #25
 8009442:	d5fb      	bpl.n	800943c <_printf_i+0xe8>
 8009444:	881e      	ldrh	r6, [r3, #0]
 8009446:	4854      	ldr	r0, [pc, #336]	; (8009598 <_printf_i+0x244>)
 8009448:	2f6f      	cmp	r7, #111	; 0x6f
 800944a:	bf0c      	ite	eq
 800944c:	2308      	moveq	r3, #8
 800944e:	230a      	movne	r3, #10
 8009450:	2100      	movs	r1, #0
 8009452:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009456:	6865      	ldr	r5, [r4, #4]
 8009458:	60a5      	str	r5, [r4, #8]
 800945a:	2d00      	cmp	r5, #0
 800945c:	bfa2      	ittt	ge
 800945e:	6821      	ldrge	r1, [r4, #0]
 8009460:	f021 0104 	bicge.w	r1, r1, #4
 8009464:	6021      	strge	r1, [r4, #0]
 8009466:	b90e      	cbnz	r6, 800946c <_printf_i+0x118>
 8009468:	2d00      	cmp	r5, #0
 800946a:	d04d      	beq.n	8009508 <_printf_i+0x1b4>
 800946c:	4615      	mov	r5, r2
 800946e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009472:	fb03 6711 	mls	r7, r3, r1, r6
 8009476:	5dc7      	ldrb	r7, [r0, r7]
 8009478:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800947c:	4637      	mov	r7, r6
 800947e:	42bb      	cmp	r3, r7
 8009480:	460e      	mov	r6, r1
 8009482:	d9f4      	bls.n	800946e <_printf_i+0x11a>
 8009484:	2b08      	cmp	r3, #8
 8009486:	d10b      	bne.n	80094a0 <_printf_i+0x14c>
 8009488:	6823      	ldr	r3, [r4, #0]
 800948a:	07de      	lsls	r6, r3, #31
 800948c:	d508      	bpl.n	80094a0 <_printf_i+0x14c>
 800948e:	6923      	ldr	r3, [r4, #16]
 8009490:	6861      	ldr	r1, [r4, #4]
 8009492:	4299      	cmp	r1, r3
 8009494:	bfde      	ittt	le
 8009496:	2330      	movle	r3, #48	; 0x30
 8009498:	f805 3c01 	strble.w	r3, [r5, #-1]
 800949c:	f105 35ff 	addle.w	r5, r5, #4294967295
 80094a0:	1b52      	subs	r2, r2, r5
 80094a2:	6122      	str	r2, [r4, #16]
 80094a4:	f8cd a000 	str.w	sl, [sp]
 80094a8:	464b      	mov	r3, r9
 80094aa:	aa03      	add	r2, sp, #12
 80094ac:	4621      	mov	r1, r4
 80094ae:	4640      	mov	r0, r8
 80094b0:	f7ff fee2 	bl	8009278 <_printf_common>
 80094b4:	3001      	adds	r0, #1
 80094b6:	d14c      	bne.n	8009552 <_printf_i+0x1fe>
 80094b8:	f04f 30ff 	mov.w	r0, #4294967295
 80094bc:	b004      	add	sp, #16
 80094be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094c2:	4835      	ldr	r0, [pc, #212]	; (8009598 <_printf_i+0x244>)
 80094c4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80094c8:	6829      	ldr	r1, [r5, #0]
 80094ca:	6823      	ldr	r3, [r4, #0]
 80094cc:	f851 6b04 	ldr.w	r6, [r1], #4
 80094d0:	6029      	str	r1, [r5, #0]
 80094d2:	061d      	lsls	r5, r3, #24
 80094d4:	d514      	bpl.n	8009500 <_printf_i+0x1ac>
 80094d6:	07df      	lsls	r7, r3, #31
 80094d8:	bf44      	itt	mi
 80094da:	f043 0320 	orrmi.w	r3, r3, #32
 80094de:	6023      	strmi	r3, [r4, #0]
 80094e0:	b91e      	cbnz	r6, 80094ea <_printf_i+0x196>
 80094e2:	6823      	ldr	r3, [r4, #0]
 80094e4:	f023 0320 	bic.w	r3, r3, #32
 80094e8:	6023      	str	r3, [r4, #0]
 80094ea:	2310      	movs	r3, #16
 80094ec:	e7b0      	b.n	8009450 <_printf_i+0xfc>
 80094ee:	6823      	ldr	r3, [r4, #0]
 80094f0:	f043 0320 	orr.w	r3, r3, #32
 80094f4:	6023      	str	r3, [r4, #0]
 80094f6:	2378      	movs	r3, #120	; 0x78
 80094f8:	4828      	ldr	r0, [pc, #160]	; (800959c <_printf_i+0x248>)
 80094fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80094fe:	e7e3      	b.n	80094c8 <_printf_i+0x174>
 8009500:	0659      	lsls	r1, r3, #25
 8009502:	bf48      	it	mi
 8009504:	b2b6      	uxthmi	r6, r6
 8009506:	e7e6      	b.n	80094d6 <_printf_i+0x182>
 8009508:	4615      	mov	r5, r2
 800950a:	e7bb      	b.n	8009484 <_printf_i+0x130>
 800950c:	682b      	ldr	r3, [r5, #0]
 800950e:	6826      	ldr	r6, [r4, #0]
 8009510:	6961      	ldr	r1, [r4, #20]
 8009512:	1d18      	adds	r0, r3, #4
 8009514:	6028      	str	r0, [r5, #0]
 8009516:	0635      	lsls	r5, r6, #24
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	d501      	bpl.n	8009520 <_printf_i+0x1cc>
 800951c:	6019      	str	r1, [r3, #0]
 800951e:	e002      	b.n	8009526 <_printf_i+0x1d2>
 8009520:	0670      	lsls	r0, r6, #25
 8009522:	d5fb      	bpl.n	800951c <_printf_i+0x1c8>
 8009524:	8019      	strh	r1, [r3, #0]
 8009526:	2300      	movs	r3, #0
 8009528:	6123      	str	r3, [r4, #16]
 800952a:	4615      	mov	r5, r2
 800952c:	e7ba      	b.n	80094a4 <_printf_i+0x150>
 800952e:	682b      	ldr	r3, [r5, #0]
 8009530:	1d1a      	adds	r2, r3, #4
 8009532:	602a      	str	r2, [r5, #0]
 8009534:	681d      	ldr	r5, [r3, #0]
 8009536:	6862      	ldr	r2, [r4, #4]
 8009538:	2100      	movs	r1, #0
 800953a:	4628      	mov	r0, r5
 800953c:	f7f6 fe50 	bl	80001e0 <memchr>
 8009540:	b108      	cbz	r0, 8009546 <_printf_i+0x1f2>
 8009542:	1b40      	subs	r0, r0, r5
 8009544:	6060      	str	r0, [r4, #4]
 8009546:	6863      	ldr	r3, [r4, #4]
 8009548:	6123      	str	r3, [r4, #16]
 800954a:	2300      	movs	r3, #0
 800954c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009550:	e7a8      	b.n	80094a4 <_printf_i+0x150>
 8009552:	6923      	ldr	r3, [r4, #16]
 8009554:	462a      	mov	r2, r5
 8009556:	4649      	mov	r1, r9
 8009558:	4640      	mov	r0, r8
 800955a:	47d0      	blx	sl
 800955c:	3001      	adds	r0, #1
 800955e:	d0ab      	beq.n	80094b8 <_printf_i+0x164>
 8009560:	6823      	ldr	r3, [r4, #0]
 8009562:	079b      	lsls	r3, r3, #30
 8009564:	d413      	bmi.n	800958e <_printf_i+0x23a>
 8009566:	68e0      	ldr	r0, [r4, #12]
 8009568:	9b03      	ldr	r3, [sp, #12]
 800956a:	4298      	cmp	r0, r3
 800956c:	bfb8      	it	lt
 800956e:	4618      	movlt	r0, r3
 8009570:	e7a4      	b.n	80094bc <_printf_i+0x168>
 8009572:	2301      	movs	r3, #1
 8009574:	4632      	mov	r2, r6
 8009576:	4649      	mov	r1, r9
 8009578:	4640      	mov	r0, r8
 800957a:	47d0      	blx	sl
 800957c:	3001      	adds	r0, #1
 800957e:	d09b      	beq.n	80094b8 <_printf_i+0x164>
 8009580:	3501      	adds	r5, #1
 8009582:	68e3      	ldr	r3, [r4, #12]
 8009584:	9903      	ldr	r1, [sp, #12]
 8009586:	1a5b      	subs	r3, r3, r1
 8009588:	42ab      	cmp	r3, r5
 800958a:	dcf2      	bgt.n	8009572 <_printf_i+0x21e>
 800958c:	e7eb      	b.n	8009566 <_printf_i+0x212>
 800958e:	2500      	movs	r5, #0
 8009590:	f104 0619 	add.w	r6, r4, #25
 8009594:	e7f5      	b.n	8009582 <_printf_i+0x22e>
 8009596:	bf00      	nop
 8009598:	0800c48a 	.word	0x0800c48a
 800959c:	0800c49b 	.word	0x0800c49b

080095a0 <quorem>:
 80095a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095a4:	6903      	ldr	r3, [r0, #16]
 80095a6:	690c      	ldr	r4, [r1, #16]
 80095a8:	42a3      	cmp	r3, r4
 80095aa:	4607      	mov	r7, r0
 80095ac:	f2c0 8081 	blt.w	80096b2 <quorem+0x112>
 80095b0:	3c01      	subs	r4, #1
 80095b2:	f101 0814 	add.w	r8, r1, #20
 80095b6:	f100 0514 	add.w	r5, r0, #20
 80095ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80095be:	9301      	str	r3, [sp, #4]
 80095c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80095c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80095c8:	3301      	adds	r3, #1
 80095ca:	429a      	cmp	r2, r3
 80095cc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80095d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80095d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80095d8:	d331      	bcc.n	800963e <quorem+0x9e>
 80095da:	f04f 0e00 	mov.w	lr, #0
 80095de:	4640      	mov	r0, r8
 80095e0:	46ac      	mov	ip, r5
 80095e2:	46f2      	mov	sl, lr
 80095e4:	f850 2b04 	ldr.w	r2, [r0], #4
 80095e8:	b293      	uxth	r3, r2
 80095ea:	fb06 e303 	mla	r3, r6, r3, lr
 80095ee:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80095f2:	b29b      	uxth	r3, r3
 80095f4:	ebaa 0303 	sub.w	r3, sl, r3
 80095f8:	f8dc a000 	ldr.w	sl, [ip]
 80095fc:	0c12      	lsrs	r2, r2, #16
 80095fe:	fa13 f38a 	uxtah	r3, r3, sl
 8009602:	fb06 e202 	mla	r2, r6, r2, lr
 8009606:	9300      	str	r3, [sp, #0]
 8009608:	9b00      	ldr	r3, [sp, #0]
 800960a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800960e:	b292      	uxth	r2, r2
 8009610:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009614:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009618:	f8bd 3000 	ldrh.w	r3, [sp]
 800961c:	4581      	cmp	r9, r0
 800961e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009622:	f84c 3b04 	str.w	r3, [ip], #4
 8009626:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800962a:	d2db      	bcs.n	80095e4 <quorem+0x44>
 800962c:	f855 300b 	ldr.w	r3, [r5, fp]
 8009630:	b92b      	cbnz	r3, 800963e <quorem+0x9e>
 8009632:	9b01      	ldr	r3, [sp, #4]
 8009634:	3b04      	subs	r3, #4
 8009636:	429d      	cmp	r5, r3
 8009638:	461a      	mov	r2, r3
 800963a:	d32e      	bcc.n	800969a <quorem+0xfa>
 800963c:	613c      	str	r4, [r7, #16]
 800963e:	4638      	mov	r0, r7
 8009640:	f001 f8b6 	bl	800a7b0 <__mcmp>
 8009644:	2800      	cmp	r0, #0
 8009646:	db24      	blt.n	8009692 <quorem+0xf2>
 8009648:	3601      	adds	r6, #1
 800964a:	4628      	mov	r0, r5
 800964c:	f04f 0c00 	mov.w	ip, #0
 8009650:	f858 2b04 	ldr.w	r2, [r8], #4
 8009654:	f8d0 e000 	ldr.w	lr, [r0]
 8009658:	b293      	uxth	r3, r2
 800965a:	ebac 0303 	sub.w	r3, ip, r3
 800965e:	0c12      	lsrs	r2, r2, #16
 8009660:	fa13 f38e 	uxtah	r3, r3, lr
 8009664:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009668:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800966c:	b29b      	uxth	r3, r3
 800966e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009672:	45c1      	cmp	r9, r8
 8009674:	f840 3b04 	str.w	r3, [r0], #4
 8009678:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800967c:	d2e8      	bcs.n	8009650 <quorem+0xb0>
 800967e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009682:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009686:	b922      	cbnz	r2, 8009692 <quorem+0xf2>
 8009688:	3b04      	subs	r3, #4
 800968a:	429d      	cmp	r5, r3
 800968c:	461a      	mov	r2, r3
 800968e:	d30a      	bcc.n	80096a6 <quorem+0x106>
 8009690:	613c      	str	r4, [r7, #16]
 8009692:	4630      	mov	r0, r6
 8009694:	b003      	add	sp, #12
 8009696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800969a:	6812      	ldr	r2, [r2, #0]
 800969c:	3b04      	subs	r3, #4
 800969e:	2a00      	cmp	r2, #0
 80096a0:	d1cc      	bne.n	800963c <quorem+0x9c>
 80096a2:	3c01      	subs	r4, #1
 80096a4:	e7c7      	b.n	8009636 <quorem+0x96>
 80096a6:	6812      	ldr	r2, [r2, #0]
 80096a8:	3b04      	subs	r3, #4
 80096aa:	2a00      	cmp	r2, #0
 80096ac:	d1f0      	bne.n	8009690 <quorem+0xf0>
 80096ae:	3c01      	subs	r4, #1
 80096b0:	e7eb      	b.n	800968a <quorem+0xea>
 80096b2:	2000      	movs	r0, #0
 80096b4:	e7ee      	b.n	8009694 <quorem+0xf4>
	...

080096b8 <_dtoa_r>:
 80096b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096bc:	ed2d 8b04 	vpush	{d8-d9}
 80096c0:	ec57 6b10 	vmov	r6, r7, d0
 80096c4:	b093      	sub	sp, #76	; 0x4c
 80096c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80096c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80096cc:	9106      	str	r1, [sp, #24]
 80096ce:	ee10 aa10 	vmov	sl, s0
 80096d2:	4604      	mov	r4, r0
 80096d4:	9209      	str	r2, [sp, #36]	; 0x24
 80096d6:	930c      	str	r3, [sp, #48]	; 0x30
 80096d8:	46bb      	mov	fp, r7
 80096da:	b975      	cbnz	r5, 80096fa <_dtoa_r+0x42>
 80096dc:	2010      	movs	r0, #16
 80096de:	f000 fddd 	bl	800a29c <malloc>
 80096e2:	4602      	mov	r2, r0
 80096e4:	6260      	str	r0, [r4, #36]	; 0x24
 80096e6:	b920      	cbnz	r0, 80096f2 <_dtoa_r+0x3a>
 80096e8:	4ba7      	ldr	r3, [pc, #668]	; (8009988 <_dtoa_r+0x2d0>)
 80096ea:	21ea      	movs	r1, #234	; 0xea
 80096ec:	48a7      	ldr	r0, [pc, #668]	; (800998c <_dtoa_r+0x2d4>)
 80096ee:	f001 fa67 	bl	800abc0 <__assert_func>
 80096f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80096f6:	6005      	str	r5, [r0, #0]
 80096f8:	60c5      	str	r5, [r0, #12]
 80096fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096fc:	6819      	ldr	r1, [r3, #0]
 80096fe:	b151      	cbz	r1, 8009716 <_dtoa_r+0x5e>
 8009700:	685a      	ldr	r2, [r3, #4]
 8009702:	604a      	str	r2, [r1, #4]
 8009704:	2301      	movs	r3, #1
 8009706:	4093      	lsls	r3, r2
 8009708:	608b      	str	r3, [r1, #8]
 800970a:	4620      	mov	r0, r4
 800970c:	f000 fe0e 	bl	800a32c <_Bfree>
 8009710:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009712:	2200      	movs	r2, #0
 8009714:	601a      	str	r2, [r3, #0]
 8009716:	1e3b      	subs	r3, r7, #0
 8009718:	bfaa      	itet	ge
 800971a:	2300      	movge	r3, #0
 800971c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009720:	f8c8 3000 	strge.w	r3, [r8]
 8009724:	4b9a      	ldr	r3, [pc, #616]	; (8009990 <_dtoa_r+0x2d8>)
 8009726:	bfbc      	itt	lt
 8009728:	2201      	movlt	r2, #1
 800972a:	f8c8 2000 	strlt.w	r2, [r8]
 800972e:	ea33 030b 	bics.w	r3, r3, fp
 8009732:	d11b      	bne.n	800976c <_dtoa_r+0xb4>
 8009734:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009736:	f242 730f 	movw	r3, #9999	; 0x270f
 800973a:	6013      	str	r3, [r2, #0]
 800973c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009740:	4333      	orrs	r3, r6
 8009742:	f000 8592 	beq.w	800a26a <_dtoa_r+0xbb2>
 8009746:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009748:	b963      	cbnz	r3, 8009764 <_dtoa_r+0xac>
 800974a:	4b92      	ldr	r3, [pc, #584]	; (8009994 <_dtoa_r+0x2dc>)
 800974c:	e022      	b.n	8009794 <_dtoa_r+0xdc>
 800974e:	4b92      	ldr	r3, [pc, #584]	; (8009998 <_dtoa_r+0x2e0>)
 8009750:	9301      	str	r3, [sp, #4]
 8009752:	3308      	adds	r3, #8
 8009754:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009756:	6013      	str	r3, [r2, #0]
 8009758:	9801      	ldr	r0, [sp, #4]
 800975a:	b013      	add	sp, #76	; 0x4c
 800975c:	ecbd 8b04 	vpop	{d8-d9}
 8009760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009764:	4b8b      	ldr	r3, [pc, #556]	; (8009994 <_dtoa_r+0x2dc>)
 8009766:	9301      	str	r3, [sp, #4]
 8009768:	3303      	adds	r3, #3
 800976a:	e7f3      	b.n	8009754 <_dtoa_r+0x9c>
 800976c:	2200      	movs	r2, #0
 800976e:	2300      	movs	r3, #0
 8009770:	4650      	mov	r0, sl
 8009772:	4659      	mov	r1, fp
 8009774:	f7f7 f9a8 	bl	8000ac8 <__aeabi_dcmpeq>
 8009778:	ec4b ab19 	vmov	d9, sl, fp
 800977c:	4680      	mov	r8, r0
 800977e:	b158      	cbz	r0, 8009798 <_dtoa_r+0xe0>
 8009780:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009782:	2301      	movs	r3, #1
 8009784:	6013      	str	r3, [r2, #0]
 8009786:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009788:	2b00      	cmp	r3, #0
 800978a:	f000 856b 	beq.w	800a264 <_dtoa_r+0xbac>
 800978e:	4883      	ldr	r0, [pc, #524]	; (800999c <_dtoa_r+0x2e4>)
 8009790:	6018      	str	r0, [r3, #0]
 8009792:	1e43      	subs	r3, r0, #1
 8009794:	9301      	str	r3, [sp, #4]
 8009796:	e7df      	b.n	8009758 <_dtoa_r+0xa0>
 8009798:	ec4b ab10 	vmov	d0, sl, fp
 800979c:	aa10      	add	r2, sp, #64	; 0x40
 800979e:	a911      	add	r1, sp, #68	; 0x44
 80097a0:	4620      	mov	r0, r4
 80097a2:	f001 f8ab 	bl	800a8fc <__d2b>
 80097a6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80097aa:	ee08 0a10 	vmov	s16, r0
 80097ae:	2d00      	cmp	r5, #0
 80097b0:	f000 8084 	beq.w	80098bc <_dtoa_r+0x204>
 80097b4:	ee19 3a90 	vmov	r3, s19
 80097b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80097bc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80097c0:	4656      	mov	r6, sl
 80097c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80097c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80097ca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80097ce:	4b74      	ldr	r3, [pc, #464]	; (80099a0 <_dtoa_r+0x2e8>)
 80097d0:	2200      	movs	r2, #0
 80097d2:	4630      	mov	r0, r6
 80097d4:	4639      	mov	r1, r7
 80097d6:	f7f6 fd57 	bl	8000288 <__aeabi_dsub>
 80097da:	a365      	add	r3, pc, #404	; (adr r3, 8009970 <_dtoa_r+0x2b8>)
 80097dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e0:	f7f6 ff0a 	bl	80005f8 <__aeabi_dmul>
 80097e4:	a364      	add	r3, pc, #400	; (adr r3, 8009978 <_dtoa_r+0x2c0>)
 80097e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097ea:	f7f6 fd4f 	bl	800028c <__adddf3>
 80097ee:	4606      	mov	r6, r0
 80097f0:	4628      	mov	r0, r5
 80097f2:	460f      	mov	r7, r1
 80097f4:	f7f6 fe96 	bl	8000524 <__aeabi_i2d>
 80097f8:	a361      	add	r3, pc, #388	; (adr r3, 8009980 <_dtoa_r+0x2c8>)
 80097fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097fe:	f7f6 fefb 	bl	80005f8 <__aeabi_dmul>
 8009802:	4602      	mov	r2, r0
 8009804:	460b      	mov	r3, r1
 8009806:	4630      	mov	r0, r6
 8009808:	4639      	mov	r1, r7
 800980a:	f7f6 fd3f 	bl	800028c <__adddf3>
 800980e:	4606      	mov	r6, r0
 8009810:	460f      	mov	r7, r1
 8009812:	f7f7 f9a1 	bl	8000b58 <__aeabi_d2iz>
 8009816:	2200      	movs	r2, #0
 8009818:	9000      	str	r0, [sp, #0]
 800981a:	2300      	movs	r3, #0
 800981c:	4630      	mov	r0, r6
 800981e:	4639      	mov	r1, r7
 8009820:	f7f7 f95c 	bl	8000adc <__aeabi_dcmplt>
 8009824:	b150      	cbz	r0, 800983c <_dtoa_r+0x184>
 8009826:	9800      	ldr	r0, [sp, #0]
 8009828:	f7f6 fe7c 	bl	8000524 <__aeabi_i2d>
 800982c:	4632      	mov	r2, r6
 800982e:	463b      	mov	r3, r7
 8009830:	f7f7 f94a 	bl	8000ac8 <__aeabi_dcmpeq>
 8009834:	b910      	cbnz	r0, 800983c <_dtoa_r+0x184>
 8009836:	9b00      	ldr	r3, [sp, #0]
 8009838:	3b01      	subs	r3, #1
 800983a:	9300      	str	r3, [sp, #0]
 800983c:	9b00      	ldr	r3, [sp, #0]
 800983e:	2b16      	cmp	r3, #22
 8009840:	d85a      	bhi.n	80098f8 <_dtoa_r+0x240>
 8009842:	9a00      	ldr	r2, [sp, #0]
 8009844:	4b57      	ldr	r3, [pc, #348]	; (80099a4 <_dtoa_r+0x2ec>)
 8009846:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800984a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800984e:	ec51 0b19 	vmov	r0, r1, d9
 8009852:	f7f7 f943 	bl	8000adc <__aeabi_dcmplt>
 8009856:	2800      	cmp	r0, #0
 8009858:	d050      	beq.n	80098fc <_dtoa_r+0x244>
 800985a:	9b00      	ldr	r3, [sp, #0]
 800985c:	3b01      	subs	r3, #1
 800985e:	9300      	str	r3, [sp, #0]
 8009860:	2300      	movs	r3, #0
 8009862:	930b      	str	r3, [sp, #44]	; 0x2c
 8009864:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009866:	1b5d      	subs	r5, r3, r5
 8009868:	1e6b      	subs	r3, r5, #1
 800986a:	9305      	str	r3, [sp, #20]
 800986c:	bf45      	ittet	mi
 800986e:	f1c5 0301 	rsbmi	r3, r5, #1
 8009872:	9304      	strmi	r3, [sp, #16]
 8009874:	2300      	movpl	r3, #0
 8009876:	2300      	movmi	r3, #0
 8009878:	bf4c      	ite	mi
 800987a:	9305      	strmi	r3, [sp, #20]
 800987c:	9304      	strpl	r3, [sp, #16]
 800987e:	9b00      	ldr	r3, [sp, #0]
 8009880:	2b00      	cmp	r3, #0
 8009882:	db3d      	blt.n	8009900 <_dtoa_r+0x248>
 8009884:	9b05      	ldr	r3, [sp, #20]
 8009886:	9a00      	ldr	r2, [sp, #0]
 8009888:	920a      	str	r2, [sp, #40]	; 0x28
 800988a:	4413      	add	r3, r2
 800988c:	9305      	str	r3, [sp, #20]
 800988e:	2300      	movs	r3, #0
 8009890:	9307      	str	r3, [sp, #28]
 8009892:	9b06      	ldr	r3, [sp, #24]
 8009894:	2b09      	cmp	r3, #9
 8009896:	f200 8089 	bhi.w	80099ac <_dtoa_r+0x2f4>
 800989a:	2b05      	cmp	r3, #5
 800989c:	bfc4      	itt	gt
 800989e:	3b04      	subgt	r3, #4
 80098a0:	9306      	strgt	r3, [sp, #24]
 80098a2:	9b06      	ldr	r3, [sp, #24]
 80098a4:	f1a3 0302 	sub.w	r3, r3, #2
 80098a8:	bfcc      	ite	gt
 80098aa:	2500      	movgt	r5, #0
 80098ac:	2501      	movle	r5, #1
 80098ae:	2b03      	cmp	r3, #3
 80098b0:	f200 8087 	bhi.w	80099c2 <_dtoa_r+0x30a>
 80098b4:	e8df f003 	tbb	[pc, r3]
 80098b8:	59383a2d 	.word	0x59383a2d
 80098bc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80098c0:	441d      	add	r5, r3
 80098c2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80098c6:	2b20      	cmp	r3, #32
 80098c8:	bfc1      	itttt	gt
 80098ca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80098ce:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80098d2:	fa0b f303 	lslgt.w	r3, fp, r3
 80098d6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80098da:	bfda      	itte	le
 80098dc:	f1c3 0320 	rsble	r3, r3, #32
 80098e0:	fa06 f003 	lslle.w	r0, r6, r3
 80098e4:	4318      	orrgt	r0, r3
 80098e6:	f7f6 fe0d 	bl	8000504 <__aeabi_ui2d>
 80098ea:	2301      	movs	r3, #1
 80098ec:	4606      	mov	r6, r0
 80098ee:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80098f2:	3d01      	subs	r5, #1
 80098f4:	930e      	str	r3, [sp, #56]	; 0x38
 80098f6:	e76a      	b.n	80097ce <_dtoa_r+0x116>
 80098f8:	2301      	movs	r3, #1
 80098fa:	e7b2      	b.n	8009862 <_dtoa_r+0x1aa>
 80098fc:	900b      	str	r0, [sp, #44]	; 0x2c
 80098fe:	e7b1      	b.n	8009864 <_dtoa_r+0x1ac>
 8009900:	9b04      	ldr	r3, [sp, #16]
 8009902:	9a00      	ldr	r2, [sp, #0]
 8009904:	1a9b      	subs	r3, r3, r2
 8009906:	9304      	str	r3, [sp, #16]
 8009908:	4253      	negs	r3, r2
 800990a:	9307      	str	r3, [sp, #28]
 800990c:	2300      	movs	r3, #0
 800990e:	930a      	str	r3, [sp, #40]	; 0x28
 8009910:	e7bf      	b.n	8009892 <_dtoa_r+0x1da>
 8009912:	2300      	movs	r3, #0
 8009914:	9308      	str	r3, [sp, #32]
 8009916:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009918:	2b00      	cmp	r3, #0
 800991a:	dc55      	bgt.n	80099c8 <_dtoa_r+0x310>
 800991c:	2301      	movs	r3, #1
 800991e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009922:	461a      	mov	r2, r3
 8009924:	9209      	str	r2, [sp, #36]	; 0x24
 8009926:	e00c      	b.n	8009942 <_dtoa_r+0x28a>
 8009928:	2301      	movs	r3, #1
 800992a:	e7f3      	b.n	8009914 <_dtoa_r+0x25c>
 800992c:	2300      	movs	r3, #0
 800992e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009930:	9308      	str	r3, [sp, #32]
 8009932:	9b00      	ldr	r3, [sp, #0]
 8009934:	4413      	add	r3, r2
 8009936:	9302      	str	r3, [sp, #8]
 8009938:	3301      	adds	r3, #1
 800993a:	2b01      	cmp	r3, #1
 800993c:	9303      	str	r3, [sp, #12]
 800993e:	bfb8      	it	lt
 8009940:	2301      	movlt	r3, #1
 8009942:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009944:	2200      	movs	r2, #0
 8009946:	6042      	str	r2, [r0, #4]
 8009948:	2204      	movs	r2, #4
 800994a:	f102 0614 	add.w	r6, r2, #20
 800994e:	429e      	cmp	r6, r3
 8009950:	6841      	ldr	r1, [r0, #4]
 8009952:	d93d      	bls.n	80099d0 <_dtoa_r+0x318>
 8009954:	4620      	mov	r0, r4
 8009956:	f000 fca9 	bl	800a2ac <_Balloc>
 800995a:	9001      	str	r0, [sp, #4]
 800995c:	2800      	cmp	r0, #0
 800995e:	d13b      	bne.n	80099d8 <_dtoa_r+0x320>
 8009960:	4b11      	ldr	r3, [pc, #68]	; (80099a8 <_dtoa_r+0x2f0>)
 8009962:	4602      	mov	r2, r0
 8009964:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009968:	e6c0      	b.n	80096ec <_dtoa_r+0x34>
 800996a:	2301      	movs	r3, #1
 800996c:	e7df      	b.n	800992e <_dtoa_r+0x276>
 800996e:	bf00      	nop
 8009970:	636f4361 	.word	0x636f4361
 8009974:	3fd287a7 	.word	0x3fd287a7
 8009978:	8b60c8b3 	.word	0x8b60c8b3
 800997c:	3fc68a28 	.word	0x3fc68a28
 8009980:	509f79fb 	.word	0x509f79fb
 8009984:	3fd34413 	.word	0x3fd34413
 8009988:	0800c4b9 	.word	0x0800c4b9
 800998c:	0800c4d0 	.word	0x0800c4d0
 8009990:	7ff00000 	.word	0x7ff00000
 8009994:	0800c4b5 	.word	0x0800c4b5
 8009998:	0800c4ac 	.word	0x0800c4ac
 800999c:	0800c489 	.word	0x0800c489
 80099a0:	3ff80000 	.word	0x3ff80000
 80099a4:	0800c5c0 	.word	0x0800c5c0
 80099a8:	0800c52b 	.word	0x0800c52b
 80099ac:	2501      	movs	r5, #1
 80099ae:	2300      	movs	r3, #0
 80099b0:	9306      	str	r3, [sp, #24]
 80099b2:	9508      	str	r5, [sp, #32]
 80099b4:	f04f 33ff 	mov.w	r3, #4294967295
 80099b8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80099bc:	2200      	movs	r2, #0
 80099be:	2312      	movs	r3, #18
 80099c0:	e7b0      	b.n	8009924 <_dtoa_r+0x26c>
 80099c2:	2301      	movs	r3, #1
 80099c4:	9308      	str	r3, [sp, #32]
 80099c6:	e7f5      	b.n	80099b4 <_dtoa_r+0x2fc>
 80099c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099ca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80099ce:	e7b8      	b.n	8009942 <_dtoa_r+0x28a>
 80099d0:	3101      	adds	r1, #1
 80099d2:	6041      	str	r1, [r0, #4]
 80099d4:	0052      	lsls	r2, r2, #1
 80099d6:	e7b8      	b.n	800994a <_dtoa_r+0x292>
 80099d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099da:	9a01      	ldr	r2, [sp, #4]
 80099dc:	601a      	str	r2, [r3, #0]
 80099de:	9b03      	ldr	r3, [sp, #12]
 80099e0:	2b0e      	cmp	r3, #14
 80099e2:	f200 809d 	bhi.w	8009b20 <_dtoa_r+0x468>
 80099e6:	2d00      	cmp	r5, #0
 80099e8:	f000 809a 	beq.w	8009b20 <_dtoa_r+0x468>
 80099ec:	9b00      	ldr	r3, [sp, #0]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	dd32      	ble.n	8009a58 <_dtoa_r+0x3a0>
 80099f2:	4ab7      	ldr	r2, [pc, #732]	; (8009cd0 <_dtoa_r+0x618>)
 80099f4:	f003 030f 	and.w	r3, r3, #15
 80099f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80099fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a00:	9b00      	ldr	r3, [sp, #0]
 8009a02:	05d8      	lsls	r0, r3, #23
 8009a04:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009a08:	d516      	bpl.n	8009a38 <_dtoa_r+0x380>
 8009a0a:	4bb2      	ldr	r3, [pc, #712]	; (8009cd4 <_dtoa_r+0x61c>)
 8009a0c:	ec51 0b19 	vmov	r0, r1, d9
 8009a10:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009a14:	f7f6 ff1a 	bl	800084c <__aeabi_ddiv>
 8009a18:	f007 070f 	and.w	r7, r7, #15
 8009a1c:	4682      	mov	sl, r0
 8009a1e:	468b      	mov	fp, r1
 8009a20:	2503      	movs	r5, #3
 8009a22:	4eac      	ldr	r6, [pc, #688]	; (8009cd4 <_dtoa_r+0x61c>)
 8009a24:	b957      	cbnz	r7, 8009a3c <_dtoa_r+0x384>
 8009a26:	4642      	mov	r2, r8
 8009a28:	464b      	mov	r3, r9
 8009a2a:	4650      	mov	r0, sl
 8009a2c:	4659      	mov	r1, fp
 8009a2e:	f7f6 ff0d 	bl	800084c <__aeabi_ddiv>
 8009a32:	4682      	mov	sl, r0
 8009a34:	468b      	mov	fp, r1
 8009a36:	e028      	b.n	8009a8a <_dtoa_r+0x3d2>
 8009a38:	2502      	movs	r5, #2
 8009a3a:	e7f2      	b.n	8009a22 <_dtoa_r+0x36a>
 8009a3c:	07f9      	lsls	r1, r7, #31
 8009a3e:	d508      	bpl.n	8009a52 <_dtoa_r+0x39a>
 8009a40:	4640      	mov	r0, r8
 8009a42:	4649      	mov	r1, r9
 8009a44:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009a48:	f7f6 fdd6 	bl	80005f8 <__aeabi_dmul>
 8009a4c:	3501      	adds	r5, #1
 8009a4e:	4680      	mov	r8, r0
 8009a50:	4689      	mov	r9, r1
 8009a52:	107f      	asrs	r7, r7, #1
 8009a54:	3608      	adds	r6, #8
 8009a56:	e7e5      	b.n	8009a24 <_dtoa_r+0x36c>
 8009a58:	f000 809b 	beq.w	8009b92 <_dtoa_r+0x4da>
 8009a5c:	9b00      	ldr	r3, [sp, #0]
 8009a5e:	4f9d      	ldr	r7, [pc, #628]	; (8009cd4 <_dtoa_r+0x61c>)
 8009a60:	425e      	negs	r6, r3
 8009a62:	4b9b      	ldr	r3, [pc, #620]	; (8009cd0 <_dtoa_r+0x618>)
 8009a64:	f006 020f 	and.w	r2, r6, #15
 8009a68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a70:	ec51 0b19 	vmov	r0, r1, d9
 8009a74:	f7f6 fdc0 	bl	80005f8 <__aeabi_dmul>
 8009a78:	1136      	asrs	r6, r6, #4
 8009a7a:	4682      	mov	sl, r0
 8009a7c:	468b      	mov	fp, r1
 8009a7e:	2300      	movs	r3, #0
 8009a80:	2502      	movs	r5, #2
 8009a82:	2e00      	cmp	r6, #0
 8009a84:	d17a      	bne.n	8009b7c <_dtoa_r+0x4c4>
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d1d3      	bne.n	8009a32 <_dtoa_r+0x37a>
 8009a8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	f000 8082 	beq.w	8009b96 <_dtoa_r+0x4de>
 8009a92:	4b91      	ldr	r3, [pc, #580]	; (8009cd8 <_dtoa_r+0x620>)
 8009a94:	2200      	movs	r2, #0
 8009a96:	4650      	mov	r0, sl
 8009a98:	4659      	mov	r1, fp
 8009a9a:	f7f7 f81f 	bl	8000adc <__aeabi_dcmplt>
 8009a9e:	2800      	cmp	r0, #0
 8009aa0:	d079      	beq.n	8009b96 <_dtoa_r+0x4de>
 8009aa2:	9b03      	ldr	r3, [sp, #12]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d076      	beq.n	8009b96 <_dtoa_r+0x4de>
 8009aa8:	9b02      	ldr	r3, [sp, #8]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	dd36      	ble.n	8009b1c <_dtoa_r+0x464>
 8009aae:	9b00      	ldr	r3, [sp, #0]
 8009ab0:	4650      	mov	r0, sl
 8009ab2:	4659      	mov	r1, fp
 8009ab4:	1e5f      	subs	r7, r3, #1
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	4b88      	ldr	r3, [pc, #544]	; (8009cdc <_dtoa_r+0x624>)
 8009aba:	f7f6 fd9d 	bl	80005f8 <__aeabi_dmul>
 8009abe:	9e02      	ldr	r6, [sp, #8]
 8009ac0:	4682      	mov	sl, r0
 8009ac2:	468b      	mov	fp, r1
 8009ac4:	3501      	adds	r5, #1
 8009ac6:	4628      	mov	r0, r5
 8009ac8:	f7f6 fd2c 	bl	8000524 <__aeabi_i2d>
 8009acc:	4652      	mov	r2, sl
 8009ace:	465b      	mov	r3, fp
 8009ad0:	f7f6 fd92 	bl	80005f8 <__aeabi_dmul>
 8009ad4:	4b82      	ldr	r3, [pc, #520]	; (8009ce0 <_dtoa_r+0x628>)
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	f7f6 fbd8 	bl	800028c <__adddf3>
 8009adc:	46d0      	mov	r8, sl
 8009ade:	46d9      	mov	r9, fp
 8009ae0:	4682      	mov	sl, r0
 8009ae2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009ae6:	2e00      	cmp	r6, #0
 8009ae8:	d158      	bne.n	8009b9c <_dtoa_r+0x4e4>
 8009aea:	4b7e      	ldr	r3, [pc, #504]	; (8009ce4 <_dtoa_r+0x62c>)
 8009aec:	2200      	movs	r2, #0
 8009aee:	4640      	mov	r0, r8
 8009af0:	4649      	mov	r1, r9
 8009af2:	f7f6 fbc9 	bl	8000288 <__aeabi_dsub>
 8009af6:	4652      	mov	r2, sl
 8009af8:	465b      	mov	r3, fp
 8009afa:	4680      	mov	r8, r0
 8009afc:	4689      	mov	r9, r1
 8009afe:	f7f7 f80b 	bl	8000b18 <__aeabi_dcmpgt>
 8009b02:	2800      	cmp	r0, #0
 8009b04:	f040 8295 	bne.w	800a032 <_dtoa_r+0x97a>
 8009b08:	4652      	mov	r2, sl
 8009b0a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009b0e:	4640      	mov	r0, r8
 8009b10:	4649      	mov	r1, r9
 8009b12:	f7f6 ffe3 	bl	8000adc <__aeabi_dcmplt>
 8009b16:	2800      	cmp	r0, #0
 8009b18:	f040 8289 	bne.w	800a02e <_dtoa_r+0x976>
 8009b1c:	ec5b ab19 	vmov	sl, fp, d9
 8009b20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	f2c0 8148 	blt.w	8009db8 <_dtoa_r+0x700>
 8009b28:	9a00      	ldr	r2, [sp, #0]
 8009b2a:	2a0e      	cmp	r2, #14
 8009b2c:	f300 8144 	bgt.w	8009db8 <_dtoa_r+0x700>
 8009b30:	4b67      	ldr	r3, [pc, #412]	; (8009cd0 <_dtoa_r+0x618>)
 8009b32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b36:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009b3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	f280 80d5 	bge.w	8009cec <_dtoa_r+0x634>
 8009b42:	9b03      	ldr	r3, [sp, #12]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	f300 80d1 	bgt.w	8009cec <_dtoa_r+0x634>
 8009b4a:	f040 826f 	bne.w	800a02c <_dtoa_r+0x974>
 8009b4e:	4b65      	ldr	r3, [pc, #404]	; (8009ce4 <_dtoa_r+0x62c>)
 8009b50:	2200      	movs	r2, #0
 8009b52:	4640      	mov	r0, r8
 8009b54:	4649      	mov	r1, r9
 8009b56:	f7f6 fd4f 	bl	80005f8 <__aeabi_dmul>
 8009b5a:	4652      	mov	r2, sl
 8009b5c:	465b      	mov	r3, fp
 8009b5e:	f7f6 ffd1 	bl	8000b04 <__aeabi_dcmpge>
 8009b62:	9e03      	ldr	r6, [sp, #12]
 8009b64:	4637      	mov	r7, r6
 8009b66:	2800      	cmp	r0, #0
 8009b68:	f040 8245 	bne.w	8009ff6 <_dtoa_r+0x93e>
 8009b6c:	9d01      	ldr	r5, [sp, #4]
 8009b6e:	2331      	movs	r3, #49	; 0x31
 8009b70:	f805 3b01 	strb.w	r3, [r5], #1
 8009b74:	9b00      	ldr	r3, [sp, #0]
 8009b76:	3301      	adds	r3, #1
 8009b78:	9300      	str	r3, [sp, #0]
 8009b7a:	e240      	b.n	8009ffe <_dtoa_r+0x946>
 8009b7c:	07f2      	lsls	r2, r6, #31
 8009b7e:	d505      	bpl.n	8009b8c <_dtoa_r+0x4d4>
 8009b80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b84:	f7f6 fd38 	bl	80005f8 <__aeabi_dmul>
 8009b88:	3501      	adds	r5, #1
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	1076      	asrs	r6, r6, #1
 8009b8e:	3708      	adds	r7, #8
 8009b90:	e777      	b.n	8009a82 <_dtoa_r+0x3ca>
 8009b92:	2502      	movs	r5, #2
 8009b94:	e779      	b.n	8009a8a <_dtoa_r+0x3d2>
 8009b96:	9f00      	ldr	r7, [sp, #0]
 8009b98:	9e03      	ldr	r6, [sp, #12]
 8009b9a:	e794      	b.n	8009ac6 <_dtoa_r+0x40e>
 8009b9c:	9901      	ldr	r1, [sp, #4]
 8009b9e:	4b4c      	ldr	r3, [pc, #304]	; (8009cd0 <_dtoa_r+0x618>)
 8009ba0:	4431      	add	r1, r6
 8009ba2:	910d      	str	r1, [sp, #52]	; 0x34
 8009ba4:	9908      	ldr	r1, [sp, #32]
 8009ba6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009baa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009bae:	2900      	cmp	r1, #0
 8009bb0:	d043      	beq.n	8009c3a <_dtoa_r+0x582>
 8009bb2:	494d      	ldr	r1, [pc, #308]	; (8009ce8 <_dtoa_r+0x630>)
 8009bb4:	2000      	movs	r0, #0
 8009bb6:	f7f6 fe49 	bl	800084c <__aeabi_ddiv>
 8009bba:	4652      	mov	r2, sl
 8009bbc:	465b      	mov	r3, fp
 8009bbe:	f7f6 fb63 	bl	8000288 <__aeabi_dsub>
 8009bc2:	9d01      	ldr	r5, [sp, #4]
 8009bc4:	4682      	mov	sl, r0
 8009bc6:	468b      	mov	fp, r1
 8009bc8:	4649      	mov	r1, r9
 8009bca:	4640      	mov	r0, r8
 8009bcc:	f7f6 ffc4 	bl	8000b58 <__aeabi_d2iz>
 8009bd0:	4606      	mov	r6, r0
 8009bd2:	f7f6 fca7 	bl	8000524 <__aeabi_i2d>
 8009bd6:	4602      	mov	r2, r0
 8009bd8:	460b      	mov	r3, r1
 8009bda:	4640      	mov	r0, r8
 8009bdc:	4649      	mov	r1, r9
 8009bde:	f7f6 fb53 	bl	8000288 <__aeabi_dsub>
 8009be2:	3630      	adds	r6, #48	; 0x30
 8009be4:	f805 6b01 	strb.w	r6, [r5], #1
 8009be8:	4652      	mov	r2, sl
 8009bea:	465b      	mov	r3, fp
 8009bec:	4680      	mov	r8, r0
 8009bee:	4689      	mov	r9, r1
 8009bf0:	f7f6 ff74 	bl	8000adc <__aeabi_dcmplt>
 8009bf4:	2800      	cmp	r0, #0
 8009bf6:	d163      	bne.n	8009cc0 <_dtoa_r+0x608>
 8009bf8:	4642      	mov	r2, r8
 8009bfa:	464b      	mov	r3, r9
 8009bfc:	4936      	ldr	r1, [pc, #216]	; (8009cd8 <_dtoa_r+0x620>)
 8009bfe:	2000      	movs	r0, #0
 8009c00:	f7f6 fb42 	bl	8000288 <__aeabi_dsub>
 8009c04:	4652      	mov	r2, sl
 8009c06:	465b      	mov	r3, fp
 8009c08:	f7f6 ff68 	bl	8000adc <__aeabi_dcmplt>
 8009c0c:	2800      	cmp	r0, #0
 8009c0e:	f040 80b5 	bne.w	8009d7c <_dtoa_r+0x6c4>
 8009c12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c14:	429d      	cmp	r5, r3
 8009c16:	d081      	beq.n	8009b1c <_dtoa_r+0x464>
 8009c18:	4b30      	ldr	r3, [pc, #192]	; (8009cdc <_dtoa_r+0x624>)
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	4650      	mov	r0, sl
 8009c1e:	4659      	mov	r1, fp
 8009c20:	f7f6 fcea 	bl	80005f8 <__aeabi_dmul>
 8009c24:	4b2d      	ldr	r3, [pc, #180]	; (8009cdc <_dtoa_r+0x624>)
 8009c26:	4682      	mov	sl, r0
 8009c28:	468b      	mov	fp, r1
 8009c2a:	4640      	mov	r0, r8
 8009c2c:	4649      	mov	r1, r9
 8009c2e:	2200      	movs	r2, #0
 8009c30:	f7f6 fce2 	bl	80005f8 <__aeabi_dmul>
 8009c34:	4680      	mov	r8, r0
 8009c36:	4689      	mov	r9, r1
 8009c38:	e7c6      	b.n	8009bc8 <_dtoa_r+0x510>
 8009c3a:	4650      	mov	r0, sl
 8009c3c:	4659      	mov	r1, fp
 8009c3e:	f7f6 fcdb 	bl	80005f8 <__aeabi_dmul>
 8009c42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c44:	9d01      	ldr	r5, [sp, #4]
 8009c46:	930f      	str	r3, [sp, #60]	; 0x3c
 8009c48:	4682      	mov	sl, r0
 8009c4a:	468b      	mov	fp, r1
 8009c4c:	4649      	mov	r1, r9
 8009c4e:	4640      	mov	r0, r8
 8009c50:	f7f6 ff82 	bl	8000b58 <__aeabi_d2iz>
 8009c54:	4606      	mov	r6, r0
 8009c56:	f7f6 fc65 	bl	8000524 <__aeabi_i2d>
 8009c5a:	3630      	adds	r6, #48	; 0x30
 8009c5c:	4602      	mov	r2, r0
 8009c5e:	460b      	mov	r3, r1
 8009c60:	4640      	mov	r0, r8
 8009c62:	4649      	mov	r1, r9
 8009c64:	f7f6 fb10 	bl	8000288 <__aeabi_dsub>
 8009c68:	f805 6b01 	strb.w	r6, [r5], #1
 8009c6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c6e:	429d      	cmp	r5, r3
 8009c70:	4680      	mov	r8, r0
 8009c72:	4689      	mov	r9, r1
 8009c74:	f04f 0200 	mov.w	r2, #0
 8009c78:	d124      	bne.n	8009cc4 <_dtoa_r+0x60c>
 8009c7a:	4b1b      	ldr	r3, [pc, #108]	; (8009ce8 <_dtoa_r+0x630>)
 8009c7c:	4650      	mov	r0, sl
 8009c7e:	4659      	mov	r1, fp
 8009c80:	f7f6 fb04 	bl	800028c <__adddf3>
 8009c84:	4602      	mov	r2, r0
 8009c86:	460b      	mov	r3, r1
 8009c88:	4640      	mov	r0, r8
 8009c8a:	4649      	mov	r1, r9
 8009c8c:	f7f6 ff44 	bl	8000b18 <__aeabi_dcmpgt>
 8009c90:	2800      	cmp	r0, #0
 8009c92:	d173      	bne.n	8009d7c <_dtoa_r+0x6c4>
 8009c94:	4652      	mov	r2, sl
 8009c96:	465b      	mov	r3, fp
 8009c98:	4913      	ldr	r1, [pc, #76]	; (8009ce8 <_dtoa_r+0x630>)
 8009c9a:	2000      	movs	r0, #0
 8009c9c:	f7f6 faf4 	bl	8000288 <__aeabi_dsub>
 8009ca0:	4602      	mov	r2, r0
 8009ca2:	460b      	mov	r3, r1
 8009ca4:	4640      	mov	r0, r8
 8009ca6:	4649      	mov	r1, r9
 8009ca8:	f7f6 ff18 	bl	8000adc <__aeabi_dcmplt>
 8009cac:	2800      	cmp	r0, #0
 8009cae:	f43f af35 	beq.w	8009b1c <_dtoa_r+0x464>
 8009cb2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009cb4:	1e6b      	subs	r3, r5, #1
 8009cb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8009cb8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009cbc:	2b30      	cmp	r3, #48	; 0x30
 8009cbe:	d0f8      	beq.n	8009cb2 <_dtoa_r+0x5fa>
 8009cc0:	9700      	str	r7, [sp, #0]
 8009cc2:	e049      	b.n	8009d58 <_dtoa_r+0x6a0>
 8009cc4:	4b05      	ldr	r3, [pc, #20]	; (8009cdc <_dtoa_r+0x624>)
 8009cc6:	f7f6 fc97 	bl	80005f8 <__aeabi_dmul>
 8009cca:	4680      	mov	r8, r0
 8009ccc:	4689      	mov	r9, r1
 8009cce:	e7bd      	b.n	8009c4c <_dtoa_r+0x594>
 8009cd0:	0800c5c0 	.word	0x0800c5c0
 8009cd4:	0800c598 	.word	0x0800c598
 8009cd8:	3ff00000 	.word	0x3ff00000
 8009cdc:	40240000 	.word	0x40240000
 8009ce0:	401c0000 	.word	0x401c0000
 8009ce4:	40140000 	.word	0x40140000
 8009ce8:	3fe00000 	.word	0x3fe00000
 8009cec:	9d01      	ldr	r5, [sp, #4]
 8009cee:	4656      	mov	r6, sl
 8009cf0:	465f      	mov	r7, fp
 8009cf2:	4642      	mov	r2, r8
 8009cf4:	464b      	mov	r3, r9
 8009cf6:	4630      	mov	r0, r6
 8009cf8:	4639      	mov	r1, r7
 8009cfa:	f7f6 fda7 	bl	800084c <__aeabi_ddiv>
 8009cfe:	f7f6 ff2b 	bl	8000b58 <__aeabi_d2iz>
 8009d02:	4682      	mov	sl, r0
 8009d04:	f7f6 fc0e 	bl	8000524 <__aeabi_i2d>
 8009d08:	4642      	mov	r2, r8
 8009d0a:	464b      	mov	r3, r9
 8009d0c:	f7f6 fc74 	bl	80005f8 <__aeabi_dmul>
 8009d10:	4602      	mov	r2, r0
 8009d12:	460b      	mov	r3, r1
 8009d14:	4630      	mov	r0, r6
 8009d16:	4639      	mov	r1, r7
 8009d18:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009d1c:	f7f6 fab4 	bl	8000288 <__aeabi_dsub>
 8009d20:	f805 6b01 	strb.w	r6, [r5], #1
 8009d24:	9e01      	ldr	r6, [sp, #4]
 8009d26:	9f03      	ldr	r7, [sp, #12]
 8009d28:	1bae      	subs	r6, r5, r6
 8009d2a:	42b7      	cmp	r7, r6
 8009d2c:	4602      	mov	r2, r0
 8009d2e:	460b      	mov	r3, r1
 8009d30:	d135      	bne.n	8009d9e <_dtoa_r+0x6e6>
 8009d32:	f7f6 faab 	bl	800028c <__adddf3>
 8009d36:	4642      	mov	r2, r8
 8009d38:	464b      	mov	r3, r9
 8009d3a:	4606      	mov	r6, r0
 8009d3c:	460f      	mov	r7, r1
 8009d3e:	f7f6 feeb 	bl	8000b18 <__aeabi_dcmpgt>
 8009d42:	b9d0      	cbnz	r0, 8009d7a <_dtoa_r+0x6c2>
 8009d44:	4642      	mov	r2, r8
 8009d46:	464b      	mov	r3, r9
 8009d48:	4630      	mov	r0, r6
 8009d4a:	4639      	mov	r1, r7
 8009d4c:	f7f6 febc 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d50:	b110      	cbz	r0, 8009d58 <_dtoa_r+0x6a0>
 8009d52:	f01a 0f01 	tst.w	sl, #1
 8009d56:	d110      	bne.n	8009d7a <_dtoa_r+0x6c2>
 8009d58:	4620      	mov	r0, r4
 8009d5a:	ee18 1a10 	vmov	r1, s16
 8009d5e:	f000 fae5 	bl	800a32c <_Bfree>
 8009d62:	2300      	movs	r3, #0
 8009d64:	9800      	ldr	r0, [sp, #0]
 8009d66:	702b      	strb	r3, [r5, #0]
 8009d68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d6a:	3001      	adds	r0, #1
 8009d6c:	6018      	str	r0, [r3, #0]
 8009d6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	f43f acf1 	beq.w	8009758 <_dtoa_r+0xa0>
 8009d76:	601d      	str	r5, [r3, #0]
 8009d78:	e4ee      	b.n	8009758 <_dtoa_r+0xa0>
 8009d7a:	9f00      	ldr	r7, [sp, #0]
 8009d7c:	462b      	mov	r3, r5
 8009d7e:	461d      	mov	r5, r3
 8009d80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d84:	2a39      	cmp	r2, #57	; 0x39
 8009d86:	d106      	bne.n	8009d96 <_dtoa_r+0x6de>
 8009d88:	9a01      	ldr	r2, [sp, #4]
 8009d8a:	429a      	cmp	r2, r3
 8009d8c:	d1f7      	bne.n	8009d7e <_dtoa_r+0x6c6>
 8009d8e:	9901      	ldr	r1, [sp, #4]
 8009d90:	2230      	movs	r2, #48	; 0x30
 8009d92:	3701      	adds	r7, #1
 8009d94:	700a      	strb	r2, [r1, #0]
 8009d96:	781a      	ldrb	r2, [r3, #0]
 8009d98:	3201      	adds	r2, #1
 8009d9a:	701a      	strb	r2, [r3, #0]
 8009d9c:	e790      	b.n	8009cc0 <_dtoa_r+0x608>
 8009d9e:	4ba6      	ldr	r3, [pc, #664]	; (800a038 <_dtoa_r+0x980>)
 8009da0:	2200      	movs	r2, #0
 8009da2:	f7f6 fc29 	bl	80005f8 <__aeabi_dmul>
 8009da6:	2200      	movs	r2, #0
 8009da8:	2300      	movs	r3, #0
 8009daa:	4606      	mov	r6, r0
 8009dac:	460f      	mov	r7, r1
 8009dae:	f7f6 fe8b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009db2:	2800      	cmp	r0, #0
 8009db4:	d09d      	beq.n	8009cf2 <_dtoa_r+0x63a>
 8009db6:	e7cf      	b.n	8009d58 <_dtoa_r+0x6a0>
 8009db8:	9a08      	ldr	r2, [sp, #32]
 8009dba:	2a00      	cmp	r2, #0
 8009dbc:	f000 80d7 	beq.w	8009f6e <_dtoa_r+0x8b6>
 8009dc0:	9a06      	ldr	r2, [sp, #24]
 8009dc2:	2a01      	cmp	r2, #1
 8009dc4:	f300 80ba 	bgt.w	8009f3c <_dtoa_r+0x884>
 8009dc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009dca:	2a00      	cmp	r2, #0
 8009dcc:	f000 80b2 	beq.w	8009f34 <_dtoa_r+0x87c>
 8009dd0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009dd4:	9e07      	ldr	r6, [sp, #28]
 8009dd6:	9d04      	ldr	r5, [sp, #16]
 8009dd8:	9a04      	ldr	r2, [sp, #16]
 8009dda:	441a      	add	r2, r3
 8009ddc:	9204      	str	r2, [sp, #16]
 8009dde:	9a05      	ldr	r2, [sp, #20]
 8009de0:	2101      	movs	r1, #1
 8009de2:	441a      	add	r2, r3
 8009de4:	4620      	mov	r0, r4
 8009de6:	9205      	str	r2, [sp, #20]
 8009de8:	f000 fb58 	bl	800a49c <__i2b>
 8009dec:	4607      	mov	r7, r0
 8009dee:	2d00      	cmp	r5, #0
 8009df0:	dd0c      	ble.n	8009e0c <_dtoa_r+0x754>
 8009df2:	9b05      	ldr	r3, [sp, #20]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	dd09      	ble.n	8009e0c <_dtoa_r+0x754>
 8009df8:	42ab      	cmp	r3, r5
 8009dfa:	9a04      	ldr	r2, [sp, #16]
 8009dfc:	bfa8      	it	ge
 8009dfe:	462b      	movge	r3, r5
 8009e00:	1ad2      	subs	r2, r2, r3
 8009e02:	9204      	str	r2, [sp, #16]
 8009e04:	9a05      	ldr	r2, [sp, #20]
 8009e06:	1aed      	subs	r5, r5, r3
 8009e08:	1ad3      	subs	r3, r2, r3
 8009e0a:	9305      	str	r3, [sp, #20]
 8009e0c:	9b07      	ldr	r3, [sp, #28]
 8009e0e:	b31b      	cbz	r3, 8009e58 <_dtoa_r+0x7a0>
 8009e10:	9b08      	ldr	r3, [sp, #32]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	f000 80af 	beq.w	8009f76 <_dtoa_r+0x8be>
 8009e18:	2e00      	cmp	r6, #0
 8009e1a:	dd13      	ble.n	8009e44 <_dtoa_r+0x78c>
 8009e1c:	4639      	mov	r1, r7
 8009e1e:	4632      	mov	r2, r6
 8009e20:	4620      	mov	r0, r4
 8009e22:	f000 fbfb 	bl	800a61c <__pow5mult>
 8009e26:	ee18 2a10 	vmov	r2, s16
 8009e2a:	4601      	mov	r1, r0
 8009e2c:	4607      	mov	r7, r0
 8009e2e:	4620      	mov	r0, r4
 8009e30:	f000 fb4a 	bl	800a4c8 <__multiply>
 8009e34:	ee18 1a10 	vmov	r1, s16
 8009e38:	4680      	mov	r8, r0
 8009e3a:	4620      	mov	r0, r4
 8009e3c:	f000 fa76 	bl	800a32c <_Bfree>
 8009e40:	ee08 8a10 	vmov	s16, r8
 8009e44:	9b07      	ldr	r3, [sp, #28]
 8009e46:	1b9a      	subs	r2, r3, r6
 8009e48:	d006      	beq.n	8009e58 <_dtoa_r+0x7a0>
 8009e4a:	ee18 1a10 	vmov	r1, s16
 8009e4e:	4620      	mov	r0, r4
 8009e50:	f000 fbe4 	bl	800a61c <__pow5mult>
 8009e54:	ee08 0a10 	vmov	s16, r0
 8009e58:	2101      	movs	r1, #1
 8009e5a:	4620      	mov	r0, r4
 8009e5c:	f000 fb1e 	bl	800a49c <__i2b>
 8009e60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	4606      	mov	r6, r0
 8009e66:	f340 8088 	ble.w	8009f7a <_dtoa_r+0x8c2>
 8009e6a:	461a      	mov	r2, r3
 8009e6c:	4601      	mov	r1, r0
 8009e6e:	4620      	mov	r0, r4
 8009e70:	f000 fbd4 	bl	800a61c <__pow5mult>
 8009e74:	9b06      	ldr	r3, [sp, #24]
 8009e76:	2b01      	cmp	r3, #1
 8009e78:	4606      	mov	r6, r0
 8009e7a:	f340 8081 	ble.w	8009f80 <_dtoa_r+0x8c8>
 8009e7e:	f04f 0800 	mov.w	r8, #0
 8009e82:	6933      	ldr	r3, [r6, #16]
 8009e84:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009e88:	6918      	ldr	r0, [r3, #16]
 8009e8a:	f000 fab7 	bl	800a3fc <__hi0bits>
 8009e8e:	f1c0 0020 	rsb	r0, r0, #32
 8009e92:	9b05      	ldr	r3, [sp, #20]
 8009e94:	4418      	add	r0, r3
 8009e96:	f010 001f 	ands.w	r0, r0, #31
 8009e9a:	f000 8092 	beq.w	8009fc2 <_dtoa_r+0x90a>
 8009e9e:	f1c0 0320 	rsb	r3, r0, #32
 8009ea2:	2b04      	cmp	r3, #4
 8009ea4:	f340 808a 	ble.w	8009fbc <_dtoa_r+0x904>
 8009ea8:	f1c0 001c 	rsb	r0, r0, #28
 8009eac:	9b04      	ldr	r3, [sp, #16]
 8009eae:	4403      	add	r3, r0
 8009eb0:	9304      	str	r3, [sp, #16]
 8009eb2:	9b05      	ldr	r3, [sp, #20]
 8009eb4:	4403      	add	r3, r0
 8009eb6:	4405      	add	r5, r0
 8009eb8:	9305      	str	r3, [sp, #20]
 8009eba:	9b04      	ldr	r3, [sp, #16]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	dd07      	ble.n	8009ed0 <_dtoa_r+0x818>
 8009ec0:	ee18 1a10 	vmov	r1, s16
 8009ec4:	461a      	mov	r2, r3
 8009ec6:	4620      	mov	r0, r4
 8009ec8:	f000 fc02 	bl	800a6d0 <__lshift>
 8009ecc:	ee08 0a10 	vmov	s16, r0
 8009ed0:	9b05      	ldr	r3, [sp, #20]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	dd05      	ble.n	8009ee2 <_dtoa_r+0x82a>
 8009ed6:	4631      	mov	r1, r6
 8009ed8:	461a      	mov	r2, r3
 8009eda:	4620      	mov	r0, r4
 8009edc:	f000 fbf8 	bl	800a6d0 <__lshift>
 8009ee0:	4606      	mov	r6, r0
 8009ee2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d06e      	beq.n	8009fc6 <_dtoa_r+0x90e>
 8009ee8:	ee18 0a10 	vmov	r0, s16
 8009eec:	4631      	mov	r1, r6
 8009eee:	f000 fc5f 	bl	800a7b0 <__mcmp>
 8009ef2:	2800      	cmp	r0, #0
 8009ef4:	da67      	bge.n	8009fc6 <_dtoa_r+0x90e>
 8009ef6:	9b00      	ldr	r3, [sp, #0]
 8009ef8:	3b01      	subs	r3, #1
 8009efa:	ee18 1a10 	vmov	r1, s16
 8009efe:	9300      	str	r3, [sp, #0]
 8009f00:	220a      	movs	r2, #10
 8009f02:	2300      	movs	r3, #0
 8009f04:	4620      	mov	r0, r4
 8009f06:	f000 fa33 	bl	800a370 <__multadd>
 8009f0a:	9b08      	ldr	r3, [sp, #32]
 8009f0c:	ee08 0a10 	vmov	s16, r0
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	f000 81b1 	beq.w	800a278 <_dtoa_r+0xbc0>
 8009f16:	2300      	movs	r3, #0
 8009f18:	4639      	mov	r1, r7
 8009f1a:	220a      	movs	r2, #10
 8009f1c:	4620      	mov	r0, r4
 8009f1e:	f000 fa27 	bl	800a370 <__multadd>
 8009f22:	9b02      	ldr	r3, [sp, #8]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	4607      	mov	r7, r0
 8009f28:	f300 808e 	bgt.w	800a048 <_dtoa_r+0x990>
 8009f2c:	9b06      	ldr	r3, [sp, #24]
 8009f2e:	2b02      	cmp	r3, #2
 8009f30:	dc51      	bgt.n	8009fd6 <_dtoa_r+0x91e>
 8009f32:	e089      	b.n	800a048 <_dtoa_r+0x990>
 8009f34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009f36:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009f3a:	e74b      	b.n	8009dd4 <_dtoa_r+0x71c>
 8009f3c:	9b03      	ldr	r3, [sp, #12]
 8009f3e:	1e5e      	subs	r6, r3, #1
 8009f40:	9b07      	ldr	r3, [sp, #28]
 8009f42:	42b3      	cmp	r3, r6
 8009f44:	bfbf      	itttt	lt
 8009f46:	9b07      	ldrlt	r3, [sp, #28]
 8009f48:	9607      	strlt	r6, [sp, #28]
 8009f4a:	1af2      	sublt	r2, r6, r3
 8009f4c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009f4e:	bfb6      	itet	lt
 8009f50:	189b      	addlt	r3, r3, r2
 8009f52:	1b9e      	subge	r6, r3, r6
 8009f54:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009f56:	9b03      	ldr	r3, [sp, #12]
 8009f58:	bfb8      	it	lt
 8009f5a:	2600      	movlt	r6, #0
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	bfb7      	itett	lt
 8009f60:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009f64:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009f68:	1a9d      	sublt	r5, r3, r2
 8009f6a:	2300      	movlt	r3, #0
 8009f6c:	e734      	b.n	8009dd8 <_dtoa_r+0x720>
 8009f6e:	9e07      	ldr	r6, [sp, #28]
 8009f70:	9d04      	ldr	r5, [sp, #16]
 8009f72:	9f08      	ldr	r7, [sp, #32]
 8009f74:	e73b      	b.n	8009dee <_dtoa_r+0x736>
 8009f76:	9a07      	ldr	r2, [sp, #28]
 8009f78:	e767      	b.n	8009e4a <_dtoa_r+0x792>
 8009f7a:	9b06      	ldr	r3, [sp, #24]
 8009f7c:	2b01      	cmp	r3, #1
 8009f7e:	dc18      	bgt.n	8009fb2 <_dtoa_r+0x8fa>
 8009f80:	f1ba 0f00 	cmp.w	sl, #0
 8009f84:	d115      	bne.n	8009fb2 <_dtoa_r+0x8fa>
 8009f86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009f8a:	b993      	cbnz	r3, 8009fb2 <_dtoa_r+0x8fa>
 8009f8c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009f90:	0d1b      	lsrs	r3, r3, #20
 8009f92:	051b      	lsls	r3, r3, #20
 8009f94:	b183      	cbz	r3, 8009fb8 <_dtoa_r+0x900>
 8009f96:	9b04      	ldr	r3, [sp, #16]
 8009f98:	3301      	adds	r3, #1
 8009f9a:	9304      	str	r3, [sp, #16]
 8009f9c:	9b05      	ldr	r3, [sp, #20]
 8009f9e:	3301      	adds	r3, #1
 8009fa0:	9305      	str	r3, [sp, #20]
 8009fa2:	f04f 0801 	mov.w	r8, #1
 8009fa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	f47f af6a 	bne.w	8009e82 <_dtoa_r+0x7ca>
 8009fae:	2001      	movs	r0, #1
 8009fb0:	e76f      	b.n	8009e92 <_dtoa_r+0x7da>
 8009fb2:	f04f 0800 	mov.w	r8, #0
 8009fb6:	e7f6      	b.n	8009fa6 <_dtoa_r+0x8ee>
 8009fb8:	4698      	mov	r8, r3
 8009fba:	e7f4      	b.n	8009fa6 <_dtoa_r+0x8ee>
 8009fbc:	f43f af7d 	beq.w	8009eba <_dtoa_r+0x802>
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	301c      	adds	r0, #28
 8009fc4:	e772      	b.n	8009eac <_dtoa_r+0x7f4>
 8009fc6:	9b03      	ldr	r3, [sp, #12]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	dc37      	bgt.n	800a03c <_dtoa_r+0x984>
 8009fcc:	9b06      	ldr	r3, [sp, #24]
 8009fce:	2b02      	cmp	r3, #2
 8009fd0:	dd34      	ble.n	800a03c <_dtoa_r+0x984>
 8009fd2:	9b03      	ldr	r3, [sp, #12]
 8009fd4:	9302      	str	r3, [sp, #8]
 8009fd6:	9b02      	ldr	r3, [sp, #8]
 8009fd8:	b96b      	cbnz	r3, 8009ff6 <_dtoa_r+0x93e>
 8009fda:	4631      	mov	r1, r6
 8009fdc:	2205      	movs	r2, #5
 8009fde:	4620      	mov	r0, r4
 8009fe0:	f000 f9c6 	bl	800a370 <__multadd>
 8009fe4:	4601      	mov	r1, r0
 8009fe6:	4606      	mov	r6, r0
 8009fe8:	ee18 0a10 	vmov	r0, s16
 8009fec:	f000 fbe0 	bl	800a7b0 <__mcmp>
 8009ff0:	2800      	cmp	r0, #0
 8009ff2:	f73f adbb 	bgt.w	8009b6c <_dtoa_r+0x4b4>
 8009ff6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ff8:	9d01      	ldr	r5, [sp, #4]
 8009ffa:	43db      	mvns	r3, r3
 8009ffc:	9300      	str	r3, [sp, #0]
 8009ffe:	f04f 0800 	mov.w	r8, #0
 800a002:	4631      	mov	r1, r6
 800a004:	4620      	mov	r0, r4
 800a006:	f000 f991 	bl	800a32c <_Bfree>
 800a00a:	2f00      	cmp	r7, #0
 800a00c:	f43f aea4 	beq.w	8009d58 <_dtoa_r+0x6a0>
 800a010:	f1b8 0f00 	cmp.w	r8, #0
 800a014:	d005      	beq.n	800a022 <_dtoa_r+0x96a>
 800a016:	45b8      	cmp	r8, r7
 800a018:	d003      	beq.n	800a022 <_dtoa_r+0x96a>
 800a01a:	4641      	mov	r1, r8
 800a01c:	4620      	mov	r0, r4
 800a01e:	f000 f985 	bl	800a32c <_Bfree>
 800a022:	4639      	mov	r1, r7
 800a024:	4620      	mov	r0, r4
 800a026:	f000 f981 	bl	800a32c <_Bfree>
 800a02a:	e695      	b.n	8009d58 <_dtoa_r+0x6a0>
 800a02c:	2600      	movs	r6, #0
 800a02e:	4637      	mov	r7, r6
 800a030:	e7e1      	b.n	8009ff6 <_dtoa_r+0x93e>
 800a032:	9700      	str	r7, [sp, #0]
 800a034:	4637      	mov	r7, r6
 800a036:	e599      	b.n	8009b6c <_dtoa_r+0x4b4>
 800a038:	40240000 	.word	0x40240000
 800a03c:	9b08      	ldr	r3, [sp, #32]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	f000 80ca 	beq.w	800a1d8 <_dtoa_r+0xb20>
 800a044:	9b03      	ldr	r3, [sp, #12]
 800a046:	9302      	str	r3, [sp, #8]
 800a048:	2d00      	cmp	r5, #0
 800a04a:	dd05      	ble.n	800a058 <_dtoa_r+0x9a0>
 800a04c:	4639      	mov	r1, r7
 800a04e:	462a      	mov	r2, r5
 800a050:	4620      	mov	r0, r4
 800a052:	f000 fb3d 	bl	800a6d0 <__lshift>
 800a056:	4607      	mov	r7, r0
 800a058:	f1b8 0f00 	cmp.w	r8, #0
 800a05c:	d05b      	beq.n	800a116 <_dtoa_r+0xa5e>
 800a05e:	6879      	ldr	r1, [r7, #4]
 800a060:	4620      	mov	r0, r4
 800a062:	f000 f923 	bl	800a2ac <_Balloc>
 800a066:	4605      	mov	r5, r0
 800a068:	b928      	cbnz	r0, 800a076 <_dtoa_r+0x9be>
 800a06a:	4b87      	ldr	r3, [pc, #540]	; (800a288 <_dtoa_r+0xbd0>)
 800a06c:	4602      	mov	r2, r0
 800a06e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a072:	f7ff bb3b 	b.w	80096ec <_dtoa_r+0x34>
 800a076:	693a      	ldr	r2, [r7, #16]
 800a078:	3202      	adds	r2, #2
 800a07a:	0092      	lsls	r2, r2, #2
 800a07c:	f107 010c 	add.w	r1, r7, #12
 800a080:	300c      	adds	r0, #12
 800a082:	f7fe fe0d 	bl	8008ca0 <memcpy>
 800a086:	2201      	movs	r2, #1
 800a088:	4629      	mov	r1, r5
 800a08a:	4620      	mov	r0, r4
 800a08c:	f000 fb20 	bl	800a6d0 <__lshift>
 800a090:	9b01      	ldr	r3, [sp, #4]
 800a092:	f103 0901 	add.w	r9, r3, #1
 800a096:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a09a:	4413      	add	r3, r2
 800a09c:	9305      	str	r3, [sp, #20]
 800a09e:	f00a 0301 	and.w	r3, sl, #1
 800a0a2:	46b8      	mov	r8, r7
 800a0a4:	9304      	str	r3, [sp, #16]
 800a0a6:	4607      	mov	r7, r0
 800a0a8:	4631      	mov	r1, r6
 800a0aa:	ee18 0a10 	vmov	r0, s16
 800a0ae:	f7ff fa77 	bl	80095a0 <quorem>
 800a0b2:	4641      	mov	r1, r8
 800a0b4:	9002      	str	r0, [sp, #8]
 800a0b6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a0ba:	ee18 0a10 	vmov	r0, s16
 800a0be:	f000 fb77 	bl	800a7b0 <__mcmp>
 800a0c2:	463a      	mov	r2, r7
 800a0c4:	9003      	str	r0, [sp, #12]
 800a0c6:	4631      	mov	r1, r6
 800a0c8:	4620      	mov	r0, r4
 800a0ca:	f000 fb8d 	bl	800a7e8 <__mdiff>
 800a0ce:	68c2      	ldr	r2, [r0, #12]
 800a0d0:	f109 3bff 	add.w	fp, r9, #4294967295
 800a0d4:	4605      	mov	r5, r0
 800a0d6:	bb02      	cbnz	r2, 800a11a <_dtoa_r+0xa62>
 800a0d8:	4601      	mov	r1, r0
 800a0da:	ee18 0a10 	vmov	r0, s16
 800a0de:	f000 fb67 	bl	800a7b0 <__mcmp>
 800a0e2:	4602      	mov	r2, r0
 800a0e4:	4629      	mov	r1, r5
 800a0e6:	4620      	mov	r0, r4
 800a0e8:	9207      	str	r2, [sp, #28]
 800a0ea:	f000 f91f 	bl	800a32c <_Bfree>
 800a0ee:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a0f2:	ea43 0102 	orr.w	r1, r3, r2
 800a0f6:	9b04      	ldr	r3, [sp, #16]
 800a0f8:	430b      	orrs	r3, r1
 800a0fa:	464d      	mov	r5, r9
 800a0fc:	d10f      	bne.n	800a11e <_dtoa_r+0xa66>
 800a0fe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a102:	d02a      	beq.n	800a15a <_dtoa_r+0xaa2>
 800a104:	9b03      	ldr	r3, [sp, #12]
 800a106:	2b00      	cmp	r3, #0
 800a108:	dd02      	ble.n	800a110 <_dtoa_r+0xa58>
 800a10a:	9b02      	ldr	r3, [sp, #8]
 800a10c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a110:	f88b a000 	strb.w	sl, [fp]
 800a114:	e775      	b.n	800a002 <_dtoa_r+0x94a>
 800a116:	4638      	mov	r0, r7
 800a118:	e7ba      	b.n	800a090 <_dtoa_r+0x9d8>
 800a11a:	2201      	movs	r2, #1
 800a11c:	e7e2      	b.n	800a0e4 <_dtoa_r+0xa2c>
 800a11e:	9b03      	ldr	r3, [sp, #12]
 800a120:	2b00      	cmp	r3, #0
 800a122:	db04      	blt.n	800a12e <_dtoa_r+0xa76>
 800a124:	9906      	ldr	r1, [sp, #24]
 800a126:	430b      	orrs	r3, r1
 800a128:	9904      	ldr	r1, [sp, #16]
 800a12a:	430b      	orrs	r3, r1
 800a12c:	d122      	bne.n	800a174 <_dtoa_r+0xabc>
 800a12e:	2a00      	cmp	r2, #0
 800a130:	ddee      	ble.n	800a110 <_dtoa_r+0xa58>
 800a132:	ee18 1a10 	vmov	r1, s16
 800a136:	2201      	movs	r2, #1
 800a138:	4620      	mov	r0, r4
 800a13a:	f000 fac9 	bl	800a6d0 <__lshift>
 800a13e:	4631      	mov	r1, r6
 800a140:	ee08 0a10 	vmov	s16, r0
 800a144:	f000 fb34 	bl	800a7b0 <__mcmp>
 800a148:	2800      	cmp	r0, #0
 800a14a:	dc03      	bgt.n	800a154 <_dtoa_r+0xa9c>
 800a14c:	d1e0      	bne.n	800a110 <_dtoa_r+0xa58>
 800a14e:	f01a 0f01 	tst.w	sl, #1
 800a152:	d0dd      	beq.n	800a110 <_dtoa_r+0xa58>
 800a154:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a158:	d1d7      	bne.n	800a10a <_dtoa_r+0xa52>
 800a15a:	2339      	movs	r3, #57	; 0x39
 800a15c:	f88b 3000 	strb.w	r3, [fp]
 800a160:	462b      	mov	r3, r5
 800a162:	461d      	mov	r5, r3
 800a164:	3b01      	subs	r3, #1
 800a166:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a16a:	2a39      	cmp	r2, #57	; 0x39
 800a16c:	d071      	beq.n	800a252 <_dtoa_r+0xb9a>
 800a16e:	3201      	adds	r2, #1
 800a170:	701a      	strb	r2, [r3, #0]
 800a172:	e746      	b.n	800a002 <_dtoa_r+0x94a>
 800a174:	2a00      	cmp	r2, #0
 800a176:	dd07      	ble.n	800a188 <_dtoa_r+0xad0>
 800a178:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a17c:	d0ed      	beq.n	800a15a <_dtoa_r+0xaa2>
 800a17e:	f10a 0301 	add.w	r3, sl, #1
 800a182:	f88b 3000 	strb.w	r3, [fp]
 800a186:	e73c      	b.n	800a002 <_dtoa_r+0x94a>
 800a188:	9b05      	ldr	r3, [sp, #20]
 800a18a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a18e:	4599      	cmp	r9, r3
 800a190:	d047      	beq.n	800a222 <_dtoa_r+0xb6a>
 800a192:	ee18 1a10 	vmov	r1, s16
 800a196:	2300      	movs	r3, #0
 800a198:	220a      	movs	r2, #10
 800a19a:	4620      	mov	r0, r4
 800a19c:	f000 f8e8 	bl	800a370 <__multadd>
 800a1a0:	45b8      	cmp	r8, r7
 800a1a2:	ee08 0a10 	vmov	s16, r0
 800a1a6:	f04f 0300 	mov.w	r3, #0
 800a1aa:	f04f 020a 	mov.w	r2, #10
 800a1ae:	4641      	mov	r1, r8
 800a1b0:	4620      	mov	r0, r4
 800a1b2:	d106      	bne.n	800a1c2 <_dtoa_r+0xb0a>
 800a1b4:	f000 f8dc 	bl	800a370 <__multadd>
 800a1b8:	4680      	mov	r8, r0
 800a1ba:	4607      	mov	r7, r0
 800a1bc:	f109 0901 	add.w	r9, r9, #1
 800a1c0:	e772      	b.n	800a0a8 <_dtoa_r+0x9f0>
 800a1c2:	f000 f8d5 	bl	800a370 <__multadd>
 800a1c6:	4639      	mov	r1, r7
 800a1c8:	4680      	mov	r8, r0
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	220a      	movs	r2, #10
 800a1ce:	4620      	mov	r0, r4
 800a1d0:	f000 f8ce 	bl	800a370 <__multadd>
 800a1d4:	4607      	mov	r7, r0
 800a1d6:	e7f1      	b.n	800a1bc <_dtoa_r+0xb04>
 800a1d8:	9b03      	ldr	r3, [sp, #12]
 800a1da:	9302      	str	r3, [sp, #8]
 800a1dc:	9d01      	ldr	r5, [sp, #4]
 800a1de:	ee18 0a10 	vmov	r0, s16
 800a1e2:	4631      	mov	r1, r6
 800a1e4:	f7ff f9dc 	bl	80095a0 <quorem>
 800a1e8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a1ec:	9b01      	ldr	r3, [sp, #4]
 800a1ee:	f805 ab01 	strb.w	sl, [r5], #1
 800a1f2:	1aea      	subs	r2, r5, r3
 800a1f4:	9b02      	ldr	r3, [sp, #8]
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	dd09      	ble.n	800a20e <_dtoa_r+0xb56>
 800a1fa:	ee18 1a10 	vmov	r1, s16
 800a1fe:	2300      	movs	r3, #0
 800a200:	220a      	movs	r2, #10
 800a202:	4620      	mov	r0, r4
 800a204:	f000 f8b4 	bl	800a370 <__multadd>
 800a208:	ee08 0a10 	vmov	s16, r0
 800a20c:	e7e7      	b.n	800a1de <_dtoa_r+0xb26>
 800a20e:	9b02      	ldr	r3, [sp, #8]
 800a210:	2b00      	cmp	r3, #0
 800a212:	bfc8      	it	gt
 800a214:	461d      	movgt	r5, r3
 800a216:	9b01      	ldr	r3, [sp, #4]
 800a218:	bfd8      	it	le
 800a21a:	2501      	movle	r5, #1
 800a21c:	441d      	add	r5, r3
 800a21e:	f04f 0800 	mov.w	r8, #0
 800a222:	ee18 1a10 	vmov	r1, s16
 800a226:	2201      	movs	r2, #1
 800a228:	4620      	mov	r0, r4
 800a22a:	f000 fa51 	bl	800a6d0 <__lshift>
 800a22e:	4631      	mov	r1, r6
 800a230:	ee08 0a10 	vmov	s16, r0
 800a234:	f000 fabc 	bl	800a7b0 <__mcmp>
 800a238:	2800      	cmp	r0, #0
 800a23a:	dc91      	bgt.n	800a160 <_dtoa_r+0xaa8>
 800a23c:	d102      	bne.n	800a244 <_dtoa_r+0xb8c>
 800a23e:	f01a 0f01 	tst.w	sl, #1
 800a242:	d18d      	bne.n	800a160 <_dtoa_r+0xaa8>
 800a244:	462b      	mov	r3, r5
 800a246:	461d      	mov	r5, r3
 800a248:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a24c:	2a30      	cmp	r2, #48	; 0x30
 800a24e:	d0fa      	beq.n	800a246 <_dtoa_r+0xb8e>
 800a250:	e6d7      	b.n	800a002 <_dtoa_r+0x94a>
 800a252:	9a01      	ldr	r2, [sp, #4]
 800a254:	429a      	cmp	r2, r3
 800a256:	d184      	bne.n	800a162 <_dtoa_r+0xaaa>
 800a258:	9b00      	ldr	r3, [sp, #0]
 800a25a:	3301      	adds	r3, #1
 800a25c:	9300      	str	r3, [sp, #0]
 800a25e:	2331      	movs	r3, #49	; 0x31
 800a260:	7013      	strb	r3, [r2, #0]
 800a262:	e6ce      	b.n	800a002 <_dtoa_r+0x94a>
 800a264:	4b09      	ldr	r3, [pc, #36]	; (800a28c <_dtoa_r+0xbd4>)
 800a266:	f7ff ba95 	b.w	8009794 <_dtoa_r+0xdc>
 800a26a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	f47f aa6e 	bne.w	800974e <_dtoa_r+0x96>
 800a272:	4b07      	ldr	r3, [pc, #28]	; (800a290 <_dtoa_r+0xbd8>)
 800a274:	f7ff ba8e 	b.w	8009794 <_dtoa_r+0xdc>
 800a278:	9b02      	ldr	r3, [sp, #8]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	dcae      	bgt.n	800a1dc <_dtoa_r+0xb24>
 800a27e:	9b06      	ldr	r3, [sp, #24]
 800a280:	2b02      	cmp	r3, #2
 800a282:	f73f aea8 	bgt.w	8009fd6 <_dtoa_r+0x91e>
 800a286:	e7a9      	b.n	800a1dc <_dtoa_r+0xb24>
 800a288:	0800c52b 	.word	0x0800c52b
 800a28c:	0800c488 	.word	0x0800c488
 800a290:	0800c4ac 	.word	0x0800c4ac

0800a294 <_localeconv_r>:
 800a294:	4800      	ldr	r0, [pc, #0]	; (800a298 <_localeconv_r+0x4>)
 800a296:	4770      	bx	lr
 800a298:	2000016c 	.word	0x2000016c

0800a29c <malloc>:
 800a29c:	4b02      	ldr	r3, [pc, #8]	; (800a2a8 <malloc+0xc>)
 800a29e:	4601      	mov	r1, r0
 800a2a0:	6818      	ldr	r0, [r3, #0]
 800a2a2:	f000 bc09 	b.w	800aab8 <_malloc_r>
 800a2a6:	bf00      	nop
 800a2a8:	20000018 	.word	0x20000018

0800a2ac <_Balloc>:
 800a2ac:	b570      	push	{r4, r5, r6, lr}
 800a2ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a2b0:	4604      	mov	r4, r0
 800a2b2:	460d      	mov	r5, r1
 800a2b4:	b976      	cbnz	r6, 800a2d4 <_Balloc+0x28>
 800a2b6:	2010      	movs	r0, #16
 800a2b8:	f7ff fff0 	bl	800a29c <malloc>
 800a2bc:	4602      	mov	r2, r0
 800a2be:	6260      	str	r0, [r4, #36]	; 0x24
 800a2c0:	b920      	cbnz	r0, 800a2cc <_Balloc+0x20>
 800a2c2:	4b18      	ldr	r3, [pc, #96]	; (800a324 <_Balloc+0x78>)
 800a2c4:	4818      	ldr	r0, [pc, #96]	; (800a328 <_Balloc+0x7c>)
 800a2c6:	2166      	movs	r1, #102	; 0x66
 800a2c8:	f000 fc7a 	bl	800abc0 <__assert_func>
 800a2cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a2d0:	6006      	str	r6, [r0, #0]
 800a2d2:	60c6      	str	r6, [r0, #12]
 800a2d4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a2d6:	68f3      	ldr	r3, [r6, #12]
 800a2d8:	b183      	cbz	r3, 800a2fc <_Balloc+0x50>
 800a2da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2dc:	68db      	ldr	r3, [r3, #12]
 800a2de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a2e2:	b9b8      	cbnz	r0, 800a314 <_Balloc+0x68>
 800a2e4:	2101      	movs	r1, #1
 800a2e6:	fa01 f605 	lsl.w	r6, r1, r5
 800a2ea:	1d72      	adds	r2, r6, #5
 800a2ec:	0092      	lsls	r2, r2, #2
 800a2ee:	4620      	mov	r0, r4
 800a2f0:	f000 fb60 	bl	800a9b4 <_calloc_r>
 800a2f4:	b160      	cbz	r0, 800a310 <_Balloc+0x64>
 800a2f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a2fa:	e00e      	b.n	800a31a <_Balloc+0x6e>
 800a2fc:	2221      	movs	r2, #33	; 0x21
 800a2fe:	2104      	movs	r1, #4
 800a300:	4620      	mov	r0, r4
 800a302:	f000 fb57 	bl	800a9b4 <_calloc_r>
 800a306:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a308:	60f0      	str	r0, [r6, #12]
 800a30a:	68db      	ldr	r3, [r3, #12]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d1e4      	bne.n	800a2da <_Balloc+0x2e>
 800a310:	2000      	movs	r0, #0
 800a312:	bd70      	pop	{r4, r5, r6, pc}
 800a314:	6802      	ldr	r2, [r0, #0]
 800a316:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a31a:	2300      	movs	r3, #0
 800a31c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a320:	e7f7      	b.n	800a312 <_Balloc+0x66>
 800a322:	bf00      	nop
 800a324:	0800c4b9 	.word	0x0800c4b9
 800a328:	0800c53c 	.word	0x0800c53c

0800a32c <_Bfree>:
 800a32c:	b570      	push	{r4, r5, r6, lr}
 800a32e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a330:	4605      	mov	r5, r0
 800a332:	460c      	mov	r4, r1
 800a334:	b976      	cbnz	r6, 800a354 <_Bfree+0x28>
 800a336:	2010      	movs	r0, #16
 800a338:	f7ff ffb0 	bl	800a29c <malloc>
 800a33c:	4602      	mov	r2, r0
 800a33e:	6268      	str	r0, [r5, #36]	; 0x24
 800a340:	b920      	cbnz	r0, 800a34c <_Bfree+0x20>
 800a342:	4b09      	ldr	r3, [pc, #36]	; (800a368 <_Bfree+0x3c>)
 800a344:	4809      	ldr	r0, [pc, #36]	; (800a36c <_Bfree+0x40>)
 800a346:	218a      	movs	r1, #138	; 0x8a
 800a348:	f000 fc3a 	bl	800abc0 <__assert_func>
 800a34c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a350:	6006      	str	r6, [r0, #0]
 800a352:	60c6      	str	r6, [r0, #12]
 800a354:	b13c      	cbz	r4, 800a366 <_Bfree+0x3a>
 800a356:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a358:	6862      	ldr	r2, [r4, #4]
 800a35a:	68db      	ldr	r3, [r3, #12]
 800a35c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a360:	6021      	str	r1, [r4, #0]
 800a362:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a366:	bd70      	pop	{r4, r5, r6, pc}
 800a368:	0800c4b9 	.word	0x0800c4b9
 800a36c:	0800c53c 	.word	0x0800c53c

0800a370 <__multadd>:
 800a370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a374:	690d      	ldr	r5, [r1, #16]
 800a376:	4607      	mov	r7, r0
 800a378:	460c      	mov	r4, r1
 800a37a:	461e      	mov	r6, r3
 800a37c:	f101 0c14 	add.w	ip, r1, #20
 800a380:	2000      	movs	r0, #0
 800a382:	f8dc 3000 	ldr.w	r3, [ip]
 800a386:	b299      	uxth	r1, r3
 800a388:	fb02 6101 	mla	r1, r2, r1, r6
 800a38c:	0c1e      	lsrs	r6, r3, #16
 800a38e:	0c0b      	lsrs	r3, r1, #16
 800a390:	fb02 3306 	mla	r3, r2, r6, r3
 800a394:	b289      	uxth	r1, r1
 800a396:	3001      	adds	r0, #1
 800a398:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a39c:	4285      	cmp	r5, r0
 800a39e:	f84c 1b04 	str.w	r1, [ip], #4
 800a3a2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a3a6:	dcec      	bgt.n	800a382 <__multadd+0x12>
 800a3a8:	b30e      	cbz	r6, 800a3ee <__multadd+0x7e>
 800a3aa:	68a3      	ldr	r3, [r4, #8]
 800a3ac:	42ab      	cmp	r3, r5
 800a3ae:	dc19      	bgt.n	800a3e4 <__multadd+0x74>
 800a3b0:	6861      	ldr	r1, [r4, #4]
 800a3b2:	4638      	mov	r0, r7
 800a3b4:	3101      	adds	r1, #1
 800a3b6:	f7ff ff79 	bl	800a2ac <_Balloc>
 800a3ba:	4680      	mov	r8, r0
 800a3bc:	b928      	cbnz	r0, 800a3ca <__multadd+0x5a>
 800a3be:	4602      	mov	r2, r0
 800a3c0:	4b0c      	ldr	r3, [pc, #48]	; (800a3f4 <__multadd+0x84>)
 800a3c2:	480d      	ldr	r0, [pc, #52]	; (800a3f8 <__multadd+0x88>)
 800a3c4:	21b5      	movs	r1, #181	; 0xb5
 800a3c6:	f000 fbfb 	bl	800abc0 <__assert_func>
 800a3ca:	6922      	ldr	r2, [r4, #16]
 800a3cc:	3202      	adds	r2, #2
 800a3ce:	f104 010c 	add.w	r1, r4, #12
 800a3d2:	0092      	lsls	r2, r2, #2
 800a3d4:	300c      	adds	r0, #12
 800a3d6:	f7fe fc63 	bl	8008ca0 <memcpy>
 800a3da:	4621      	mov	r1, r4
 800a3dc:	4638      	mov	r0, r7
 800a3de:	f7ff ffa5 	bl	800a32c <_Bfree>
 800a3e2:	4644      	mov	r4, r8
 800a3e4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a3e8:	3501      	adds	r5, #1
 800a3ea:	615e      	str	r6, [r3, #20]
 800a3ec:	6125      	str	r5, [r4, #16]
 800a3ee:	4620      	mov	r0, r4
 800a3f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3f4:	0800c52b 	.word	0x0800c52b
 800a3f8:	0800c53c 	.word	0x0800c53c

0800a3fc <__hi0bits>:
 800a3fc:	0c03      	lsrs	r3, r0, #16
 800a3fe:	041b      	lsls	r3, r3, #16
 800a400:	b9d3      	cbnz	r3, 800a438 <__hi0bits+0x3c>
 800a402:	0400      	lsls	r0, r0, #16
 800a404:	2310      	movs	r3, #16
 800a406:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a40a:	bf04      	itt	eq
 800a40c:	0200      	lsleq	r0, r0, #8
 800a40e:	3308      	addeq	r3, #8
 800a410:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a414:	bf04      	itt	eq
 800a416:	0100      	lsleq	r0, r0, #4
 800a418:	3304      	addeq	r3, #4
 800a41a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a41e:	bf04      	itt	eq
 800a420:	0080      	lsleq	r0, r0, #2
 800a422:	3302      	addeq	r3, #2
 800a424:	2800      	cmp	r0, #0
 800a426:	db05      	blt.n	800a434 <__hi0bits+0x38>
 800a428:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a42c:	f103 0301 	add.w	r3, r3, #1
 800a430:	bf08      	it	eq
 800a432:	2320      	moveq	r3, #32
 800a434:	4618      	mov	r0, r3
 800a436:	4770      	bx	lr
 800a438:	2300      	movs	r3, #0
 800a43a:	e7e4      	b.n	800a406 <__hi0bits+0xa>

0800a43c <__lo0bits>:
 800a43c:	6803      	ldr	r3, [r0, #0]
 800a43e:	f013 0207 	ands.w	r2, r3, #7
 800a442:	4601      	mov	r1, r0
 800a444:	d00b      	beq.n	800a45e <__lo0bits+0x22>
 800a446:	07da      	lsls	r2, r3, #31
 800a448:	d423      	bmi.n	800a492 <__lo0bits+0x56>
 800a44a:	0798      	lsls	r0, r3, #30
 800a44c:	bf49      	itett	mi
 800a44e:	085b      	lsrmi	r3, r3, #1
 800a450:	089b      	lsrpl	r3, r3, #2
 800a452:	2001      	movmi	r0, #1
 800a454:	600b      	strmi	r3, [r1, #0]
 800a456:	bf5c      	itt	pl
 800a458:	600b      	strpl	r3, [r1, #0]
 800a45a:	2002      	movpl	r0, #2
 800a45c:	4770      	bx	lr
 800a45e:	b298      	uxth	r0, r3
 800a460:	b9a8      	cbnz	r0, 800a48e <__lo0bits+0x52>
 800a462:	0c1b      	lsrs	r3, r3, #16
 800a464:	2010      	movs	r0, #16
 800a466:	b2da      	uxtb	r2, r3
 800a468:	b90a      	cbnz	r2, 800a46e <__lo0bits+0x32>
 800a46a:	3008      	adds	r0, #8
 800a46c:	0a1b      	lsrs	r3, r3, #8
 800a46e:	071a      	lsls	r2, r3, #28
 800a470:	bf04      	itt	eq
 800a472:	091b      	lsreq	r3, r3, #4
 800a474:	3004      	addeq	r0, #4
 800a476:	079a      	lsls	r2, r3, #30
 800a478:	bf04      	itt	eq
 800a47a:	089b      	lsreq	r3, r3, #2
 800a47c:	3002      	addeq	r0, #2
 800a47e:	07da      	lsls	r2, r3, #31
 800a480:	d403      	bmi.n	800a48a <__lo0bits+0x4e>
 800a482:	085b      	lsrs	r3, r3, #1
 800a484:	f100 0001 	add.w	r0, r0, #1
 800a488:	d005      	beq.n	800a496 <__lo0bits+0x5a>
 800a48a:	600b      	str	r3, [r1, #0]
 800a48c:	4770      	bx	lr
 800a48e:	4610      	mov	r0, r2
 800a490:	e7e9      	b.n	800a466 <__lo0bits+0x2a>
 800a492:	2000      	movs	r0, #0
 800a494:	4770      	bx	lr
 800a496:	2020      	movs	r0, #32
 800a498:	4770      	bx	lr
	...

0800a49c <__i2b>:
 800a49c:	b510      	push	{r4, lr}
 800a49e:	460c      	mov	r4, r1
 800a4a0:	2101      	movs	r1, #1
 800a4a2:	f7ff ff03 	bl	800a2ac <_Balloc>
 800a4a6:	4602      	mov	r2, r0
 800a4a8:	b928      	cbnz	r0, 800a4b6 <__i2b+0x1a>
 800a4aa:	4b05      	ldr	r3, [pc, #20]	; (800a4c0 <__i2b+0x24>)
 800a4ac:	4805      	ldr	r0, [pc, #20]	; (800a4c4 <__i2b+0x28>)
 800a4ae:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a4b2:	f000 fb85 	bl	800abc0 <__assert_func>
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	6144      	str	r4, [r0, #20]
 800a4ba:	6103      	str	r3, [r0, #16]
 800a4bc:	bd10      	pop	{r4, pc}
 800a4be:	bf00      	nop
 800a4c0:	0800c52b 	.word	0x0800c52b
 800a4c4:	0800c53c 	.word	0x0800c53c

0800a4c8 <__multiply>:
 800a4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4cc:	4691      	mov	r9, r2
 800a4ce:	690a      	ldr	r2, [r1, #16]
 800a4d0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a4d4:	429a      	cmp	r2, r3
 800a4d6:	bfb8      	it	lt
 800a4d8:	460b      	movlt	r3, r1
 800a4da:	460c      	mov	r4, r1
 800a4dc:	bfbc      	itt	lt
 800a4de:	464c      	movlt	r4, r9
 800a4e0:	4699      	movlt	r9, r3
 800a4e2:	6927      	ldr	r7, [r4, #16]
 800a4e4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a4e8:	68a3      	ldr	r3, [r4, #8]
 800a4ea:	6861      	ldr	r1, [r4, #4]
 800a4ec:	eb07 060a 	add.w	r6, r7, sl
 800a4f0:	42b3      	cmp	r3, r6
 800a4f2:	b085      	sub	sp, #20
 800a4f4:	bfb8      	it	lt
 800a4f6:	3101      	addlt	r1, #1
 800a4f8:	f7ff fed8 	bl	800a2ac <_Balloc>
 800a4fc:	b930      	cbnz	r0, 800a50c <__multiply+0x44>
 800a4fe:	4602      	mov	r2, r0
 800a500:	4b44      	ldr	r3, [pc, #272]	; (800a614 <__multiply+0x14c>)
 800a502:	4845      	ldr	r0, [pc, #276]	; (800a618 <__multiply+0x150>)
 800a504:	f240 115d 	movw	r1, #349	; 0x15d
 800a508:	f000 fb5a 	bl	800abc0 <__assert_func>
 800a50c:	f100 0514 	add.w	r5, r0, #20
 800a510:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a514:	462b      	mov	r3, r5
 800a516:	2200      	movs	r2, #0
 800a518:	4543      	cmp	r3, r8
 800a51a:	d321      	bcc.n	800a560 <__multiply+0x98>
 800a51c:	f104 0314 	add.w	r3, r4, #20
 800a520:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a524:	f109 0314 	add.w	r3, r9, #20
 800a528:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a52c:	9202      	str	r2, [sp, #8]
 800a52e:	1b3a      	subs	r2, r7, r4
 800a530:	3a15      	subs	r2, #21
 800a532:	f022 0203 	bic.w	r2, r2, #3
 800a536:	3204      	adds	r2, #4
 800a538:	f104 0115 	add.w	r1, r4, #21
 800a53c:	428f      	cmp	r7, r1
 800a53e:	bf38      	it	cc
 800a540:	2204      	movcc	r2, #4
 800a542:	9201      	str	r2, [sp, #4]
 800a544:	9a02      	ldr	r2, [sp, #8]
 800a546:	9303      	str	r3, [sp, #12]
 800a548:	429a      	cmp	r2, r3
 800a54a:	d80c      	bhi.n	800a566 <__multiply+0x9e>
 800a54c:	2e00      	cmp	r6, #0
 800a54e:	dd03      	ble.n	800a558 <__multiply+0x90>
 800a550:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a554:	2b00      	cmp	r3, #0
 800a556:	d05a      	beq.n	800a60e <__multiply+0x146>
 800a558:	6106      	str	r6, [r0, #16]
 800a55a:	b005      	add	sp, #20
 800a55c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a560:	f843 2b04 	str.w	r2, [r3], #4
 800a564:	e7d8      	b.n	800a518 <__multiply+0x50>
 800a566:	f8b3 a000 	ldrh.w	sl, [r3]
 800a56a:	f1ba 0f00 	cmp.w	sl, #0
 800a56e:	d024      	beq.n	800a5ba <__multiply+0xf2>
 800a570:	f104 0e14 	add.w	lr, r4, #20
 800a574:	46a9      	mov	r9, r5
 800a576:	f04f 0c00 	mov.w	ip, #0
 800a57a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a57e:	f8d9 1000 	ldr.w	r1, [r9]
 800a582:	fa1f fb82 	uxth.w	fp, r2
 800a586:	b289      	uxth	r1, r1
 800a588:	fb0a 110b 	mla	r1, sl, fp, r1
 800a58c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a590:	f8d9 2000 	ldr.w	r2, [r9]
 800a594:	4461      	add	r1, ip
 800a596:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a59a:	fb0a c20b 	mla	r2, sl, fp, ip
 800a59e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a5a2:	b289      	uxth	r1, r1
 800a5a4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a5a8:	4577      	cmp	r7, lr
 800a5aa:	f849 1b04 	str.w	r1, [r9], #4
 800a5ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a5b2:	d8e2      	bhi.n	800a57a <__multiply+0xb2>
 800a5b4:	9a01      	ldr	r2, [sp, #4]
 800a5b6:	f845 c002 	str.w	ip, [r5, r2]
 800a5ba:	9a03      	ldr	r2, [sp, #12]
 800a5bc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a5c0:	3304      	adds	r3, #4
 800a5c2:	f1b9 0f00 	cmp.w	r9, #0
 800a5c6:	d020      	beq.n	800a60a <__multiply+0x142>
 800a5c8:	6829      	ldr	r1, [r5, #0]
 800a5ca:	f104 0c14 	add.w	ip, r4, #20
 800a5ce:	46ae      	mov	lr, r5
 800a5d0:	f04f 0a00 	mov.w	sl, #0
 800a5d4:	f8bc b000 	ldrh.w	fp, [ip]
 800a5d8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a5dc:	fb09 220b 	mla	r2, r9, fp, r2
 800a5e0:	4492      	add	sl, r2
 800a5e2:	b289      	uxth	r1, r1
 800a5e4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a5e8:	f84e 1b04 	str.w	r1, [lr], #4
 800a5ec:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a5f0:	f8be 1000 	ldrh.w	r1, [lr]
 800a5f4:	0c12      	lsrs	r2, r2, #16
 800a5f6:	fb09 1102 	mla	r1, r9, r2, r1
 800a5fa:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a5fe:	4567      	cmp	r7, ip
 800a600:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a604:	d8e6      	bhi.n	800a5d4 <__multiply+0x10c>
 800a606:	9a01      	ldr	r2, [sp, #4]
 800a608:	50a9      	str	r1, [r5, r2]
 800a60a:	3504      	adds	r5, #4
 800a60c:	e79a      	b.n	800a544 <__multiply+0x7c>
 800a60e:	3e01      	subs	r6, #1
 800a610:	e79c      	b.n	800a54c <__multiply+0x84>
 800a612:	bf00      	nop
 800a614:	0800c52b 	.word	0x0800c52b
 800a618:	0800c53c 	.word	0x0800c53c

0800a61c <__pow5mult>:
 800a61c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a620:	4615      	mov	r5, r2
 800a622:	f012 0203 	ands.w	r2, r2, #3
 800a626:	4606      	mov	r6, r0
 800a628:	460f      	mov	r7, r1
 800a62a:	d007      	beq.n	800a63c <__pow5mult+0x20>
 800a62c:	4c25      	ldr	r4, [pc, #148]	; (800a6c4 <__pow5mult+0xa8>)
 800a62e:	3a01      	subs	r2, #1
 800a630:	2300      	movs	r3, #0
 800a632:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a636:	f7ff fe9b 	bl	800a370 <__multadd>
 800a63a:	4607      	mov	r7, r0
 800a63c:	10ad      	asrs	r5, r5, #2
 800a63e:	d03d      	beq.n	800a6bc <__pow5mult+0xa0>
 800a640:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a642:	b97c      	cbnz	r4, 800a664 <__pow5mult+0x48>
 800a644:	2010      	movs	r0, #16
 800a646:	f7ff fe29 	bl	800a29c <malloc>
 800a64a:	4602      	mov	r2, r0
 800a64c:	6270      	str	r0, [r6, #36]	; 0x24
 800a64e:	b928      	cbnz	r0, 800a65c <__pow5mult+0x40>
 800a650:	4b1d      	ldr	r3, [pc, #116]	; (800a6c8 <__pow5mult+0xac>)
 800a652:	481e      	ldr	r0, [pc, #120]	; (800a6cc <__pow5mult+0xb0>)
 800a654:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a658:	f000 fab2 	bl	800abc0 <__assert_func>
 800a65c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a660:	6004      	str	r4, [r0, #0]
 800a662:	60c4      	str	r4, [r0, #12]
 800a664:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a668:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a66c:	b94c      	cbnz	r4, 800a682 <__pow5mult+0x66>
 800a66e:	f240 2171 	movw	r1, #625	; 0x271
 800a672:	4630      	mov	r0, r6
 800a674:	f7ff ff12 	bl	800a49c <__i2b>
 800a678:	2300      	movs	r3, #0
 800a67a:	f8c8 0008 	str.w	r0, [r8, #8]
 800a67e:	4604      	mov	r4, r0
 800a680:	6003      	str	r3, [r0, #0]
 800a682:	f04f 0900 	mov.w	r9, #0
 800a686:	07eb      	lsls	r3, r5, #31
 800a688:	d50a      	bpl.n	800a6a0 <__pow5mult+0x84>
 800a68a:	4639      	mov	r1, r7
 800a68c:	4622      	mov	r2, r4
 800a68e:	4630      	mov	r0, r6
 800a690:	f7ff ff1a 	bl	800a4c8 <__multiply>
 800a694:	4639      	mov	r1, r7
 800a696:	4680      	mov	r8, r0
 800a698:	4630      	mov	r0, r6
 800a69a:	f7ff fe47 	bl	800a32c <_Bfree>
 800a69e:	4647      	mov	r7, r8
 800a6a0:	106d      	asrs	r5, r5, #1
 800a6a2:	d00b      	beq.n	800a6bc <__pow5mult+0xa0>
 800a6a4:	6820      	ldr	r0, [r4, #0]
 800a6a6:	b938      	cbnz	r0, 800a6b8 <__pow5mult+0x9c>
 800a6a8:	4622      	mov	r2, r4
 800a6aa:	4621      	mov	r1, r4
 800a6ac:	4630      	mov	r0, r6
 800a6ae:	f7ff ff0b 	bl	800a4c8 <__multiply>
 800a6b2:	6020      	str	r0, [r4, #0]
 800a6b4:	f8c0 9000 	str.w	r9, [r0]
 800a6b8:	4604      	mov	r4, r0
 800a6ba:	e7e4      	b.n	800a686 <__pow5mult+0x6a>
 800a6bc:	4638      	mov	r0, r7
 800a6be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6c2:	bf00      	nop
 800a6c4:	0800c688 	.word	0x0800c688
 800a6c8:	0800c4b9 	.word	0x0800c4b9
 800a6cc:	0800c53c 	.word	0x0800c53c

0800a6d0 <__lshift>:
 800a6d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6d4:	460c      	mov	r4, r1
 800a6d6:	6849      	ldr	r1, [r1, #4]
 800a6d8:	6923      	ldr	r3, [r4, #16]
 800a6da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a6de:	68a3      	ldr	r3, [r4, #8]
 800a6e0:	4607      	mov	r7, r0
 800a6e2:	4691      	mov	r9, r2
 800a6e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a6e8:	f108 0601 	add.w	r6, r8, #1
 800a6ec:	42b3      	cmp	r3, r6
 800a6ee:	db0b      	blt.n	800a708 <__lshift+0x38>
 800a6f0:	4638      	mov	r0, r7
 800a6f2:	f7ff fddb 	bl	800a2ac <_Balloc>
 800a6f6:	4605      	mov	r5, r0
 800a6f8:	b948      	cbnz	r0, 800a70e <__lshift+0x3e>
 800a6fa:	4602      	mov	r2, r0
 800a6fc:	4b2a      	ldr	r3, [pc, #168]	; (800a7a8 <__lshift+0xd8>)
 800a6fe:	482b      	ldr	r0, [pc, #172]	; (800a7ac <__lshift+0xdc>)
 800a700:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a704:	f000 fa5c 	bl	800abc0 <__assert_func>
 800a708:	3101      	adds	r1, #1
 800a70a:	005b      	lsls	r3, r3, #1
 800a70c:	e7ee      	b.n	800a6ec <__lshift+0x1c>
 800a70e:	2300      	movs	r3, #0
 800a710:	f100 0114 	add.w	r1, r0, #20
 800a714:	f100 0210 	add.w	r2, r0, #16
 800a718:	4618      	mov	r0, r3
 800a71a:	4553      	cmp	r3, sl
 800a71c:	db37      	blt.n	800a78e <__lshift+0xbe>
 800a71e:	6920      	ldr	r0, [r4, #16]
 800a720:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a724:	f104 0314 	add.w	r3, r4, #20
 800a728:	f019 091f 	ands.w	r9, r9, #31
 800a72c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a730:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a734:	d02f      	beq.n	800a796 <__lshift+0xc6>
 800a736:	f1c9 0e20 	rsb	lr, r9, #32
 800a73a:	468a      	mov	sl, r1
 800a73c:	f04f 0c00 	mov.w	ip, #0
 800a740:	681a      	ldr	r2, [r3, #0]
 800a742:	fa02 f209 	lsl.w	r2, r2, r9
 800a746:	ea42 020c 	orr.w	r2, r2, ip
 800a74a:	f84a 2b04 	str.w	r2, [sl], #4
 800a74e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a752:	4298      	cmp	r0, r3
 800a754:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a758:	d8f2      	bhi.n	800a740 <__lshift+0x70>
 800a75a:	1b03      	subs	r3, r0, r4
 800a75c:	3b15      	subs	r3, #21
 800a75e:	f023 0303 	bic.w	r3, r3, #3
 800a762:	3304      	adds	r3, #4
 800a764:	f104 0215 	add.w	r2, r4, #21
 800a768:	4290      	cmp	r0, r2
 800a76a:	bf38      	it	cc
 800a76c:	2304      	movcc	r3, #4
 800a76e:	f841 c003 	str.w	ip, [r1, r3]
 800a772:	f1bc 0f00 	cmp.w	ip, #0
 800a776:	d001      	beq.n	800a77c <__lshift+0xac>
 800a778:	f108 0602 	add.w	r6, r8, #2
 800a77c:	3e01      	subs	r6, #1
 800a77e:	4638      	mov	r0, r7
 800a780:	612e      	str	r6, [r5, #16]
 800a782:	4621      	mov	r1, r4
 800a784:	f7ff fdd2 	bl	800a32c <_Bfree>
 800a788:	4628      	mov	r0, r5
 800a78a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a78e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a792:	3301      	adds	r3, #1
 800a794:	e7c1      	b.n	800a71a <__lshift+0x4a>
 800a796:	3904      	subs	r1, #4
 800a798:	f853 2b04 	ldr.w	r2, [r3], #4
 800a79c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a7a0:	4298      	cmp	r0, r3
 800a7a2:	d8f9      	bhi.n	800a798 <__lshift+0xc8>
 800a7a4:	e7ea      	b.n	800a77c <__lshift+0xac>
 800a7a6:	bf00      	nop
 800a7a8:	0800c52b 	.word	0x0800c52b
 800a7ac:	0800c53c 	.word	0x0800c53c

0800a7b0 <__mcmp>:
 800a7b0:	b530      	push	{r4, r5, lr}
 800a7b2:	6902      	ldr	r2, [r0, #16]
 800a7b4:	690c      	ldr	r4, [r1, #16]
 800a7b6:	1b12      	subs	r2, r2, r4
 800a7b8:	d10e      	bne.n	800a7d8 <__mcmp+0x28>
 800a7ba:	f100 0314 	add.w	r3, r0, #20
 800a7be:	3114      	adds	r1, #20
 800a7c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a7c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a7c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a7cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a7d0:	42a5      	cmp	r5, r4
 800a7d2:	d003      	beq.n	800a7dc <__mcmp+0x2c>
 800a7d4:	d305      	bcc.n	800a7e2 <__mcmp+0x32>
 800a7d6:	2201      	movs	r2, #1
 800a7d8:	4610      	mov	r0, r2
 800a7da:	bd30      	pop	{r4, r5, pc}
 800a7dc:	4283      	cmp	r3, r0
 800a7de:	d3f3      	bcc.n	800a7c8 <__mcmp+0x18>
 800a7e0:	e7fa      	b.n	800a7d8 <__mcmp+0x28>
 800a7e2:	f04f 32ff 	mov.w	r2, #4294967295
 800a7e6:	e7f7      	b.n	800a7d8 <__mcmp+0x28>

0800a7e8 <__mdiff>:
 800a7e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7ec:	460c      	mov	r4, r1
 800a7ee:	4606      	mov	r6, r0
 800a7f0:	4611      	mov	r1, r2
 800a7f2:	4620      	mov	r0, r4
 800a7f4:	4690      	mov	r8, r2
 800a7f6:	f7ff ffdb 	bl	800a7b0 <__mcmp>
 800a7fa:	1e05      	subs	r5, r0, #0
 800a7fc:	d110      	bne.n	800a820 <__mdiff+0x38>
 800a7fe:	4629      	mov	r1, r5
 800a800:	4630      	mov	r0, r6
 800a802:	f7ff fd53 	bl	800a2ac <_Balloc>
 800a806:	b930      	cbnz	r0, 800a816 <__mdiff+0x2e>
 800a808:	4b3a      	ldr	r3, [pc, #232]	; (800a8f4 <__mdiff+0x10c>)
 800a80a:	4602      	mov	r2, r0
 800a80c:	f240 2132 	movw	r1, #562	; 0x232
 800a810:	4839      	ldr	r0, [pc, #228]	; (800a8f8 <__mdiff+0x110>)
 800a812:	f000 f9d5 	bl	800abc0 <__assert_func>
 800a816:	2301      	movs	r3, #1
 800a818:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a81c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a820:	bfa4      	itt	ge
 800a822:	4643      	movge	r3, r8
 800a824:	46a0      	movge	r8, r4
 800a826:	4630      	mov	r0, r6
 800a828:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a82c:	bfa6      	itte	ge
 800a82e:	461c      	movge	r4, r3
 800a830:	2500      	movge	r5, #0
 800a832:	2501      	movlt	r5, #1
 800a834:	f7ff fd3a 	bl	800a2ac <_Balloc>
 800a838:	b920      	cbnz	r0, 800a844 <__mdiff+0x5c>
 800a83a:	4b2e      	ldr	r3, [pc, #184]	; (800a8f4 <__mdiff+0x10c>)
 800a83c:	4602      	mov	r2, r0
 800a83e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a842:	e7e5      	b.n	800a810 <__mdiff+0x28>
 800a844:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a848:	6926      	ldr	r6, [r4, #16]
 800a84a:	60c5      	str	r5, [r0, #12]
 800a84c:	f104 0914 	add.w	r9, r4, #20
 800a850:	f108 0514 	add.w	r5, r8, #20
 800a854:	f100 0e14 	add.w	lr, r0, #20
 800a858:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a85c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a860:	f108 0210 	add.w	r2, r8, #16
 800a864:	46f2      	mov	sl, lr
 800a866:	2100      	movs	r1, #0
 800a868:	f859 3b04 	ldr.w	r3, [r9], #4
 800a86c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a870:	fa1f f883 	uxth.w	r8, r3
 800a874:	fa11 f18b 	uxtah	r1, r1, fp
 800a878:	0c1b      	lsrs	r3, r3, #16
 800a87a:	eba1 0808 	sub.w	r8, r1, r8
 800a87e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a882:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a886:	fa1f f888 	uxth.w	r8, r8
 800a88a:	1419      	asrs	r1, r3, #16
 800a88c:	454e      	cmp	r6, r9
 800a88e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a892:	f84a 3b04 	str.w	r3, [sl], #4
 800a896:	d8e7      	bhi.n	800a868 <__mdiff+0x80>
 800a898:	1b33      	subs	r3, r6, r4
 800a89a:	3b15      	subs	r3, #21
 800a89c:	f023 0303 	bic.w	r3, r3, #3
 800a8a0:	3304      	adds	r3, #4
 800a8a2:	3415      	adds	r4, #21
 800a8a4:	42a6      	cmp	r6, r4
 800a8a6:	bf38      	it	cc
 800a8a8:	2304      	movcc	r3, #4
 800a8aa:	441d      	add	r5, r3
 800a8ac:	4473      	add	r3, lr
 800a8ae:	469e      	mov	lr, r3
 800a8b0:	462e      	mov	r6, r5
 800a8b2:	4566      	cmp	r6, ip
 800a8b4:	d30e      	bcc.n	800a8d4 <__mdiff+0xec>
 800a8b6:	f10c 0203 	add.w	r2, ip, #3
 800a8ba:	1b52      	subs	r2, r2, r5
 800a8bc:	f022 0203 	bic.w	r2, r2, #3
 800a8c0:	3d03      	subs	r5, #3
 800a8c2:	45ac      	cmp	ip, r5
 800a8c4:	bf38      	it	cc
 800a8c6:	2200      	movcc	r2, #0
 800a8c8:	441a      	add	r2, r3
 800a8ca:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a8ce:	b17b      	cbz	r3, 800a8f0 <__mdiff+0x108>
 800a8d0:	6107      	str	r7, [r0, #16]
 800a8d2:	e7a3      	b.n	800a81c <__mdiff+0x34>
 800a8d4:	f856 8b04 	ldr.w	r8, [r6], #4
 800a8d8:	fa11 f288 	uxtah	r2, r1, r8
 800a8dc:	1414      	asrs	r4, r2, #16
 800a8de:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a8e2:	b292      	uxth	r2, r2
 800a8e4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a8e8:	f84e 2b04 	str.w	r2, [lr], #4
 800a8ec:	1421      	asrs	r1, r4, #16
 800a8ee:	e7e0      	b.n	800a8b2 <__mdiff+0xca>
 800a8f0:	3f01      	subs	r7, #1
 800a8f2:	e7ea      	b.n	800a8ca <__mdiff+0xe2>
 800a8f4:	0800c52b 	.word	0x0800c52b
 800a8f8:	0800c53c 	.word	0x0800c53c

0800a8fc <__d2b>:
 800a8fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a900:	4689      	mov	r9, r1
 800a902:	2101      	movs	r1, #1
 800a904:	ec57 6b10 	vmov	r6, r7, d0
 800a908:	4690      	mov	r8, r2
 800a90a:	f7ff fccf 	bl	800a2ac <_Balloc>
 800a90e:	4604      	mov	r4, r0
 800a910:	b930      	cbnz	r0, 800a920 <__d2b+0x24>
 800a912:	4602      	mov	r2, r0
 800a914:	4b25      	ldr	r3, [pc, #148]	; (800a9ac <__d2b+0xb0>)
 800a916:	4826      	ldr	r0, [pc, #152]	; (800a9b0 <__d2b+0xb4>)
 800a918:	f240 310a 	movw	r1, #778	; 0x30a
 800a91c:	f000 f950 	bl	800abc0 <__assert_func>
 800a920:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a924:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a928:	bb35      	cbnz	r5, 800a978 <__d2b+0x7c>
 800a92a:	2e00      	cmp	r6, #0
 800a92c:	9301      	str	r3, [sp, #4]
 800a92e:	d028      	beq.n	800a982 <__d2b+0x86>
 800a930:	4668      	mov	r0, sp
 800a932:	9600      	str	r6, [sp, #0]
 800a934:	f7ff fd82 	bl	800a43c <__lo0bits>
 800a938:	9900      	ldr	r1, [sp, #0]
 800a93a:	b300      	cbz	r0, 800a97e <__d2b+0x82>
 800a93c:	9a01      	ldr	r2, [sp, #4]
 800a93e:	f1c0 0320 	rsb	r3, r0, #32
 800a942:	fa02 f303 	lsl.w	r3, r2, r3
 800a946:	430b      	orrs	r3, r1
 800a948:	40c2      	lsrs	r2, r0
 800a94a:	6163      	str	r3, [r4, #20]
 800a94c:	9201      	str	r2, [sp, #4]
 800a94e:	9b01      	ldr	r3, [sp, #4]
 800a950:	61a3      	str	r3, [r4, #24]
 800a952:	2b00      	cmp	r3, #0
 800a954:	bf14      	ite	ne
 800a956:	2202      	movne	r2, #2
 800a958:	2201      	moveq	r2, #1
 800a95a:	6122      	str	r2, [r4, #16]
 800a95c:	b1d5      	cbz	r5, 800a994 <__d2b+0x98>
 800a95e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a962:	4405      	add	r5, r0
 800a964:	f8c9 5000 	str.w	r5, [r9]
 800a968:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a96c:	f8c8 0000 	str.w	r0, [r8]
 800a970:	4620      	mov	r0, r4
 800a972:	b003      	add	sp, #12
 800a974:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a978:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a97c:	e7d5      	b.n	800a92a <__d2b+0x2e>
 800a97e:	6161      	str	r1, [r4, #20]
 800a980:	e7e5      	b.n	800a94e <__d2b+0x52>
 800a982:	a801      	add	r0, sp, #4
 800a984:	f7ff fd5a 	bl	800a43c <__lo0bits>
 800a988:	9b01      	ldr	r3, [sp, #4]
 800a98a:	6163      	str	r3, [r4, #20]
 800a98c:	2201      	movs	r2, #1
 800a98e:	6122      	str	r2, [r4, #16]
 800a990:	3020      	adds	r0, #32
 800a992:	e7e3      	b.n	800a95c <__d2b+0x60>
 800a994:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a998:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a99c:	f8c9 0000 	str.w	r0, [r9]
 800a9a0:	6918      	ldr	r0, [r3, #16]
 800a9a2:	f7ff fd2b 	bl	800a3fc <__hi0bits>
 800a9a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a9aa:	e7df      	b.n	800a96c <__d2b+0x70>
 800a9ac:	0800c52b 	.word	0x0800c52b
 800a9b0:	0800c53c 	.word	0x0800c53c

0800a9b4 <_calloc_r>:
 800a9b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a9b6:	fba1 2402 	umull	r2, r4, r1, r2
 800a9ba:	b94c      	cbnz	r4, 800a9d0 <_calloc_r+0x1c>
 800a9bc:	4611      	mov	r1, r2
 800a9be:	9201      	str	r2, [sp, #4]
 800a9c0:	f000 f87a 	bl	800aab8 <_malloc_r>
 800a9c4:	9a01      	ldr	r2, [sp, #4]
 800a9c6:	4605      	mov	r5, r0
 800a9c8:	b930      	cbnz	r0, 800a9d8 <_calloc_r+0x24>
 800a9ca:	4628      	mov	r0, r5
 800a9cc:	b003      	add	sp, #12
 800a9ce:	bd30      	pop	{r4, r5, pc}
 800a9d0:	220c      	movs	r2, #12
 800a9d2:	6002      	str	r2, [r0, #0]
 800a9d4:	2500      	movs	r5, #0
 800a9d6:	e7f8      	b.n	800a9ca <_calloc_r+0x16>
 800a9d8:	4621      	mov	r1, r4
 800a9da:	f7fe f96f 	bl	8008cbc <memset>
 800a9de:	e7f4      	b.n	800a9ca <_calloc_r+0x16>

0800a9e0 <_free_r>:
 800a9e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a9e2:	2900      	cmp	r1, #0
 800a9e4:	d044      	beq.n	800aa70 <_free_r+0x90>
 800a9e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9ea:	9001      	str	r0, [sp, #4]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	f1a1 0404 	sub.w	r4, r1, #4
 800a9f2:	bfb8      	it	lt
 800a9f4:	18e4      	addlt	r4, r4, r3
 800a9f6:	f000 f925 	bl	800ac44 <__malloc_lock>
 800a9fa:	4a1e      	ldr	r2, [pc, #120]	; (800aa74 <_free_r+0x94>)
 800a9fc:	9801      	ldr	r0, [sp, #4]
 800a9fe:	6813      	ldr	r3, [r2, #0]
 800aa00:	b933      	cbnz	r3, 800aa10 <_free_r+0x30>
 800aa02:	6063      	str	r3, [r4, #4]
 800aa04:	6014      	str	r4, [r2, #0]
 800aa06:	b003      	add	sp, #12
 800aa08:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aa0c:	f000 b920 	b.w	800ac50 <__malloc_unlock>
 800aa10:	42a3      	cmp	r3, r4
 800aa12:	d908      	bls.n	800aa26 <_free_r+0x46>
 800aa14:	6825      	ldr	r5, [r4, #0]
 800aa16:	1961      	adds	r1, r4, r5
 800aa18:	428b      	cmp	r3, r1
 800aa1a:	bf01      	itttt	eq
 800aa1c:	6819      	ldreq	r1, [r3, #0]
 800aa1e:	685b      	ldreq	r3, [r3, #4]
 800aa20:	1949      	addeq	r1, r1, r5
 800aa22:	6021      	streq	r1, [r4, #0]
 800aa24:	e7ed      	b.n	800aa02 <_free_r+0x22>
 800aa26:	461a      	mov	r2, r3
 800aa28:	685b      	ldr	r3, [r3, #4]
 800aa2a:	b10b      	cbz	r3, 800aa30 <_free_r+0x50>
 800aa2c:	42a3      	cmp	r3, r4
 800aa2e:	d9fa      	bls.n	800aa26 <_free_r+0x46>
 800aa30:	6811      	ldr	r1, [r2, #0]
 800aa32:	1855      	adds	r5, r2, r1
 800aa34:	42a5      	cmp	r5, r4
 800aa36:	d10b      	bne.n	800aa50 <_free_r+0x70>
 800aa38:	6824      	ldr	r4, [r4, #0]
 800aa3a:	4421      	add	r1, r4
 800aa3c:	1854      	adds	r4, r2, r1
 800aa3e:	42a3      	cmp	r3, r4
 800aa40:	6011      	str	r1, [r2, #0]
 800aa42:	d1e0      	bne.n	800aa06 <_free_r+0x26>
 800aa44:	681c      	ldr	r4, [r3, #0]
 800aa46:	685b      	ldr	r3, [r3, #4]
 800aa48:	6053      	str	r3, [r2, #4]
 800aa4a:	4421      	add	r1, r4
 800aa4c:	6011      	str	r1, [r2, #0]
 800aa4e:	e7da      	b.n	800aa06 <_free_r+0x26>
 800aa50:	d902      	bls.n	800aa58 <_free_r+0x78>
 800aa52:	230c      	movs	r3, #12
 800aa54:	6003      	str	r3, [r0, #0]
 800aa56:	e7d6      	b.n	800aa06 <_free_r+0x26>
 800aa58:	6825      	ldr	r5, [r4, #0]
 800aa5a:	1961      	adds	r1, r4, r5
 800aa5c:	428b      	cmp	r3, r1
 800aa5e:	bf04      	itt	eq
 800aa60:	6819      	ldreq	r1, [r3, #0]
 800aa62:	685b      	ldreq	r3, [r3, #4]
 800aa64:	6063      	str	r3, [r4, #4]
 800aa66:	bf04      	itt	eq
 800aa68:	1949      	addeq	r1, r1, r5
 800aa6a:	6021      	streq	r1, [r4, #0]
 800aa6c:	6054      	str	r4, [r2, #4]
 800aa6e:	e7ca      	b.n	800aa06 <_free_r+0x26>
 800aa70:	b003      	add	sp, #12
 800aa72:	bd30      	pop	{r4, r5, pc}
 800aa74:	20000800 	.word	0x20000800

0800aa78 <sbrk_aligned>:
 800aa78:	b570      	push	{r4, r5, r6, lr}
 800aa7a:	4e0e      	ldr	r6, [pc, #56]	; (800aab4 <sbrk_aligned+0x3c>)
 800aa7c:	460c      	mov	r4, r1
 800aa7e:	6831      	ldr	r1, [r6, #0]
 800aa80:	4605      	mov	r5, r0
 800aa82:	b911      	cbnz	r1, 800aa8a <sbrk_aligned+0x12>
 800aa84:	f000 f88c 	bl	800aba0 <_sbrk_r>
 800aa88:	6030      	str	r0, [r6, #0]
 800aa8a:	4621      	mov	r1, r4
 800aa8c:	4628      	mov	r0, r5
 800aa8e:	f000 f887 	bl	800aba0 <_sbrk_r>
 800aa92:	1c43      	adds	r3, r0, #1
 800aa94:	d00a      	beq.n	800aaac <sbrk_aligned+0x34>
 800aa96:	1cc4      	adds	r4, r0, #3
 800aa98:	f024 0403 	bic.w	r4, r4, #3
 800aa9c:	42a0      	cmp	r0, r4
 800aa9e:	d007      	beq.n	800aab0 <sbrk_aligned+0x38>
 800aaa0:	1a21      	subs	r1, r4, r0
 800aaa2:	4628      	mov	r0, r5
 800aaa4:	f000 f87c 	bl	800aba0 <_sbrk_r>
 800aaa8:	3001      	adds	r0, #1
 800aaaa:	d101      	bne.n	800aab0 <sbrk_aligned+0x38>
 800aaac:	f04f 34ff 	mov.w	r4, #4294967295
 800aab0:	4620      	mov	r0, r4
 800aab2:	bd70      	pop	{r4, r5, r6, pc}
 800aab4:	20000804 	.word	0x20000804

0800aab8 <_malloc_r>:
 800aab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aabc:	1ccd      	adds	r5, r1, #3
 800aabe:	f025 0503 	bic.w	r5, r5, #3
 800aac2:	3508      	adds	r5, #8
 800aac4:	2d0c      	cmp	r5, #12
 800aac6:	bf38      	it	cc
 800aac8:	250c      	movcc	r5, #12
 800aaca:	2d00      	cmp	r5, #0
 800aacc:	4607      	mov	r7, r0
 800aace:	db01      	blt.n	800aad4 <_malloc_r+0x1c>
 800aad0:	42a9      	cmp	r1, r5
 800aad2:	d905      	bls.n	800aae0 <_malloc_r+0x28>
 800aad4:	230c      	movs	r3, #12
 800aad6:	603b      	str	r3, [r7, #0]
 800aad8:	2600      	movs	r6, #0
 800aada:	4630      	mov	r0, r6
 800aadc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aae0:	4e2e      	ldr	r6, [pc, #184]	; (800ab9c <_malloc_r+0xe4>)
 800aae2:	f000 f8af 	bl	800ac44 <__malloc_lock>
 800aae6:	6833      	ldr	r3, [r6, #0]
 800aae8:	461c      	mov	r4, r3
 800aaea:	bb34      	cbnz	r4, 800ab3a <_malloc_r+0x82>
 800aaec:	4629      	mov	r1, r5
 800aaee:	4638      	mov	r0, r7
 800aaf0:	f7ff ffc2 	bl	800aa78 <sbrk_aligned>
 800aaf4:	1c43      	adds	r3, r0, #1
 800aaf6:	4604      	mov	r4, r0
 800aaf8:	d14d      	bne.n	800ab96 <_malloc_r+0xde>
 800aafa:	6834      	ldr	r4, [r6, #0]
 800aafc:	4626      	mov	r6, r4
 800aafe:	2e00      	cmp	r6, #0
 800ab00:	d140      	bne.n	800ab84 <_malloc_r+0xcc>
 800ab02:	6823      	ldr	r3, [r4, #0]
 800ab04:	4631      	mov	r1, r6
 800ab06:	4638      	mov	r0, r7
 800ab08:	eb04 0803 	add.w	r8, r4, r3
 800ab0c:	f000 f848 	bl	800aba0 <_sbrk_r>
 800ab10:	4580      	cmp	r8, r0
 800ab12:	d13a      	bne.n	800ab8a <_malloc_r+0xd2>
 800ab14:	6821      	ldr	r1, [r4, #0]
 800ab16:	3503      	adds	r5, #3
 800ab18:	1a6d      	subs	r5, r5, r1
 800ab1a:	f025 0503 	bic.w	r5, r5, #3
 800ab1e:	3508      	adds	r5, #8
 800ab20:	2d0c      	cmp	r5, #12
 800ab22:	bf38      	it	cc
 800ab24:	250c      	movcc	r5, #12
 800ab26:	4629      	mov	r1, r5
 800ab28:	4638      	mov	r0, r7
 800ab2a:	f7ff ffa5 	bl	800aa78 <sbrk_aligned>
 800ab2e:	3001      	adds	r0, #1
 800ab30:	d02b      	beq.n	800ab8a <_malloc_r+0xd2>
 800ab32:	6823      	ldr	r3, [r4, #0]
 800ab34:	442b      	add	r3, r5
 800ab36:	6023      	str	r3, [r4, #0]
 800ab38:	e00e      	b.n	800ab58 <_malloc_r+0xa0>
 800ab3a:	6822      	ldr	r2, [r4, #0]
 800ab3c:	1b52      	subs	r2, r2, r5
 800ab3e:	d41e      	bmi.n	800ab7e <_malloc_r+0xc6>
 800ab40:	2a0b      	cmp	r2, #11
 800ab42:	d916      	bls.n	800ab72 <_malloc_r+0xba>
 800ab44:	1961      	adds	r1, r4, r5
 800ab46:	42a3      	cmp	r3, r4
 800ab48:	6025      	str	r5, [r4, #0]
 800ab4a:	bf18      	it	ne
 800ab4c:	6059      	strne	r1, [r3, #4]
 800ab4e:	6863      	ldr	r3, [r4, #4]
 800ab50:	bf08      	it	eq
 800ab52:	6031      	streq	r1, [r6, #0]
 800ab54:	5162      	str	r2, [r4, r5]
 800ab56:	604b      	str	r3, [r1, #4]
 800ab58:	4638      	mov	r0, r7
 800ab5a:	f104 060b 	add.w	r6, r4, #11
 800ab5e:	f000 f877 	bl	800ac50 <__malloc_unlock>
 800ab62:	f026 0607 	bic.w	r6, r6, #7
 800ab66:	1d23      	adds	r3, r4, #4
 800ab68:	1af2      	subs	r2, r6, r3
 800ab6a:	d0b6      	beq.n	800aada <_malloc_r+0x22>
 800ab6c:	1b9b      	subs	r3, r3, r6
 800ab6e:	50a3      	str	r3, [r4, r2]
 800ab70:	e7b3      	b.n	800aada <_malloc_r+0x22>
 800ab72:	6862      	ldr	r2, [r4, #4]
 800ab74:	42a3      	cmp	r3, r4
 800ab76:	bf0c      	ite	eq
 800ab78:	6032      	streq	r2, [r6, #0]
 800ab7a:	605a      	strne	r2, [r3, #4]
 800ab7c:	e7ec      	b.n	800ab58 <_malloc_r+0xa0>
 800ab7e:	4623      	mov	r3, r4
 800ab80:	6864      	ldr	r4, [r4, #4]
 800ab82:	e7b2      	b.n	800aaea <_malloc_r+0x32>
 800ab84:	4634      	mov	r4, r6
 800ab86:	6876      	ldr	r6, [r6, #4]
 800ab88:	e7b9      	b.n	800aafe <_malloc_r+0x46>
 800ab8a:	230c      	movs	r3, #12
 800ab8c:	603b      	str	r3, [r7, #0]
 800ab8e:	4638      	mov	r0, r7
 800ab90:	f000 f85e 	bl	800ac50 <__malloc_unlock>
 800ab94:	e7a1      	b.n	800aada <_malloc_r+0x22>
 800ab96:	6025      	str	r5, [r4, #0]
 800ab98:	e7de      	b.n	800ab58 <_malloc_r+0xa0>
 800ab9a:	bf00      	nop
 800ab9c:	20000800 	.word	0x20000800

0800aba0 <_sbrk_r>:
 800aba0:	b538      	push	{r3, r4, r5, lr}
 800aba2:	4d06      	ldr	r5, [pc, #24]	; (800abbc <_sbrk_r+0x1c>)
 800aba4:	2300      	movs	r3, #0
 800aba6:	4604      	mov	r4, r0
 800aba8:	4608      	mov	r0, r1
 800abaa:	602b      	str	r3, [r5, #0]
 800abac:	f7f6 fdec 	bl	8001788 <_sbrk>
 800abb0:	1c43      	adds	r3, r0, #1
 800abb2:	d102      	bne.n	800abba <_sbrk_r+0x1a>
 800abb4:	682b      	ldr	r3, [r5, #0]
 800abb6:	b103      	cbz	r3, 800abba <_sbrk_r+0x1a>
 800abb8:	6023      	str	r3, [r4, #0]
 800abba:	bd38      	pop	{r3, r4, r5, pc}
 800abbc:	20000808 	.word	0x20000808

0800abc0 <__assert_func>:
 800abc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800abc2:	4614      	mov	r4, r2
 800abc4:	461a      	mov	r2, r3
 800abc6:	4b09      	ldr	r3, [pc, #36]	; (800abec <__assert_func+0x2c>)
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	4605      	mov	r5, r0
 800abcc:	68d8      	ldr	r0, [r3, #12]
 800abce:	b14c      	cbz	r4, 800abe4 <__assert_func+0x24>
 800abd0:	4b07      	ldr	r3, [pc, #28]	; (800abf0 <__assert_func+0x30>)
 800abd2:	9100      	str	r1, [sp, #0]
 800abd4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800abd8:	4906      	ldr	r1, [pc, #24]	; (800abf4 <__assert_func+0x34>)
 800abda:	462b      	mov	r3, r5
 800abdc:	f000 f80e 	bl	800abfc <fiprintf>
 800abe0:	f000 fa64 	bl	800b0ac <abort>
 800abe4:	4b04      	ldr	r3, [pc, #16]	; (800abf8 <__assert_func+0x38>)
 800abe6:	461c      	mov	r4, r3
 800abe8:	e7f3      	b.n	800abd2 <__assert_func+0x12>
 800abea:	bf00      	nop
 800abec:	20000018 	.word	0x20000018
 800abf0:	0800c694 	.word	0x0800c694
 800abf4:	0800c6a1 	.word	0x0800c6a1
 800abf8:	0800c6cf 	.word	0x0800c6cf

0800abfc <fiprintf>:
 800abfc:	b40e      	push	{r1, r2, r3}
 800abfe:	b503      	push	{r0, r1, lr}
 800ac00:	4601      	mov	r1, r0
 800ac02:	ab03      	add	r3, sp, #12
 800ac04:	4805      	ldr	r0, [pc, #20]	; (800ac1c <fiprintf+0x20>)
 800ac06:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac0a:	6800      	ldr	r0, [r0, #0]
 800ac0c:	9301      	str	r3, [sp, #4]
 800ac0e:	f000 f84f 	bl	800acb0 <_vfiprintf_r>
 800ac12:	b002      	add	sp, #8
 800ac14:	f85d eb04 	ldr.w	lr, [sp], #4
 800ac18:	b003      	add	sp, #12
 800ac1a:	4770      	bx	lr
 800ac1c:	20000018 	.word	0x20000018

0800ac20 <__ascii_mbtowc>:
 800ac20:	b082      	sub	sp, #8
 800ac22:	b901      	cbnz	r1, 800ac26 <__ascii_mbtowc+0x6>
 800ac24:	a901      	add	r1, sp, #4
 800ac26:	b142      	cbz	r2, 800ac3a <__ascii_mbtowc+0x1a>
 800ac28:	b14b      	cbz	r3, 800ac3e <__ascii_mbtowc+0x1e>
 800ac2a:	7813      	ldrb	r3, [r2, #0]
 800ac2c:	600b      	str	r3, [r1, #0]
 800ac2e:	7812      	ldrb	r2, [r2, #0]
 800ac30:	1e10      	subs	r0, r2, #0
 800ac32:	bf18      	it	ne
 800ac34:	2001      	movne	r0, #1
 800ac36:	b002      	add	sp, #8
 800ac38:	4770      	bx	lr
 800ac3a:	4610      	mov	r0, r2
 800ac3c:	e7fb      	b.n	800ac36 <__ascii_mbtowc+0x16>
 800ac3e:	f06f 0001 	mvn.w	r0, #1
 800ac42:	e7f8      	b.n	800ac36 <__ascii_mbtowc+0x16>

0800ac44 <__malloc_lock>:
 800ac44:	4801      	ldr	r0, [pc, #4]	; (800ac4c <__malloc_lock+0x8>)
 800ac46:	f000 bbf1 	b.w	800b42c <__retarget_lock_acquire_recursive>
 800ac4a:	bf00      	nop
 800ac4c:	2000080c 	.word	0x2000080c

0800ac50 <__malloc_unlock>:
 800ac50:	4801      	ldr	r0, [pc, #4]	; (800ac58 <__malloc_unlock+0x8>)
 800ac52:	f000 bbec 	b.w	800b42e <__retarget_lock_release_recursive>
 800ac56:	bf00      	nop
 800ac58:	2000080c 	.word	0x2000080c

0800ac5c <__sfputc_r>:
 800ac5c:	6893      	ldr	r3, [r2, #8]
 800ac5e:	3b01      	subs	r3, #1
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	b410      	push	{r4}
 800ac64:	6093      	str	r3, [r2, #8]
 800ac66:	da08      	bge.n	800ac7a <__sfputc_r+0x1e>
 800ac68:	6994      	ldr	r4, [r2, #24]
 800ac6a:	42a3      	cmp	r3, r4
 800ac6c:	db01      	blt.n	800ac72 <__sfputc_r+0x16>
 800ac6e:	290a      	cmp	r1, #10
 800ac70:	d103      	bne.n	800ac7a <__sfputc_r+0x1e>
 800ac72:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac76:	f000 b94b 	b.w	800af10 <__swbuf_r>
 800ac7a:	6813      	ldr	r3, [r2, #0]
 800ac7c:	1c58      	adds	r0, r3, #1
 800ac7e:	6010      	str	r0, [r2, #0]
 800ac80:	7019      	strb	r1, [r3, #0]
 800ac82:	4608      	mov	r0, r1
 800ac84:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac88:	4770      	bx	lr

0800ac8a <__sfputs_r>:
 800ac8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac8c:	4606      	mov	r6, r0
 800ac8e:	460f      	mov	r7, r1
 800ac90:	4614      	mov	r4, r2
 800ac92:	18d5      	adds	r5, r2, r3
 800ac94:	42ac      	cmp	r4, r5
 800ac96:	d101      	bne.n	800ac9c <__sfputs_r+0x12>
 800ac98:	2000      	movs	r0, #0
 800ac9a:	e007      	b.n	800acac <__sfputs_r+0x22>
 800ac9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aca0:	463a      	mov	r2, r7
 800aca2:	4630      	mov	r0, r6
 800aca4:	f7ff ffda 	bl	800ac5c <__sfputc_r>
 800aca8:	1c43      	adds	r3, r0, #1
 800acaa:	d1f3      	bne.n	800ac94 <__sfputs_r+0xa>
 800acac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800acb0 <_vfiprintf_r>:
 800acb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acb4:	460d      	mov	r5, r1
 800acb6:	b09d      	sub	sp, #116	; 0x74
 800acb8:	4614      	mov	r4, r2
 800acba:	4698      	mov	r8, r3
 800acbc:	4606      	mov	r6, r0
 800acbe:	b118      	cbz	r0, 800acc8 <_vfiprintf_r+0x18>
 800acc0:	6983      	ldr	r3, [r0, #24]
 800acc2:	b90b      	cbnz	r3, 800acc8 <_vfiprintf_r+0x18>
 800acc4:	f000 fb14 	bl	800b2f0 <__sinit>
 800acc8:	4b89      	ldr	r3, [pc, #548]	; (800aef0 <_vfiprintf_r+0x240>)
 800acca:	429d      	cmp	r5, r3
 800accc:	d11b      	bne.n	800ad06 <_vfiprintf_r+0x56>
 800acce:	6875      	ldr	r5, [r6, #4]
 800acd0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800acd2:	07d9      	lsls	r1, r3, #31
 800acd4:	d405      	bmi.n	800ace2 <_vfiprintf_r+0x32>
 800acd6:	89ab      	ldrh	r3, [r5, #12]
 800acd8:	059a      	lsls	r2, r3, #22
 800acda:	d402      	bmi.n	800ace2 <_vfiprintf_r+0x32>
 800acdc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800acde:	f000 fba5 	bl	800b42c <__retarget_lock_acquire_recursive>
 800ace2:	89ab      	ldrh	r3, [r5, #12]
 800ace4:	071b      	lsls	r3, r3, #28
 800ace6:	d501      	bpl.n	800acec <_vfiprintf_r+0x3c>
 800ace8:	692b      	ldr	r3, [r5, #16]
 800acea:	b9eb      	cbnz	r3, 800ad28 <_vfiprintf_r+0x78>
 800acec:	4629      	mov	r1, r5
 800acee:	4630      	mov	r0, r6
 800acf0:	f000 f96e 	bl	800afd0 <__swsetup_r>
 800acf4:	b1c0      	cbz	r0, 800ad28 <_vfiprintf_r+0x78>
 800acf6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800acf8:	07dc      	lsls	r4, r3, #31
 800acfa:	d50e      	bpl.n	800ad1a <_vfiprintf_r+0x6a>
 800acfc:	f04f 30ff 	mov.w	r0, #4294967295
 800ad00:	b01d      	add	sp, #116	; 0x74
 800ad02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad06:	4b7b      	ldr	r3, [pc, #492]	; (800aef4 <_vfiprintf_r+0x244>)
 800ad08:	429d      	cmp	r5, r3
 800ad0a:	d101      	bne.n	800ad10 <_vfiprintf_r+0x60>
 800ad0c:	68b5      	ldr	r5, [r6, #8]
 800ad0e:	e7df      	b.n	800acd0 <_vfiprintf_r+0x20>
 800ad10:	4b79      	ldr	r3, [pc, #484]	; (800aef8 <_vfiprintf_r+0x248>)
 800ad12:	429d      	cmp	r5, r3
 800ad14:	bf08      	it	eq
 800ad16:	68f5      	ldreq	r5, [r6, #12]
 800ad18:	e7da      	b.n	800acd0 <_vfiprintf_r+0x20>
 800ad1a:	89ab      	ldrh	r3, [r5, #12]
 800ad1c:	0598      	lsls	r0, r3, #22
 800ad1e:	d4ed      	bmi.n	800acfc <_vfiprintf_r+0x4c>
 800ad20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad22:	f000 fb84 	bl	800b42e <__retarget_lock_release_recursive>
 800ad26:	e7e9      	b.n	800acfc <_vfiprintf_r+0x4c>
 800ad28:	2300      	movs	r3, #0
 800ad2a:	9309      	str	r3, [sp, #36]	; 0x24
 800ad2c:	2320      	movs	r3, #32
 800ad2e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ad32:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad36:	2330      	movs	r3, #48	; 0x30
 800ad38:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800aefc <_vfiprintf_r+0x24c>
 800ad3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ad40:	f04f 0901 	mov.w	r9, #1
 800ad44:	4623      	mov	r3, r4
 800ad46:	469a      	mov	sl, r3
 800ad48:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad4c:	b10a      	cbz	r2, 800ad52 <_vfiprintf_r+0xa2>
 800ad4e:	2a25      	cmp	r2, #37	; 0x25
 800ad50:	d1f9      	bne.n	800ad46 <_vfiprintf_r+0x96>
 800ad52:	ebba 0b04 	subs.w	fp, sl, r4
 800ad56:	d00b      	beq.n	800ad70 <_vfiprintf_r+0xc0>
 800ad58:	465b      	mov	r3, fp
 800ad5a:	4622      	mov	r2, r4
 800ad5c:	4629      	mov	r1, r5
 800ad5e:	4630      	mov	r0, r6
 800ad60:	f7ff ff93 	bl	800ac8a <__sfputs_r>
 800ad64:	3001      	adds	r0, #1
 800ad66:	f000 80aa 	beq.w	800aebe <_vfiprintf_r+0x20e>
 800ad6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad6c:	445a      	add	r2, fp
 800ad6e:	9209      	str	r2, [sp, #36]	; 0x24
 800ad70:	f89a 3000 	ldrb.w	r3, [sl]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	f000 80a2 	beq.w	800aebe <_vfiprintf_r+0x20e>
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	f04f 32ff 	mov.w	r2, #4294967295
 800ad80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad84:	f10a 0a01 	add.w	sl, sl, #1
 800ad88:	9304      	str	r3, [sp, #16]
 800ad8a:	9307      	str	r3, [sp, #28]
 800ad8c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ad90:	931a      	str	r3, [sp, #104]	; 0x68
 800ad92:	4654      	mov	r4, sl
 800ad94:	2205      	movs	r2, #5
 800ad96:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad9a:	4858      	ldr	r0, [pc, #352]	; (800aefc <_vfiprintf_r+0x24c>)
 800ad9c:	f7f5 fa20 	bl	80001e0 <memchr>
 800ada0:	9a04      	ldr	r2, [sp, #16]
 800ada2:	b9d8      	cbnz	r0, 800addc <_vfiprintf_r+0x12c>
 800ada4:	06d1      	lsls	r1, r2, #27
 800ada6:	bf44      	itt	mi
 800ada8:	2320      	movmi	r3, #32
 800adaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800adae:	0713      	lsls	r3, r2, #28
 800adb0:	bf44      	itt	mi
 800adb2:	232b      	movmi	r3, #43	; 0x2b
 800adb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800adb8:	f89a 3000 	ldrb.w	r3, [sl]
 800adbc:	2b2a      	cmp	r3, #42	; 0x2a
 800adbe:	d015      	beq.n	800adec <_vfiprintf_r+0x13c>
 800adc0:	9a07      	ldr	r2, [sp, #28]
 800adc2:	4654      	mov	r4, sl
 800adc4:	2000      	movs	r0, #0
 800adc6:	f04f 0c0a 	mov.w	ip, #10
 800adca:	4621      	mov	r1, r4
 800adcc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800add0:	3b30      	subs	r3, #48	; 0x30
 800add2:	2b09      	cmp	r3, #9
 800add4:	d94e      	bls.n	800ae74 <_vfiprintf_r+0x1c4>
 800add6:	b1b0      	cbz	r0, 800ae06 <_vfiprintf_r+0x156>
 800add8:	9207      	str	r2, [sp, #28]
 800adda:	e014      	b.n	800ae06 <_vfiprintf_r+0x156>
 800addc:	eba0 0308 	sub.w	r3, r0, r8
 800ade0:	fa09 f303 	lsl.w	r3, r9, r3
 800ade4:	4313      	orrs	r3, r2
 800ade6:	9304      	str	r3, [sp, #16]
 800ade8:	46a2      	mov	sl, r4
 800adea:	e7d2      	b.n	800ad92 <_vfiprintf_r+0xe2>
 800adec:	9b03      	ldr	r3, [sp, #12]
 800adee:	1d19      	adds	r1, r3, #4
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	9103      	str	r1, [sp, #12]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	bfbb      	ittet	lt
 800adf8:	425b      	neglt	r3, r3
 800adfa:	f042 0202 	orrlt.w	r2, r2, #2
 800adfe:	9307      	strge	r3, [sp, #28]
 800ae00:	9307      	strlt	r3, [sp, #28]
 800ae02:	bfb8      	it	lt
 800ae04:	9204      	strlt	r2, [sp, #16]
 800ae06:	7823      	ldrb	r3, [r4, #0]
 800ae08:	2b2e      	cmp	r3, #46	; 0x2e
 800ae0a:	d10c      	bne.n	800ae26 <_vfiprintf_r+0x176>
 800ae0c:	7863      	ldrb	r3, [r4, #1]
 800ae0e:	2b2a      	cmp	r3, #42	; 0x2a
 800ae10:	d135      	bne.n	800ae7e <_vfiprintf_r+0x1ce>
 800ae12:	9b03      	ldr	r3, [sp, #12]
 800ae14:	1d1a      	adds	r2, r3, #4
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	9203      	str	r2, [sp, #12]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	bfb8      	it	lt
 800ae1e:	f04f 33ff 	movlt.w	r3, #4294967295
 800ae22:	3402      	adds	r4, #2
 800ae24:	9305      	str	r3, [sp, #20]
 800ae26:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800af0c <_vfiprintf_r+0x25c>
 800ae2a:	7821      	ldrb	r1, [r4, #0]
 800ae2c:	2203      	movs	r2, #3
 800ae2e:	4650      	mov	r0, sl
 800ae30:	f7f5 f9d6 	bl	80001e0 <memchr>
 800ae34:	b140      	cbz	r0, 800ae48 <_vfiprintf_r+0x198>
 800ae36:	2340      	movs	r3, #64	; 0x40
 800ae38:	eba0 000a 	sub.w	r0, r0, sl
 800ae3c:	fa03 f000 	lsl.w	r0, r3, r0
 800ae40:	9b04      	ldr	r3, [sp, #16]
 800ae42:	4303      	orrs	r3, r0
 800ae44:	3401      	adds	r4, #1
 800ae46:	9304      	str	r3, [sp, #16]
 800ae48:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae4c:	482c      	ldr	r0, [pc, #176]	; (800af00 <_vfiprintf_r+0x250>)
 800ae4e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ae52:	2206      	movs	r2, #6
 800ae54:	f7f5 f9c4 	bl	80001e0 <memchr>
 800ae58:	2800      	cmp	r0, #0
 800ae5a:	d03f      	beq.n	800aedc <_vfiprintf_r+0x22c>
 800ae5c:	4b29      	ldr	r3, [pc, #164]	; (800af04 <_vfiprintf_r+0x254>)
 800ae5e:	bb1b      	cbnz	r3, 800aea8 <_vfiprintf_r+0x1f8>
 800ae60:	9b03      	ldr	r3, [sp, #12]
 800ae62:	3307      	adds	r3, #7
 800ae64:	f023 0307 	bic.w	r3, r3, #7
 800ae68:	3308      	adds	r3, #8
 800ae6a:	9303      	str	r3, [sp, #12]
 800ae6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae6e:	443b      	add	r3, r7
 800ae70:	9309      	str	r3, [sp, #36]	; 0x24
 800ae72:	e767      	b.n	800ad44 <_vfiprintf_r+0x94>
 800ae74:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae78:	460c      	mov	r4, r1
 800ae7a:	2001      	movs	r0, #1
 800ae7c:	e7a5      	b.n	800adca <_vfiprintf_r+0x11a>
 800ae7e:	2300      	movs	r3, #0
 800ae80:	3401      	adds	r4, #1
 800ae82:	9305      	str	r3, [sp, #20]
 800ae84:	4619      	mov	r1, r3
 800ae86:	f04f 0c0a 	mov.w	ip, #10
 800ae8a:	4620      	mov	r0, r4
 800ae8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae90:	3a30      	subs	r2, #48	; 0x30
 800ae92:	2a09      	cmp	r2, #9
 800ae94:	d903      	bls.n	800ae9e <_vfiprintf_r+0x1ee>
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d0c5      	beq.n	800ae26 <_vfiprintf_r+0x176>
 800ae9a:	9105      	str	r1, [sp, #20]
 800ae9c:	e7c3      	b.n	800ae26 <_vfiprintf_r+0x176>
 800ae9e:	fb0c 2101 	mla	r1, ip, r1, r2
 800aea2:	4604      	mov	r4, r0
 800aea4:	2301      	movs	r3, #1
 800aea6:	e7f0      	b.n	800ae8a <_vfiprintf_r+0x1da>
 800aea8:	ab03      	add	r3, sp, #12
 800aeaa:	9300      	str	r3, [sp, #0]
 800aeac:	462a      	mov	r2, r5
 800aeae:	4b16      	ldr	r3, [pc, #88]	; (800af08 <_vfiprintf_r+0x258>)
 800aeb0:	a904      	add	r1, sp, #16
 800aeb2:	4630      	mov	r0, r6
 800aeb4:	f7fd ffaa 	bl	8008e0c <_printf_float>
 800aeb8:	4607      	mov	r7, r0
 800aeba:	1c78      	adds	r0, r7, #1
 800aebc:	d1d6      	bne.n	800ae6c <_vfiprintf_r+0x1bc>
 800aebe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aec0:	07d9      	lsls	r1, r3, #31
 800aec2:	d405      	bmi.n	800aed0 <_vfiprintf_r+0x220>
 800aec4:	89ab      	ldrh	r3, [r5, #12]
 800aec6:	059a      	lsls	r2, r3, #22
 800aec8:	d402      	bmi.n	800aed0 <_vfiprintf_r+0x220>
 800aeca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aecc:	f000 faaf 	bl	800b42e <__retarget_lock_release_recursive>
 800aed0:	89ab      	ldrh	r3, [r5, #12]
 800aed2:	065b      	lsls	r3, r3, #25
 800aed4:	f53f af12 	bmi.w	800acfc <_vfiprintf_r+0x4c>
 800aed8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aeda:	e711      	b.n	800ad00 <_vfiprintf_r+0x50>
 800aedc:	ab03      	add	r3, sp, #12
 800aede:	9300      	str	r3, [sp, #0]
 800aee0:	462a      	mov	r2, r5
 800aee2:	4b09      	ldr	r3, [pc, #36]	; (800af08 <_vfiprintf_r+0x258>)
 800aee4:	a904      	add	r1, sp, #16
 800aee6:	4630      	mov	r0, r6
 800aee8:	f7fe fa34 	bl	8009354 <_printf_i>
 800aeec:	e7e4      	b.n	800aeb8 <_vfiprintf_r+0x208>
 800aeee:	bf00      	nop
 800aef0:	0800c80c 	.word	0x0800c80c
 800aef4:	0800c82c 	.word	0x0800c82c
 800aef8:	0800c7ec 	.word	0x0800c7ec
 800aefc:	0800c6da 	.word	0x0800c6da
 800af00:	0800c6e4 	.word	0x0800c6e4
 800af04:	08008e0d 	.word	0x08008e0d
 800af08:	0800ac8b 	.word	0x0800ac8b
 800af0c:	0800c6e0 	.word	0x0800c6e0

0800af10 <__swbuf_r>:
 800af10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af12:	460e      	mov	r6, r1
 800af14:	4614      	mov	r4, r2
 800af16:	4605      	mov	r5, r0
 800af18:	b118      	cbz	r0, 800af22 <__swbuf_r+0x12>
 800af1a:	6983      	ldr	r3, [r0, #24]
 800af1c:	b90b      	cbnz	r3, 800af22 <__swbuf_r+0x12>
 800af1e:	f000 f9e7 	bl	800b2f0 <__sinit>
 800af22:	4b21      	ldr	r3, [pc, #132]	; (800afa8 <__swbuf_r+0x98>)
 800af24:	429c      	cmp	r4, r3
 800af26:	d12b      	bne.n	800af80 <__swbuf_r+0x70>
 800af28:	686c      	ldr	r4, [r5, #4]
 800af2a:	69a3      	ldr	r3, [r4, #24]
 800af2c:	60a3      	str	r3, [r4, #8]
 800af2e:	89a3      	ldrh	r3, [r4, #12]
 800af30:	071a      	lsls	r2, r3, #28
 800af32:	d52f      	bpl.n	800af94 <__swbuf_r+0x84>
 800af34:	6923      	ldr	r3, [r4, #16]
 800af36:	b36b      	cbz	r3, 800af94 <__swbuf_r+0x84>
 800af38:	6923      	ldr	r3, [r4, #16]
 800af3a:	6820      	ldr	r0, [r4, #0]
 800af3c:	1ac0      	subs	r0, r0, r3
 800af3e:	6963      	ldr	r3, [r4, #20]
 800af40:	b2f6      	uxtb	r6, r6
 800af42:	4283      	cmp	r3, r0
 800af44:	4637      	mov	r7, r6
 800af46:	dc04      	bgt.n	800af52 <__swbuf_r+0x42>
 800af48:	4621      	mov	r1, r4
 800af4a:	4628      	mov	r0, r5
 800af4c:	f000 f93c 	bl	800b1c8 <_fflush_r>
 800af50:	bb30      	cbnz	r0, 800afa0 <__swbuf_r+0x90>
 800af52:	68a3      	ldr	r3, [r4, #8]
 800af54:	3b01      	subs	r3, #1
 800af56:	60a3      	str	r3, [r4, #8]
 800af58:	6823      	ldr	r3, [r4, #0]
 800af5a:	1c5a      	adds	r2, r3, #1
 800af5c:	6022      	str	r2, [r4, #0]
 800af5e:	701e      	strb	r6, [r3, #0]
 800af60:	6963      	ldr	r3, [r4, #20]
 800af62:	3001      	adds	r0, #1
 800af64:	4283      	cmp	r3, r0
 800af66:	d004      	beq.n	800af72 <__swbuf_r+0x62>
 800af68:	89a3      	ldrh	r3, [r4, #12]
 800af6a:	07db      	lsls	r3, r3, #31
 800af6c:	d506      	bpl.n	800af7c <__swbuf_r+0x6c>
 800af6e:	2e0a      	cmp	r6, #10
 800af70:	d104      	bne.n	800af7c <__swbuf_r+0x6c>
 800af72:	4621      	mov	r1, r4
 800af74:	4628      	mov	r0, r5
 800af76:	f000 f927 	bl	800b1c8 <_fflush_r>
 800af7a:	b988      	cbnz	r0, 800afa0 <__swbuf_r+0x90>
 800af7c:	4638      	mov	r0, r7
 800af7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af80:	4b0a      	ldr	r3, [pc, #40]	; (800afac <__swbuf_r+0x9c>)
 800af82:	429c      	cmp	r4, r3
 800af84:	d101      	bne.n	800af8a <__swbuf_r+0x7a>
 800af86:	68ac      	ldr	r4, [r5, #8]
 800af88:	e7cf      	b.n	800af2a <__swbuf_r+0x1a>
 800af8a:	4b09      	ldr	r3, [pc, #36]	; (800afb0 <__swbuf_r+0xa0>)
 800af8c:	429c      	cmp	r4, r3
 800af8e:	bf08      	it	eq
 800af90:	68ec      	ldreq	r4, [r5, #12]
 800af92:	e7ca      	b.n	800af2a <__swbuf_r+0x1a>
 800af94:	4621      	mov	r1, r4
 800af96:	4628      	mov	r0, r5
 800af98:	f000 f81a 	bl	800afd0 <__swsetup_r>
 800af9c:	2800      	cmp	r0, #0
 800af9e:	d0cb      	beq.n	800af38 <__swbuf_r+0x28>
 800afa0:	f04f 37ff 	mov.w	r7, #4294967295
 800afa4:	e7ea      	b.n	800af7c <__swbuf_r+0x6c>
 800afa6:	bf00      	nop
 800afa8:	0800c80c 	.word	0x0800c80c
 800afac:	0800c82c 	.word	0x0800c82c
 800afb0:	0800c7ec 	.word	0x0800c7ec

0800afb4 <__ascii_wctomb>:
 800afb4:	b149      	cbz	r1, 800afca <__ascii_wctomb+0x16>
 800afb6:	2aff      	cmp	r2, #255	; 0xff
 800afb8:	bf85      	ittet	hi
 800afba:	238a      	movhi	r3, #138	; 0x8a
 800afbc:	6003      	strhi	r3, [r0, #0]
 800afbe:	700a      	strbls	r2, [r1, #0]
 800afc0:	f04f 30ff 	movhi.w	r0, #4294967295
 800afc4:	bf98      	it	ls
 800afc6:	2001      	movls	r0, #1
 800afc8:	4770      	bx	lr
 800afca:	4608      	mov	r0, r1
 800afcc:	4770      	bx	lr
	...

0800afd0 <__swsetup_r>:
 800afd0:	4b32      	ldr	r3, [pc, #200]	; (800b09c <__swsetup_r+0xcc>)
 800afd2:	b570      	push	{r4, r5, r6, lr}
 800afd4:	681d      	ldr	r5, [r3, #0]
 800afd6:	4606      	mov	r6, r0
 800afd8:	460c      	mov	r4, r1
 800afda:	b125      	cbz	r5, 800afe6 <__swsetup_r+0x16>
 800afdc:	69ab      	ldr	r3, [r5, #24]
 800afde:	b913      	cbnz	r3, 800afe6 <__swsetup_r+0x16>
 800afe0:	4628      	mov	r0, r5
 800afe2:	f000 f985 	bl	800b2f0 <__sinit>
 800afe6:	4b2e      	ldr	r3, [pc, #184]	; (800b0a0 <__swsetup_r+0xd0>)
 800afe8:	429c      	cmp	r4, r3
 800afea:	d10f      	bne.n	800b00c <__swsetup_r+0x3c>
 800afec:	686c      	ldr	r4, [r5, #4]
 800afee:	89a3      	ldrh	r3, [r4, #12]
 800aff0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aff4:	0719      	lsls	r1, r3, #28
 800aff6:	d42c      	bmi.n	800b052 <__swsetup_r+0x82>
 800aff8:	06dd      	lsls	r5, r3, #27
 800affa:	d411      	bmi.n	800b020 <__swsetup_r+0x50>
 800affc:	2309      	movs	r3, #9
 800affe:	6033      	str	r3, [r6, #0]
 800b000:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b004:	81a3      	strh	r3, [r4, #12]
 800b006:	f04f 30ff 	mov.w	r0, #4294967295
 800b00a:	e03e      	b.n	800b08a <__swsetup_r+0xba>
 800b00c:	4b25      	ldr	r3, [pc, #148]	; (800b0a4 <__swsetup_r+0xd4>)
 800b00e:	429c      	cmp	r4, r3
 800b010:	d101      	bne.n	800b016 <__swsetup_r+0x46>
 800b012:	68ac      	ldr	r4, [r5, #8]
 800b014:	e7eb      	b.n	800afee <__swsetup_r+0x1e>
 800b016:	4b24      	ldr	r3, [pc, #144]	; (800b0a8 <__swsetup_r+0xd8>)
 800b018:	429c      	cmp	r4, r3
 800b01a:	bf08      	it	eq
 800b01c:	68ec      	ldreq	r4, [r5, #12]
 800b01e:	e7e6      	b.n	800afee <__swsetup_r+0x1e>
 800b020:	0758      	lsls	r0, r3, #29
 800b022:	d512      	bpl.n	800b04a <__swsetup_r+0x7a>
 800b024:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b026:	b141      	cbz	r1, 800b03a <__swsetup_r+0x6a>
 800b028:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b02c:	4299      	cmp	r1, r3
 800b02e:	d002      	beq.n	800b036 <__swsetup_r+0x66>
 800b030:	4630      	mov	r0, r6
 800b032:	f7ff fcd5 	bl	800a9e0 <_free_r>
 800b036:	2300      	movs	r3, #0
 800b038:	6363      	str	r3, [r4, #52]	; 0x34
 800b03a:	89a3      	ldrh	r3, [r4, #12]
 800b03c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b040:	81a3      	strh	r3, [r4, #12]
 800b042:	2300      	movs	r3, #0
 800b044:	6063      	str	r3, [r4, #4]
 800b046:	6923      	ldr	r3, [r4, #16]
 800b048:	6023      	str	r3, [r4, #0]
 800b04a:	89a3      	ldrh	r3, [r4, #12]
 800b04c:	f043 0308 	orr.w	r3, r3, #8
 800b050:	81a3      	strh	r3, [r4, #12]
 800b052:	6923      	ldr	r3, [r4, #16]
 800b054:	b94b      	cbnz	r3, 800b06a <__swsetup_r+0x9a>
 800b056:	89a3      	ldrh	r3, [r4, #12]
 800b058:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b05c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b060:	d003      	beq.n	800b06a <__swsetup_r+0x9a>
 800b062:	4621      	mov	r1, r4
 800b064:	4630      	mov	r0, r6
 800b066:	f000 fa09 	bl	800b47c <__smakebuf_r>
 800b06a:	89a0      	ldrh	r0, [r4, #12]
 800b06c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b070:	f010 0301 	ands.w	r3, r0, #1
 800b074:	d00a      	beq.n	800b08c <__swsetup_r+0xbc>
 800b076:	2300      	movs	r3, #0
 800b078:	60a3      	str	r3, [r4, #8]
 800b07a:	6963      	ldr	r3, [r4, #20]
 800b07c:	425b      	negs	r3, r3
 800b07e:	61a3      	str	r3, [r4, #24]
 800b080:	6923      	ldr	r3, [r4, #16]
 800b082:	b943      	cbnz	r3, 800b096 <__swsetup_r+0xc6>
 800b084:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b088:	d1ba      	bne.n	800b000 <__swsetup_r+0x30>
 800b08a:	bd70      	pop	{r4, r5, r6, pc}
 800b08c:	0781      	lsls	r1, r0, #30
 800b08e:	bf58      	it	pl
 800b090:	6963      	ldrpl	r3, [r4, #20]
 800b092:	60a3      	str	r3, [r4, #8]
 800b094:	e7f4      	b.n	800b080 <__swsetup_r+0xb0>
 800b096:	2000      	movs	r0, #0
 800b098:	e7f7      	b.n	800b08a <__swsetup_r+0xba>
 800b09a:	bf00      	nop
 800b09c:	20000018 	.word	0x20000018
 800b0a0:	0800c80c 	.word	0x0800c80c
 800b0a4:	0800c82c 	.word	0x0800c82c
 800b0a8:	0800c7ec 	.word	0x0800c7ec

0800b0ac <abort>:
 800b0ac:	b508      	push	{r3, lr}
 800b0ae:	2006      	movs	r0, #6
 800b0b0:	f000 fa4c 	bl	800b54c <raise>
 800b0b4:	2001      	movs	r0, #1
 800b0b6:	f7f6 faef 	bl	8001698 <_exit>
	...

0800b0bc <__sflush_r>:
 800b0bc:	898a      	ldrh	r2, [r1, #12]
 800b0be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0c2:	4605      	mov	r5, r0
 800b0c4:	0710      	lsls	r0, r2, #28
 800b0c6:	460c      	mov	r4, r1
 800b0c8:	d458      	bmi.n	800b17c <__sflush_r+0xc0>
 800b0ca:	684b      	ldr	r3, [r1, #4]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	dc05      	bgt.n	800b0dc <__sflush_r+0x20>
 800b0d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	dc02      	bgt.n	800b0dc <__sflush_r+0x20>
 800b0d6:	2000      	movs	r0, #0
 800b0d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b0de:	2e00      	cmp	r6, #0
 800b0e0:	d0f9      	beq.n	800b0d6 <__sflush_r+0x1a>
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b0e8:	682f      	ldr	r7, [r5, #0]
 800b0ea:	602b      	str	r3, [r5, #0]
 800b0ec:	d032      	beq.n	800b154 <__sflush_r+0x98>
 800b0ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b0f0:	89a3      	ldrh	r3, [r4, #12]
 800b0f2:	075a      	lsls	r2, r3, #29
 800b0f4:	d505      	bpl.n	800b102 <__sflush_r+0x46>
 800b0f6:	6863      	ldr	r3, [r4, #4]
 800b0f8:	1ac0      	subs	r0, r0, r3
 800b0fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b0fc:	b10b      	cbz	r3, 800b102 <__sflush_r+0x46>
 800b0fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b100:	1ac0      	subs	r0, r0, r3
 800b102:	2300      	movs	r3, #0
 800b104:	4602      	mov	r2, r0
 800b106:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b108:	6a21      	ldr	r1, [r4, #32]
 800b10a:	4628      	mov	r0, r5
 800b10c:	47b0      	blx	r6
 800b10e:	1c43      	adds	r3, r0, #1
 800b110:	89a3      	ldrh	r3, [r4, #12]
 800b112:	d106      	bne.n	800b122 <__sflush_r+0x66>
 800b114:	6829      	ldr	r1, [r5, #0]
 800b116:	291d      	cmp	r1, #29
 800b118:	d82c      	bhi.n	800b174 <__sflush_r+0xb8>
 800b11a:	4a2a      	ldr	r2, [pc, #168]	; (800b1c4 <__sflush_r+0x108>)
 800b11c:	40ca      	lsrs	r2, r1
 800b11e:	07d6      	lsls	r6, r2, #31
 800b120:	d528      	bpl.n	800b174 <__sflush_r+0xb8>
 800b122:	2200      	movs	r2, #0
 800b124:	6062      	str	r2, [r4, #4]
 800b126:	04d9      	lsls	r1, r3, #19
 800b128:	6922      	ldr	r2, [r4, #16]
 800b12a:	6022      	str	r2, [r4, #0]
 800b12c:	d504      	bpl.n	800b138 <__sflush_r+0x7c>
 800b12e:	1c42      	adds	r2, r0, #1
 800b130:	d101      	bne.n	800b136 <__sflush_r+0x7a>
 800b132:	682b      	ldr	r3, [r5, #0]
 800b134:	b903      	cbnz	r3, 800b138 <__sflush_r+0x7c>
 800b136:	6560      	str	r0, [r4, #84]	; 0x54
 800b138:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b13a:	602f      	str	r7, [r5, #0]
 800b13c:	2900      	cmp	r1, #0
 800b13e:	d0ca      	beq.n	800b0d6 <__sflush_r+0x1a>
 800b140:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b144:	4299      	cmp	r1, r3
 800b146:	d002      	beq.n	800b14e <__sflush_r+0x92>
 800b148:	4628      	mov	r0, r5
 800b14a:	f7ff fc49 	bl	800a9e0 <_free_r>
 800b14e:	2000      	movs	r0, #0
 800b150:	6360      	str	r0, [r4, #52]	; 0x34
 800b152:	e7c1      	b.n	800b0d8 <__sflush_r+0x1c>
 800b154:	6a21      	ldr	r1, [r4, #32]
 800b156:	2301      	movs	r3, #1
 800b158:	4628      	mov	r0, r5
 800b15a:	47b0      	blx	r6
 800b15c:	1c41      	adds	r1, r0, #1
 800b15e:	d1c7      	bne.n	800b0f0 <__sflush_r+0x34>
 800b160:	682b      	ldr	r3, [r5, #0]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d0c4      	beq.n	800b0f0 <__sflush_r+0x34>
 800b166:	2b1d      	cmp	r3, #29
 800b168:	d001      	beq.n	800b16e <__sflush_r+0xb2>
 800b16a:	2b16      	cmp	r3, #22
 800b16c:	d101      	bne.n	800b172 <__sflush_r+0xb6>
 800b16e:	602f      	str	r7, [r5, #0]
 800b170:	e7b1      	b.n	800b0d6 <__sflush_r+0x1a>
 800b172:	89a3      	ldrh	r3, [r4, #12]
 800b174:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b178:	81a3      	strh	r3, [r4, #12]
 800b17a:	e7ad      	b.n	800b0d8 <__sflush_r+0x1c>
 800b17c:	690f      	ldr	r7, [r1, #16]
 800b17e:	2f00      	cmp	r7, #0
 800b180:	d0a9      	beq.n	800b0d6 <__sflush_r+0x1a>
 800b182:	0793      	lsls	r3, r2, #30
 800b184:	680e      	ldr	r6, [r1, #0]
 800b186:	bf08      	it	eq
 800b188:	694b      	ldreq	r3, [r1, #20]
 800b18a:	600f      	str	r7, [r1, #0]
 800b18c:	bf18      	it	ne
 800b18e:	2300      	movne	r3, #0
 800b190:	eba6 0807 	sub.w	r8, r6, r7
 800b194:	608b      	str	r3, [r1, #8]
 800b196:	f1b8 0f00 	cmp.w	r8, #0
 800b19a:	dd9c      	ble.n	800b0d6 <__sflush_r+0x1a>
 800b19c:	6a21      	ldr	r1, [r4, #32]
 800b19e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b1a0:	4643      	mov	r3, r8
 800b1a2:	463a      	mov	r2, r7
 800b1a4:	4628      	mov	r0, r5
 800b1a6:	47b0      	blx	r6
 800b1a8:	2800      	cmp	r0, #0
 800b1aa:	dc06      	bgt.n	800b1ba <__sflush_r+0xfe>
 800b1ac:	89a3      	ldrh	r3, [r4, #12]
 800b1ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b1b2:	81a3      	strh	r3, [r4, #12]
 800b1b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b1b8:	e78e      	b.n	800b0d8 <__sflush_r+0x1c>
 800b1ba:	4407      	add	r7, r0
 800b1bc:	eba8 0800 	sub.w	r8, r8, r0
 800b1c0:	e7e9      	b.n	800b196 <__sflush_r+0xda>
 800b1c2:	bf00      	nop
 800b1c4:	20400001 	.word	0x20400001

0800b1c8 <_fflush_r>:
 800b1c8:	b538      	push	{r3, r4, r5, lr}
 800b1ca:	690b      	ldr	r3, [r1, #16]
 800b1cc:	4605      	mov	r5, r0
 800b1ce:	460c      	mov	r4, r1
 800b1d0:	b913      	cbnz	r3, 800b1d8 <_fflush_r+0x10>
 800b1d2:	2500      	movs	r5, #0
 800b1d4:	4628      	mov	r0, r5
 800b1d6:	bd38      	pop	{r3, r4, r5, pc}
 800b1d8:	b118      	cbz	r0, 800b1e2 <_fflush_r+0x1a>
 800b1da:	6983      	ldr	r3, [r0, #24]
 800b1dc:	b90b      	cbnz	r3, 800b1e2 <_fflush_r+0x1a>
 800b1de:	f000 f887 	bl	800b2f0 <__sinit>
 800b1e2:	4b14      	ldr	r3, [pc, #80]	; (800b234 <_fflush_r+0x6c>)
 800b1e4:	429c      	cmp	r4, r3
 800b1e6:	d11b      	bne.n	800b220 <_fflush_r+0x58>
 800b1e8:	686c      	ldr	r4, [r5, #4]
 800b1ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d0ef      	beq.n	800b1d2 <_fflush_r+0xa>
 800b1f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b1f4:	07d0      	lsls	r0, r2, #31
 800b1f6:	d404      	bmi.n	800b202 <_fflush_r+0x3a>
 800b1f8:	0599      	lsls	r1, r3, #22
 800b1fa:	d402      	bmi.n	800b202 <_fflush_r+0x3a>
 800b1fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b1fe:	f000 f915 	bl	800b42c <__retarget_lock_acquire_recursive>
 800b202:	4628      	mov	r0, r5
 800b204:	4621      	mov	r1, r4
 800b206:	f7ff ff59 	bl	800b0bc <__sflush_r>
 800b20a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b20c:	07da      	lsls	r2, r3, #31
 800b20e:	4605      	mov	r5, r0
 800b210:	d4e0      	bmi.n	800b1d4 <_fflush_r+0xc>
 800b212:	89a3      	ldrh	r3, [r4, #12]
 800b214:	059b      	lsls	r3, r3, #22
 800b216:	d4dd      	bmi.n	800b1d4 <_fflush_r+0xc>
 800b218:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b21a:	f000 f908 	bl	800b42e <__retarget_lock_release_recursive>
 800b21e:	e7d9      	b.n	800b1d4 <_fflush_r+0xc>
 800b220:	4b05      	ldr	r3, [pc, #20]	; (800b238 <_fflush_r+0x70>)
 800b222:	429c      	cmp	r4, r3
 800b224:	d101      	bne.n	800b22a <_fflush_r+0x62>
 800b226:	68ac      	ldr	r4, [r5, #8]
 800b228:	e7df      	b.n	800b1ea <_fflush_r+0x22>
 800b22a:	4b04      	ldr	r3, [pc, #16]	; (800b23c <_fflush_r+0x74>)
 800b22c:	429c      	cmp	r4, r3
 800b22e:	bf08      	it	eq
 800b230:	68ec      	ldreq	r4, [r5, #12]
 800b232:	e7da      	b.n	800b1ea <_fflush_r+0x22>
 800b234:	0800c80c 	.word	0x0800c80c
 800b238:	0800c82c 	.word	0x0800c82c
 800b23c:	0800c7ec 	.word	0x0800c7ec

0800b240 <std>:
 800b240:	2300      	movs	r3, #0
 800b242:	b510      	push	{r4, lr}
 800b244:	4604      	mov	r4, r0
 800b246:	e9c0 3300 	strd	r3, r3, [r0]
 800b24a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b24e:	6083      	str	r3, [r0, #8]
 800b250:	8181      	strh	r1, [r0, #12]
 800b252:	6643      	str	r3, [r0, #100]	; 0x64
 800b254:	81c2      	strh	r2, [r0, #14]
 800b256:	6183      	str	r3, [r0, #24]
 800b258:	4619      	mov	r1, r3
 800b25a:	2208      	movs	r2, #8
 800b25c:	305c      	adds	r0, #92	; 0x5c
 800b25e:	f7fd fd2d 	bl	8008cbc <memset>
 800b262:	4b05      	ldr	r3, [pc, #20]	; (800b278 <std+0x38>)
 800b264:	6263      	str	r3, [r4, #36]	; 0x24
 800b266:	4b05      	ldr	r3, [pc, #20]	; (800b27c <std+0x3c>)
 800b268:	62a3      	str	r3, [r4, #40]	; 0x28
 800b26a:	4b05      	ldr	r3, [pc, #20]	; (800b280 <std+0x40>)
 800b26c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b26e:	4b05      	ldr	r3, [pc, #20]	; (800b284 <std+0x44>)
 800b270:	6224      	str	r4, [r4, #32]
 800b272:	6323      	str	r3, [r4, #48]	; 0x30
 800b274:	bd10      	pop	{r4, pc}
 800b276:	bf00      	nop
 800b278:	0800b585 	.word	0x0800b585
 800b27c:	0800b5a7 	.word	0x0800b5a7
 800b280:	0800b5df 	.word	0x0800b5df
 800b284:	0800b603 	.word	0x0800b603

0800b288 <_cleanup_r>:
 800b288:	4901      	ldr	r1, [pc, #4]	; (800b290 <_cleanup_r+0x8>)
 800b28a:	f000 b8af 	b.w	800b3ec <_fwalk_reent>
 800b28e:	bf00      	nop
 800b290:	0800b1c9 	.word	0x0800b1c9

0800b294 <__sfmoreglue>:
 800b294:	b570      	push	{r4, r5, r6, lr}
 800b296:	2268      	movs	r2, #104	; 0x68
 800b298:	1e4d      	subs	r5, r1, #1
 800b29a:	4355      	muls	r5, r2
 800b29c:	460e      	mov	r6, r1
 800b29e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b2a2:	f7ff fc09 	bl	800aab8 <_malloc_r>
 800b2a6:	4604      	mov	r4, r0
 800b2a8:	b140      	cbz	r0, 800b2bc <__sfmoreglue+0x28>
 800b2aa:	2100      	movs	r1, #0
 800b2ac:	e9c0 1600 	strd	r1, r6, [r0]
 800b2b0:	300c      	adds	r0, #12
 800b2b2:	60a0      	str	r0, [r4, #8]
 800b2b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b2b8:	f7fd fd00 	bl	8008cbc <memset>
 800b2bc:	4620      	mov	r0, r4
 800b2be:	bd70      	pop	{r4, r5, r6, pc}

0800b2c0 <__sfp_lock_acquire>:
 800b2c0:	4801      	ldr	r0, [pc, #4]	; (800b2c8 <__sfp_lock_acquire+0x8>)
 800b2c2:	f000 b8b3 	b.w	800b42c <__retarget_lock_acquire_recursive>
 800b2c6:	bf00      	nop
 800b2c8:	2000080d 	.word	0x2000080d

0800b2cc <__sfp_lock_release>:
 800b2cc:	4801      	ldr	r0, [pc, #4]	; (800b2d4 <__sfp_lock_release+0x8>)
 800b2ce:	f000 b8ae 	b.w	800b42e <__retarget_lock_release_recursive>
 800b2d2:	bf00      	nop
 800b2d4:	2000080d 	.word	0x2000080d

0800b2d8 <__sinit_lock_acquire>:
 800b2d8:	4801      	ldr	r0, [pc, #4]	; (800b2e0 <__sinit_lock_acquire+0x8>)
 800b2da:	f000 b8a7 	b.w	800b42c <__retarget_lock_acquire_recursive>
 800b2de:	bf00      	nop
 800b2e0:	2000080e 	.word	0x2000080e

0800b2e4 <__sinit_lock_release>:
 800b2e4:	4801      	ldr	r0, [pc, #4]	; (800b2ec <__sinit_lock_release+0x8>)
 800b2e6:	f000 b8a2 	b.w	800b42e <__retarget_lock_release_recursive>
 800b2ea:	bf00      	nop
 800b2ec:	2000080e 	.word	0x2000080e

0800b2f0 <__sinit>:
 800b2f0:	b510      	push	{r4, lr}
 800b2f2:	4604      	mov	r4, r0
 800b2f4:	f7ff fff0 	bl	800b2d8 <__sinit_lock_acquire>
 800b2f8:	69a3      	ldr	r3, [r4, #24]
 800b2fa:	b11b      	cbz	r3, 800b304 <__sinit+0x14>
 800b2fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b300:	f7ff bff0 	b.w	800b2e4 <__sinit_lock_release>
 800b304:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b308:	6523      	str	r3, [r4, #80]	; 0x50
 800b30a:	4b13      	ldr	r3, [pc, #76]	; (800b358 <__sinit+0x68>)
 800b30c:	4a13      	ldr	r2, [pc, #76]	; (800b35c <__sinit+0x6c>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	62a2      	str	r2, [r4, #40]	; 0x28
 800b312:	42a3      	cmp	r3, r4
 800b314:	bf04      	itt	eq
 800b316:	2301      	moveq	r3, #1
 800b318:	61a3      	streq	r3, [r4, #24]
 800b31a:	4620      	mov	r0, r4
 800b31c:	f000 f820 	bl	800b360 <__sfp>
 800b320:	6060      	str	r0, [r4, #4]
 800b322:	4620      	mov	r0, r4
 800b324:	f000 f81c 	bl	800b360 <__sfp>
 800b328:	60a0      	str	r0, [r4, #8]
 800b32a:	4620      	mov	r0, r4
 800b32c:	f000 f818 	bl	800b360 <__sfp>
 800b330:	2200      	movs	r2, #0
 800b332:	60e0      	str	r0, [r4, #12]
 800b334:	2104      	movs	r1, #4
 800b336:	6860      	ldr	r0, [r4, #4]
 800b338:	f7ff ff82 	bl	800b240 <std>
 800b33c:	68a0      	ldr	r0, [r4, #8]
 800b33e:	2201      	movs	r2, #1
 800b340:	2109      	movs	r1, #9
 800b342:	f7ff ff7d 	bl	800b240 <std>
 800b346:	68e0      	ldr	r0, [r4, #12]
 800b348:	2202      	movs	r2, #2
 800b34a:	2112      	movs	r1, #18
 800b34c:	f7ff ff78 	bl	800b240 <std>
 800b350:	2301      	movs	r3, #1
 800b352:	61a3      	str	r3, [r4, #24]
 800b354:	e7d2      	b.n	800b2fc <__sinit+0xc>
 800b356:	bf00      	nop
 800b358:	0800c474 	.word	0x0800c474
 800b35c:	0800b289 	.word	0x0800b289

0800b360 <__sfp>:
 800b360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b362:	4607      	mov	r7, r0
 800b364:	f7ff ffac 	bl	800b2c0 <__sfp_lock_acquire>
 800b368:	4b1e      	ldr	r3, [pc, #120]	; (800b3e4 <__sfp+0x84>)
 800b36a:	681e      	ldr	r6, [r3, #0]
 800b36c:	69b3      	ldr	r3, [r6, #24]
 800b36e:	b913      	cbnz	r3, 800b376 <__sfp+0x16>
 800b370:	4630      	mov	r0, r6
 800b372:	f7ff ffbd 	bl	800b2f0 <__sinit>
 800b376:	3648      	adds	r6, #72	; 0x48
 800b378:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b37c:	3b01      	subs	r3, #1
 800b37e:	d503      	bpl.n	800b388 <__sfp+0x28>
 800b380:	6833      	ldr	r3, [r6, #0]
 800b382:	b30b      	cbz	r3, 800b3c8 <__sfp+0x68>
 800b384:	6836      	ldr	r6, [r6, #0]
 800b386:	e7f7      	b.n	800b378 <__sfp+0x18>
 800b388:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b38c:	b9d5      	cbnz	r5, 800b3c4 <__sfp+0x64>
 800b38e:	4b16      	ldr	r3, [pc, #88]	; (800b3e8 <__sfp+0x88>)
 800b390:	60e3      	str	r3, [r4, #12]
 800b392:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b396:	6665      	str	r5, [r4, #100]	; 0x64
 800b398:	f000 f847 	bl	800b42a <__retarget_lock_init_recursive>
 800b39c:	f7ff ff96 	bl	800b2cc <__sfp_lock_release>
 800b3a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b3a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b3a8:	6025      	str	r5, [r4, #0]
 800b3aa:	61a5      	str	r5, [r4, #24]
 800b3ac:	2208      	movs	r2, #8
 800b3ae:	4629      	mov	r1, r5
 800b3b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b3b4:	f7fd fc82 	bl	8008cbc <memset>
 800b3b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b3bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b3c0:	4620      	mov	r0, r4
 800b3c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b3c4:	3468      	adds	r4, #104	; 0x68
 800b3c6:	e7d9      	b.n	800b37c <__sfp+0x1c>
 800b3c8:	2104      	movs	r1, #4
 800b3ca:	4638      	mov	r0, r7
 800b3cc:	f7ff ff62 	bl	800b294 <__sfmoreglue>
 800b3d0:	4604      	mov	r4, r0
 800b3d2:	6030      	str	r0, [r6, #0]
 800b3d4:	2800      	cmp	r0, #0
 800b3d6:	d1d5      	bne.n	800b384 <__sfp+0x24>
 800b3d8:	f7ff ff78 	bl	800b2cc <__sfp_lock_release>
 800b3dc:	230c      	movs	r3, #12
 800b3de:	603b      	str	r3, [r7, #0]
 800b3e0:	e7ee      	b.n	800b3c0 <__sfp+0x60>
 800b3e2:	bf00      	nop
 800b3e4:	0800c474 	.word	0x0800c474
 800b3e8:	ffff0001 	.word	0xffff0001

0800b3ec <_fwalk_reent>:
 800b3ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3f0:	4606      	mov	r6, r0
 800b3f2:	4688      	mov	r8, r1
 800b3f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b3f8:	2700      	movs	r7, #0
 800b3fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b3fe:	f1b9 0901 	subs.w	r9, r9, #1
 800b402:	d505      	bpl.n	800b410 <_fwalk_reent+0x24>
 800b404:	6824      	ldr	r4, [r4, #0]
 800b406:	2c00      	cmp	r4, #0
 800b408:	d1f7      	bne.n	800b3fa <_fwalk_reent+0xe>
 800b40a:	4638      	mov	r0, r7
 800b40c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b410:	89ab      	ldrh	r3, [r5, #12]
 800b412:	2b01      	cmp	r3, #1
 800b414:	d907      	bls.n	800b426 <_fwalk_reent+0x3a>
 800b416:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b41a:	3301      	adds	r3, #1
 800b41c:	d003      	beq.n	800b426 <_fwalk_reent+0x3a>
 800b41e:	4629      	mov	r1, r5
 800b420:	4630      	mov	r0, r6
 800b422:	47c0      	blx	r8
 800b424:	4307      	orrs	r7, r0
 800b426:	3568      	adds	r5, #104	; 0x68
 800b428:	e7e9      	b.n	800b3fe <_fwalk_reent+0x12>

0800b42a <__retarget_lock_init_recursive>:
 800b42a:	4770      	bx	lr

0800b42c <__retarget_lock_acquire_recursive>:
 800b42c:	4770      	bx	lr

0800b42e <__retarget_lock_release_recursive>:
 800b42e:	4770      	bx	lr

0800b430 <__swhatbuf_r>:
 800b430:	b570      	push	{r4, r5, r6, lr}
 800b432:	460e      	mov	r6, r1
 800b434:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b438:	2900      	cmp	r1, #0
 800b43a:	b096      	sub	sp, #88	; 0x58
 800b43c:	4614      	mov	r4, r2
 800b43e:	461d      	mov	r5, r3
 800b440:	da08      	bge.n	800b454 <__swhatbuf_r+0x24>
 800b442:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b446:	2200      	movs	r2, #0
 800b448:	602a      	str	r2, [r5, #0]
 800b44a:	061a      	lsls	r2, r3, #24
 800b44c:	d410      	bmi.n	800b470 <__swhatbuf_r+0x40>
 800b44e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b452:	e00e      	b.n	800b472 <__swhatbuf_r+0x42>
 800b454:	466a      	mov	r2, sp
 800b456:	f000 f8fb 	bl	800b650 <_fstat_r>
 800b45a:	2800      	cmp	r0, #0
 800b45c:	dbf1      	blt.n	800b442 <__swhatbuf_r+0x12>
 800b45e:	9a01      	ldr	r2, [sp, #4]
 800b460:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b464:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b468:	425a      	negs	r2, r3
 800b46a:	415a      	adcs	r2, r3
 800b46c:	602a      	str	r2, [r5, #0]
 800b46e:	e7ee      	b.n	800b44e <__swhatbuf_r+0x1e>
 800b470:	2340      	movs	r3, #64	; 0x40
 800b472:	2000      	movs	r0, #0
 800b474:	6023      	str	r3, [r4, #0]
 800b476:	b016      	add	sp, #88	; 0x58
 800b478:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b47c <__smakebuf_r>:
 800b47c:	898b      	ldrh	r3, [r1, #12]
 800b47e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b480:	079d      	lsls	r5, r3, #30
 800b482:	4606      	mov	r6, r0
 800b484:	460c      	mov	r4, r1
 800b486:	d507      	bpl.n	800b498 <__smakebuf_r+0x1c>
 800b488:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b48c:	6023      	str	r3, [r4, #0]
 800b48e:	6123      	str	r3, [r4, #16]
 800b490:	2301      	movs	r3, #1
 800b492:	6163      	str	r3, [r4, #20]
 800b494:	b002      	add	sp, #8
 800b496:	bd70      	pop	{r4, r5, r6, pc}
 800b498:	ab01      	add	r3, sp, #4
 800b49a:	466a      	mov	r2, sp
 800b49c:	f7ff ffc8 	bl	800b430 <__swhatbuf_r>
 800b4a0:	9900      	ldr	r1, [sp, #0]
 800b4a2:	4605      	mov	r5, r0
 800b4a4:	4630      	mov	r0, r6
 800b4a6:	f7ff fb07 	bl	800aab8 <_malloc_r>
 800b4aa:	b948      	cbnz	r0, 800b4c0 <__smakebuf_r+0x44>
 800b4ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4b0:	059a      	lsls	r2, r3, #22
 800b4b2:	d4ef      	bmi.n	800b494 <__smakebuf_r+0x18>
 800b4b4:	f023 0303 	bic.w	r3, r3, #3
 800b4b8:	f043 0302 	orr.w	r3, r3, #2
 800b4bc:	81a3      	strh	r3, [r4, #12]
 800b4be:	e7e3      	b.n	800b488 <__smakebuf_r+0xc>
 800b4c0:	4b0d      	ldr	r3, [pc, #52]	; (800b4f8 <__smakebuf_r+0x7c>)
 800b4c2:	62b3      	str	r3, [r6, #40]	; 0x28
 800b4c4:	89a3      	ldrh	r3, [r4, #12]
 800b4c6:	6020      	str	r0, [r4, #0]
 800b4c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b4cc:	81a3      	strh	r3, [r4, #12]
 800b4ce:	9b00      	ldr	r3, [sp, #0]
 800b4d0:	6163      	str	r3, [r4, #20]
 800b4d2:	9b01      	ldr	r3, [sp, #4]
 800b4d4:	6120      	str	r0, [r4, #16]
 800b4d6:	b15b      	cbz	r3, 800b4f0 <__smakebuf_r+0x74>
 800b4d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b4dc:	4630      	mov	r0, r6
 800b4de:	f000 f8c9 	bl	800b674 <_isatty_r>
 800b4e2:	b128      	cbz	r0, 800b4f0 <__smakebuf_r+0x74>
 800b4e4:	89a3      	ldrh	r3, [r4, #12]
 800b4e6:	f023 0303 	bic.w	r3, r3, #3
 800b4ea:	f043 0301 	orr.w	r3, r3, #1
 800b4ee:	81a3      	strh	r3, [r4, #12]
 800b4f0:	89a0      	ldrh	r0, [r4, #12]
 800b4f2:	4305      	orrs	r5, r0
 800b4f4:	81a5      	strh	r5, [r4, #12]
 800b4f6:	e7cd      	b.n	800b494 <__smakebuf_r+0x18>
 800b4f8:	0800b289 	.word	0x0800b289

0800b4fc <_raise_r>:
 800b4fc:	291f      	cmp	r1, #31
 800b4fe:	b538      	push	{r3, r4, r5, lr}
 800b500:	4604      	mov	r4, r0
 800b502:	460d      	mov	r5, r1
 800b504:	d904      	bls.n	800b510 <_raise_r+0x14>
 800b506:	2316      	movs	r3, #22
 800b508:	6003      	str	r3, [r0, #0]
 800b50a:	f04f 30ff 	mov.w	r0, #4294967295
 800b50e:	bd38      	pop	{r3, r4, r5, pc}
 800b510:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b512:	b112      	cbz	r2, 800b51a <_raise_r+0x1e>
 800b514:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b518:	b94b      	cbnz	r3, 800b52e <_raise_r+0x32>
 800b51a:	4620      	mov	r0, r4
 800b51c:	f000 f830 	bl	800b580 <_getpid_r>
 800b520:	462a      	mov	r2, r5
 800b522:	4601      	mov	r1, r0
 800b524:	4620      	mov	r0, r4
 800b526:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b52a:	f000 b817 	b.w	800b55c <_kill_r>
 800b52e:	2b01      	cmp	r3, #1
 800b530:	d00a      	beq.n	800b548 <_raise_r+0x4c>
 800b532:	1c59      	adds	r1, r3, #1
 800b534:	d103      	bne.n	800b53e <_raise_r+0x42>
 800b536:	2316      	movs	r3, #22
 800b538:	6003      	str	r3, [r0, #0]
 800b53a:	2001      	movs	r0, #1
 800b53c:	e7e7      	b.n	800b50e <_raise_r+0x12>
 800b53e:	2400      	movs	r4, #0
 800b540:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b544:	4628      	mov	r0, r5
 800b546:	4798      	blx	r3
 800b548:	2000      	movs	r0, #0
 800b54a:	e7e0      	b.n	800b50e <_raise_r+0x12>

0800b54c <raise>:
 800b54c:	4b02      	ldr	r3, [pc, #8]	; (800b558 <raise+0xc>)
 800b54e:	4601      	mov	r1, r0
 800b550:	6818      	ldr	r0, [r3, #0]
 800b552:	f7ff bfd3 	b.w	800b4fc <_raise_r>
 800b556:	bf00      	nop
 800b558:	20000018 	.word	0x20000018

0800b55c <_kill_r>:
 800b55c:	b538      	push	{r3, r4, r5, lr}
 800b55e:	4d07      	ldr	r5, [pc, #28]	; (800b57c <_kill_r+0x20>)
 800b560:	2300      	movs	r3, #0
 800b562:	4604      	mov	r4, r0
 800b564:	4608      	mov	r0, r1
 800b566:	4611      	mov	r1, r2
 800b568:	602b      	str	r3, [r5, #0]
 800b56a:	f7f6 f885 	bl	8001678 <_kill>
 800b56e:	1c43      	adds	r3, r0, #1
 800b570:	d102      	bne.n	800b578 <_kill_r+0x1c>
 800b572:	682b      	ldr	r3, [r5, #0]
 800b574:	b103      	cbz	r3, 800b578 <_kill_r+0x1c>
 800b576:	6023      	str	r3, [r4, #0]
 800b578:	bd38      	pop	{r3, r4, r5, pc}
 800b57a:	bf00      	nop
 800b57c:	20000808 	.word	0x20000808

0800b580 <_getpid_r>:
 800b580:	f7f6 b872 	b.w	8001668 <_getpid>

0800b584 <__sread>:
 800b584:	b510      	push	{r4, lr}
 800b586:	460c      	mov	r4, r1
 800b588:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b58c:	f000 f894 	bl	800b6b8 <_read_r>
 800b590:	2800      	cmp	r0, #0
 800b592:	bfab      	itete	ge
 800b594:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b596:	89a3      	ldrhlt	r3, [r4, #12]
 800b598:	181b      	addge	r3, r3, r0
 800b59a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b59e:	bfac      	ite	ge
 800b5a0:	6563      	strge	r3, [r4, #84]	; 0x54
 800b5a2:	81a3      	strhlt	r3, [r4, #12]
 800b5a4:	bd10      	pop	{r4, pc}

0800b5a6 <__swrite>:
 800b5a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5aa:	461f      	mov	r7, r3
 800b5ac:	898b      	ldrh	r3, [r1, #12]
 800b5ae:	05db      	lsls	r3, r3, #23
 800b5b0:	4605      	mov	r5, r0
 800b5b2:	460c      	mov	r4, r1
 800b5b4:	4616      	mov	r6, r2
 800b5b6:	d505      	bpl.n	800b5c4 <__swrite+0x1e>
 800b5b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5bc:	2302      	movs	r3, #2
 800b5be:	2200      	movs	r2, #0
 800b5c0:	f000 f868 	bl	800b694 <_lseek_r>
 800b5c4:	89a3      	ldrh	r3, [r4, #12]
 800b5c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b5ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b5ce:	81a3      	strh	r3, [r4, #12]
 800b5d0:	4632      	mov	r2, r6
 800b5d2:	463b      	mov	r3, r7
 800b5d4:	4628      	mov	r0, r5
 800b5d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5da:	f000 b817 	b.w	800b60c <_write_r>

0800b5de <__sseek>:
 800b5de:	b510      	push	{r4, lr}
 800b5e0:	460c      	mov	r4, r1
 800b5e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5e6:	f000 f855 	bl	800b694 <_lseek_r>
 800b5ea:	1c43      	adds	r3, r0, #1
 800b5ec:	89a3      	ldrh	r3, [r4, #12]
 800b5ee:	bf15      	itete	ne
 800b5f0:	6560      	strne	r0, [r4, #84]	; 0x54
 800b5f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b5f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b5fa:	81a3      	strheq	r3, [r4, #12]
 800b5fc:	bf18      	it	ne
 800b5fe:	81a3      	strhne	r3, [r4, #12]
 800b600:	bd10      	pop	{r4, pc}

0800b602 <__sclose>:
 800b602:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b606:	f000 b813 	b.w	800b630 <_close_r>
	...

0800b60c <_write_r>:
 800b60c:	b538      	push	{r3, r4, r5, lr}
 800b60e:	4d07      	ldr	r5, [pc, #28]	; (800b62c <_write_r+0x20>)
 800b610:	4604      	mov	r4, r0
 800b612:	4608      	mov	r0, r1
 800b614:	4611      	mov	r1, r2
 800b616:	2200      	movs	r2, #0
 800b618:	602a      	str	r2, [r5, #0]
 800b61a:	461a      	mov	r2, r3
 800b61c:	f7f6 f863 	bl	80016e6 <_write>
 800b620:	1c43      	adds	r3, r0, #1
 800b622:	d102      	bne.n	800b62a <_write_r+0x1e>
 800b624:	682b      	ldr	r3, [r5, #0]
 800b626:	b103      	cbz	r3, 800b62a <_write_r+0x1e>
 800b628:	6023      	str	r3, [r4, #0]
 800b62a:	bd38      	pop	{r3, r4, r5, pc}
 800b62c:	20000808 	.word	0x20000808

0800b630 <_close_r>:
 800b630:	b538      	push	{r3, r4, r5, lr}
 800b632:	4d06      	ldr	r5, [pc, #24]	; (800b64c <_close_r+0x1c>)
 800b634:	2300      	movs	r3, #0
 800b636:	4604      	mov	r4, r0
 800b638:	4608      	mov	r0, r1
 800b63a:	602b      	str	r3, [r5, #0]
 800b63c:	f7f6 f86f 	bl	800171e <_close>
 800b640:	1c43      	adds	r3, r0, #1
 800b642:	d102      	bne.n	800b64a <_close_r+0x1a>
 800b644:	682b      	ldr	r3, [r5, #0]
 800b646:	b103      	cbz	r3, 800b64a <_close_r+0x1a>
 800b648:	6023      	str	r3, [r4, #0]
 800b64a:	bd38      	pop	{r3, r4, r5, pc}
 800b64c:	20000808 	.word	0x20000808

0800b650 <_fstat_r>:
 800b650:	b538      	push	{r3, r4, r5, lr}
 800b652:	4d07      	ldr	r5, [pc, #28]	; (800b670 <_fstat_r+0x20>)
 800b654:	2300      	movs	r3, #0
 800b656:	4604      	mov	r4, r0
 800b658:	4608      	mov	r0, r1
 800b65a:	4611      	mov	r1, r2
 800b65c:	602b      	str	r3, [r5, #0]
 800b65e:	f7f6 f86a 	bl	8001736 <_fstat>
 800b662:	1c43      	adds	r3, r0, #1
 800b664:	d102      	bne.n	800b66c <_fstat_r+0x1c>
 800b666:	682b      	ldr	r3, [r5, #0]
 800b668:	b103      	cbz	r3, 800b66c <_fstat_r+0x1c>
 800b66a:	6023      	str	r3, [r4, #0]
 800b66c:	bd38      	pop	{r3, r4, r5, pc}
 800b66e:	bf00      	nop
 800b670:	20000808 	.word	0x20000808

0800b674 <_isatty_r>:
 800b674:	b538      	push	{r3, r4, r5, lr}
 800b676:	4d06      	ldr	r5, [pc, #24]	; (800b690 <_isatty_r+0x1c>)
 800b678:	2300      	movs	r3, #0
 800b67a:	4604      	mov	r4, r0
 800b67c:	4608      	mov	r0, r1
 800b67e:	602b      	str	r3, [r5, #0]
 800b680:	f7f6 f869 	bl	8001756 <_isatty>
 800b684:	1c43      	adds	r3, r0, #1
 800b686:	d102      	bne.n	800b68e <_isatty_r+0x1a>
 800b688:	682b      	ldr	r3, [r5, #0]
 800b68a:	b103      	cbz	r3, 800b68e <_isatty_r+0x1a>
 800b68c:	6023      	str	r3, [r4, #0]
 800b68e:	bd38      	pop	{r3, r4, r5, pc}
 800b690:	20000808 	.word	0x20000808

0800b694 <_lseek_r>:
 800b694:	b538      	push	{r3, r4, r5, lr}
 800b696:	4d07      	ldr	r5, [pc, #28]	; (800b6b4 <_lseek_r+0x20>)
 800b698:	4604      	mov	r4, r0
 800b69a:	4608      	mov	r0, r1
 800b69c:	4611      	mov	r1, r2
 800b69e:	2200      	movs	r2, #0
 800b6a0:	602a      	str	r2, [r5, #0]
 800b6a2:	461a      	mov	r2, r3
 800b6a4:	f7f6 f862 	bl	800176c <_lseek>
 800b6a8:	1c43      	adds	r3, r0, #1
 800b6aa:	d102      	bne.n	800b6b2 <_lseek_r+0x1e>
 800b6ac:	682b      	ldr	r3, [r5, #0]
 800b6ae:	b103      	cbz	r3, 800b6b2 <_lseek_r+0x1e>
 800b6b0:	6023      	str	r3, [r4, #0]
 800b6b2:	bd38      	pop	{r3, r4, r5, pc}
 800b6b4:	20000808 	.word	0x20000808

0800b6b8 <_read_r>:
 800b6b8:	b538      	push	{r3, r4, r5, lr}
 800b6ba:	4d07      	ldr	r5, [pc, #28]	; (800b6d8 <_read_r+0x20>)
 800b6bc:	4604      	mov	r4, r0
 800b6be:	4608      	mov	r0, r1
 800b6c0:	4611      	mov	r1, r2
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	602a      	str	r2, [r5, #0]
 800b6c6:	461a      	mov	r2, r3
 800b6c8:	f7f5 fff0 	bl	80016ac <_read>
 800b6cc:	1c43      	adds	r3, r0, #1
 800b6ce:	d102      	bne.n	800b6d6 <_read_r+0x1e>
 800b6d0:	682b      	ldr	r3, [r5, #0]
 800b6d2:	b103      	cbz	r3, 800b6d6 <_read_r+0x1e>
 800b6d4:	6023      	str	r3, [r4, #0]
 800b6d6:	bd38      	pop	{r3, r4, r5, pc}
 800b6d8:	20000808 	.word	0x20000808

0800b6dc <_init>:
 800b6dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6de:	bf00      	nop
 800b6e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6e2:	bc08      	pop	{r3}
 800b6e4:	469e      	mov	lr, r3
 800b6e6:	4770      	bx	lr

0800b6e8 <_fini>:
 800b6e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6ea:	bf00      	nop
 800b6ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6ee:	bc08      	pop	{r3}
 800b6f0:	469e      	mov	lr, r3
 800b6f2:	4770      	bx	lr
