###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        58132   # Number of WRITE/WRITEP commands
num_reads_done                 =      2099086   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1728295   # Number of read row buffer hits
num_read_cmds                  =      2099070   # Number of READ/READP commands
num_writes_done                =        58160   # Number of read requests issued
num_write_row_hits             =        36857   # Number of write row buffer hits
num_act_cmds                   =       395023   # Number of ACT commands
num_pre_cmds                   =       394995   # Number of PRE commands
num_ondemand_pres              =       368243   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646888   # Cyles of rank active rank.0
rank_active_cycles.1           =      9639451   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353112   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       360549   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1991992   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        73305   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        25783   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        17026   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        13826   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9334   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6351   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4490   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3233   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2386   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         9586   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           14   # Write cmd latency (cycles)
write_latency[80-99]           =           40   # Write cmd latency (cycles)
write_latency[100-119]         =           55   # Write cmd latency (cycles)
write_latency[120-139]         =           62   # Write cmd latency (cycles)
write_latency[140-159]         =          105   # Write cmd latency (cycles)
write_latency[160-179]         =          110   # Write cmd latency (cycles)
write_latency[180-199]         =          127   # Write cmd latency (cycles)
write_latency[200-]            =        57612   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           21   # Read request latency (cycles)
read_latency[20-39]            =       482044   # Read request latency (cycles)
read_latency[40-59]            =       207019   # Read request latency (cycles)
read_latency[60-79]            =       201986   # Read request latency (cycles)
read_latency[80-99]            =       134326   # Read request latency (cycles)
read_latency[100-119]          =       109129   # Read request latency (cycles)
read_latency[120-139]          =        96302   # Read request latency (cycles)
read_latency[140-159]          =        77778   # Read request latency (cycles)
read_latency[160-179]          =        65618   # Read request latency (cycles)
read_latency[180-199]          =        56507   # Read request latency (cycles)
read_latency[200-]             =       668356   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.90195e+08   # Write energy
read_energy                    =  8.46345e+09   # Read energy
act_energy                     =  1.08078e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69494e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.73064e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01966e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01502e+09   # Active standby energy rank.1
average_read_latency           =      251.859   # Average read request latency (cycles)
average_interarrival           =       4.6354   # Average request interarrival latency (cycles)
total_energy                   =  2.29163e+10   # Total energy (pJ)
average_power                  =      2291.63   # Average power (mW)
average_bandwidth              =      18.4085   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        59174   # Number of WRITE/WRITEP commands
num_reads_done                 =      2136006   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1772097   # Number of read row buffer hits
num_read_cmds                  =      2136000   # Number of READ/READP commands
num_writes_done                =        59183   # Number of read requests issued
num_write_row_hits             =        37883   # Number of write row buffer hits
num_act_cmds                   =       388018   # Number of ACT commands
num_pre_cmds                   =       387992   # Number of PRE commands
num_ondemand_pres              =       361004   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646549   # Cyles of rank active rank.0
rank_active_cycles.1           =      9643800   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353451   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       356200   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2030714   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        75842   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        24785   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        16455   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        13733   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8746   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5920   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4363   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3116   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2252   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         9279   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            6   # Write cmd latency (cycles)
write_latency[60-79]           =           13   # Write cmd latency (cycles)
write_latency[80-99]           =           37   # Write cmd latency (cycles)
write_latency[100-119]         =           47   # Write cmd latency (cycles)
write_latency[120-139]         =           58   # Write cmd latency (cycles)
write_latency[140-159]         =           85   # Write cmd latency (cycles)
write_latency[160-179]         =          100   # Write cmd latency (cycles)
write_latency[180-199]         =          122   # Write cmd latency (cycles)
write_latency[200-]            =        58700   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       459178   # Read request latency (cycles)
read_latency[40-59]            =       196143   # Read request latency (cycles)
read_latency[60-79]            =       197802   # Read request latency (cycles)
read_latency[80-99]            =       130087   # Read request latency (cycles)
read_latency[100-119]          =       106603   # Read request latency (cycles)
read_latency[120-139]          =        96949   # Read request latency (cycles)
read_latency[140-159]          =        78328   # Read request latency (cycles)
read_latency[160-179]          =        65307   # Read request latency (cycles)
read_latency[180-199]          =        56135   # Read request latency (cycles)
read_latency[200-]             =       749463   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.95397e+08   # Write energy
read_energy                    =  8.61235e+09   # Read energy
act_energy                     =  1.06162e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69656e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.70976e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01945e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01773e+09   # Active standby energy rank.1
average_read_latency           =      286.173   # Average read request latency (cycles)
average_interarrival           =      4.55538   # Average request interarrival latency (cycles)
total_energy                   =  2.30518e+10   # Total energy (pJ)
average_power                  =      2305.18   # Average power (mW)
average_bandwidth              =      18.7323   # Average bandwidth
