{'strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_': ['strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable', 'strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr', 'strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides', 'strg_ub_agg_only_agg_read_addr_gen_1_strides', 'strg_ub_agg_only_agg_read_addr_gen_1_starting_addr'], 'strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_': ['strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides', 'strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable', 'strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr', 'strg_ub_agg_only_agg_read_addr_gen_0_strides', 'strg_ub_agg_only_agg_read_addr_gen_0_starting_addr'], 'strg_ub_agg_only_loops_in2buf_0_': ['strg_ub_agg_only_agg_write_addr_gen_0_starting_addr', 'strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr', 'strg_ub_agg_only_agg_write_sched_gen_0_enable', 'strg_ub_agg_only_agg_write_addr_gen_0_strides', 'strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides'], 'strg_ub_agg_only_loops_in2buf_1_': ['strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr', 'strg_ub_agg_only_agg_write_sched_gen_1_enable', 'strg_ub_agg_only_agg_write_addr_gen_1_strides', 'strg_ub_agg_only_agg_write_addr_gen_1_starting_addr', 'strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides']}
