AR programcounter behavioral /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/programCounter.vhd sub00/vhpl01 1459540709
EN instruction_memory_tl NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/Instruction_Memory_TL.vhd sub00/vhpl12 1459540720
AR dc_ctl mixed /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/DC_CTL.vhd sub00/vhpl19 1459540727
EN alu_toplevel NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/alu_toplevel.vhd sub00/vhpl10 1459540718
EN reg_ctl NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/REG_CTL.vhd sub00/vhpl16 1459540724
AR arith_unit combinational /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/arith_unit.vhd sub00/vhpl05 1459540713
AR data_ctl behavioral /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/DATA_CTL.vhd sub00/vhpl21 1459540729
EN instruction_memory NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/ipcore_dir/instruction_memory.vhd sub00/vhpl02 1459540710
EN fetch_ctl NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/Fetch_CTL.vhd sub00/vhpl14 1459540722
AR logical_unit combinational /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/logical_unit.vhd sub00/vhpl07 1459540715
EN logical_unit NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/logical_unit.vhd sub00/vhpl06 1459540714
EN pipelineregisters NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/PipelineRegisters.vhd sub00/vhpl24 1459540732
EN registerbank NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/RegisterBank.vhd sub00/vhpl26 1459540734
AR pipelineregisters behavioral /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/PipelineRegisters.vhd sub00/vhpl25 1459540733
AR fetch_ctl behavioral /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/Fetch_CTL.vhd sub00/vhpl15 1459540723
EN data_ctl NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/DATA_CTL.vhd sub00/vhpl20 1459540728
EN shift_unit NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/shift_unit.vhd sub00/vhpl08 1459540716
EN programcounter NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/programCounter.vhd sub00/vhpl00 1459540708
EN arith_unit NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/arith_unit.vhd sub00/vhpl04 1459540712
AR imsel dataflow /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/IMSEL.vhd sub00/vhpl23 1459540731
AR instruction_memory instruction_memory_a /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/ipcore_dir/instruction_memory.vhd sub00/vhpl03 1459540711
EN dc_ctl NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/DC_CTL.vhd sub00/vhpl18 1459540726
EN imsel NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/IMSEL.vhd sub00/vhpl22 1459540730
AR instruction_memory_tl structural /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/Instruction_Memory_TL.vhd sub00/vhpl13 1459540721
EN projlab01 NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/ProjLab01.vhd sub00/vhpl28 1459540736
AR projlab01 structural /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/ProjLab01.vhd sub00/vhpl29 1459540737
AR registerbank behavioral /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/RegisterBank.vhd sub00/vhpl27 1459540735
AR alu_toplevel structural /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/alu_toplevel.vhd sub00/vhpl11 1459540719
AR reg_ctl behavioral /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/REG_CTL.vhd sub00/vhpl17 1459540725
AR shift_unit combinational /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/shift_unit.vhd sub00/vhpl09 1459540717
