
B-G431B-ESC1_A2212_Integrated.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e1bc  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007dc  0800e3a0  0800e3a0  0000f3a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eb7c  0800eb7c  00010264  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800eb7c  0800eb7c  0000fb7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eb84  0800eb84  00010264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eb84  0800eb84  0000fb84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800eb88  0800eb88  0000fb88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000264  20000000  0800eb8c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000071c  20000264  0800edf0  00010264  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000980  0800edf0  00010980  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010264  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e608  00000000  00000000  00010294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037c0  00000000  00000000  0002e89c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019c8  00000000  00000000  00032060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013fc  00000000  00000000  00033a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022ef0  00000000  00000000  00034e24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cdab  00000000  00000000  00057d14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6ca0  00000000  00000000  00074abf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015b75f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008350  00000000  00000000  0015b7a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  00163af4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000264 	.word	0x20000264
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e384 	.word	0x0800e384

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000268 	.word	0x20000268
 800021c:	0800e384 	.word	0x0800e384

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <FOC_Core_Init>:
static uint16_t pos_loop_devider = 20;
static uint16_t vel_loop_devider = 10;

#define CONSTRAIN(x, min, max) ((x) < (min) ? (min) : ((x) > (max) ? (max) : (x)))

void FOC_Core_Init(void) {
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
    pid_iq.Kp = motor_params.L_motor * motor_params.bandwidth * 2 * _PI;
 8000f28:	4b1a      	ldr	r3, [pc, #104]	@ (8000f94 <FOC_Core_Init+0x70>)
 8000f2a:	ed93 7a01 	vldr	s14, [r3, #4]
 8000f2e:	4b19      	ldr	r3, [pc, #100]	@ (8000f94 <FOC_Core_Init+0x70>)
 8000f30:	edd3 7a07 	vldr	s15, [r3, #28]
 8000f34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f38:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000f3c:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8000f98 <FOC_Core_Init+0x74>
 8000f40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f44:	4b15      	ldr	r3, [pc, #84]	@ (8000f9c <FOC_Core_Init+0x78>)
 8000f46:	edc3 7a00 	vstr	s15, [r3]
    pid_iq.Ki = motor_params.R_motor * motor_params.bandwidth * 2 * _PI;
 8000f4a:	4b12      	ldr	r3, [pc, #72]	@ (8000f94 <FOC_Core_Init+0x70>)
 8000f4c:	ed93 7a02 	vldr	s14, [r3, #8]
 8000f50:	4b10      	ldr	r3, [pc, #64]	@ (8000f94 <FOC_Core_Init+0x70>)
 8000f52:	edd3 7a07 	vldr	s15, [r3, #28]
 8000f56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f5a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000f5e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8000f98 <FOC_Core_Init+0x74>
 8000f62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f66:	4b0d      	ldr	r3, [pc, #52]	@ (8000f9c <FOC_Core_Init+0x78>)
 8000f68:	edc3 7a01 	vstr	s15, [r3, #4]
    pid_id.Kp = pid_iq.Kp;
 8000f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f9c <FOC_Core_Init+0x78>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a0b      	ldr	r2, [pc, #44]	@ (8000fa0 <FOC_Core_Init+0x7c>)
 8000f72:	6013      	str	r3, [r2, #0]
    pid_id.Ki = pid_iq.Ki;
 8000f74:	4b09      	ldr	r3, [pc, #36]	@ (8000f9c <FOC_Core_Init+0x78>)
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	4a09      	ldr	r2, [pc, #36]	@ (8000fa0 <FOC_Core_Init+0x7c>)
 8000f7a:	6053      	str	r3, [r2, #4]

    foc_state.control_mode = MODE_CURRENT;
 8000f7c:	4b09      	ldr	r3, [pc, #36]	@ (8000fa4 <FOC_Core_Init+0x80>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	701a      	strb	r2, [r3, #0]
    foc_state.theta_offset = 0.0f;
 8000f82:	4b08      	ldr	r3, [pc, #32]	@ (8000fa4 <FOC_Core_Init+0x80>)
 8000f84:	f04f 0200 	mov.w	r2, #0
 8000f88:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8000f8a:	bf00      	nop
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr
 8000f94:	20000008 	.word	0x20000008
 8000f98:	40490fdb 	.word	0x40490fdb
 8000f9c:	20000028 	.word	0x20000028
 8000fa0:	20000040 	.word	0x20000040
 8000fa4:	20000280 	.word	0x20000280

08000fa8 <FOC_Update_Total_Angle>:

void FOC_Update_Total_Angle(void) {
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
    float d_angle = foc_state.theta_mech - foc_state.prev_mech_angle;
 8000fae:	4b21      	ldr	r3, [pc, #132]	@ (8001034 <FOC_Update_Total_Angle+0x8c>)
 8000fb0:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8000fb4:	4b1f      	ldr	r3, [pc, #124]	@ (8001034 <FOC_Update_Total_Angle+0x8c>)
 8000fb6:	edd3 7a06 	vldr	s15, [r3, #24]
 8000fba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fbe:	edc7 7a01 	vstr	s15, [r7, #4]
    if (d_angle < -_PI) foc_state.rotation_count++;
 8000fc2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fc6:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8001038 <FOC_Update_Total_Angle+0x90>
 8000fca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fd2:	d505      	bpl.n	8000fe0 <FOC_Update_Total_Angle+0x38>
 8000fd4:	4b17      	ldr	r3, [pc, #92]	@ (8001034 <FOC_Update_Total_Angle+0x8c>)
 8000fd6:	69db      	ldr	r3, [r3, #28]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	4a16      	ldr	r2, [pc, #88]	@ (8001034 <FOC_Update_Total_Angle+0x8c>)
 8000fdc:	61d3      	str	r3, [r2, #28]
 8000fde:	e00d      	b.n	8000ffc <FOC_Update_Total_Angle+0x54>
    else if (d_angle > _PI) foc_state.rotation_count--;
 8000fe0:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fe4:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800103c <FOC_Update_Total_Angle+0x94>
 8000fe8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff0:	dd04      	ble.n	8000ffc <FOC_Update_Total_Angle+0x54>
 8000ff2:	4b10      	ldr	r3, [pc, #64]	@ (8001034 <FOC_Update_Total_Angle+0x8c>)
 8000ff4:	69db      	ldr	r3, [r3, #28]
 8000ff6:	3b01      	subs	r3, #1
 8000ff8:	4a0e      	ldr	r2, [pc, #56]	@ (8001034 <FOC_Update_Total_Angle+0x8c>)
 8000ffa:	61d3      	str	r3, [r2, #28]

    foc_state.total_angle = (float)foc_state.rotation_count * _2PI + foc_state.theta_mech;
 8000ffc:	4b0d      	ldr	r3, [pc, #52]	@ (8001034 <FOC_Update_Total_Angle+0x8c>)
 8000ffe:	69db      	ldr	r3, [r3, #28]
 8001000:	ee07 3a90 	vmov	s15, r3
 8001004:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001008:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8001040 <FOC_Update_Total_Angle+0x98>
 800100c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001010:	4b08      	ldr	r3, [pc, #32]	@ (8001034 <FOC_Update_Total_Angle+0x8c>)
 8001012:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001016:	ee77 7a27 	vadd.f32	s15, s14, s15
 800101a:	4b06      	ldr	r3, [pc, #24]	@ (8001034 <FOC_Update_Total_Angle+0x8c>)
 800101c:	edc3 7a05 	vstr	s15, [r3, #20]
    foc_state.prev_mech_angle = foc_state.theta_mech;
 8001020:	4b04      	ldr	r3, [pc, #16]	@ (8001034 <FOC_Update_Total_Angle+0x8c>)
 8001022:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001024:	4a03      	ldr	r2, [pc, #12]	@ (8001034 <FOC_Update_Total_Angle+0x8c>)
 8001026:	6193      	str	r3, [r2, #24]
}
 8001028:	bf00      	nop
 800102a:	370c      	adds	r7, #12
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr
 8001034:	20000280 	.word	0x20000280
 8001038:	c0490fdb 	.word	0xc0490fdb
 800103c:	40490fdb 	.word	0x40490fdb
 8001040:	40c90fdb 	.word	0x40c90fdb

08001044 <FOC_Calc_SVPWM>:

void FOC_Calc_SVPWM(float v_alpha, float v_beta) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b08e      	sub	sp, #56	@ 0x38
 8001048:	af00      	add	r7, sp, #0
 800104a:	ed87 0a01 	vstr	s0, [r7, #4]
 800104e:	edc7 0a00 	vstr	s1, [r7]
    float abs_V = sqrtf(v_alpha * v_alpha + v_beta * v_beta);
 8001052:	edd7 7a01 	vldr	s15, [r7, #4]
 8001056:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800105a:	edd7 7a00 	vldr	s15, [r7]
 800105e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001062:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001066:	eeb0 0a67 	vmov.f32	s0, s15
 800106a:	f00c f9ff 	bl	800d46c <sqrtf>
 800106e:	ed87 0a06 	vstr	s0, [r7, #24]
    float theta_V = atan2f(v_beta, v_alpha);
 8001072:	edd7 0a01 	vldr	s1, [r7, #4]
 8001076:	ed97 0a00 	vldr	s0, [r7]
 800107a:	f00c f9d5 	bl	800d428 <atan2f>
 800107e:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34

    if (theta_V < 0) theta_V += _2PI;
 8001082:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001086:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800108a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800108e:	d507      	bpl.n	80010a0 <FOC_Calc_SVPWM+0x5c>
 8001090:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001094:	ed9f 7ac0 	vldr	s14, [pc, #768]	@ 8001398 <FOC_Calc_SVPWM+0x354>
 8001098:	ee77 7a87 	vadd.f32	s15, s15, s14
 800109c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    int sector = (int)(theta_V / _PI_3) + 1;
 80010a0:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80010a4:	eddf 6abd 	vldr	s13, [pc, #756]	@ 800139c <FOC_Calc_SVPWM+0x358>
 80010a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010b0:	ee17 3a90 	vmov	r3, s15
 80010b4:	3301      	adds	r3, #1
 80010b6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (sector > 6) sector = 1;
 80010b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010ba:	2b06      	cmp	r3, #6
 80010bc:	dd01      	ble.n	80010c2 <FOC_Calc_SVPWM+0x7e>
 80010be:	2301      	movs	r3, #1
 80010c0:	633b      	str	r3, [r7, #48]	@ 0x30

    float theta_rel = theta_V - ((float)(sector - 1) * _PI_3);
 80010c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010c4:	3b01      	subs	r3, #1
 80010c6:	ee07 3a90 	vmov	s15, r3
 80010ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ce:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 800139c <FOC_Calc_SVPWM+0x358>
 80010d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010d6:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80010da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010de:	edc7 7a05 	vstr	s15, [r7, #20]

    float max_V = motor_params.max_voltage * 0.57735f; // Vdc/sqrt(3)
 80010e2:	4baf      	ldr	r3, [pc, #700]	@ (80013a0 <FOC_Calc_SVPWM+0x35c>)
 80010e4:	edd3 7a03 	vldr	s15, [r3, #12]
 80010e8:	ed9f 7aae 	vldr	s14, [pc, #696]	@ 80013a4 <FOC_Calc_SVPWM+0x360>
 80010ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010f0:	edc7 7a04 	vstr	s15, [r7, #16]
    float M = abs_V / max_V;
 80010f4:	edd7 6a06 	vldr	s13, [r7, #24]
 80010f8:	ed97 7a04 	vldr	s14, [r7, #16]
 80010fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001100:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    if (M > 1.0f) M = 1.0f;
 8001104:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001108:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800110c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001114:	dd02      	ble.n	800111c <FOC_Calc_SVPWM+0xd8>
 8001116:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800111a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    float t1 = M * sinf(_PI_3 - theta_rel);
 800111c:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 800139c <FOC_Calc_SVPWM+0x358>
 8001120:	edd7 7a05 	vldr	s15, [r7, #20]
 8001124:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001128:	eeb0 0a67 	vmov.f32	s0, s15
 800112c:	f00c fa00 	bl	800d530 <sinf>
 8001130:	eeb0 7a40 	vmov.f32	s14, s0
 8001134:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001138:	ee67 7a87 	vmul.f32	s15, s15, s14
 800113c:	edc7 7a03 	vstr	s15, [r7, #12]
    float t2 = M * sinf(theta_rel);
 8001140:	ed97 0a05 	vldr	s0, [r7, #20]
 8001144:	f00c f9f4 	bl	800d530 <sinf>
 8001148:	eeb0 7a40 	vmov.f32	s14, s0
 800114c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001150:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001154:	edc7 7a02 	vstr	s15, [r7, #8]
    float t0 = 1.0f - t1 - t2;
 8001158:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800115c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001160:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001164:	edd7 7a02 	vldr	s15, [r7, #8]
 8001168:	ee77 7a67 	vsub.f32	s15, s14, s15
 800116c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    if (t0 < 0.0f) t0 = 0.0f;
 8001170:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001174:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800117c:	d502      	bpl.n	8001184 <FOC_Calc_SVPWM+0x140>
 800117e:	f04f 0300 	mov.w	r3, #0
 8001182:	62bb      	str	r3, [r7, #40]	@ 0x28

    float ta, tb, tc;

    switch(sector) {
 8001184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001186:	3b01      	subs	r3, #1
 8001188:	2b05      	cmp	r3, #5
 800118a:	f200 80ed 	bhi.w	8001368 <FOC_Calc_SVPWM+0x324>
 800118e:	a201      	add	r2, pc, #4	@ (adr r2, 8001194 <FOC_Calc_SVPWM+0x150>)
 8001190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001194:	080011ad 	.word	0x080011ad
 8001198:	080011f7 	.word	0x080011f7
 800119c:	08001241 	.word	0x08001241
 80011a0:	0800128b 	.word	0x0800128b
 80011a4:	080012d5 	.word	0x080012d5
 80011a8:	0800131f 	.word	0x0800131f
        case 1: ta = t1+t2+0.5f*t0; tb = t2+0.5f*t0;    tc = 0.5f*t0; break;
 80011ac:	ed97 7a03 	vldr	s14, [r7, #12]
 80011b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80011b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011b8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80011bc:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80011c0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80011c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011c8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 80011cc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80011d0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80011d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011d8:	ed97 7a02 	vldr	s14, [r7, #8]
 80011dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011e0:	edc7 7a08 	vstr	s15, [r7, #32]
 80011e4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80011e8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80011ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011f0:	edc7 7a07 	vstr	s15, [r7, #28]
 80011f4:	e0c2      	b.n	800137c <FOC_Calc_SVPWM+0x338>
        case 2: ta = t1+0.5f*t0;    tb = t1+t2+0.5f*t0; tc = 0.5f*t0; break;
 80011f6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80011fa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80011fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001202:	ed97 7a03 	vldr	s14, [r7, #12]
 8001206:	ee77 7a27 	vadd.f32	s15, s14, s15
 800120a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 800120e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001212:	edd7 7a02 	vldr	s15, [r7, #8]
 8001216:	ee37 7a27 	vadd.f32	s14, s14, s15
 800121a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800121e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001222:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001226:	ee77 7a27 	vadd.f32	s15, s14, s15
 800122a:	edc7 7a08 	vstr	s15, [r7, #32]
 800122e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001232:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001236:	ee67 7a87 	vmul.f32	s15, s15, s14
 800123a:	edc7 7a07 	vstr	s15, [r7, #28]
 800123e:	e09d      	b.n	800137c <FOC_Calc_SVPWM+0x338>
        case 3: ta = 0.5f*t0;       tb = t1+t2+0.5f*t0; tc = t1+0.5f*t0; break;
 8001240:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001244:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001248:	ee67 7a87 	vmul.f32	s15, s15, s14
 800124c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 8001250:	ed97 7a03 	vldr	s14, [r7, #12]
 8001254:	edd7 7a02 	vldr	s15, [r7, #8]
 8001258:	ee37 7a27 	vadd.f32	s14, s14, s15
 800125c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001260:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001264:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001268:	ee77 7a27 	vadd.f32	s15, s14, s15
 800126c:	edc7 7a08 	vstr	s15, [r7, #32]
 8001270:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001274:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001278:	ee67 7a87 	vmul.f32	s15, s15, s14
 800127c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001280:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001284:	edc7 7a07 	vstr	s15, [r7, #28]
 8001288:	e078      	b.n	800137c <FOC_Calc_SVPWM+0x338>
        case 4: ta = 0.5f*t0;       tb = t1+0.5f*t0;    tc = t1+t2+0.5f*t0; break;
 800128a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800128e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001292:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001296:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 800129a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800129e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80012a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012a6:	ed97 7a03 	vldr	s14, [r7, #12]
 80012aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ae:	edc7 7a08 	vstr	s15, [r7, #32]
 80012b2:	ed97 7a03 	vldr	s14, [r7, #12]
 80012b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80012ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012be:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80012c2:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80012c6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80012ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ce:	edc7 7a07 	vstr	s15, [r7, #28]
 80012d2:	e053      	b.n	800137c <FOC_Calc_SVPWM+0x338>
        case 5: ta = t2+0.5f*t0;    tb = 0.5f*t0;       tc = t1+t2+0.5f*t0; break;
 80012d4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80012d8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80012dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012e0:	ed97 7a02 	vldr	s14, [r7, #8]
 80012e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012e8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 80012ec:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80012f0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80012f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012f8:	edc7 7a08 	vstr	s15, [r7, #32]
 80012fc:	ed97 7a03 	vldr	s14, [r7, #12]
 8001300:	edd7 7a02 	vldr	s15, [r7, #8]
 8001304:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001308:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800130c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001310:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001314:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001318:	edc7 7a07 	vstr	s15, [r7, #28]
 800131c:	e02e      	b.n	800137c <FOC_Calc_SVPWM+0x338>
        case 6: ta = t1+t2+0.5f*t0; tb = 0.5f*t0;       tc = t1+0.5f*t0; break;
 800131e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001322:	edd7 7a02 	vldr	s15, [r7, #8]
 8001326:	ee37 7a27 	vadd.f32	s14, s14, s15
 800132a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800132e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001332:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001336:	ee77 7a27 	vadd.f32	s15, s14, s15
 800133a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 800133e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001342:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001346:	ee67 7a87 	vmul.f32	s15, s15, s14
 800134a:	edc7 7a08 	vstr	s15, [r7, #32]
 800134e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001352:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001356:	ee67 7a87 	vmul.f32	s15, s15, s14
 800135a:	ed97 7a03 	vldr	s14, [r7, #12]
 800135e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001362:	edc7 7a07 	vstr	s15, [r7, #28]
 8001366:	e009      	b.n	800137c <FOC_Calc_SVPWM+0x338>
        default: ta=0.5f; tb=0.5f; tc=0.5f; break;
 8001368:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 800136c:	627b      	str	r3, [r7, #36]	@ 0x24
 800136e:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8001372:	623b      	str	r3, [r7, #32]
 8001374:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8001378:	61fb      	str	r3, [r7, #28]
 800137a:	bf00      	nop
    }
    foc_state.duty_a = ta;
 800137c:	4a0a      	ldr	r2, [pc, #40]	@ (80013a8 <FOC_Calc_SVPWM+0x364>)
 800137e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001380:	6653      	str	r3, [r2, #100]	@ 0x64
    foc_state.duty_b = tb;
 8001382:	4a09      	ldr	r2, [pc, #36]	@ (80013a8 <FOC_Calc_SVPWM+0x364>)
 8001384:	6a3b      	ldr	r3, [r7, #32]
 8001386:	6693      	str	r3, [r2, #104]	@ 0x68
    foc_state.duty_c = tc;
 8001388:	4a07      	ldr	r2, [pc, #28]	@ (80013a8 <FOC_Calc_SVPWM+0x364>)
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	66d3      	str	r3, [r2, #108]	@ 0x6c
}
 800138e:	bf00      	nop
 8001390:	3738      	adds	r7, #56	@ 0x38
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	40c90fdb 	.word	0x40c90fdb
 800139c:	3f860a92 	.word	0x3f860a92
 80013a0:	20000008 	.word	0x20000008
 80013a4:	3f13cd36 	.word	0x3f13cd36
 80013a8:	20000280 	.word	0x20000280

080013ac <FOC_Cascade_Control_Loop>:

void FOC_Cascade_Control_Loop(float dt) {
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08c      	sub	sp, #48	@ 0x30
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	ed87 0a01 	vstr	s0, [r7, #4]
    float angle_diff = foc_state.total_angle - foc_state.prev_total_angle_vel;
 80013b6:	4b91      	ldr	r3, [pc, #580]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 80013b8:	ed93 7a05 	vldr	s14, [r3, #20]
 80013bc:	4b8f      	ldr	r3, [pc, #572]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 80013be:	edd3 7a08 	vldr	s15, [r3, #32]
 80013c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013c6:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    foc_state.prev_total_angle_vel = foc_state.total_angle;
 80013ca:	4b8c      	ldr	r3, [pc, #560]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 80013cc:	695b      	ldr	r3, [r3, #20]
 80013ce:	4a8b      	ldr	r2, [pc, #556]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 80013d0:	6213      	str	r3, [r2, #32]

    float raw_vel = angle_diff / dt;
 80013d2:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 80013d6:	ed97 7a01 	vldr	s14, [r7, #4]
 80013da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013de:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float alpha_vel = 0.02f;
 80013e2:	4b87      	ldr	r3, [pc, #540]	@ (8001600 <FOC_Cascade_Control_Loop+0x254>)
 80013e4:	627b      	str	r3, [r7, #36]	@ 0x24
    foc_state.velocity_filtered = foc_state.velocity_filtered * (1.0f - alpha_vel) + raw_vel * alpha_vel;
 80013e6:	4b85      	ldr	r3, [pc, #532]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 80013e8:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80013ec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80013f0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80013f4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80013f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013fc:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8001400:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001404:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001408:	ee77 7a27 	vadd.f32	s15, s14, s15
 800140c:	4b7b      	ldr	r3, [pc, #492]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 800140e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    foc_state.velocity = foc_state.velocity_filtered;
 8001412:	4b7a      	ldr	r3, [pc, #488]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 8001414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001416:	4a79      	ldr	r2, [pc, #484]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 8001418:	6293      	str	r3, [r2, #40]	@ 0x28

    // 1. Position Loop
    if (foc_state.control_mode == MODE_POSITION) {
 800141a:	4b78      	ldr	r3, [pc, #480]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b02      	cmp	r3, #2
 8001420:	d166      	bne.n	80014f0 <FOC_Cascade_Control_Loop+0x144>
        pos_loop_cnt++;
 8001422:	4b78      	ldr	r3, [pc, #480]	@ (8001604 <FOC_Cascade_Control_Loop+0x258>)
 8001424:	881b      	ldrh	r3, [r3, #0]
 8001426:	3301      	adds	r3, #1
 8001428:	b29a      	uxth	r2, r3
 800142a:	4b76      	ldr	r3, [pc, #472]	@ (8001604 <FOC_Cascade_Control_Loop+0x258>)
 800142c:	801a      	strh	r2, [r3, #0]
        if (pos_loop_cnt >= pos_loop_devider) {
 800142e:	4b75      	ldr	r3, [pc, #468]	@ (8001604 <FOC_Cascade_Control_Loop+0x258>)
 8001430:	881a      	ldrh	r2, [r3, #0]
 8001432:	4b75      	ldr	r3, [pc, #468]	@ (8001608 <FOC_Cascade_Control_Loop+0x25c>)
 8001434:	881b      	ldrh	r3, [r3, #0]
 8001436:	429a      	cmp	r2, r3
 8001438:	d35a      	bcc.n	80014f0 <FOC_Cascade_Control_Loop+0x144>
            pos_loop_cnt = 0;
 800143a:	4b72      	ldr	r3, [pc, #456]	@ (8001604 <FOC_Cascade_Control_Loop+0x258>)
 800143c:	2200      	movs	r2, #0
 800143e:	801a      	strh	r2, [r3, #0]
            float dt_pos = dt * pos_loop_devider;
 8001440:	4b71      	ldr	r3, [pc, #452]	@ (8001608 <FOC_Cascade_Control_Loop+0x25c>)
 8001442:	881b      	ldrh	r3, [r3, #0]
 8001444:	ee07 3a90 	vmov	s15, r3
 8001448:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800144c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001450:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001454:	edc7 7a08 	vstr	s15, [r7, #32]

            float vel_tgt = PID_Update(&pid_pos, foc_state.target_angle, foc_state.total_angle, dt_pos);
 8001458:	4b68      	ldr	r3, [pc, #416]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 800145a:	edd3 7a01 	vldr	s15, [r3, #4]
 800145e:	4b67      	ldr	r3, [pc, #412]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 8001460:	ed93 7a05 	vldr	s14, [r3, #20]
 8001464:	2100      	movs	r1, #0
 8001466:	ed97 1a08 	vldr	s2, [r7, #32]
 800146a:	eef0 0a47 	vmov.f32	s1, s14
 800146e:	eeb0 0a67 	vmov.f32	s0, s15
 8001472:	4866      	ldr	r0, [pc, #408]	@ (800160c <FOC_Cascade_Control_Loop+0x260>)
 8001474:	f001 fa30 	bl	80028d8 <PID_Update_Full>
 8001478:	ed87 0a07 	vstr	s0, [r7, #28]
            foc_state.target_velocity = CONSTRAIN(vel_tgt, -motor_params.max_velocity, motor_params.max_velocity);
 800147c:	4b64      	ldr	r3, [pc, #400]	@ (8001610 <FOC_Cascade_Control_Loop+0x264>)
 800147e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001482:	eef1 7a67 	vneg.f32	s15, s15
 8001486:	ed97 7a07 	vldr	s14, [r7, #28]
 800148a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800148e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001492:	d505      	bpl.n	80014a0 <FOC_Cascade_Control_Loop+0xf4>
 8001494:	4b5e      	ldr	r3, [pc, #376]	@ (8001610 <FOC_Cascade_Control_Loop+0x264>)
 8001496:	edd3 7a05 	vldr	s15, [r3, #20]
 800149a:	eef1 7a67 	vneg.f32	s15, s15
 800149e:	e00f      	b.n	80014c0 <FOC_Cascade_Control_Loop+0x114>
 80014a0:	4b5b      	ldr	r3, [pc, #364]	@ (8001610 <FOC_Cascade_Control_Loop+0x264>)
 80014a2:	edd3 7a05 	vldr	s15, [r3, #20]
 80014a6:	ed97 7a07 	vldr	s14, [r7, #28]
 80014aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b2:	dd03      	ble.n	80014bc <FOC_Cascade_Control_Loop+0x110>
 80014b4:	4b56      	ldr	r3, [pc, #344]	@ (8001610 <FOC_Cascade_Control_Loop+0x264>)
 80014b6:	edd3 7a05 	vldr	s15, [r3, #20]
 80014ba:	e001      	b.n	80014c0 <FOC_Cascade_Control_Loop+0x114>
 80014bc:	edd7 7a07 	vldr	s15, [r7, #28]
 80014c0:	4b4e      	ldr	r3, [pc, #312]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 80014c2:	edc3 7a02 	vstr	s15, [r3, #8]

            if (fabsf(foc_state.target_angle - foc_state.total_angle) < 0.001f) {
 80014c6:	4b4d      	ldr	r3, [pc, #308]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 80014c8:	ed93 7a01 	vldr	s14, [r3, #4]
 80014cc:	4b4b      	ldr	r3, [pc, #300]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 80014ce:	edd3 7a05 	vldr	s15, [r3, #20]
 80014d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014d6:	eef0 7ae7 	vabs.f32	s15, s15
 80014da:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8001614 <FOC_Cascade_Control_Loop+0x268>
 80014de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e6:	d503      	bpl.n	80014f0 <FOC_Cascade_Control_Loop+0x144>
                pid_vel.integral_err = 0.0f;
 80014e8:	4b4b      	ldr	r3, [pc, #300]	@ (8001618 <FOC_Cascade_Control_Loop+0x26c>)
 80014ea:	f04f 0200 	mov.w	r2, #0
 80014ee:	60da      	str	r2, [r3, #12]
            }
        }
    }

    // 2. Velocity Loop
    if (foc_state.control_mode >= MODE_VELOCITY) {
 80014f0:	4b42      	ldr	r3, [pc, #264]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d07d      	beq.n	80015f4 <FOC_Cascade_Control_Loop+0x248>
        vel_loop_cnt++;
 80014f8:	4b48      	ldr	r3, [pc, #288]	@ (800161c <FOC_Cascade_Control_Loop+0x270>)
 80014fa:	881b      	ldrh	r3, [r3, #0]
 80014fc:	3301      	adds	r3, #1
 80014fe:	b29a      	uxth	r2, r3
 8001500:	4b46      	ldr	r3, [pc, #280]	@ (800161c <FOC_Cascade_Control_Loop+0x270>)
 8001502:	801a      	strh	r2, [r3, #0]
        if (vel_loop_cnt >= vel_loop_devider) {
 8001504:	4b45      	ldr	r3, [pc, #276]	@ (800161c <FOC_Cascade_Control_Loop+0x270>)
 8001506:	881a      	ldrh	r2, [r3, #0]
 8001508:	4b45      	ldr	r3, [pc, #276]	@ (8001620 <FOC_Cascade_Control_Loop+0x274>)
 800150a:	881b      	ldrh	r3, [r3, #0]
 800150c:	429a      	cmp	r2, r3
 800150e:	d371      	bcc.n	80015f4 <FOC_Cascade_Control_Loop+0x248>
            vel_loop_cnt = 0;
 8001510:	4b42      	ldr	r3, [pc, #264]	@ (800161c <FOC_Cascade_Control_Loop+0x270>)
 8001512:	2200      	movs	r2, #0
 8001514:	801a      	strh	r2, [r3, #0]
            float dt_vel = dt * vel_loop_devider;
 8001516:	4b42      	ldr	r3, [pc, #264]	@ (8001620 <FOC_Cascade_Control_Loop+0x274>)
 8001518:	881b      	ldrh	r3, [r3, #0]
 800151a:	ee07 3a90 	vmov	s15, r3
 800151e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001522:	ed97 7a01 	vldr	s14, [r7, #4]
 8001526:	ee67 7a27 	vmul.f32	s15, s14, s15
 800152a:	edc7 7a06 	vstr	s15, [r7, #24]

            // Voltage Saturation Check
            float v_sq = foc_state.v_d * foc_state.v_d + foc_state.v_q * foc_state.v_q;
 800152e:	4b33      	ldr	r3, [pc, #204]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 8001530:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 8001534:	4b31      	ldr	r3, [pc, #196]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 8001536:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800153a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800153e:	4b2f      	ldr	r3, [pc, #188]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 8001540:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 8001544:	4b2d      	ldr	r3, [pc, #180]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 8001546:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800154a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800154e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001552:	edc7 7a05 	vstr	s15, [r7, #20]
            float v_lim_sq = motor_params.max_voltage * motor_params.max_voltage;
 8001556:	4b2e      	ldr	r3, [pc, #184]	@ (8001610 <FOC_Cascade_Control_Loop+0x264>)
 8001558:	ed93 7a03 	vldr	s14, [r3, #12]
 800155c:	4b2c      	ldr	r3, [pc, #176]	@ (8001610 <FOC_Cascade_Control_Loop+0x264>)
 800155e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001566:	edc7 7a04 	vstr	s15, [r7, #16]
            uint8_t is_sat = (v_sq >= v_lim_sq) ? 1 : 0;
 800156a:	ed97 7a05 	vldr	s14, [r7, #20]
 800156e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001572:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800157a:	bfac      	ite	ge
 800157c:	2301      	movge	r3, #1
 800157e:	2300      	movlt	r3, #0
 8001580:	b2db      	uxtb	r3, r3
 8001582:	73fb      	strb	r3, [r7, #15]

            float iq_tgt = PID_Update_With_Sat(&pid_vel, foc_state.target_velocity, foc_state.velocity_filtered, dt_vel, is_sat);
 8001584:	4b1d      	ldr	r3, [pc, #116]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 8001586:	edd3 7a02 	vldr	s15, [r3, #8]
 800158a:	4b1c      	ldr	r3, [pc, #112]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 800158c:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001590:	7bfb      	ldrb	r3, [r7, #15]
 8001592:	4619      	mov	r1, r3
 8001594:	ed97 1a06 	vldr	s2, [r7, #24]
 8001598:	eef0 0a47 	vmov.f32	s1, s14
 800159c:	eeb0 0a67 	vmov.f32	s0, s15
 80015a0:	481d      	ldr	r0, [pc, #116]	@ (8001618 <FOC_Cascade_Control_Loop+0x26c>)
 80015a2:	f001 f999 	bl	80028d8 <PID_Update_Full>
 80015a6:	ed87 0a02 	vstr	s0, [r7, #8]
            foc_state.target_Iq = CONSTRAIN(iq_tgt, -motor_params.max_current, motor_params.max_current);
 80015aa:	4b19      	ldr	r3, [pc, #100]	@ (8001610 <FOC_Cascade_Control_Loop+0x264>)
 80015ac:	edd3 7a04 	vldr	s15, [r3, #16]
 80015b0:	eef1 7a67 	vneg.f32	s15, s15
 80015b4:	ed97 7a02 	vldr	s14, [r7, #8]
 80015b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c0:	d505      	bpl.n	80015ce <FOC_Cascade_Control_Loop+0x222>
 80015c2:	4b13      	ldr	r3, [pc, #76]	@ (8001610 <FOC_Cascade_Control_Loop+0x264>)
 80015c4:	edd3 7a04 	vldr	s15, [r3, #16]
 80015c8:	eef1 7a67 	vneg.f32	s15, s15
 80015cc:	e00f      	b.n	80015ee <FOC_Cascade_Control_Loop+0x242>
 80015ce:	4b10      	ldr	r3, [pc, #64]	@ (8001610 <FOC_Cascade_Control_Loop+0x264>)
 80015d0:	edd3 7a04 	vldr	s15, [r3, #16]
 80015d4:	ed97 7a02 	vldr	s14, [r7, #8]
 80015d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e0:	dd03      	ble.n	80015ea <FOC_Cascade_Control_Loop+0x23e>
 80015e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001610 <FOC_Cascade_Control_Loop+0x264>)
 80015e4:	edd3 7a04 	vldr	s15, [r3, #16]
 80015e8:	e001      	b.n	80015ee <FOC_Cascade_Control_Loop+0x242>
 80015ea:	edd7 7a02 	vldr	s15, [r7, #8]
 80015ee:	4b03      	ldr	r3, [pc, #12]	@ (80015fc <FOC_Cascade_Control_Loop+0x250>)
 80015f0:	edc3 7a03 	vstr	s15, [r3, #12]
        }
    }
}
 80015f4:	bf00      	nop
 80015f6:	3730      	adds	r7, #48	@ 0x30
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	20000280 	.word	0x20000280
 8001600:	3ca3d70a 	.word	0x3ca3d70a
 8001604:	200002fa 	.word	0x200002fa
 8001608:	2000008c 	.word	0x2000008c
 800160c:	20000070 	.word	0x20000070
 8001610:	20000008 	.word	0x20000008
 8001614:	3a83126f 	.word	0x3a83126f
 8001618:	20000058 	.word	0x20000058
 800161c:	200002f8 	.word	0x200002f8
 8001620:	2000008e 	.word	0x2000008e

08001624 <FOC_Current_Control_Loop>:

void FOC_Current_Control_Loop(float dt) {
 8001624:	b580      	push	{r7, lr}
 8001626:	b086      	sub	sp, #24
 8001628:	af00      	add	r7, sp, #0
 800162a:	ed87 0a01 	vstr	s0, [r7, #4]
	float theta = foc_state.theta_elec;
 800162e:	4b8b      	ldr	r3, [pc, #556]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 8001630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001632:	617b      	str	r3, [r7, #20]
	float cos_theta = cosf(theta);
 8001634:	ed97 0a05 	vldr	s0, [r7, #20]
 8001638:	f00b ff36 	bl	800d4a8 <cosf>
 800163c:	ed87 0a04 	vstr	s0, [r7, #16]
	float sin_theta = sinf(theta);
 8001640:	ed97 0a05 	vldr	s0, [r7, #20]
 8001644:	f00b ff74 	bl	800d530 <sinf>
 8001648:	ed87 0a03 	vstr	s0, [r7, #12]

	// Offset removal
	float mid = (foc_state.i_a + foc_state.i_b + foc_state.i_c) / 3.0f;
 800164c:	4b83      	ldr	r3, [pc, #524]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 800164e:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8001652:	4b82      	ldr	r3, [pc, #520]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 8001654:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001658:	ee37 7a27 	vadd.f32	s14, s14, s15
 800165c:	4b7f      	ldr	r3, [pc, #508]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 800165e:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001662:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001666:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 800166a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800166e:	edc7 7a02 	vstr	s15, [r7, #8]
	foc_state.i_a -= mid;
 8001672:	4b7a      	ldr	r3, [pc, #488]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 8001674:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8001678:	edd7 7a02 	vldr	s15, [r7, #8]
 800167c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001680:	4b76      	ldr	r3, [pc, #472]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 8001682:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	foc_state.i_b -= mid;
 8001686:	4b75      	ldr	r3, [pc, #468]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 8001688:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800168c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001690:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001694:	4b71      	ldr	r3, [pc, #452]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 8001696:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	foc_state.i_c -= mid;
 800169a:	4b70      	ldr	r3, [pc, #448]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 800169c:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 80016a0:	edd7 7a02 	vldr	s15, [r7, #8]
 80016a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016a8:	4b6c      	ldr	r3, [pc, #432]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 80016aa:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

	// 1. Clarke Transform (a,b,c -> alpha, beta)
	foc_state.i_alpha = foc_state.i_a;
 80016ae:	4b6b      	ldr	r3, [pc, #428]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 80016b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016b2:	4a6a      	ldr	r2, [pc, #424]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 80016b4:	6393      	str	r3, [r2, #56]	@ 0x38
	foc_state.i_beta = (1.0f / _SQRT3) * (foc_state.i_a + 2.0f * foc_state.i_b); // or (1 / _SQRT3) * (foc_state.i_b - foc_state.i_c)
 80016b6:	4b69      	ldr	r3, [pc, #420]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 80016b8:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80016bc:	4b67      	ldr	r3, [pc, #412]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 80016be:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80016c2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80016c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016ca:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8001860 <FOC_Current_Control_Loop+0x23c>
 80016ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016d2:	4b62      	ldr	r3, [pc, #392]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 80016d4:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c

	// 2. Park Transform (alpha, beta -> d, q)
	foc_state.i_d = foc_state.i_alpha * cos_theta + foc_state.i_beta * sin_theta;
 80016d8:	4b60      	ldr	r3, [pc, #384]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 80016da:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80016de:	edd7 7a04 	vldr	s15, [r7, #16]
 80016e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016e6:	4b5d      	ldr	r3, [pc, #372]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 80016e8:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 80016ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80016f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016f8:	4b58      	ldr	r3, [pc, #352]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 80016fa:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
	foc_state.i_q = - foc_state.i_alpha * sin_theta + foc_state.i_beta * cos_theta;
 80016fe:	4b57      	ldr	r3, [pc, #348]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 8001700:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001704:	eeb1 7a67 	vneg.f32	s14, s15
 8001708:	edd7 7a03 	vldr	s15, [r7, #12]
 800170c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001710:	4b52      	ldr	r3, [pc, #328]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 8001712:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 8001716:	edd7 7a04 	vldr	s15, [r7, #16]
 800171a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800171e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001722:	4b4e      	ldr	r3, [pc, #312]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 8001724:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    // 4. Current Loop
    i_d_filtered = i_d_filtered * (1.0f - alpha_current) + foc_state.i_d * alpha_current;
 8001728:	4b4e      	ldr	r3, [pc, #312]	@ (8001864 <FOC_Current_Control_Loop+0x240>)
 800172a:	edd3 7a00 	vldr	s15, [r3]
 800172e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001732:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001736:	4b4c      	ldr	r3, [pc, #304]	@ (8001868 <FOC_Current_Control_Loop+0x244>)
 8001738:	edd3 7a00 	vldr	s15, [r3]
 800173c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001740:	4b46      	ldr	r3, [pc, #280]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 8001742:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 8001746:	4b47      	ldr	r3, [pc, #284]	@ (8001864 <FOC_Current_Control_Loop+0x240>)
 8001748:	edd3 7a00 	vldr	s15, [r3]
 800174c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001750:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001754:	4b44      	ldr	r3, [pc, #272]	@ (8001868 <FOC_Current_Control_Loop+0x244>)
 8001756:	edc3 7a00 	vstr	s15, [r3]
    i_q_filtered = i_q_filtered * (1.0f - alpha_current) + foc_state.i_q * alpha_current;
 800175a:	4b42      	ldr	r3, [pc, #264]	@ (8001864 <FOC_Current_Control_Loop+0x240>)
 800175c:	edd3 7a00 	vldr	s15, [r3]
 8001760:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001764:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001768:	4b40      	ldr	r3, [pc, #256]	@ (800186c <FOC_Current_Control_Loop+0x248>)
 800176a:	edd3 7a00 	vldr	s15, [r3]
 800176e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001772:	4b3a      	ldr	r3, [pc, #232]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 8001774:	edd3 6a11 	vldr	s13, [r3, #68]	@ 0x44
 8001778:	4b3a      	ldr	r3, [pc, #232]	@ (8001864 <FOC_Current_Control_Loop+0x240>)
 800177a:	edd3 7a00 	vldr	s15, [r3]
 800177e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001782:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001786:	4b39      	ldr	r3, [pc, #228]	@ (800186c <FOC_Current_Control_Loop+0x248>)
 8001788:	edc3 7a00 	vstr	s15, [r3]

    foc_state.v_d = PID_Update(&pid_id, foc_state.target_Id, i_d_filtered, dt);
 800178c:	4b33      	ldr	r3, [pc, #204]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 800178e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001792:	4b35      	ldr	r3, [pc, #212]	@ (8001868 <FOC_Current_Control_Loop+0x244>)
 8001794:	ed93 7a00 	vldr	s14, [r3]
 8001798:	2100      	movs	r1, #0
 800179a:	ed97 1a01 	vldr	s2, [r7, #4]
 800179e:	eef0 0a47 	vmov.f32	s1, s14
 80017a2:	eeb0 0a67 	vmov.f32	s0, s15
 80017a6:	4832      	ldr	r0, [pc, #200]	@ (8001870 <FOC_Current_Control_Loop+0x24c>)
 80017a8:	f001 f896 	bl	80028d8 <PID_Update_Full>
 80017ac:	eef0 7a40 	vmov.f32	s15, s0
 80017b0:	4b2a      	ldr	r3, [pc, #168]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 80017b2:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
    foc_state.v_q = PID_Update(&pid_iq, foc_state.target_Iq, i_q_filtered, dt);
 80017b6:	4b29      	ldr	r3, [pc, #164]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 80017b8:	edd3 7a03 	vldr	s15, [r3, #12]
 80017bc:	4b2b      	ldr	r3, [pc, #172]	@ (800186c <FOC_Current_Control_Loop+0x248>)
 80017be:	ed93 7a00 	vldr	s14, [r3]
 80017c2:	2100      	movs	r1, #0
 80017c4:	ed97 1a01 	vldr	s2, [r7, #4]
 80017c8:	eef0 0a47 	vmov.f32	s1, s14
 80017cc:	eeb0 0a67 	vmov.f32	s0, s15
 80017d0:	4828      	ldr	r0, [pc, #160]	@ (8001874 <FOC_Current_Control_Loop+0x250>)
 80017d2:	f001 f881 	bl	80028d8 <PID_Update_Full>
 80017d6:	eef0 7a40 	vmov.f32	s15, s0
 80017da:	4b20      	ldr	r3, [pc, #128]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 80017dc:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58

    foc_state.i_d = i_d_filtered;
 80017e0:	4b21      	ldr	r3, [pc, #132]	@ (8001868 <FOC_Current_Control_Loop+0x244>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a1d      	ldr	r2, [pc, #116]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 80017e6:	6413      	str	r3, [r2, #64]	@ 0x40
    foc_state.i_q = i_q_filtered;
 80017e8:	4b20      	ldr	r3, [pc, #128]	@ (800186c <FOC_Current_Control_Loop+0x248>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a1b      	ldr	r2, [pc, #108]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 80017ee:	6453      	str	r3, [r2, #68]	@ 0x44

    // 5. Inverse Park Transform
    foc_state.v_alpha = foc_state.v_d * cos_theta - foc_state.v_q * sin_theta;
 80017f0:	4b1a      	ldr	r3, [pc, #104]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 80017f2:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 80017f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80017fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017fe:	4b17      	ldr	r3, [pc, #92]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 8001800:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 8001804:	edd7 7a03 	vldr	s15, [r7, #12]
 8001808:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800180c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001810:	4b12      	ldr	r3, [pc, #72]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 8001812:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
    foc_state.v_beta  = foc_state.v_d * sin_theta + foc_state.v_q * cos_theta;
 8001816:	4b11      	ldr	r3, [pc, #68]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 8001818:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 800181c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001820:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001824:	4b0d      	ldr	r3, [pc, #52]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 8001826:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 800182a:	edd7 7a04 	vldr	s15, [r7, #16]
 800182e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001832:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001836:	4b09      	ldr	r3, [pc, #36]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 8001838:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60

    // 6. Calc SVPWM
    FOC_Calc_SVPWM(foc_state.v_alpha, foc_state.v_beta);
 800183c:	4b07      	ldr	r3, [pc, #28]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 800183e:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8001842:	4b06      	ldr	r3, [pc, #24]	@ (800185c <FOC_Current_Control_Loop+0x238>)
 8001844:	ed93 7a18 	vldr	s14, [r3, #96]	@ 0x60
 8001848:	eef0 0a47 	vmov.f32	s1, s14
 800184c:	eeb0 0a67 	vmov.f32	s0, s15
 8001850:	f7ff fbf8 	bl	8001044 <FOC_Calc_SVPWM>
}
 8001854:	bf00      	nop
 8001856:	3718      	adds	r7, #24
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20000280 	.word	0x20000280
 8001860:	3f13cd3a 	.word	0x3f13cd3a
 8001864:	20000088 	.word	0x20000088
 8001868:	200002f4 	.word	0x200002f4
 800186c:	200002f0 	.word	0x200002f0
 8001870:	20000040 	.word	0x20000040
 8001874:	20000028 	.word	0x20000028

08001878 <FOC_Change_Mode>:

void FOC_Change_Mode(ControlMode_t new_mode) {
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	71fb      	strb	r3, [r7, #7]
    if (new_mode == foc_state.control_mode) return;
 8001882:	4b17      	ldr	r3, [pc, #92]	@ (80018e0 <FOC_Change_Mode+0x68>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	79fa      	ldrb	r2, [r7, #7]
 8001888:	429a      	cmp	r2, r3
 800188a:	d023      	beq.n	80018d4 <FOC_Change_Mode+0x5c>

    if (new_mode == MODE_POSITION) {
 800188c:	79fb      	ldrb	r3, [r7, #7]
 800188e:	2b02      	cmp	r3, #2
 8001890:	d104      	bne.n	800189c <FOC_Change_Mode+0x24>
        foc_state.target_angle = foc_state.total_angle;
 8001892:	4b13      	ldr	r3, [pc, #76]	@ (80018e0 <FOC_Change_Mode+0x68>)
 8001894:	695b      	ldr	r3, [r3, #20]
 8001896:	4a12      	ldr	r2, [pc, #72]	@ (80018e0 <FOC_Change_Mode+0x68>)
 8001898:	6053      	str	r3, [r2, #4]
 800189a:	e00b      	b.n	80018b4 <FOC_Change_Mode+0x3c>
    }
    else if (new_mode == MODE_VELOCITY) {
 800189c:	79fb      	ldrb	r3, [r7, #7]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d104      	bne.n	80018ac <FOC_Change_Mode+0x34>
        foc_state.target_velocity = foc_state.velocity_filtered;
 80018a2:	4b0f      	ldr	r3, [pc, #60]	@ (80018e0 <FOC_Change_Mode+0x68>)
 80018a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018a6:	4a0e      	ldr	r2, [pc, #56]	@ (80018e0 <FOC_Change_Mode+0x68>)
 80018a8:	6093      	str	r3, [r2, #8]
 80018aa:	e003      	b.n	80018b4 <FOC_Change_Mode+0x3c>
    }
    else {
        foc_state.target_Iq = 0.0f;
 80018ac:	4b0c      	ldr	r3, [pc, #48]	@ (80018e0 <FOC_Change_Mode+0x68>)
 80018ae:	f04f 0200 	mov.w	r2, #0
 80018b2:	60da      	str	r2, [r3, #12]
    }

    // PID Reset
    pid_pos.integral_err = 0.0f;
 80018b4:	4b0b      	ldr	r3, [pc, #44]	@ (80018e4 <FOC_Change_Mode+0x6c>)
 80018b6:	f04f 0200 	mov.w	r2, #0
 80018ba:	60da      	str	r2, [r3, #12]
    pid_vel.integral_err = 0.0f;
 80018bc:	4b0a      	ldr	r3, [pc, #40]	@ (80018e8 <FOC_Change_Mode+0x70>)
 80018be:	f04f 0200 	mov.w	r2, #0
 80018c2:	60da      	str	r2, [r3, #12]
    pid_pos.prev_err = 0.0f;
 80018c4:	4b07      	ldr	r3, [pc, #28]	@ (80018e4 <FOC_Change_Mode+0x6c>)
 80018c6:	f04f 0200 	mov.w	r2, #0
 80018ca:	611a      	str	r2, [r3, #16]

    foc_state.control_mode = new_mode;
 80018cc:	4a04      	ldr	r2, [pc, #16]	@ (80018e0 <FOC_Change_Mode+0x68>)
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	7013      	strb	r3, [r2, #0]
 80018d2:	e000      	b.n	80018d6 <FOC_Change_Mode+0x5e>
    if (new_mode == foc_state.control_mode) return;
 80018d4:	bf00      	nop
}
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr
 80018e0:	20000280 	.word	0x20000280
 80018e4:	20000070 	.word	0x20000070
 80018e8:	20000058 	.word	0x20000058

080018ec <HW_FOC_Init>:
uint16_t angle_raw = 0;
volatile uint8_t is_foc_enabled = 0;

#define CURRENT_SENSE_GAIN -0.01678f

void HW_FOC_Init(void) {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
    HAL_OPAMP_SelfCalibrate(&hopamp1);
 80018f0:	4820      	ldr	r0, [pc, #128]	@ (8001974 <HW_FOC_Init+0x88>)
 80018f2:	f004 ffa0 	bl	8006836 <HAL_OPAMP_SelfCalibrate>
    HAL_OPAMP_SelfCalibrate(&hopamp2);
 80018f6:	4820      	ldr	r0, [pc, #128]	@ (8001978 <HW_FOC_Init+0x8c>)
 80018f8:	f004 ff9d 	bl	8006836 <HAL_OPAMP_SelfCalibrate>
    HAL_OPAMP_SelfCalibrate(&hopamp3);
 80018fc:	481f      	ldr	r0, [pc, #124]	@ (800197c <HW_FOC_Init+0x90>)
 80018fe:	f004 ff9a 	bl	8006836 <HAL_OPAMP_SelfCalibrate>

    HAL_OPAMP_Start(&hopamp1);
 8001902:	481c      	ldr	r0, [pc, #112]	@ (8001974 <HW_FOC_Init+0x88>)
 8001904:	f004 ff66 	bl	80067d4 <HAL_OPAMP_Start>
    HAL_OPAMP_Start(&hopamp2);
 8001908:	481b      	ldr	r0, [pc, #108]	@ (8001978 <HW_FOC_Init+0x8c>)
 800190a:	f004 ff63 	bl	80067d4 <HAL_OPAMP_Start>
    HAL_OPAMP_Start(&hopamp3);
 800190e:	481b      	ldr	r0, [pc, #108]	@ (800197c <HW_FOC_Init+0x90>)
 8001910:	f004 ff60 	bl	80067d4 <HAL_OPAMP_Start>
    HAL_Delay(10);
 8001914:	200a      	movs	r0, #10
 8001916:	f001 fe97 	bl	8003648 <HAL_Delay>

    HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800191a:	217f      	movs	r1, #127	@ 0x7f
 800191c:	4818      	ldr	r0, [pc, #96]	@ (8001980 <HW_FOC_Init+0x94>)
 800191e:	f003 fb47 	bl	8004fb0 <HAL_ADCEx_Calibration_Start>
    HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8001922:	217f      	movs	r1, #127	@ 0x7f
 8001924:	4817      	ldr	r0, [pc, #92]	@ (8001984 <HW_FOC_Init+0x98>)
 8001926:	f003 fb43 	bl	8004fb0 <HAL_ADCEx_Calibration_Start>

    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc1_buf, 1);
 800192a:	2201      	movs	r2, #1
 800192c:	4916      	ldr	r1, [pc, #88]	@ (8001988 <HW_FOC_Init+0x9c>)
 800192e:	4814      	ldr	r0, [pc, #80]	@ (8001980 <HW_FOC_Init+0x94>)
 8001930:	f002 fa96 	bl	8003e60 <HAL_ADC_Start_DMA>
    HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc2_buf, 1);
 8001934:	2201      	movs	r2, #1
 8001936:	4915      	ldr	r1, [pc, #84]	@ (800198c <HW_FOC_Init+0xa0>)
 8001938:	4812      	ldr	r0, [pc, #72]	@ (8001984 <HW_FOC_Init+0x98>)
 800193a:	f002 fa91 	bl	8003e60 <HAL_ADC_Start_DMA>

    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800193e:	2100      	movs	r1, #0
 8001940:	4813      	ldr	r0, [pc, #76]	@ (8001990 <HW_FOC_Init+0xa4>)
 8001942:	f006 f98b 	bl	8007c5c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001946:	2104      	movs	r1, #4
 8001948:	4811      	ldr	r0, [pc, #68]	@ (8001990 <HW_FOC_Init+0xa4>)
 800194a:	f006 f987 	bl	8007c5c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800194e:	2108      	movs	r1, #8
 8001950:	480f      	ldr	r0, [pc, #60]	@ (8001990 <HW_FOC_Init+0xa4>)
 8001952:	f006 f983 	bl	8007c5c <HAL_TIM_PWM_Start>

    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001956:	2100      	movs	r1, #0
 8001958:	480d      	ldr	r0, [pc, #52]	@ (8001990 <HW_FOC_Init+0xa4>)
 800195a:	f007 fa63 	bl	8008e24 <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800195e:	2104      	movs	r1, #4
 8001960:	480b      	ldr	r0, [pc, #44]	@ (8001990 <HW_FOC_Init+0xa4>)
 8001962:	f007 fa5f 	bl	8008e24 <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001966:	2108      	movs	r1, #8
 8001968:	4809      	ldr	r0, [pc, #36]	@ (8001990 <HW_FOC_Init+0xa4>)
 800196a:	f007 fa5b 	bl	8008e24 <HAL_TIMEx_PWMN_Start>
}
 800196e:	bf00      	nop
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	20000534 	.word	0x20000534
 8001978:	20000570 	.word	0x20000570
 800197c:	200005ac 	.word	0x200005ac
 8001980:	20000310 	.word	0x20000310
 8001984:	2000037c 	.word	0x2000037c
 8001988:	200002fc 	.word	0x200002fc
 800198c:	20000304 	.word	0x20000304
 8001990:	200005e8 	.word	0x200005e8

08001994 <is_parity_ok>:

static int is_parity_ok(uint16_t data) {
 8001994:	b480      	push	{r7}
 8001996:	b085      	sub	sp, #20
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	80fb      	strh	r3, [r7, #6]
    uint8_t parity = 0;
 800199e:	2300      	movs	r3, #0
 80019a0:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 16; i++) {
 80019a2:	2300      	movs	r3, #0
 80019a4:	60bb      	str	r3, [r7, #8]
 80019a6:	e00d      	b.n	80019c4 <is_parity_ok+0x30>
        if (data & (1 << i)) parity++;
 80019a8:	88fa      	ldrh	r2, [r7, #6]
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	fa42 f303 	asr.w	r3, r2, r3
 80019b0:	f003 0301 	and.w	r3, r3, #1
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d002      	beq.n	80019be <is_parity_ok+0x2a>
 80019b8:	7bfb      	ldrb	r3, [r7, #15]
 80019ba:	3301      	adds	r3, #1
 80019bc:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 16; i++) {
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	3301      	adds	r3, #1
 80019c2:	60bb      	str	r3, [r7, #8]
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	2b0f      	cmp	r3, #15
 80019c8:	ddee      	ble.n	80019a8 <is_parity_ok+0x14>
    }
    return (parity % 2) == 0;
 80019ca:	7bfb      	ldrb	r3, [r7, #15]
 80019cc:	f003 0301 	and.w	r3, r3, #1
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	bf0c      	ite	eq
 80019d6:	2301      	moveq	r3, #1
 80019d8:	2300      	movne	r3, #0
 80019da:	b2db      	uxtb	r3, r3
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3714      	adds	r7, #20
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <HW_Update_Encoder_BB>:

void HW_Update_Encoder_BB(void) {
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
    uint16_t spi_raw_data = 0;
 80019ee:	2300      	movs	r3, #0
 80019f0:	81fb      	strh	r3, [r7, #14]
    CS_LOW();
 80019f2:	4b2a      	ldr	r3, [pc, #168]	@ (8001a9c <HW_Update_Encoder_BB+0xb4>)
 80019f4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80019f8:	619a      	str	r2, [r3, #24]
    for (int i = 0; i < 16; ++i) {
 80019fa:	2300      	movs	r3, #0
 80019fc:	60bb      	str	r3, [r7, #8]
 80019fe:	e029      	b.n	8001a54 <HW_Update_Encoder_BB+0x6c>
        CLK_HIGH();
 8001a00:	4b26      	ldr	r3, [pc, #152]	@ (8001a9c <HW_Update_Encoder_BB+0xb4>)
 8001a02:	2240      	movs	r2, #64	@ 0x40
 8001a04:	619a      	str	r2, [r3, #24]
        for(volatile int k=0; k<1; ++k);
 8001a06:	2300      	movs	r3, #0
 8001a08:	607b      	str	r3, [r7, #4]
 8001a0a:	e002      	b.n	8001a12 <HW_Update_Encoder_BB+0x2a>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	607b      	str	r3, [r7, #4]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	ddf9      	ble.n	8001a0c <HW_Update_Encoder_BB+0x24>
        spi_raw_data = (spi_raw_data << 1);
 8001a18:	89fb      	ldrh	r3, [r7, #14]
 8001a1a:	005b      	lsls	r3, r3, #1
 8001a1c:	81fb      	strh	r3, [r7, #14]
        if (MISO_READ()) spi_raw_data |= 1U;
 8001a1e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001a22:	691b      	ldr	r3, [r3, #16]
 8001a24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d003      	beq.n	8001a34 <HW_Update_Encoder_BB+0x4c>
 8001a2c:	89fb      	ldrh	r3, [r7, #14]
 8001a2e:	f043 0301 	orr.w	r3, r3, #1
 8001a32:	81fb      	strh	r3, [r7, #14]
        CLK_LOW();
 8001a34:	4b19      	ldr	r3, [pc, #100]	@ (8001a9c <HW_Update_Encoder_BB+0xb4>)
 8001a36:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001a3a:	619a      	str	r2, [r3, #24]
        for(volatile int k=0; k<1; ++k);
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	603b      	str	r3, [r7, #0]
 8001a40:	e002      	b.n	8001a48 <HW_Update_Encoder_BB+0x60>
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	3301      	adds	r3, #1
 8001a46:	603b      	str	r3, [r7, #0]
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	ddf9      	ble.n	8001a42 <HW_Update_Encoder_BB+0x5a>
    for (int i = 0; i < 16; ++i) {
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	3301      	adds	r3, #1
 8001a52:	60bb      	str	r3, [r7, #8]
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	2b0f      	cmp	r3, #15
 8001a58:	ddd2      	ble.n	8001a00 <HW_Update_Encoder_BB+0x18>
    }
    CS_HIGH();
 8001a5a:	4b10      	ldr	r3, [pc, #64]	@ (8001a9c <HW_Update_Encoder_BB+0xb4>)
 8001a5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a60:	619a      	str	r2, [r3, #24]

    if (spi_raw_data == 0x0000 || spi_raw_data == 0xFFFF) return;
 8001a62:	89fb      	ldrh	r3, [r7, #14]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d012      	beq.n	8001a8e <HW_Update_Encoder_BB+0xa6>
 8001a68:	89fb      	ldrh	r3, [r7, #14]
 8001a6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d00d      	beq.n	8001a8e <HW_Update_Encoder_BB+0xa6>
    if (!is_parity_ok(spi_raw_data)) return;
 8001a72:	89fb      	ldrh	r3, [r7, #14]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff ff8d 	bl	8001994 <is_parity_ok>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d008      	beq.n	8001a92 <HW_Update_Encoder_BB+0xaa>

    angle_raw = spi_raw_data & 0x3FFF;
 8001a80:	89fb      	ldrh	r3, [r7, #14]
 8001a82:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001a86:	b29a      	uxth	r2, r3
 8001a88:	4b05      	ldr	r3, [pc, #20]	@ (8001aa0 <HW_Update_Encoder_BB+0xb8>)
 8001a8a:	801a      	strh	r2, [r3, #0]
 8001a8c:	e002      	b.n	8001a94 <HW_Update_Encoder_BB+0xac>
    if (spi_raw_data == 0x0000 || spi_raw_data == 0xFFFF) return;
 8001a8e:	bf00      	nop
 8001a90:	e000      	b.n	8001a94 <HW_Update_Encoder_BB+0xac>
    if (!is_parity_ok(spi_raw_data)) return;
 8001a92:	bf00      	nop
}
 8001a94:	3710      	adds	r7, #16
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	48000400 	.word	0x48000400
 8001aa0:	2000030c 	.word	0x2000030c

08001aa4 <HW_Read_Currents>:

void HW_Read_Currents(float* ia, float* ib, float* ic) {
 8001aa4:	b480      	push	{r7}
 8001aa6:	b085      	sub	sp, #20
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	60f8      	str	r0, [r7, #12]
 8001aac:	60b9      	str	r1, [r7, #8]
 8001aae:	607a      	str	r2, [r7, #4]
    *ia = ((float)adc1_buf[0] - offset.ia_offset) * CURRENT_SENSE_GAIN;
 8001ab0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b20 <HW_Read_Currents+0x7c>)
 8001ab2:	881b      	ldrh	r3, [r3, #0]
 8001ab4:	ee07 3a90 	vmov	s15, r3
 8001ab8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001abc:	4b19      	ldr	r3, [pc, #100]	@ (8001b24 <HW_Read_Currents+0x80>)
 8001abe:	edd3 7a00 	vldr	s15, [r3]
 8001ac2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ac6:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001b28 <HW_Read_Currents+0x84>
 8001aca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	edc3 7a00 	vstr	s15, [r3]
    *ib = ((float)adc2_buf[0] - offset.ib_offset) * CURRENT_SENSE_GAIN;
 8001ad4:	4b15      	ldr	r3, [pc, #84]	@ (8001b2c <HW_Read_Currents+0x88>)
 8001ad6:	881b      	ldrh	r3, [r3, #0]
 8001ad8:	ee07 3a90 	vmov	s15, r3
 8001adc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ae0:	4b10      	ldr	r3, [pc, #64]	@ (8001b24 <HW_Read_Currents+0x80>)
 8001ae2:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ae6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aea:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001b28 <HW_Read_Currents+0x84>
 8001aee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	edc3 7a00 	vstr	s15, [r3]
    *ic = - foc_state.i_a - foc_state.i_b;
 8001af8:	4b0d      	ldr	r3, [pc, #52]	@ (8001b30 <HW_Read_Currents+0x8c>)
 8001afa:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001afe:	eeb1 7a67 	vneg.f32	s14, s15
 8001b02:	4b0b      	ldr	r3, [pc, #44]	@ (8001b30 <HW_Read_Currents+0x8c>)
 8001b04:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001b08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	edc3 7a00 	vstr	s15, [r3]
}
 8001b12:	bf00      	nop
 8001b14:	3714      	adds	r7, #20
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	200002fc 	.word	0x200002fc
 8001b24:	20000000 	.word	0x20000000
 8001b28:	bc897636 	.word	0xbc897636
 8001b2c:	20000304 	.word	0x20000304
 8001b30:	20000280 	.word	0x20000280

08001b34 <HW_Write_PWM>:

void HW_Write_PWM(float da, float db, float dc) {
 8001b34:	b480      	push	{r7}
 8001b36:	b087      	sub	sp, #28
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	ed87 0a03 	vstr	s0, [r7, #12]
 8001b3e:	edc7 0a02 	vstr	s1, [r7, #8]
 8001b42:	ed87 1a01 	vstr	s2, [r7, #4]
    float Ts = (float)(htim1.Init.Period + 1);
 8001b46:	4b19      	ldr	r3, [pc, #100]	@ (8001bac <HW_Write_PWM+0x78>)
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	ee07 3a90 	vmov	s15, r3
 8001b50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b54:	edc7 7a05 	vstr	s15, [r7, #20]
    TIM1->CCR1 = (uint32_t)(da * Ts);
 8001b58:	ed97 7a03 	vldr	s14, [r7, #12]
 8001b5c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b64:	4b12      	ldr	r3, [pc, #72]	@ (8001bb0 <HW_Write_PWM+0x7c>)
 8001b66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b6a:	ee17 2a90 	vmov	r2, s15
 8001b6e:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR2 = (uint32_t)(db * Ts);
 8001b70:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b74:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb0 <HW_Write_PWM+0x7c>)
 8001b7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b82:	ee17 2a90 	vmov	r2, s15
 8001b86:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM1->CCR3 = (uint32_t)(dc * Ts);
 8001b88:	ed97 7a01 	vldr	s14, [r7, #4]
 8001b8c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b94:	4b06      	ldr	r3, [pc, #24]	@ (8001bb0 <HW_Write_PWM+0x7c>)
 8001b96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b9a:	ee17 2a90 	vmov	r2, s15
 8001b9e:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001ba0:	bf00      	nop
 8001ba2:	371c      	adds	r7, #28
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	200005e8 	.word	0x200005e8
 8001bb0:	40012c00 	.word	0x40012c00

08001bb4 <HW_Calibrate_Current_Offset>:

void HW_Calibrate_Current_Offset(void) {
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
    long sum_adc1 = 0, sum_adc2 = 0;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60fb      	str	r3, [r7, #12]
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60bb      	str	r3, [r7, #8]
    const int samples = 2048;
 8001bc2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001bc6:	603b      	str	r3, [r7, #0]

    TIM1->CCR1 = 0; TIM1->CCR2 = 0; TIM1->CCR3 = 0;
 8001bc8:	4b23      	ldr	r3, [pc, #140]	@ (8001c58 <HW_Calibrate_Current_Offset+0xa4>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	635a      	str	r2, [r3, #52]	@ 0x34
 8001bce:	4b22      	ldr	r3, [pc, #136]	@ (8001c58 <HW_Calibrate_Current_Offset+0xa4>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	639a      	str	r2, [r3, #56]	@ 0x38
 8001bd4:	4b20      	ldr	r3, [pc, #128]	@ (8001c58 <HW_Calibrate_Current_Offset+0xa4>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	63da      	str	r2, [r3, #60]	@ 0x3c
    HAL_Delay(200);
 8001bda:	20c8      	movs	r0, #200	@ 0xc8
 8001bdc:	f001 fd34 	bl	8003648 <HAL_Delay>

    for(int i=0; i<samples; ++i) {
 8001be0:	2300      	movs	r3, #0
 8001be2:	607b      	str	r3, [r7, #4]
 8001be4:	e011      	b.n	8001c0a <HW_Calibrate_Current_Offset+0x56>
        sum_adc1 += adc1_buf[0];
 8001be6:	4b1d      	ldr	r3, [pc, #116]	@ (8001c5c <HW_Calibrate_Current_Offset+0xa8>)
 8001be8:	881b      	ldrh	r3, [r3, #0]
 8001bea:	461a      	mov	r2, r3
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	4413      	add	r3, r2
 8001bf0:	60fb      	str	r3, [r7, #12]
        sum_adc2 += adc2_buf[0];
 8001bf2:	4b1b      	ldr	r3, [pc, #108]	@ (8001c60 <HW_Calibrate_Current_Offset+0xac>)
 8001bf4:	881b      	ldrh	r3, [r3, #0]
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	4413      	add	r3, r2
 8001bfc:	60bb      	str	r3, [r7, #8]
        HAL_Delay(1);
 8001bfe:	2001      	movs	r0, #1
 8001c00:	f001 fd22 	bl	8003648 <HAL_Delay>
    for(int i=0; i<samples; ++i) {
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	3301      	adds	r3, #1
 8001c08:	607b      	str	r3, [r7, #4]
 8001c0a:	687a      	ldr	r2, [r7, #4]
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	dbe9      	blt.n	8001be6 <HW_Calibrate_Current_Offset+0x32>
    }
    offset.ia_offset = (float)sum_adc1 / samples;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	ee07 3a90 	vmov	s15, r3
 8001c18:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	ee07 3a90 	vmov	s15, r3
 8001c22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c64 <HW_Calibrate_Current_Offset+0xb0>)
 8001c2c:	edc3 7a00 	vstr	s15, [r3]
    offset.ib_offset = (float)sum_adc2 / samples;
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	ee07 3a90 	vmov	s15, r3
 8001c36:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	ee07 3a90 	vmov	s15, r3
 8001c40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c48:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <HW_Calibrate_Current_Offset+0xb0>)
 8001c4a:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8001c4e:	bf00      	nop
 8001c50:	3710      	adds	r7, #16
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40012c00 	.word	0x40012c00
 8001c5c:	200002fc 	.word	0x200002fc
 8001c60:	20000304 	.word	0x20000304
 8001c64:	20000000 	.word	0x20000000

08001c68 <HW_Align_Encoder>:

void HW_Align_Encoder(void) {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
    float align_V = motor_params.align_voltage;
 8001c6e:	4b30      	ldr	r3, [pc, #192]	@ (8001d30 <HW_Align_Encoder+0xc8>)
 8001c70:	699b      	ldr	r3, [r3, #24]
 8001c72:	60bb      	str	r3, [r7, #8]

    for(int i=0; i<1000; ++i) {
 8001c74:	2300      	movs	r3, #0
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	e01c      	b.n	8001cb4 <HW_Align_Encoder+0x4c>
        FOC_Calc_SVPWM(align_V, 0.0f); // Alpha=Valign, Beta=0
 8001c7a:	eddf 0a2e 	vldr	s1, [pc, #184]	@ 8001d34 <HW_Align_Encoder+0xcc>
 8001c7e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001c82:	f7ff f9df 	bl	8001044 <FOC_Calc_SVPWM>
        HW_Write_PWM(foc_state.duty_a, foc_state.duty_b, foc_state.duty_c);
 8001c86:	4b2c      	ldr	r3, [pc, #176]	@ (8001d38 <HW_Align_Encoder+0xd0>)
 8001c88:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8001c8c:	4b2a      	ldr	r3, [pc, #168]	@ (8001d38 <HW_Align_Encoder+0xd0>)
 8001c8e:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 8001c92:	4b29      	ldr	r3, [pc, #164]	@ (8001d38 <HW_Align_Encoder+0xd0>)
 8001c94:	edd3 6a1b 	vldr	s13, [r3, #108]	@ 0x6c
 8001c98:	eeb0 1a66 	vmov.f32	s2, s13
 8001c9c:	eef0 0a47 	vmov.f32	s1, s14
 8001ca0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ca4:	f7ff ff46 	bl	8001b34 <HW_Write_PWM>
        HAL_Delay(1);
 8001ca8:	2001      	movs	r0, #1
 8001caa:	f001 fccd 	bl	8003648 <HAL_Delay>
    for(int i=0; i<1000; ++i) {
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	3301      	adds	r3, #1
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001cba:	dbde      	blt.n	8001c7a <HW_Align_Encoder+0x12>
    }

    HW_Update_Encoder_BB();
 8001cbc:	f7ff fe94 	bl	80019e8 <HW_Update_Encoder_BB>
    float cur_mech = angle_raw * ENC_TO_RAD;
 8001cc0:	4b1e      	ldr	r3, [pc, #120]	@ (8001d3c <HW_Align_Encoder+0xd4>)
 8001cc2:	881b      	ldrh	r3, [r3, #0]
 8001cc4:	ee07 3a90 	vmov	s15, r3
 8001cc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ccc:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8001d40 <HW_Align_Encoder+0xd8>
 8001cd0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cd4:	edc7 7a01 	vstr	s15, [r7, #4]

    foc_state.theta_offset = cur_mech * (float)motor_params.pole_pairs;
 8001cd8:	4b15      	ldr	r3, [pc, #84]	@ (8001d30 <HW_Align_Encoder+0xc8>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	ee07 3a90 	vmov	s15, r3
 8001ce0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ce4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ce8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cec:	4b12      	ldr	r3, [pc, #72]	@ (8001d38 <HW_Align_Encoder+0xd0>)
 8001cee:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
    foc_state.theta_offset = fmodf(foc_state.theta_offset, _2PI);
 8001cf2:	4b11      	ldr	r3, [pc, #68]	@ (8001d38 <HW_Align_Encoder+0xd0>)
 8001cf4:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001cf8:	eddf 0a12 	vldr	s1, [pc, #72]	@ 8001d44 <HW_Align_Encoder+0xdc>
 8001cfc:	eeb0 0a67 	vmov.f32	s0, s15
 8001d00:	f00b fb94 	bl	800d42c <fmodf>
 8001d04:	eef0 7a40 	vmov.f32	s15, s0
 8001d08:	4b0b      	ldr	r3, [pc, #44]	@ (8001d38 <HW_Align_Encoder+0xd0>)
 8001d0a:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

    HW_Write_PWM(0.0f, 0.0f, 0.0f);
 8001d0e:	ed9f 1a09 	vldr	s2, [pc, #36]	@ 8001d34 <HW_Align_Encoder+0xcc>
 8001d12:	eddf 0a08 	vldr	s1, [pc, #32]	@ 8001d34 <HW_Align_Encoder+0xcc>
 8001d16:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8001d34 <HW_Align_Encoder+0xcc>
 8001d1a:	f7ff ff0b 	bl	8001b34 <HW_Write_PWM>
    HAL_Delay(500);
 8001d1e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d22:	f001 fc91 	bl	8003648 <HAL_Delay>
}
 8001d26:	bf00      	nop
 8001d28:	3710      	adds	r7, #16
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	20000008 	.word	0x20000008
 8001d34:	00000000 	.word	0x00000000
 8001d38:	20000280 	.word	0x20000280
 8001d3c:	2000030c 	.word	0x2000030c
 8001d40:	39c90fdb 	.word	0x39c90fdb
 8001d44:	40c90fdb 	.word	0x40c90fdb

08001d48 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b086      	sub	sp, #24
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
    static uint8_t foc_cnt = 0;

    if (hadc->Instance == ADC1) {
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d58:	f040 8094 	bne.w	8001e84 <HAL_ADC_ConvCpltCallback+0x13c>
        if (is_foc_enabled == 0) return;
 8001d5c:	4b4b      	ldr	r3, [pc, #300]	@ (8001e8c <HAL_ADC_ConvCpltCallback+0x144>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	f000 808b 	beq.w	8001e7e <HAL_ADC_ConvCpltCallback+0x136>

        foc_cnt++;
 8001d68:	4b49      	ldr	r3, [pc, #292]	@ (8001e90 <HAL_ADC_ConvCpltCallback+0x148>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	b2da      	uxtb	r2, r3
 8001d70:	4b47      	ldr	r3, [pc, #284]	@ (8001e90 <HAL_ADC_ConvCpltCallback+0x148>)
 8001d72:	701a      	strb	r2, [r3, #0]
        if (foc_cnt < 2) { //callback frequency
 8001d74:	4b46      	ldr	r3, [pc, #280]	@ (8001e90 <HAL_ADC_ConvCpltCallback+0x148>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	f240 8082 	bls.w	8001e82 <HAL_ADC_ConvCpltCallback+0x13a>
            return;
        }
        foc_cnt = 0;
 8001d7e:	4b44      	ldr	r3, [pc, #272]	@ (8001e90 <HAL_ADC_ConvCpltCallback+0x148>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	701a      	strb	r2, [r3, #0]

        // 1. Calculate dt
        uint16_t current_timer_cnt = TIM6->CNT;
 8001d84:	4b43      	ldr	r3, [pc, #268]	@ (8001e94 <HAL_ADC_ConvCpltCallback+0x14c>)
 8001d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d88:	81fb      	strh	r3, [r7, #14]
        uint16_t dt_us = current_timer_cnt - prev_timer_cnt;
 8001d8a:	4b43      	ldr	r3, [pc, #268]	@ (8001e98 <HAL_ADC_ConvCpltCallback+0x150>)
 8001d8c:	881b      	ldrh	r3, [r3, #0]
 8001d8e:	89fa      	ldrh	r2, [r7, #14]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	81bb      	strh	r3, [r7, #12]
        prev_timer_cnt = current_timer_cnt;
 8001d94:	4a40      	ldr	r2, [pc, #256]	@ (8001e98 <HAL_ADC_ConvCpltCallback+0x150>)
 8001d96:	89fb      	ldrh	r3, [r7, #14]
 8001d98:	8013      	strh	r3, [r2, #0]

        float dt = (float)dt_us * 0.000001f;
 8001d9a:	89bb      	ldrh	r3, [r7, #12]
 8001d9c:	ee07 3a90 	vmov	s15, r3
 8001da0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001da4:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001e9c <HAL_ADC_ConvCpltCallback+0x154>
 8001da8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dac:	edc7 7a05 	vstr	s15, [r7, #20]
        if (dt < 0.000001f) dt = 0.0001f;
 8001db0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001db4:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001e9c <HAL_ADC_ConvCpltCallback+0x154>
 8001db8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc0:	d501      	bpl.n	8001dc6 <HAL_ADC_ConvCpltCallback+0x7e>
 8001dc2:	4b37      	ldr	r3, [pc, #220]	@ (8001ea0 <HAL_ADC_ConvCpltCallback+0x158>)
 8001dc4:	617b      	str	r3, [r7, #20]

        // 2. HW Reading
        HW_Read_Currents(&foc_state.i_a, &foc_state.i_b, &foc_state.i_c);
 8001dc6:	4a37      	ldr	r2, [pc, #220]	@ (8001ea4 <HAL_ADC_ConvCpltCallback+0x15c>)
 8001dc8:	4937      	ldr	r1, [pc, #220]	@ (8001ea8 <HAL_ADC_ConvCpltCallback+0x160>)
 8001dca:	4838      	ldr	r0, [pc, #224]	@ (8001eac <HAL_ADC_ConvCpltCallback+0x164>)
 8001dcc:	f7ff fe6a 	bl	8001aa4 <HW_Read_Currents>

        HW_Update_Encoder_BB();
 8001dd0:	f7ff fe0a 	bl	80019e8 <HW_Update_Encoder_BB>
        foc_state.theta_mech = angle_raw * ENC_TO_RAD;
 8001dd4:	4b36      	ldr	r3, [pc, #216]	@ (8001eb0 <HAL_ADC_ConvCpltCallback+0x168>)
 8001dd6:	881b      	ldrh	r3, [r3, #0]
 8001dd8:	ee07 3a90 	vmov	s15, r3
 8001ddc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001de0:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8001eb4 <HAL_ADC_ConvCpltCallback+0x16c>
 8001de4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001de8:	4b33      	ldr	r3, [pc, #204]	@ (8001eb8 <HAL_ADC_ConvCpltCallback+0x170>)
 8001dea:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48

        // 3. Angle Update
        float theta = foc_state.theta_mech * (float)motor_params.pole_pairs - foc_state.theta_offset;
 8001dee:	4b32      	ldr	r3, [pc, #200]	@ (8001eb8 <HAL_ADC_ConvCpltCallback+0x170>)
 8001df0:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8001df4:	4b31      	ldr	r3, [pc, #196]	@ (8001ebc <HAL_ADC_ConvCpltCallback+0x174>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	ee07 3a90 	vmov	s15, r3
 8001dfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e04:	4b2c      	ldr	r3, [pc, #176]	@ (8001eb8 <HAL_ADC_ConvCpltCallback+0x170>)
 8001e06:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001e0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e0e:	edc7 7a04 	vstr	s15, [r7, #16]

        theta = fmodf(theta, _2PI);
 8001e12:	eddf 0a2b 	vldr	s1, [pc, #172]	@ 8001ec0 <HAL_ADC_ConvCpltCallback+0x178>
 8001e16:	ed97 0a04 	vldr	s0, [r7, #16]
 8001e1a:	f00b fb07 	bl	800d42c <fmodf>
 8001e1e:	ed87 0a04 	vstr	s0, [r7, #16]
        if (theta < 0) theta += _2PI;
 8001e22:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e26:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e2e:	d507      	bpl.n	8001e40 <HAL_ADC_ConvCpltCallback+0xf8>
 8001e30:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e34:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001ec0 <HAL_ADC_ConvCpltCallback+0x178>
 8001e38:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e3c:	edc7 7a04 	vstr	s15, [r7, #16]
        foc_state.theta_elec = theta;
 8001e40:	4a1d      	ldr	r2, [pc, #116]	@ (8001eb8 <HAL_ADC_ConvCpltCallback+0x170>)
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	64d3      	str	r3, [r2, #76]	@ 0x4c

        FOC_Update_Total_Angle();
 8001e46:	f7ff f8af 	bl	8000fa8 <FOC_Update_Total_Angle>

        // 4. FOC
        FOC_Current_Control_Loop(dt);
 8001e4a:	ed97 0a05 	vldr	s0, [r7, #20]
 8001e4e:	f7ff fbe9 	bl	8001624 <FOC_Current_Control_Loop>
        FOC_Cascade_Control_Loop(dt);
 8001e52:	ed97 0a05 	vldr	s0, [r7, #20]
 8001e56:	f7ff faa9 	bl	80013ac <FOC_Cascade_Control_Loop>

        // 5. HW PWM
        HW_Write_PWM(foc_state.duty_a, foc_state.duty_b, foc_state.duty_c);
 8001e5a:	4b17      	ldr	r3, [pc, #92]	@ (8001eb8 <HAL_ADC_ConvCpltCallback+0x170>)
 8001e5c:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8001e60:	4b15      	ldr	r3, [pc, #84]	@ (8001eb8 <HAL_ADC_ConvCpltCallback+0x170>)
 8001e62:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 8001e66:	4b14      	ldr	r3, [pc, #80]	@ (8001eb8 <HAL_ADC_ConvCpltCallback+0x170>)
 8001e68:	edd3 6a1b 	vldr	s13, [r3, #108]	@ 0x6c
 8001e6c:	eeb0 1a66 	vmov.f32	s2, s13
 8001e70:	eef0 0a47 	vmov.f32	s1, s14
 8001e74:	eeb0 0a67 	vmov.f32	s0, s15
 8001e78:	f7ff fe5c 	bl	8001b34 <HW_Write_PWM>
 8001e7c:	e002      	b.n	8001e84 <HAL_ADC_ConvCpltCallback+0x13c>
        if (is_foc_enabled == 0) return;
 8001e7e:	bf00      	nop
 8001e80:	e000      	b.n	8001e84 <HAL_ADC_ConvCpltCallback+0x13c>
            return;
 8001e82:	bf00      	nop
    }
}
 8001e84:	3718      	adds	r7, #24
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	2000030e 	.word	0x2000030e
 8001e90:	20000826 	.word	0x20000826
 8001e94:	40001000 	.word	0x40001000
 8001e98:	20000824 	.word	0x20000824
 8001e9c:	358637bd 	.word	0x358637bd
 8001ea0:	38d1b717 	.word	0x38d1b717
 8001ea4:	200002b4 	.word	0x200002b4
 8001ea8:	200002b0 	.word	0x200002b0
 8001eac:	200002ac 	.word	0x200002ac
 8001eb0:	2000030c 	.word	0x2000030c
 8001eb4:	39c90fdb 	.word	0x39c90fdb
 8001eb8:	20000280 	.word	0x20000280
 8001ebc:	20000008 	.word	0x20000008
 8001ec0:	40c90fdb 	.word	0x40c90fdb

08001ec4 <UART_Plot_data>:

void UART_Plot_data (float d1, float d2, float d3, float d4) {
 8001ec4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ec8:	b09c      	sub	sp, #112	@ 0x70
 8001eca:	af06      	add	r7, sp, #24
 8001ecc:	ed87 0a03 	vstr	s0, [r7, #12]
 8001ed0:	edc7 0a02 	vstr	s1, [r7, #8]
 8001ed4:	ed87 1a01 	vstr	s2, [r7, #4]
 8001ed8:	edc7 1a00 	vstr	s3, [r7]
	char buf[64];
	int len = sprintf(buf, "%.3f %.3f %.3f %.3f\n", d1, d2, d3, d4);
 8001edc:	68f8      	ldr	r0, [r7, #12]
 8001ede:	f7fe fb5b 	bl	8000598 <__aeabi_f2d>
 8001ee2:	4682      	mov	sl, r0
 8001ee4:	468b      	mov	fp, r1
 8001ee6:	68b8      	ldr	r0, [r7, #8]
 8001ee8:	f7fe fb56 	bl	8000598 <__aeabi_f2d>
 8001eec:	4604      	mov	r4, r0
 8001eee:	460d      	mov	r5, r1
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f7fe fb51 	bl	8000598 <__aeabi_f2d>
 8001ef6:	4680      	mov	r8, r0
 8001ef8:	4689      	mov	r9, r1
 8001efa:	6838      	ldr	r0, [r7, #0]
 8001efc:	f7fe fb4c 	bl	8000598 <__aeabi_f2d>
 8001f00:	4602      	mov	r2, r0
 8001f02:	460b      	mov	r3, r1
 8001f04:	f107 0014 	add.w	r0, r7, #20
 8001f08:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001f0c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001f10:	e9cd 4500 	strd	r4, r5, [sp]
 8001f14:	4652      	mov	r2, sl
 8001f16:	465b      	mov	r3, fp
 8001f18:	4908      	ldr	r1, [pc, #32]	@ (8001f3c <UART_Plot_data+0x78>)
 8001f1a:	f009 f953 	bl	800b1c4 <siprintf>
 8001f1e:	6578      	str	r0, [r7, #84]	@ 0x54
	HAL_UART_Transmit(&huart2, (uint8_t*)buf, len, 10);
 8001f20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f22:	b29a      	uxth	r2, r3
 8001f24:	f107 0114 	add.w	r1, r7, #20
 8001f28:	230a      	movs	r3, #10
 8001f2a:	4805      	ldr	r0, [pc, #20]	@ (8001f40 <UART_Plot_data+0x7c>)
 8001f2c:	f007 f9f7 	bl	800931e <HAL_UART_Transmit>
}
 8001f30:	bf00      	nop
 8001f32:	3758      	adds	r7, #88	@ 0x58
 8001f34:	46bd      	mov	sp, r7
 8001f36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f3a:	bf00      	nop
 8001f3c:	0800e3a0 	.word	0x0800e3a0
 8001f40:	200006cc 	.word	0x200006cc

08001f44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f48:	f001 fb0d 	bl	8003566 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f4c:	f000 f85c 	bl	8002008 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f50:	f000 fc1e 	bl	8002790 <MX_GPIO_Init>
  MX_DMA_Init();
 8001f54:	f000 fbda 	bl	800270c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001f58:	f000 fb8a 	bl	8002670 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001f5c:	f000 fa64 	bl	8002428 <MX_TIM1_Init>
  MX_ADC1_Init();
 8001f60:	f000 f89c 	bl	800209c <MX_ADC1_Init>
  MX_ADC2_Init();
 8001f64:	f000 f914 	bl	8002190 <MX_ADC2_Init>
  MX_OPAMP1_Init();
 8001f68:	f000 f9d4 	bl	8002314 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 8001f6c:	f000 fa00 	bl	8002370 <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 8001f70:	f000 fa2c 	bl	80023cc <MX_OPAMP3_Init>
  MX_CORDIC_Init();
 8001f74:	f000 f974 	bl	8002260 <MX_CORDIC_Init>
  MX_TIM6_Init();
 8001f78:	f000 fb1e 	bl	80025b8 <MX_TIM6_Init>
  MX_FDCAN1_Init();
 8001f7c:	f000 f984 	bl	8002288 <MX_FDCAN1_Init>
  MX_TIM16_Init();
 8001f80:	f000 fb50 	bl	8002624 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  FOC_Core_Init();
 8001f84:	f7fe ffce 	bl	8000f24 <FOC_Core_Init>
  HW_FOC_Init();
 8001f88:	f7ff fcb0 	bl	80018ec <HW_FOC_Init>

  HAL_TIM_Base_Start(&htim6);
 8001f8c:	481a      	ldr	r0, [pc, #104]	@ (8001ff8 <main+0xb4>)
 8001f8e:	f005 fda1 	bl	8007ad4 <HAL_TIM_Base_Start>

  HW_Calibrate_Current_Offset();
 8001f92:	f7ff fe0f 	bl	8001bb4 <HW_Calibrate_Current_Offset>
  HW_Align_Encoder();
 8001f96:	f7ff fe67 	bl	8001c68 <HW_Align_Encoder>

  FOC_Change_Mode(MODE_VELOCITY);
 8001f9a:	2001      	movs	r0, #1
 8001f9c:	f7ff fc6c 	bl	8001878 <FOC_Change_Mode>
  foc_state.target_velocity = 0.0f;
 8001fa0:	4b16      	ldr	r3, [pc, #88]	@ (8001ffc <main+0xb8>)
 8001fa2:	f04f 0200 	mov.w	r2, #0
 8001fa6:	609a      	str	r2, [r3, #8]

  is_foc_enabled = 1;
 8001fa8:	4b15      	ldr	r3, [pc, #84]	@ (8002000 <main+0xbc>)
 8001faa:	2201      	movs	r2, #1
 8001fac:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if (HAL_GetTick() - last_print_time >= 10) {
 8001fae:	f001 fb3f 	bl	8003630 <HAL_GetTick>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	4b13      	ldr	r3, [pc, #76]	@ (8002004 <main+0xc0>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	2b09      	cmp	r3, #9
 8001fbc:	d9f7      	bls.n	8001fae <main+0x6a>
		  last_print_time = HAL_GetTick();
 8001fbe:	f001 fb37 	bl	8003630 <HAL_GetTick>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	4a0f      	ldr	r2, [pc, #60]	@ (8002004 <main+0xc0>)
 8001fc6:	6013      	str	r3, [r2, #0]
		  UART_Plot_data(foc_state.i_d, foc_state.i_q, foc_state.theta_elec, foc_state.velocity_filtered);
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001ffc <main+0xb8>)
 8001fca:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8001fce:	4b0b      	ldr	r3, [pc, #44]	@ (8001ffc <main+0xb8>)
 8001fd0:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 8001fd4:	4b09      	ldr	r3, [pc, #36]	@ (8001ffc <main+0xb8>)
 8001fd6:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 8001fda:	4b08      	ldr	r3, [pc, #32]	@ (8001ffc <main+0xb8>)
 8001fdc:	ed93 6a09 	vldr	s12, [r3, #36]	@ 0x24
 8001fe0:	eef0 1a46 	vmov.f32	s3, s12
 8001fe4:	eeb0 1a66 	vmov.f32	s2, s13
 8001fe8:	eef0 0a47 	vmov.f32	s1, s14
 8001fec:	eeb0 0a67 	vmov.f32	s0, s15
 8001ff0:	f7ff ff68 	bl	8001ec4 <UART_Plot_data>
	  if (HAL_GetTick() - last_print_time >= 10) {
 8001ff4:	e7db      	b.n	8001fae <main+0x6a>
 8001ff6:	bf00      	nop
 8001ff8:	20000634 	.word	0x20000634
 8001ffc:	20000280 	.word	0x20000280
 8002000:	2000030e 	.word	0x2000030e
 8002004:	20000820 	.word	0x20000820

08002008 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b094      	sub	sp, #80	@ 0x50
 800200c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800200e:	f107 0318 	add.w	r3, r7, #24
 8002012:	2238      	movs	r2, #56	@ 0x38
 8002014:	2100      	movs	r1, #0
 8002016:	4618      	mov	r0, r3
 8002018:	f009 f939 	bl	800b28e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800201c:	1d3b      	adds	r3, r7, #4
 800201e:	2200      	movs	r2, #0
 8002020:	601a      	str	r2, [r3, #0]
 8002022:	605a      	str	r2, [r3, #4]
 8002024:	609a      	str	r2, [r3, #8]
 8002026:	60da      	str	r2, [r3, #12]
 8002028:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800202a:	2000      	movs	r0, #0
 800202c:	f004 fd28 	bl	8006a80 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002030:	2301      	movs	r3, #1
 8002032:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002034:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002038:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800203a:	2302      	movs	r3, #2
 800203c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800203e:	2303      	movs	r3, #3
 8002040:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002042:	2301      	movs	r3, #1
 8002044:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8002046:	2328      	movs	r3, #40	@ 0x28
 8002048:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800204a:	2302      	movs	r3, #2
 800204c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800204e:	2302      	movs	r3, #2
 8002050:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002052:	2302      	movs	r3, #2
 8002054:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002056:	f107 0318 	add.w	r3, r7, #24
 800205a:	4618      	mov	r0, r3
 800205c:	f004 fdc4 	bl	8006be8 <HAL_RCC_OscConfig>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8002066:	f000 fc31 	bl	80028cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800206a:	230f      	movs	r3, #15
 800206c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800206e:	2303      	movs	r3, #3
 8002070:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002072:	2300      	movs	r3, #0
 8002074:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002076:	2300      	movs	r3, #0
 8002078:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800207a:	2300      	movs	r3, #0
 800207c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800207e:	1d3b      	adds	r3, r7, #4
 8002080:	2104      	movs	r1, #4
 8002082:	4618      	mov	r0, r3
 8002084:	f005 f8c2 	bl	800720c <HAL_RCC_ClockConfig>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800208e:	f000 fc1d 	bl	80028cc <Error_Handler>
  }
}
 8002092:	bf00      	nop
 8002094:	3750      	adds	r7, #80	@ 0x50
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
	...

0800209c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b08c      	sub	sp, #48	@ 0x30
 80020a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80020a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020a6:	2200      	movs	r2, #0
 80020a8:	601a      	str	r2, [r3, #0]
 80020aa:	605a      	str	r2, [r3, #4]
 80020ac:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80020ae:	1d3b      	adds	r3, r7, #4
 80020b0:	2220      	movs	r2, #32
 80020b2:	2100      	movs	r1, #0
 80020b4:	4618      	mov	r0, r3
 80020b6:	f009 f8ea 	bl	800b28e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80020ba:	4b33      	ldr	r3, [pc, #204]	@ (8002188 <MX_ADC1_Init+0xec>)
 80020bc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80020c0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80020c2:	4b31      	ldr	r3, [pc, #196]	@ (8002188 <MX_ADC1_Init+0xec>)
 80020c4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80020c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80020ca:	4b2f      	ldr	r3, [pc, #188]	@ (8002188 <MX_ADC1_Init+0xec>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80020d0:	4b2d      	ldr	r3, [pc, #180]	@ (8002188 <MX_ADC1_Init+0xec>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80020d6:	4b2c      	ldr	r3, [pc, #176]	@ (8002188 <MX_ADC1_Init+0xec>)
 80020d8:	2200      	movs	r2, #0
 80020da:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80020dc:	4b2a      	ldr	r3, [pc, #168]	@ (8002188 <MX_ADC1_Init+0xec>)
 80020de:	2200      	movs	r2, #0
 80020e0:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80020e2:	4b29      	ldr	r3, [pc, #164]	@ (8002188 <MX_ADC1_Init+0xec>)
 80020e4:	2208      	movs	r2, #8
 80020e6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80020e8:	4b27      	ldr	r3, [pc, #156]	@ (8002188 <MX_ADC1_Init+0xec>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80020ee:	4b26      	ldr	r3, [pc, #152]	@ (8002188 <MX_ADC1_Init+0xec>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80020f4:	4b24      	ldr	r3, [pc, #144]	@ (8002188 <MX_ADC1_Init+0xec>)
 80020f6:	2201      	movs	r2, #1
 80020f8:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80020fa:	4b23      	ldr	r3, [pc, #140]	@ (8002188 <MX_ADC1_Init+0xec>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8002102:	4b21      	ldr	r3, [pc, #132]	@ (8002188 <MX_ADC1_Init+0xec>)
 8002104:	f44f 62a4 	mov.w	r2, #1312	@ 0x520
 8002108:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800210a:	4b1f      	ldr	r3, [pc, #124]	@ (8002188 <MX_ADC1_Init+0xec>)
 800210c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002110:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002112:	4b1d      	ldr	r3, [pc, #116]	@ (8002188 <MX_ADC1_Init+0xec>)
 8002114:	2201      	movs	r2, #1
 8002116:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800211a:	4b1b      	ldr	r3, [pc, #108]	@ (8002188 <MX_ADC1_Init+0xec>)
 800211c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002120:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002122:	4b19      	ldr	r3, [pc, #100]	@ (8002188 <MX_ADC1_Init+0xec>)
 8002124:	2200      	movs	r2, #0
 8002126:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800212a:	4817      	ldr	r0, [pc, #92]	@ (8002188 <MX_ADC1_Init+0xec>)
 800212c:	f001 fd14 	bl	8003b58 <HAL_ADC_Init>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8002136:	f000 fbc9 	bl	80028cc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800213a:	2300      	movs	r3, #0
 800213c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800213e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002142:	4619      	mov	r1, r3
 8002144:	4810      	ldr	r0, [pc, #64]	@ (8002188 <MX_ADC1_Init+0xec>)
 8002146:	f002 ffc7 	bl	80050d8 <HAL_ADCEx_MultiModeConfigChannel>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 8002150:	f000 fbbc 	bl	80028cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP1;
 8002154:	4b0d      	ldr	r3, [pc, #52]	@ (800218c <MX_ADC1_Init+0xf0>)
 8002156:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002158:	2306      	movs	r3, #6
 800215a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800215c:	2300      	movs	r3, #0
 800215e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002160:	237f      	movs	r3, #127	@ 0x7f
 8002162:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002164:	2304      	movs	r3, #4
 8002166:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002168:	2300      	movs	r3, #0
 800216a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800216c:	1d3b      	adds	r3, r7, #4
 800216e:	4619      	mov	r1, r3
 8002170:	4805      	ldr	r0, [pc, #20]	@ (8002188 <MX_ADC1_Init+0xec>)
 8002172:	f002 f961 	bl	8004438 <HAL_ADC_ConfigChannel>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 800217c:	f000 fba6 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002180:	bf00      	nop
 8002182:	3730      	adds	r7, #48	@ 0x30
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	20000310 	.word	0x20000310
 800218c:	b6902000 	.word	0xb6902000

08002190 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b088      	sub	sp, #32
 8002194:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002196:	463b      	mov	r3, r7
 8002198:	2220      	movs	r2, #32
 800219a:	2100      	movs	r1, #0
 800219c:	4618      	mov	r0, r3
 800219e:	f009 f876 	bl	800b28e <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80021a2:	4b2c      	ldr	r3, [pc, #176]	@ (8002254 <MX_ADC2_Init+0xc4>)
 80021a4:	4a2c      	ldr	r2, [pc, #176]	@ (8002258 <MX_ADC2_Init+0xc8>)
 80021a6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80021a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002254 <MX_ADC2_Init+0xc4>)
 80021aa:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80021ae:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80021b0:	4b28      	ldr	r3, [pc, #160]	@ (8002254 <MX_ADC2_Init+0xc4>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80021b6:	4b27      	ldr	r3, [pc, #156]	@ (8002254 <MX_ADC2_Init+0xc4>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80021bc:	4b25      	ldr	r3, [pc, #148]	@ (8002254 <MX_ADC2_Init+0xc4>)
 80021be:	2200      	movs	r2, #0
 80021c0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80021c2:	4b24      	ldr	r3, [pc, #144]	@ (8002254 <MX_ADC2_Init+0xc4>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80021c8:	4b22      	ldr	r3, [pc, #136]	@ (8002254 <MX_ADC2_Init+0xc4>)
 80021ca:	2208      	movs	r2, #8
 80021cc:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80021ce:	4b21      	ldr	r3, [pc, #132]	@ (8002254 <MX_ADC2_Init+0xc4>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80021d4:	4b1f      	ldr	r3, [pc, #124]	@ (8002254 <MX_ADC2_Init+0xc4>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80021da:	4b1e      	ldr	r3, [pc, #120]	@ (8002254 <MX_ADC2_Init+0xc4>)
 80021dc:	2201      	movs	r2, #1
 80021de:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80021e0:	4b1c      	ldr	r3, [pc, #112]	@ (8002254 <MX_ADC2_Init+0xc4>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 80021e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002254 <MX_ADC2_Init+0xc4>)
 80021ea:	f44f 62a4 	mov.w	r2, #1312	@ 0x520
 80021ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80021f0:	4b18      	ldr	r3, [pc, #96]	@ (8002254 <MX_ADC2_Init+0xc4>)
 80021f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80021f8:	4b16      	ldr	r3, [pc, #88]	@ (8002254 <MX_ADC2_Init+0xc4>)
 80021fa:	2201      	movs	r2, #1
 80021fc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002200:	4b14      	ldr	r3, [pc, #80]	@ (8002254 <MX_ADC2_Init+0xc4>)
 8002202:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002206:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8002208:	4b12      	ldr	r3, [pc, #72]	@ (8002254 <MX_ADC2_Init+0xc4>)
 800220a:	2200      	movs	r2, #0
 800220c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002210:	4810      	ldr	r0, [pc, #64]	@ (8002254 <MX_ADC2_Init+0xc4>)
 8002212:	f001 fca1 	bl	8003b58 <HAL_ADC_Init>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800221c:	f000 fb56 	bl	80028cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP2;
 8002220:	4b0e      	ldr	r3, [pc, #56]	@ (800225c <MX_ADC2_Init+0xcc>)
 8002222:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002224:	2306      	movs	r3, #6
 8002226:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002228:	2300      	movs	r3, #0
 800222a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800222c:	237f      	movs	r3, #127	@ 0x7f
 800222e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002230:	2304      	movs	r3, #4
 8002232:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002234:	2300      	movs	r3, #0
 8002236:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002238:	463b      	mov	r3, r7
 800223a:	4619      	mov	r1, r3
 800223c:	4805      	ldr	r0, [pc, #20]	@ (8002254 <MX_ADC2_Init+0xc4>)
 800223e:	f002 f8fb 	bl	8004438 <HAL_ADC_ConfigChannel>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <MX_ADC2_Init+0xbc>
  {
    Error_Handler();
 8002248:	f000 fb40 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800224c:	bf00      	nop
 800224e:	3720      	adds	r7, #32
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	2000037c 	.word	0x2000037c
 8002258:	50000100 	.word	0x50000100
 800225c:	c3290000 	.word	0xc3290000

08002260 <MX_CORDIC_Init>:
  * @brief CORDIC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CORDIC_Init(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8002264:	4b06      	ldr	r3, [pc, #24]	@ (8002280 <MX_CORDIC_Init+0x20>)
 8002266:	4a07      	ldr	r2, [pc, #28]	@ (8002284 <MX_CORDIC_Init+0x24>)
 8002268:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 800226a:	4805      	ldr	r0, [pc, #20]	@ (8002280 <MX_CORDIC_Init+0x20>)
 800226c:	f002 ffd8 	bl	8005220 <HAL_CORDIC_Init>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 8002276:	f000 fb29 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 800227a:	bf00      	nop
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	200004a8 	.word	0x200004a8
 8002284:	40020c00 	.word	0x40020c00

08002288 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800228c:	4b1f      	ldr	r3, [pc, #124]	@ (800230c <MX_FDCAN1_Init+0x84>)
 800228e:	4a20      	ldr	r2, [pc, #128]	@ (8002310 <MX_FDCAN1_Init+0x88>)
 8002290:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8002292:	4b1e      	ldr	r3, [pc, #120]	@ (800230c <MX_FDCAN1_Init+0x84>)
 8002294:	2200      	movs	r2, #0
 8002296:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002298:	4b1c      	ldr	r3, [pc, #112]	@ (800230c <MX_FDCAN1_Init+0x84>)
 800229a:	2200      	movs	r2, #0
 800229c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800229e:	4b1b      	ldr	r3, [pc, #108]	@ (800230c <MX_FDCAN1_Init+0x84>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80022a4:	4b19      	ldr	r3, [pc, #100]	@ (800230c <MX_FDCAN1_Init+0x84>)
 80022a6:	2201      	movs	r2, #1
 80022a8:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 80022aa:	4b18      	ldr	r3, [pc, #96]	@ (800230c <MX_FDCAN1_Init+0x84>)
 80022ac:	2201      	movs	r2, #1
 80022ae:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80022b0:	4b16      	ldr	r3, [pc, #88]	@ (800230c <MX_FDCAN1_Init+0x84>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 10;
 80022b6:	4b15      	ldr	r3, [pc, #84]	@ (800230c <MX_FDCAN1_Init+0x84>)
 80022b8:	220a      	movs	r2, #10
 80022ba:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 16;
 80022bc:	4b13      	ldr	r3, [pc, #76]	@ (800230c <MX_FDCAN1_Init+0x84>)
 80022be:	2210      	movs	r2, #16
 80022c0:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 11;
 80022c2:	4b12      	ldr	r3, [pc, #72]	@ (800230c <MX_FDCAN1_Init+0x84>)
 80022c4:	220b      	movs	r2, #11
 80022c6:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 4;
 80022c8:	4b10      	ldr	r3, [pc, #64]	@ (800230c <MX_FDCAN1_Init+0x84>)
 80022ca:	2204      	movs	r2, #4
 80022cc:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 10;
 80022ce:	4b0f      	ldr	r3, [pc, #60]	@ (800230c <MX_FDCAN1_Init+0x84>)
 80022d0:	220a      	movs	r2, #10
 80022d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80022d4:	4b0d      	ldr	r3, [pc, #52]	@ (800230c <MX_FDCAN1_Init+0x84>)
 80022d6:	2201      	movs	r2, #1
 80022d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 11;
 80022da:	4b0c      	ldr	r3, [pc, #48]	@ (800230c <MX_FDCAN1_Init+0x84>)
 80022dc:	220b      	movs	r2, #11
 80022de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 80022e0:	4b0a      	ldr	r3, [pc, #40]	@ (800230c <MX_FDCAN1_Init+0x84>)
 80022e2:	2204      	movs	r2, #4
 80022e4:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 80022e6:	4b09      	ldr	r3, [pc, #36]	@ (800230c <MX_FDCAN1_Init+0x84>)
 80022e8:	2201      	movs	r2, #1
 80022ea:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80022ec:	4b07      	ldr	r3, [pc, #28]	@ (800230c <MX_FDCAN1_Init+0x84>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80022f2:	4b06      	ldr	r3, [pc, #24]	@ (800230c <MX_FDCAN1_Init+0x84>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80022f8:	4804      	ldr	r0, [pc, #16]	@ (800230c <MX_FDCAN1_Init+0x84>)
 80022fa:	f003 fca9 	bl	8005c50 <HAL_FDCAN_Init>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d001      	beq.n	8002308 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8002304:	f000 fae2 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8002308:	bf00      	nop
 800230a:	bd80      	pop	{r7, pc}
 800230c:	200004d0 	.word	0x200004d0
 8002310:	40006400 	.word	0x40006400

08002314 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8002318:	4b13      	ldr	r3, [pc, #76]	@ (8002368 <MX_OPAMP1_Init+0x54>)
 800231a:	4a14      	ldr	r2, [pc, #80]	@ (800236c <MX_OPAMP1_Init+0x58>)
 800231c:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 800231e:	4b12      	ldr	r3, [pc, #72]	@ (8002368 <MX_OPAMP1_Init+0x54>)
 8002320:	2200      	movs	r2, #0
 8002322:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8002324:	4b10      	ldr	r3, [pc, #64]	@ (8002368 <MX_OPAMP1_Init+0x54>)
 8002326:	2240      	movs	r2, #64	@ 0x40
 8002328:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 800232a:	4b0f      	ldr	r3, [pc, #60]	@ (8002368 <MX_OPAMP1_Init+0x54>)
 800232c:	2200      	movs	r2, #0
 800232e:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = ENABLE;
 8002330:	4b0d      	ldr	r3, [pc, #52]	@ (8002368 <MX_OPAMP1_Init+0x54>)
 8002332:	2201      	movs	r2, #1
 8002334:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8002336:	4b0c      	ldr	r3, [pc, #48]	@ (8002368 <MX_OPAMP1_Init+0x54>)
 8002338:	2200      	movs	r2, #0
 800233a:	619a      	str	r2, [r3, #24]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 800233c:	4b0a      	ldr	r3, [pc, #40]	@ (8002368 <MX_OPAMP1_Init+0x54>)
 800233e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002342:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8002344:	4b08      	ldr	r3, [pc, #32]	@ (8002368 <MX_OPAMP1_Init+0x54>)
 8002346:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800234a:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800234c:	4b06      	ldr	r3, [pc, #24]	@ (8002368 <MX_OPAMP1_Init+0x54>)
 800234e:	2200      	movs	r2, #0
 8002350:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8002352:	4805      	ldr	r0, [pc, #20]	@ (8002368 <MX_OPAMP1_Init+0x54>)
 8002354:	f004 f96e 	bl	8006634 <HAL_OPAMP_Init>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <MX_OPAMP1_Init+0x4e>
  {
    Error_Handler();
 800235e:	f000 fab5 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8002362:	bf00      	nop
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	20000534 	.word	0x20000534
 800236c:	40010300 	.word	0x40010300

08002370 <MX_OPAMP2_Init>:
  * @brief OPAMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP2_Init(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 8002374:	4b13      	ldr	r3, [pc, #76]	@ (80023c4 <MX_OPAMP2_Init+0x54>)
 8002376:	4a14      	ldr	r2, [pc, #80]	@ (80023c8 <MX_OPAMP2_Init+0x58>)
 8002378:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 800237a:	4b12      	ldr	r3, [pc, #72]	@ (80023c4 <MX_OPAMP2_Init+0x54>)
 800237c:	2200      	movs	r2, #0
 800237e:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 8002380:	4b10      	ldr	r3, [pc, #64]	@ (80023c4 <MX_OPAMP2_Init+0x54>)
 8002382:	2240      	movs	r2, #64	@ 0x40
 8002384:	609a      	str	r2, [r3, #8]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8002386:	4b0f      	ldr	r3, [pc, #60]	@ (80023c4 <MX_OPAMP2_Init+0x54>)
 8002388:	2200      	movs	r2, #0
 800238a:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = ENABLE;
 800238c:	4b0d      	ldr	r3, [pc, #52]	@ (80023c4 <MX_OPAMP2_Init+0x54>)
 800238e:	2201      	movs	r2, #1
 8002390:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8002392:	4b0c      	ldr	r3, [pc, #48]	@ (80023c4 <MX_OPAMP2_Init+0x54>)
 8002394:	2200      	movs	r2, #0
 8002396:	619a      	str	r2, [r3, #24]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8002398:	4b0a      	ldr	r3, [pc, #40]	@ (80023c4 <MX_OPAMP2_Init+0x54>)
 800239a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800239e:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80023a0:	4b08      	ldr	r3, [pc, #32]	@ (80023c4 <MX_OPAMP2_Init+0x54>)
 80023a2:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 80023a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80023a8:	4b06      	ldr	r3, [pc, #24]	@ (80023c4 <MX_OPAMP2_Init+0x54>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 80023ae:	4805      	ldr	r0, [pc, #20]	@ (80023c4 <MX_OPAMP2_Init+0x54>)
 80023b0:	f004 f940 	bl	8006634 <HAL_OPAMP_Init>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <MX_OPAMP2_Init+0x4e>
  {
    Error_Handler();
 80023ba:	f000 fa87 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 80023be:	bf00      	nop
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	20000570 	.word	0x20000570
 80023c8:	40010304 	.word	0x40010304

080023cc <MX_OPAMP3_Init>:
  * @brief OPAMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP3_Init(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 80023d0:	4b13      	ldr	r3, [pc, #76]	@ (8002420 <MX_OPAMP3_Init+0x54>)
 80023d2:	4a14      	ldr	r2, [pc, #80]	@ (8002424 <MX_OPAMP3_Init+0x58>)
 80023d4:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80023d6:	4b12      	ldr	r3, [pc, #72]	@ (8002420 <MX_OPAMP3_Init+0x54>)
 80023d8:	2200      	movs	r2, #0
 80023da:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 80023dc:	4b10      	ldr	r3, [pc, #64]	@ (8002420 <MX_OPAMP3_Init+0x54>)
 80023de:	2240      	movs	r2, #64	@ 0x40
 80023e0:	609a      	str	r2, [r3, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80023e2:	4b0f      	ldr	r3, [pc, #60]	@ (8002420 <MX_OPAMP3_Init+0x54>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = ENABLE;
 80023e8:	4b0d      	ldr	r3, [pc, #52]	@ (8002420 <MX_OPAMP3_Init+0x54>)
 80023ea:	2201      	movs	r2, #1
 80023ec:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80023ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002420 <MX_OPAMP3_Init+0x54>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	619a      	str	r2, [r3, #24]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 80023f4:	4b0a      	ldr	r3, [pc, #40]	@ (8002420 <MX_OPAMP3_Init+0x54>)
 80023f6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80023fa:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80023fc:	4b08      	ldr	r3, [pc, #32]	@ (8002420 <MX_OPAMP3_Init+0x54>)
 80023fe:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8002402:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8002404:	4b06      	ldr	r3, [pc, #24]	@ (8002420 <MX_OPAMP3_Init+0x54>)
 8002406:	2200      	movs	r2, #0
 8002408:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 800240a:	4805      	ldr	r0, [pc, #20]	@ (8002420 <MX_OPAMP3_Init+0x54>)
 800240c:	f004 f912 	bl	8006634 <HAL_OPAMP_Init>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <MX_OPAMP3_Init+0x4e>
  {
    Error_Handler();
 8002416:	f000 fa59 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 800241a:	bf00      	nop
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	200005ac 	.word	0x200005ac
 8002424:	40010308 	.word	0x40010308

08002428 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b09c      	sub	sp, #112	@ 0x70
 800242c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800242e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002432:	2200      	movs	r2, #0
 8002434:	601a      	str	r2, [r3, #0]
 8002436:	605a      	str	r2, [r3, #4]
 8002438:	609a      	str	r2, [r3, #8]
 800243a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800243c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	605a      	str	r2, [r3, #4]
 8002446:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002448:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800244c:	2200      	movs	r2, #0
 800244e:	601a      	str	r2, [r3, #0]
 8002450:	605a      	str	r2, [r3, #4]
 8002452:	609a      	str	r2, [r3, #8]
 8002454:	60da      	str	r2, [r3, #12]
 8002456:	611a      	str	r2, [r3, #16]
 8002458:	615a      	str	r2, [r3, #20]
 800245a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800245c:	1d3b      	adds	r3, r7, #4
 800245e:	2234      	movs	r2, #52	@ 0x34
 8002460:	2100      	movs	r1, #0
 8002462:	4618      	mov	r0, r3
 8002464:	f008 ff13 	bl	800b28e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002468:	4b51      	ldr	r3, [pc, #324]	@ (80025b0 <MX_TIM1_Init+0x188>)
 800246a:	4a52      	ldr	r2, [pc, #328]	@ (80025b4 <MX_TIM1_Init+0x18c>)
 800246c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800246e:	4b50      	ldr	r3, [pc, #320]	@ (80025b0 <MX_TIM1_Init+0x188>)
 8002470:	2200      	movs	r2, #0
 8002472:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002474:	4b4e      	ldr	r3, [pc, #312]	@ (80025b0 <MX_TIM1_Init+0x188>)
 8002476:	2220      	movs	r2, #32
 8002478:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4999;
 800247a:	4b4d      	ldr	r3, [pc, #308]	@ (80025b0 <MX_TIM1_Init+0x188>)
 800247c:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002480:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002482:	4b4b      	ldr	r3, [pc, #300]	@ (80025b0 <MX_TIM1_Init+0x188>)
 8002484:	2200      	movs	r2, #0
 8002486:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter =0;
 8002488:	4b49      	ldr	r3, [pc, #292]	@ (80025b0 <MX_TIM1_Init+0x188>)
 800248a:	2200      	movs	r2, #0
 800248c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800248e:	4b48      	ldr	r3, [pc, #288]	@ (80025b0 <MX_TIM1_Init+0x188>)
 8002490:	2200      	movs	r2, #0
 8002492:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002494:	4846      	ldr	r0, [pc, #280]	@ (80025b0 <MX_TIM1_Init+0x188>)
 8002496:	f005 fac5 	bl	8007a24 <HAL_TIM_Base_Init>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80024a0:	f000 fa14 	bl	80028cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024a8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80024aa:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80024ae:	4619      	mov	r1, r3
 80024b0:	483f      	ldr	r0, [pc, #252]	@ (80025b0 <MX_TIM1_Init+0x188>)
 80024b2:	f005 ff37 	bl	8008324 <HAL_TIM_ConfigClockSource>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80024bc:	f000 fa06 	bl	80028cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80024c0:	483b      	ldr	r0, [pc, #236]	@ (80025b0 <MX_TIM1_Init+0x188>)
 80024c2:	f005 fb69 	bl	8007b98 <HAL_TIM_PWM_Init>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d001      	beq.n	80024d0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80024cc:	f000 f9fe 	bl	80028cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80024d0:	2320      	movs	r3, #32
 80024d2:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80024d4:	2300      	movs	r3, #0
 80024d6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024d8:	2300      	movs	r3, #0
 80024da:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024dc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80024e0:	4619      	mov	r1, r3
 80024e2:	4833      	ldr	r0, [pc, #204]	@ (80025b0 <MX_TIM1_Init+0x188>)
 80024e4:	f006 fd52 	bl	8008f8c <HAL_TIMEx_MasterConfigSynchronization>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80024ee:	f000 f9ed 	bl	80028cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024f2:	2360      	movs	r3, #96	@ 0x60
 80024f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80024f6:	2300      	movs	r3, #0
 80024f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024fa:	2300      	movs	r3, #0
 80024fc:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80024fe:	2300      	movs	r3, #0
 8002500:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002502:	2300      	movs	r3, #0
 8002504:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002506:	2300      	movs	r3, #0
 8002508:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800250a:	2300      	movs	r3, #0
 800250c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800250e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002512:	2200      	movs	r2, #0
 8002514:	4619      	mov	r1, r3
 8002516:	4826      	ldr	r0, [pc, #152]	@ (80025b0 <MX_TIM1_Init+0x188>)
 8002518:	f005 fdf0 	bl	80080fc <HAL_TIM_PWM_ConfigChannel>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8002522:	f000 f9d3 	bl	80028cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002526:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800252a:	2204      	movs	r2, #4
 800252c:	4619      	mov	r1, r3
 800252e:	4820      	ldr	r0, [pc, #128]	@ (80025b0 <MX_TIM1_Init+0x188>)
 8002530:	f005 fde4 	bl	80080fc <HAL_TIM_PWM_ConfigChannel>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800253a:	f000 f9c7 	bl	80028cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800253e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002542:	2208      	movs	r2, #8
 8002544:	4619      	mov	r1, r3
 8002546:	481a      	ldr	r0, [pc, #104]	@ (80025b0 <MX_TIM1_Init+0x188>)
 8002548:	f005 fdd8 	bl	80080fc <HAL_TIM_PWM_ConfigChannel>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8002552:	f000 f9bb 	bl	80028cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002556:	2300      	movs	r3, #0
 8002558:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800255a:	2300      	movs	r3, #0
 800255c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800255e:	2300      	movs	r3, #0
 8002560:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 128;
 8002562:	2380      	movs	r3, #128	@ 0x80
 8002564:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002566:	2300      	movs	r3, #0
 8002568:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800256a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800256e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002570:	2300      	movs	r3, #0
 8002572:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002574:	2300      	movs	r3, #0
 8002576:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002578:	2300      	movs	r3, #0
 800257a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800257c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002580:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002582:	2300      	movs	r3, #0
 8002584:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002586:	2300      	movs	r3, #0
 8002588:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800258a:	2300      	movs	r3, #0
 800258c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800258e:	1d3b      	adds	r3, r7, #4
 8002590:	4619      	mov	r1, r3
 8002592:	4807      	ldr	r0, [pc, #28]	@ (80025b0 <MX_TIM1_Init+0x188>)
 8002594:	f006 fd7c 	bl	8009090 <HAL_TIMEx_ConfigBreakDeadTime>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 800259e:	f000 f995 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80025a2:	4803      	ldr	r0, [pc, #12]	@ (80025b0 <MX_TIM1_Init+0x188>)
 80025a4:	f000 fd1a 	bl	8002fdc <HAL_TIM_MspPostInit>

}
 80025a8:	bf00      	nop
 80025aa:	3770      	adds	r7, #112	@ 0x70
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	200005e8 	.word	0x200005e8
 80025b4:	40012c00 	.word	0x40012c00

080025b8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025be:	1d3b      	adds	r3, r7, #4
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	605a      	str	r2, [r3, #4]
 80025c6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80025c8:	4b14      	ldr	r3, [pc, #80]	@ (800261c <MX_TIM6_Init+0x64>)
 80025ca:	4a15      	ldr	r2, [pc, #84]	@ (8002620 <MX_TIM6_Init+0x68>)
 80025cc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 159;
 80025ce:	4b13      	ldr	r3, [pc, #76]	@ (800261c <MX_TIM6_Init+0x64>)
 80025d0:	229f      	movs	r2, #159	@ 0x9f
 80025d2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025d4:	4b11      	ldr	r3, [pc, #68]	@ (800261c <MX_TIM6_Init+0x64>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80025da:	4b10      	ldr	r3, [pc, #64]	@ (800261c <MX_TIM6_Init+0x64>)
 80025dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80025e0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025e2:	4b0e      	ldr	r3, [pc, #56]	@ (800261c <MX_TIM6_Init+0x64>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80025e8:	480c      	ldr	r0, [pc, #48]	@ (800261c <MX_TIM6_Init+0x64>)
 80025ea:	f005 fa1b 	bl	8007a24 <HAL_TIM_Base_Init>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80025f4:	f000 f96a 	bl	80028cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025f8:	2300      	movs	r3, #0
 80025fa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025fc:	2300      	movs	r3, #0
 80025fe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002600:	1d3b      	adds	r3, r7, #4
 8002602:	4619      	mov	r1, r3
 8002604:	4805      	ldr	r0, [pc, #20]	@ (800261c <MX_TIM6_Init+0x64>)
 8002606:	f006 fcc1 	bl	8008f8c <HAL_TIMEx_MasterConfigSynchronization>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d001      	beq.n	8002614 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002610:	f000 f95c 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002614:	bf00      	nop
 8002616:	3710      	adds	r7, #16
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	20000634 	.word	0x20000634
 8002620:	40001000 	.word	0x40001000

08002624 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002628:	4b0f      	ldr	r3, [pc, #60]	@ (8002668 <MX_TIM16_Init+0x44>)
 800262a:	4a10      	ldr	r2, [pc, #64]	@ (800266c <MX_TIM16_Init+0x48>)
 800262c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 800262e:	4b0e      	ldr	r3, [pc, #56]	@ (8002668 <MX_TIM16_Init+0x44>)
 8002630:	2200      	movs	r2, #0
 8002632:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002634:	4b0c      	ldr	r3, [pc, #48]	@ (8002668 <MX_TIM16_Init+0x44>)
 8002636:	2200      	movs	r2, #0
 8002638:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 15999;
 800263a:	4b0b      	ldr	r3, [pc, #44]	@ (8002668 <MX_TIM16_Init+0x44>)
 800263c:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8002640:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002642:	4b09      	ldr	r3, [pc, #36]	@ (8002668 <MX_TIM16_Init+0x44>)
 8002644:	2200      	movs	r2, #0
 8002646:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002648:	4b07      	ldr	r3, [pc, #28]	@ (8002668 <MX_TIM16_Init+0x44>)
 800264a:	2200      	movs	r2, #0
 800264c:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800264e:	4b06      	ldr	r3, [pc, #24]	@ (8002668 <MX_TIM16_Init+0x44>)
 8002650:	2200      	movs	r2, #0
 8002652:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002654:	4804      	ldr	r0, [pc, #16]	@ (8002668 <MX_TIM16_Init+0x44>)
 8002656:	f005 f9e5 	bl	8007a24 <HAL_TIM_Base_Init>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d001      	beq.n	8002664 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8002660:	f000 f934 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8002664:	bf00      	nop
 8002666:	bd80      	pop	{r7, pc}
 8002668:	20000680 	.word	0x20000680
 800266c:	40014400 	.word	0x40014400

08002670 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002674:	4b22      	ldr	r3, [pc, #136]	@ (8002700 <MX_USART2_UART_Init+0x90>)
 8002676:	4a23      	ldr	r2, [pc, #140]	@ (8002704 <MX_USART2_UART_Init+0x94>)
 8002678:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 800267a:	4b21      	ldr	r3, [pc, #132]	@ (8002700 <MX_USART2_UART_Init+0x90>)
 800267c:	4a22      	ldr	r2, [pc, #136]	@ (8002708 <MX_USART2_UART_Init+0x98>)
 800267e:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002680:	4b1f      	ldr	r3, [pc, #124]	@ (8002700 <MX_USART2_UART_Init+0x90>)
 8002682:	2200      	movs	r2, #0
 8002684:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002686:	4b1e      	ldr	r3, [pc, #120]	@ (8002700 <MX_USART2_UART_Init+0x90>)
 8002688:	2200      	movs	r2, #0
 800268a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800268c:	4b1c      	ldr	r3, [pc, #112]	@ (8002700 <MX_USART2_UART_Init+0x90>)
 800268e:	2200      	movs	r2, #0
 8002690:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002692:	4b1b      	ldr	r3, [pc, #108]	@ (8002700 <MX_USART2_UART_Init+0x90>)
 8002694:	220c      	movs	r2, #12
 8002696:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002698:	4b19      	ldr	r3, [pc, #100]	@ (8002700 <MX_USART2_UART_Init+0x90>)
 800269a:	2200      	movs	r2, #0
 800269c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800269e:	4b18      	ldr	r3, [pc, #96]	@ (8002700 <MX_USART2_UART_Init+0x90>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80026a4:	4b16      	ldr	r3, [pc, #88]	@ (8002700 <MX_USART2_UART_Init+0x90>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80026aa:	4b15      	ldr	r3, [pc, #84]	@ (8002700 <MX_USART2_UART_Init+0x90>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80026b0:	4b13      	ldr	r3, [pc, #76]	@ (8002700 <MX_USART2_UART_Init+0x90>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80026b6:	4812      	ldr	r0, [pc, #72]	@ (8002700 <MX_USART2_UART_Init+0x90>)
 80026b8:	f006 fde1 	bl	800927e <HAL_UART_Init>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d001      	beq.n	80026c6 <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 80026c2:	f000 f903 	bl	80028cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80026c6:	2100      	movs	r1, #0
 80026c8:	480d      	ldr	r0, [pc, #52]	@ (8002700 <MX_USART2_UART_Init+0x90>)
 80026ca:	f007 ff98 	bl	800a5fe <HAL_UARTEx_SetTxFifoThreshold>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d001      	beq.n	80026d8 <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 80026d4:	f000 f8fa 	bl	80028cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80026d8:	2100      	movs	r1, #0
 80026da:	4809      	ldr	r0, [pc, #36]	@ (8002700 <MX_USART2_UART_Init+0x90>)
 80026dc:	f007 ffcd 	bl	800a67a <HAL_UARTEx_SetRxFifoThreshold>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <MX_USART2_UART_Init+0x7a>
  {
    Error_Handler();
 80026e6:	f000 f8f1 	bl	80028cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80026ea:	4805      	ldr	r0, [pc, #20]	@ (8002700 <MX_USART2_UART_Init+0x90>)
 80026ec:	f007 ff4e 	bl	800a58c <HAL_UARTEx_DisableFifoMode>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <MX_USART2_UART_Init+0x8a>
  {
    Error_Handler();
 80026f6:	f000 f8e9 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80026fa:	bf00      	nop
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	200006cc 	.word	0x200006cc
 8002704:	40004400 	.word	0x40004400
 8002708:	000f4240 	.word	0x000f4240

0800270c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002712:	4b1e      	ldr	r3, [pc, #120]	@ (800278c <MX_DMA_Init+0x80>)
 8002714:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002716:	4a1d      	ldr	r2, [pc, #116]	@ (800278c <MX_DMA_Init+0x80>)
 8002718:	f043 0304 	orr.w	r3, r3, #4
 800271c:	6493      	str	r3, [r2, #72]	@ 0x48
 800271e:	4b1b      	ldr	r3, [pc, #108]	@ (800278c <MX_DMA_Init+0x80>)
 8002720:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002722:	f003 0304 	and.w	r3, r3, #4
 8002726:	607b      	str	r3, [r7, #4]
 8002728:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800272a:	4b18      	ldr	r3, [pc, #96]	@ (800278c <MX_DMA_Init+0x80>)
 800272c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800272e:	4a17      	ldr	r2, [pc, #92]	@ (800278c <MX_DMA_Init+0x80>)
 8002730:	f043 0301 	orr.w	r3, r3, #1
 8002734:	6493      	str	r3, [r2, #72]	@ 0x48
 8002736:	4b15      	ldr	r3, [pc, #84]	@ (800278c <MX_DMA_Init+0x80>)
 8002738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800273a:	f003 0301 	and.w	r3, r3, #1
 800273e:	603b      	str	r3, [r7, #0]
 8002740:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002742:	2200      	movs	r2, #0
 8002744:	2100      	movs	r1, #0
 8002746:	200b      	movs	r0, #11
 8002748:	f002 ff1b 	bl	8005582 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800274c:	200b      	movs	r0, #11
 800274e:	f002 ff32 	bl	80055b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002752:	2200      	movs	r2, #0
 8002754:	2100      	movs	r1, #0
 8002756:	200c      	movs	r0, #12
 8002758:	f002 ff13 	bl	8005582 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800275c:	200c      	movs	r0, #12
 800275e:	f002 ff2a 	bl	80055b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002762:	2200      	movs	r2, #0
 8002764:	2100      	movs	r1, #0
 8002766:	200d      	movs	r0, #13
 8002768:	f002 ff0b 	bl	8005582 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800276c:	200d      	movs	r0, #13
 800276e:	f002 ff22 	bl	80055b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002772:	2200      	movs	r2, #0
 8002774:	2100      	movs	r1, #0
 8002776:	200e      	movs	r0, #14
 8002778:	f002 ff03 	bl	8005582 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800277c:	200e      	movs	r0, #14
 800277e:	f002 ff1a 	bl	80055b6 <HAL_NVIC_EnableIRQ>

}
 8002782:	bf00      	nop
 8002784:	3708      	adds	r7, #8
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	40021000 	.word	0x40021000

08002790 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b08a      	sub	sp, #40	@ 0x28
 8002794:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002796:	f107 0314 	add.w	r3, r7, #20
 800279a:	2200      	movs	r2, #0
 800279c:	601a      	str	r2, [r3, #0]
 800279e:	605a      	str	r2, [r3, #4]
 80027a0:	609a      	str	r2, [r3, #8]
 80027a2:	60da      	str	r2, [r3, #12]
 80027a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027a6:	4b45      	ldr	r3, [pc, #276]	@ (80028bc <MX_GPIO_Init+0x12c>)
 80027a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027aa:	4a44      	ldr	r2, [pc, #272]	@ (80028bc <MX_GPIO_Init+0x12c>)
 80027ac:	f043 0304 	orr.w	r3, r3, #4
 80027b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027b2:	4b42      	ldr	r3, [pc, #264]	@ (80028bc <MX_GPIO_Init+0x12c>)
 80027b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027b6:	f003 0304 	and.w	r3, r3, #4
 80027ba:	613b      	str	r3, [r7, #16]
 80027bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80027be:	4b3f      	ldr	r3, [pc, #252]	@ (80028bc <MX_GPIO_Init+0x12c>)
 80027c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027c2:	4a3e      	ldr	r2, [pc, #248]	@ (80028bc <MX_GPIO_Init+0x12c>)
 80027c4:	f043 0320 	orr.w	r3, r3, #32
 80027c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027ca:	4b3c      	ldr	r3, [pc, #240]	@ (80028bc <MX_GPIO_Init+0x12c>)
 80027cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027ce:	f003 0320 	and.w	r3, r3, #32
 80027d2:	60fb      	str	r3, [r7, #12]
 80027d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027d6:	4b39      	ldr	r3, [pc, #228]	@ (80028bc <MX_GPIO_Init+0x12c>)
 80027d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027da:	4a38      	ldr	r2, [pc, #224]	@ (80028bc <MX_GPIO_Init+0x12c>)
 80027dc:	f043 0301 	orr.w	r3, r3, #1
 80027e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027e2:	4b36      	ldr	r3, [pc, #216]	@ (80028bc <MX_GPIO_Init+0x12c>)
 80027e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	60bb      	str	r3, [r7, #8]
 80027ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ee:	4b33      	ldr	r3, [pc, #204]	@ (80028bc <MX_GPIO_Init+0x12c>)
 80027f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027f2:	4a32      	ldr	r2, [pc, #200]	@ (80028bc <MX_GPIO_Init+0x12c>)
 80027f4:	f043 0302 	orr.w	r3, r3, #2
 80027f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027fa:	4b30      	ldr	r3, [pc, #192]	@ (80028bc <MX_GPIO_Init+0x12c>)
 80027fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027fe:	f003 0302 	and.w	r3, r3, #2
 8002802:	607b      	str	r3, [r7, #4]
 8002804:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CAN_TERM_Pin|STATUS_Pin|CAN_SHDN_Pin, GPIO_PIN_RESET);
 8002806:	2200      	movs	r2, #0
 8002808:	f644 0140 	movw	r1, #18496	@ 0x4840
 800280c:	482c      	ldr	r0, [pc, #176]	@ (80028c0 <MX_GPIO_Init+0x130>)
 800280e:	f003 fef9 	bl	8006604 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BB_SPI_CLK_GPIO_Port, BB_SPI_CLK_Pin, GPIO_PIN_RESET);
 8002812:	2200      	movs	r2, #0
 8002814:	2140      	movs	r1, #64	@ 0x40
 8002816:	482b      	ldr	r0, [pc, #172]	@ (80028c4 <MX_GPIO_Init+0x134>)
 8002818:	f003 fef4 	bl	8006604 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BB_SPI_MOSI_Pin|BB_SPI_CS_Pin, GPIO_PIN_SET);
 800281c:	2201      	movs	r2, #1
 800281e:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8002822:	4828      	ldr	r0, [pc, #160]	@ (80028c4 <MX_GPIO_Init+0x134>)
 8002824:	f003 feee 	bl	8006604 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CAN_TERM_Pin STATUS_Pin CAN_SHDN_Pin */
  GPIO_InitStruct.Pin = CAN_TERM_Pin|STATUS_Pin|CAN_SHDN_Pin;
 8002828:	f644 0340 	movw	r3, #18496	@ 0x4840
 800282c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800282e:	2301      	movs	r3, #1
 8002830:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002832:	2300      	movs	r3, #0
 8002834:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002836:	2300      	movs	r3, #0
 8002838:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800283a:	f107 0314 	add.w	r3, r7, #20
 800283e:	4619      	mov	r1, r3
 8002840:	481f      	ldr	r0, [pc, #124]	@ (80028c0 <MX_GPIO_Init+0x130>)
 8002842:	f003 fd5d 	bl	8006300 <HAL_GPIO_Init>

  /*Configure GPIO pin : BB_SPI_MISO_Pin */
  GPIO_InitStruct.Pin = BB_SPI_MISO_Pin;
 8002846:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800284a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800284c:	2300      	movs	r3, #0
 800284e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002850:	2300      	movs	r3, #0
 8002852:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BB_SPI_MISO_GPIO_Port, &GPIO_InitStruct);
 8002854:	f107 0314 	add.w	r3, r7, #20
 8002858:	4619      	mov	r1, r3
 800285a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800285e:	f003 fd4f 	bl	8006300 <HAL_GPIO_Init>

  /*Configure GPIO pins : BB_SPI_CLK_Pin BB_SPI_CS_Pin */
  GPIO_InitStruct.Pin = BB_SPI_CLK_Pin|BB_SPI_CS_Pin;
 8002862:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8002866:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002868:	2301      	movs	r3, #1
 800286a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286c:	2300      	movs	r3, #0
 800286e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002870:	2303      	movs	r3, #3
 8002872:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002874:	f107 0314 	add.w	r3, r7, #20
 8002878:	4619      	mov	r1, r3
 800287a:	4812      	ldr	r0, [pc, #72]	@ (80028c4 <MX_GPIO_Init+0x134>)
 800287c:	f003 fd40 	bl	8006300 <HAL_GPIO_Init>

  /*Configure GPIO pin : BB_SPI_MOSI_Pin */
  GPIO_InitStruct.Pin = BB_SPI_MOSI_Pin;
 8002880:	2380      	movs	r3, #128	@ 0x80
 8002882:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002884:	2301      	movs	r3, #1
 8002886:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002888:	2300      	movs	r3, #0
 800288a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800288c:	2301      	movs	r3, #1
 800288e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BB_SPI_MOSI_GPIO_Port, &GPIO_InitStruct);
 8002890:	f107 0314 	add.w	r3, r7, #20
 8002894:	4619      	mov	r1, r3
 8002896:	480b      	ldr	r0, [pc, #44]	@ (80028c4 <MX_GPIO_Init+0x134>)
 8002898:	f003 fd32 	bl	8006300 <HAL_GPIO_Init>

  /**/
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB6);
 800289c:	4b0a      	ldr	r3, [pc, #40]	@ (80028c8 <MX_GPIO_Init+0x138>)
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	4a09      	ldr	r2, [pc, #36]	@ (80028c8 <MX_GPIO_Init+0x138>)
 80028a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028a6:	6053      	str	r3, [r2, #4]

  /**/
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB8);
 80028a8:	4b07      	ldr	r3, [pc, #28]	@ (80028c8 <MX_GPIO_Init+0x138>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	4a06      	ldr	r2, [pc, #24]	@ (80028c8 <MX_GPIO_Init+0x138>)
 80028ae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028b2:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80028b4:	bf00      	nop
 80028b6:	3728      	adds	r7, #40	@ 0x28
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	40021000 	.word	0x40021000
 80028c0:	48000800 	.word	0x48000800
 80028c4:	48000400 	.word	0x48000400
 80028c8:	40010000 	.word	0x40010000

080028cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028d0:	b672      	cpsid	i
}
 80028d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80028d4:	bf00      	nop
 80028d6:	e7fd      	b.n	80028d4 <Error_Handler+0x8>

080028d8 <PID_Update_Full>:
 *  Created on: 2026. 2. 3.
 *      Author: shbaek03
 */
#include "pid.h"

float PID_Update_Full(PID_t *pid, float target, float measured, float dt, uint8_t is_saturated) {
 80028d8:	b480      	push	{r7}
 80028da:	b08b      	sub	sp, #44	@ 0x2c
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6178      	str	r0, [r7, #20]
 80028e0:	ed87 0a04 	vstr	s0, [r7, #16]
 80028e4:	edc7 0a03 	vstr	s1, [r7, #12]
 80028e8:	ed87 1a02 	vstr	s2, [r7, #8]
 80028ec:	460b      	mov	r3, r1
 80028ee:	71fb      	strb	r3, [r7, #7]
    float error = target - measured;
 80028f0:	ed97 7a04 	vldr	s14, [r7, #16]
 80028f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80028f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028fc:	edc7 7a08 	vstr	s15, [r7, #32]
    float p_term = pid->Kp * error;
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	edd3 7a00 	vldr	s15, [r3]
 8002906:	ed97 7a08 	vldr	s14, [r7, #32]
 800290a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800290e:	edc7 7a07 	vstr	s15, [r7, #28]

    if (is_saturated == 0) {
 8002912:	79fb      	ldrb	r3, [r7, #7]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d113      	bne.n	8002940 <PID_Update_Full+0x68>
    	pid->integral_err += error * pid->Ki * dt;
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	ed93 7a03 	vldr	s14, [r3, #12]
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	edd3 6a01 	vldr	s13, [r3, #4]
 8002924:	edd7 7a08 	vldr	s15, [r7, #32]
 8002928:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800292c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002930:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002934:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	edc3 7a03 	vstr	s15, [r3, #12]
 800293e:	e030      	b.n	80029a2 <PID_Update_Full+0xca>
    }
    else {
    	if ((error > 0 && pid->integral_err < 0) || (error < 0 && pid->integral_err > 0)) {
 8002940:	edd7 7a08 	vldr	s15, [r7, #32]
 8002944:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800294c:	dd07      	ble.n	800295e <PID_Update_Full+0x86>
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	edd3 7a03 	vldr	s15, [r3, #12]
 8002954:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800295c:	d40e      	bmi.n	800297c <PID_Update_Full+0xa4>
 800295e:	edd7 7a08 	vldr	s15, [r7, #32]
 8002962:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800296a:	d51a      	bpl.n	80029a2 <PID_Update_Full+0xca>
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002972:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800297a:	dd12      	ble.n	80029a2 <PID_Update_Full+0xca>
    		pid->integral_err += error * pid->Ki * dt;
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	ed93 7a03 	vldr	s14, [r3, #12]
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	edd3 6a01 	vldr	s13, [r3, #4]
 8002988:	edd7 7a08 	vldr	s15, [r7, #32]
 800298c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002990:	edd7 7a02 	vldr	s15, [r7, #8]
 8002994:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002998:	ee77 7a27 	vadd.f32	s15, s14, s15
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	edc3 7a03 	vstr	s15, [r3, #12]
    	}
    }

    if (pid->integral_err > pid->limit) pid->integral_err = pid->limit;
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	ed93 7a03 	vldr	s14, [r3, #12]
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	edd3 7a05 	vldr	s15, [r3, #20]
 80029ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029b6:	dd04      	ble.n	80029c2 <PID_Update_Full+0xea>
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	695a      	ldr	r2, [r3, #20]
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	60da      	str	r2, [r3, #12]
 80029c0:	e014      	b.n	80029ec <PID_Update_Full+0x114>
    else if (pid->integral_err < -pid->limit) pid->integral_err = -pid->limit;
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	ed93 7a03 	vldr	s14, [r3, #12]
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	edd3 7a05 	vldr	s15, [r3, #20]
 80029ce:	eef1 7a67 	vneg.f32	s15, s15
 80029d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029da:	d507      	bpl.n	80029ec <PID_Update_Full+0x114>
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	edd3 7a05 	vldr	s15, [r3, #20]
 80029e2:	eef1 7a67 	vneg.f32	s15, s15
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	edc3 7a03 	vstr	s15, [r3, #12]

    float d_term = 0.0f;
 80029ec:	f04f 0300 	mov.w	r3, #0
 80029f0:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dt > 0.0f) {
 80029f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80029f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80029fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029fe:	dd14      	ble.n	8002a2a <PID_Update_Full+0x152>
    	d_term = (error - pid->prev_err) / dt * pid->Kd;
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	edd3 7a04 	vldr	s15, [r3, #16]
 8002a06:	ed97 7a08 	vldr	s14, [r7, #32]
 8002a0a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002a0e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a20:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    	pid->prev_err = error;
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	6a3a      	ldr	r2, [r7, #32]
 8002a28:	611a      	str	r2, [r3, #16]
    }

    return p_term + pid->integral_err + d_term;
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	ed93 7a03 	vldr	s14, [r3, #12]
 8002a30:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a34:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a38:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002a3c:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8002a40:	eeb0 0a67 	vmov.f32	s0, s15
 8002a44:	372c      	adds	r7, #44	@ 0x2c
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr
	...

08002a50 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a56:	4b0f      	ldr	r3, [pc, #60]	@ (8002a94 <HAL_MspInit+0x44>)
 8002a58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a5a:	4a0e      	ldr	r2, [pc, #56]	@ (8002a94 <HAL_MspInit+0x44>)
 8002a5c:	f043 0301 	orr.w	r3, r3, #1
 8002a60:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a62:	4b0c      	ldr	r3, [pc, #48]	@ (8002a94 <HAL_MspInit+0x44>)
 8002a64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	607b      	str	r3, [r7, #4]
 8002a6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a6e:	4b09      	ldr	r3, [pc, #36]	@ (8002a94 <HAL_MspInit+0x44>)
 8002a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a72:	4a08      	ldr	r2, [pc, #32]	@ (8002a94 <HAL_MspInit+0x44>)
 8002a74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a78:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a7a:	4b06      	ldr	r3, [pc, #24]	@ (8002a94 <HAL_MspInit+0x44>)
 8002a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a82:	603b      	str	r3, [r7, #0]
 8002a84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002a86:	f004 f89f 	bl	8006bc8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a8a:	bf00      	nop
 8002a8c:	3708      	adds	r7, #8
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	40021000 	.word	0x40021000

08002a98 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b09e      	sub	sp, #120	@ 0x78
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aa0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	601a      	str	r2, [r3, #0]
 8002aa8:	605a      	str	r2, [r3, #4]
 8002aaa:	609a      	str	r2, [r3, #8]
 8002aac:	60da      	str	r2, [r3, #12]
 8002aae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ab0:	f107 0320 	add.w	r3, r7, #32
 8002ab4:	2244      	movs	r2, #68	@ 0x44
 8002ab6:	2100      	movs	r1, #0
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f008 fbe8 	bl	800b28e <memset>
  if(hadc->Instance==ADC1)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ac6:	f040 808b 	bne.w	8002be0 <HAL_ADC_MspInit+0x148>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002aca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ace:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002ad0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002ad4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ad6:	f107 0320 	add.w	r3, r7, #32
 8002ada:	4618      	mov	r0, r3
 8002adc:	f004 fdb2 	bl	8007644 <HAL_RCCEx_PeriphCLKConfig>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d001      	beq.n	8002aea <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8002ae6:	f7ff fef1 	bl	80028cc <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002aea:	4b7a      	ldr	r3, [pc, #488]	@ (8002cd4 <HAL_ADC_MspInit+0x23c>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	3301      	adds	r3, #1
 8002af0:	4a78      	ldr	r2, [pc, #480]	@ (8002cd4 <HAL_ADC_MspInit+0x23c>)
 8002af2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002af4:	4b77      	ldr	r3, [pc, #476]	@ (8002cd4 <HAL_ADC_MspInit+0x23c>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d10b      	bne.n	8002b14 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002afc:	4b76      	ldr	r3, [pc, #472]	@ (8002cd8 <HAL_ADC_MspInit+0x240>)
 8002afe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b00:	4a75      	ldr	r2, [pc, #468]	@ (8002cd8 <HAL_ADC_MspInit+0x240>)
 8002b02:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002b06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b08:	4b73      	ldr	r3, [pc, #460]	@ (8002cd8 <HAL_ADC_MspInit+0x240>)
 8002b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b10:	61fb      	str	r3, [r7, #28]
 8002b12:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b14:	4b70      	ldr	r3, [pc, #448]	@ (8002cd8 <HAL_ADC_MspInit+0x240>)
 8002b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b18:	4a6f      	ldr	r2, [pc, #444]	@ (8002cd8 <HAL_ADC_MspInit+0x240>)
 8002b1a:	f043 0301 	orr.w	r3, r3, #1
 8002b1e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b20:	4b6d      	ldr	r3, [pc, #436]	@ (8002cd8 <HAL_ADC_MspInit+0x240>)
 8002b22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b24:	f003 0301 	and.w	r3, r3, #1
 8002b28:	61bb      	str	r3, [r7, #24]
 8002b2a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b2c:	4b6a      	ldr	r3, [pc, #424]	@ (8002cd8 <HAL_ADC_MspInit+0x240>)
 8002b2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b30:	4a69      	ldr	r2, [pc, #420]	@ (8002cd8 <HAL_ADC_MspInit+0x240>)
 8002b32:	f043 0302 	orr.w	r3, r3, #2
 8002b36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b38:	4b67      	ldr	r3, [pc, #412]	@ (8002cd8 <HAL_ADC_MspInit+0x240>)
 8002b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b3c:	f003 0302 	and.w	r3, r3, #2
 8002b40:	617b      	str	r3, [r7, #20]
 8002b42:	697b      	ldr	r3, [r7, #20]
    PA2     ------> ADC1_IN3
    PB1     ------> ADC1_IN12
    PB12     ------> ADC1_IN11
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8002b44:	2305      	movs	r3, #5
 8002b46:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b50:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002b54:	4619      	mov	r1, r3
 8002b56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b5a:	f003 fbd1 	bl	8006300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_14;
 8002b5e:	f245 0302 	movw	r3, #20482	@ 0x5002
 8002b62:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b64:	2303      	movs	r3, #3
 8002b66:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b6c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002b70:	4619      	mov	r1, r3
 8002b72:	485a      	ldr	r0, [pc, #360]	@ (8002cdc <HAL_ADC_MspInit+0x244>)
 8002b74:	f003 fbc4 	bl	8006300 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 8002b78:	4b59      	ldr	r3, [pc, #356]	@ (8002ce0 <HAL_ADC_MspInit+0x248>)
 8002b7a:	4a5a      	ldr	r2, [pc, #360]	@ (8002ce4 <HAL_ADC_MspInit+0x24c>)
 8002b7c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002b7e:	4b58      	ldr	r3, [pc, #352]	@ (8002ce0 <HAL_ADC_MspInit+0x248>)
 8002b80:	2205      	movs	r2, #5
 8002b82:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b84:	4b56      	ldr	r3, [pc, #344]	@ (8002ce0 <HAL_ADC_MspInit+0x248>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b8a:	4b55      	ldr	r3, [pc, #340]	@ (8002ce0 <HAL_ADC_MspInit+0x248>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002b90:	4b53      	ldr	r3, [pc, #332]	@ (8002ce0 <HAL_ADC_MspInit+0x248>)
 8002b92:	2280      	movs	r2, #128	@ 0x80
 8002b94:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002b96:	4b52      	ldr	r3, [pc, #328]	@ (8002ce0 <HAL_ADC_MspInit+0x248>)
 8002b98:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b9c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002b9e:	4b50      	ldr	r3, [pc, #320]	@ (8002ce0 <HAL_ADC_MspInit+0x248>)
 8002ba0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ba4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002ba6:	4b4e      	ldr	r3, [pc, #312]	@ (8002ce0 <HAL_ADC_MspInit+0x248>)
 8002ba8:	2220      	movs	r2, #32
 8002baa:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002bac:	4b4c      	ldr	r3, [pc, #304]	@ (8002ce0 <HAL_ADC_MspInit+0x248>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002bb2:	484b      	ldr	r0, [pc, #300]	@ (8002ce0 <HAL_ADC_MspInit+0x248>)
 8002bb4:	f002 fd1a 	bl	80055ec <HAL_DMA_Init>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d001      	beq.n	8002bc2 <HAL_ADC_MspInit+0x12a>
    {
      Error_Handler();
 8002bbe:	f7ff fe85 	bl	80028cc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a46      	ldr	r2, [pc, #280]	@ (8002ce0 <HAL_ADC_MspInit+0x248>)
 8002bc6:	655a      	str	r2, [r3, #84]	@ 0x54
 8002bc8:	4a45      	ldr	r2, [pc, #276]	@ (8002ce0 <HAL_ADC_MspInit+0x248>)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002bce:	2200      	movs	r2, #0
 8002bd0:	2100      	movs	r1, #0
 8002bd2:	2012      	movs	r0, #18
 8002bd4:	f002 fcd5 	bl	8005582 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002bd8:	2012      	movs	r0, #18
 8002bda:	f002 fcec 	bl	80055b6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002bde:	e075      	b.n	8002ccc <HAL_ADC_MspInit+0x234>
  else if(hadc->Instance==ADC2)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a40      	ldr	r2, [pc, #256]	@ (8002ce8 <HAL_ADC_MspInit+0x250>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d170      	bne.n	8002ccc <HAL_ADC_MspInit+0x234>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002bea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002bee:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002bf0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002bf4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bf6:	f107 0320 	add.w	r3, r7, #32
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f004 fd22 	bl	8007644 <HAL_RCCEx_PeriphCLKConfig>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <HAL_ADC_MspInit+0x172>
      Error_Handler();
 8002c06:	f7ff fe61 	bl	80028cc <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002c0a:	4b32      	ldr	r3, [pc, #200]	@ (8002cd4 <HAL_ADC_MspInit+0x23c>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	3301      	adds	r3, #1
 8002c10:	4a30      	ldr	r2, [pc, #192]	@ (8002cd4 <HAL_ADC_MspInit+0x23c>)
 8002c12:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002c14:	4b2f      	ldr	r3, [pc, #188]	@ (8002cd4 <HAL_ADC_MspInit+0x23c>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d10b      	bne.n	8002c34 <HAL_ADC_MspInit+0x19c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002c1c:	4b2e      	ldr	r3, [pc, #184]	@ (8002cd8 <HAL_ADC_MspInit+0x240>)
 8002c1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c20:	4a2d      	ldr	r2, [pc, #180]	@ (8002cd8 <HAL_ADC_MspInit+0x240>)
 8002c22:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002c26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c28:	4b2b      	ldr	r3, [pc, #172]	@ (8002cd8 <HAL_ADC_MspInit+0x240>)
 8002c2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c30:	613b      	str	r3, [r7, #16]
 8002c32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c34:	4b28      	ldr	r3, [pc, #160]	@ (8002cd8 <HAL_ADC_MspInit+0x240>)
 8002c36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c38:	4a27      	ldr	r2, [pc, #156]	@ (8002cd8 <HAL_ADC_MspInit+0x240>)
 8002c3a:	f043 0301 	orr.w	r3, r3, #1
 8002c3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c40:	4b25      	ldr	r3, [pc, #148]	@ (8002cd8 <HAL_ADC_MspInit+0x240>)
 8002c42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c44:	f003 0301 	and.w	r3, r3, #1
 8002c48:	60fb      	str	r3, [r7, #12]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002c4c:	2340      	movs	r3, #64	@ 0x40
 8002c4e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c50:	2303      	movs	r3, #3
 8002c52:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c54:	2300      	movs	r3, #0
 8002c56:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c58:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c62:	f003 fb4d 	bl	8006300 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel4;
 8002c66:	4b21      	ldr	r3, [pc, #132]	@ (8002cec <HAL_ADC_MspInit+0x254>)
 8002c68:	4a21      	ldr	r2, [pc, #132]	@ (8002cf0 <HAL_ADC_MspInit+0x258>)
 8002c6a:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8002c6c:	4b1f      	ldr	r3, [pc, #124]	@ (8002cec <HAL_ADC_MspInit+0x254>)
 8002c6e:	2224      	movs	r2, #36	@ 0x24
 8002c70:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c72:	4b1e      	ldr	r3, [pc, #120]	@ (8002cec <HAL_ADC_MspInit+0x254>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c78:	4b1c      	ldr	r3, [pc, #112]	@ (8002cec <HAL_ADC_MspInit+0x254>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8002c7e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cec <HAL_ADC_MspInit+0x254>)
 8002c80:	2280      	movs	r2, #128	@ 0x80
 8002c82:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c84:	4b19      	ldr	r3, [pc, #100]	@ (8002cec <HAL_ADC_MspInit+0x254>)
 8002c86:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c8a:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c8c:	4b17      	ldr	r3, [pc, #92]	@ (8002cec <HAL_ADC_MspInit+0x254>)
 8002c8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c92:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8002c94:	4b15      	ldr	r3, [pc, #84]	@ (8002cec <HAL_ADC_MspInit+0x254>)
 8002c96:	2220      	movs	r2, #32
 8002c98:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8002c9a:	4b14      	ldr	r3, [pc, #80]	@ (8002cec <HAL_ADC_MspInit+0x254>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8002ca0:	4812      	ldr	r0, [pc, #72]	@ (8002cec <HAL_ADC_MspInit+0x254>)
 8002ca2:	f002 fca3 	bl	80055ec <HAL_DMA_Init>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <HAL_ADC_MspInit+0x218>
      Error_Handler();
 8002cac:	f7ff fe0e 	bl	80028cc <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a0e      	ldr	r2, [pc, #56]	@ (8002cec <HAL_ADC_MspInit+0x254>)
 8002cb4:	655a      	str	r2, [r3, #84]	@ 0x54
 8002cb6:	4a0d      	ldr	r2, [pc, #52]	@ (8002cec <HAL_ADC_MspInit+0x254>)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	2012      	movs	r0, #18
 8002cc2:	f002 fc5e 	bl	8005582 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002cc6:	2012      	movs	r0, #18
 8002cc8:	f002 fc75 	bl	80055b6 <HAL_NVIC_EnableIRQ>
}
 8002ccc:	bf00      	nop
 8002cce:	3778      	adds	r7, #120	@ 0x78
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	20000828 	.word	0x20000828
 8002cd8:	40021000 	.word	0x40021000
 8002cdc:	48000400 	.word	0x48000400
 8002ce0:	200003e8 	.word	0x200003e8
 8002ce4:	40020030 	.word	0x40020030
 8002ce8:	50000100 	.word	0x50000100
 8002cec:	20000448 	.word	0x20000448
 8002cf0:	40020044 	.word	0x40020044

08002cf4 <HAL_CORDIC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcordic: CORDIC handle pointer
  * @retval None
  */
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  if(hcordic->Instance==CORDIC)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a0d      	ldr	r2, [pc, #52]	@ (8002d38 <HAL_CORDIC_MspInit+0x44>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d113      	bne.n	8002d2e <HAL_CORDIC_MspInit+0x3a>
  {
    /* USER CODE BEGIN CORDIC_MspInit 0 */

    /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8002d06:	4b0d      	ldr	r3, [pc, #52]	@ (8002d3c <HAL_CORDIC_MspInit+0x48>)
 8002d08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d0a:	4a0c      	ldr	r2, [pc, #48]	@ (8002d3c <HAL_CORDIC_MspInit+0x48>)
 8002d0c:	f043 0308 	orr.w	r3, r3, #8
 8002d10:	6493      	str	r3, [r2, #72]	@ 0x48
 8002d12:	4b0a      	ldr	r3, [pc, #40]	@ (8002d3c <HAL_CORDIC_MspInit+0x48>)
 8002d14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d16:	f003 0308 	and.w	r3, r3, #8
 8002d1a:	60fb      	str	r3, [r7, #12]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
    /* CORDIC interrupt Init */
    HAL_NVIC_SetPriority(CORDIC_IRQn, 0, 0);
 8002d1e:	2200      	movs	r2, #0
 8002d20:	2100      	movs	r1, #0
 8002d22:	2064      	movs	r0, #100	@ 0x64
 8002d24:	f002 fc2d 	bl	8005582 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CORDIC_IRQn);
 8002d28:	2064      	movs	r0, #100	@ 0x64
 8002d2a:	f002 fc44 	bl	80055b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CORDIC_MspInit 1 */

  }

}
 8002d2e:	bf00      	nop
 8002d30:	3710      	adds	r7, #16
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	40020c00 	.word	0x40020c00
 8002d3c:	40021000 	.word	0x40021000

08002d40 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b09c      	sub	sp, #112	@ 0x70
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d48:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	601a      	str	r2, [r3, #0]
 8002d50:	605a      	str	r2, [r3, #4]
 8002d52:	609a      	str	r2, [r3, #8]
 8002d54:	60da      	str	r2, [r3, #12]
 8002d56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d58:	f107 0318 	add.w	r3, r7, #24
 8002d5c:	2244      	movs	r2, #68	@ 0x44
 8002d5e:	2100      	movs	r1, #0
 8002d60:	4618      	mov	r0, r3
 8002d62:	f008 fa94 	bl	800b28e <memset>
  if(hfdcan->Instance==FDCAN1)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a33      	ldr	r2, [pc, #204]	@ (8002e38 <HAL_FDCAN_MspInit+0xf8>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d15e      	bne.n	8002e2e <HAL_FDCAN_MspInit+0xee>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002d70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d74:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8002d76:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d7a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d7c:	f107 0318 	add.w	r3, r7, #24
 8002d80:	4618      	mov	r0, r3
 8002d82:	f004 fc5f 	bl	8007644 <HAL_RCCEx_PeriphCLKConfig>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d001      	beq.n	8002d90 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8002d8c:	f7ff fd9e 	bl	80028cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8002d90:	4b2a      	ldr	r3, [pc, #168]	@ (8002e3c <HAL_FDCAN_MspInit+0xfc>)
 8002d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d94:	4a29      	ldr	r2, [pc, #164]	@ (8002e3c <HAL_FDCAN_MspInit+0xfc>)
 8002d96:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002d9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d9c:	4b27      	ldr	r3, [pc, #156]	@ (8002e3c <HAL_FDCAN_MspInit+0xfc>)
 8002d9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002da0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002da4:	617b      	str	r3, [r7, #20]
 8002da6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002da8:	4b24      	ldr	r3, [pc, #144]	@ (8002e3c <HAL_FDCAN_MspInit+0xfc>)
 8002daa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dac:	4a23      	ldr	r2, [pc, #140]	@ (8002e3c <HAL_FDCAN_MspInit+0xfc>)
 8002dae:	f043 0301 	orr.w	r3, r3, #1
 8002db2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002db4:	4b21      	ldr	r3, [pc, #132]	@ (8002e3c <HAL_FDCAN_MspInit+0xfc>)
 8002db6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002db8:	f003 0301 	and.w	r3, r3, #1
 8002dbc:	613b      	str	r3, [r7, #16]
 8002dbe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dc0:	4b1e      	ldr	r3, [pc, #120]	@ (8002e3c <HAL_FDCAN_MspInit+0xfc>)
 8002dc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dc4:	4a1d      	ldr	r2, [pc, #116]	@ (8002e3c <HAL_FDCAN_MspInit+0xfc>)
 8002dc6:	f043 0302 	orr.w	r3, r3, #2
 8002dca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002dcc:	4b1b      	ldr	r3, [pc, #108]	@ (8002e3c <HAL_FDCAN_MspInit+0xfc>)
 8002dce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dd0:	f003 0302 	and.w	r3, r3, #2
 8002dd4:	60fb      	str	r3, [r7, #12]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002dd8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002ddc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dde:	2302      	movs	r3, #2
 8002de0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de2:	2300      	movs	r3, #0
 8002de4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002de6:	2300      	movs	r3, #0
 8002de8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002dea:	2309      	movs	r3, #9
 8002dec:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dee:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002df2:	4619      	mov	r1, r3
 8002df4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002df8:	f003 fa82 	bl	8006300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002dfc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e00:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e02:	2302      	movs	r3, #2
 8002e04:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e06:	2300      	movs	r3, #0
 8002e08:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002e0e:	2309      	movs	r3, #9
 8002e10:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e12:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002e16:	4619      	mov	r1, r3
 8002e18:	4809      	ldr	r0, [pc, #36]	@ (8002e40 <HAL_FDCAN_MspInit+0x100>)
 8002e1a:	f003 fa71 	bl	8006300 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8002e1e:	2200      	movs	r2, #0
 8002e20:	2100      	movs	r1, #0
 8002e22:	2015      	movs	r0, #21
 8002e24:	f002 fbad 	bl	8005582 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002e28:	2015      	movs	r0, #21
 8002e2a:	f002 fbc4 	bl	80055b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8002e2e:	bf00      	nop
 8002e30:	3770      	adds	r7, #112	@ 0x70
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	40006400 	.word	0x40006400
 8002e3c:	40021000 	.word	0x40021000
 8002e40:	48000400 	.word	0x48000400

08002e44 <HAL_OPAMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hopamp: OPAMP handle pointer
  * @retval None
  */
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b08a      	sub	sp, #40	@ 0x28
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e4c:	f107 0314 	add.w	r3, r7, #20
 8002e50:	2200      	movs	r2, #0
 8002e52:	601a      	str	r2, [r3, #0]
 8002e54:	605a      	str	r2, [r3, #4]
 8002e56:	609a      	str	r2, [r3, #8]
 8002e58:	60da      	str	r2, [r3, #12]
 8002e5a:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a2e      	ldr	r2, [pc, #184]	@ (8002f1c <HAL_OPAMP_MspInit+0xd8>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d119      	bne.n	8002e9a <HAL_OPAMP_MspInit+0x56>
  {
    /* USER CODE BEGIN OPAMP1_MspInit 0 */

    /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e66:	4b2e      	ldr	r3, [pc, #184]	@ (8002f20 <HAL_OPAMP_MspInit+0xdc>)
 8002e68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e6a:	4a2d      	ldr	r2, [pc, #180]	@ (8002f20 <HAL_OPAMP_MspInit+0xdc>)
 8002e6c:	f043 0301 	orr.w	r3, r3, #1
 8002e70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e72:	4b2b      	ldr	r3, [pc, #172]	@ (8002f20 <HAL_OPAMP_MspInit+0xdc>)
 8002e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	613b      	str	r3, [r7, #16]
 8002e7c:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA3     ------> OPAMP1_VINM0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8002e7e:	230a      	movs	r3, #10
 8002e80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e82:	2303      	movs	r3, #3
 8002e84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e86:	2300      	movs	r3, #0
 8002e88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e8a:	f107 0314 	add.w	r3, r7, #20
 8002e8e:	4619      	mov	r1, r3
 8002e90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e94:	f003 fa34 	bl	8006300 <HAL_GPIO_Init>
    /* USER CODE BEGIN OPAMP3_MspInit 1 */

    /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 8002e98:	e03b      	b.n	8002f12 <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP2)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a21      	ldr	r2, [pc, #132]	@ (8002f24 <HAL_OPAMP_MspInit+0xe0>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d119      	bne.n	8002ed8 <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ea4:	4b1e      	ldr	r3, [pc, #120]	@ (8002f20 <HAL_OPAMP_MspInit+0xdc>)
 8002ea6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ea8:	4a1d      	ldr	r2, [pc, #116]	@ (8002f20 <HAL_OPAMP_MspInit+0xdc>)
 8002eaa:	f043 0301 	orr.w	r3, r3, #1
 8002eae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002eb0:	4b1b      	ldr	r3, [pc, #108]	@ (8002f20 <HAL_OPAMP_MspInit+0xdc>)
 8002eb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb4:	f003 0301 	and.w	r3, r3, #1
 8002eb8:	60fb      	str	r3, [r7, #12]
 8002eba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002ebc:	23a0      	movs	r3, #160	@ 0xa0
 8002ebe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ec8:	f107 0314 	add.w	r3, r7, #20
 8002ecc:	4619      	mov	r1, r3
 8002ece:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ed2:	f003 fa15 	bl	8006300 <HAL_GPIO_Init>
}
 8002ed6:	e01c      	b.n	8002f12 <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP3)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a12      	ldr	r2, [pc, #72]	@ (8002f28 <HAL_OPAMP_MspInit+0xe4>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d117      	bne.n	8002f12 <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ee2:	4b0f      	ldr	r3, [pc, #60]	@ (8002f20 <HAL_OPAMP_MspInit+0xdc>)
 8002ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ee6:	4a0e      	ldr	r2, [pc, #56]	@ (8002f20 <HAL_OPAMP_MspInit+0xdc>)
 8002ee8:	f043 0302 	orr.w	r3, r3, #2
 8002eec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002eee:	4b0c      	ldr	r3, [pc, #48]	@ (8002f20 <HAL_OPAMP_MspInit+0xdc>)
 8002ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ef2:	f003 0302 	and.w	r3, r3, #2
 8002ef6:	60bb      	str	r3, [r7, #8]
 8002ef8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8002efa:	2305      	movs	r3, #5
 8002efc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002efe:	2303      	movs	r3, #3
 8002f00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f02:	2300      	movs	r3, #0
 8002f04:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f06:	f107 0314 	add.w	r3, r7, #20
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	4807      	ldr	r0, [pc, #28]	@ (8002f2c <HAL_OPAMP_MspInit+0xe8>)
 8002f0e:	f003 f9f7 	bl	8006300 <HAL_GPIO_Init>
}
 8002f12:	bf00      	nop
 8002f14:	3728      	adds	r7, #40	@ 0x28
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	40010300 	.word	0x40010300
 8002f20:	40021000 	.word	0x40021000
 8002f24:	40010304 	.word	0x40010304
 8002f28:	40010308 	.word	0x40010308
 8002f2c:	48000400 	.word	0x48000400

08002f30 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b086      	sub	sp, #24
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a23      	ldr	r2, [pc, #140]	@ (8002fcc <HAL_TIM_Base_MspInit+0x9c>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d114      	bne.n	8002f6c <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f42:	4b23      	ldr	r3, [pc, #140]	@ (8002fd0 <HAL_TIM_Base_MspInit+0xa0>)
 8002f44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f46:	4a22      	ldr	r2, [pc, #136]	@ (8002fd0 <HAL_TIM_Base_MspInit+0xa0>)
 8002f48:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002f4c:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f4e:	4b20      	ldr	r3, [pc, #128]	@ (8002fd0 <HAL_TIM_Base_MspInit+0xa0>)
 8002f50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f56:	617b      	str	r3, [r7, #20]
 8002f58:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	2100      	movs	r1, #0
 8002f5e:	2019      	movs	r0, #25
 8002f60:	f002 fb0f 	bl	8005582 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002f64:	2019      	movs	r0, #25
 8002f66:	f002 fb26 	bl	80055b6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM16_MspInit 1 */

    /* USER CODE END TIM16_MspInit 1 */
  }

}
 8002f6a:	e02a      	b.n	8002fc2 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a18      	ldr	r2, [pc, #96]	@ (8002fd4 <HAL_TIM_Base_MspInit+0xa4>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d10c      	bne.n	8002f90 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002f76:	4b16      	ldr	r3, [pc, #88]	@ (8002fd0 <HAL_TIM_Base_MspInit+0xa0>)
 8002f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f7a:	4a15      	ldr	r2, [pc, #84]	@ (8002fd0 <HAL_TIM_Base_MspInit+0xa0>)
 8002f7c:	f043 0310 	orr.w	r3, r3, #16
 8002f80:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f82:	4b13      	ldr	r3, [pc, #76]	@ (8002fd0 <HAL_TIM_Base_MspInit+0xa0>)
 8002f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f86:	f003 0310 	and.w	r3, r3, #16
 8002f8a:	613b      	str	r3, [r7, #16]
 8002f8c:	693b      	ldr	r3, [r7, #16]
}
 8002f8e:	e018      	b.n	8002fc2 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM16)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a10      	ldr	r2, [pc, #64]	@ (8002fd8 <HAL_TIM_Base_MspInit+0xa8>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d113      	bne.n	8002fc2 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8002fd0 <HAL_TIM_Base_MspInit+0xa0>)
 8002f9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f9e:	4a0c      	ldr	r2, [pc, #48]	@ (8002fd0 <HAL_TIM_Base_MspInit+0xa0>)
 8002fa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fa4:	6613      	str	r3, [r2, #96]	@ 0x60
 8002fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8002fd0 <HAL_TIM_Base_MspInit+0xa0>)
 8002fa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002faa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fae:	60fb      	str	r3, [r7, #12]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	2100      	movs	r1, #0
 8002fb6:	2019      	movs	r0, #25
 8002fb8:	f002 fae3 	bl	8005582 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002fbc:	2019      	movs	r0, #25
 8002fbe:	f002 fafa 	bl	80055b6 <HAL_NVIC_EnableIRQ>
}
 8002fc2:	bf00      	nop
 8002fc4:	3718      	adds	r7, #24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	40012c00 	.word	0x40012c00
 8002fd0:	40021000 	.word	0x40021000
 8002fd4:	40001000 	.word	0x40001000
 8002fd8:	40014400 	.word	0x40014400

08002fdc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b08a      	sub	sp, #40	@ 0x28
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fe4:	f107 0314 	add.w	r3, r7, #20
 8002fe8:	2200      	movs	r2, #0
 8002fea:	601a      	str	r2, [r3, #0]
 8002fec:	605a      	str	r2, [r3, #4]
 8002fee:	609a      	str	r2, [r3, #8]
 8002ff0:	60da      	str	r2, [r3, #12]
 8002ff2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a2f      	ldr	r2, [pc, #188]	@ (80030b8 <HAL_TIM_MspPostInit+0xdc>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d157      	bne.n	80030ae <HAL_TIM_MspPostInit+0xd2>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ffe:	4b2f      	ldr	r3, [pc, #188]	@ (80030bc <HAL_TIM_MspPostInit+0xe0>)
 8003000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003002:	4a2e      	ldr	r2, [pc, #184]	@ (80030bc <HAL_TIM_MspPostInit+0xe0>)
 8003004:	f043 0304 	orr.w	r3, r3, #4
 8003008:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800300a:	4b2c      	ldr	r3, [pc, #176]	@ (80030bc <HAL_TIM_MspPostInit+0xe0>)
 800300c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800300e:	f003 0304 	and.w	r3, r3, #4
 8003012:	613b      	str	r3, [r7, #16]
 8003014:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003016:	4b29      	ldr	r3, [pc, #164]	@ (80030bc <HAL_TIM_MspPostInit+0xe0>)
 8003018:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800301a:	4a28      	ldr	r2, [pc, #160]	@ (80030bc <HAL_TIM_MspPostInit+0xe0>)
 800301c:	f043 0302 	orr.w	r3, r3, #2
 8003020:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003022:	4b26      	ldr	r3, [pc, #152]	@ (80030bc <HAL_TIM_MspPostInit+0xe0>)
 8003024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003026:	f003 0302 	and.w	r3, r3, #2
 800302a:	60fb      	str	r3, [r7, #12]
 800302c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800302e:	4b23      	ldr	r3, [pc, #140]	@ (80030bc <HAL_TIM_MspPostInit+0xe0>)
 8003030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003032:	4a22      	ldr	r2, [pc, #136]	@ (80030bc <HAL_TIM_MspPostInit+0xe0>)
 8003034:	f043 0301 	orr.w	r3, r3, #1
 8003038:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800303a:	4b20      	ldr	r3, [pc, #128]	@ (80030bc <HAL_TIM_MspPostInit+0xe0>)
 800303c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800303e:	f003 0301 	and.w	r3, r3, #1
 8003042:	60bb      	str	r3, [r7, #8]
 8003044:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003046:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800304a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800304c:	2302      	movs	r3, #2
 800304e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003050:	2300      	movs	r3, #0
 8003052:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003054:	2300      	movs	r3, #0
 8003056:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8003058:	2304      	movs	r3, #4
 800305a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800305c:	f107 0314 	add.w	r3, r7, #20
 8003060:	4619      	mov	r1, r3
 8003062:	4817      	ldr	r0, [pc, #92]	@ (80030c0 <HAL_TIM_MspPostInit+0xe4>)
 8003064:	f003 f94c 	bl	8006300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003068:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800306c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800306e:	2302      	movs	r3, #2
 8003070:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003072:	2300      	movs	r3, #0
 8003074:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003076:	2300      	movs	r3, #0
 8003078:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800307a:	2304      	movs	r3, #4
 800307c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800307e:	f107 0314 	add.w	r3, r7, #20
 8003082:	4619      	mov	r1, r3
 8003084:	480f      	ldr	r0, [pc, #60]	@ (80030c4 <HAL_TIM_MspPostInit+0xe8>)
 8003086:	f003 f93b 	bl	8006300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 800308a:	f44f 53b8 	mov.w	r3, #5888	@ 0x1700
 800308e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003090:	2302      	movs	r3, #2
 8003092:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003094:	2300      	movs	r3, #0
 8003096:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003098:	2300      	movs	r3, #0
 800309a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800309c:	2306      	movs	r3, #6
 800309e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030a0:	f107 0314 	add.w	r3, r7, #20
 80030a4:	4619      	mov	r1, r3
 80030a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030aa:	f003 f929 	bl	8006300 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80030ae:	bf00      	nop
 80030b0:	3728      	adds	r7, #40	@ 0x28
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	40012c00 	.word	0x40012c00
 80030bc:	40021000 	.word	0x40021000
 80030c0:	48000800 	.word	0x48000800
 80030c4:	48000400 	.word	0x48000400

080030c8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b09a      	sub	sp, #104	@ 0x68
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030d0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80030d4:	2200      	movs	r2, #0
 80030d6:	601a      	str	r2, [r3, #0]
 80030d8:	605a      	str	r2, [r3, #4]
 80030da:	609a      	str	r2, [r3, #8]
 80030dc:	60da      	str	r2, [r3, #12]
 80030de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80030e0:	f107 0310 	add.w	r3, r7, #16
 80030e4:	2244      	movs	r2, #68	@ 0x44
 80030e6:	2100      	movs	r1, #0
 80030e8:	4618      	mov	r0, r3
 80030ea:	f008 f8d0 	bl	800b28e <memset>
  if(huart->Instance==USART2)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a4c      	ldr	r2, [pc, #304]	@ (8003224 <HAL_UART_MspInit+0x15c>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	f040 8091 	bne.w	800321c <HAL_UART_MspInit+0x154>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80030fa:	2302      	movs	r3, #2
 80030fc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80030fe:	2300      	movs	r3, #0
 8003100:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003102:	f107 0310 	add.w	r3, r7, #16
 8003106:	4618      	mov	r0, r3
 8003108:	f004 fa9c 	bl	8007644 <HAL_RCCEx_PeriphCLKConfig>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d001      	beq.n	8003116 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003112:	f7ff fbdb 	bl	80028cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003116:	4b44      	ldr	r3, [pc, #272]	@ (8003228 <HAL_UART_MspInit+0x160>)
 8003118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800311a:	4a43      	ldr	r2, [pc, #268]	@ (8003228 <HAL_UART_MspInit+0x160>)
 800311c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003120:	6593      	str	r3, [r2, #88]	@ 0x58
 8003122:	4b41      	ldr	r3, [pc, #260]	@ (8003228 <HAL_UART_MspInit+0x160>)
 8003124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800312a:	60fb      	str	r3, [r7, #12]
 800312c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800312e:	4b3e      	ldr	r3, [pc, #248]	@ (8003228 <HAL_UART_MspInit+0x160>)
 8003130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003132:	4a3d      	ldr	r2, [pc, #244]	@ (8003228 <HAL_UART_MspInit+0x160>)
 8003134:	f043 0302 	orr.w	r3, r3, #2
 8003138:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800313a:	4b3b      	ldr	r3, [pc, #236]	@ (8003228 <HAL_UART_MspInit+0x160>)
 800313c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800313e:	f003 0302 	and.w	r3, r3, #2
 8003142:	60bb      	str	r3, [r7, #8]
 8003144:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8003146:	2318      	movs	r3, #24
 8003148:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800314a:	2302      	movs	r3, #2
 800314c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314e:	2300      	movs	r3, #0
 8003150:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003152:	2300      	movs	r3, #0
 8003154:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003156:	2307      	movs	r3, #7
 8003158:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800315a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800315e:	4619      	mov	r1, r3
 8003160:	4832      	ldr	r0, [pc, #200]	@ (800322c <HAL_UART_MspInit+0x164>)
 8003162:	f003 f8cd 	bl	8006300 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8003166:	4b32      	ldr	r3, [pc, #200]	@ (8003230 <HAL_UART_MspInit+0x168>)
 8003168:	4a32      	ldr	r2, [pc, #200]	@ (8003234 <HAL_UART_MspInit+0x16c>)
 800316a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800316c:	4b30      	ldr	r3, [pc, #192]	@ (8003230 <HAL_UART_MspInit+0x168>)
 800316e:	221a      	movs	r2, #26
 8003170:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003172:	4b2f      	ldr	r3, [pc, #188]	@ (8003230 <HAL_UART_MspInit+0x168>)
 8003174:	2200      	movs	r2, #0
 8003176:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003178:	4b2d      	ldr	r3, [pc, #180]	@ (8003230 <HAL_UART_MspInit+0x168>)
 800317a:	2200      	movs	r2, #0
 800317c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800317e:	4b2c      	ldr	r3, [pc, #176]	@ (8003230 <HAL_UART_MspInit+0x168>)
 8003180:	2280      	movs	r2, #128	@ 0x80
 8003182:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003184:	4b2a      	ldr	r3, [pc, #168]	@ (8003230 <HAL_UART_MspInit+0x168>)
 8003186:	2200      	movs	r2, #0
 8003188:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800318a:	4b29      	ldr	r3, [pc, #164]	@ (8003230 <HAL_UART_MspInit+0x168>)
 800318c:	2200      	movs	r2, #0
 800318e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003190:	4b27      	ldr	r3, [pc, #156]	@ (8003230 <HAL_UART_MspInit+0x168>)
 8003192:	2220      	movs	r2, #32
 8003194:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003196:	4b26      	ldr	r3, [pc, #152]	@ (8003230 <HAL_UART_MspInit+0x168>)
 8003198:	2200      	movs	r2, #0
 800319a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800319c:	4824      	ldr	r0, [pc, #144]	@ (8003230 <HAL_UART_MspInit+0x168>)
 800319e:	f002 fa25 	bl	80055ec <HAL_DMA_Init>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d001      	beq.n	80031ac <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 80031a8:	f7ff fb90 	bl	80028cc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a20      	ldr	r2, [pc, #128]	@ (8003230 <HAL_UART_MspInit+0x168>)
 80031b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80031b4:	4a1e      	ldr	r2, [pc, #120]	@ (8003230 <HAL_UART_MspInit+0x168>)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 80031ba:	4b1f      	ldr	r3, [pc, #124]	@ (8003238 <HAL_UART_MspInit+0x170>)
 80031bc:	4a1f      	ldr	r2, [pc, #124]	@ (800323c <HAL_UART_MspInit+0x174>)
 80031be:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80031c0:	4b1d      	ldr	r3, [pc, #116]	@ (8003238 <HAL_UART_MspInit+0x170>)
 80031c2:	221b      	movs	r2, #27
 80031c4:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80031c6:	4b1c      	ldr	r3, [pc, #112]	@ (8003238 <HAL_UART_MspInit+0x170>)
 80031c8:	2210      	movs	r2, #16
 80031ca:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031cc:	4b1a      	ldr	r3, [pc, #104]	@ (8003238 <HAL_UART_MspInit+0x170>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80031d2:	4b19      	ldr	r3, [pc, #100]	@ (8003238 <HAL_UART_MspInit+0x170>)
 80031d4:	2280      	movs	r2, #128	@ 0x80
 80031d6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031d8:	4b17      	ldr	r3, [pc, #92]	@ (8003238 <HAL_UART_MspInit+0x170>)
 80031da:	2200      	movs	r2, #0
 80031dc:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031de:	4b16      	ldr	r3, [pc, #88]	@ (8003238 <HAL_UART_MspInit+0x170>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80031e4:	4b14      	ldr	r3, [pc, #80]	@ (8003238 <HAL_UART_MspInit+0x170>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80031ea:	4b13      	ldr	r3, [pc, #76]	@ (8003238 <HAL_UART_MspInit+0x170>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80031f0:	4811      	ldr	r0, [pc, #68]	@ (8003238 <HAL_UART_MspInit+0x170>)
 80031f2:	f002 f9fb 	bl	80055ec <HAL_DMA_Init>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d001      	beq.n	8003200 <HAL_UART_MspInit+0x138>
    {
      Error_Handler();
 80031fc:	f7ff fb66 	bl	80028cc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4a0d      	ldr	r2, [pc, #52]	@ (8003238 <HAL_UART_MspInit+0x170>)
 8003204:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003206:	4a0c      	ldr	r2, [pc, #48]	@ (8003238 <HAL_UART_MspInit+0x170>)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800320c:	2200      	movs	r2, #0
 800320e:	2100      	movs	r1, #0
 8003210:	2026      	movs	r0, #38	@ 0x26
 8003212:	f002 f9b6 	bl	8005582 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003216:	2026      	movs	r0, #38	@ 0x26
 8003218:	f002 f9cd 	bl	80055b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800321c:	bf00      	nop
 800321e:	3768      	adds	r7, #104	@ 0x68
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	40004400 	.word	0x40004400
 8003228:	40021000 	.word	0x40021000
 800322c:	48000400 	.word	0x48000400
 8003230:	20000760 	.word	0x20000760
 8003234:	40020008 	.word	0x40020008
 8003238:	200007c0 	.word	0x200007c0
 800323c:	4002001c 	.word	0x4002001c

08003240 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003240:	b480      	push	{r7}
 8003242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003244:	bf00      	nop
 8003246:	e7fd      	b.n	8003244 <NMI_Handler+0x4>

08003248 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003248:	b480      	push	{r7}
 800324a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800324c:	bf00      	nop
 800324e:	e7fd      	b.n	800324c <HardFault_Handler+0x4>

08003250 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003250:	b480      	push	{r7}
 8003252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003254:	bf00      	nop
 8003256:	e7fd      	b.n	8003254 <MemManage_Handler+0x4>

08003258 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800325c:	bf00      	nop
 800325e:	e7fd      	b.n	800325c <BusFault_Handler+0x4>

08003260 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003264:	bf00      	nop
 8003266:	e7fd      	b.n	8003264 <UsageFault_Handler+0x4>

08003268 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003268:	b480      	push	{r7}
 800326a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800326c:	bf00      	nop
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr

08003276 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003276:	b480      	push	{r7}
 8003278:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800327a:	bf00      	nop
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr

08003284 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003284:	b480      	push	{r7}
 8003286:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003288:	bf00      	nop
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr

08003292 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003292:	b580      	push	{r7, lr}
 8003294:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003296:	f000 f9b9 	bl	800360c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800329a:	bf00      	nop
 800329c:	bd80      	pop	{r7, pc}
	...

080032a0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80032a4:	4802      	ldr	r0, [pc, #8]	@ (80032b0 <DMA1_Channel1_IRQHandler+0x10>)
 80032a6:	f002 fb84 	bl	80059b2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80032aa:	bf00      	nop
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	20000760 	.word	0x20000760

080032b4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80032b8:	4802      	ldr	r0, [pc, #8]	@ (80032c4 <DMA1_Channel2_IRQHandler+0x10>)
 80032ba:	f002 fb7a 	bl	80059b2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80032be:	bf00      	nop
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	200007c0 	.word	0x200007c0

080032c8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80032cc:	4802      	ldr	r0, [pc, #8]	@ (80032d8 <DMA1_Channel3_IRQHandler+0x10>)
 80032ce:	f002 fb70 	bl	80059b2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80032d2:	bf00      	nop
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	200003e8 	.word	0x200003e8

080032dc <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80032e0:	4802      	ldr	r0, [pc, #8]	@ (80032ec <DMA1_Channel4_IRQHandler+0x10>)
 80032e2:	f002 fb66 	bl	80059b2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80032e6:	bf00      	nop
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	20000448 	.word	0x20000448

080032f0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80032f4:	4803      	ldr	r0, [pc, #12]	@ (8003304 <ADC1_2_IRQHandler+0x14>)
 80032f6:	f000 fe67 	bl	8003fc8 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80032fa:	4803      	ldr	r0, [pc, #12]	@ (8003308 <ADC1_2_IRQHandler+0x18>)
 80032fc:	f000 fe64 	bl	8003fc8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8003300:	bf00      	nop
 8003302:	bd80      	pop	{r7, pc}
 8003304:	20000310 	.word	0x20000310
 8003308:	2000037c 	.word	0x2000037c

0800330c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8003310:	4802      	ldr	r0, [pc, #8]	@ (800331c <FDCAN1_IT0_IRQHandler+0x10>)
 8003312:	f002 fdf7 	bl	8005f04 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8003316:	bf00      	nop
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	200004d0 	.word	0x200004d0

08003320 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003324:	4803      	ldr	r0, [pc, #12]	@ (8003334 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8003326:	f004 fd99 	bl	8007e5c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 800332a:	4803      	ldr	r0, [pc, #12]	@ (8003338 <TIM1_UP_TIM16_IRQHandler+0x18>)
 800332c:	f004 fd96 	bl	8007e5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8003330:	bf00      	nop
 8003332:	bd80      	pop	{r7, pc}
 8003334:	200005e8 	.word	0x200005e8
 8003338:	20000680 	.word	0x20000680

0800333c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003340:	4802      	ldr	r0, [pc, #8]	@ (800334c <USART2_IRQHandler+0x10>)
 8003342:	f006 f87b 	bl	800943c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003346:	bf00      	nop
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	200006cc 	.word	0x200006cc

08003350 <CORDIC_IRQHandler>:

/**
  * @brief This function handles CORDIC interrupt.
  */
void CORDIC_IRQHandler(void)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CORDIC_IRQn 0 */

  /* USER CODE END CORDIC_IRQn 0 */
  HAL_CORDIC_IRQHandler(&hcordic);
 8003354:	4802      	ldr	r0, [pc, #8]	@ (8003360 <CORDIC_IRQHandler+0x10>)
 8003356:	f001 ff9e 	bl	8005296 <HAL_CORDIC_IRQHandler>
  /* USER CODE BEGIN CORDIC_IRQn 1 */

  /* USER CODE END CORDIC_IRQn 1 */
}
 800335a:	bf00      	nop
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	200004a8 	.word	0x200004a8

08003364 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003364:	b480      	push	{r7}
 8003366:	af00      	add	r7, sp, #0
  return 1;
 8003368:	2301      	movs	r3, #1
}
 800336a:	4618      	mov	r0, r3
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr

08003374 <_kill>:

int _kill(int pid, int sig)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800337e:	f007 ffd9 	bl	800b334 <__errno>
 8003382:	4603      	mov	r3, r0
 8003384:	2216      	movs	r2, #22
 8003386:	601a      	str	r2, [r3, #0]
  return -1;
 8003388:	f04f 33ff 	mov.w	r3, #4294967295
}
 800338c:	4618      	mov	r0, r3
 800338e:	3708      	adds	r7, #8
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <_exit>:

void _exit (int status)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800339c:	f04f 31ff 	mov.w	r1, #4294967295
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	f7ff ffe7 	bl	8003374 <_kill>
  while (1) {}    /* Make sure we hang here */
 80033a6:	bf00      	nop
 80033a8:	e7fd      	b.n	80033a6 <_exit+0x12>

080033aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b086      	sub	sp, #24
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	60f8      	str	r0, [r7, #12]
 80033b2:	60b9      	str	r1, [r7, #8]
 80033b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033b6:	2300      	movs	r3, #0
 80033b8:	617b      	str	r3, [r7, #20]
 80033ba:	e00a      	b.n	80033d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80033bc:	f3af 8000 	nop.w
 80033c0:	4601      	mov	r1, r0
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	1c5a      	adds	r2, r3, #1
 80033c6:	60ba      	str	r2, [r7, #8]
 80033c8:	b2ca      	uxtb	r2, r1
 80033ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	3301      	adds	r3, #1
 80033d0:	617b      	str	r3, [r7, #20]
 80033d2:	697a      	ldr	r2, [r7, #20]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	dbf0      	blt.n	80033bc <_read+0x12>
  }

  return len;
 80033da:	687b      	ldr	r3, [r7, #4]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3718      	adds	r7, #24
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}

080033e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b086      	sub	sp, #24
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	60f8      	str	r0, [r7, #12]
 80033ec:	60b9      	str	r1, [r7, #8]
 80033ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033f0:	2300      	movs	r3, #0
 80033f2:	617b      	str	r3, [r7, #20]
 80033f4:	e009      	b.n	800340a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	1c5a      	adds	r2, r3, #1
 80033fa:	60ba      	str	r2, [r7, #8]
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	4618      	mov	r0, r3
 8003400:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	3301      	adds	r3, #1
 8003408:	617b      	str	r3, [r7, #20]
 800340a:	697a      	ldr	r2, [r7, #20]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	429a      	cmp	r2, r3
 8003410:	dbf1      	blt.n	80033f6 <_write+0x12>
  }
  return len;
 8003412:	687b      	ldr	r3, [r7, #4]
}
 8003414:	4618      	mov	r0, r3
 8003416:	3718      	adds	r7, #24
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <_close>:

int _close(int file)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003424:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003428:	4618      	mov	r0, r3
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003444:	605a      	str	r2, [r3, #4]
  return 0;
 8003446:	2300      	movs	r3, #0
}
 8003448:	4618      	mov	r0, r3
 800344a:	370c      	adds	r7, #12
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr

08003454 <_isatty>:

int _isatty(int file)
{
 8003454:	b480      	push	{r7}
 8003456:	b083      	sub	sp, #12
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800345c:	2301      	movs	r3, #1
}
 800345e:	4618      	mov	r0, r3
 8003460:	370c      	adds	r7, #12
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr

0800346a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800346a:	b480      	push	{r7}
 800346c:	b085      	sub	sp, #20
 800346e:	af00      	add	r7, sp, #0
 8003470:	60f8      	str	r0, [r7, #12]
 8003472:	60b9      	str	r1, [r7, #8]
 8003474:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003476:	2300      	movs	r3, #0
}
 8003478:	4618      	mov	r0, r3
 800347a:	3714      	adds	r7, #20
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr

08003484 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b086      	sub	sp, #24
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800348c:	4a14      	ldr	r2, [pc, #80]	@ (80034e0 <_sbrk+0x5c>)
 800348e:	4b15      	ldr	r3, [pc, #84]	@ (80034e4 <_sbrk+0x60>)
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003498:	4b13      	ldr	r3, [pc, #76]	@ (80034e8 <_sbrk+0x64>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d102      	bne.n	80034a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80034a0:	4b11      	ldr	r3, [pc, #68]	@ (80034e8 <_sbrk+0x64>)
 80034a2:	4a12      	ldr	r2, [pc, #72]	@ (80034ec <_sbrk+0x68>)
 80034a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80034a6:	4b10      	ldr	r3, [pc, #64]	@ (80034e8 <_sbrk+0x64>)
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4413      	add	r3, r2
 80034ae:	693a      	ldr	r2, [r7, #16]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d207      	bcs.n	80034c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80034b4:	f007 ff3e 	bl	800b334 <__errno>
 80034b8:	4603      	mov	r3, r0
 80034ba:	220c      	movs	r2, #12
 80034bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80034be:	f04f 33ff 	mov.w	r3, #4294967295
 80034c2:	e009      	b.n	80034d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80034c4:	4b08      	ldr	r3, [pc, #32]	@ (80034e8 <_sbrk+0x64>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80034ca:	4b07      	ldr	r3, [pc, #28]	@ (80034e8 <_sbrk+0x64>)
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	4413      	add	r3, r2
 80034d2:	4a05      	ldr	r2, [pc, #20]	@ (80034e8 <_sbrk+0x64>)
 80034d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80034d6:	68fb      	ldr	r3, [r7, #12]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3718      	adds	r7, #24
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	20008000 	.word	0x20008000
 80034e4:	00000400 	.word	0x00000400
 80034e8:	2000082c 	.word	0x2000082c
 80034ec:	20000980 	.word	0x20000980

080034f0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80034f4:	4b06      	ldr	r3, [pc, #24]	@ (8003510 <SystemInit+0x20>)
 80034f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034fa:	4a05      	ldr	r2, [pc, #20]	@ (8003510 <SystemInit+0x20>)
 80034fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003500:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003504:	bf00      	nop
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop
 8003510:	e000ed00 	.word	0xe000ed00

08003514 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003514:	480d      	ldr	r0, [pc, #52]	@ (800354c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003516:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8003518:	f7ff ffea 	bl	80034f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800351c:	480c      	ldr	r0, [pc, #48]	@ (8003550 <LoopForever+0x6>)
  ldr r1, =_edata
 800351e:	490d      	ldr	r1, [pc, #52]	@ (8003554 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003520:	4a0d      	ldr	r2, [pc, #52]	@ (8003558 <LoopForever+0xe>)
  movs r3, #0
 8003522:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003524:	e002      	b.n	800352c <LoopCopyDataInit>

08003526 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003526:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003528:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800352a:	3304      	adds	r3, #4

0800352c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800352c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800352e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003530:	d3f9      	bcc.n	8003526 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003532:	4a0a      	ldr	r2, [pc, #40]	@ (800355c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003534:	4c0a      	ldr	r4, [pc, #40]	@ (8003560 <LoopForever+0x16>)
  movs r3, #0
 8003536:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003538:	e001      	b.n	800353e <LoopFillZerobss>

0800353a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800353a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800353c:	3204      	adds	r2, #4

0800353e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800353e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003540:	d3fb      	bcc.n	800353a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8003542:	f007 fefd 	bl	800b340 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003546:	f7fe fcfd 	bl	8001f44 <main>

0800354a <LoopForever>:

LoopForever:
    b LoopForever
 800354a:	e7fe      	b.n	800354a <LoopForever>
  ldr   r0, =_estack
 800354c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8003550:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003554:	20000264 	.word	0x20000264
  ldr r2, =_sidata
 8003558:	0800eb8c 	.word	0x0800eb8c
  ldr r2, =_sbss
 800355c:	20000264 	.word	0x20000264
  ldr r4, =_ebss
 8003560:	20000980 	.word	0x20000980

08003564 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003564:	e7fe      	b.n	8003564 <COMP1_2_3_IRQHandler>

08003566 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003566:	b580      	push	{r7, lr}
 8003568:	b082      	sub	sp, #8
 800356a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800356c:	2300      	movs	r3, #0
 800356e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003570:	2003      	movs	r0, #3
 8003572:	f001 fffb 	bl	800556c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003576:	2000      	movs	r0, #0
 8003578:	f000 f80e 	bl	8003598 <HAL_InitTick>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d002      	beq.n	8003588 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	71fb      	strb	r3, [r7, #7]
 8003586:	e001      	b.n	800358c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003588:	f7ff fa62 	bl	8002a50 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800358c:	79fb      	ldrb	r3, [r7, #7]

}
 800358e:	4618      	mov	r0, r3
 8003590:	3708      	adds	r7, #8
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
	...

08003598 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80035a0:	2300      	movs	r3, #0
 80035a2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80035a4:	4b16      	ldr	r3, [pc, #88]	@ (8003600 <HAL_InitTick+0x68>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d022      	beq.n	80035f2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80035ac:	4b15      	ldr	r3, [pc, #84]	@ (8003604 <HAL_InitTick+0x6c>)
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	4b13      	ldr	r3, [pc, #76]	@ (8003600 <HAL_InitTick+0x68>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80035b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80035bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80035c0:	4618      	mov	r0, r3
 80035c2:	f002 f806 	bl	80055d2 <HAL_SYSTICK_Config>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d10f      	bne.n	80035ec <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2b0f      	cmp	r3, #15
 80035d0:	d809      	bhi.n	80035e6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035d2:	2200      	movs	r2, #0
 80035d4:	6879      	ldr	r1, [r7, #4]
 80035d6:	f04f 30ff 	mov.w	r0, #4294967295
 80035da:	f001 ffd2 	bl	8005582 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80035de:	4a0a      	ldr	r2, [pc, #40]	@ (8003608 <HAL_InitTick+0x70>)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6013      	str	r3, [r2, #0]
 80035e4:	e007      	b.n	80035f6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	73fb      	strb	r3, [r7, #15]
 80035ea:	e004      	b.n	80035f6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	73fb      	strb	r3, [r7, #15]
 80035f0:	e001      	b.n	80035f6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80035f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3710      	adds	r7, #16
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	20000098 	.word	0x20000098
 8003604:	20000090 	.word	0x20000090
 8003608:	20000094 	.word	0x20000094

0800360c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800360c:	b480      	push	{r7}
 800360e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003610:	4b05      	ldr	r3, [pc, #20]	@ (8003628 <HAL_IncTick+0x1c>)
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	4b05      	ldr	r3, [pc, #20]	@ (800362c <HAL_IncTick+0x20>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4413      	add	r3, r2
 800361a:	4a03      	ldr	r2, [pc, #12]	@ (8003628 <HAL_IncTick+0x1c>)
 800361c:	6013      	str	r3, [r2, #0]
}
 800361e:	bf00      	nop
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr
 8003628:	20000830 	.word	0x20000830
 800362c:	20000098 	.word	0x20000098

08003630 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003630:	b480      	push	{r7}
 8003632:	af00      	add	r7, sp, #0
  return uwTick;
 8003634:	4b03      	ldr	r3, [pc, #12]	@ (8003644 <HAL_GetTick+0x14>)
 8003636:	681b      	ldr	r3, [r3, #0]
}
 8003638:	4618      	mov	r0, r3
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	20000830 	.word	0x20000830

08003648 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003650:	f7ff ffee 	bl	8003630 <HAL_GetTick>
 8003654:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003660:	d004      	beq.n	800366c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003662:	4b09      	ldr	r3, [pc, #36]	@ (8003688 <HAL_Delay+0x40>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68fa      	ldr	r2, [r7, #12]
 8003668:	4413      	add	r3, r2
 800366a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800366c:	bf00      	nop
 800366e:	f7ff ffdf 	bl	8003630 <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	68fa      	ldr	r2, [r7, #12]
 800367a:	429a      	cmp	r2, r3
 800367c:	d8f7      	bhi.n	800366e <HAL_Delay+0x26>
  {
  }
}
 800367e:	bf00      	nop
 8003680:	bf00      	nop
 8003682:	3710      	adds	r7, #16
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	20000098 	.word	0x20000098

0800368c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	431a      	orrs	r2, r3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	609a      	str	r2, [r3, #8]
}
 80036a6:	bf00      	nop
 80036a8:	370c      	adds	r7, #12
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr

080036b2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80036b2:	b480      	push	{r7}
 80036b4:	b083      	sub	sp, #12
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	6078      	str	r0, [r7, #4]
 80036ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	431a      	orrs	r2, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	609a      	str	r2, [r3, #8]
}
 80036cc:	bf00      	nop
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr

080036d8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr

080036f4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b087      	sub	sp, #28
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	607a      	str	r2, [r7, #4]
 8003700:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	3360      	adds	r3, #96	@ 0x60
 8003706:	461a      	mov	r2, r3
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	4413      	add	r3, r2
 800370e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	4b08      	ldr	r3, [pc, #32]	@ (8003738 <LL_ADC_SetOffset+0x44>)
 8003716:	4013      	ands	r3, r2
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800371e:	683a      	ldr	r2, [r7, #0]
 8003720:	430a      	orrs	r2, r1
 8003722:	4313      	orrs	r3, r2
 8003724:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800372c:	bf00      	nop
 800372e:	371c      	adds	r7, #28
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr
 8003738:	03fff000 	.word	0x03fff000

0800373c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800373c:	b480      	push	{r7}
 800373e:	b085      	sub	sp, #20
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	3360      	adds	r3, #96	@ 0x60
 800374a:	461a      	mov	r2, r3
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	4413      	add	r3, r2
 8003752:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800375c:	4618      	mov	r0, r3
 800375e:	3714      	adds	r7, #20
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr

08003768 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003768:	b480      	push	{r7}
 800376a:	b087      	sub	sp, #28
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	3360      	adds	r3, #96	@ 0x60
 8003778:	461a      	mov	r2, r3
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	4413      	add	r3, r2
 8003780:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	431a      	orrs	r2, r3
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003792:	bf00      	nop
 8003794:	371c      	adds	r7, #28
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr

0800379e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800379e:	b480      	push	{r7}
 80037a0:	b087      	sub	sp, #28
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	60f8      	str	r0, [r7, #12]
 80037a6:	60b9      	str	r1, [r7, #8]
 80037a8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	3360      	adds	r3, #96	@ 0x60
 80037ae:	461a      	mov	r2, r3
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	4413      	add	r3, r2
 80037b6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	431a      	orrs	r2, r3
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80037c8:	bf00      	nop
 80037ca:	371c      	adds	r7, #28
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b087      	sub	sp, #28
 80037d8:	af00      	add	r7, sp, #0
 80037da:	60f8      	str	r0, [r7, #12]
 80037dc:	60b9      	str	r1, [r7, #8]
 80037de:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	3360      	adds	r3, #96	@ 0x60
 80037e4:	461a      	mov	r2, r3
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	4413      	add	r3, r2
 80037ec:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	431a      	orrs	r2, r3
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80037fe:	bf00      	nop
 8003800:	371c      	adds	r7, #28
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr

0800380a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800380a:	b480      	push	{r7}
 800380c:	b083      	sub	sp, #12
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
 8003812:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	695b      	ldr	r3, [r3, #20]
 8003818:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	431a      	orrs	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	615a      	str	r2, [r3, #20]
}
 8003824:	bf00      	nop
 8003826:	370c      	adds	r7, #12
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr

08003830 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003830:	b480      	push	{r7}
 8003832:	b083      	sub	sp, #12
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003840:	2b00      	cmp	r3, #0
 8003842:	d101      	bne.n	8003848 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003844:	2301      	movs	r3, #1
 8003846:	e000      	b.n	800384a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003848:	2300      	movs	r3, #0
}
 800384a:	4618      	mov	r0, r3
 800384c:	370c      	adds	r7, #12
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr

08003856 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003856:	b480      	push	{r7}
 8003858:	b087      	sub	sp, #28
 800385a:	af00      	add	r7, sp, #0
 800385c:	60f8      	str	r0, [r7, #12]
 800385e:	60b9      	str	r1, [r7, #8]
 8003860:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	3330      	adds	r3, #48	@ 0x30
 8003866:	461a      	mov	r2, r3
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	0a1b      	lsrs	r3, r3, #8
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	f003 030c 	and.w	r3, r3, #12
 8003872:	4413      	add	r3, r2
 8003874:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	f003 031f 	and.w	r3, r3, #31
 8003880:	211f      	movs	r1, #31
 8003882:	fa01 f303 	lsl.w	r3, r1, r3
 8003886:	43db      	mvns	r3, r3
 8003888:	401a      	ands	r2, r3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	0e9b      	lsrs	r3, r3, #26
 800388e:	f003 011f 	and.w	r1, r3, #31
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	f003 031f 	and.w	r3, r3, #31
 8003898:	fa01 f303 	lsl.w	r3, r1, r3
 800389c:	431a      	orrs	r2, r3
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80038a2:	bf00      	nop
 80038a4:	371c      	adds	r7, #28
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr

080038ae <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80038ae:	b480      	push	{r7}
 80038b0:	b083      	sub	sp, #12
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038ba:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d101      	bne.n	80038c6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80038c2:	2301      	movs	r3, #1
 80038c4:	e000      	b.n	80038c8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80038c6:	2300      	movs	r3, #0
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	370c      	adds	r7, #12
 80038cc:	46bd      	mov	sp, r7
 80038ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d2:	4770      	bx	lr

080038d4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b087      	sub	sp, #28
 80038d8:	af00      	add	r7, sp, #0
 80038da:	60f8      	str	r0, [r7, #12]
 80038dc:	60b9      	str	r1, [r7, #8]
 80038de:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	3314      	adds	r3, #20
 80038e4:	461a      	mov	r2, r3
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	0e5b      	lsrs	r3, r3, #25
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	f003 0304 	and.w	r3, r3, #4
 80038f0:	4413      	add	r3, r2
 80038f2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	0d1b      	lsrs	r3, r3, #20
 80038fc:	f003 031f 	and.w	r3, r3, #31
 8003900:	2107      	movs	r1, #7
 8003902:	fa01 f303 	lsl.w	r3, r1, r3
 8003906:	43db      	mvns	r3, r3
 8003908:	401a      	ands	r2, r3
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	0d1b      	lsrs	r3, r3, #20
 800390e:	f003 031f 	and.w	r3, r3, #31
 8003912:	6879      	ldr	r1, [r7, #4]
 8003914:	fa01 f303 	lsl.w	r3, r1, r3
 8003918:	431a      	orrs	r2, r3
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800391e:	bf00      	nop
 8003920:	371c      	adds	r7, #28
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr
	...

0800392c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800392c:	b480      	push	{r7}
 800392e:	b085      	sub	sp, #20
 8003930:	af00      	add	r7, sp, #0
 8003932:	60f8      	str	r0, [r7, #12]
 8003934:	60b9      	str	r1, [r7, #8]
 8003936:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003944:	43db      	mvns	r3, r3
 8003946:	401a      	ands	r2, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f003 0318 	and.w	r3, r3, #24
 800394e:	4908      	ldr	r1, [pc, #32]	@ (8003970 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003950:	40d9      	lsrs	r1, r3
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	400b      	ands	r3, r1
 8003956:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800395a:	431a      	orrs	r2, r3
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003962:	bf00      	nop
 8003964:	3714      	adds	r7, #20
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	0007ffff 	.word	0x0007ffff

08003974 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	f003 031f 	and.w	r3, r3, #31
}
 8003984:	4618      	mov	r0, r3
 8003986:	370c      	adds	r7, #12
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr

08003990 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	370c      	adds	r7, #12
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr

080039ac <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80039bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	6093      	str	r3, [r2, #8]
}
 80039c4:	bf00      	nop
 80039c6:	370c      	adds	r7, #12
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr

080039d0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80039e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039e4:	d101      	bne.n	80039ea <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80039e6:	2301      	movs	r3, #1
 80039e8:	e000      	b.n	80039ec <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80039ea:	2300      	movs	r3, #0
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	370c      	adds	r7, #12
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr

080039f8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b083      	sub	sp, #12
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003a08:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003a0c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003a14:	bf00      	nop
 8003a16:	370c      	adds	r7, #12
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr

08003a20 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a34:	d101      	bne.n	8003a3a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003a36:	2301      	movs	r3, #1
 8003a38:	e000      	b.n	8003a3c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	370c      	adds	r7, #12
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr

08003a48 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003a58:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003a5c:	f043 0201 	orr.w	r2, r3, #1
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003a64:	bf00      	nop
 8003a66:	370c      	adds	r7, #12
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003a80:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003a84:	f043 0202 	orr.w	r2, r3, #2
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003a8c:	bf00      	nop
 8003a8e:	370c      	adds	r7, #12
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr

08003a98 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f003 0301 	and.w	r3, r3, #1
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d101      	bne.n	8003ab0 <LL_ADC_IsEnabled+0x18>
 8003aac:	2301      	movs	r3, #1
 8003aae:	e000      	b.n	8003ab2 <LL_ADC_IsEnabled+0x1a>
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	370c      	adds	r7, #12
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr

08003abe <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003abe:	b480      	push	{r7}
 8003ac0:	b083      	sub	sp, #12
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d101      	bne.n	8003ad6 <LL_ADC_IsDisableOngoing+0x18>
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e000      	b.n	8003ad8 <LL_ADC_IsDisableOngoing+0x1a>
 8003ad6:	2300      	movs	r3, #0
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	370c      	adds	r7, #12
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b083      	sub	sp, #12
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003af4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003af8:	f043 0204 	orr.w	r2, r3, #4
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003b00:	bf00      	nop
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr

08003b0c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f003 0304 	and.w	r3, r3, #4
 8003b1c:	2b04      	cmp	r3, #4
 8003b1e:	d101      	bne.n	8003b24 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003b20:	2301      	movs	r3, #1
 8003b22:	e000      	b.n	8003b26 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003b24:	2300      	movs	r3, #0
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	370c      	adds	r7, #12
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr

08003b32 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003b32:	b480      	push	{r7}
 8003b34:	b083      	sub	sp, #12
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	f003 0308 	and.w	r3, r3, #8
 8003b42:	2b08      	cmp	r3, #8
 8003b44:	d101      	bne.n	8003b4a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003b46:	2301      	movs	r3, #1
 8003b48:	e000      	b.n	8003b4c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003b4a:	2300      	movs	r3, #0
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	370c      	adds	r7, #12
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr

08003b58 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003b58:	b590      	push	{r4, r7, lr}
 8003b5a:	b089      	sub	sp, #36	@ 0x24
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b60:	2300      	movs	r3, #0
 8003b62:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003b64:	2300      	movs	r3, #0
 8003b66:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d101      	bne.n	8003b72 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e167      	b.n	8003e42 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d109      	bne.n	8003b94 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f7fe ff89 	bl	8002a98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f7ff ff19 	bl	80039d0 <LL_ADC_IsDeepPowerDownEnabled>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d004      	beq.n	8003bae <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f7ff feff 	bl	80039ac <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f7ff ff34 	bl	8003a20 <LL_ADC_IsInternalRegulatorEnabled>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d115      	bne.n	8003bea <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7ff ff18 	bl	80039f8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003bc8:	4ba0      	ldr	r3, [pc, #640]	@ (8003e4c <HAL_ADC_Init+0x2f4>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	099b      	lsrs	r3, r3, #6
 8003bce:	4aa0      	ldr	r2, [pc, #640]	@ (8003e50 <HAL_ADC_Init+0x2f8>)
 8003bd0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bd4:	099b      	lsrs	r3, r3, #6
 8003bd6:	3301      	adds	r3, #1
 8003bd8:	005b      	lsls	r3, r3, #1
 8003bda:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003bdc:	e002      	b.n	8003be4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	3b01      	subs	r3, #1
 8003be2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d1f9      	bne.n	8003bde <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f7ff ff16 	bl	8003a20 <LL_ADC_IsInternalRegulatorEnabled>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d10d      	bne.n	8003c16 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bfe:	f043 0210 	orr.w	r2, r3, #16
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c0a:	f043 0201 	orr.w	r2, r3, #1
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f7ff ff76 	bl	8003b0c <LL_ADC_REG_IsConversionOngoing>
 8003c20:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c26:	f003 0310 	and.w	r3, r3, #16
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	f040 8100 	bne.w	8003e30 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	f040 80fc 	bne.w	8003e30 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c3c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003c40:	f043 0202 	orr.w	r2, r3, #2
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f7ff ff23 	bl	8003a98 <LL_ADC_IsEnabled>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d111      	bne.n	8003c7c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003c58:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003c5c:	f7ff ff1c 	bl	8003a98 <LL_ADC_IsEnabled>
 8003c60:	4604      	mov	r4, r0
 8003c62:	487c      	ldr	r0, [pc, #496]	@ (8003e54 <HAL_ADC_Init+0x2fc>)
 8003c64:	f7ff ff18 	bl	8003a98 <LL_ADC_IsEnabled>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	4323      	orrs	r3, r4
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d105      	bne.n	8003c7c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	4619      	mov	r1, r3
 8003c76:	4878      	ldr	r0, [pc, #480]	@ (8003e58 <HAL_ADC_Init+0x300>)
 8003c78:	f7ff fd08 	bl	800368c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	7f5b      	ldrb	r3, [r3, #29]
 8003c80:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003c86:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003c8c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003c92:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003c9a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d106      	bne.n	8003cb8 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cae:	3b01      	subs	r3, #1
 8003cb0:	045b      	lsls	r3, r3, #17
 8003cb2:	69ba      	ldr	r2, [r7, #24]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d009      	beq.n	8003cd4 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ccc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003cce:	69ba      	ldr	r2, [r7, #24]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	68da      	ldr	r2, [r3, #12]
 8003cda:	4b60      	ldr	r3, [pc, #384]	@ (8003e5c <HAL_ADC_Init+0x304>)
 8003cdc:	4013      	ands	r3, r2
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	6812      	ldr	r2, [r2, #0]
 8003ce2:	69b9      	ldr	r1, [r7, #24]
 8003ce4:	430b      	orrs	r3, r1
 8003ce6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	691b      	ldr	r3, [r3, #16]
 8003cee:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	430a      	orrs	r2, r1
 8003cfc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7ff ff15 	bl	8003b32 <LL_ADC_INJ_IsConversionOngoing>
 8003d08:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d16d      	bne.n	8003dec <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d16a      	bne.n	8003dec <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003d1a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003d22:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003d24:	4313      	orrs	r3, r2
 8003d26:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003d32:	f023 0302 	bic.w	r3, r3, #2
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	6812      	ldr	r2, [r2, #0]
 8003d3a:	69b9      	ldr	r1, [r7, #24]
 8003d3c:	430b      	orrs	r3, r1
 8003d3e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	691b      	ldr	r3, [r3, #16]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d017      	beq.n	8003d78 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	691a      	ldr	r2, [r3, #16]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003d56:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003d60:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003d64:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003d68:	687a      	ldr	r2, [r7, #4]
 8003d6a:	6911      	ldr	r1, [r2, #16]
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	6812      	ldr	r2, [r2, #0]
 8003d70:	430b      	orrs	r3, r1
 8003d72:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003d76:	e013      	b.n	8003da0 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	691a      	ldr	r2, [r3, #16]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003d86:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	6812      	ldr	r2, [r2, #0]
 8003d94:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003d98:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003d9c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d118      	bne.n	8003ddc <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	691b      	ldr	r3, [r3, #16]
 8003db0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003db4:	f023 0304 	bic.w	r3, r3, #4
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003dc0:	4311      	orrs	r1, r2
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003dc6:	4311      	orrs	r1, r2
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	431a      	orrs	r2, r3
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f042 0201 	orr.w	r2, r2, #1
 8003dd8:	611a      	str	r2, [r3, #16]
 8003dda:	e007      	b.n	8003dec <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	691a      	ldr	r2, [r3, #16]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f022 0201 	bic.w	r2, r2, #1
 8003dea:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	695b      	ldr	r3, [r3, #20]
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d10c      	bne.n	8003e0e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dfa:	f023 010f 	bic.w	r1, r3, #15
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6a1b      	ldr	r3, [r3, #32]
 8003e02:	1e5a      	subs	r2, r3, #1
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	430a      	orrs	r2, r1
 8003e0a:	631a      	str	r2, [r3, #48]	@ 0x30
 8003e0c:	e007      	b.n	8003e1e <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f022 020f 	bic.w	r2, r2, #15
 8003e1c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e22:	f023 0303 	bic.w	r3, r3, #3
 8003e26:	f043 0201 	orr.w	r2, r3, #1
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003e2e:	e007      	b.n	8003e40 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e34:	f043 0210 	orr.w	r2, r3, #16
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003e40:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3724      	adds	r7, #36	@ 0x24
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd90      	pop	{r4, r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	20000090 	.word	0x20000090
 8003e50:	053e2d63 	.word	0x053e2d63
 8003e54:	50000100 	.word	0x50000100
 8003e58:	50000300 	.word	0x50000300
 8003e5c:	fff04007 	.word	0xfff04007

08003e60 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b086      	sub	sp, #24
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003e6c:	4851      	ldr	r0, [pc, #324]	@ (8003fb4 <HAL_ADC_Start_DMA+0x154>)
 8003e6e:	f7ff fd81 	bl	8003974 <LL_ADC_GetMultimode>
 8003e72:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f7ff fe47 	bl	8003b0c <LL_ADC_REG_IsConversionOngoing>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	f040 808f 	bne.w	8003fa4 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d101      	bne.n	8003e94 <HAL_ADC_Start_DMA+0x34>
 8003e90:	2302      	movs	r3, #2
 8003e92:	e08a      	b.n	8003faa <HAL_ADC_Start_DMA+0x14a>
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d005      	beq.n	8003eae <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	2b05      	cmp	r3, #5
 8003ea6:	d002      	beq.n	8003eae <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	2b09      	cmp	r3, #9
 8003eac:	d173      	bne.n	8003f96 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003eae:	68f8      	ldr	r0, [r7, #12]
 8003eb0:	f000 feb2 	bl	8004c18 <ADC_Enable>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003eb8:	7dfb      	ldrb	r3, [r7, #23]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d166      	bne.n	8003f8c <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ec2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003ec6:	f023 0301 	bic.w	r3, r3, #1
 8003eca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a38      	ldr	r2, [pc, #224]	@ (8003fb8 <HAL_ADC_Start_DMA+0x158>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d002      	beq.n	8003ee2 <HAL_ADC_Start_DMA+0x82>
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	e001      	b.n	8003ee6 <HAL_ADC_Start_DMA+0x86>
 8003ee2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003ee6:	68fa      	ldr	r2, [r7, #12]
 8003ee8:	6812      	ldr	r2, [r2, #0]
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d002      	beq.n	8003ef4 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d105      	bne.n	8003f00 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ef8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f04:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d006      	beq.n	8003f1a <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f10:	f023 0206 	bic.w	r2, r3, #6
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	661a      	str	r2, [r3, #96]	@ 0x60
 8003f18:	e002      	b.n	8003f20 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f24:	4a25      	ldr	r2, [pc, #148]	@ (8003fbc <HAL_ADC_Start_DMA+0x15c>)
 8003f26:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f2c:	4a24      	ldr	r2, [pc, #144]	@ (8003fc0 <HAL_ADC_Start_DMA+0x160>)
 8003f2e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f34:	4a23      	ldr	r2, [pc, #140]	@ (8003fc4 <HAL_ADC_Start_DMA+0x164>)
 8003f36:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	221c      	movs	r2, #28
 8003f3e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	685a      	ldr	r2, [r3, #4]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f042 0210 	orr.w	r2, r2, #16
 8003f56:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	68da      	ldr	r2, [r3, #12]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f042 0201 	orr.w	r2, r2, #1
 8003f66:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	3340      	adds	r3, #64	@ 0x40
 8003f72:	4619      	mov	r1, r3
 8003f74:	68ba      	ldr	r2, [r7, #8]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f001 fbe0 	bl	800573c <HAL_DMA_Start_IT>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4618      	mov	r0, r3
 8003f86:	f7ff fdad 	bl	8003ae4 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003f8a:	e00d      	b.n	8003fa8 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8003f94:	e008      	b.n	8003fa8 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003fa2:	e001      	b.n	8003fa8 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003fa4:	2302      	movs	r3, #2
 8003fa6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003fa8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3718      	adds	r7, #24
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	50000300 	.word	0x50000300
 8003fb8:	50000100 	.word	0x50000100
 8003fbc:	08004de3 	.word	0x08004de3
 8003fc0:	08004ebb 	.word	0x08004ebb
 8003fc4:	08004ed7 	.word	0x08004ed7

08003fc8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b08a      	sub	sp, #40	@ 0x28
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003fe4:	4883      	ldr	r0, [pc, #524]	@ (80041f4 <HAL_ADC_IRQHandler+0x22c>)
 8003fe6:	f7ff fcc5 	bl	8003974 <LL_ADC_GetMultimode>
 8003fea:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	f003 0302 	and.w	r3, r3, #2
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d017      	beq.n	8004026 <HAL_ADC_IRQHandler+0x5e>
 8003ff6:	69bb      	ldr	r3, [r7, #24]
 8003ff8:	f003 0302 	and.w	r3, r3, #2
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d012      	beq.n	8004026 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004004:	f003 0310 	and.w	r3, r3, #16
 8004008:	2b00      	cmp	r3, #0
 800400a:	d105      	bne.n	8004018 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004010:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f001 f853 	bl	80050c4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2202      	movs	r2, #2
 8004024:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	f003 0304 	and.w	r3, r3, #4
 800402c:	2b00      	cmp	r3, #0
 800402e:	d004      	beq.n	800403a <HAL_ADC_IRQHandler+0x72>
 8004030:	69bb      	ldr	r3, [r7, #24]
 8004032:	f003 0304 	and.w	r3, r3, #4
 8004036:	2b00      	cmp	r3, #0
 8004038:	d10a      	bne.n	8004050 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004040:	2b00      	cmp	r3, #0
 8004042:	f000 8085 	beq.w	8004150 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004046:	69bb      	ldr	r3, [r7, #24]
 8004048:	f003 0308 	and.w	r3, r3, #8
 800404c:	2b00      	cmp	r3, #0
 800404e:	d07f      	beq.n	8004150 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004054:	f003 0310 	and.w	r3, r3, #16
 8004058:	2b00      	cmp	r3, #0
 800405a:	d105      	bne.n	8004068 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004060:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4618      	mov	r0, r3
 800406e:	f7ff fbdf 	bl	8003830 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004072:	4603      	mov	r3, r0
 8004074:	2b00      	cmp	r3, #0
 8004076:	d064      	beq.n	8004142 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a5e      	ldr	r2, [pc, #376]	@ (80041f8 <HAL_ADC_IRQHandler+0x230>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d002      	beq.n	8004088 <HAL_ADC_IRQHandler+0xc0>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	e001      	b.n	800408c <HAL_ADC_IRQHandler+0xc4>
 8004088:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	6812      	ldr	r2, [r2, #0]
 8004090:	4293      	cmp	r3, r2
 8004092:	d008      	beq.n	80040a6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d005      	beq.n	80040a6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	2b05      	cmp	r3, #5
 800409e:	d002      	beq.n	80040a6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	2b09      	cmp	r3, #9
 80040a4:	d104      	bne.n	80040b0 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	623b      	str	r3, [r7, #32]
 80040ae:	e00d      	b.n	80040cc <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a50      	ldr	r2, [pc, #320]	@ (80041f8 <HAL_ADC_IRQHandler+0x230>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d002      	beq.n	80040c0 <HAL_ADC_IRQHandler+0xf8>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	e001      	b.n	80040c4 <HAL_ADC_IRQHandler+0xfc>
 80040c0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80040c4:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80040cc:	6a3b      	ldr	r3, [r7, #32]
 80040ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d135      	bne.n	8004142 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 0308 	and.w	r3, r3, #8
 80040e0:	2b08      	cmp	r3, #8
 80040e2:	d12e      	bne.n	8004142 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7ff fd0f 	bl	8003b0c <LL_ADC_REG_IsConversionOngoing>
 80040ee:	4603      	mov	r3, r0
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d11a      	bne.n	800412a <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	685a      	ldr	r2, [r3, #4]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f022 020c 	bic.w	r2, r2, #12
 8004102:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004108:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004114:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004118:	2b00      	cmp	r3, #0
 800411a:	d112      	bne.n	8004142 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004120:	f043 0201 	orr.w	r2, r3, #1
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004128:	e00b      	b.n	8004142 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800412e:	f043 0210 	orr.w	r2, r3, #16
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800413a:	f043 0201 	orr.w	r2, r3, #1
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f7fd fe00 	bl	8001d48 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	220c      	movs	r2, #12
 800414e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004150:	69fb      	ldr	r3, [r7, #28]
 8004152:	f003 0320 	and.w	r3, r3, #32
 8004156:	2b00      	cmp	r3, #0
 8004158:	d004      	beq.n	8004164 <HAL_ADC_IRQHandler+0x19c>
 800415a:	69bb      	ldr	r3, [r7, #24]
 800415c:	f003 0320 	and.w	r3, r3, #32
 8004160:	2b00      	cmp	r3, #0
 8004162:	d10b      	bne.n	800417c <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800416a:	2b00      	cmp	r3, #0
 800416c:	f000 809e 	beq.w	80042ac <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004170:	69bb      	ldr	r3, [r7, #24]
 8004172:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004176:	2b00      	cmp	r3, #0
 8004178:	f000 8098 	beq.w	80042ac <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004180:	f003 0310 	and.w	r3, r3, #16
 8004184:	2b00      	cmp	r3, #0
 8004186:	d105      	bne.n	8004194 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800418c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4618      	mov	r0, r3
 800419a:	f7ff fb88 	bl	80038ae <LL_ADC_INJ_IsTriggerSourceSWStart>
 800419e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7ff fb43 	bl	8003830 <LL_ADC_REG_IsTriggerSourceSWStart>
 80041aa:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a11      	ldr	r2, [pc, #68]	@ (80041f8 <HAL_ADC_IRQHandler+0x230>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d002      	beq.n	80041bc <HAL_ADC_IRQHandler+0x1f4>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	e001      	b.n	80041c0 <HAL_ADC_IRQHandler+0x1f8>
 80041bc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80041c0:	687a      	ldr	r2, [r7, #4]
 80041c2:	6812      	ldr	r2, [r2, #0]
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d008      	beq.n	80041da <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d005      	beq.n	80041da <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	2b06      	cmp	r3, #6
 80041d2:	d002      	beq.n	80041da <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	2b07      	cmp	r3, #7
 80041d8:	d104      	bne.n	80041e4 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	623b      	str	r3, [r7, #32]
 80041e2:	e011      	b.n	8004208 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a03      	ldr	r2, [pc, #12]	@ (80041f8 <HAL_ADC_IRQHandler+0x230>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d006      	beq.n	80041fc <HAL_ADC_IRQHandler+0x234>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	e005      	b.n	8004200 <HAL_ADC_IRQHandler+0x238>
 80041f4:	50000300 	.word	0x50000300
 80041f8:	50000100 	.word	0x50000100
 80041fc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004200:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d047      	beq.n	800429e <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800420e:	6a3b      	ldr	r3, [r7, #32]
 8004210:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004214:	2b00      	cmp	r3, #0
 8004216:	d007      	beq.n	8004228 <HAL_ADC_IRQHandler+0x260>
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d03f      	beq.n	800429e <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800421e:	6a3b      	ldr	r3, [r7, #32]
 8004220:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8004224:	2b00      	cmp	r3, #0
 8004226:	d13a      	bne.n	800429e <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004232:	2b40      	cmp	r3, #64	@ 0x40
 8004234:	d133      	bne.n	800429e <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004236:	6a3b      	ldr	r3, [r7, #32]
 8004238:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d12e      	bne.n	800429e <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4618      	mov	r0, r3
 8004246:	f7ff fc74 	bl	8003b32 <LL_ADC_INJ_IsConversionOngoing>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d11a      	bne.n	8004286 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	685a      	ldr	r2, [r3, #4]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800425e:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004264:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004270:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004274:	2b00      	cmp	r3, #0
 8004276:	d112      	bne.n	800429e <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800427c:	f043 0201 	orr.w	r2, r3, #1
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004284:	e00b      	b.n	800429e <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800428a:	f043 0210 	orr.w	r2, r3, #16
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004296:	f043 0201 	orr.w	r2, r3, #1
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 fee8 	bl	8005074 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2260      	movs	r2, #96	@ 0x60
 80042aa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80042ac:	69fb      	ldr	r3, [r7, #28]
 80042ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d011      	beq.n	80042da <HAL_ADC_IRQHandler+0x312>
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d00c      	beq.n	80042da <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042c4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	f000 f89f 	bl	8004410 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	2280      	movs	r2, #128	@ 0x80
 80042d8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80042da:	69fb      	ldr	r3, [r7, #28]
 80042dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d012      	beq.n	800430a <HAL_ADC_IRQHandler+0x342>
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00d      	beq.n	800430a <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042f2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 fece 	bl	800509c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004308:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004310:	2b00      	cmp	r3, #0
 8004312:	d012      	beq.n	800433a <HAL_ADC_IRQHandler+0x372>
 8004314:	69bb      	ldr	r3, [r7, #24]
 8004316:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00d      	beq.n	800433a <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004322:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 fec0 	bl	80050b0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004338:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	f003 0310 	and.w	r3, r3, #16
 8004340:	2b00      	cmp	r3, #0
 8004342:	d036      	beq.n	80043b2 <HAL_ADC_IRQHandler+0x3ea>
 8004344:	69bb      	ldr	r3, [r7, #24]
 8004346:	f003 0310 	and.w	r3, r3, #16
 800434a:	2b00      	cmp	r3, #0
 800434c:	d031      	beq.n	80043b2 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004352:	2b00      	cmp	r3, #0
 8004354:	d102      	bne.n	800435c <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8004356:	2301      	movs	r3, #1
 8004358:	627b      	str	r3, [r7, #36]	@ 0x24
 800435a:	e014      	b.n	8004386 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d008      	beq.n	8004374 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004362:	4825      	ldr	r0, [pc, #148]	@ (80043f8 <HAL_ADC_IRQHandler+0x430>)
 8004364:	f7ff fb14 	bl	8003990 <LL_ADC_GetMultiDMATransfer>
 8004368:	4603      	mov	r3, r0
 800436a:	2b00      	cmp	r3, #0
 800436c:	d00b      	beq.n	8004386 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 800436e:	2301      	movs	r3, #1
 8004370:	627b      	str	r3, [r7, #36]	@ 0x24
 8004372:	e008      	b.n	8004386 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	f003 0301 	and.w	r3, r3, #1
 800437e:	2b00      	cmp	r3, #0
 8004380:	d001      	beq.n	8004386 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8004382:	2301      	movs	r3, #1
 8004384:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8004386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004388:	2b01      	cmp	r3, #1
 800438a:	d10e      	bne.n	80043aa <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004390:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800439c:	f043 0202 	orr.w	r2, r3, #2
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	f000 f83d 	bl	8004424 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	2210      	movs	r2, #16
 80043b0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d018      	beq.n	80043ee <HAL_ADC_IRQHandler+0x426>
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d013      	beq.n	80043ee <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ca:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043d6:	f043 0208 	orr.w	r2, r3, #8
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80043e6:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f000 fe4d 	bl	8005088 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80043ee:	bf00      	nop
 80043f0:	3728      	adds	r7, #40	@ 0x28
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}
 80043f6:	bf00      	nop
 80043f8:	50000300 	.word	0x50000300

080043fc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004404:	bf00      	nop
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800442c:	bf00      	nop
 800442e:	370c      	adds	r7, #12
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b0b6      	sub	sp, #216	@ 0xd8
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004442:	2300      	movs	r3, #0
 8004444:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004448:	2300      	movs	r3, #0
 800444a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004452:	2b01      	cmp	r3, #1
 8004454:	d101      	bne.n	800445a <HAL_ADC_ConfigChannel+0x22>
 8004456:	2302      	movs	r3, #2
 8004458:	e3c8      	b.n	8004bec <HAL_ADC_ConfigChannel+0x7b4>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2201      	movs	r2, #1
 800445e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4618      	mov	r0, r3
 8004468:	f7ff fb50 	bl	8003b0c <LL_ADC_REG_IsConversionOngoing>
 800446c:	4603      	mov	r3, r0
 800446e:	2b00      	cmp	r3, #0
 8004470:	f040 83ad 	bne.w	8004bce <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6818      	ldr	r0, [r3, #0]
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	6859      	ldr	r1, [r3, #4]
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	461a      	mov	r2, r3
 8004482:	f7ff f9e8 	bl	8003856 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4618      	mov	r0, r3
 800448c:	f7ff fb3e 	bl	8003b0c <LL_ADC_REG_IsConversionOngoing>
 8004490:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4618      	mov	r0, r3
 800449a:	f7ff fb4a 	bl	8003b32 <LL_ADC_INJ_IsConversionOngoing>
 800449e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80044a2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	f040 81d9 	bne.w	800485e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80044ac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	f040 81d4 	bne.w	800485e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80044be:	d10f      	bne.n	80044e0 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6818      	ldr	r0, [r3, #0]
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	2200      	movs	r2, #0
 80044ca:	4619      	mov	r1, r3
 80044cc:	f7ff fa02 	bl	80038d4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80044d8:	4618      	mov	r0, r3
 80044da:	f7ff f996 	bl	800380a <LL_ADC_SetSamplingTimeCommonConfig>
 80044de:	e00e      	b.n	80044fe <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6818      	ldr	r0, [r3, #0]
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	6819      	ldr	r1, [r3, #0]
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	461a      	mov	r2, r3
 80044ee:	f7ff f9f1 	bl	80038d4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2100      	movs	r1, #0
 80044f8:	4618      	mov	r0, r3
 80044fa:	f7ff f986 	bl	800380a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	695a      	ldr	r2, [r3, #20]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	08db      	lsrs	r3, r3, #3
 800450a:	f003 0303 	and.w	r3, r3, #3
 800450e:	005b      	lsls	r3, r3, #1
 8004510:	fa02 f303 	lsl.w	r3, r2, r3
 8004514:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	2b04      	cmp	r3, #4
 800451e:	d022      	beq.n	8004566 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6818      	ldr	r0, [r3, #0]
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	6919      	ldr	r1, [r3, #16]
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004530:	f7ff f8e0 	bl	80036f4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6818      	ldr	r0, [r3, #0]
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	6919      	ldr	r1, [r3, #16]
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	699b      	ldr	r3, [r3, #24]
 8004540:	461a      	mov	r2, r3
 8004542:	f7ff f92c 	bl	800379e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6818      	ldr	r0, [r3, #0]
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004552:	2b01      	cmp	r3, #1
 8004554:	d102      	bne.n	800455c <HAL_ADC_ConfigChannel+0x124>
 8004556:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800455a:	e000      	b.n	800455e <HAL_ADC_ConfigChannel+0x126>
 800455c:	2300      	movs	r3, #0
 800455e:	461a      	mov	r2, r3
 8004560:	f7ff f938 	bl	80037d4 <LL_ADC_SetOffsetSaturation>
 8004564:	e17b      	b.n	800485e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2100      	movs	r1, #0
 800456c:	4618      	mov	r0, r3
 800456e:	f7ff f8e5 	bl	800373c <LL_ADC_GetOffsetChannel>
 8004572:	4603      	mov	r3, r0
 8004574:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004578:	2b00      	cmp	r3, #0
 800457a:	d10a      	bne.n	8004592 <HAL_ADC_ConfigChannel+0x15a>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2100      	movs	r1, #0
 8004582:	4618      	mov	r0, r3
 8004584:	f7ff f8da 	bl	800373c <LL_ADC_GetOffsetChannel>
 8004588:	4603      	mov	r3, r0
 800458a:	0e9b      	lsrs	r3, r3, #26
 800458c:	f003 021f 	and.w	r2, r3, #31
 8004590:	e01e      	b.n	80045d0 <HAL_ADC_ConfigChannel+0x198>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	2100      	movs	r1, #0
 8004598:	4618      	mov	r0, r3
 800459a:	f7ff f8cf 	bl	800373c <LL_ADC_GetOffsetChannel>
 800459e:	4603      	mov	r3, r0
 80045a0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045a4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80045a8:	fa93 f3a3 	rbit	r3, r3
 80045ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80045b0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80045b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80045b8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d101      	bne.n	80045c4 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80045c0:	2320      	movs	r3, #32
 80045c2:	e004      	b.n	80045ce <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80045c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80045c8:	fab3 f383 	clz	r3, r3
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d105      	bne.n	80045e8 <HAL_ADC_ConfigChannel+0x1b0>
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	0e9b      	lsrs	r3, r3, #26
 80045e2:	f003 031f 	and.w	r3, r3, #31
 80045e6:	e018      	b.n	800461a <HAL_ADC_ConfigChannel+0x1e2>
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045f0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80045f4:	fa93 f3a3 	rbit	r3, r3
 80045f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80045fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004600:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004604:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004608:	2b00      	cmp	r3, #0
 800460a:	d101      	bne.n	8004610 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 800460c:	2320      	movs	r3, #32
 800460e:	e004      	b.n	800461a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8004610:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004614:	fab3 f383 	clz	r3, r3
 8004618:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800461a:	429a      	cmp	r2, r3
 800461c:	d106      	bne.n	800462c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	2200      	movs	r2, #0
 8004624:	2100      	movs	r1, #0
 8004626:	4618      	mov	r0, r3
 8004628:	f7ff f89e 	bl	8003768 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2101      	movs	r1, #1
 8004632:	4618      	mov	r0, r3
 8004634:	f7ff f882 	bl	800373c <LL_ADC_GetOffsetChannel>
 8004638:	4603      	mov	r3, r0
 800463a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800463e:	2b00      	cmp	r3, #0
 8004640:	d10a      	bne.n	8004658 <HAL_ADC_ConfigChannel+0x220>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	2101      	movs	r1, #1
 8004648:	4618      	mov	r0, r3
 800464a:	f7ff f877 	bl	800373c <LL_ADC_GetOffsetChannel>
 800464e:	4603      	mov	r3, r0
 8004650:	0e9b      	lsrs	r3, r3, #26
 8004652:	f003 021f 	and.w	r2, r3, #31
 8004656:	e01e      	b.n	8004696 <HAL_ADC_ConfigChannel+0x25e>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2101      	movs	r1, #1
 800465e:	4618      	mov	r0, r3
 8004660:	f7ff f86c 	bl	800373c <LL_ADC_GetOffsetChannel>
 8004664:	4603      	mov	r3, r0
 8004666:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800466a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800466e:	fa93 f3a3 	rbit	r3, r3
 8004672:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004676:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800467a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800467e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004682:	2b00      	cmp	r3, #0
 8004684:	d101      	bne.n	800468a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8004686:	2320      	movs	r3, #32
 8004688:	e004      	b.n	8004694 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800468a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800468e:	fab3 f383 	clz	r3, r3
 8004692:	b2db      	uxtb	r3, r3
 8004694:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d105      	bne.n	80046ae <HAL_ADC_ConfigChannel+0x276>
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	0e9b      	lsrs	r3, r3, #26
 80046a8:	f003 031f 	and.w	r3, r3, #31
 80046ac:	e018      	b.n	80046e0 <HAL_ADC_ConfigChannel+0x2a8>
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046b6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80046ba:	fa93 f3a3 	rbit	r3, r3
 80046be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80046c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80046c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80046ca:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d101      	bne.n	80046d6 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80046d2:	2320      	movs	r3, #32
 80046d4:	e004      	b.n	80046e0 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80046d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80046da:	fab3 f383 	clz	r3, r3
 80046de:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d106      	bne.n	80046f2 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2200      	movs	r2, #0
 80046ea:	2101      	movs	r1, #1
 80046ec:	4618      	mov	r0, r3
 80046ee:	f7ff f83b 	bl	8003768 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2102      	movs	r1, #2
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7ff f81f 	bl	800373c <LL_ADC_GetOffsetChannel>
 80046fe:	4603      	mov	r3, r0
 8004700:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004704:	2b00      	cmp	r3, #0
 8004706:	d10a      	bne.n	800471e <HAL_ADC_ConfigChannel+0x2e6>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	2102      	movs	r1, #2
 800470e:	4618      	mov	r0, r3
 8004710:	f7ff f814 	bl	800373c <LL_ADC_GetOffsetChannel>
 8004714:	4603      	mov	r3, r0
 8004716:	0e9b      	lsrs	r3, r3, #26
 8004718:	f003 021f 	and.w	r2, r3, #31
 800471c:	e01e      	b.n	800475c <HAL_ADC_ConfigChannel+0x324>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	2102      	movs	r1, #2
 8004724:	4618      	mov	r0, r3
 8004726:	f7ff f809 	bl	800373c <LL_ADC_GetOffsetChannel>
 800472a:	4603      	mov	r3, r0
 800472c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004730:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004734:	fa93 f3a3 	rbit	r3, r3
 8004738:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800473c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004740:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004744:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004748:	2b00      	cmp	r3, #0
 800474a:	d101      	bne.n	8004750 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 800474c:	2320      	movs	r3, #32
 800474e:	e004      	b.n	800475a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8004750:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004754:	fab3 f383 	clz	r3, r3
 8004758:	b2db      	uxtb	r3, r3
 800475a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004764:	2b00      	cmp	r3, #0
 8004766:	d105      	bne.n	8004774 <HAL_ADC_ConfigChannel+0x33c>
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	0e9b      	lsrs	r3, r3, #26
 800476e:	f003 031f 	and.w	r3, r3, #31
 8004772:	e016      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x36a>
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800477c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004780:	fa93 f3a3 	rbit	r3, r3
 8004784:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004786:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004788:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800478c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004790:	2b00      	cmp	r3, #0
 8004792:	d101      	bne.n	8004798 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8004794:	2320      	movs	r3, #32
 8004796:	e004      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8004798:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800479c:	fab3 f383 	clz	r3, r3
 80047a0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80047a2:	429a      	cmp	r2, r3
 80047a4:	d106      	bne.n	80047b4 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2200      	movs	r2, #0
 80047ac:	2102      	movs	r1, #2
 80047ae:	4618      	mov	r0, r3
 80047b0:	f7fe ffda 	bl	8003768 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	2103      	movs	r1, #3
 80047ba:	4618      	mov	r0, r3
 80047bc:	f7fe ffbe 	bl	800373c <LL_ADC_GetOffsetChannel>
 80047c0:	4603      	mov	r3, r0
 80047c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d10a      	bne.n	80047e0 <HAL_ADC_ConfigChannel+0x3a8>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	2103      	movs	r1, #3
 80047d0:	4618      	mov	r0, r3
 80047d2:	f7fe ffb3 	bl	800373c <LL_ADC_GetOffsetChannel>
 80047d6:	4603      	mov	r3, r0
 80047d8:	0e9b      	lsrs	r3, r3, #26
 80047da:	f003 021f 	and.w	r2, r3, #31
 80047de:	e017      	b.n	8004810 <HAL_ADC_ConfigChannel+0x3d8>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2103      	movs	r1, #3
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7fe ffa8 	bl	800373c <LL_ADC_GetOffsetChannel>
 80047ec:	4603      	mov	r3, r0
 80047ee:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80047f2:	fa93 f3a3 	rbit	r3, r3
 80047f6:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80047f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80047fa:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80047fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d101      	bne.n	8004806 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8004802:	2320      	movs	r3, #32
 8004804:	e003      	b.n	800480e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8004806:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004808:	fab3 f383 	clz	r3, r3
 800480c:	b2db      	uxtb	r3, r3
 800480e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004818:	2b00      	cmp	r3, #0
 800481a:	d105      	bne.n	8004828 <HAL_ADC_ConfigChannel+0x3f0>
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	0e9b      	lsrs	r3, r3, #26
 8004822:	f003 031f 	and.w	r3, r3, #31
 8004826:	e011      	b.n	800484c <HAL_ADC_ConfigChannel+0x414>
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800482e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004830:	fa93 f3a3 	rbit	r3, r3
 8004834:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004836:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004838:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800483a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800483c:	2b00      	cmp	r3, #0
 800483e:	d101      	bne.n	8004844 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8004840:	2320      	movs	r3, #32
 8004842:	e003      	b.n	800484c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8004844:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004846:	fab3 f383 	clz	r3, r3
 800484a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800484c:	429a      	cmp	r2, r3
 800484e:	d106      	bne.n	800485e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2200      	movs	r2, #0
 8004856:	2103      	movs	r1, #3
 8004858:	4618      	mov	r0, r3
 800485a:	f7fe ff85 	bl	8003768 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4618      	mov	r0, r3
 8004864:	f7ff f918 	bl	8003a98 <LL_ADC_IsEnabled>
 8004868:	4603      	mov	r3, r0
 800486a:	2b00      	cmp	r3, #0
 800486c:	f040 8140 	bne.w	8004af0 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6818      	ldr	r0, [r3, #0]
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	6819      	ldr	r1, [r3, #0]
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	461a      	mov	r2, r3
 800487e:	f7ff f855 	bl	800392c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	4a8f      	ldr	r2, [pc, #572]	@ (8004ac4 <HAL_ADC_ConfigChannel+0x68c>)
 8004888:	4293      	cmp	r3, r2
 800488a:	f040 8131 	bne.w	8004af0 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800489a:	2b00      	cmp	r3, #0
 800489c:	d10b      	bne.n	80048b6 <HAL_ADC_ConfigChannel+0x47e>
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	0e9b      	lsrs	r3, r3, #26
 80048a4:	3301      	adds	r3, #1
 80048a6:	f003 031f 	and.w	r3, r3, #31
 80048aa:	2b09      	cmp	r3, #9
 80048ac:	bf94      	ite	ls
 80048ae:	2301      	movls	r3, #1
 80048b0:	2300      	movhi	r3, #0
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	e019      	b.n	80048ea <HAL_ADC_ConfigChannel+0x4b2>
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80048be:	fa93 f3a3 	rbit	r3, r3
 80048c2:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80048c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80048c6:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80048c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d101      	bne.n	80048d2 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80048ce:	2320      	movs	r3, #32
 80048d0:	e003      	b.n	80048da <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80048d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80048d4:	fab3 f383 	clz	r3, r3
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	3301      	adds	r3, #1
 80048dc:	f003 031f 	and.w	r3, r3, #31
 80048e0:	2b09      	cmp	r3, #9
 80048e2:	bf94      	ite	ls
 80048e4:	2301      	movls	r3, #1
 80048e6:	2300      	movhi	r3, #0
 80048e8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d079      	beq.n	80049e2 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d107      	bne.n	800490a <HAL_ADC_ConfigChannel+0x4d2>
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	0e9b      	lsrs	r3, r3, #26
 8004900:	3301      	adds	r3, #1
 8004902:	069b      	lsls	r3, r3, #26
 8004904:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004908:	e015      	b.n	8004936 <HAL_ADC_ConfigChannel+0x4fe>
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004910:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004912:	fa93 f3a3 	rbit	r3, r3
 8004916:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004918:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800491a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800491c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800491e:	2b00      	cmp	r3, #0
 8004920:	d101      	bne.n	8004926 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8004922:	2320      	movs	r3, #32
 8004924:	e003      	b.n	800492e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8004926:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004928:	fab3 f383 	clz	r3, r3
 800492c:	b2db      	uxtb	r3, r3
 800492e:	3301      	adds	r3, #1
 8004930:	069b      	lsls	r3, r3, #26
 8004932:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800493e:	2b00      	cmp	r3, #0
 8004940:	d109      	bne.n	8004956 <HAL_ADC_ConfigChannel+0x51e>
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	0e9b      	lsrs	r3, r3, #26
 8004948:	3301      	adds	r3, #1
 800494a:	f003 031f 	and.w	r3, r3, #31
 800494e:	2101      	movs	r1, #1
 8004950:	fa01 f303 	lsl.w	r3, r1, r3
 8004954:	e017      	b.n	8004986 <HAL_ADC_ConfigChannel+0x54e>
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800495c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800495e:	fa93 f3a3 	rbit	r3, r3
 8004962:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004964:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004966:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004968:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800496a:	2b00      	cmp	r3, #0
 800496c:	d101      	bne.n	8004972 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800496e:	2320      	movs	r3, #32
 8004970:	e003      	b.n	800497a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8004972:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004974:	fab3 f383 	clz	r3, r3
 8004978:	b2db      	uxtb	r3, r3
 800497a:	3301      	adds	r3, #1
 800497c:	f003 031f 	and.w	r3, r3, #31
 8004980:	2101      	movs	r1, #1
 8004982:	fa01 f303 	lsl.w	r3, r1, r3
 8004986:	ea42 0103 	orr.w	r1, r2, r3
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004992:	2b00      	cmp	r3, #0
 8004994:	d10a      	bne.n	80049ac <HAL_ADC_ConfigChannel+0x574>
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	0e9b      	lsrs	r3, r3, #26
 800499c:	3301      	adds	r3, #1
 800499e:	f003 021f 	and.w	r2, r3, #31
 80049a2:	4613      	mov	r3, r2
 80049a4:	005b      	lsls	r3, r3, #1
 80049a6:	4413      	add	r3, r2
 80049a8:	051b      	lsls	r3, r3, #20
 80049aa:	e018      	b.n	80049de <HAL_ADC_ConfigChannel+0x5a6>
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049b4:	fa93 f3a3 	rbit	r3, r3
 80049b8:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80049ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80049be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d101      	bne.n	80049c8 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80049c4:	2320      	movs	r3, #32
 80049c6:	e003      	b.n	80049d0 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80049c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049ca:	fab3 f383 	clz	r3, r3
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	3301      	adds	r3, #1
 80049d2:	f003 021f 	and.w	r2, r3, #31
 80049d6:	4613      	mov	r3, r2
 80049d8:	005b      	lsls	r3, r3, #1
 80049da:	4413      	add	r3, r2
 80049dc:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80049de:	430b      	orrs	r3, r1
 80049e0:	e081      	b.n	8004ae6 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d107      	bne.n	80049fe <HAL_ADC_ConfigChannel+0x5c6>
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	0e9b      	lsrs	r3, r3, #26
 80049f4:	3301      	adds	r3, #1
 80049f6:	069b      	lsls	r3, r3, #26
 80049f8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80049fc:	e015      	b.n	8004a2a <HAL_ADC_ConfigChannel+0x5f2>
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a06:	fa93 f3a3 	rbit	r3, r3
 8004a0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a0e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8004a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d101      	bne.n	8004a1a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8004a16:	2320      	movs	r3, #32
 8004a18:	e003      	b.n	8004a22 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8004a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a1c:	fab3 f383 	clz	r3, r3
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	3301      	adds	r3, #1
 8004a24:	069b      	lsls	r3, r3, #26
 8004a26:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d109      	bne.n	8004a4a <HAL_ADC_ConfigChannel+0x612>
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	0e9b      	lsrs	r3, r3, #26
 8004a3c:	3301      	adds	r3, #1
 8004a3e:	f003 031f 	and.w	r3, r3, #31
 8004a42:	2101      	movs	r1, #1
 8004a44:	fa01 f303 	lsl.w	r3, r1, r3
 8004a48:	e017      	b.n	8004a7a <HAL_ADC_ConfigChannel+0x642>
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a50:	6a3b      	ldr	r3, [r7, #32]
 8004a52:	fa93 f3a3 	rbit	r3, r3
 8004a56:	61fb      	str	r3, [r7, #28]
  return result;
 8004a58:	69fb      	ldr	r3, [r7, #28]
 8004a5a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d101      	bne.n	8004a66 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8004a62:	2320      	movs	r3, #32
 8004a64:	e003      	b.n	8004a6e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8004a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a68:	fab3 f383 	clz	r3, r3
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	3301      	adds	r3, #1
 8004a70:	f003 031f 	and.w	r3, r3, #31
 8004a74:	2101      	movs	r1, #1
 8004a76:	fa01 f303 	lsl.w	r3, r1, r3
 8004a7a:	ea42 0103 	orr.w	r1, r2, r3
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d10d      	bne.n	8004aa6 <HAL_ADC_ConfigChannel+0x66e>
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	0e9b      	lsrs	r3, r3, #26
 8004a90:	3301      	adds	r3, #1
 8004a92:	f003 021f 	and.w	r2, r3, #31
 8004a96:	4613      	mov	r3, r2
 8004a98:	005b      	lsls	r3, r3, #1
 8004a9a:	4413      	add	r3, r2
 8004a9c:	3b1e      	subs	r3, #30
 8004a9e:	051b      	lsls	r3, r3, #20
 8004aa0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004aa4:	e01e      	b.n	8004ae4 <HAL_ADC_ConfigChannel+0x6ac>
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	fa93 f3a3 	rbit	r3, r3
 8004ab2:	613b      	str	r3, [r7, #16]
  return result;
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004ab8:	69bb      	ldr	r3, [r7, #24]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d104      	bne.n	8004ac8 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8004abe:	2320      	movs	r3, #32
 8004ac0:	e006      	b.n	8004ad0 <HAL_ADC_ConfigChannel+0x698>
 8004ac2:	bf00      	nop
 8004ac4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004ac8:	69bb      	ldr	r3, [r7, #24]
 8004aca:	fab3 f383 	clz	r3, r3
 8004ace:	b2db      	uxtb	r3, r3
 8004ad0:	3301      	adds	r3, #1
 8004ad2:	f003 021f 	and.w	r2, r3, #31
 8004ad6:	4613      	mov	r3, r2
 8004ad8:	005b      	lsls	r3, r3, #1
 8004ada:	4413      	add	r3, r2
 8004adc:	3b1e      	subs	r3, #30
 8004ade:	051b      	lsls	r3, r3, #20
 8004ae0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ae4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004ae6:	683a      	ldr	r2, [r7, #0]
 8004ae8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004aea:	4619      	mov	r1, r3
 8004aec:	f7fe fef2 	bl	80038d4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	4b3f      	ldr	r3, [pc, #252]	@ (8004bf4 <HAL_ADC_ConfigChannel+0x7bc>)
 8004af6:	4013      	ands	r3, r2
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d071      	beq.n	8004be0 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004afc:	483e      	ldr	r0, [pc, #248]	@ (8004bf8 <HAL_ADC_ConfigChannel+0x7c0>)
 8004afe:	f7fe fdeb 	bl	80036d8 <LL_ADC_GetCommonPathInternalCh>
 8004b02:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a3c      	ldr	r2, [pc, #240]	@ (8004bfc <HAL_ADC_ConfigChannel+0x7c4>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d004      	beq.n	8004b1a <HAL_ADC_ConfigChannel+0x6e2>
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a3a      	ldr	r2, [pc, #232]	@ (8004c00 <HAL_ADC_ConfigChannel+0x7c8>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d127      	bne.n	8004b6a <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004b1a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004b1e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d121      	bne.n	8004b6a <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b2e:	d157      	bne.n	8004be0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b30:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004b34:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004b38:	4619      	mov	r1, r3
 8004b3a:	482f      	ldr	r0, [pc, #188]	@ (8004bf8 <HAL_ADC_ConfigChannel+0x7c0>)
 8004b3c:	f7fe fdb9 	bl	80036b2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b40:	4b30      	ldr	r3, [pc, #192]	@ (8004c04 <HAL_ADC_ConfigChannel+0x7cc>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	099b      	lsrs	r3, r3, #6
 8004b46:	4a30      	ldr	r2, [pc, #192]	@ (8004c08 <HAL_ADC_ConfigChannel+0x7d0>)
 8004b48:	fba2 2303 	umull	r2, r3, r2, r3
 8004b4c:	099b      	lsrs	r3, r3, #6
 8004b4e:	1c5a      	adds	r2, r3, #1
 8004b50:	4613      	mov	r3, r2
 8004b52:	005b      	lsls	r3, r3, #1
 8004b54:	4413      	add	r3, r2
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004b5a:	e002      	b.n	8004b62 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d1f9      	bne.n	8004b5c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b68:	e03a      	b.n	8004be0 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a27      	ldr	r2, [pc, #156]	@ (8004c0c <HAL_ADC_ConfigChannel+0x7d4>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d113      	bne.n	8004b9c <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004b74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004b78:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d10d      	bne.n	8004b9c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a22      	ldr	r2, [pc, #136]	@ (8004c10 <HAL_ADC_ConfigChannel+0x7d8>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d02a      	beq.n	8004be0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b8a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004b8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b92:	4619      	mov	r1, r3
 8004b94:	4818      	ldr	r0, [pc, #96]	@ (8004bf8 <HAL_ADC_ConfigChannel+0x7c0>)
 8004b96:	f7fe fd8c 	bl	80036b2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b9a:	e021      	b.n	8004be0 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a1c      	ldr	r2, [pc, #112]	@ (8004c14 <HAL_ADC_ConfigChannel+0x7dc>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d11c      	bne.n	8004be0 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004ba6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004baa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d116      	bne.n	8004be0 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a16      	ldr	r2, [pc, #88]	@ (8004c10 <HAL_ADC_ConfigChannel+0x7d8>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d011      	beq.n	8004be0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004bbc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004bc0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	480c      	ldr	r0, [pc, #48]	@ (8004bf8 <HAL_ADC_ConfigChannel+0x7c0>)
 8004bc8:	f7fe fd73 	bl	80036b2 <LL_ADC_SetCommonPathInternalCh>
 8004bcc:	e008      	b.n	8004be0 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bd2:	f043 0220 	orr.w	r2, r3, #32
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004be8:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	37d8      	adds	r7, #216	@ 0xd8
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	80080000 	.word	0x80080000
 8004bf8:	50000300 	.word	0x50000300
 8004bfc:	c3210000 	.word	0xc3210000
 8004c00:	90c00010 	.word	0x90c00010
 8004c04:	20000090 	.word	0x20000090
 8004c08:	053e2d63 	.word	0x053e2d63
 8004c0c:	c7520000 	.word	0xc7520000
 8004c10:	50000100 	.word	0x50000100
 8004c14:	cb840000 	.word	0xcb840000

08004c18 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004c20:	2300      	movs	r3, #0
 8004c22:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f7fe ff35 	bl	8003a98 <LL_ADC_IsEnabled>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d169      	bne.n	8004d08 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	689a      	ldr	r2, [r3, #8]
 8004c3a:	4b36      	ldr	r3, [pc, #216]	@ (8004d14 <ADC_Enable+0xfc>)
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d00d      	beq.n	8004c5e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c46:	f043 0210 	orr.w	r2, r3, #16
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c52:	f043 0201 	orr.w	r2, r3, #1
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e055      	b.n	8004d0a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4618      	mov	r0, r3
 8004c64:	f7fe fef0 	bl	8003a48 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004c68:	482b      	ldr	r0, [pc, #172]	@ (8004d18 <ADC_Enable+0x100>)
 8004c6a:	f7fe fd35 	bl	80036d8 <LL_ADC_GetCommonPathInternalCh>
 8004c6e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004c70:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d013      	beq.n	8004ca0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004c78:	4b28      	ldr	r3, [pc, #160]	@ (8004d1c <ADC_Enable+0x104>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	099b      	lsrs	r3, r3, #6
 8004c7e:	4a28      	ldr	r2, [pc, #160]	@ (8004d20 <ADC_Enable+0x108>)
 8004c80:	fba2 2303 	umull	r2, r3, r2, r3
 8004c84:	099b      	lsrs	r3, r3, #6
 8004c86:	1c5a      	adds	r2, r3, #1
 8004c88:	4613      	mov	r3, r2
 8004c8a:	005b      	lsls	r3, r3, #1
 8004c8c:	4413      	add	r3, r2
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004c92:	e002      	b.n	8004c9a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	3b01      	subs	r3, #1
 8004c98:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d1f9      	bne.n	8004c94 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004ca0:	f7fe fcc6 	bl	8003630 <HAL_GetTick>
 8004ca4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004ca6:	e028      	b.n	8004cfa <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4618      	mov	r0, r3
 8004cae:	f7fe fef3 	bl	8003a98 <LL_ADC_IsEnabled>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d104      	bne.n	8004cc2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f7fe fec3 	bl	8003a48 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004cc2:	f7fe fcb5 	bl	8003630 <HAL_GetTick>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	2b02      	cmp	r3, #2
 8004cce:	d914      	bls.n	8004cfa <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0301 	and.w	r3, r3, #1
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d00d      	beq.n	8004cfa <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ce2:	f043 0210 	orr.w	r2, r3, #16
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cee:	f043 0201 	orr.w	r2, r3, #1
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e007      	b.n	8004d0a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0301 	and.w	r3, r3, #1
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d1cf      	bne.n	8004ca8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3710      	adds	r7, #16
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	bf00      	nop
 8004d14:	8000003f 	.word	0x8000003f
 8004d18:	50000300 	.word	0x50000300
 8004d1c:	20000090 	.word	0x20000090
 8004d20:	053e2d63 	.word	0x053e2d63

08004d24 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b084      	sub	sp, #16
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4618      	mov	r0, r3
 8004d32:	f7fe fec4 	bl	8003abe <LL_ADC_IsDisableOngoing>
 8004d36:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f7fe feab 	bl	8003a98 <LL_ADC_IsEnabled>
 8004d42:	4603      	mov	r3, r0
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d047      	beq.n	8004dd8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d144      	bne.n	8004dd8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	f003 030d 	and.w	r3, r3, #13
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d10c      	bne.n	8004d76 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4618      	mov	r0, r3
 8004d62:	f7fe fe85 	bl	8003a70 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	2203      	movs	r2, #3
 8004d6c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004d6e:	f7fe fc5f 	bl	8003630 <HAL_GetTick>
 8004d72:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004d74:	e029      	b.n	8004dca <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d7a:	f043 0210 	orr.w	r2, r3, #16
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d86:	f043 0201 	orr.w	r2, r3, #1
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e023      	b.n	8004dda <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004d92:	f7fe fc4d 	bl	8003630 <HAL_GetTick>
 8004d96:	4602      	mov	r2, r0
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	1ad3      	subs	r3, r2, r3
 8004d9c:	2b02      	cmp	r3, #2
 8004d9e:	d914      	bls.n	8004dca <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	f003 0301 	and.w	r3, r3, #1
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00d      	beq.n	8004dca <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004db2:	f043 0210 	orr.w	r2, r3, #16
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dbe:	f043 0201 	orr.w	r2, r3, #1
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e007      	b.n	8004dda <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	f003 0301 	and.w	r3, r3, #1
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1dc      	bne.n	8004d92 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004dd8:	2300      	movs	r3, #0
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3710      	adds	r7, #16
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}

08004de2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004de2:	b580      	push	{r7, lr}
 8004de4:	b084      	sub	sp, #16
 8004de6:	af00      	add	r7, sp, #0
 8004de8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dee:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004df4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d14b      	bne.n	8004e94 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e00:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 0308 	and.w	r3, r3, #8
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d021      	beq.n	8004e5a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f7fe fd08 	bl	8003830 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004e20:	4603      	mov	r3, r0
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d032      	beq.n	8004e8c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68db      	ldr	r3, [r3, #12]
 8004e2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d12b      	bne.n	8004e8c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d11f      	bne.n	8004e8c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e50:	f043 0201 	orr.w	r2, r3, #1
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004e58:	e018      	b.n	8004e8c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	f003 0302 	and.w	r3, r3, #2
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d111      	bne.n	8004e8c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d105      	bne.n	8004e8c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e84:	f043 0201 	orr.w	r2, r3, #1
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004e8c:	68f8      	ldr	r0, [r7, #12]
 8004e8e:	f7fc ff5b 	bl	8001d48 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004e92:	e00e      	b.n	8004eb2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e98:	f003 0310 	and.w	r3, r3, #16
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d003      	beq.n	8004ea8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004ea0:	68f8      	ldr	r0, [r7, #12]
 8004ea2:	f7ff fabf 	bl	8004424 <HAL_ADC_ErrorCallback>
}
 8004ea6:	e004      	b.n	8004eb2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	4798      	blx	r3
}
 8004eb2:	bf00      	nop
 8004eb4:	3710      	adds	r7, #16
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}

08004eba <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004eba:	b580      	push	{r7, lr}
 8004ebc:	b084      	sub	sp, #16
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004ec8:	68f8      	ldr	r0, [r7, #12]
 8004eca:	f7ff fa97 	bl	80043fc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004ece:	bf00      	nop
 8004ed0:	3710      	adds	r7, #16
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}

08004ed6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ed6:	b580      	push	{r7, lr}
 8004ed8:	b084      	sub	sp, #16
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ee8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ef4:	f043 0204 	orr.w	r2, r3, #4
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004efc:	68f8      	ldr	r0, [r7, #12]
 8004efe:	f7ff fa91 	bl	8004424 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004f02:	bf00      	nop
 8004f04:	3710      	adds	r7, #16
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}

08004f0a <LL_ADC_IsEnabled>:
{
 8004f0a:	b480      	push	{r7}
 8004f0c:	b083      	sub	sp, #12
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f003 0301 	and.w	r3, r3, #1
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d101      	bne.n	8004f22 <LL_ADC_IsEnabled+0x18>
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e000      	b.n	8004f24 <LL_ADC_IsEnabled+0x1a>
 8004f22:	2300      	movs	r3, #0
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	370c      	adds	r7, #12
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr

08004f30 <LL_ADC_StartCalibration>:
{
 8004f30:	b480      	push	{r7}
 8004f32:	b083      	sub	sp, #12
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
 8004f38:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004f42:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004f46:	683a      	ldr	r2, [r7, #0]
 8004f48:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	609a      	str	r2, [r3, #8]
}
 8004f56:	bf00      	nop
 8004f58:	370c      	adds	r7, #12
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f60:	4770      	bx	lr

08004f62 <LL_ADC_IsCalibrationOnGoing>:
{
 8004f62:	b480      	push	{r7}
 8004f64:	b083      	sub	sp, #12
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004f72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f76:	d101      	bne.n	8004f7c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e000      	b.n	8004f7e <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004f7c:	2300      	movs	r3, #0
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	370c      	adds	r7, #12
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr

08004f8a <LL_ADC_REG_IsConversionOngoing>:
{
 8004f8a:	b480      	push	{r7}
 8004f8c:	b083      	sub	sp, #12
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	f003 0304 	and.w	r3, r3, #4
 8004f9a:	2b04      	cmp	r3, #4
 8004f9c:	d101      	bne.n	8004fa2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e000      	b.n	8004fa4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004fa2:	2300      	movs	r3, #0
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	370c      	adds	r7, #12
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr

08004fb0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b084      	sub	sp, #16
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d101      	bne.n	8004fcc <HAL_ADCEx_Calibration_Start+0x1c>
 8004fc8:	2302      	movs	r3, #2
 8004fca:	e04d      	b.n	8005068 <HAL_ADCEx_Calibration_Start+0xb8>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f7ff fea5 	bl	8004d24 <ADC_Disable>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004fde:	7bfb      	ldrb	r3, [r7, #15]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d136      	bne.n	8005052 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fe8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004fec:	f023 0302 	bic.w	r3, r3, #2
 8004ff0:	f043 0202 	orr.w	r2, r3, #2
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	6839      	ldr	r1, [r7, #0]
 8004ffe:	4618      	mov	r0, r3
 8005000:	f7ff ff96 	bl	8004f30 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005004:	e014      	b.n	8005030 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	3301      	adds	r3, #1
 800500a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	4a18      	ldr	r2, [pc, #96]	@ (8005070 <HAL_ADCEx_Calibration_Start+0xc0>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d90d      	bls.n	8005030 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005018:	f023 0312 	bic.w	r3, r3, #18
 800501c:	f043 0210 	orr.w	r2, r3, #16
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e01b      	b.n	8005068 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4618      	mov	r0, r3
 8005036:	f7ff ff94 	bl	8004f62 <LL_ADC_IsCalibrationOnGoing>
 800503a:	4603      	mov	r3, r0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d1e2      	bne.n	8005006 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005044:	f023 0303 	bic.w	r3, r3, #3
 8005048:	f043 0201 	orr.w	r2, r3, #1
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005050:	e005      	b.n	800505e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005056:	f043 0210 	orr.w	r2, r3, #16
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005066:	7bfb      	ldrb	r3, [r7, #15]
}
 8005068:	4618      	mov	r0, r3
 800506a:	3710      	adds	r7, #16
 800506c:	46bd      	mov	sp, r7
 800506e:	bd80      	pop	{r7, pc}
 8005070:	0004de01 	.word	0x0004de01

08005074 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800507c:	bf00      	nop
 800507e:	370c      	adds	r7, #12
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr

08005088 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8005088:	b480      	push	{r7}
 800508a:	b083      	sub	sp, #12
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8005090:	bf00      	nop
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800509c:	b480      	push	{r7}
 800509e:	b083      	sub	sp, #12
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80050a4:	bf00      	nop
 80050a6:	370c      	adds	r7, #12
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr

080050b0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b083      	sub	sp, #12
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80050b8:	bf00      	nop
 80050ba:	370c      	adds	r7, #12
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr

080050c4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b083      	sub	sp, #12
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80050cc:	bf00      	nop
 80050ce:	370c      	adds	r7, #12
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80050d8:	b590      	push	{r4, r7, lr}
 80050da:	b0a1      	sub	sp, #132	@ 0x84
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80050e2:	2300      	movs	r3, #0
 80050e4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d101      	bne.n	80050f6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80050f2:	2302      	movs	r3, #2
 80050f4:	e08b      	b.n	800520e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2201      	movs	r2, #1
 80050fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80050fe:	2300      	movs	r3, #0
 8005100:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005102:	2300      	movs	r3, #0
 8005104:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800510e:	d102      	bne.n	8005116 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005110:	4b41      	ldr	r3, [pc, #260]	@ (8005218 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005112:	60bb      	str	r3, [r7, #8]
 8005114:	e001      	b.n	800511a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005116:	2300      	movs	r3, #0
 8005118:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d10b      	bne.n	8005138 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005124:	f043 0220 	orr.w	r2, r3, #32
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	e06a      	b.n	800520e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	4618      	mov	r0, r3
 800513c:	f7ff ff25 	bl	8004f8a <LL_ADC_REG_IsConversionOngoing>
 8005140:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4618      	mov	r0, r3
 8005148:	f7ff ff1f 	bl	8004f8a <LL_ADC_REG_IsConversionOngoing>
 800514c:	4603      	mov	r3, r0
 800514e:	2b00      	cmp	r3, #0
 8005150:	d14c      	bne.n	80051ec <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005152:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005154:	2b00      	cmp	r3, #0
 8005156:	d149      	bne.n	80051ec <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005158:	4b30      	ldr	r3, [pc, #192]	@ (800521c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800515a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d028      	beq.n	80051b6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005164:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	6859      	ldr	r1, [r3, #4]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005176:	035b      	lsls	r3, r3, #13
 8005178:	430b      	orrs	r3, r1
 800517a:	431a      	orrs	r2, r3
 800517c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800517e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005180:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005184:	f7ff fec1 	bl	8004f0a <LL_ADC_IsEnabled>
 8005188:	4604      	mov	r4, r0
 800518a:	4823      	ldr	r0, [pc, #140]	@ (8005218 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800518c:	f7ff febd 	bl	8004f0a <LL_ADC_IsEnabled>
 8005190:	4603      	mov	r3, r0
 8005192:	4323      	orrs	r3, r4
 8005194:	2b00      	cmp	r3, #0
 8005196:	d133      	bne.n	8005200 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005198:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80051a0:	f023 030f 	bic.w	r3, r3, #15
 80051a4:	683a      	ldr	r2, [r7, #0]
 80051a6:	6811      	ldr	r1, [r2, #0]
 80051a8:	683a      	ldr	r2, [r7, #0]
 80051aa:	6892      	ldr	r2, [r2, #8]
 80051ac:	430a      	orrs	r2, r1
 80051ae:	431a      	orrs	r2, r3
 80051b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80051b2:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80051b4:	e024      	b.n	8005200 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80051b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80051be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80051c0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80051c2:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80051c6:	f7ff fea0 	bl	8004f0a <LL_ADC_IsEnabled>
 80051ca:	4604      	mov	r4, r0
 80051cc:	4812      	ldr	r0, [pc, #72]	@ (8005218 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80051ce:	f7ff fe9c 	bl	8004f0a <LL_ADC_IsEnabled>
 80051d2:	4603      	mov	r3, r0
 80051d4:	4323      	orrs	r3, r4
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d112      	bne.n	8005200 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80051da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80051e2:	f023 030f 	bic.w	r3, r3, #15
 80051e6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80051e8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80051ea:	e009      	b.n	8005200 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051f0:	f043 0220 	orr.w	r2, r3, #32
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80051fe:	e000      	b.n	8005202 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005200:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800520a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800520e:	4618      	mov	r0, r3
 8005210:	3784      	adds	r7, #132	@ 0x84
 8005212:	46bd      	mov	sp, r7
 8005214:	bd90      	pop	{r4, r7, pc}
 8005216:	bf00      	nop
 8005218:	50000100 	.word	0x50000100
 800521c:	50000300 	.word	0x50000300

08005220 <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b082      	sub	sp, #8
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d101      	bne.n	8005232 <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	e023      	b.n	800527a <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005238:	b2db      	uxtb	r3, r3
 800523a:	2b00      	cmp	r3, #0
 800523c:	d106      	bne.n	800524c <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2200      	movs	r2, #0
 8005242:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 8005246:	6878      	ldr	r0, [r7, #4]
 8005248:	f7fd fd54 	bl	8002cf4 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2200      	movs	r2, #0
 8005268:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 8005278:	2300      	movs	r3, #0
}
 800527a:	4618      	mov	r0, r3
 800527c:	3708      	adds	r7, #8
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}

08005282 <HAL_CORDIC_CalculateCpltCallback>:
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure that contains
  *         the configuration information for CORDIC module
  * @retval None
  */
__weak void HAL_CORDIC_CalculateCpltCallback(CORDIC_HandleTypeDef *hcordic)
{
 8005282:	b480      	push	{r7}
 8005284:	b083      	sub	sp, #12
 8005286:	af00      	add	r7, sp, #0
 8005288:	6078      	str	r0, [r7, #4]
  UNUSED(hcordic);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_CORDIC_CalculateCpltCallback can be implemented in the user file
   */
}
 800528a:	bf00      	nop
 800528c:	370c      	adds	r7, #12
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr

08005296 <HAL_CORDIC_IRQHandler>:
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure that contains
  *         the configuration information for CORDIC module
  * @retval None
  */
void HAL_CORDIC_IRQHandler(CORDIC_HandleTypeDef *hcordic)
{
 8005296:	b580      	push	{r7, lr}
 8005298:	b082      	sub	sp, #8
 800529a:	af00      	add	r7, sp, #0
 800529c:	6078      	str	r0, [r7, #4]
  /* Check if calculation complete interrupt is enabled and if result ready
     flag is raised */
  if (__HAL_CORDIC_GET_IT_SOURCE(hcordic, CORDIC_IT_IEN) != 0U)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d039      	beq.n	8005320 <HAL_CORDIC_IRQHandler+0x8a>
  {
    if (__HAL_CORDIC_GET_FLAG(hcordic, CORDIC_FLAG_RRDY) != 0U)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80052b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80052ba:	d101      	bne.n	80052c0 <HAL_CORDIC_IRQHandler+0x2a>
 80052bc:	2301      	movs	r3, #1
 80052be:	e000      	b.n	80052c2 <HAL_CORDIC_IRQHandler+0x2c>
 80052c0:	2300      	movs	r3, #0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d02c      	beq.n	8005320 <HAL_CORDIC_IRQHandler+0x8a>
    {
      /* Decrement number of calculations to get */
      hcordic->NbCalcToGet--;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	691b      	ldr	r3, [r3, #16]
 80052ca:	1e5a      	subs	r2, r3, #1
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	611a      	str	r2, [r3, #16]

      /* Read output data from Read Data register, and increment output buffer pointer */
      CORDIC_ReadOutDataIncrementPtr(hcordic, &(hcordic->pOutBuff));
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	3308      	adds	r3, #8
 80052d4:	4619      	mov	r1, r3
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f000 f84f 	bl	800537a <CORDIC_ReadOutDataIncrementPtr>

      /* Check if calculations are still to be ordered */
      if (hcordic->NbCalcToOrder > 0U)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d00a      	beq.n	80052fa <HAL_CORDIC_IRQHandler+0x64>
      {
        /* Decrement number of calculations to order */
        hcordic->NbCalcToOrder--;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	1e5a      	subs	r2, r3, #1
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	60da      	str	r2, [r3, #12]

        /* Continue the processing by providing another write of input data
           in the Write Data register, and increment input buffer pointer */
        CORDIC_WriteInDataIncrementPtr(hcordic, &(hcordic->pInBuff));
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	3304      	adds	r3, #4
 80052f2:	4619      	mov	r1, r3
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f000 f817 	bl	8005328 <CORDIC_WriteInDataIncrementPtr>
      }

      /* Check if all calculations results are got */
      if (hcordic->NbCalcToGet == 0U)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d10e      	bne.n	8005320 <HAL_CORDIC_IRQHandler+0x8a>
      {
        /* Disable Result Ready Interrupt */
        __HAL_CORDIC_DISABLE_IT(hcordic, CORDIC_IT_IEN);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005310:	601a      	str	r2, [r3, #0]

        /* Change the CORDIC state */
        hcordic->State = HAL_CORDIC_STATE_READY;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2201      	movs	r2, #1
 8005316:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
#if USE_HAL_CORDIC_REGISTER_CALLBACKS == 1
        /*Call registered callback*/
        hcordic->CalculateCpltCallback(hcordic);
#else
        /*Call legacy weak callback*/
        HAL_CORDIC_CalculateCpltCallback(hcordic);
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f7ff ffb1 	bl	8005282 <HAL_CORDIC_CalculateCpltCallback>
#endif /* USE_HAL_CORDIC_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005320:	bf00      	nop
 8005322:	3708      	adds	r7, #8
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <CORDIC_WriteInDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppInBuff Pointer to pointer to input buffer.
  * @retval none
  */
static void CORDIC_WriteInDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, const int32_t **ppInBuff)
{
 8005328:	b480      	push	{r7}
 800532a:	b083      	sub	sp, #12
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
 8005330:	6039      	str	r1, [r7, #0]
  /* First write of input data in the Write Data register */
  WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	605a      	str	r2, [r3, #4]

  /* Increment input data pointer */
  (*ppInBuff)++;
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	1d1a      	adds	r2, r3, #4
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	601a      	str	r2, [r3, #0]

  /* Check if second write of input data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NARGS))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005352:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005356:	d10a      	bne.n	800536e <CORDIC_WriteInDataIncrementPtr+0x46>
  {
    /* Second write of input data in the Write Data register */
    WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	605a      	str	r2, [r3, #4]

    /* Increment input data pointer */
    (*ppInBuff)++;
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	1d1a      	adds	r2, r3, #4
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	601a      	str	r2, [r3, #0]
  }
}
 800536e:	bf00      	nop
 8005370:	370c      	adds	r7, #12
 8005372:	46bd      	mov	sp, r7
 8005374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005378:	4770      	bx	lr

0800537a <CORDIC_ReadOutDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppOutBuff Pointer to pointer to output buffer.
  * @retval none
  */
static void CORDIC_ReadOutDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, int32_t **ppOutBuff)
{
 800537a:	b480      	push	{r7}
 800537c:	b083      	sub	sp, #12
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
 8005382:	6039      	str	r1, [r7, #0]
  /* First read of output data from the Read Data register */
  **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	689a      	ldr	r2, [r3, #8]
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	601a      	str	r2, [r3, #0]

  /* Increment output data pointer */
  (*ppOutBuff)++;
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	1d1a      	adds	r2, r3, #4
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	601a      	str	r2, [r3, #0]

  /* Check if second read of output data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NRES))
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80053a4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80053a8:	d10a      	bne.n	80053c0 <CORDIC_ReadOutDataIncrementPtr+0x46>
  {
    /* Second read of output data from the Read Data register */
    **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	689a      	ldr	r2, [r3, #8]
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	601a      	str	r2, [r3, #0]

    /* Increment output data pointer */
    (*ppOutBuff)++;
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	1d1a      	adds	r2, r3, #4
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	601a      	str	r2, [r3, #0]
  }
}
 80053c0:	bf00      	nop
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b085      	sub	sp, #20
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	f003 0307 	and.w	r3, r3, #7
 80053da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80053dc:	4b0c      	ldr	r3, [pc, #48]	@ (8005410 <__NVIC_SetPriorityGrouping+0x44>)
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80053e2:	68ba      	ldr	r2, [r7, #8]
 80053e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80053e8:	4013      	ands	r3, r2
 80053ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80053f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80053f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80053fe:	4a04      	ldr	r2, [pc, #16]	@ (8005410 <__NVIC_SetPriorityGrouping+0x44>)
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	60d3      	str	r3, [r2, #12]
}
 8005404:	bf00      	nop
 8005406:	3714      	adds	r7, #20
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr
 8005410:	e000ed00 	.word	0xe000ed00

08005414 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005414:	b480      	push	{r7}
 8005416:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005418:	4b04      	ldr	r3, [pc, #16]	@ (800542c <__NVIC_GetPriorityGrouping+0x18>)
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	0a1b      	lsrs	r3, r3, #8
 800541e:	f003 0307 	and.w	r3, r3, #7
}
 8005422:	4618      	mov	r0, r3
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr
 800542c:	e000ed00 	.word	0xe000ed00

08005430 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005430:	b480      	push	{r7}
 8005432:	b083      	sub	sp, #12
 8005434:	af00      	add	r7, sp, #0
 8005436:	4603      	mov	r3, r0
 8005438:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800543a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800543e:	2b00      	cmp	r3, #0
 8005440:	db0b      	blt.n	800545a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005442:	79fb      	ldrb	r3, [r7, #7]
 8005444:	f003 021f 	and.w	r2, r3, #31
 8005448:	4907      	ldr	r1, [pc, #28]	@ (8005468 <__NVIC_EnableIRQ+0x38>)
 800544a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800544e:	095b      	lsrs	r3, r3, #5
 8005450:	2001      	movs	r0, #1
 8005452:	fa00 f202 	lsl.w	r2, r0, r2
 8005456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800545a:	bf00      	nop
 800545c:	370c      	adds	r7, #12
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr
 8005466:	bf00      	nop
 8005468:	e000e100 	.word	0xe000e100

0800546c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800546c:	b480      	push	{r7}
 800546e:	b083      	sub	sp, #12
 8005470:	af00      	add	r7, sp, #0
 8005472:	4603      	mov	r3, r0
 8005474:	6039      	str	r1, [r7, #0]
 8005476:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800547c:	2b00      	cmp	r3, #0
 800547e:	db0a      	blt.n	8005496 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	b2da      	uxtb	r2, r3
 8005484:	490c      	ldr	r1, [pc, #48]	@ (80054b8 <__NVIC_SetPriority+0x4c>)
 8005486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800548a:	0112      	lsls	r2, r2, #4
 800548c:	b2d2      	uxtb	r2, r2
 800548e:	440b      	add	r3, r1
 8005490:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005494:	e00a      	b.n	80054ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	b2da      	uxtb	r2, r3
 800549a:	4908      	ldr	r1, [pc, #32]	@ (80054bc <__NVIC_SetPriority+0x50>)
 800549c:	79fb      	ldrb	r3, [r7, #7]
 800549e:	f003 030f 	and.w	r3, r3, #15
 80054a2:	3b04      	subs	r3, #4
 80054a4:	0112      	lsls	r2, r2, #4
 80054a6:	b2d2      	uxtb	r2, r2
 80054a8:	440b      	add	r3, r1
 80054aa:	761a      	strb	r2, [r3, #24]
}
 80054ac:	bf00      	nop
 80054ae:	370c      	adds	r7, #12
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr
 80054b8:	e000e100 	.word	0xe000e100
 80054bc:	e000ed00 	.word	0xe000ed00

080054c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b089      	sub	sp, #36	@ 0x24
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	60f8      	str	r0, [r7, #12]
 80054c8:	60b9      	str	r1, [r7, #8]
 80054ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f003 0307 	and.w	r3, r3, #7
 80054d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80054d4:	69fb      	ldr	r3, [r7, #28]
 80054d6:	f1c3 0307 	rsb	r3, r3, #7
 80054da:	2b04      	cmp	r3, #4
 80054dc:	bf28      	it	cs
 80054de:	2304      	movcs	r3, #4
 80054e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	3304      	adds	r3, #4
 80054e6:	2b06      	cmp	r3, #6
 80054e8:	d902      	bls.n	80054f0 <NVIC_EncodePriority+0x30>
 80054ea:	69fb      	ldr	r3, [r7, #28]
 80054ec:	3b03      	subs	r3, #3
 80054ee:	e000      	b.n	80054f2 <NVIC_EncodePriority+0x32>
 80054f0:	2300      	movs	r3, #0
 80054f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054f4:	f04f 32ff 	mov.w	r2, #4294967295
 80054f8:	69bb      	ldr	r3, [r7, #24]
 80054fa:	fa02 f303 	lsl.w	r3, r2, r3
 80054fe:	43da      	mvns	r2, r3
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	401a      	ands	r2, r3
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005508:	f04f 31ff 	mov.w	r1, #4294967295
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	fa01 f303 	lsl.w	r3, r1, r3
 8005512:	43d9      	mvns	r1, r3
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005518:	4313      	orrs	r3, r2
         );
}
 800551a:	4618      	mov	r0, r3
 800551c:	3724      	adds	r7, #36	@ 0x24
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr
	...

08005528 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b082      	sub	sp, #8
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	3b01      	subs	r3, #1
 8005534:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005538:	d301      	bcc.n	800553e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800553a:	2301      	movs	r3, #1
 800553c:	e00f      	b.n	800555e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800553e:	4a0a      	ldr	r2, [pc, #40]	@ (8005568 <SysTick_Config+0x40>)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	3b01      	subs	r3, #1
 8005544:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005546:	210f      	movs	r1, #15
 8005548:	f04f 30ff 	mov.w	r0, #4294967295
 800554c:	f7ff ff8e 	bl	800546c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005550:	4b05      	ldr	r3, [pc, #20]	@ (8005568 <SysTick_Config+0x40>)
 8005552:	2200      	movs	r2, #0
 8005554:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005556:	4b04      	ldr	r3, [pc, #16]	@ (8005568 <SysTick_Config+0x40>)
 8005558:	2207      	movs	r2, #7
 800555a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800555c:	2300      	movs	r3, #0
}
 800555e:	4618      	mov	r0, r3
 8005560:	3708      	adds	r7, #8
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	e000e010 	.word	0xe000e010

0800556c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b082      	sub	sp, #8
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f7ff ff29 	bl	80053cc <__NVIC_SetPriorityGrouping>
}
 800557a:	bf00      	nop
 800557c:	3708      	adds	r7, #8
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}

08005582 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005582:	b580      	push	{r7, lr}
 8005584:	b086      	sub	sp, #24
 8005586:	af00      	add	r7, sp, #0
 8005588:	4603      	mov	r3, r0
 800558a:	60b9      	str	r1, [r7, #8]
 800558c:	607a      	str	r2, [r7, #4]
 800558e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005590:	f7ff ff40 	bl	8005414 <__NVIC_GetPriorityGrouping>
 8005594:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	68b9      	ldr	r1, [r7, #8]
 800559a:	6978      	ldr	r0, [r7, #20]
 800559c:	f7ff ff90 	bl	80054c0 <NVIC_EncodePriority>
 80055a0:	4602      	mov	r2, r0
 80055a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055a6:	4611      	mov	r1, r2
 80055a8:	4618      	mov	r0, r3
 80055aa:	f7ff ff5f 	bl	800546c <__NVIC_SetPriority>
}
 80055ae:	bf00      	nop
 80055b0:	3718      	adds	r7, #24
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}

080055b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055b6:	b580      	push	{r7, lr}
 80055b8:	b082      	sub	sp, #8
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	4603      	mov	r3, r0
 80055be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80055c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055c4:	4618      	mov	r0, r3
 80055c6:	f7ff ff33 	bl	8005430 <__NVIC_EnableIRQ>
}
 80055ca:	bf00      	nop
 80055cc:	3708      	adds	r7, #8
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}

080055d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80055d2:	b580      	push	{r7, lr}
 80055d4:	b082      	sub	sp, #8
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f7ff ffa4 	bl	8005528 <SysTick_Config>
 80055e0:	4603      	mov	r3, r0
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3708      	adds	r7, #8
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
	...

080055ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b084      	sub	sp, #16
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d101      	bne.n	80055fe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	e08d      	b.n	800571a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	461a      	mov	r2, r3
 8005604:	4b47      	ldr	r3, [pc, #284]	@ (8005724 <HAL_DMA_Init+0x138>)
 8005606:	429a      	cmp	r2, r3
 8005608:	d80f      	bhi.n	800562a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	461a      	mov	r2, r3
 8005610:	4b45      	ldr	r3, [pc, #276]	@ (8005728 <HAL_DMA_Init+0x13c>)
 8005612:	4413      	add	r3, r2
 8005614:	4a45      	ldr	r2, [pc, #276]	@ (800572c <HAL_DMA_Init+0x140>)
 8005616:	fba2 2303 	umull	r2, r3, r2, r3
 800561a:	091b      	lsrs	r3, r3, #4
 800561c:	009a      	lsls	r2, r3, #2
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	4a42      	ldr	r2, [pc, #264]	@ (8005730 <HAL_DMA_Init+0x144>)
 8005626:	641a      	str	r2, [r3, #64]	@ 0x40
 8005628:	e00e      	b.n	8005648 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	461a      	mov	r2, r3
 8005630:	4b40      	ldr	r3, [pc, #256]	@ (8005734 <HAL_DMA_Init+0x148>)
 8005632:	4413      	add	r3, r2
 8005634:	4a3d      	ldr	r2, [pc, #244]	@ (800572c <HAL_DMA_Init+0x140>)
 8005636:	fba2 2303 	umull	r2, r3, r2, r3
 800563a:	091b      	lsrs	r3, r3, #4
 800563c:	009a      	lsls	r2, r3, #2
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a3c      	ldr	r2, [pc, #240]	@ (8005738 <HAL_DMA_Init+0x14c>)
 8005646:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2202      	movs	r2, #2
 800564c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800565e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005662:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800566c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	691b      	ldr	r3, [r3, #16]
 8005672:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005678:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	699b      	ldr	r3, [r3, #24]
 800567e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005684:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6a1b      	ldr	r3, [r3, #32]
 800568a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800568c:	68fa      	ldr	r2, [r7, #12]
 800568e:	4313      	orrs	r3, r2
 8005690:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68fa      	ldr	r2, [r7, #12]
 8005698:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f000 fa76 	bl	8005b8c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056a8:	d102      	bne.n	80056b0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	685a      	ldr	r2, [r3, #4]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056b8:	b2d2      	uxtb	r2, r2
 80056ba:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056c0:	687a      	ldr	r2, [r7, #4]
 80056c2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80056c4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d010      	beq.n	80056f0 <HAL_DMA_Init+0x104>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	2b04      	cmp	r3, #4
 80056d4:	d80c      	bhi.n	80056f0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 fa96 	bl	8005c08 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056e0:	2200      	movs	r2, #0
 80056e2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056e8:	687a      	ldr	r2, [r7, #4]
 80056ea:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80056ec:	605a      	str	r2, [r3, #4]
 80056ee:	e008      	b.n	8005702 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2200      	movs	r2, #0
 8005700:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005718:	2300      	movs	r3, #0
}
 800571a:	4618      	mov	r0, r3
 800571c:	3710      	adds	r7, #16
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	40020407 	.word	0x40020407
 8005728:	bffdfff8 	.word	0xbffdfff8
 800572c:	cccccccd 	.word	0xcccccccd
 8005730:	40020000 	.word	0x40020000
 8005734:	bffdfbf8 	.word	0xbffdfbf8
 8005738:	40020400 	.word	0x40020400

0800573c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b086      	sub	sp, #24
 8005740:	af00      	add	r7, sp, #0
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	607a      	str	r2, [r7, #4]
 8005748:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800574a:	2300      	movs	r3, #0
 800574c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005754:	2b01      	cmp	r3, #1
 8005756:	d101      	bne.n	800575c <HAL_DMA_Start_IT+0x20>
 8005758:	2302      	movs	r3, #2
 800575a:	e066      	b.n	800582a <HAL_DMA_Start_IT+0xee>
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800576a:	b2db      	uxtb	r3, r3
 800576c:	2b01      	cmp	r3, #1
 800576e:	d155      	bne.n	800581c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2202      	movs	r2, #2
 8005774:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2200      	movs	r2, #0
 800577c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f022 0201 	bic.w	r2, r2, #1
 800578c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	687a      	ldr	r2, [r7, #4]
 8005792:	68b9      	ldr	r1, [r7, #8]
 8005794:	68f8      	ldr	r0, [r7, #12]
 8005796:	f000 f9bb 	bl	8005b10 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d008      	beq.n	80057b4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f042 020e 	orr.w	r2, r2, #14
 80057b0:	601a      	str	r2, [r3, #0]
 80057b2:	e00f      	b.n	80057d4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f022 0204 	bic.w	r2, r2, #4
 80057c2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f042 020a 	orr.w	r2, r2, #10
 80057d2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d007      	beq.n	80057f2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80057f0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d007      	beq.n	800580a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005804:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005808:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f042 0201 	orr.w	r2, r2, #1
 8005818:	601a      	str	r2, [r3, #0]
 800581a:	e005      	b.n	8005828 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2200      	movs	r2, #0
 8005820:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005824:	2302      	movs	r3, #2
 8005826:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005828:	7dfb      	ldrb	r3, [r7, #23]
}
 800582a:	4618      	mov	r0, r3
 800582c:	3718      	adds	r7, #24
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}

08005832 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005832:	b480      	push	{r7}
 8005834:	b085      	sub	sp, #20
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800583a:	2300      	movs	r3, #0
 800583c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005844:	b2db      	uxtb	r3, r3
 8005846:	2b02      	cmp	r3, #2
 8005848:	d005      	beq.n	8005856 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2204      	movs	r2, #4
 800584e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	73fb      	strb	r3, [r7, #15]
 8005854:	e037      	b.n	80058c6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f022 020e 	bic.w	r2, r2, #14
 8005864:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005870:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005874:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f022 0201 	bic.w	r2, r2, #1
 8005884:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800588a:	f003 021f 	and.w	r2, r3, #31
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005892:	2101      	movs	r1, #1
 8005894:	fa01 f202 	lsl.w	r2, r1, r2
 8005898:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80058a2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d00c      	beq.n	80058c6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058b0:	681a      	ldr	r2, [r3, #0]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80058ba:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80058c4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2201      	movs	r2, #1
 80058ca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80058d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80058d8:	4618      	mov	r0, r3
 80058da:	3714      	adds	r7, #20
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058ec:	2300      	movs	r3, #0
 80058ee:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d00d      	beq.n	8005918 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2204      	movs	r2, #4
 8005900:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2201      	movs	r2, #1
 8005906:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	73fb      	strb	r3, [r7, #15]
 8005916:	e047      	b.n	80059a8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f022 020e 	bic.w	r2, r2, #14
 8005926:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f022 0201 	bic.w	r2, r2, #1
 8005936:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005942:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005946:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800594c:	f003 021f 	and.w	r2, r3, #31
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005954:	2101      	movs	r1, #1
 8005956:	fa01 f202 	lsl.w	r2, r1, r2
 800595a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005964:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800596a:	2b00      	cmp	r3, #0
 800596c:	d00c      	beq.n	8005988 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005972:	681a      	ldr	r2, [r3, #0]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005978:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800597c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005982:	687a      	ldr	r2, [r7, #4]
 8005984:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005986:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800599c:	2b00      	cmp	r3, #0
 800599e:	d003      	beq.n	80059a8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	4798      	blx	r3
    }
  }
  return status;
 80059a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3710      	adds	r7, #16
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b084      	sub	sp, #16
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ce:	f003 031f 	and.w	r3, r3, #31
 80059d2:	2204      	movs	r2, #4
 80059d4:	409a      	lsls	r2, r3
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	4013      	ands	r3, r2
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d026      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x7a>
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	f003 0304 	and.w	r3, r3, #4
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d021      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0320 	and.w	r3, r3, #32
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d107      	bne.n	8005a06 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f022 0204 	bic.w	r2, r2, #4
 8005a04:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a0a:	f003 021f 	and.w	r2, r3, #31
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a12:	2104      	movs	r1, #4
 8005a14:	fa01 f202 	lsl.w	r2, r1, r2
 8005a18:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d071      	beq.n	8005b06 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005a2a:	e06c      	b.n	8005b06 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a30:	f003 031f 	and.w	r3, r3, #31
 8005a34:	2202      	movs	r2, #2
 8005a36:	409a      	lsls	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	4013      	ands	r3, r2
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d02e      	beq.n	8005a9e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	f003 0302 	and.w	r3, r3, #2
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d029      	beq.n	8005a9e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 0320 	and.w	r3, r3, #32
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d10b      	bne.n	8005a70 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f022 020a 	bic.w	r2, r2, #10
 8005a66:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a74:	f003 021f 	and.w	r2, r3, #31
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a7c:	2102      	movs	r1, #2
 8005a7e:	fa01 f202 	lsl.w	r2, r1, r2
 8005a82:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d038      	beq.n	8005b06 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005a9c:	e033      	b.n	8005b06 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aa2:	f003 031f 	and.w	r3, r3, #31
 8005aa6:	2208      	movs	r2, #8
 8005aa8:	409a      	lsls	r2, r3
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	4013      	ands	r3, r2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d02a      	beq.n	8005b08 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	f003 0308 	and.w	r3, r3, #8
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d025      	beq.n	8005b08 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f022 020e 	bic.w	r2, r2, #14
 8005aca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ad0:	f003 021f 	and.w	r2, r3, #31
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad8:	2101      	movs	r1, #1
 8005ada:	fa01 f202 	lsl.w	r2, r1, r2
 8005ade:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2201      	movs	r2, #1
 8005aea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2200      	movs	r2, #0
 8005af2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d004      	beq.n	8005b08 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005b06:	bf00      	nop
 8005b08:	bf00      	nop
}
 8005b0a:	3710      	adds	r7, #16
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}

08005b10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b085      	sub	sp, #20
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	60f8      	str	r0, [r7, #12]
 8005b18:	60b9      	str	r1, [r7, #8]
 8005b1a:	607a      	str	r2, [r7, #4]
 8005b1c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005b26:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d004      	beq.n	8005b3a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b34:	68fa      	ldr	r2, [r7, #12]
 8005b36:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005b38:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b3e:	f003 021f 	and.w	r2, r3, #31
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b46:	2101      	movs	r1, #1
 8005b48:	fa01 f202 	lsl.w	r2, r1, r2
 8005b4c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	683a      	ldr	r2, [r7, #0]
 8005b54:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	2b10      	cmp	r3, #16
 8005b5c:	d108      	bne.n	8005b70 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	687a      	ldr	r2, [r7, #4]
 8005b64:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	68ba      	ldr	r2, [r7, #8]
 8005b6c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005b6e:	e007      	b.n	8005b80 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	68ba      	ldr	r2, [r7, #8]
 8005b76:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	687a      	ldr	r2, [r7, #4]
 8005b7e:	60da      	str	r2, [r3, #12]
}
 8005b80:	bf00      	nop
 8005b82:	3714      	adds	r7, #20
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b087      	sub	sp, #28
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	461a      	mov	r2, r3
 8005b9a:	4b16      	ldr	r3, [pc, #88]	@ (8005bf4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d802      	bhi.n	8005ba6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005ba0:	4b15      	ldr	r3, [pc, #84]	@ (8005bf8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005ba2:	617b      	str	r3, [r7, #20]
 8005ba4:	e001      	b.n	8005baa <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8005ba6:	4b15      	ldr	r3, [pc, #84]	@ (8005bfc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005ba8:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	3b08      	subs	r3, #8
 8005bb6:	4a12      	ldr	r2, [pc, #72]	@ (8005c00 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bbc:	091b      	lsrs	r3, r3, #4
 8005bbe:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bc4:	089b      	lsrs	r3, r3, #2
 8005bc6:	009a      	lsls	r2, r3, #2
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	4413      	add	r3, r2
 8005bcc:	461a      	mov	r2, r3
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a0b      	ldr	r2, [pc, #44]	@ (8005c04 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005bd6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f003 031f 	and.w	r3, r3, #31
 8005bde:	2201      	movs	r2, #1
 8005be0:	409a      	lsls	r2, r3
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005be6:	bf00      	nop
 8005be8:	371c      	adds	r7, #28
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr
 8005bf2:	bf00      	nop
 8005bf4:	40020407 	.word	0x40020407
 8005bf8:	40020800 	.word	0x40020800
 8005bfc:	40020820 	.word	0x40020820
 8005c00:	cccccccd 	.word	0xcccccccd
 8005c04:	40020880 	.word	0x40020880

08005c08 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b085      	sub	sp, #20
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005c18:	68fa      	ldr	r2, [r7, #12]
 8005c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8005c48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005c1c:	4413      	add	r3, r2
 8005c1e:	009b      	lsls	r3, r3, #2
 8005c20:	461a      	mov	r2, r3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	4a08      	ldr	r2, [pc, #32]	@ (8005c4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005c2a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	3b01      	subs	r3, #1
 8005c30:	f003 031f 	and.w	r3, r3, #31
 8005c34:	2201      	movs	r2, #1
 8005c36:	409a      	lsls	r2, r3
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005c3c:	bf00      	nop
 8005c3e:	3714      	adds	r7, #20
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr
 8005c48:	1000823f 	.word	0x1000823f
 8005c4c:	40020940 	.word	0x40020940

08005c50 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b084      	sub	sp, #16
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d101      	bne.n	8005c62 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e147      	b.n	8005ef2 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005c68:	b2db      	uxtb	r3, r3
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d106      	bne.n	8005c7c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f7fd f862 	bl	8002d40 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	699a      	ldr	r2, [r3, #24]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f022 0210 	bic.w	r2, r2, #16
 8005c8a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005c8c:	f7fd fcd0 	bl	8003630 <HAL_GetTick>
 8005c90:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005c92:	e012      	b.n	8005cba <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005c94:	f7fd fccc 	bl	8003630 <HAL_GetTick>
 8005c98:	4602      	mov	r2, r0
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	1ad3      	subs	r3, r2, r3
 8005c9e:	2b0a      	cmp	r3, #10
 8005ca0:	d90b      	bls.n	8005cba <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ca6:	f043 0201 	orr.w	r2, r3, #1
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2203      	movs	r2, #3
 8005cb2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	e11b      	b.n	8005ef2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	699b      	ldr	r3, [r3, #24]
 8005cc0:	f003 0308 	and.w	r3, r3, #8
 8005cc4:	2b08      	cmp	r3, #8
 8005cc6:	d0e5      	beq.n	8005c94 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	699a      	ldr	r2, [r3, #24]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f042 0201 	orr.w	r2, r2, #1
 8005cd6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005cd8:	f7fd fcaa 	bl	8003630 <HAL_GetTick>
 8005cdc:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005cde:	e012      	b.n	8005d06 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005ce0:	f7fd fca6 	bl	8003630 <HAL_GetTick>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	1ad3      	subs	r3, r2, r3
 8005cea:	2b0a      	cmp	r3, #10
 8005cec:	d90b      	bls.n	8005d06 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cf2:	f043 0201 	orr.w	r2, r3, #1
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2203      	movs	r2, #3
 8005cfe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	e0f5      	b.n	8005ef2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	699b      	ldr	r3, [r3, #24]
 8005d0c:	f003 0301 	and.w	r3, r3, #1
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d0e5      	beq.n	8005ce0 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	699a      	ldr	r2, [r3, #24]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f042 0202 	orr.w	r2, r2, #2
 8005d22:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a74      	ldr	r2, [pc, #464]	@ (8005efc <HAL_FDCAN_Init+0x2ac>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d103      	bne.n	8005d36 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8005d2e:	4a74      	ldr	r2, [pc, #464]	@ (8005f00 <HAL_FDCAN_Init+0x2b0>)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	7c1b      	ldrb	r3, [r3, #16]
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d108      	bne.n	8005d50 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	699a      	ldr	r2, [r3, #24]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d4c:	619a      	str	r2, [r3, #24]
 8005d4e:	e007      	b.n	8005d60 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	699a      	ldr	r2, [r3, #24]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d5e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	7c5b      	ldrb	r3, [r3, #17]
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d108      	bne.n	8005d7a <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	699a      	ldr	r2, [r3, #24]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005d76:	619a      	str	r2, [r3, #24]
 8005d78:	e007      	b.n	8005d8a <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	699a      	ldr	r2, [r3, #24]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005d88:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	7c9b      	ldrb	r3, [r3, #18]
 8005d8e:	2b01      	cmp	r3, #1
 8005d90:	d108      	bne.n	8005da4 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	699a      	ldr	r2, [r3, #24]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005da0:	619a      	str	r2, [r3, #24]
 8005da2:	e007      	b.n	8005db4 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	699a      	ldr	r2, [r3, #24]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005db2:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	699b      	ldr	r3, [r3, #24]
 8005dba:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	689a      	ldr	r2, [r3, #8]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	430a      	orrs	r2, r1
 8005dc8:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	699a      	ldr	r2, [r3, #24]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8005dd8:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	691a      	ldr	r2, [r3, #16]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f022 0210 	bic.w	r2, r2, #16
 8005de8:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	68db      	ldr	r3, [r3, #12]
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d108      	bne.n	8005e04 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	699a      	ldr	r2, [r3, #24]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f042 0204 	orr.w	r2, r2, #4
 8005e00:	619a      	str	r2, [r3, #24]
 8005e02:	e02c      	b.n	8005e5e <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d028      	beq.n	8005e5e <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	2b02      	cmp	r3, #2
 8005e12:	d01c      	beq.n	8005e4e <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	699a      	ldr	r2, [r3, #24]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005e22:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	691a      	ldr	r2, [r3, #16]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f042 0210 	orr.w	r2, r2, #16
 8005e32:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	2b03      	cmp	r3, #3
 8005e3a:	d110      	bne.n	8005e5e <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	699a      	ldr	r2, [r3, #24]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f042 0220 	orr.w	r2, r2, #32
 8005e4a:	619a      	str	r2, [r3, #24]
 8005e4c:	e007      	b.n	8005e5e <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	699a      	ldr	r2, [r3, #24]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f042 0220 	orr.w	r2, r2, #32
 8005e5c:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	699b      	ldr	r3, [r3, #24]
 8005e62:	3b01      	subs	r3, #1
 8005e64:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	69db      	ldr	r3, [r3, #28]
 8005e6a:	3b01      	subs	r3, #1
 8005e6c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005e6e:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6a1b      	ldr	r3, [r3, #32]
 8005e74:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005e76:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	695b      	ldr	r3, [r3, #20]
 8005e7e:	3b01      	subs	r3, #1
 8005e80:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005e86:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005e88:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	689b      	ldr	r3, [r3, #8]
 8005e8e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e92:	d115      	bne.n	8005ec0 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e98:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e9e:	3b01      	subs	r3, #1
 8005ea0:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005ea2:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005eac:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005ebc:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005ebe:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	430a      	orrs	r2, r1
 8005ed2:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f000 f9bc 	bl	8006254 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8005ef0:	2300      	movs	r3, #0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3710      	adds	r7, #16
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	bf00      	nop
 8005efc:	40006400 	.word	0x40006400
 8005f00:	40006500 	.word	0x40006500

08005f04 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b08c      	sub	sp, #48	@ 0x30
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f12:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8005f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f20:	4013      	ands	r3, r2
 8005f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f2a:	f003 0307 	and.w	r3, r3, #7
 8005f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f38:	4013      	ands	r3, r2
 8005f3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f46:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f50:	4013      	ands	r3, r2
 8005f52:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f5a:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8005f5e:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f66:	6a3a      	ldr	r2, [r7, #32]
 8005f68:	4013      	ands	r3, r2
 8005f6a:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f72:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8005f76:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f7e:	69fa      	ldr	r2, [r7, #28]
 8005f80:	4013      	ands	r3, r2
 8005f82:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f8a:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f92:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	099b      	lsrs	r3, r3, #6
 8005f98:	f003 0301 	and.w	r3, r3, #1
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d00c      	beq.n	8005fba <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005fa0:	69bb      	ldr	r3, [r7, #24]
 8005fa2:	099b      	lsrs	r3, r3, #6
 8005fa4:	f003 0301 	and.w	r3, r3, #1
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d006      	beq.n	8005fba <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	2240      	movs	r2, #64	@ 0x40
 8005fb2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f000 f92d 	bl	8006214 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	0a1b      	lsrs	r3, r3, #8
 8005fbe:	f003 0301 	and.w	r3, r3, #1
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d01a      	beq.n	8005ffc <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	0a1b      	lsrs	r3, r3, #8
 8005fca:	f003 0301 	and.w	r3, r3, #1
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d014      	beq.n	8005ffc <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005fda:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005fe4:	693a      	ldr	r2, [r7, #16]
 8005fe6:	4013      	ands	r3, r2
 8005fe8:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005ff2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005ff4:	6939      	ldr	r1, [r7, #16]
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f000 f8ed 	bl	80061d6 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005ffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d007      	beq.n	8006012 <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006008:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800600a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f000 f8ac 	bl	800616a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8006012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006014:	2b00      	cmp	r3, #0
 8006016:	d007      	beq.n	8006028 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800601e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8006020:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f000 f8ac 	bl	8006180 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8006028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800602a:	2b00      	cmp	r3, #0
 800602c:	d007      	beq.n	800603e <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006034:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8006036:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006038:	6878      	ldr	r0, [r7, #4]
 800603a:	f000 f8ac 	bl	8006196 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	0a5b      	lsrs	r3, r3, #9
 8006042:	f003 0301 	and.w	r3, r3, #1
 8006046:	2b00      	cmp	r3, #0
 8006048:	d00d      	beq.n	8006066 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800604a:	69bb      	ldr	r3, [r7, #24]
 800604c:	0a5b      	lsrs	r3, r3, #9
 800604e:	f003 0301 	and.w	r3, r3, #1
 8006052:	2b00      	cmp	r3, #0
 8006054:	d007      	beq.n	8006066 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800605e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f000 f8a3 	bl	80061ac <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	09db      	lsrs	r3, r3, #7
 800606a:	f003 0301 	and.w	r3, r3, #1
 800606e:	2b00      	cmp	r3, #0
 8006070:	d019      	beq.n	80060a6 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	09db      	lsrs	r3, r3, #7
 8006076:	f003 0301 	and.w	r3, r3, #1
 800607a:	2b00      	cmp	r3, #0
 800607c:	d013      	beq.n	80060a6 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8006086:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	4013      	ands	r3, r2
 8006094:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	2280      	movs	r2, #128	@ 0x80
 800609c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800609e:	68f9      	ldr	r1, [r7, #12]
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f000 f88d 	bl	80061c0 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	0b5b      	lsrs	r3, r3, #13
 80060aa:	f003 0301 	and.w	r3, r3, #1
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d00d      	beq.n	80060ce <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80060b2:	69bb      	ldr	r3, [r7, #24]
 80060b4:	0b5b      	lsrs	r3, r3, #13
 80060b6:	f003 0301 	and.w	r3, r3, #1
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d007      	beq.n	80060ce <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80060c6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f000 f88f 	bl	80061ec <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	0bdb      	lsrs	r3, r3, #15
 80060d2:	f003 0301 	and.w	r3, r3, #1
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d00d      	beq.n	80060f6 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80060da:	69bb      	ldr	r3, [r7, #24]
 80060dc:	0bdb      	lsrs	r3, r3, #15
 80060de:	f003 0301 	and.w	r3, r3, #1
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d007      	beq.n	80060f6 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80060ee:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80060f0:	6878      	ldr	r0, [r7, #4]
 80060f2:	f000 f885 	bl	8006200 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	0b9b      	lsrs	r3, r3, #14
 80060fa:	f003 0301 	and.w	r3, r3, #1
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d010      	beq.n	8006124 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8006102:	69bb      	ldr	r3, [r7, #24]
 8006104:	0b9b      	lsrs	r3, r3, #14
 8006106:	f003 0301 	and.w	r3, r3, #1
 800610a:	2b00      	cmp	r3, #0
 800610c:	d00a      	beq.n	8006124 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006116:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800611c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8006124:	69fb      	ldr	r3, [r7, #28]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d007      	beq.n	800613a <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	69fa      	ldr	r2, [r7, #28]
 8006130:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8006132:	69f9      	ldr	r1, [r7, #28]
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f000 f881 	bl	800623c <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800613a:	6a3b      	ldr	r3, [r7, #32]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d009      	beq.n	8006154 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	6a3a      	ldr	r2, [r7, #32]
 8006146:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800614c:	6a3b      	ldr	r3, [r7, #32]
 800614e:	431a      	orrs	r2, r3
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006158:	2b00      	cmp	r3, #0
 800615a:	d002      	beq.n	8006162 <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f000 f863 	bl	8006228 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8006162:	bf00      	nop
 8006164:	3730      	adds	r7, #48	@ 0x30
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}

0800616a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800616a:	b480      	push	{r7}
 800616c:	b083      	sub	sp, #12
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
 8006172:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8006174:	bf00      	nop
 8006176:	370c      	adds	r7, #12
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr

08006180 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 800618a:	bf00      	nop
 800618c:	370c      	adds	r7, #12
 800618e:	46bd      	mov	sp, r7
 8006190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006194:	4770      	bx	lr

08006196 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8006196:	b480      	push	{r7}
 8006198:	b083      	sub	sp, #12
 800619a:	af00      	add	r7, sp, #0
 800619c:	6078      	str	r0, [r7, #4]
 800619e:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80061a0:	bf00      	nop
 80061a2:	370c      	adds	r7, #12
 80061a4:	46bd      	mov	sp, r7
 80061a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061aa:	4770      	bx	lr

080061ac <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b083      	sub	sp, #12
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80061b4:	bf00      	nop
 80061b6:	370c      	adds	r7, #12
 80061b8:	46bd      	mov	sp, r7
 80061ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061be:	4770      	bx	lr

080061c0 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b083      	sub	sp, #12
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80061ca:	bf00      	nop
 80061cc:	370c      	adds	r7, #12
 80061ce:	46bd      	mov	sp, r7
 80061d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d4:	4770      	bx	lr

080061d6 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80061d6:	b480      	push	{r7}
 80061d8:	b083      	sub	sp, #12
 80061da:	af00      	add	r7, sp, #0
 80061dc:	6078      	str	r0, [r7, #4]
 80061de:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80061e0:	bf00      	nop
 80061e2:	370c      	adds	r7, #12
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr

080061ec <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b083      	sub	sp, #12
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80061f4:	bf00      	nop
 80061f6:	370c      	adds	r7, #12
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr

08006200 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006200:	b480      	push	{r7}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8006208:	bf00      	nop
 800620a:	370c      	adds	r7, #12
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr

08006214 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006214:	b480      	push	{r7}
 8006216:	b083      	sub	sp, #12
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800621c:	bf00      	nop
 800621e:	370c      	adds	r7, #12
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr

08006228 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006228:	b480      	push	{r7}
 800622a:	b083      	sub	sp, #12
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8006230:	bf00      	nop
 8006232:	370c      	adds	r7, #12
 8006234:	46bd      	mov	sp, r7
 8006236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623a:	4770      	bx	lr

0800623c <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800623c:	b480      	push	{r7}
 800623e:	b083      	sub	sp, #12
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8006246:	bf00      	nop
 8006248:	370c      	adds	r7, #12
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr
	...

08006254 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006254:	b480      	push	{r7}
 8006256:	b085      	sub	sp, #20
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800625c:	4b27      	ldr	r3, [pc, #156]	@ (80062fc <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 800625e:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	68ba      	ldr	r2, [r7, #8]
 8006264:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800626e:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006276:	041a      	lsls	r2, r3, #16
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	430a      	orrs	r2, r1
 800627e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006294:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800629c:	061a      	lsls	r2, r3, #24
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	430a      	orrs	r2, r1
 80062a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	60fb      	str	r3, [r7, #12]
 80062d4:	e005      	b.n	80062e2 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2200      	movs	r2, #0
 80062da:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	3304      	adds	r3, #4
 80062e0:	60fb      	str	r3, [r7, #12]
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80062e8:	68fa      	ldr	r2, [r7, #12]
 80062ea:	429a      	cmp	r2, r3
 80062ec:	d3f3      	bcc.n	80062d6 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 80062ee:	bf00      	nop
 80062f0:	bf00      	nop
 80062f2:	3714      	adds	r7, #20
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr
 80062fc:	4000a400 	.word	0x4000a400

08006300 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006300:	b480      	push	{r7}
 8006302:	b087      	sub	sp, #28
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800630a:	2300      	movs	r3, #0
 800630c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800630e:	e15a      	b.n	80065c6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	2101      	movs	r1, #1
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	fa01 f303 	lsl.w	r3, r1, r3
 800631c:	4013      	ands	r3, r2
 800631e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2b00      	cmp	r3, #0
 8006324:	f000 814c 	beq.w	80065c0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	f003 0303 	and.w	r3, r3, #3
 8006330:	2b01      	cmp	r3, #1
 8006332:	d005      	beq.n	8006340 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800633c:	2b02      	cmp	r3, #2
 800633e:	d130      	bne.n	80063a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	005b      	lsls	r3, r3, #1
 800634a:	2203      	movs	r2, #3
 800634c:	fa02 f303 	lsl.w	r3, r2, r3
 8006350:	43db      	mvns	r3, r3
 8006352:	693a      	ldr	r2, [r7, #16]
 8006354:	4013      	ands	r3, r2
 8006356:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	68da      	ldr	r2, [r3, #12]
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	005b      	lsls	r3, r3, #1
 8006360:	fa02 f303 	lsl.w	r3, r2, r3
 8006364:	693a      	ldr	r2, [r7, #16]
 8006366:	4313      	orrs	r3, r2
 8006368:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	693a      	ldr	r2, [r7, #16]
 800636e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006376:	2201      	movs	r2, #1
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	fa02 f303 	lsl.w	r3, r2, r3
 800637e:	43db      	mvns	r3, r3
 8006380:	693a      	ldr	r2, [r7, #16]
 8006382:	4013      	ands	r3, r2
 8006384:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	091b      	lsrs	r3, r3, #4
 800638c:	f003 0201 	and.w	r2, r3, #1
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	fa02 f303 	lsl.w	r3, r2, r3
 8006396:	693a      	ldr	r2, [r7, #16]
 8006398:	4313      	orrs	r3, r2
 800639a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	693a      	ldr	r2, [r7, #16]
 80063a0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	f003 0303 	and.w	r3, r3, #3
 80063aa:	2b03      	cmp	r3, #3
 80063ac:	d017      	beq.n	80063de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	005b      	lsls	r3, r3, #1
 80063b8:	2203      	movs	r2, #3
 80063ba:	fa02 f303 	lsl.w	r3, r2, r3
 80063be:	43db      	mvns	r3, r3
 80063c0:	693a      	ldr	r2, [r7, #16]
 80063c2:	4013      	ands	r3, r2
 80063c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	689a      	ldr	r2, [r3, #8]
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	005b      	lsls	r3, r3, #1
 80063ce:	fa02 f303 	lsl.w	r3, r2, r3
 80063d2:	693a      	ldr	r2, [r7, #16]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	693a      	ldr	r2, [r7, #16]
 80063dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	f003 0303 	and.w	r3, r3, #3
 80063e6:	2b02      	cmp	r3, #2
 80063e8:	d123      	bne.n	8006432 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	08da      	lsrs	r2, r3, #3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	3208      	adds	r2, #8
 80063f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	f003 0307 	and.w	r3, r3, #7
 80063fe:	009b      	lsls	r3, r3, #2
 8006400:	220f      	movs	r2, #15
 8006402:	fa02 f303 	lsl.w	r3, r2, r3
 8006406:	43db      	mvns	r3, r3
 8006408:	693a      	ldr	r2, [r7, #16]
 800640a:	4013      	ands	r3, r2
 800640c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	691a      	ldr	r2, [r3, #16]
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	f003 0307 	and.w	r3, r3, #7
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	fa02 f303 	lsl.w	r3, r2, r3
 800641e:	693a      	ldr	r2, [r7, #16]
 8006420:	4313      	orrs	r3, r2
 8006422:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006424:	697b      	ldr	r3, [r7, #20]
 8006426:	08da      	lsrs	r2, r3, #3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	3208      	adds	r2, #8
 800642c:	6939      	ldr	r1, [r7, #16]
 800642e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	005b      	lsls	r3, r3, #1
 800643c:	2203      	movs	r2, #3
 800643e:	fa02 f303 	lsl.w	r3, r2, r3
 8006442:	43db      	mvns	r3, r3
 8006444:	693a      	ldr	r2, [r7, #16]
 8006446:	4013      	ands	r3, r2
 8006448:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	f003 0203 	and.w	r2, r3, #3
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	005b      	lsls	r3, r3, #1
 8006456:	fa02 f303 	lsl.w	r3, r2, r3
 800645a:	693a      	ldr	r2, [r7, #16]
 800645c:	4313      	orrs	r3, r2
 800645e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	693a      	ldr	r2, [r7, #16]
 8006464:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800646e:	2b00      	cmp	r3, #0
 8006470:	f000 80a6 	beq.w	80065c0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006474:	4b5b      	ldr	r3, [pc, #364]	@ (80065e4 <HAL_GPIO_Init+0x2e4>)
 8006476:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006478:	4a5a      	ldr	r2, [pc, #360]	@ (80065e4 <HAL_GPIO_Init+0x2e4>)
 800647a:	f043 0301 	orr.w	r3, r3, #1
 800647e:	6613      	str	r3, [r2, #96]	@ 0x60
 8006480:	4b58      	ldr	r3, [pc, #352]	@ (80065e4 <HAL_GPIO_Init+0x2e4>)
 8006482:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006484:	f003 0301 	and.w	r3, r3, #1
 8006488:	60bb      	str	r3, [r7, #8]
 800648a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800648c:	4a56      	ldr	r2, [pc, #344]	@ (80065e8 <HAL_GPIO_Init+0x2e8>)
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	089b      	lsrs	r3, r3, #2
 8006492:	3302      	adds	r3, #2
 8006494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006498:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	f003 0303 	and.w	r3, r3, #3
 80064a0:	009b      	lsls	r3, r3, #2
 80064a2:	220f      	movs	r2, #15
 80064a4:	fa02 f303 	lsl.w	r3, r2, r3
 80064a8:	43db      	mvns	r3, r3
 80064aa:	693a      	ldr	r2, [r7, #16]
 80064ac:	4013      	ands	r3, r2
 80064ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80064b6:	d01f      	beq.n	80064f8 <HAL_GPIO_Init+0x1f8>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a4c      	ldr	r2, [pc, #304]	@ (80065ec <HAL_GPIO_Init+0x2ec>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d019      	beq.n	80064f4 <HAL_GPIO_Init+0x1f4>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a4b      	ldr	r2, [pc, #300]	@ (80065f0 <HAL_GPIO_Init+0x2f0>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d013      	beq.n	80064f0 <HAL_GPIO_Init+0x1f0>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a4a      	ldr	r2, [pc, #296]	@ (80065f4 <HAL_GPIO_Init+0x2f4>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d00d      	beq.n	80064ec <HAL_GPIO_Init+0x1ec>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a49      	ldr	r2, [pc, #292]	@ (80065f8 <HAL_GPIO_Init+0x2f8>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d007      	beq.n	80064e8 <HAL_GPIO_Init+0x1e8>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	4a48      	ldr	r2, [pc, #288]	@ (80065fc <HAL_GPIO_Init+0x2fc>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d101      	bne.n	80064e4 <HAL_GPIO_Init+0x1e4>
 80064e0:	2305      	movs	r3, #5
 80064e2:	e00a      	b.n	80064fa <HAL_GPIO_Init+0x1fa>
 80064e4:	2306      	movs	r3, #6
 80064e6:	e008      	b.n	80064fa <HAL_GPIO_Init+0x1fa>
 80064e8:	2304      	movs	r3, #4
 80064ea:	e006      	b.n	80064fa <HAL_GPIO_Init+0x1fa>
 80064ec:	2303      	movs	r3, #3
 80064ee:	e004      	b.n	80064fa <HAL_GPIO_Init+0x1fa>
 80064f0:	2302      	movs	r3, #2
 80064f2:	e002      	b.n	80064fa <HAL_GPIO_Init+0x1fa>
 80064f4:	2301      	movs	r3, #1
 80064f6:	e000      	b.n	80064fa <HAL_GPIO_Init+0x1fa>
 80064f8:	2300      	movs	r3, #0
 80064fa:	697a      	ldr	r2, [r7, #20]
 80064fc:	f002 0203 	and.w	r2, r2, #3
 8006500:	0092      	lsls	r2, r2, #2
 8006502:	4093      	lsls	r3, r2
 8006504:	693a      	ldr	r2, [r7, #16]
 8006506:	4313      	orrs	r3, r2
 8006508:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800650a:	4937      	ldr	r1, [pc, #220]	@ (80065e8 <HAL_GPIO_Init+0x2e8>)
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	089b      	lsrs	r3, r3, #2
 8006510:	3302      	adds	r3, #2
 8006512:	693a      	ldr	r2, [r7, #16]
 8006514:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006518:	4b39      	ldr	r3, [pc, #228]	@ (8006600 <HAL_GPIO_Init+0x300>)
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	43db      	mvns	r3, r3
 8006522:	693a      	ldr	r2, [r7, #16]
 8006524:	4013      	ands	r3, r2
 8006526:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006530:	2b00      	cmp	r3, #0
 8006532:	d003      	beq.n	800653c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006534:	693a      	ldr	r2, [r7, #16]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	4313      	orrs	r3, r2
 800653a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800653c:	4a30      	ldr	r2, [pc, #192]	@ (8006600 <HAL_GPIO_Init+0x300>)
 800653e:	693b      	ldr	r3, [r7, #16]
 8006540:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006542:	4b2f      	ldr	r3, [pc, #188]	@ (8006600 <HAL_GPIO_Init+0x300>)
 8006544:	68db      	ldr	r3, [r3, #12]
 8006546:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	43db      	mvns	r3, r3
 800654c:	693a      	ldr	r2, [r7, #16]
 800654e:	4013      	ands	r3, r2
 8006550:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800655a:	2b00      	cmp	r3, #0
 800655c:	d003      	beq.n	8006566 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800655e:	693a      	ldr	r2, [r7, #16]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	4313      	orrs	r3, r2
 8006564:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006566:	4a26      	ldr	r2, [pc, #152]	@ (8006600 <HAL_GPIO_Init+0x300>)
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800656c:	4b24      	ldr	r3, [pc, #144]	@ (8006600 <HAL_GPIO_Init+0x300>)
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	43db      	mvns	r3, r3
 8006576:	693a      	ldr	r2, [r7, #16]
 8006578:	4013      	ands	r3, r2
 800657a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006584:	2b00      	cmp	r3, #0
 8006586:	d003      	beq.n	8006590 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006588:	693a      	ldr	r2, [r7, #16]
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	4313      	orrs	r3, r2
 800658e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006590:	4a1b      	ldr	r2, [pc, #108]	@ (8006600 <HAL_GPIO_Init+0x300>)
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006596:	4b1a      	ldr	r3, [pc, #104]	@ (8006600 <HAL_GPIO_Init+0x300>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	43db      	mvns	r3, r3
 80065a0:	693a      	ldr	r2, [r7, #16]
 80065a2:	4013      	ands	r3, r2
 80065a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d003      	beq.n	80065ba <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80065b2:	693a      	ldr	r2, [r7, #16]
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	4313      	orrs	r3, r2
 80065b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80065ba:	4a11      	ldr	r2, [pc, #68]	@ (8006600 <HAL_GPIO_Init+0x300>)
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	3301      	adds	r3, #1
 80065c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	681a      	ldr	r2, [r3, #0]
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	fa22 f303 	lsr.w	r3, r2, r3
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	f47f ae9d 	bne.w	8006310 <HAL_GPIO_Init+0x10>
  }
}
 80065d6:	bf00      	nop
 80065d8:	bf00      	nop
 80065da:	371c      	adds	r7, #28
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr
 80065e4:	40021000 	.word	0x40021000
 80065e8:	40010000 	.word	0x40010000
 80065ec:	48000400 	.word	0x48000400
 80065f0:	48000800 	.word	0x48000800
 80065f4:	48000c00 	.word	0x48000c00
 80065f8:	48001000 	.word	0x48001000
 80065fc:	48001400 	.word	0x48001400
 8006600:	40010400 	.word	0x40010400

08006604 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006604:	b480      	push	{r7}
 8006606:	b083      	sub	sp, #12
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	460b      	mov	r3, r1
 800660e:	807b      	strh	r3, [r7, #2]
 8006610:	4613      	mov	r3, r2
 8006612:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006614:	787b      	ldrb	r3, [r7, #1]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d003      	beq.n	8006622 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800661a:	887a      	ldrh	r2, [r7, #2]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006620:	e002      	b.n	8006628 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006622:	887a      	ldrh	r2, [r7, #2]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006628:	bf00      	nop
 800662a:	370c      	adds	r7, #12
 800662c:	46bd      	mov	sp, r7
 800662e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006632:	4770      	bx	lr

08006634 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b084      	sub	sp, #16
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800663c:	2300      	movs	r3, #0
 800663e:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d101      	bne.n	800664a <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e0bb      	b.n	80067c2 <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006650:	b2db      	uxtb	r3, r3
 8006652:	2b05      	cmp	r3, #5
 8006654:	d101      	bne.n	800665a <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8006656:	2301      	movs	r3, #1
 8006658:	e0b3      	b.n	80067c2 <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006660:	b2db      	uxtb	r3, r3
 8006662:	2b02      	cmp	r3, #2
 8006664:	d101      	bne.n	800666a <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	e0ab      	b.n	80067c2 <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 800666a:	4b58      	ldr	r3, [pc, #352]	@ (80067cc <HAL_OPAMP_Init+0x198>)
 800666c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800666e:	4a57      	ldr	r2, [pc, #348]	@ (80067cc <HAL_OPAMP_Init+0x198>)
 8006670:	f043 0301 	orr.w	r3, r3, #1
 8006674:	6613      	str	r3, [r2, #96]	@ 0x60
 8006676:	4b55      	ldr	r3, [pc, #340]	@ (80067cc <HAL_OPAMP_Init+0x198>)
 8006678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800667a:	f003 0301 	and.w	r3, r3, #1
 800667e:	60bb      	str	r3, [r7, #8]
 8006680:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006688:	b2db      	uxtb	r3, r3
 800668a:	2b00      	cmp	r3, #0
 800668c:	d103      	bne.n	8006696 <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2200      	movs	r2, #0
 8006692:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f7fc fbd4 	bl	8002e44 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	2b40      	cmp	r3, #64	@ 0x40
 80066a2:	d003      	beq.n	80066ac <HAL_OPAMP_Init+0x78>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	689b      	ldr	r3, [r3, #8]
 80066a8:	2b60      	cmp	r3, #96	@ 0x60
 80066aa:	d133      	bne.n	8006714 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f023 0110 	bic.w	r1, r3, #16
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	430a      	orrs	r2, r1
 80066c0:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	4b41      	ldr	r3, [pc, #260]	@ (80067d0 <HAL_OPAMP_Init+0x19c>)
 80066ca:	4013      	ands	r3, r2
 80066cc:	687a      	ldr	r2, [r7, #4]
 80066ce:	6851      	ldr	r1, [r2, #4]
 80066d0:	687a      	ldr	r2, [r7, #4]
 80066d2:	6892      	ldr	r2, [r2, #8]
 80066d4:	4311      	orrs	r1, r2
 80066d6:	687a      	ldr	r2, [r7, #4]
 80066d8:	6912      	ldr	r2, [r2, #16]
 80066da:	430a      	orrs	r2, r1
 80066dc:	6879      	ldr	r1, [r7, #4]
 80066de:	7d09      	ldrb	r1, [r1, #20]
 80066e0:	2901      	cmp	r1, #1
 80066e2:	d102      	bne.n	80066ea <HAL_OPAMP_Init+0xb6>
 80066e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80066e8:	e000      	b.n	80066ec <HAL_OPAMP_Init+0xb8>
 80066ea:	2100      	movs	r1, #0
 80066ec:	4311      	orrs	r1, r2
 80066ee:	687a      	ldr	r2, [r7, #4]
 80066f0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80066f2:	4311      	orrs	r1, r2
 80066f4:	687a      	ldr	r2, [r7, #4]
 80066f6:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80066f8:	4311      	orrs	r1, r2
 80066fa:	687a      	ldr	r2, [r7, #4]
 80066fc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80066fe:	04d2      	lsls	r2, r2, #19
 8006700:	4311      	orrs	r1, r2
 8006702:	687a      	ldr	r2, [r7, #4]
 8006704:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006706:	0612      	lsls	r2, r2, #24
 8006708:	4311      	orrs	r1, r2
 800670a:	687a      	ldr	r2, [r7, #4]
 800670c:	6812      	ldr	r2, [r2, #0]
 800670e:	430b      	orrs	r3, r1
 8006710:	6013      	str	r3, [r2, #0]
 8006712:	e035      	b.n	8006780 <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f023 0110 	bic.w	r1, r3, #16
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	430a      	orrs	r2, r1
 8006728:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	4b27      	ldr	r3, [pc, #156]	@ (80067d0 <HAL_OPAMP_Init+0x19c>)
 8006732:	4013      	ands	r3, r2
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	6851      	ldr	r1, [r2, #4]
 8006738:	687a      	ldr	r2, [r7, #4]
 800673a:	6892      	ldr	r2, [r2, #8]
 800673c:	4311      	orrs	r1, r2
 800673e:	687a      	ldr	r2, [r7, #4]
 8006740:	68d2      	ldr	r2, [r2, #12]
 8006742:	4311      	orrs	r1, r2
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	6912      	ldr	r2, [r2, #16]
 8006748:	430a      	orrs	r2, r1
 800674a:	6879      	ldr	r1, [r7, #4]
 800674c:	7d09      	ldrb	r1, [r1, #20]
 800674e:	2901      	cmp	r1, #1
 8006750:	d102      	bne.n	8006758 <HAL_OPAMP_Init+0x124>
 8006752:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006756:	e000      	b.n	800675a <HAL_OPAMP_Init+0x126>
 8006758:	2100      	movs	r1, #0
 800675a:	4311      	orrs	r1, r2
 800675c:	687a      	ldr	r2, [r7, #4]
 800675e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006760:	4311      	orrs	r1, r2
 8006762:	687a      	ldr	r2, [r7, #4]
 8006764:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006766:	4311      	orrs	r1, r2
 8006768:	687a      	ldr	r2, [r7, #4]
 800676a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800676c:	04d2      	lsls	r2, r2, #19
 800676e:	4311      	orrs	r1, r2
 8006770:	687a      	ldr	r2, [r7, #4]
 8006772:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006774:	0612      	lsls	r2, r2, #24
 8006776:	4311      	orrs	r1, r2
 8006778:	687a      	ldr	r2, [r7, #4]
 800677a:	6812      	ldr	r2, [r2, #0]
 800677c:	430b      	orrs	r3, r1
 800677e:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	699b      	ldr	r3, [r3, #24]
 8006786:	2b00      	cmp	r3, #0
 8006788:	db10      	blt.n	80067ac <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	699b      	ldr	r3, [r3, #24]
 8006790:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	699a      	ldr	r2, [r3, #24]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	69db      	ldr	r3, [r3, #28]
 800679c:	431a      	orrs	r2, r3
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6a1b      	ldr	r3, [r3, #32]
 80067a2:	431a      	orrs	r2, r3
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	430a      	orrs	r2, r1
 80067aa:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80067b2:	b2db      	uxtb	r3, r3
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d103      	bne.n	80067c0 <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 80067c0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80067c2:	4618      	mov	r0, r3
 80067c4:	3710      	adds	r7, #16
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bd80      	pop	{r7, pc}
 80067ca:	bf00      	nop
 80067cc:	40021000 	.word	0x40021000
 80067d0:	e0003e11 	.word	0xe0003e11

080067d4 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b085      	sub	sp, #20
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067dc:	2300      	movs	r3, #0
 80067de:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d102      	bne.n	80067ec <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	73fb      	strb	r3, [r7, #15]
 80067ea:	e01d      	b.n	8006828 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80067f2:	b2db      	uxtb	r3, r3
 80067f4:	2b05      	cmp	r3, #5
 80067f6:	d102      	bne.n	80067fe <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	73fb      	strb	r3, [r7, #15]
 80067fc:	e014      	b.n	8006828 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006804:	b2db      	uxtb	r3, r3
 8006806:	2b01      	cmp	r3, #1
 8006808:	d10c      	bne.n	8006824 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	681a      	ldr	r2, [r3, #0]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f042 0201 	orr.w	r2, r2, #1
 8006818:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2204      	movs	r2, #4
 800681e:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 8006822:	e001      	b.n	8006828 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8006824:	2301      	movs	r3, #1
 8006826:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 8006828:	7bfb      	ldrb	r3, [r7, #15]
}
 800682a:	4618      	mov	r0, r3
 800682c:	3714      	adds	r7, #20
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr

08006836 <HAL_OPAMP_SelfCalibrate>:
  * @retval HAL status
  * @note   Calibration runs about 25 ms.
  */

HAL_StatusTypeDef HAL_OPAMP_SelfCalibrate(OPAMP_HandleTypeDef *hopamp)
{
 8006836:	b580      	push	{r7, lr}
 8006838:	b086      	sub	sp, #24
 800683a:	af00      	add	r7, sp, #0
 800683c:	6078      	str	r0, [r7, #4]

  HAL_StatusTypeDef status = HAL_OK;
 800683e:	2300      	movs	r3, #0
 8006840:	75fb      	strb	r3, [r7, #23]
  uint32_t trimmingvaluep;
  uint32_t delta;

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d102      	bne.n	800684e <HAL_OPAMP_SelfCalibrate+0x18>
  {
    status = HAL_ERROR;
 8006848:	2301      	movs	r3, #1
 800684a:	75fb      	strb	r3, [r7, #23]
 800684c:	e113      	b.n	8006a76 <HAL_OPAMP_SelfCalibrate+0x240>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006854:	b2db      	uxtb	r3, r3
 8006856:	2b05      	cmp	r3, #5
 8006858:	d102      	bne.n	8006860 <HAL_OPAMP_SelfCalibrate+0x2a>
  {
    status = HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	75fb      	strb	r3, [r7, #23]
 800685e:	e10a      	b.n	8006a76 <HAL_OPAMP_SelfCalibrate+0x240>
  }
  else
  {

    /* Check if OPAMP in calibration mode and calibration not yet enable */
    if (hopamp->State ==  HAL_OPAMP_STATE_READY)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006866:	b2db      	uxtb	r3, r3
 8006868:	2b01      	cmp	r3, #1
 800686a:	f040 8102 	bne.w	8006a72 <HAL_OPAMP_SelfCalibrate+0x23c>
      /* Check the parameter */
      assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

      /* Set Calibration mode */
      /* Non-inverting input connected to calibration reference voltage. */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_FORCEVP);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	681a      	ldr	r2, [r3, #0]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f042 0202 	orr.w	r2, r2, #2
 800687c:	601a      	str	r2, [r3, #0]

      /*  user trimming values are used for offset calibration */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_USERTRIM);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f042 0210 	orr.w	r2, r2, #16
 800688c:	601a      	str	r2, [r3, #0]

      /* Enable calibration */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800689c:	601a      	str	r2, [r3, #0]

      /* 1st calibration - N */
      /* Select 90% VREF */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	681a      	ldr	r2, [r3, #0]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f442 5240 	orr.w	r2, r2, #12288	@ 0x3000
 80068ac:	601a      	str	r2, [r3, #0]

      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f042 0201 	orr.w	r2, r2, #1
 80068bc:	601a      	str	r2, [r3, #0]

      /* Init trimming counter */
      /* Medium value */
      trimmingvaluen = 16UL;
 80068be:	2310      	movs	r3, #16
 80068c0:	613b      	str	r3, [r7, #16]
      delta = 8UL;
 80068c2:	2308      	movs	r3, #8
 80068c4:	60bb      	str	r3, [r7, #8]

      while (delta != 0UL)
 80068c6:	e020      	b.n	800690a <HAL_OPAMP_SelfCalibrate+0xd4>
      {
        /* Set candidate trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	061a      	lsls	r2, r3, #24
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	430a      	orrs	r2, r1
 80068dc:	601a      	str	r2, [r3, #0]

        /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
        /* Offset trim time: during calibration, minimum time needed between */
        /* two steps to have 1 mV accuracy */
        HAL_Delay(2);
 80068de:	2002      	movs	r0, #2
 80068e0:	f7fc feb2 	bl	8003648 <HAL_Delay>

        if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d004      	beq.n	80068fc <HAL_OPAMP_SelfCalibrate+0xc6>
        {
          /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
          trimmingvaluen += delta;
 80068f2:	693a      	ldr	r2, [r7, #16]
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	4413      	add	r3, r2
 80068f8:	613b      	str	r3, [r7, #16]
 80068fa:	e003      	b.n	8006904 <HAL_OPAMP_SelfCalibrate+0xce>
        }
        else
        {
          /* OPAMP_CSR_OUTCAL is LOW try lower trimming */
          trimmingvaluen -= delta;
 80068fc:	693a      	ldr	r2, [r7, #16]
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	1ad3      	subs	r3, r2, r3
 8006902:	613b      	str	r3, [r7, #16]
        }

        delta >>= 1;
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	085b      	lsrs	r3, r3, #1
 8006908:	60bb      	str	r3, [r7, #8]
      while (delta != 0UL)
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d1db      	bne.n	80068c8 <HAL_OPAMP_SelfCalibrate+0x92>
      }

      /* Still need to check if righ calibration is current value or un step below */
      /* Indeed the first value that causes the OUTCAL bit to change from 1 to 0  */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	061a      	lsls	r2, r3, #24
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	430a      	orrs	r2, r1
 8006924:	601a      	str	r2, [r3, #0]

      /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(2);
 8006926:	2002      	movs	r0, #2
 8006928:	f7fc fe8e 	bl	8003648 <HAL_Delay>

      if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006936:	2b00      	cmp	r3, #0
 8006938:	d00d      	beq.n	8006956 <HAL_OPAMP_SelfCalibrate+0x120>
      {
        /* OPAMP_CSR_OUTCAL is actually one value more */
        trimmingvaluen++;
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	3301      	adds	r3, #1
 800693e:	613b      	str	r3, [r7, #16]
        /* Set right trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 800694a:	693b      	ldr	r3, [r7, #16]
 800694c:	061a      	lsls	r2, r3, #24
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	430a      	orrs	r2, r1
 8006954:	601a      	str	r2, [r3, #0]
      }

      /* 2nd calibration - P */
      /* Select 10% VREF */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_10VDDA);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006968:	601a      	str	r2, [r3, #0]

      /* Init trimming counter */
      /* Medium value */
      trimmingvaluep = 16UL;
 800696a:	2310      	movs	r3, #16
 800696c:	60fb      	str	r3, [r7, #12]
      delta = 8UL;
 800696e:	2308      	movs	r3, #8
 8006970:	60bb      	str	r3, [r7, #8]

      while (delta != 0UL)
 8006972:	e020      	b.n	80069b6 <HAL_OPAMP_SelfCalibrate+0x180>
      {
        /* Set candidate trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f423 0178 	bic.w	r1, r3, #16252928	@ 0xf80000
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	04da      	lsls	r2, r3, #19
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	430a      	orrs	r2, r1
 8006988:	601a      	str	r2, [r3, #0]

        /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
        /* Offset trim time: during calibration, minimum time needed between */
        /* two steps to have 1 mV accuracy */
        HAL_Delay(2);
 800698a:	2002      	movs	r0, #2
 800698c:	f7fc fe5c 	bl	8003648 <HAL_Delay>

        if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800699a:	2b00      	cmp	r3, #0
 800699c:	d004      	beq.n	80069a8 <HAL_OPAMP_SelfCalibrate+0x172>
        {
          /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
          trimmingvaluep += delta;
 800699e:	68fa      	ldr	r2, [r7, #12]
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	4413      	add	r3, r2
 80069a4:	60fb      	str	r3, [r7, #12]
 80069a6:	e003      	b.n	80069b0 <HAL_OPAMP_SelfCalibrate+0x17a>
        }
        else
        {
          trimmingvaluep -= delta;
 80069a8:	68fa      	ldr	r2, [r7, #12]
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	1ad3      	subs	r3, r2, r3
 80069ae:	60fb      	str	r3, [r7, #12]
        }

        delta >>= 1;
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	085b      	lsrs	r3, r3, #1
 80069b4:	60bb      	str	r3, [r7, #8]
      while (delta != 0UL)
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d1db      	bne.n	8006974 <HAL_OPAMP_SelfCalibrate+0x13e>
      }

      /* Still need to check if righ calibration is current value or un step below */
      /* Indeed the first value that causes the OUTCAL bit to change from 1 to 0U */
      /* Set candidate trimming */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f423 0178 	bic.w	r1, r3, #16252928	@ 0xf80000
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	04da      	lsls	r2, r3, #19
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	430a      	orrs	r2, r1
 80069d0:	601a      	str	r2, [r3, #0]

      /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(2);
 80069d2:	2002      	movs	r0, #2
 80069d4:	f7fc fe38 	bl	8003648 <HAL_Delay>

      if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d00d      	beq.n	8006a02 <HAL_OPAMP_SelfCalibrate+0x1cc>
      {
        /* OPAMP_CSR_OUTCAL is actually one value more */
        trimmingvaluep++;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	3301      	adds	r3, #1
 80069ea:	60fb      	str	r3, [r7, #12]
        /* Set right trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f423 0178 	bic.w	r1, r3, #16252928	@ 0xf80000
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	04da      	lsls	r2, r3, #19
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	430a      	orrs	r2, r1
 8006a00:	601a      	str	r2, [r3, #0]
      }

      /* Disable calibration */
      CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	681a      	ldr	r2, [r3, #0]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a10:	601a      	str	r2, [r3, #0]

      /* Disable the OPAMP */
      CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f022 0201 	bic.w	r2, r2, #1
 8006a20:	601a      	str	r2, [r3, #0]

      /* Set operating mode  */
      /* Non-inverting input connected to calibration reference voltage. */
      CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_FORCEVP);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f022 0202 	bic.w	r2, r2, #2
 8006a30:	601a      	str	r2, [r3, #0]

      /* Self calibration is successful  */
      /* Store calibration(user timing) results in init structure. */

      /* Write calibration result N */
      hopamp->Init.TrimmingValueN = trimmingvaluen;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	693a      	ldr	r2, [r7, #16]
 8006a36:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Write calibration result P */
      hopamp->Init.TrimmingValueP = trimmingvaluep;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Select user timing mode */
      /* And updated with calibrated settings */
      hopamp->Init.UserTrimming = OPAMP_TRIMMING_USER;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2210      	movs	r2, #16
 8006a42:	62da      	str	r2, [r3, #44]	@ 0x2c
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f423 0178 	bic.w	r1, r3, #16252928	@ 0xf80000
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	04da      	lsls	r2, r3, #19
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	430a      	orrs	r2, r1
 8006a58:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	061a      	lsls	r2, r3, #24
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	430a      	orrs	r2, r1
 8006a6e:	601a      	str	r2, [r3, #0]
 8006a70:	e001      	b.n	8006a76 <HAL_OPAMP_SelfCalibrate+0x240>
    }

    else
    {
      /* OPAMP can not be calibrated from this mode */
      status = HAL_ERROR;
 8006a72:	2301      	movs	r3, #1
 8006a74:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 8006a76:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3718      	adds	r7, #24
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}

08006a80 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b085      	sub	sp, #20
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d141      	bne.n	8006b12 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a8e:	4b4b      	ldr	r3, [pc, #300]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006a96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a9a:	d131      	bne.n	8006b00 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a9c:	4b47      	ldr	r3, [pc, #284]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006aa2:	4a46      	ldr	r2, [pc, #280]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006aa4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006aa8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006aac:	4b43      	ldr	r3, [pc, #268]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006ab4:	4a41      	ldr	r2, [pc, #260]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ab6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006aba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006abc:	4b40      	ldr	r3, [pc, #256]	@ (8006bc0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	2232      	movs	r2, #50	@ 0x32
 8006ac2:	fb02 f303 	mul.w	r3, r2, r3
 8006ac6:	4a3f      	ldr	r2, [pc, #252]	@ (8006bc4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8006acc:	0c9b      	lsrs	r3, r3, #18
 8006ace:	3301      	adds	r3, #1
 8006ad0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ad2:	e002      	b.n	8006ada <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	3b01      	subs	r3, #1
 8006ad8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ada:	4b38      	ldr	r3, [pc, #224]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006adc:	695b      	ldr	r3, [r3, #20]
 8006ade:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ae2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ae6:	d102      	bne.n	8006aee <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d1f2      	bne.n	8006ad4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006aee:	4b33      	ldr	r3, [pc, #204]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006af0:	695b      	ldr	r3, [r3, #20]
 8006af2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006af6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006afa:	d158      	bne.n	8006bae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006afc:	2303      	movs	r3, #3
 8006afe:	e057      	b.n	8006bb0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006b00:	4b2e      	ldr	r3, [pc, #184]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b06:	4a2d      	ldr	r2, [pc, #180]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b0c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006b10:	e04d      	b.n	8006bae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b18:	d141      	bne.n	8006b9e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006b1a:	4b28      	ldr	r3, [pc, #160]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006b22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b26:	d131      	bne.n	8006b8c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006b28:	4b24      	ldr	r3, [pc, #144]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b2e:	4a23      	ldr	r2, [pc, #140]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006b38:	4b20      	ldr	r3, [pc, #128]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006b40:	4a1e      	ldr	r2, [pc, #120]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006b46:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b48:	4b1d      	ldr	r3, [pc, #116]	@ (8006bc0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	2232      	movs	r2, #50	@ 0x32
 8006b4e:	fb02 f303 	mul.w	r3, r2, r3
 8006b52:	4a1c      	ldr	r2, [pc, #112]	@ (8006bc4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006b54:	fba2 2303 	umull	r2, r3, r2, r3
 8006b58:	0c9b      	lsrs	r3, r3, #18
 8006b5a:	3301      	adds	r3, #1
 8006b5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b5e:	e002      	b.n	8006b66 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	3b01      	subs	r3, #1
 8006b64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b66:	4b15      	ldr	r3, [pc, #84]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b68:	695b      	ldr	r3, [r3, #20]
 8006b6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b72:	d102      	bne.n	8006b7a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d1f2      	bne.n	8006b60 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006b7a:	4b10      	ldr	r3, [pc, #64]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b7c:	695b      	ldr	r3, [r3, #20]
 8006b7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b86:	d112      	bne.n	8006bae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006b88:	2303      	movs	r3, #3
 8006b8a:	e011      	b.n	8006bb0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006b8c:	4b0b      	ldr	r3, [pc, #44]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b92:	4a0a      	ldr	r2, [pc, #40]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b98:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006b9c:	e007      	b.n	8006bae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006b9e:	4b07      	ldr	r3, [pc, #28]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006ba6:	4a05      	ldr	r2, [pc, #20]	@ (8006bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ba8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006bac:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006bae:	2300      	movs	r3, #0
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3714      	adds	r7, #20
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr
 8006bbc:	40007000 	.word	0x40007000
 8006bc0:	20000090 	.word	0x20000090
 8006bc4:	431bde83 	.word	0x431bde83

08006bc8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006bcc:	4b05      	ldr	r3, [pc, #20]	@ (8006be4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006bce:	689b      	ldr	r3, [r3, #8]
 8006bd0:	4a04      	ldr	r2, [pc, #16]	@ (8006be4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006bd2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006bd6:	6093      	str	r3, [r2, #8]
}
 8006bd8:	bf00      	nop
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr
 8006be2:	bf00      	nop
 8006be4:	40007000 	.word	0x40007000

08006be8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b088      	sub	sp, #32
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d101      	bne.n	8006bfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e2fe      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f003 0301 	and.w	r3, r3, #1
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d075      	beq.n	8006cf2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006c06:	4b97      	ldr	r3, [pc, #604]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006c08:	689b      	ldr	r3, [r3, #8]
 8006c0a:	f003 030c 	and.w	r3, r3, #12
 8006c0e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006c10:	4b94      	ldr	r3, [pc, #592]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006c12:	68db      	ldr	r3, [r3, #12]
 8006c14:	f003 0303 	and.w	r3, r3, #3
 8006c18:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006c1a:	69bb      	ldr	r3, [r7, #24]
 8006c1c:	2b0c      	cmp	r3, #12
 8006c1e:	d102      	bne.n	8006c26 <HAL_RCC_OscConfig+0x3e>
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	2b03      	cmp	r3, #3
 8006c24:	d002      	beq.n	8006c2c <HAL_RCC_OscConfig+0x44>
 8006c26:	69bb      	ldr	r3, [r7, #24]
 8006c28:	2b08      	cmp	r3, #8
 8006c2a:	d10b      	bne.n	8006c44 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c2c:	4b8d      	ldr	r3, [pc, #564]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d05b      	beq.n	8006cf0 <HAL_RCC_OscConfig+0x108>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d157      	bne.n	8006cf0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006c40:	2301      	movs	r3, #1
 8006c42:	e2d9      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c4c:	d106      	bne.n	8006c5c <HAL_RCC_OscConfig+0x74>
 8006c4e:	4b85      	ldr	r3, [pc, #532]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a84      	ldr	r2, [pc, #528]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006c54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c58:	6013      	str	r3, [r2, #0]
 8006c5a:	e01d      	b.n	8006c98 <HAL_RCC_OscConfig+0xb0>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006c64:	d10c      	bne.n	8006c80 <HAL_RCC_OscConfig+0x98>
 8006c66:	4b7f      	ldr	r3, [pc, #508]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4a7e      	ldr	r2, [pc, #504]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006c6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006c70:	6013      	str	r3, [r2, #0]
 8006c72:	4b7c      	ldr	r3, [pc, #496]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a7b      	ldr	r2, [pc, #492]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006c78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c7c:	6013      	str	r3, [r2, #0]
 8006c7e:	e00b      	b.n	8006c98 <HAL_RCC_OscConfig+0xb0>
 8006c80:	4b78      	ldr	r3, [pc, #480]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a77      	ldr	r2, [pc, #476]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006c86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c8a:	6013      	str	r3, [r2, #0]
 8006c8c:	4b75      	ldr	r3, [pc, #468]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4a74      	ldr	r2, [pc, #464]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006c92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006c96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d013      	beq.n	8006cc8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ca0:	f7fc fcc6 	bl	8003630 <HAL_GetTick>
 8006ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006ca6:	e008      	b.n	8006cba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ca8:	f7fc fcc2 	bl	8003630 <HAL_GetTick>
 8006cac:	4602      	mov	r2, r0
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	1ad3      	subs	r3, r2, r3
 8006cb2:	2b64      	cmp	r3, #100	@ 0x64
 8006cb4:	d901      	bls.n	8006cba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006cb6:	2303      	movs	r3, #3
 8006cb8:	e29e      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006cba:	4b6a      	ldr	r3, [pc, #424]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d0f0      	beq.n	8006ca8 <HAL_RCC_OscConfig+0xc0>
 8006cc6:	e014      	b.n	8006cf2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cc8:	f7fc fcb2 	bl	8003630 <HAL_GetTick>
 8006ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006cce:	e008      	b.n	8006ce2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006cd0:	f7fc fcae 	bl	8003630 <HAL_GetTick>
 8006cd4:	4602      	mov	r2, r0
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	1ad3      	subs	r3, r2, r3
 8006cda:	2b64      	cmp	r3, #100	@ 0x64
 8006cdc:	d901      	bls.n	8006ce2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006cde:	2303      	movs	r3, #3
 8006ce0:	e28a      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006ce2:	4b60      	ldr	r3, [pc, #384]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d1f0      	bne.n	8006cd0 <HAL_RCC_OscConfig+0xe8>
 8006cee:	e000      	b.n	8006cf2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006cf0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f003 0302 	and.w	r3, r3, #2
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d075      	beq.n	8006dea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006cfe:	4b59      	ldr	r3, [pc, #356]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	f003 030c 	and.w	r3, r3, #12
 8006d06:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006d08:	4b56      	ldr	r3, [pc, #344]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006d0a:	68db      	ldr	r3, [r3, #12]
 8006d0c:	f003 0303 	and.w	r3, r3, #3
 8006d10:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006d12:	69bb      	ldr	r3, [r7, #24]
 8006d14:	2b0c      	cmp	r3, #12
 8006d16:	d102      	bne.n	8006d1e <HAL_RCC_OscConfig+0x136>
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	2b02      	cmp	r3, #2
 8006d1c:	d002      	beq.n	8006d24 <HAL_RCC_OscConfig+0x13c>
 8006d1e:	69bb      	ldr	r3, [r7, #24]
 8006d20:	2b04      	cmp	r3, #4
 8006d22:	d11f      	bne.n	8006d64 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006d24:	4b4f      	ldr	r3, [pc, #316]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d005      	beq.n	8006d3c <HAL_RCC_OscConfig+0x154>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	68db      	ldr	r3, [r3, #12]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d101      	bne.n	8006d3c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006d38:	2301      	movs	r3, #1
 8006d3a:	e25d      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d3c:	4b49      	ldr	r3, [pc, #292]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	691b      	ldr	r3, [r3, #16]
 8006d48:	061b      	lsls	r3, r3, #24
 8006d4a:	4946      	ldr	r1, [pc, #280]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006d50:	4b45      	ldr	r3, [pc, #276]	@ (8006e68 <HAL_RCC_OscConfig+0x280>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4618      	mov	r0, r3
 8006d56:	f7fc fc1f 	bl	8003598 <HAL_InitTick>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d043      	beq.n	8006de8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006d60:	2301      	movs	r3, #1
 8006d62:	e249      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	68db      	ldr	r3, [r3, #12]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d023      	beq.n	8006db4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006d6c:	4b3d      	ldr	r3, [pc, #244]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a3c      	ldr	r2, [pc, #240]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006d72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d78:	f7fc fc5a 	bl	8003630 <HAL_GetTick>
 8006d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006d7e:	e008      	b.n	8006d92 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d80:	f7fc fc56 	bl	8003630 <HAL_GetTick>
 8006d84:	4602      	mov	r2, r0
 8006d86:	693b      	ldr	r3, [r7, #16]
 8006d88:	1ad3      	subs	r3, r2, r3
 8006d8a:	2b02      	cmp	r3, #2
 8006d8c:	d901      	bls.n	8006d92 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006d8e:	2303      	movs	r3, #3
 8006d90:	e232      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006d92:	4b34      	ldr	r3, [pc, #208]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d0f0      	beq.n	8006d80 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d9e:	4b31      	ldr	r3, [pc, #196]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	691b      	ldr	r3, [r3, #16]
 8006daa:	061b      	lsls	r3, r3, #24
 8006dac:	492d      	ldr	r1, [pc, #180]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006dae:	4313      	orrs	r3, r2
 8006db0:	604b      	str	r3, [r1, #4]
 8006db2:	e01a      	b.n	8006dea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006db4:	4b2b      	ldr	r3, [pc, #172]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a2a      	ldr	r2, [pc, #168]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006dba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006dbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dc0:	f7fc fc36 	bl	8003630 <HAL_GetTick>
 8006dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006dc6:	e008      	b.n	8006dda <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006dc8:	f7fc fc32 	bl	8003630 <HAL_GetTick>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	1ad3      	subs	r3, r2, r3
 8006dd2:	2b02      	cmp	r3, #2
 8006dd4:	d901      	bls.n	8006dda <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006dd6:	2303      	movs	r3, #3
 8006dd8:	e20e      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006dda:	4b22      	ldr	r3, [pc, #136]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d1f0      	bne.n	8006dc8 <HAL_RCC_OscConfig+0x1e0>
 8006de6:	e000      	b.n	8006dea <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006de8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f003 0308 	and.w	r3, r3, #8
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d041      	beq.n	8006e7a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	695b      	ldr	r3, [r3, #20]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d01c      	beq.n	8006e38 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006dfe:	4b19      	ldr	r3, [pc, #100]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006e00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e04:	4a17      	ldr	r2, [pc, #92]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006e06:	f043 0301 	orr.w	r3, r3, #1
 8006e0a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e0e:	f7fc fc0f 	bl	8003630 <HAL_GetTick>
 8006e12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006e14:	e008      	b.n	8006e28 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e16:	f7fc fc0b 	bl	8003630 <HAL_GetTick>
 8006e1a:	4602      	mov	r2, r0
 8006e1c:	693b      	ldr	r3, [r7, #16]
 8006e1e:	1ad3      	subs	r3, r2, r3
 8006e20:	2b02      	cmp	r3, #2
 8006e22:	d901      	bls.n	8006e28 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006e24:	2303      	movs	r3, #3
 8006e26:	e1e7      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006e28:	4b0e      	ldr	r3, [pc, #56]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006e2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e2e:	f003 0302 	and.w	r3, r3, #2
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d0ef      	beq.n	8006e16 <HAL_RCC_OscConfig+0x22e>
 8006e36:	e020      	b.n	8006e7a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e38:	4b0a      	ldr	r3, [pc, #40]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006e3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e3e:	4a09      	ldr	r2, [pc, #36]	@ (8006e64 <HAL_RCC_OscConfig+0x27c>)
 8006e40:	f023 0301 	bic.w	r3, r3, #1
 8006e44:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e48:	f7fc fbf2 	bl	8003630 <HAL_GetTick>
 8006e4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006e4e:	e00d      	b.n	8006e6c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e50:	f7fc fbee 	bl	8003630 <HAL_GetTick>
 8006e54:	4602      	mov	r2, r0
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	1ad3      	subs	r3, r2, r3
 8006e5a:	2b02      	cmp	r3, #2
 8006e5c:	d906      	bls.n	8006e6c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	e1ca      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
 8006e62:	bf00      	nop
 8006e64:	40021000 	.word	0x40021000
 8006e68:	20000094 	.word	0x20000094
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006e6c:	4b8c      	ldr	r3, [pc, #560]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006e6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e72:	f003 0302 	and.w	r3, r3, #2
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d1ea      	bne.n	8006e50 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f003 0304 	and.w	r3, r3, #4
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	f000 80a6 	beq.w	8006fd4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e88:	2300      	movs	r3, #0
 8006e8a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006e8c:	4b84      	ldr	r3, [pc, #528]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006e8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d101      	bne.n	8006e9c <HAL_RCC_OscConfig+0x2b4>
 8006e98:	2301      	movs	r3, #1
 8006e9a:	e000      	b.n	8006e9e <HAL_RCC_OscConfig+0x2b6>
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d00d      	beq.n	8006ebe <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ea2:	4b7f      	ldr	r3, [pc, #508]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ea6:	4a7e      	ldr	r2, [pc, #504]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006ea8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006eac:	6593      	str	r3, [r2, #88]	@ 0x58
 8006eae:	4b7c      	ldr	r3, [pc, #496]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006eb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006eb6:	60fb      	str	r3, [r7, #12]
 8006eb8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ebe:	4b79      	ldr	r3, [pc, #484]	@ (80070a4 <HAL_RCC_OscConfig+0x4bc>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d118      	bne.n	8006efc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006eca:	4b76      	ldr	r3, [pc, #472]	@ (80070a4 <HAL_RCC_OscConfig+0x4bc>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a75      	ldr	r2, [pc, #468]	@ (80070a4 <HAL_RCC_OscConfig+0x4bc>)
 8006ed0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ed4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ed6:	f7fc fbab 	bl	8003630 <HAL_GetTick>
 8006eda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006edc:	e008      	b.n	8006ef0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ede:	f7fc fba7 	bl	8003630 <HAL_GetTick>
 8006ee2:	4602      	mov	r2, r0
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	1ad3      	subs	r3, r2, r3
 8006ee8:	2b02      	cmp	r3, #2
 8006eea:	d901      	bls.n	8006ef0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006eec:	2303      	movs	r3, #3
 8006eee:	e183      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ef0:	4b6c      	ldr	r3, [pc, #432]	@ (80070a4 <HAL_RCC_OscConfig+0x4bc>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d0f0      	beq.n	8006ede <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	d108      	bne.n	8006f16 <HAL_RCC_OscConfig+0x32e>
 8006f04:	4b66      	ldr	r3, [pc, #408]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f0a:	4a65      	ldr	r2, [pc, #404]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006f0c:	f043 0301 	orr.w	r3, r3, #1
 8006f10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006f14:	e024      	b.n	8006f60 <HAL_RCC_OscConfig+0x378>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	689b      	ldr	r3, [r3, #8]
 8006f1a:	2b05      	cmp	r3, #5
 8006f1c:	d110      	bne.n	8006f40 <HAL_RCC_OscConfig+0x358>
 8006f1e:	4b60      	ldr	r3, [pc, #384]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f24:	4a5e      	ldr	r2, [pc, #376]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006f26:	f043 0304 	orr.w	r3, r3, #4
 8006f2a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006f2e:	4b5c      	ldr	r3, [pc, #368]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f34:	4a5a      	ldr	r2, [pc, #360]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006f36:	f043 0301 	orr.w	r3, r3, #1
 8006f3a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006f3e:	e00f      	b.n	8006f60 <HAL_RCC_OscConfig+0x378>
 8006f40:	4b57      	ldr	r3, [pc, #348]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f46:	4a56      	ldr	r2, [pc, #344]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006f48:	f023 0301 	bic.w	r3, r3, #1
 8006f4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006f50:	4b53      	ldr	r3, [pc, #332]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f56:	4a52      	ldr	r2, [pc, #328]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006f58:	f023 0304 	bic.w	r3, r3, #4
 8006f5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	689b      	ldr	r3, [r3, #8]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d016      	beq.n	8006f96 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f68:	f7fc fb62 	bl	8003630 <HAL_GetTick>
 8006f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f6e:	e00a      	b.n	8006f86 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f70:	f7fc fb5e 	bl	8003630 <HAL_GetTick>
 8006f74:	4602      	mov	r2, r0
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	1ad3      	subs	r3, r2, r3
 8006f7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d901      	bls.n	8006f86 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006f82:	2303      	movs	r3, #3
 8006f84:	e138      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f86:	4b46      	ldr	r3, [pc, #280]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f8c:	f003 0302 	and.w	r3, r3, #2
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d0ed      	beq.n	8006f70 <HAL_RCC_OscConfig+0x388>
 8006f94:	e015      	b.n	8006fc2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f96:	f7fc fb4b 	bl	8003630 <HAL_GetTick>
 8006f9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006f9c:	e00a      	b.n	8006fb4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f9e:	f7fc fb47 	bl	8003630 <HAL_GetTick>
 8006fa2:	4602      	mov	r2, r0
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	1ad3      	subs	r3, r2, r3
 8006fa8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d901      	bls.n	8006fb4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006fb0:	2303      	movs	r3, #3
 8006fb2:	e121      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006fb4:	4b3a      	ldr	r3, [pc, #232]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fba:	f003 0302 	and.w	r3, r3, #2
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d1ed      	bne.n	8006f9e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006fc2:	7ffb      	ldrb	r3, [r7, #31]
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	d105      	bne.n	8006fd4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006fc8:	4b35      	ldr	r3, [pc, #212]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006fca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fcc:	4a34      	ldr	r2, [pc, #208]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006fce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006fd2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f003 0320 	and.w	r3, r3, #32
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d03c      	beq.n	800705a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	699b      	ldr	r3, [r3, #24]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d01c      	beq.n	8007022 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006fe8:	4b2d      	ldr	r3, [pc, #180]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006fea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006fee:	4a2c      	ldr	r2, [pc, #176]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8006ff0:	f043 0301 	orr.w	r3, r3, #1
 8006ff4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ff8:	f7fc fb1a 	bl	8003630 <HAL_GetTick>
 8006ffc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006ffe:	e008      	b.n	8007012 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007000:	f7fc fb16 	bl	8003630 <HAL_GetTick>
 8007004:	4602      	mov	r2, r0
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	1ad3      	subs	r3, r2, r3
 800700a:	2b02      	cmp	r3, #2
 800700c:	d901      	bls.n	8007012 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800700e:	2303      	movs	r3, #3
 8007010:	e0f2      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007012:	4b23      	ldr	r3, [pc, #140]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8007014:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007018:	f003 0302 	and.w	r3, r3, #2
 800701c:	2b00      	cmp	r3, #0
 800701e:	d0ef      	beq.n	8007000 <HAL_RCC_OscConfig+0x418>
 8007020:	e01b      	b.n	800705a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007022:	4b1f      	ldr	r3, [pc, #124]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8007024:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007028:	4a1d      	ldr	r2, [pc, #116]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 800702a:	f023 0301 	bic.w	r3, r3, #1
 800702e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007032:	f7fc fafd 	bl	8003630 <HAL_GetTick>
 8007036:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007038:	e008      	b.n	800704c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800703a:	f7fc faf9 	bl	8003630 <HAL_GetTick>
 800703e:	4602      	mov	r2, r0
 8007040:	693b      	ldr	r3, [r7, #16]
 8007042:	1ad3      	subs	r3, r2, r3
 8007044:	2b02      	cmp	r3, #2
 8007046:	d901      	bls.n	800704c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007048:	2303      	movs	r3, #3
 800704a:	e0d5      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800704c:	4b14      	ldr	r3, [pc, #80]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 800704e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007052:	f003 0302 	and.w	r3, r3, #2
 8007056:	2b00      	cmp	r3, #0
 8007058:	d1ef      	bne.n	800703a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	69db      	ldr	r3, [r3, #28]
 800705e:	2b00      	cmp	r3, #0
 8007060:	f000 80c9 	beq.w	80071f6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007064:	4b0e      	ldr	r3, [pc, #56]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8007066:	689b      	ldr	r3, [r3, #8]
 8007068:	f003 030c 	and.w	r3, r3, #12
 800706c:	2b0c      	cmp	r3, #12
 800706e:	f000 8083 	beq.w	8007178 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	69db      	ldr	r3, [r3, #28]
 8007076:	2b02      	cmp	r3, #2
 8007078:	d15e      	bne.n	8007138 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800707a:	4b09      	ldr	r3, [pc, #36]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a08      	ldr	r2, [pc, #32]	@ (80070a0 <HAL_RCC_OscConfig+0x4b8>)
 8007080:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007084:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007086:	f7fc fad3 	bl	8003630 <HAL_GetTick>
 800708a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800708c:	e00c      	b.n	80070a8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800708e:	f7fc facf 	bl	8003630 <HAL_GetTick>
 8007092:	4602      	mov	r2, r0
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	1ad3      	subs	r3, r2, r3
 8007098:	2b02      	cmp	r3, #2
 800709a:	d905      	bls.n	80070a8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800709c:	2303      	movs	r3, #3
 800709e:	e0ab      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
 80070a0:	40021000 	.word	0x40021000
 80070a4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80070a8:	4b55      	ldr	r3, [pc, #340]	@ (8007200 <HAL_RCC_OscConfig+0x618>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d1ec      	bne.n	800708e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80070b4:	4b52      	ldr	r3, [pc, #328]	@ (8007200 <HAL_RCC_OscConfig+0x618>)
 80070b6:	68da      	ldr	r2, [r3, #12]
 80070b8:	4b52      	ldr	r3, [pc, #328]	@ (8007204 <HAL_RCC_OscConfig+0x61c>)
 80070ba:	4013      	ands	r3, r2
 80070bc:	687a      	ldr	r2, [r7, #4]
 80070be:	6a11      	ldr	r1, [r2, #32]
 80070c0:	687a      	ldr	r2, [r7, #4]
 80070c2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80070c4:	3a01      	subs	r2, #1
 80070c6:	0112      	lsls	r2, r2, #4
 80070c8:	4311      	orrs	r1, r2
 80070ca:	687a      	ldr	r2, [r7, #4]
 80070cc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80070ce:	0212      	lsls	r2, r2, #8
 80070d0:	4311      	orrs	r1, r2
 80070d2:	687a      	ldr	r2, [r7, #4]
 80070d4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80070d6:	0852      	lsrs	r2, r2, #1
 80070d8:	3a01      	subs	r2, #1
 80070da:	0552      	lsls	r2, r2, #21
 80070dc:	4311      	orrs	r1, r2
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80070e2:	0852      	lsrs	r2, r2, #1
 80070e4:	3a01      	subs	r2, #1
 80070e6:	0652      	lsls	r2, r2, #25
 80070e8:	4311      	orrs	r1, r2
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80070ee:	06d2      	lsls	r2, r2, #27
 80070f0:	430a      	orrs	r2, r1
 80070f2:	4943      	ldr	r1, [pc, #268]	@ (8007200 <HAL_RCC_OscConfig+0x618>)
 80070f4:	4313      	orrs	r3, r2
 80070f6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80070f8:	4b41      	ldr	r3, [pc, #260]	@ (8007200 <HAL_RCC_OscConfig+0x618>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a40      	ldr	r2, [pc, #256]	@ (8007200 <HAL_RCC_OscConfig+0x618>)
 80070fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007102:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007104:	4b3e      	ldr	r3, [pc, #248]	@ (8007200 <HAL_RCC_OscConfig+0x618>)
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	4a3d      	ldr	r2, [pc, #244]	@ (8007200 <HAL_RCC_OscConfig+0x618>)
 800710a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800710e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007110:	f7fc fa8e 	bl	8003630 <HAL_GetTick>
 8007114:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007116:	e008      	b.n	800712a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007118:	f7fc fa8a 	bl	8003630 <HAL_GetTick>
 800711c:	4602      	mov	r2, r0
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	1ad3      	subs	r3, r2, r3
 8007122:	2b02      	cmp	r3, #2
 8007124:	d901      	bls.n	800712a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007126:	2303      	movs	r3, #3
 8007128:	e066      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800712a:	4b35      	ldr	r3, [pc, #212]	@ (8007200 <HAL_RCC_OscConfig+0x618>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007132:	2b00      	cmp	r3, #0
 8007134:	d0f0      	beq.n	8007118 <HAL_RCC_OscConfig+0x530>
 8007136:	e05e      	b.n	80071f6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007138:	4b31      	ldr	r3, [pc, #196]	@ (8007200 <HAL_RCC_OscConfig+0x618>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a30      	ldr	r2, [pc, #192]	@ (8007200 <HAL_RCC_OscConfig+0x618>)
 800713e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007142:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007144:	f7fc fa74 	bl	8003630 <HAL_GetTick>
 8007148:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800714a:	e008      	b.n	800715e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800714c:	f7fc fa70 	bl	8003630 <HAL_GetTick>
 8007150:	4602      	mov	r2, r0
 8007152:	693b      	ldr	r3, [r7, #16]
 8007154:	1ad3      	subs	r3, r2, r3
 8007156:	2b02      	cmp	r3, #2
 8007158:	d901      	bls.n	800715e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800715a:	2303      	movs	r3, #3
 800715c:	e04c      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800715e:	4b28      	ldr	r3, [pc, #160]	@ (8007200 <HAL_RCC_OscConfig+0x618>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007166:	2b00      	cmp	r3, #0
 8007168:	d1f0      	bne.n	800714c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800716a:	4b25      	ldr	r3, [pc, #148]	@ (8007200 <HAL_RCC_OscConfig+0x618>)
 800716c:	68da      	ldr	r2, [r3, #12]
 800716e:	4924      	ldr	r1, [pc, #144]	@ (8007200 <HAL_RCC_OscConfig+0x618>)
 8007170:	4b25      	ldr	r3, [pc, #148]	@ (8007208 <HAL_RCC_OscConfig+0x620>)
 8007172:	4013      	ands	r3, r2
 8007174:	60cb      	str	r3, [r1, #12]
 8007176:	e03e      	b.n	80071f6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	69db      	ldr	r3, [r3, #28]
 800717c:	2b01      	cmp	r3, #1
 800717e:	d101      	bne.n	8007184 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007180:	2301      	movs	r3, #1
 8007182:	e039      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007184:	4b1e      	ldr	r3, [pc, #120]	@ (8007200 <HAL_RCC_OscConfig+0x618>)
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	f003 0203 	and.w	r2, r3, #3
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6a1b      	ldr	r3, [r3, #32]
 8007194:	429a      	cmp	r2, r3
 8007196:	d12c      	bne.n	80071f2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071a2:	3b01      	subs	r3, #1
 80071a4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071a6:	429a      	cmp	r2, r3
 80071a8:	d123      	bne.n	80071f2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071b4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80071b6:	429a      	cmp	r2, r3
 80071b8:	d11b      	bne.n	80071f2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80071ba:	697b      	ldr	r3, [r7, #20]
 80071bc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071c4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80071c6:	429a      	cmp	r2, r3
 80071c8:	d113      	bne.n	80071f2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071d4:	085b      	lsrs	r3, r3, #1
 80071d6:	3b01      	subs	r3, #1
 80071d8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80071da:	429a      	cmp	r2, r3
 80071dc:	d109      	bne.n	80071f2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071e8:	085b      	lsrs	r3, r3, #1
 80071ea:	3b01      	subs	r3, #1
 80071ec:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80071ee:	429a      	cmp	r2, r3
 80071f0:	d001      	beq.n	80071f6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80071f2:	2301      	movs	r3, #1
 80071f4:	e000      	b.n	80071f8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80071f6:	2300      	movs	r3, #0
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	3720      	adds	r7, #32
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd80      	pop	{r7, pc}
 8007200:	40021000 	.word	0x40021000
 8007204:	019f800c 	.word	0x019f800c
 8007208:	feeefffc 	.word	0xfeeefffc

0800720c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b086      	sub	sp, #24
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
 8007214:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007216:	2300      	movs	r3, #0
 8007218:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d101      	bne.n	8007224 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	e11e      	b.n	8007462 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007224:	4b91      	ldr	r3, [pc, #580]	@ (800746c <HAL_RCC_ClockConfig+0x260>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f003 030f 	and.w	r3, r3, #15
 800722c:	683a      	ldr	r2, [r7, #0]
 800722e:	429a      	cmp	r2, r3
 8007230:	d910      	bls.n	8007254 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007232:	4b8e      	ldr	r3, [pc, #568]	@ (800746c <HAL_RCC_ClockConfig+0x260>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f023 020f 	bic.w	r2, r3, #15
 800723a:	498c      	ldr	r1, [pc, #560]	@ (800746c <HAL_RCC_ClockConfig+0x260>)
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	4313      	orrs	r3, r2
 8007240:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007242:	4b8a      	ldr	r3, [pc, #552]	@ (800746c <HAL_RCC_ClockConfig+0x260>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f003 030f 	and.w	r3, r3, #15
 800724a:	683a      	ldr	r2, [r7, #0]
 800724c:	429a      	cmp	r2, r3
 800724e:	d001      	beq.n	8007254 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007250:	2301      	movs	r3, #1
 8007252:	e106      	b.n	8007462 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f003 0301 	and.w	r3, r3, #1
 800725c:	2b00      	cmp	r3, #0
 800725e:	d073      	beq.n	8007348 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	2b03      	cmp	r3, #3
 8007266:	d129      	bne.n	80072bc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007268:	4b81      	ldr	r3, [pc, #516]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007270:	2b00      	cmp	r3, #0
 8007272:	d101      	bne.n	8007278 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007274:	2301      	movs	r3, #1
 8007276:	e0f4      	b.n	8007462 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007278:	f000 f99e 	bl	80075b8 <RCC_GetSysClockFreqFromPLLSource>
 800727c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800727e:	693b      	ldr	r3, [r7, #16]
 8007280:	4a7c      	ldr	r2, [pc, #496]	@ (8007474 <HAL_RCC_ClockConfig+0x268>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d93f      	bls.n	8007306 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007286:	4b7a      	ldr	r3, [pc, #488]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 8007288:	689b      	ldr	r3, [r3, #8]
 800728a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800728e:	2b00      	cmp	r3, #0
 8007290:	d009      	beq.n	80072a6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800729a:	2b00      	cmp	r3, #0
 800729c:	d033      	beq.n	8007306 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d12f      	bne.n	8007306 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80072a6:	4b72      	ldr	r3, [pc, #456]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 80072a8:	689b      	ldr	r3, [r3, #8]
 80072aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80072ae:	4a70      	ldr	r2, [pc, #448]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 80072b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072b4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80072b6:	2380      	movs	r3, #128	@ 0x80
 80072b8:	617b      	str	r3, [r7, #20]
 80072ba:	e024      	b.n	8007306 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	2b02      	cmp	r3, #2
 80072c2:	d107      	bne.n	80072d4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80072c4:	4b6a      	ldr	r3, [pc, #424]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d109      	bne.n	80072e4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
 80072d2:	e0c6      	b.n	8007462 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80072d4:	4b66      	ldr	r3, [pc, #408]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d101      	bne.n	80072e4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80072e0:	2301      	movs	r3, #1
 80072e2:	e0be      	b.n	8007462 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80072e4:	f000 f8ce 	bl	8007484 <HAL_RCC_GetSysClockFreq>
 80072e8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	4a61      	ldr	r2, [pc, #388]	@ (8007474 <HAL_RCC_ClockConfig+0x268>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d909      	bls.n	8007306 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80072f2:	4b5f      	ldr	r3, [pc, #380]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80072fa:	4a5d      	ldr	r2, [pc, #372]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 80072fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007300:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007302:	2380      	movs	r3, #128	@ 0x80
 8007304:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007306:	4b5a      	ldr	r3, [pc, #360]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 8007308:	689b      	ldr	r3, [r3, #8]
 800730a:	f023 0203 	bic.w	r2, r3, #3
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	4957      	ldr	r1, [pc, #348]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 8007314:	4313      	orrs	r3, r2
 8007316:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007318:	f7fc f98a 	bl	8003630 <HAL_GetTick>
 800731c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800731e:	e00a      	b.n	8007336 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007320:	f7fc f986 	bl	8003630 <HAL_GetTick>
 8007324:	4602      	mov	r2, r0
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	1ad3      	subs	r3, r2, r3
 800732a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800732e:	4293      	cmp	r3, r2
 8007330:	d901      	bls.n	8007336 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007332:	2303      	movs	r3, #3
 8007334:	e095      	b.n	8007462 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007336:	4b4e      	ldr	r3, [pc, #312]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 8007338:	689b      	ldr	r3, [r3, #8]
 800733a:	f003 020c 	and.w	r2, r3, #12
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	685b      	ldr	r3, [r3, #4]
 8007342:	009b      	lsls	r3, r3, #2
 8007344:	429a      	cmp	r2, r3
 8007346:	d1eb      	bne.n	8007320 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f003 0302 	and.w	r3, r3, #2
 8007350:	2b00      	cmp	r3, #0
 8007352:	d023      	beq.n	800739c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f003 0304 	and.w	r3, r3, #4
 800735c:	2b00      	cmp	r3, #0
 800735e:	d005      	beq.n	800736c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007360:	4b43      	ldr	r3, [pc, #268]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	4a42      	ldr	r2, [pc, #264]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 8007366:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800736a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f003 0308 	and.w	r3, r3, #8
 8007374:	2b00      	cmp	r3, #0
 8007376:	d007      	beq.n	8007388 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007378:	4b3d      	ldr	r3, [pc, #244]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007380:	4a3b      	ldr	r2, [pc, #236]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 8007382:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007386:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007388:	4b39      	ldr	r3, [pc, #228]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	689b      	ldr	r3, [r3, #8]
 8007394:	4936      	ldr	r1, [pc, #216]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 8007396:	4313      	orrs	r3, r2
 8007398:	608b      	str	r3, [r1, #8]
 800739a:	e008      	b.n	80073ae <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	2b80      	cmp	r3, #128	@ 0x80
 80073a0:	d105      	bne.n	80073ae <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80073a2:	4b33      	ldr	r3, [pc, #204]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	4a32      	ldr	r2, [pc, #200]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 80073a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80073ac:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80073ae:	4b2f      	ldr	r3, [pc, #188]	@ (800746c <HAL_RCC_ClockConfig+0x260>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f003 030f 	and.w	r3, r3, #15
 80073b6:	683a      	ldr	r2, [r7, #0]
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d21d      	bcs.n	80073f8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073bc:	4b2b      	ldr	r3, [pc, #172]	@ (800746c <HAL_RCC_ClockConfig+0x260>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f023 020f 	bic.w	r2, r3, #15
 80073c4:	4929      	ldr	r1, [pc, #164]	@ (800746c <HAL_RCC_ClockConfig+0x260>)
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	4313      	orrs	r3, r2
 80073ca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80073cc:	f7fc f930 	bl	8003630 <HAL_GetTick>
 80073d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073d2:	e00a      	b.n	80073ea <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80073d4:	f7fc f92c 	bl	8003630 <HAL_GetTick>
 80073d8:	4602      	mov	r2, r0
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	1ad3      	subs	r3, r2, r3
 80073de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d901      	bls.n	80073ea <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80073e6:	2303      	movs	r3, #3
 80073e8:	e03b      	b.n	8007462 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073ea:	4b20      	ldr	r3, [pc, #128]	@ (800746c <HAL_RCC_ClockConfig+0x260>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f003 030f 	and.w	r3, r3, #15
 80073f2:	683a      	ldr	r2, [r7, #0]
 80073f4:	429a      	cmp	r2, r3
 80073f6:	d1ed      	bne.n	80073d4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f003 0304 	and.w	r3, r3, #4
 8007400:	2b00      	cmp	r3, #0
 8007402:	d008      	beq.n	8007416 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007404:	4b1a      	ldr	r3, [pc, #104]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 8007406:	689b      	ldr	r3, [r3, #8]
 8007408:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	68db      	ldr	r3, [r3, #12]
 8007410:	4917      	ldr	r1, [pc, #92]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 8007412:	4313      	orrs	r3, r2
 8007414:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f003 0308 	and.w	r3, r3, #8
 800741e:	2b00      	cmp	r3, #0
 8007420:	d009      	beq.n	8007436 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007422:	4b13      	ldr	r3, [pc, #76]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	691b      	ldr	r3, [r3, #16]
 800742e:	00db      	lsls	r3, r3, #3
 8007430:	490f      	ldr	r1, [pc, #60]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 8007432:	4313      	orrs	r3, r2
 8007434:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007436:	f000 f825 	bl	8007484 <HAL_RCC_GetSysClockFreq>
 800743a:	4602      	mov	r2, r0
 800743c:	4b0c      	ldr	r3, [pc, #48]	@ (8007470 <HAL_RCC_ClockConfig+0x264>)
 800743e:	689b      	ldr	r3, [r3, #8]
 8007440:	091b      	lsrs	r3, r3, #4
 8007442:	f003 030f 	and.w	r3, r3, #15
 8007446:	490c      	ldr	r1, [pc, #48]	@ (8007478 <HAL_RCC_ClockConfig+0x26c>)
 8007448:	5ccb      	ldrb	r3, [r1, r3]
 800744a:	f003 031f 	and.w	r3, r3, #31
 800744e:	fa22 f303 	lsr.w	r3, r2, r3
 8007452:	4a0a      	ldr	r2, [pc, #40]	@ (800747c <HAL_RCC_ClockConfig+0x270>)
 8007454:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007456:	4b0a      	ldr	r3, [pc, #40]	@ (8007480 <HAL_RCC_ClockConfig+0x274>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4618      	mov	r0, r3
 800745c:	f7fc f89c 	bl	8003598 <HAL_InitTick>
 8007460:	4603      	mov	r3, r0
}
 8007462:	4618      	mov	r0, r3
 8007464:	3718      	adds	r7, #24
 8007466:	46bd      	mov	sp, r7
 8007468:	bd80      	pop	{r7, pc}
 800746a:	bf00      	nop
 800746c:	40022000 	.word	0x40022000
 8007470:	40021000 	.word	0x40021000
 8007474:	04c4b400 	.word	0x04c4b400
 8007478:	0800e3b8 	.word	0x0800e3b8
 800747c:	20000090 	.word	0x20000090
 8007480:	20000094 	.word	0x20000094

08007484 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007484:	b480      	push	{r7}
 8007486:	b087      	sub	sp, #28
 8007488:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800748a:	4b2c      	ldr	r3, [pc, #176]	@ (800753c <HAL_RCC_GetSysClockFreq+0xb8>)
 800748c:	689b      	ldr	r3, [r3, #8]
 800748e:	f003 030c 	and.w	r3, r3, #12
 8007492:	2b04      	cmp	r3, #4
 8007494:	d102      	bne.n	800749c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007496:	4b2a      	ldr	r3, [pc, #168]	@ (8007540 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007498:	613b      	str	r3, [r7, #16]
 800749a:	e047      	b.n	800752c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800749c:	4b27      	ldr	r3, [pc, #156]	@ (800753c <HAL_RCC_GetSysClockFreq+0xb8>)
 800749e:	689b      	ldr	r3, [r3, #8]
 80074a0:	f003 030c 	and.w	r3, r3, #12
 80074a4:	2b08      	cmp	r3, #8
 80074a6:	d102      	bne.n	80074ae <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80074a8:	4b26      	ldr	r3, [pc, #152]	@ (8007544 <HAL_RCC_GetSysClockFreq+0xc0>)
 80074aa:	613b      	str	r3, [r7, #16]
 80074ac:	e03e      	b.n	800752c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80074ae:	4b23      	ldr	r3, [pc, #140]	@ (800753c <HAL_RCC_GetSysClockFreq+0xb8>)
 80074b0:	689b      	ldr	r3, [r3, #8]
 80074b2:	f003 030c 	and.w	r3, r3, #12
 80074b6:	2b0c      	cmp	r3, #12
 80074b8:	d136      	bne.n	8007528 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80074ba:	4b20      	ldr	r3, [pc, #128]	@ (800753c <HAL_RCC_GetSysClockFreq+0xb8>)
 80074bc:	68db      	ldr	r3, [r3, #12]
 80074be:	f003 0303 	and.w	r3, r3, #3
 80074c2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80074c4:	4b1d      	ldr	r3, [pc, #116]	@ (800753c <HAL_RCC_GetSysClockFreq+0xb8>)
 80074c6:	68db      	ldr	r3, [r3, #12]
 80074c8:	091b      	lsrs	r3, r3, #4
 80074ca:	f003 030f 	and.w	r3, r3, #15
 80074ce:	3301      	adds	r3, #1
 80074d0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2b03      	cmp	r3, #3
 80074d6:	d10c      	bne.n	80074f2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80074d8:	4a1a      	ldr	r2, [pc, #104]	@ (8007544 <HAL_RCC_GetSysClockFreq+0xc0>)
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80074e0:	4a16      	ldr	r2, [pc, #88]	@ (800753c <HAL_RCC_GetSysClockFreq+0xb8>)
 80074e2:	68d2      	ldr	r2, [r2, #12]
 80074e4:	0a12      	lsrs	r2, r2, #8
 80074e6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80074ea:	fb02 f303 	mul.w	r3, r2, r3
 80074ee:	617b      	str	r3, [r7, #20]
      break;
 80074f0:	e00c      	b.n	800750c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80074f2:	4a13      	ldr	r2, [pc, #76]	@ (8007540 <HAL_RCC_GetSysClockFreq+0xbc>)
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80074fa:	4a10      	ldr	r2, [pc, #64]	@ (800753c <HAL_RCC_GetSysClockFreq+0xb8>)
 80074fc:	68d2      	ldr	r2, [r2, #12]
 80074fe:	0a12      	lsrs	r2, r2, #8
 8007500:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007504:	fb02 f303 	mul.w	r3, r2, r3
 8007508:	617b      	str	r3, [r7, #20]
      break;
 800750a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800750c:	4b0b      	ldr	r3, [pc, #44]	@ (800753c <HAL_RCC_GetSysClockFreq+0xb8>)
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	0e5b      	lsrs	r3, r3, #25
 8007512:	f003 0303 	and.w	r3, r3, #3
 8007516:	3301      	adds	r3, #1
 8007518:	005b      	lsls	r3, r3, #1
 800751a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800751c:	697a      	ldr	r2, [r7, #20]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	fbb2 f3f3 	udiv	r3, r2, r3
 8007524:	613b      	str	r3, [r7, #16]
 8007526:	e001      	b.n	800752c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007528:	2300      	movs	r3, #0
 800752a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800752c:	693b      	ldr	r3, [r7, #16]
}
 800752e:	4618      	mov	r0, r3
 8007530:	371c      	adds	r7, #28
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr
 800753a:	bf00      	nop
 800753c:	40021000 	.word	0x40021000
 8007540:	00f42400 	.word	0x00f42400
 8007544:	007a1200 	.word	0x007a1200

08007548 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007548:	b480      	push	{r7}
 800754a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800754c:	4b03      	ldr	r3, [pc, #12]	@ (800755c <HAL_RCC_GetHCLKFreq+0x14>)
 800754e:	681b      	ldr	r3, [r3, #0]
}
 8007550:	4618      	mov	r0, r3
 8007552:	46bd      	mov	sp, r7
 8007554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007558:	4770      	bx	lr
 800755a:	bf00      	nop
 800755c:	20000090 	.word	0x20000090

08007560 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007564:	f7ff fff0 	bl	8007548 <HAL_RCC_GetHCLKFreq>
 8007568:	4602      	mov	r2, r0
 800756a:	4b06      	ldr	r3, [pc, #24]	@ (8007584 <HAL_RCC_GetPCLK1Freq+0x24>)
 800756c:	689b      	ldr	r3, [r3, #8]
 800756e:	0a1b      	lsrs	r3, r3, #8
 8007570:	f003 0307 	and.w	r3, r3, #7
 8007574:	4904      	ldr	r1, [pc, #16]	@ (8007588 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007576:	5ccb      	ldrb	r3, [r1, r3]
 8007578:	f003 031f 	and.w	r3, r3, #31
 800757c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007580:	4618      	mov	r0, r3
 8007582:	bd80      	pop	{r7, pc}
 8007584:	40021000 	.word	0x40021000
 8007588:	0800e3c8 	.word	0x0800e3c8

0800758c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007590:	f7ff ffda 	bl	8007548 <HAL_RCC_GetHCLKFreq>
 8007594:	4602      	mov	r2, r0
 8007596:	4b06      	ldr	r3, [pc, #24]	@ (80075b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	0adb      	lsrs	r3, r3, #11
 800759c:	f003 0307 	and.w	r3, r3, #7
 80075a0:	4904      	ldr	r1, [pc, #16]	@ (80075b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80075a2:	5ccb      	ldrb	r3, [r1, r3]
 80075a4:	f003 031f 	and.w	r3, r3, #31
 80075a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075ac:	4618      	mov	r0, r3
 80075ae:	bd80      	pop	{r7, pc}
 80075b0:	40021000 	.word	0x40021000
 80075b4:	0800e3c8 	.word	0x0800e3c8

080075b8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b087      	sub	sp, #28
 80075bc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80075be:	4b1e      	ldr	r3, [pc, #120]	@ (8007638 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80075c0:	68db      	ldr	r3, [r3, #12]
 80075c2:	f003 0303 	and.w	r3, r3, #3
 80075c6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80075c8:	4b1b      	ldr	r3, [pc, #108]	@ (8007638 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80075ca:	68db      	ldr	r3, [r3, #12]
 80075cc:	091b      	lsrs	r3, r3, #4
 80075ce:	f003 030f 	and.w	r3, r3, #15
 80075d2:	3301      	adds	r3, #1
 80075d4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	2b03      	cmp	r3, #3
 80075da:	d10c      	bne.n	80075f6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80075dc:	4a17      	ldr	r2, [pc, #92]	@ (800763c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80075e4:	4a14      	ldr	r2, [pc, #80]	@ (8007638 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80075e6:	68d2      	ldr	r2, [r2, #12]
 80075e8:	0a12      	lsrs	r2, r2, #8
 80075ea:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80075ee:	fb02 f303 	mul.w	r3, r2, r3
 80075f2:	617b      	str	r3, [r7, #20]
    break;
 80075f4:	e00c      	b.n	8007610 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80075f6:	4a12      	ldr	r2, [pc, #72]	@ (8007640 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80075fe:	4a0e      	ldr	r2, [pc, #56]	@ (8007638 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007600:	68d2      	ldr	r2, [r2, #12]
 8007602:	0a12      	lsrs	r2, r2, #8
 8007604:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007608:	fb02 f303 	mul.w	r3, r2, r3
 800760c:	617b      	str	r3, [r7, #20]
    break;
 800760e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007610:	4b09      	ldr	r3, [pc, #36]	@ (8007638 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007612:	68db      	ldr	r3, [r3, #12]
 8007614:	0e5b      	lsrs	r3, r3, #25
 8007616:	f003 0303 	and.w	r3, r3, #3
 800761a:	3301      	adds	r3, #1
 800761c:	005b      	lsls	r3, r3, #1
 800761e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007620:	697a      	ldr	r2, [r7, #20]
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	fbb2 f3f3 	udiv	r3, r2, r3
 8007628:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800762a:	687b      	ldr	r3, [r7, #4]
}
 800762c:	4618      	mov	r0, r3
 800762e:	371c      	adds	r7, #28
 8007630:	46bd      	mov	sp, r7
 8007632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007636:	4770      	bx	lr
 8007638:	40021000 	.word	0x40021000
 800763c:	007a1200 	.word	0x007a1200
 8007640:	00f42400 	.word	0x00f42400

08007644 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b086      	sub	sp, #24
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800764c:	2300      	movs	r3, #0
 800764e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007650:	2300      	movs	r3, #0
 8007652:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800765c:	2b00      	cmp	r3, #0
 800765e:	f000 8098 	beq.w	8007792 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007662:	2300      	movs	r3, #0
 8007664:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007666:	4b43      	ldr	r3, [pc, #268]	@ (8007774 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800766a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800766e:	2b00      	cmp	r3, #0
 8007670:	d10d      	bne.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007672:	4b40      	ldr	r3, [pc, #256]	@ (8007774 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007676:	4a3f      	ldr	r2, [pc, #252]	@ (8007774 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007678:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800767c:	6593      	str	r3, [r2, #88]	@ 0x58
 800767e:	4b3d      	ldr	r3, [pc, #244]	@ (8007774 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007682:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007686:	60bb      	str	r3, [r7, #8]
 8007688:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800768a:	2301      	movs	r3, #1
 800768c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800768e:	4b3a      	ldr	r3, [pc, #232]	@ (8007778 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4a39      	ldr	r2, [pc, #228]	@ (8007778 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007694:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007698:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800769a:	f7fb ffc9 	bl	8003630 <HAL_GetTick>
 800769e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80076a0:	e009      	b.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076a2:	f7fb ffc5 	bl	8003630 <HAL_GetTick>
 80076a6:	4602      	mov	r2, r0
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	2b02      	cmp	r3, #2
 80076ae:	d902      	bls.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80076b0:	2303      	movs	r3, #3
 80076b2:	74fb      	strb	r3, [r7, #19]
        break;
 80076b4:	e005      	b.n	80076c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80076b6:	4b30      	ldr	r3, [pc, #192]	@ (8007778 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d0ef      	beq.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80076c2:	7cfb      	ldrb	r3, [r7, #19]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d159      	bne.n	800777c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80076c8:	4b2a      	ldr	r3, [pc, #168]	@ (8007774 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80076ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076d2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d01e      	beq.n	8007718 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076de:	697a      	ldr	r2, [r7, #20]
 80076e0:	429a      	cmp	r2, r3
 80076e2:	d019      	beq.n	8007718 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80076e4:	4b23      	ldr	r3, [pc, #140]	@ (8007774 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80076e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076ee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80076f0:	4b20      	ldr	r3, [pc, #128]	@ (8007774 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80076f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076f6:	4a1f      	ldr	r2, [pc, #124]	@ (8007774 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80076f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007700:	4b1c      	ldr	r3, [pc, #112]	@ (8007774 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007706:	4a1b      	ldr	r2, [pc, #108]	@ (8007774 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007708:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800770c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007710:	4a18      	ldr	r2, [pc, #96]	@ (8007774 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	f003 0301 	and.w	r3, r3, #1
 800771e:	2b00      	cmp	r3, #0
 8007720:	d016      	beq.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007722:	f7fb ff85 	bl	8003630 <HAL_GetTick>
 8007726:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007728:	e00b      	b.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800772a:	f7fb ff81 	bl	8003630 <HAL_GetTick>
 800772e:	4602      	mov	r2, r0
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	1ad3      	subs	r3, r2, r3
 8007734:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007738:	4293      	cmp	r3, r2
 800773a:	d902      	bls.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800773c:	2303      	movs	r3, #3
 800773e:	74fb      	strb	r3, [r7, #19]
            break;
 8007740:	e006      	b.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007742:	4b0c      	ldr	r3, [pc, #48]	@ (8007774 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007744:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007748:	f003 0302 	and.w	r3, r3, #2
 800774c:	2b00      	cmp	r3, #0
 800774e:	d0ec      	beq.n	800772a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007750:	7cfb      	ldrb	r3, [r7, #19]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d10b      	bne.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007756:	4b07      	ldr	r3, [pc, #28]	@ (8007774 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007758:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800775c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007764:	4903      	ldr	r1, [pc, #12]	@ (8007774 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007766:	4313      	orrs	r3, r2
 8007768:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800776c:	e008      	b.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800776e:	7cfb      	ldrb	r3, [r7, #19]
 8007770:	74bb      	strb	r3, [r7, #18]
 8007772:	e005      	b.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007774:	40021000 	.word	0x40021000
 8007778:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800777c:	7cfb      	ldrb	r3, [r7, #19]
 800777e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007780:	7c7b      	ldrb	r3, [r7, #17]
 8007782:	2b01      	cmp	r3, #1
 8007784:	d105      	bne.n	8007792 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007786:	4ba6      	ldr	r3, [pc, #664]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800778a:	4aa5      	ldr	r2, [pc, #660]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800778c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007790:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f003 0301 	and.w	r3, r3, #1
 800779a:	2b00      	cmp	r3, #0
 800779c:	d00a      	beq.n	80077b4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800779e:	4ba0      	ldr	r3, [pc, #640]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077a4:	f023 0203 	bic.w	r2, r3, #3
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	499c      	ldr	r1, [pc, #624]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077ae:	4313      	orrs	r3, r2
 80077b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f003 0302 	and.w	r3, r3, #2
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d00a      	beq.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80077c0:	4b97      	ldr	r3, [pc, #604]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077c6:	f023 020c 	bic.w	r2, r3, #12
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	4994      	ldr	r1, [pc, #592]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077d0:	4313      	orrs	r3, r2
 80077d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f003 0304 	and.w	r3, r3, #4
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d00a      	beq.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80077e2:	4b8f      	ldr	r3, [pc, #572]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077e8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	68db      	ldr	r3, [r3, #12]
 80077f0:	498b      	ldr	r1, [pc, #556]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077f2:	4313      	orrs	r3, r2
 80077f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f003 0308 	and.w	r3, r3, #8
 8007800:	2b00      	cmp	r3, #0
 8007802:	d00a      	beq.n	800781a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007804:	4b86      	ldr	r3, [pc, #536]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800780a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	691b      	ldr	r3, [r3, #16]
 8007812:	4983      	ldr	r1, [pc, #524]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007814:	4313      	orrs	r3, r2
 8007816:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f003 0320 	and.w	r3, r3, #32
 8007822:	2b00      	cmp	r3, #0
 8007824:	d00a      	beq.n	800783c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007826:	4b7e      	ldr	r3, [pc, #504]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007828:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800782c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	695b      	ldr	r3, [r3, #20]
 8007834:	497a      	ldr	r1, [pc, #488]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007836:	4313      	orrs	r3, r2
 8007838:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007844:	2b00      	cmp	r3, #0
 8007846:	d00a      	beq.n	800785e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007848:	4b75      	ldr	r3, [pc, #468]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800784a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800784e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	699b      	ldr	r3, [r3, #24]
 8007856:	4972      	ldr	r1, [pc, #456]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007858:	4313      	orrs	r3, r2
 800785a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007866:	2b00      	cmp	r3, #0
 8007868:	d00a      	beq.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800786a:	4b6d      	ldr	r3, [pc, #436]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800786c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007870:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	69db      	ldr	r3, [r3, #28]
 8007878:	4969      	ldr	r1, [pc, #420]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800787a:	4313      	orrs	r3, r2
 800787c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007888:	2b00      	cmp	r3, #0
 800788a:	d00a      	beq.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800788c:	4b64      	ldr	r3, [pc, #400]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800788e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007892:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6a1b      	ldr	r3, [r3, #32]
 800789a:	4961      	ldr	r1, [pc, #388]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800789c:	4313      	orrs	r3, r2
 800789e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d00a      	beq.n	80078c4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80078ae:	4b5c      	ldr	r3, [pc, #368]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80078b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078b4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078bc:	4958      	ldr	r1, [pc, #352]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80078be:	4313      	orrs	r3, r2
 80078c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d015      	beq.n	80078fc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80078d0:	4b53      	ldr	r3, [pc, #332]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80078d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078de:	4950      	ldr	r1, [pc, #320]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80078e0:	4313      	orrs	r3, r2
 80078e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80078ee:	d105      	bne.n	80078fc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80078f0:	4b4b      	ldr	r3, [pc, #300]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80078f2:	68db      	ldr	r3, [r3, #12]
 80078f4:	4a4a      	ldr	r2, [pc, #296]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80078f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80078fa:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007904:	2b00      	cmp	r3, #0
 8007906:	d015      	beq.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007908:	4b45      	ldr	r3, [pc, #276]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800790a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800790e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007916:	4942      	ldr	r1, [pc, #264]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007918:	4313      	orrs	r3, r2
 800791a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007922:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007926:	d105      	bne.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007928:	4b3d      	ldr	r3, [pc, #244]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800792a:	68db      	ldr	r3, [r3, #12]
 800792c:	4a3c      	ldr	r2, [pc, #240]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800792e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007932:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800793c:	2b00      	cmp	r3, #0
 800793e:	d015      	beq.n	800796c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007940:	4b37      	ldr	r3, [pc, #220]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007942:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007946:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800794e:	4934      	ldr	r1, [pc, #208]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007950:	4313      	orrs	r3, r2
 8007952:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800795a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800795e:	d105      	bne.n	800796c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007960:	4b2f      	ldr	r3, [pc, #188]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007962:	68db      	ldr	r3, [r3, #12]
 8007964:	4a2e      	ldr	r2, [pc, #184]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007966:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800796a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007974:	2b00      	cmp	r3, #0
 8007976:	d015      	beq.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007978:	4b29      	ldr	r3, [pc, #164]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800797a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800797e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007986:	4926      	ldr	r1, [pc, #152]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007988:	4313      	orrs	r3, r2
 800798a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007992:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007996:	d105      	bne.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007998:	4b21      	ldr	r3, [pc, #132]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800799a:	68db      	ldr	r3, [r3, #12]
 800799c:	4a20      	ldr	r2, [pc, #128]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800799e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80079a2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d015      	beq.n	80079dc <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80079b0:	4b1b      	ldr	r3, [pc, #108]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079be:	4918      	ldr	r1, [pc, #96]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079c0:	4313      	orrs	r3, r2
 80079c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80079ce:	d105      	bne.n	80079dc <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80079d0:	4b13      	ldr	r3, [pc, #76]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079d2:	68db      	ldr	r3, [r3, #12]
 80079d4:	4a12      	ldr	r2, [pc, #72]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80079da:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d015      	beq.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80079e8:	4b0d      	ldr	r3, [pc, #52]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079ee:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079f6:	490a      	ldr	r1, [pc, #40]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80079f8:	4313      	orrs	r3, r2
 80079fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a06:	d105      	bne.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007a08:	4b05      	ldr	r3, [pc, #20]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a0a:	68db      	ldr	r3, [r3, #12]
 8007a0c:	4a04      	ldr	r2, [pc, #16]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007a0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a12:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007a14:	7cbb      	ldrb	r3, [r7, #18]
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3718      	adds	r7, #24
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}
 8007a1e:	bf00      	nop
 8007a20:	40021000 	.word	0x40021000

08007a24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b082      	sub	sp, #8
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d101      	bne.n	8007a36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a32:	2301      	movs	r3, #1
 8007a34:	e049      	b.n	8007aca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a3c:	b2db      	uxtb	r3, r3
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d106      	bne.n	8007a50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2200      	movs	r2, #0
 8007a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f7fb fa70 	bl	8002f30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2202      	movs	r2, #2
 8007a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681a      	ldr	r2, [r3, #0]
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	3304      	adds	r3, #4
 8007a60:	4619      	mov	r1, r3
 8007a62:	4610      	mov	r0, r2
 8007a64:	f000 fd8a 	bl	800857c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2201      	movs	r2, #1
 8007a6c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2201      	movs	r2, #1
 8007a74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2201      	movs	r2, #1
 8007a94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2201      	movs	r2, #1
 8007aac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2201      	movs	r2, #1
 8007abc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2201      	movs	r2, #1
 8007ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007ac8:	2300      	movs	r3, #0
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	3708      	adds	r7, #8
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}
	...

08007ad4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b085      	sub	sp, #20
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d001      	beq.n	8007aec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	e042      	b.n	8007b72 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2202      	movs	r2, #2
 8007af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a21      	ldr	r2, [pc, #132]	@ (8007b80 <HAL_TIM_Base_Start+0xac>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d018      	beq.n	8007b30 <HAL_TIM_Base_Start+0x5c>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b06:	d013      	beq.n	8007b30 <HAL_TIM_Base_Start+0x5c>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a1d      	ldr	r2, [pc, #116]	@ (8007b84 <HAL_TIM_Base_Start+0xb0>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d00e      	beq.n	8007b30 <HAL_TIM_Base_Start+0x5c>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4a1c      	ldr	r2, [pc, #112]	@ (8007b88 <HAL_TIM_Base_Start+0xb4>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d009      	beq.n	8007b30 <HAL_TIM_Base_Start+0x5c>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4a1a      	ldr	r2, [pc, #104]	@ (8007b8c <HAL_TIM_Base_Start+0xb8>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d004      	beq.n	8007b30 <HAL_TIM_Base_Start+0x5c>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	4a19      	ldr	r2, [pc, #100]	@ (8007b90 <HAL_TIM_Base_Start+0xbc>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d115      	bne.n	8007b5c <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	689a      	ldr	r2, [r3, #8]
 8007b36:	4b17      	ldr	r3, [pc, #92]	@ (8007b94 <HAL_TIM_Base_Start+0xc0>)
 8007b38:	4013      	ands	r3, r2
 8007b3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	2b06      	cmp	r3, #6
 8007b40:	d015      	beq.n	8007b6e <HAL_TIM_Base_Start+0x9a>
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b48:	d011      	beq.n	8007b6e <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f042 0201 	orr.w	r2, r2, #1
 8007b58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b5a:	e008      	b.n	8007b6e <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	681a      	ldr	r2, [r3, #0]
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f042 0201 	orr.w	r2, r2, #1
 8007b6a:	601a      	str	r2, [r3, #0]
 8007b6c:	e000      	b.n	8007b70 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b6e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007b70:	2300      	movs	r3, #0
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	3714      	adds	r7, #20
 8007b76:	46bd      	mov	sp, r7
 8007b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7c:	4770      	bx	lr
 8007b7e:	bf00      	nop
 8007b80:	40012c00 	.word	0x40012c00
 8007b84:	40000400 	.word	0x40000400
 8007b88:	40000800 	.word	0x40000800
 8007b8c:	40013400 	.word	0x40013400
 8007b90:	40014000 	.word	0x40014000
 8007b94:	00010007 	.word	0x00010007

08007b98 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b082      	sub	sp, #8
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d101      	bne.n	8007baa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e049      	b.n	8007c3e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007bb0:	b2db      	uxtb	r3, r3
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d106      	bne.n	8007bc4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f000 f841 	bl	8007c46 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2202      	movs	r2, #2
 8007bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	3304      	adds	r3, #4
 8007bd4:	4619      	mov	r1, r3
 8007bd6:	4610      	mov	r0, r2
 8007bd8:	f000 fcd0 	bl	800857c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2201      	movs	r2, #1
 8007be0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2201      	movs	r2, #1
 8007be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2201      	movs	r2, #1
 8007bf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2201      	movs	r2, #1
 8007c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2201      	movs	r2, #1
 8007c08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2201      	movs	r2, #1
 8007c10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2201      	movs	r2, #1
 8007c18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2201      	movs	r2, #1
 8007c28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2201      	movs	r2, #1
 8007c30:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2201      	movs	r2, #1
 8007c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007c3c:	2300      	movs	r3, #0
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3708      	adds	r7, #8
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}

08007c46 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007c46:	b480      	push	{r7}
 8007c48:	b083      	sub	sp, #12
 8007c4a:	af00      	add	r7, sp, #0
 8007c4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007c4e:	bf00      	nop
 8007c50:	370c      	adds	r7, #12
 8007c52:	46bd      	mov	sp, r7
 8007c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c58:	4770      	bx	lr
	...

08007c5c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b084      	sub	sp, #16
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
 8007c64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d109      	bne.n	8007c80 <HAL_TIM_PWM_Start+0x24>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007c72:	b2db      	uxtb	r3, r3
 8007c74:	2b01      	cmp	r3, #1
 8007c76:	bf14      	ite	ne
 8007c78:	2301      	movne	r3, #1
 8007c7a:	2300      	moveq	r3, #0
 8007c7c:	b2db      	uxtb	r3, r3
 8007c7e:	e03c      	b.n	8007cfa <HAL_TIM_PWM_Start+0x9e>
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	2b04      	cmp	r3, #4
 8007c84:	d109      	bne.n	8007c9a <HAL_TIM_PWM_Start+0x3e>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007c8c:	b2db      	uxtb	r3, r3
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	bf14      	ite	ne
 8007c92:	2301      	movne	r3, #1
 8007c94:	2300      	moveq	r3, #0
 8007c96:	b2db      	uxtb	r3, r3
 8007c98:	e02f      	b.n	8007cfa <HAL_TIM_PWM_Start+0x9e>
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	2b08      	cmp	r3, #8
 8007c9e:	d109      	bne.n	8007cb4 <HAL_TIM_PWM_Start+0x58>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	bf14      	ite	ne
 8007cac:	2301      	movne	r3, #1
 8007cae:	2300      	moveq	r3, #0
 8007cb0:	b2db      	uxtb	r3, r3
 8007cb2:	e022      	b.n	8007cfa <HAL_TIM_PWM_Start+0x9e>
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	2b0c      	cmp	r3, #12
 8007cb8:	d109      	bne.n	8007cce <HAL_TIM_PWM_Start+0x72>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007cc0:	b2db      	uxtb	r3, r3
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	bf14      	ite	ne
 8007cc6:	2301      	movne	r3, #1
 8007cc8:	2300      	moveq	r3, #0
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	e015      	b.n	8007cfa <HAL_TIM_PWM_Start+0x9e>
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	2b10      	cmp	r3, #16
 8007cd2:	d109      	bne.n	8007ce8 <HAL_TIM_PWM_Start+0x8c>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	bf14      	ite	ne
 8007ce0:	2301      	movne	r3, #1
 8007ce2:	2300      	moveq	r3, #0
 8007ce4:	b2db      	uxtb	r3, r3
 8007ce6:	e008      	b.n	8007cfa <HAL_TIM_PWM_Start+0x9e>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007cee:	b2db      	uxtb	r3, r3
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	bf14      	ite	ne
 8007cf4:	2301      	movne	r3, #1
 8007cf6:	2300      	moveq	r3, #0
 8007cf8:	b2db      	uxtb	r3, r3
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d001      	beq.n	8007d02 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	e097      	b.n	8007e32 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d104      	bne.n	8007d12 <HAL_TIM_PWM_Start+0xb6>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2202      	movs	r2, #2
 8007d0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d10:	e023      	b.n	8007d5a <HAL_TIM_PWM_Start+0xfe>
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	2b04      	cmp	r3, #4
 8007d16:	d104      	bne.n	8007d22 <HAL_TIM_PWM_Start+0xc6>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2202      	movs	r2, #2
 8007d1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d20:	e01b      	b.n	8007d5a <HAL_TIM_PWM_Start+0xfe>
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	2b08      	cmp	r3, #8
 8007d26:	d104      	bne.n	8007d32 <HAL_TIM_PWM_Start+0xd6>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2202      	movs	r2, #2
 8007d2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d30:	e013      	b.n	8007d5a <HAL_TIM_PWM_Start+0xfe>
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	2b0c      	cmp	r3, #12
 8007d36:	d104      	bne.n	8007d42 <HAL_TIM_PWM_Start+0xe6>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2202      	movs	r2, #2
 8007d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007d40:	e00b      	b.n	8007d5a <HAL_TIM_PWM_Start+0xfe>
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	2b10      	cmp	r3, #16
 8007d46:	d104      	bne.n	8007d52 <HAL_TIM_PWM_Start+0xf6>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2202      	movs	r2, #2
 8007d4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007d50:	e003      	b.n	8007d5a <HAL_TIM_PWM_Start+0xfe>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2202      	movs	r2, #2
 8007d56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	2201      	movs	r2, #1
 8007d60:	6839      	ldr	r1, [r7, #0]
 8007d62:	4618      	mov	r0, r3
 8007d64:	f001 f838 	bl	8008dd8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a33      	ldr	r2, [pc, #204]	@ (8007e3c <HAL_TIM_PWM_Start+0x1e0>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d013      	beq.n	8007d9a <HAL_TIM_PWM_Start+0x13e>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a32      	ldr	r2, [pc, #200]	@ (8007e40 <HAL_TIM_PWM_Start+0x1e4>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d00e      	beq.n	8007d9a <HAL_TIM_PWM_Start+0x13e>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a30      	ldr	r2, [pc, #192]	@ (8007e44 <HAL_TIM_PWM_Start+0x1e8>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d009      	beq.n	8007d9a <HAL_TIM_PWM_Start+0x13e>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a2f      	ldr	r2, [pc, #188]	@ (8007e48 <HAL_TIM_PWM_Start+0x1ec>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d004      	beq.n	8007d9a <HAL_TIM_PWM_Start+0x13e>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4a2d      	ldr	r2, [pc, #180]	@ (8007e4c <HAL_TIM_PWM_Start+0x1f0>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d101      	bne.n	8007d9e <HAL_TIM_PWM_Start+0x142>
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	e000      	b.n	8007da0 <HAL_TIM_PWM_Start+0x144>
 8007d9e:	2300      	movs	r3, #0
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d007      	beq.n	8007db4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007db2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	4a20      	ldr	r2, [pc, #128]	@ (8007e3c <HAL_TIM_PWM_Start+0x1e0>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d018      	beq.n	8007df0 <HAL_TIM_PWM_Start+0x194>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dc6:	d013      	beq.n	8007df0 <HAL_TIM_PWM_Start+0x194>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	4a20      	ldr	r2, [pc, #128]	@ (8007e50 <HAL_TIM_PWM_Start+0x1f4>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d00e      	beq.n	8007df0 <HAL_TIM_PWM_Start+0x194>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	4a1f      	ldr	r2, [pc, #124]	@ (8007e54 <HAL_TIM_PWM_Start+0x1f8>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d009      	beq.n	8007df0 <HAL_TIM_PWM_Start+0x194>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a17      	ldr	r2, [pc, #92]	@ (8007e40 <HAL_TIM_PWM_Start+0x1e4>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d004      	beq.n	8007df0 <HAL_TIM_PWM_Start+0x194>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	4a16      	ldr	r2, [pc, #88]	@ (8007e44 <HAL_TIM_PWM_Start+0x1e8>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d115      	bne.n	8007e1c <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	689a      	ldr	r2, [r3, #8]
 8007df6:	4b18      	ldr	r3, [pc, #96]	@ (8007e58 <HAL_TIM_PWM_Start+0x1fc>)
 8007df8:	4013      	ands	r3, r2
 8007dfa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2b06      	cmp	r3, #6
 8007e00:	d015      	beq.n	8007e2e <HAL_TIM_PWM_Start+0x1d2>
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e08:	d011      	beq.n	8007e2e <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	681a      	ldr	r2, [r3, #0]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f042 0201 	orr.w	r2, r2, #1
 8007e18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e1a:	e008      	b.n	8007e2e <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	681a      	ldr	r2, [r3, #0]
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f042 0201 	orr.w	r2, r2, #1
 8007e2a:	601a      	str	r2, [r3, #0]
 8007e2c:	e000      	b.n	8007e30 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e2e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007e30:	2300      	movs	r3, #0
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	3710      	adds	r7, #16
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}
 8007e3a:	bf00      	nop
 8007e3c:	40012c00 	.word	0x40012c00
 8007e40:	40013400 	.word	0x40013400
 8007e44:	40014000 	.word	0x40014000
 8007e48:	40014400 	.word	0x40014400
 8007e4c:	40014800 	.word	0x40014800
 8007e50:	40000400 	.word	0x40000400
 8007e54:	40000800 	.word	0x40000800
 8007e58:	00010007 	.word	0x00010007

08007e5c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b084      	sub	sp, #16
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	68db      	ldr	r3, [r3, #12]
 8007e6a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	691b      	ldr	r3, [r3, #16]
 8007e72:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	f003 0302 	and.w	r3, r3, #2
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d020      	beq.n	8007ec0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	f003 0302 	and.w	r3, r3, #2
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d01b      	beq.n	8007ec0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f06f 0202 	mvn.w	r2, #2
 8007e90:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2201      	movs	r2, #1
 8007e96:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	699b      	ldr	r3, [r3, #24]
 8007e9e:	f003 0303 	and.w	r3, r3, #3
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d003      	beq.n	8007eae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f000 fb4a 	bl	8008540 <HAL_TIM_IC_CaptureCallback>
 8007eac:	e005      	b.n	8007eba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f000 fb3c 	bl	800852c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f000 fb4d 	bl	8008554 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	f003 0304 	and.w	r3, r3, #4
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d020      	beq.n	8007f0c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	f003 0304 	and.w	r3, r3, #4
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d01b      	beq.n	8007f0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f06f 0204 	mvn.w	r2, #4
 8007edc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2202      	movs	r2, #2
 8007ee2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	699b      	ldr	r3, [r3, #24]
 8007eea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d003      	beq.n	8007efa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f000 fb24 	bl	8008540 <HAL_TIM_IC_CaptureCallback>
 8007ef8:	e005      	b.n	8007f06 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f000 fb16 	bl	800852c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f000 fb27 	bl	8008554 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	f003 0308 	and.w	r3, r3, #8
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d020      	beq.n	8007f58 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	f003 0308 	and.w	r3, r3, #8
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d01b      	beq.n	8007f58 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f06f 0208 	mvn.w	r2, #8
 8007f28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2204      	movs	r2, #4
 8007f2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	69db      	ldr	r3, [r3, #28]
 8007f36:	f003 0303 	and.w	r3, r3, #3
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d003      	beq.n	8007f46 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f000 fafe 	bl	8008540 <HAL_TIM_IC_CaptureCallback>
 8007f44:	e005      	b.n	8007f52 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f000 faf0 	bl	800852c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f4c:	6878      	ldr	r0, [r7, #4]
 8007f4e:	f000 fb01 	bl	8008554 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2200      	movs	r2, #0
 8007f56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	f003 0310 	and.w	r3, r3, #16
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d020      	beq.n	8007fa4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	f003 0310 	and.w	r3, r3, #16
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d01b      	beq.n	8007fa4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f06f 0210 	mvn.w	r2, #16
 8007f74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2208      	movs	r2, #8
 8007f7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	69db      	ldr	r3, [r3, #28]
 8007f82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d003      	beq.n	8007f92 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f000 fad8 	bl	8008540 <HAL_TIM_IC_CaptureCallback>
 8007f90:	e005      	b.n	8007f9e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f000 faca 	bl	800852c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f000 fadb 	bl	8008554 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	f003 0301 	and.w	r3, r3, #1
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d00c      	beq.n	8007fc8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	f003 0301 	and.w	r3, r3, #1
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d007      	beq.n	8007fc8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f06f 0201 	mvn.w	r2, #1
 8007fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f000 faa8 	bl	8008518 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d104      	bne.n	8007fdc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d00c      	beq.n	8007ff6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d007      	beq.n	8007ff6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007fee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f001 f8e3 	bl	80091bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d00c      	beq.n	800801a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008006:	2b00      	cmp	r3, #0
 8008008:	d007      	beq.n	800801a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008012:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f001 f8db 	bl	80091d0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008020:	2b00      	cmp	r3, #0
 8008022:	d00c      	beq.n	800803e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800802a:	2b00      	cmp	r3, #0
 800802c:	d007      	beq.n	800803e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008036:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f000 fa95 	bl	8008568 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	f003 0320 	and.w	r3, r3, #32
 8008044:	2b00      	cmp	r3, #0
 8008046:	d00c      	beq.n	8008062 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	f003 0320 	and.w	r3, r3, #32
 800804e:	2b00      	cmp	r3, #0
 8008050:	d007      	beq.n	8008062 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f06f 0220 	mvn.w	r2, #32
 800805a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800805c:	6878      	ldr	r0, [r7, #4]
 800805e:	f001 f8a3 	bl	80091a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008068:	2b00      	cmp	r3, #0
 800806a:	d00c      	beq.n	8008086 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008072:	2b00      	cmp	r3, #0
 8008074:	d007      	beq.n	8008086 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800807e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f001 f8af 	bl	80091e4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800808c:	2b00      	cmp	r3, #0
 800808e:	d00c      	beq.n	80080aa <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008096:	2b00      	cmp	r3, #0
 8008098:	d007      	beq.n	80080aa <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80080a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f001 f8a7 	bl	80091f8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d00c      	beq.n	80080ce <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d007      	beq.n	80080ce <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80080c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80080c8:	6878      	ldr	r0, [r7, #4]
 80080ca:	f001 f89f 	bl	800920c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d00c      	beq.n	80080f2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d007      	beq.n	80080f2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80080ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f001 f897 	bl	8009220 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80080f2:	bf00      	nop
 80080f4:	3710      	adds	r7, #16
 80080f6:	46bd      	mov	sp, r7
 80080f8:	bd80      	pop	{r7, pc}
	...

080080fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b086      	sub	sp, #24
 8008100:	af00      	add	r7, sp, #0
 8008102:	60f8      	str	r0, [r7, #12]
 8008104:	60b9      	str	r1, [r7, #8]
 8008106:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008108:	2300      	movs	r3, #0
 800810a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008112:	2b01      	cmp	r3, #1
 8008114:	d101      	bne.n	800811a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008116:	2302      	movs	r3, #2
 8008118:	e0ff      	b.n	800831a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	2201      	movs	r2, #1
 800811e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2b14      	cmp	r3, #20
 8008126:	f200 80f0 	bhi.w	800830a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800812a:	a201      	add	r2, pc, #4	@ (adr r2, 8008130 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800812c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008130:	08008185 	.word	0x08008185
 8008134:	0800830b 	.word	0x0800830b
 8008138:	0800830b 	.word	0x0800830b
 800813c:	0800830b 	.word	0x0800830b
 8008140:	080081c5 	.word	0x080081c5
 8008144:	0800830b 	.word	0x0800830b
 8008148:	0800830b 	.word	0x0800830b
 800814c:	0800830b 	.word	0x0800830b
 8008150:	08008207 	.word	0x08008207
 8008154:	0800830b 	.word	0x0800830b
 8008158:	0800830b 	.word	0x0800830b
 800815c:	0800830b 	.word	0x0800830b
 8008160:	08008247 	.word	0x08008247
 8008164:	0800830b 	.word	0x0800830b
 8008168:	0800830b 	.word	0x0800830b
 800816c:	0800830b 	.word	0x0800830b
 8008170:	08008289 	.word	0x08008289
 8008174:	0800830b 	.word	0x0800830b
 8008178:	0800830b 	.word	0x0800830b
 800817c:	0800830b 	.word	0x0800830b
 8008180:	080082c9 	.word	0x080082c9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	68b9      	ldr	r1, [r7, #8]
 800818a:	4618      	mov	r0, r3
 800818c:	f000 fa92 	bl	80086b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	699a      	ldr	r2, [r3, #24]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f042 0208 	orr.w	r2, r2, #8
 800819e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	699a      	ldr	r2, [r3, #24]
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f022 0204 	bic.w	r2, r2, #4
 80081ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	6999      	ldr	r1, [r3, #24]
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	691a      	ldr	r2, [r3, #16]
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	430a      	orrs	r2, r1
 80081c0:	619a      	str	r2, [r3, #24]
      break;
 80081c2:	e0a5      	b.n	8008310 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	68b9      	ldr	r1, [r7, #8]
 80081ca:	4618      	mov	r0, r3
 80081cc:	f000 fb02 	bl	80087d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	699a      	ldr	r2, [r3, #24]
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80081de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	699a      	ldr	r2, [r3, #24]
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80081ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	6999      	ldr	r1, [r3, #24]
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	691b      	ldr	r3, [r3, #16]
 80081fa:	021a      	lsls	r2, r3, #8
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	430a      	orrs	r2, r1
 8008202:	619a      	str	r2, [r3, #24]
      break;
 8008204:	e084      	b.n	8008310 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	68b9      	ldr	r1, [r7, #8]
 800820c:	4618      	mov	r0, r3
 800820e:	f000 fb6b 	bl	80088e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	69da      	ldr	r2, [r3, #28]
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f042 0208 	orr.w	r2, r2, #8
 8008220:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	69da      	ldr	r2, [r3, #28]
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f022 0204 	bic.w	r2, r2, #4
 8008230:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	69d9      	ldr	r1, [r3, #28]
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	691a      	ldr	r2, [r3, #16]
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	430a      	orrs	r2, r1
 8008242:	61da      	str	r2, [r3, #28]
      break;
 8008244:	e064      	b.n	8008310 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	68b9      	ldr	r1, [r7, #8]
 800824c:	4618      	mov	r0, r3
 800824e:	f000 fbd3 	bl	80089f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	69da      	ldr	r2, [r3, #28]
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008260:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	69da      	ldr	r2, [r3, #28]
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008270:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	69d9      	ldr	r1, [r3, #28]
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	691b      	ldr	r3, [r3, #16]
 800827c:	021a      	lsls	r2, r3, #8
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	430a      	orrs	r2, r1
 8008284:	61da      	str	r2, [r3, #28]
      break;
 8008286:	e043      	b.n	8008310 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	68b9      	ldr	r1, [r7, #8]
 800828e:	4618      	mov	r0, r3
 8008290:	f000 fc3c 	bl	8008b0c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f042 0208 	orr.w	r2, r2, #8
 80082a2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f022 0204 	bic.w	r2, r2, #4
 80082b2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	691a      	ldr	r2, [r3, #16]
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	430a      	orrs	r2, r1
 80082c4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80082c6:	e023      	b.n	8008310 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	68b9      	ldr	r1, [r7, #8]
 80082ce:	4618      	mov	r0, r3
 80082d0:	f000 fc80 	bl	8008bd4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80082e2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80082f2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	691b      	ldr	r3, [r3, #16]
 80082fe:	021a      	lsls	r2, r3, #8
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	430a      	orrs	r2, r1
 8008306:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008308:	e002      	b.n	8008310 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800830a:	2301      	movs	r3, #1
 800830c:	75fb      	strb	r3, [r7, #23]
      break;
 800830e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	2200      	movs	r2, #0
 8008314:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008318:	7dfb      	ldrb	r3, [r7, #23]
}
 800831a:	4618      	mov	r0, r3
 800831c:	3718      	adds	r7, #24
 800831e:	46bd      	mov	sp, r7
 8008320:	bd80      	pop	{r7, pc}
 8008322:	bf00      	nop

08008324 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b084      	sub	sp, #16
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
 800832c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800832e:	2300      	movs	r3, #0
 8008330:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008338:	2b01      	cmp	r3, #1
 800833a:	d101      	bne.n	8008340 <HAL_TIM_ConfigClockSource+0x1c>
 800833c:	2302      	movs	r3, #2
 800833e:	e0de      	b.n	80084fe <HAL_TIM_ConfigClockSource+0x1da>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2201      	movs	r2, #1
 8008344:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2202      	movs	r2, #2
 800834c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	689b      	ldr	r3, [r3, #8]
 8008356:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800835e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008362:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800836a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	68ba      	ldr	r2, [r7, #8]
 8008372:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4a63      	ldr	r2, [pc, #396]	@ (8008508 <HAL_TIM_ConfigClockSource+0x1e4>)
 800837a:	4293      	cmp	r3, r2
 800837c:	f000 80a9 	beq.w	80084d2 <HAL_TIM_ConfigClockSource+0x1ae>
 8008380:	4a61      	ldr	r2, [pc, #388]	@ (8008508 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008382:	4293      	cmp	r3, r2
 8008384:	f200 80ae 	bhi.w	80084e4 <HAL_TIM_ConfigClockSource+0x1c0>
 8008388:	4a60      	ldr	r2, [pc, #384]	@ (800850c <HAL_TIM_ConfigClockSource+0x1e8>)
 800838a:	4293      	cmp	r3, r2
 800838c:	f000 80a1 	beq.w	80084d2 <HAL_TIM_ConfigClockSource+0x1ae>
 8008390:	4a5e      	ldr	r2, [pc, #376]	@ (800850c <HAL_TIM_ConfigClockSource+0x1e8>)
 8008392:	4293      	cmp	r3, r2
 8008394:	f200 80a6 	bhi.w	80084e4 <HAL_TIM_ConfigClockSource+0x1c0>
 8008398:	4a5d      	ldr	r2, [pc, #372]	@ (8008510 <HAL_TIM_ConfigClockSource+0x1ec>)
 800839a:	4293      	cmp	r3, r2
 800839c:	f000 8099 	beq.w	80084d2 <HAL_TIM_ConfigClockSource+0x1ae>
 80083a0:	4a5b      	ldr	r2, [pc, #364]	@ (8008510 <HAL_TIM_ConfigClockSource+0x1ec>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	f200 809e 	bhi.w	80084e4 <HAL_TIM_ConfigClockSource+0x1c0>
 80083a8:	4a5a      	ldr	r2, [pc, #360]	@ (8008514 <HAL_TIM_ConfigClockSource+0x1f0>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	f000 8091 	beq.w	80084d2 <HAL_TIM_ConfigClockSource+0x1ae>
 80083b0:	4a58      	ldr	r2, [pc, #352]	@ (8008514 <HAL_TIM_ConfigClockSource+0x1f0>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	f200 8096 	bhi.w	80084e4 <HAL_TIM_ConfigClockSource+0x1c0>
 80083b8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80083bc:	f000 8089 	beq.w	80084d2 <HAL_TIM_ConfigClockSource+0x1ae>
 80083c0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80083c4:	f200 808e 	bhi.w	80084e4 <HAL_TIM_ConfigClockSource+0x1c0>
 80083c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083cc:	d03e      	beq.n	800844c <HAL_TIM_ConfigClockSource+0x128>
 80083ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083d2:	f200 8087 	bhi.w	80084e4 <HAL_TIM_ConfigClockSource+0x1c0>
 80083d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083da:	f000 8086 	beq.w	80084ea <HAL_TIM_ConfigClockSource+0x1c6>
 80083de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083e2:	d87f      	bhi.n	80084e4 <HAL_TIM_ConfigClockSource+0x1c0>
 80083e4:	2b70      	cmp	r3, #112	@ 0x70
 80083e6:	d01a      	beq.n	800841e <HAL_TIM_ConfigClockSource+0xfa>
 80083e8:	2b70      	cmp	r3, #112	@ 0x70
 80083ea:	d87b      	bhi.n	80084e4 <HAL_TIM_ConfigClockSource+0x1c0>
 80083ec:	2b60      	cmp	r3, #96	@ 0x60
 80083ee:	d050      	beq.n	8008492 <HAL_TIM_ConfigClockSource+0x16e>
 80083f0:	2b60      	cmp	r3, #96	@ 0x60
 80083f2:	d877      	bhi.n	80084e4 <HAL_TIM_ConfigClockSource+0x1c0>
 80083f4:	2b50      	cmp	r3, #80	@ 0x50
 80083f6:	d03c      	beq.n	8008472 <HAL_TIM_ConfigClockSource+0x14e>
 80083f8:	2b50      	cmp	r3, #80	@ 0x50
 80083fa:	d873      	bhi.n	80084e4 <HAL_TIM_ConfigClockSource+0x1c0>
 80083fc:	2b40      	cmp	r3, #64	@ 0x40
 80083fe:	d058      	beq.n	80084b2 <HAL_TIM_ConfigClockSource+0x18e>
 8008400:	2b40      	cmp	r3, #64	@ 0x40
 8008402:	d86f      	bhi.n	80084e4 <HAL_TIM_ConfigClockSource+0x1c0>
 8008404:	2b30      	cmp	r3, #48	@ 0x30
 8008406:	d064      	beq.n	80084d2 <HAL_TIM_ConfigClockSource+0x1ae>
 8008408:	2b30      	cmp	r3, #48	@ 0x30
 800840a:	d86b      	bhi.n	80084e4 <HAL_TIM_ConfigClockSource+0x1c0>
 800840c:	2b20      	cmp	r3, #32
 800840e:	d060      	beq.n	80084d2 <HAL_TIM_ConfigClockSource+0x1ae>
 8008410:	2b20      	cmp	r3, #32
 8008412:	d867      	bhi.n	80084e4 <HAL_TIM_ConfigClockSource+0x1c0>
 8008414:	2b00      	cmp	r3, #0
 8008416:	d05c      	beq.n	80084d2 <HAL_TIM_ConfigClockSource+0x1ae>
 8008418:	2b10      	cmp	r3, #16
 800841a:	d05a      	beq.n	80084d2 <HAL_TIM_ConfigClockSource+0x1ae>
 800841c:	e062      	b.n	80084e4 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800842e:	f000 fcb3 	bl	8008d98 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	689b      	ldr	r3, [r3, #8]
 8008438:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800843a:	68bb      	ldr	r3, [r7, #8]
 800843c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008440:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	68ba      	ldr	r2, [r7, #8]
 8008448:	609a      	str	r2, [r3, #8]
      break;
 800844a:	e04f      	b.n	80084ec <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800845c:	f000 fc9c 	bl	8008d98 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	689a      	ldr	r2, [r3, #8]
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800846e:	609a      	str	r2, [r3, #8]
      break;
 8008470:	e03c      	b.n	80084ec <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800847e:	461a      	mov	r2, r3
 8008480:	f000 fc0e 	bl	8008ca0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	2150      	movs	r1, #80	@ 0x50
 800848a:	4618      	mov	r0, r3
 800848c:	f000 fc67 	bl	8008d5e <TIM_ITRx_SetConfig>
      break;
 8008490:	e02c      	b.n	80084ec <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800849e:	461a      	mov	r2, r3
 80084a0:	f000 fc2d 	bl	8008cfe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	2160      	movs	r1, #96	@ 0x60
 80084aa:	4618      	mov	r0, r3
 80084ac:	f000 fc57 	bl	8008d5e <TIM_ITRx_SetConfig>
      break;
 80084b0:	e01c      	b.n	80084ec <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80084be:	461a      	mov	r2, r3
 80084c0:	f000 fbee 	bl	8008ca0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	2140      	movs	r1, #64	@ 0x40
 80084ca:	4618      	mov	r0, r3
 80084cc:	f000 fc47 	bl	8008d5e <TIM_ITRx_SetConfig>
      break;
 80084d0:	e00c      	b.n	80084ec <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681a      	ldr	r2, [r3, #0]
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4619      	mov	r1, r3
 80084dc:	4610      	mov	r0, r2
 80084de:	f000 fc3e 	bl	8008d5e <TIM_ITRx_SetConfig>
      break;
 80084e2:	e003      	b.n	80084ec <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 80084e4:	2301      	movs	r3, #1
 80084e6:	73fb      	strb	r3, [r7, #15]
      break;
 80084e8:	e000      	b.n	80084ec <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 80084ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2201      	movs	r2, #1
 80084f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2200      	movs	r2, #0
 80084f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80084fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80084fe:	4618      	mov	r0, r3
 8008500:	3710      	adds	r7, #16
 8008502:	46bd      	mov	sp, r7
 8008504:	bd80      	pop	{r7, pc}
 8008506:	bf00      	nop
 8008508:	00100070 	.word	0x00100070
 800850c:	00100040 	.word	0x00100040
 8008510:	00100030 	.word	0x00100030
 8008514:	00100020 	.word	0x00100020

08008518 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008518:	b480      	push	{r7}
 800851a:	b083      	sub	sp, #12
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008520:	bf00      	nop
 8008522:	370c      	adds	r7, #12
 8008524:	46bd      	mov	sp, r7
 8008526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852a:	4770      	bx	lr

0800852c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800852c:	b480      	push	{r7}
 800852e:	b083      	sub	sp, #12
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008534:	bf00      	nop
 8008536:	370c      	adds	r7, #12
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr

08008540 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008540:	b480      	push	{r7}
 8008542:	b083      	sub	sp, #12
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008548:	bf00      	nop
 800854a:	370c      	adds	r7, #12
 800854c:	46bd      	mov	sp, r7
 800854e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008552:	4770      	bx	lr

08008554 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008554:	b480      	push	{r7}
 8008556:	b083      	sub	sp, #12
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800855c:	bf00      	nop
 800855e:	370c      	adds	r7, #12
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr

08008568 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008568:	b480      	push	{r7}
 800856a:	b083      	sub	sp, #12
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008570:	bf00      	nop
 8008572:	370c      	adds	r7, #12
 8008574:	46bd      	mov	sp, r7
 8008576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857a:	4770      	bx	lr

0800857c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800857c:	b480      	push	{r7}
 800857e:	b085      	sub	sp, #20
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
 8008584:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	4a42      	ldr	r2, [pc, #264]	@ (8008698 <TIM_Base_SetConfig+0x11c>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d00f      	beq.n	80085b4 <TIM_Base_SetConfig+0x38>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800859a:	d00b      	beq.n	80085b4 <TIM_Base_SetConfig+0x38>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	4a3f      	ldr	r2, [pc, #252]	@ (800869c <TIM_Base_SetConfig+0x120>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d007      	beq.n	80085b4 <TIM_Base_SetConfig+0x38>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	4a3e      	ldr	r2, [pc, #248]	@ (80086a0 <TIM_Base_SetConfig+0x124>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d003      	beq.n	80085b4 <TIM_Base_SetConfig+0x38>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	4a3d      	ldr	r2, [pc, #244]	@ (80086a4 <TIM_Base_SetConfig+0x128>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d108      	bne.n	80085c6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	685b      	ldr	r3, [r3, #4]
 80085c0:	68fa      	ldr	r2, [r7, #12]
 80085c2:	4313      	orrs	r3, r2
 80085c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	4a33      	ldr	r2, [pc, #204]	@ (8008698 <TIM_Base_SetConfig+0x11c>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d01b      	beq.n	8008606 <TIM_Base_SetConfig+0x8a>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085d4:	d017      	beq.n	8008606 <TIM_Base_SetConfig+0x8a>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	4a30      	ldr	r2, [pc, #192]	@ (800869c <TIM_Base_SetConfig+0x120>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d013      	beq.n	8008606 <TIM_Base_SetConfig+0x8a>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	4a2f      	ldr	r2, [pc, #188]	@ (80086a0 <TIM_Base_SetConfig+0x124>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d00f      	beq.n	8008606 <TIM_Base_SetConfig+0x8a>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	4a2e      	ldr	r2, [pc, #184]	@ (80086a4 <TIM_Base_SetConfig+0x128>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d00b      	beq.n	8008606 <TIM_Base_SetConfig+0x8a>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	4a2d      	ldr	r2, [pc, #180]	@ (80086a8 <TIM_Base_SetConfig+0x12c>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d007      	beq.n	8008606 <TIM_Base_SetConfig+0x8a>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	4a2c      	ldr	r2, [pc, #176]	@ (80086ac <TIM_Base_SetConfig+0x130>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d003      	beq.n	8008606 <TIM_Base_SetConfig+0x8a>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	4a2b      	ldr	r2, [pc, #172]	@ (80086b0 <TIM_Base_SetConfig+0x134>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d108      	bne.n	8008618 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800860c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	68db      	ldr	r3, [r3, #12]
 8008612:	68fa      	ldr	r2, [r7, #12]
 8008614:	4313      	orrs	r3, r2
 8008616:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	695b      	ldr	r3, [r3, #20]
 8008622:	4313      	orrs	r3, r2
 8008624:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	68fa      	ldr	r2, [r7, #12]
 800862a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	689a      	ldr	r2, [r3, #8]
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	681a      	ldr	r2, [r3, #0]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	4a16      	ldr	r2, [pc, #88]	@ (8008698 <TIM_Base_SetConfig+0x11c>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d00f      	beq.n	8008664 <TIM_Base_SetConfig+0xe8>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	4a17      	ldr	r2, [pc, #92]	@ (80086a4 <TIM_Base_SetConfig+0x128>)
 8008648:	4293      	cmp	r3, r2
 800864a:	d00b      	beq.n	8008664 <TIM_Base_SetConfig+0xe8>
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	4a16      	ldr	r2, [pc, #88]	@ (80086a8 <TIM_Base_SetConfig+0x12c>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d007      	beq.n	8008664 <TIM_Base_SetConfig+0xe8>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	4a15      	ldr	r2, [pc, #84]	@ (80086ac <TIM_Base_SetConfig+0x130>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d003      	beq.n	8008664 <TIM_Base_SetConfig+0xe8>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	4a14      	ldr	r2, [pc, #80]	@ (80086b0 <TIM_Base_SetConfig+0x134>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d103      	bne.n	800866c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	691a      	ldr	r2, [r3, #16]
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2201      	movs	r2, #1
 8008670:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	691b      	ldr	r3, [r3, #16]
 8008676:	f003 0301 	and.w	r3, r3, #1
 800867a:	2b01      	cmp	r3, #1
 800867c:	d105      	bne.n	800868a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	691b      	ldr	r3, [r3, #16]
 8008682:	f023 0201 	bic.w	r2, r3, #1
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	611a      	str	r2, [r3, #16]
  }
}
 800868a:	bf00      	nop
 800868c:	3714      	adds	r7, #20
 800868e:	46bd      	mov	sp, r7
 8008690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008694:	4770      	bx	lr
 8008696:	bf00      	nop
 8008698:	40012c00 	.word	0x40012c00
 800869c:	40000400 	.word	0x40000400
 80086a0:	40000800 	.word	0x40000800
 80086a4:	40013400 	.word	0x40013400
 80086a8:	40014000 	.word	0x40014000
 80086ac:	40014400 	.word	0x40014400
 80086b0:	40014800 	.word	0x40014800

080086b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b087      	sub	sp, #28
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
 80086bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6a1b      	ldr	r3, [r3, #32]
 80086c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	6a1b      	ldr	r3, [r3, #32]
 80086c8:	f023 0201 	bic.w	r2, r3, #1
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	685b      	ldr	r3, [r3, #4]
 80086d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	699b      	ldr	r3, [r3, #24]
 80086da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80086e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	f023 0303 	bic.w	r3, r3, #3
 80086ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	68fa      	ldr	r2, [r7, #12]
 80086f6:	4313      	orrs	r3, r2
 80086f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80086fa:	697b      	ldr	r3, [r7, #20]
 80086fc:	f023 0302 	bic.w	r3, r3, #2
 8008700:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	689b      	ldr	r3, [r3, #8]
 8008706:	697a      	ldr	r2, [r7, #20]
 8008708:	4313      	orrs	r3, r2
 800870a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	4a2c      	ldr	r2, [pc, #176]	@ (80087c0 <TIM_OC1_SetConfig+0x10c>)
 8008710:	4293      	cmp	r3, r2
 8008712:	d00f      	beq.n	8008734 <TIM_OC1_SetConfig+0x80>
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	4a2b      	ldr	r2, [pc, #172]	@ (80087c4 <TIM_OC1_SetConfig+0x110>)
 8008718:	4293      	cmp	r3, r2
 800871a:	d00b      	beq.n	8008734 <TIM_OC1_SetConfig+0x80>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	4a2a      	ldr	r2, [pc, #168]	@ (80087c8 <TIM_OC1_SetConfig+0x114>)
 8008720:	4293      	cmp	r3, r2
 8008722:	d007      	beq.n	8008734 <TIM_OC1_SetConfig+0x80>
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	4a29      	ldr	r2, [pc, #164]	@ (80087cc <TIM_OC1_SetConfig+0x118>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d003      	beq.n	8008734 <TIM_OC1_SetConfig+0x80>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	4a28      	ldr	r2, [pc, #160]	@ (80087d0 <TIM_OC1_SetConfig+0x11c>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d10c      	bne.n	800874e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008734:	697b      	ldr	r3, [r7, #20]
 8008736:	f023 0308 	bic.w	r3, r3, #8
 800873a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	68db      	ldr	r3, [r3, #12]
 8008740:	697a      	ldr	r2, [r7, #20]
 8008742:	4313      	orrs	r3, r2
 8008744:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008746:	697b      	ldr	r3, [r7, #20]
 8008748:	f023 0304 	bic.w	r3, r3, #4
 800874c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	4a1b      	ldr	r2, [pc, #108]	@ (80087c0 <TIM_OC1_SetConfig+0x10c>)
 8008752:	4293      	cmp	r3, r2
 8008754:	d00f      	beq.n	8008776 <TIM_OC1_SetConfig+0xc2>
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	4a1a      	ldr	r2, [pc, #104]	@ (80087c4 <TIM_OC1_SetConfig+0x110>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d00b      	beq.n	8008776 <TIM_OC1_SetConfig+0xc2>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	4a19      	ldr	r2, [pc, #100]	@ (80087c8 <TIM_OC1_SetConfig+0x114>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d007      	beq.n	8008776 <TIM_OC1_SetConfig+0xc2>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	4a18      	ldr	r2, [pc, #96]	@ (80087cc <TIM_OC1_SetConfig+0x118>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d003      	beq.n	8008776 <TIM_OC1_SetConfig+0xc2>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	4a17      	ldr	r2, [pc, #92]	@ (80087d0 <TIM_OC1_SetConfig+0x11c>)
 8008772:	4293      	cmp	r3, r2
 8008774:	d111      	bne.n	800879a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800877c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800877e:	693b      	ldr	r3, [r7, #16]
 8008780:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008784:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	695b      	ldr	r3, [r3, #20]
 800878a:	693a      	ldr	r2, [r7, #16]
 800878c:	4313      	orrs	r3, r2
 800878e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	699b      	ldr	r3, [r3, #24]
 8008794:	693a      	ldr	r2, [r7, #16]
 8008796:	4313      	orrs	r3, r2
 8008798:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	693a      	ldr	r2, [r7, #16]
 800879e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	68fa      	ldr	r2, [r7, #12]
 80087a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	685a      	ldr	r2, [r3, #4]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	697a      	ldr	r2, [r7, #20]
 80087b2:	621a      	str	r2, [r3, #32]
}
 80087b4:	bf00      	nop
 80087b6:	371c      	adds	r7, #28
 80087b8:	46bd      	mov	sp, r7
 80087ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087be:	4770      	bx	lr
 80087c0:	40012c00 	.word	0x40012c00
 80087c4:	40013400 	.word	0x40013400
 80087c8:	40014000 	.word	0x40014000
 80087cc:	40014400 	.word	0x40014400
 80087d0:	40014800 	.word	0x40014800

080087d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80087d4:	b480      	push	{r7}
 80087d6:	b087      	sub	sp, #28
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
 80087dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6a1b      	ldr	r3, [r3, #32]
 80087e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6a1b      	ldr	r3, [r3, #32]
 80087e8:	f023 0210 	bic.w	r2, r3, #16
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	699b      	ldr	r3, [r3, #24]
 80087fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008802:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008806:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800880e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	021b      	lsls	r3, r3, #8
 8008816:	68fa      	ldr	r2, [r7, #12]
 8008818:	4313      	orrs	r3, r2
 800881a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	f023 0320 	bic.w	r3, r3, #32
 8008822:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	011b      	lsls	r3, r3, #4
 800882a:	697a      	ldr	r2, [r7, #20]
 800882c:	4313      	orrs	r3, r2
 800882e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	4a28      	ldr	r2, [pc, #160]	@ (80088d4 <TIM_OC2_SetConfig+0x100>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d003      	beq.n	8008840 <TIM_OC2_SetConfig+0x6c>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	4a27      	ldr	r2, [pc, #156]	@ (80088d8 <TIM_OC2_SetConfig+0x104>)
 800883c:	4293      	cmp	r3, r2
 800883e:	d10d      	bne.n	800885c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008846:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	68db      	ldr	r3, [r3, #12]
 800884c:	011b      	lsls	r3, r3, #4
 800884e:	697a      	ldr	r2, [r7, #20]
 8008850:	4313      	orrs	r3, r2
 8008852:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008854:	697b      	ldr	r3, [r7, #20]
 8008856:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800885a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	4a1d      	ldr	r2, [pc, #116]	@ (80088d4 <TIM_OC2_SetConfig+0x100>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d00f      	beq.n	8008884 <TIM_OC2_SetConfig+0xb0>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	4a1c      	ldr	r2, [pc, #112]	@ (80088d8 <TIM_OC2_SetConfig+0x104>)
 8008868:	4293      	cmp	r3, r2
 800886a:	d00b      	beq.n	8008884 <TIM_OC2_SetConfig+0xb0>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	4a1b      	ldr	r2, [pc, #108]	@ (80088dc <TIM_OC2_SetConfig+0x108>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d007      	beq.n	8008884 <TIM_OC2_SetConfig+0xb0>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	4a1a      	ldr	r2, [pc, #104]	@ (80088e0 <TIM_OC2_SetConfig+0x10c>)
 8008878:	4293      	cmp	r3, r2
 800887a:	d003      	beq.n	8008884 <TIM_OC2_SetConfig+0xb0>
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	4a19      	ldr	r2, [pc, #100]	@ (80088e4 <TIM_OC2_SetConfig+0x110>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d113      	bne.n	80088ac <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008884:	693b      	ldr	r3, [r7, #16]
 8008886:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800888a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008892:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	695b      	ldr	r3, [r3, #20]
 8008898:	009b      	lsls	r3, r3, #2
 800889a:	693a      	ldr	r2, [r7, #16]
 800889c:	4313      	orrs	r3, r2
 800889e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	699b      	ldr	r3, [r3, #24]
 80088a4:	009b      	lsls	r3, r3, #2
 80088a6:	693a      	ldr	r2, [r7, #16]
 80088a8:	4313      	orrs	r3, r2
 80088aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	693a      	ldr	r2, [r7, #16]
 80088b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	68fa      	ldr	r2, [r7, #12]
 80088b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	685a      	ldr	r2, [r3, #4]
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	697a      	ldr	r2, [r7, #20]
 80088c4:	621a      	str	r2, [r3, #32]
}
 80088c6:	bf00      	nop
 80088c8:	371c      	adds	r7, #28
 80088ca:	46bd      	mov	sp, r7
 80088cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d0:	4770      	bx	lr
 80088d2:	bf00      	nop
 80088d4:	40012c00 	.word	0x40012c00
 80088d8:	40013400 	.word	0x40013400
 80088dc:	40014000 	.word	0x40014000
 80088e0:	40014400 	.word	0x40014400
 80088e4:	40014800 	.word	0x40014800

080088e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80088e8:	b480      	push	{r7}
 80088ea:	b087      	sub	sp, #28
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
 80088f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6a1b      	ldr	r3, [r3, #32]
 80088f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6a1b      	ldr	r3, [r3, #32]
 80088fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	685b      	ldr	r3, [r3, #4]
 8008908:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	69db      	ldr	r3, [r3, #28]
 800890e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008916:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800891a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	f023 0303 	bic.w	r3, r3, #3
 8008922:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	68fa      	ldr	r2, [r7, #12]
 800892a:	4313      	orrs	r3, r2
 800892c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800892e:	697b      	ldr	r3, [r7, #20]
 8008930:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008934:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	689b      	ldr	r3, [r3, #8]
 800893a:	021b      	lsls	r3, r3, #8
 800893c:	697a      	ldr	r2, [r7, #20]
 800893e:	4313      	orrs	r3, r2
 8008940:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	4a27      	ldr	r2, [pc, #156]	@ (80089e4 <TIM_OC3_SetConfig+0xfc>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d003      	beq.n	8008952 <TIM_OC3_SetConfig+0x6a>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	4a26      	ldr	r2, [pc, #152]	@ (80089e8 <TIM_OC3_SetConfig+0x100>)
 800894e:	4293      	cmp	r3, r2
 8008950:	d10d      	bne.n	800896e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008958:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	68db      	ldr	r3, [r3, #12]
 800895e:	021b      	lsls	r3, r3, #8
 8008960:	697a      	ldr	r2, [r7, #20]
 8008962:	4313      	orrs	r3, r2
 8008964:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800896c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	4a1c      	ldr	r2, [pc, #112]	@ (80089e4 <TIM_OC3_SetConfig+0xfc>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d00f      	beq.n	8008996 <TIM_OC3_SetConfig+0xae>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	4a1b      	ldr	r2, [pc, #108]	@ (80089e8 <TIM_OC3_SetConfig+0x100>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d00b      	beq.n	8008996 <TIM_OC3_SetConfig+0xae>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	4a1a      	ldr	r2, [pc, #104]	@ (80089ec <TIM_OC3_SetConfig+0x104>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d007      	beq.n	8008996 <TIM_OC3_SetConfig+0xae>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	4a19      	ldr	r2, [pc, #100]	@ (80089f0 <TIM_OC3_SetConfig+0x108>)
 800898a:	4293      	cmp	r3, r2
 800898c:	d003      	beq.n	8008996 <TIM_OC3_SetConfig+0xae>
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	4a18      	ldr	r2, [pc, #96]	@ (80089f4 <TIM_OC3_SetConfig+0x10c>)
 8008992:	4293      	cmp	r3, r2
 8008994:	d113      	bne.n	80089be <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008996:	693b      	ldr	r3, [r7, #16]
 8008998:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800899c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800899e:	693b      	ldr	r3, [r7, #16]
 80089a0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80089a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	695b      	ldr	r3, [r3, #20]
 80089aa:	011b      	lsls	r3, r3, #4
 80089ac:	693a      	ldr	r2, [r7, #16]
 80089ae:	4313      	orrs	r3, r2
 80089b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	699b      	ldr	r3, [r3, #24]
 80089b6:	011b      	lsls	r3, r3, #4
 80089b8:	693a      	ldr	r2, [r7, #16]
 80089ba:	4313      	orrs	r3, r2
 80089bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	693a      	ldr	r2, [r7, #16]
 80089c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	68fa      	ldr	r2, [r7, #12]
 80089c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	685a      	ldr	r2, [r3, #4]
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	697a      	ldr	r2, [r7, #20]
 80089d6:	621a      	str	r2, [r3, #32]
}
 80089d8:	bf00      	nop
 80089da:	371c      	adds	r7, #28
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr
 80089e4:	40012c00 	.word	0x40012c00
 80089e8:	40013400 	.word	0x40013400
 80089ec:	40014000 	.word	0x40014000
 80089f0:	40014400 	.word	0x40014400
 80089f4:	40014800 	.word	0x40014800

080089f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80089f8:	b480      	push	{r7}
 80089fa:	b087      	sub	sp, #28
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
 8008a00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6a1b      	ldr	r3, [r3, #32]
 8008a06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	6a1b      	ldr	r3, [r3, #32]
 8008a0c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	685b      	ldr	r3, [r3, #4]
 8008a18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	69db      	ldr	r3, [r3, #28]
 8008a1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008a26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	021b      	lsls	r3, r3, #8
 8008a3a:	68fa      	ldr	r2, [r7, #12]
 8008a3c:	4313      	orrs	r3, r2
 8008a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008a46:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	689b      	ldr	r3, [r3, #8]
 8008a4c:	031b      	lsls	r3, r3, #12
 8008a4e:	697a      	ldr	r2, [r7, #20]
 8008a50:	4313      	orrs	r3, r2
 8008a52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	4a28      	ldr	r2, [pc, #160]	@ (8008af8 <TIM_OC4_SetConfig+0x100>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d003      	beq.n	8008a64 <TIM_OC4_SetConfig+0x6c>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	4a27      	ldr	r2, [pc, #156]	@ (8008afc <TIM_OC4_SetConfig+0x104>)
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d10d      	bne.n	8008a80 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008a64:	697b      	ldr	r3, [r7, #20]
 8008a66:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008a6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	68db      	ldr	r3, [r3, #12]
 8008a70:	031b      	lsls	r3, r3, #12
 8008a72:	697a      	ldr	r2, [r7, #20]
 8008a74:	4313      	orrs	r3, r2
 8008a76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008a78:	697b      	ldr	r3, [r7, #20]
 8008a7a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008a7e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	4a1d      	ldr	r2, [pc, #116]	@ (8008af8 <TIM_OC4_SetConfig+0x100>)
 8008a84:	4293      	cmp	r3, r2
 8008a86:	d00f      	beq.n	8008aa8 <TIM_OC4_SetConfig+0xb0>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	4a1c      	ldr	r2, [pc, #112]	@ (8008afc <TIM_OC4_SetConfig+0x104>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d00b      	beq.n	8008aa8 <TIM_OC4_SetConfig+0xb0>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	4a1b      	ldr	r2, [pc, #108]	@ (8008b00 <TIM_OC4_SetConfig+0x108>)
 8008a94:	4293      	cmp	r3, r2
 8008a96:	d007      	beq.n	8008aa8 <TIM_OC4_SetConfig+0xb0>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	4a1a      	ldr	r2, [pc, #104]	@ (8008b04 <TIM_OC4_SetConfig+0x10c>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d003      	beq.n	8008aa8 <TIM_OC4_SetConfig+0xb0>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	4a19      	ldr	r2, [pc, #100]	@ (8008b08 <TIM_OC4_SetConfig+0x110>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d113      	bne.n	8008ad0 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008aa8:	693b      	ldr	r3, [r7, #16]
 8008aaa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008aae:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008ab6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	695b      	ldr	r3, [r3, #20]
 8008abc:	019b      	lsls	r3, r3, #6
 8008abe:	693a      	ldr	r2, [r7, #16]
 8008ac0:	4313      	orrs	r3, r2
 8008ac2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	699b      	ldr	r3, [r3, #24]
 8008ac8:	019b      	lsls	r3, r3, #6
 8008aca:	693a      	ldr	r2, [r7, #16]
 8008acc:	4313      	orrs	r3, r2
 8008ace:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	693a      	ldr	r2, [r7, #16]
 8008ad4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	68fa      	ldr	r2, [r7, #12]
 8008ada:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	685a      	ldr	r2, [r3, #4]
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	697a      	ldr	r2, [r7, #20]
 8008ae8:	621a      	str	r2, [r3, #32]
}
 8008aea:	bf00      	nop
 8008aec:	371c      	adds	r7, #28
 8008aee:	46bd      	mov	sp, r7
 8008af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop
 8008af8:	40012c00 	.word	0x40012c00
 8008afc:	40013400 	.word	0x40013400
 8008b00:	40014000 	.word	0x40014000
 8008b04:	40014400 	.word	0x40014400
 8008b08:	40014800 	.word	0x40014800

08008b0c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b087      	sub	sp, #28
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6a1b      	ldr	r3, [r3, #32]
 8008b1a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6a1b      	ldr	r3, [r3, #32]
 8008b20:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	685b      	ldr	r3, [r3, #4]
 8008b2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008b3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	68fa      	ldr	r2, [r7, #12]
 8008b46:	4313      	orrs	r3, r2
 8008b48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008b4a:	693b      	ldr	r3, [r7, #16]
 8008b4c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008b50:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	689b      	ldr	r3, [r3, #8]
 8008b56:	041b      	lsls	r3, r3, #16
 8008b58:	693a      	ldr	r2, [r7, #16]
 8008b5a:	4313      	orrs	r3, r2
 8008b5c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	4a17      	ldr	r2, [pc, #92]	@ (8008bc0 <TIM_OC5_SetConfig+0xb4>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d00f      	beq.n	8008b86 <TIM_OC5_SetConfig+0x7a>
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	4a16      	ldr	r2, [pc, #88]	@ (8008bc4 <TIM_OC5_SetConfig+0xb8>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d00b      	beq.n	8008b86 <TIM_OC5_SetConfig+0x7a>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	4a15      	ldr	r2, [pc, #84]	@ (8008bc8 <TIM_OC5_SetConfig+0xbc>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d007      	beq.n	8008b86 <TIM_OC5_SetConfig+0x7a>
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	4a14      	ldr	r2, [pc, #80]	@ (8008bcc <TIM_OC5_SetConfig+0xc0>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d003      	beq.n	8008b86 <TIM_OC5_SetConfig+0x7a>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	4a13      	ldr	r2, [pc, #76]	@ (8008bd0 <TIM_OC5_SetConfig+0xc4>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d109      	bne.n	8008b9a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008b86:	697b      	ldr	r3, [r7, #20]
 8008b88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008b8c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008b8e:	683b      	ldr	r3, [r7, #0]
 8008b90:	695b      	ldr	r3, [r3, #20]
 8008b92:	021b      	lsls	r3, r3, #8
 8008b94:	697a      	ldr	r2, [r7, #20]
 8008b96:	4313      	orrs	r3, r2
 8008b98:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	697a      	ldr	r2, [r7, #20]
 8008b9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	68fa      	ldr	r2, [r7, #12]
 8008ba4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	685a      	ldr	r2, [r3, #4]
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	693a      	ldr	r2, [r7, #16]
 8008bb2:	621a      	str	r2, [r3, #32]
}
 8008bb4:	bf00      	nop
 8008bb6:	371c      	adds	r7, #28
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbe:	4770      	bx	lr
 8008bc0:	40012c00 	.word	0x40012c00
 8008bc4:	40013400 	.word	0x40013400
 8008bc8:	40014000 	.word	0x40014000
 8008bcc:	40014400 	.word	0x40014400
 8008bd0:	40014800 	.word	0x40014800

08008bd4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008bd4:	b480      	push	{r7}
 8008bd6:	b087      	sub	sp, #28
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
 8008bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6a1b      	ldr	r3, [r3, #32]
 8008be2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6a1b      	ldr	r3, [r3, #32]
 8008be8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	685b      	ldr	r3, [r3, #4]
 8008bf4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008c02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	021b      	lsls	r3, r3, #8
 8008c0e:	68fa      	ldr	r2, [r7, #12]
 8008c10:	4313      	orrs	r3, r2
 8008c12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008c14:	693b      	ldr	r3, [r7, #16]
 8008c16:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008c1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	689b      	ldr	r3, [r3, #8]
 8008c20:	051b      	lsls	r3, r3, #20
 8008c22:	693a      	ldr	r2, [r7, #16]
 8008c24:	4313      	orrs	r3, r2
 8008c26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	4a18      	ldr	r2, [pc, #96]	@ (8008c8c <TIM_OC6_SetConfig+0xb8>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d00f      	beq.n	8008c50 <TIM_OC6_SetConfig+0x7c>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	4a17      	ldr	r2, [pc, #92]	@ (8008c90 <TIM_OC6_SetConfig+0xbc>)
 8008c34:	4293      	cmp	r3, r2
 8008c36:	d00b      	beq.n	8008c50 <TIM_OC6_SetConfig+0x7c>
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	4a16      	ldr	r2, [pc, #88]	@ (8008c94 <TIM_OC6_SetConfig+0xc0>)
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	d007      	beq.n	8008c50 <TIM_OC6_SetConfig+0x7c>
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	4a15      	ldr	r2, [pc, #84]	@ (8008c98 <TIM_OC6_SetConfig+0xc4>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d003      	beq.n	8008c50 <TIM_OC6_SetConfig+0x7c>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	4a14      	ldr	r2, [pc, #80]	@ (8008c9c <TIM_OC6_SetConfig+0xc8>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d109      	bne.n	8008c64 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008c50:	697b      	ldr	r3, [r7, #20]
 8008c52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008c56:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	695b      	ldr	r3, [r3, #20]
 8008c5c:	029b      	lsls	r3, r3, #10
 8008c5e:	697a      	ldr	r2, [r7, #20]
 8008c60:	4313      	orrs	r3, r2
 8008c62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	697a      	ldr	r2, [r7, #20]
 8008c68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	68fa      	ldr	r2, [r7, #12]
 8008c6e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	685a      	ldr	r2, [r3, #4]
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	693a      	ldr	r2, [r7, #16]
 8008c7c:	621a      	str	r2, [r3, #32]
}
 8008c7e:	bf00      	nop
 8008c80:	371c      	adds	r7, #28
 8008c82:	46bd      	mov	sp, r7
 8008c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c88:	4770      	bx	lr
 8008c8a:	bf00      	nop
 8008c8c:	40012c00 	.word	0x40012c00
 8008c90:	40013400 	.word	0x40013400
 8008c94:	40014000 	.word	0x40014000
 8008c98:	40014400 	.word	0x40014400
 8008c9c:	40014800 	.word	0x40014800

08008ca0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ca0:	b480      	push	{r7}
 8008ca2:	b087      	sub	sp, #28
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	60f8      	str	r0, [r7, #12]
 8008ca8:	60b9      	str	r1, [r7, #8]
 8008caa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	6a1b      	ldr	r3, [r3, #32]
 8008cb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	6a1b      	ldr	r3, [r3, #32]
 8008cb6:	f023 0201 	bic.w	r2, r3, #1
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	699b      	ldr	r3, [r3, #24]
 8008cc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008cca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	011b      	lsls	r3, r3, #4
 8008cd0:	693a      	ldr	r2, [r7, #16]
 8008cd2:	4313      	orrs	r3, r2
 8008cd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008cd6:	697b      	ldr	r3, [r7, #20]
 8008cd8:	f023 030a 	bic.w	r3, r3, #10
 8008cdc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008cde:	697a      	ldr	r2, [r7, #20]
 8008ce0:	68bb      	ldr	r3, [r7, #8]
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	693a      	ldr	r2, [r7, #16]
 8008cea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	697a      	ldr	r2, [r7, #20]
 8008cf0:	621a      	str	r2, [r3, #32]
}
 8008cf2:	bf00      	nop
 8008cf4:	371c      	adds	r7, #28
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfc:	4770      	bx	lr

08008cfe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008cfe:	b480      	push	{r7}
 8008d00:	b087      	sub	sp, #28
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	60f8      	str	r0, [r7, #12]
 8008d06:	60b9      	str	r1, [r7, #8]
 8008d08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	6a1b      	ldr	r3, [r3, #32]
 8008d0e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	6a1b      	ldr	r3, [r3, #32]
 8008d14:	f023 0210 	bic.w	r2, r3, #16
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	699b      	ldr	r3, [r3, #24]
 8008d20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008d22:	693b      	ldr	r3, [r7, #16]
 8008d24:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008d28:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	031b      	lsls	r3, r3, #12
 8008d2e:	693a      	ldr	r2, [r7, #16]
 8008d30:	4313      	orrs	r3, r2
 8008d32:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d34:	697b      	ldr	r3, [r7, #20]
 8008d36:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008d3a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	011b      	lsls	r3, r3, #4
 8008d40:	697a      	ldr	r2, [r7, #20]
 8008d42:	4313      	orrs	r3, r2
 8008d44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	693a      	ldr	r2, [r7, #16]
 8008d4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	697a      	ldr	r2, [r7, #20]
 8008d50:	621a      	str	r2, [r3, #32]
}
 8008d52:	bf00      	nop
 8008d54:	371c      	adds	r7, #28
 8008d56:	46bd      	mov	sp, r7
 8008d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5c:	4770      	bx	lr

08008d5e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008d5e:	b480      	push	{r7}
 8008d60:	b085      	sub	sp, #20
 8008d62:	af00      	add	r7, sp, #0
 8008d64:	6078      	str	r0, [r7, #4]
 8008d66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	689b      	ldr	r3, [r3, #8]
 8008d6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008d74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008d7a:	683a      	ldr	r2, [r7, #0]
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	f043 0307 	orr.w	r3, r3, #7
 8008d84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	68fa      	ldr	r2, [r7, #12]
 8008d8a:	609a      	str	r2, [r3, #8]
}
 8008d8c:	bf00      	nop
 8008d8e:	3714      	adds	r7, #20
 8008d90:	46bd      	mov	sp, r7
 8008d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d96:	4770      	bx	lr

08008d98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008d98:	b480      	push	{r7}
 8008d9a:	b087      	sub	sp, #28
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	60f8      	str	r0, [r7, #12]
 8008da0:	60b9      	str	r1, [r7, #8]
 8008da2:	607a      	str	r2, [r7, #4]
 8008da4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	689b      	ldr	r3, [r3, #8]
 8008daa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008dac:	697b      	ldr	r3, [r7, #20]
 8008dae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008db2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	021a      	lsls	r2, r3, #8
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	431a      	orrs	r2, r3
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	4313      	orrs	r3, r2
 8008dc0:	697a      	ldr	r2, [r7, #20]
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	697a      	ldr	r2, [r7, #20]
 8008dca:	609a      	str	r2, [r3, #8]
}
 8008dcc:	bf00      	nop
 8008dce:	371c      	adds	r7, #28
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr

08008dd8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b087      	sub	sp, #28
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	60f8      	str	r0, [r7, #12]
 8008de0:	60b9      	str	r1, [r7, #8]
 8008de2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	f003 031f 	and.w	r3, r3, #31
 8008dea:	2201      	movs	r2, #1
 8008dec:	fa02 f303 	lsl.w	r3, r2, r3
 8008df0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	6a1a      	ldr	r2, [r3, #32]
 8008df6:	697b      	ldr	r3, [r7, #20]
 8008df8:	43db      	mvns	r3, r3
 8008dfa:	401a      	ands	r2, r3
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	6a1a      	ldr	r2, [r3, #32]
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	f003 031f 	and.w	r3, r3, #31
 8008e0a:	6879      	ldr	r1, [r7, #4]
 8008e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8008e10:	431a      	orrs	r2, r3
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	621a      	str	r2, [r3, #32]
}
 8008e16:	bf00      	nop
 8008e18:	371c      	adds	r7, #28
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e20:	4770      	bx	lr
	...

08008e24 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b084      	sub	sp, #16
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
 8008e2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d109      	bne.n	8008e48 <HAL_TIMEx_PWMN_Start+0x24>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008e3a:	b2db      	uxtb	r3, r3
 8008e3c:	2b01      	cmp	r3, #1
 8008e3e:	bf14      	ite	ne
 8008e40:	2301      	movne	r3, #1
 8008e42:	2300      	moveq	r3, #0
 8008e44:	b2db      	uxtb	r3, r3
 8008e46:	e022      	b.n	8008e8e <HAL_TIMEx_PWMN_Start+0x6a>
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	2b04      	cmp	r3, #4
 8008e4c:	d109      	bne.n	8008e62 <HAL_TIMEx_PWMN_Start+0x3e>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008e54:	b2db      	uxtb	r3, r3
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	bf14      	ite	ne
 8008e5a:	2301      	movne	r3, #1
 8008e5c:	2300      	moveq	r3, #0
 8008e5e:	b2db      	uxtb	r3, r3
 8008e60:	e015      	b.n	8008e8e <HAL_TIMEx_PWMN_Start+0x6a>
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	2b08      	cmp	r3, #8
 8008e66:	d109      	bne.n	8008e7c <HAL_TIMEx_PWMN_Start+0x58>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008e6e:	b2db      	uxtb	r3, r3
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	bf14      	ite	ne
 8008e74:	2301      	movne	r3, #1
 8008e76:	2300      	moveq	r3, #0
 8008e78:	b2db      	uxtb	r3, r3
 8008e7a:	e008      	b.n	8008e8e <HAL_TIMEx_PWMN_Start+0x6a>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8008e82:	b2db      	uxtb	r3, r3
 8008e84:	2b01      	cmp	r3, #1
 8008e86:	bf14      	ite	ne
 8008e88:	2301      	movne	r3, #1
 8008e8a:	2300      	moveq	r3, #0
 8008e8c:	b2db      	uxtb	r3, r3
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d001      	beq.n	8008e96 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8008e92:	2301      	movs	r3, #1
 8008e94:	e069      	b.n	8008f6a <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d104      	bne.n	8008ea6 <HAL_TIMEx_PWMN_Start+0x82>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2202      	movs	r2, #2
 8008ea0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008ea4:	e013      	b.n	8008ece <HAL_TIMEx_PWMN_Start+0xaa>
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	2b04      	cmp	r3, #4
 8008eaa:	d104      	bne.n	8008eb6 <HAL_TIMEx_PWMN_Start+0x92>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2202      	movs	r2, #2
 8008eb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008eb4:	e00b      	b.n	8008ece <HAL_TIMEx_PWMN_Start+0xaa>
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	2b08      	cmp	r3, #8
 8008eba:	d104      	bne.n	8008ec6 <HAL_TIMEx_PWMN_Start+0xa2>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2202      	movs	r2, #2
 8008ec0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008ec4:	e003      	b.n	8008ece <HAL_TIMEx_PWMN_Start+0xaa>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2202      	movs	r2, #2
 8008eca:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	2204      	movs	r2, #4
 8008ed4:	6839      	ldr	r1, [r7, #0]
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	f000 f9ac 	bl	8009234 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008eea:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	4a20      	ldr	r2, [pc, #128]	@ (8008f74 <HAL_TIMEx_PWMN_Start+0x150>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d018      	beq.n	8008f28 <HAL_TIMEx_PWMN_Start+0x104>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008efe:	d013      	beq.n	8008f28 <HAL_TIMEx_PWMN_Start+0x104>
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	4a1c      	ldr	r2, [pc, #112]	@ (8008f78 <HAL_TIMEx_PWMN_Start+0x154>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d00e      	beq.n	8008f28 <HAL_TIMEx_PWMN_Start+0x104>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	4a1b      	ldr	r2, [pc, #108]	@ (8008f7c <HAL_TIMEx_PWMN_Start+0x158>)
 8008f10:	4293      	cmp	r3, r2
 8008f12:	d009      	beq.n	8008f28 <HAL_TIMEx_PWMN_Start+0x104>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4a19      	ldr	r2, [pc, #100]	@ (8008f80 <HAL_TIMEx_PWMN_Start+0x15c>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d004      	beq.n	8008f28 <HAL_TIMEx_PWMN_Start+0x104>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4a18      	ldr	r2, [pc, #96]	@ (8008f84 <HAL_TIMEx_PWMN_Start+0x160>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d115      	bne.n	8008f54 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	689a      	ldr	r2, [r3, #8]
 8008f2e:	4b16      	ldr	r3, [pc, #88]	@ (8008f88 <HAL_TIMEx_PWMN_Start+0x164>)
 8008f30:	4013      	ands	r3, r2
 8008f32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	2b06      	cmp	r3, #6
 8008f38:	d015      	beq.n	8008f66 <HAL_TIMEx_PWMN_Start+0x142>
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f40:	d011      	beq.n	8008f66 <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	681a      	ldr	r2, [r3, #0]
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f042 0201 	orr.w	r2, r2, #1
 8008f50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f52:	e008      	b.n	8008f66 <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	681a      	ldr	r2, [r3, #0]
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f042 0201 	orr.w	r2, r2, #1
 8008f62:	601a      	str	r2, [r3, #0]
 8008f64:	e000      	b.n	8008f68 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f66:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008f68:	2300      	movs	r3, #0
}
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	3710      	adds	r7, #16
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd80      	pop	{r7, pc}
 8008f72:	bf00      	nop
 8008f74:	40012c00 	.word	0x40012c00
 8008f78:	40000400 	.word	0x40000400
 8008f7c:	40000800 	.word	0x40000800
 8008f80:	40013400 	.word	0x40013400
 8008f84:	40014000 	.word	0x40014000
 8008f88:	00010007 	.word	0x00010007

08008f8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b085      	sub	sp, #20
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
 8008f94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	d101      	bne.n	8008fa4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008fa0:	2302      	movs	r3, #2
 8008fa2:	e065      	b.n	8009070 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2201      	movs	r2, #1
 8008fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2202      	movs	r2, #2
 8008fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	685b      	ldr	r3, [r3, #4]
 8008fba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	4a2c      	ldr	r2, [pc, #176]	@ (800907c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d004      	beq.n	8008fd8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	4a2b      	ldr	r2, [pc, #172]	@ (8009080 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d108      	bne.n	8008fea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008fde:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	68fa      	ldr	r2, [r7, #12]
 8008fe6:	4313      	orrs	r3, r2
 8008fe8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008ff0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ff4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	68fa      	ldr	r2, [r7, #12]
 8008ffc:	4313      	orrs	r3, r2
 8008ffe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	68fa      	ldr	r2, [r7, #12]
 8009006:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	4a1b      	ldr	r2, [pc, #108]	@ (800907c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800900e:	4293      	cmp	r3, r2
 8009010:	d018      	beq.n	8009044 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800901a:	d013      	beq.n	8009044 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	4a18      	ldr	r2, [pc, #96]	@ (8009084 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009022:	4293      	cmp	r3, r2
 8009024:	d00e      	beq.n	8009044 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	4a17      	ldr	r2, [pc, #92]	@ (8009088 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800902c:	4293      	cmp	r3, r2
 800902e:	d009      	beq.n	8009044 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	4a12      	ldr	r2, [pc, #72]	@ (8009080 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009036:	4293      	cmp	r3, r2
 8009038:	d004      	beq.n	8009044 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	4a13      	ldr	r2, [pc, #76]	@ (800908c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009040:	4293      	cmp	r3, r2
 8009042:	d10c      	bne.n	800905e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009044:	68bb      	ldr	r3, [r7, #8]
 8009046:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800904a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	689b      	ldr	r3, [r3, #8]
 8009050:	68ba      	ldr	r2, [r7, #8]
 8009052:	4313      	orrs	r3, r2
 8009054:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	68ba      	ldr	r2, [r7, #8]
 800905c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2201      	movs	r2, #1
 8009062:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2200      	movs	r2, #0
 800906a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800906e:	2300      	movs	r3, #0
}
 8009070:	4618      	mov	r0, r3
 8009072:	3714      	adds	r7, #20
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr
 800907c:	40012c00 	.word	0x40012c00
 8009080:	40013400 	.word	0x40013400
 8009084:	40000400 	.word	0x40000400
 8009088:	40000800 	.word	0x40000800
 800908c:	40014000 	.word	0x40014000

08009090 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009090:	b480      	push	{r7}
 8009092:	b085      	sub	sp, #20
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800909a:	2300      	movs	r3, #0
 800909c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80090a4:	2b01      	cmp	r3, #1
 80090a6:	d101      	bne.n	80090ac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80090a8:	2302      	movs	r3, #2
 80090aa:	e073      	b.n	8009194 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2201      	movs	r2, #1
 80090b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	68db      	ldr	r3, [r3, #12]
 80090be:	4313      	orrs	r3, r2
 80090c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	689b      	ldr	r3, [r3, #8]
 80090cc:	4313      	orrs	r3, r2
 80090ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80090d6:	683b      	ldr	r3, [r7, #0]
 80090d8:	685b      	ldr	r3, [r3, #4]
 80090da:	4313      	orrs	r3, r2
 80090dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	4313      	orrs	r3, r2
 80090ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	691b      	ldr	r3, [r3, #16]
 80090f6:	4313      	orrs	r3, r2
 80090f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	695b      	ldr	r3, [r3, #20]
 8009104:	4313      	orrs	r3, r2
 8009106:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800910e:	683b      	ldr	r3, [r7, #0]
 8009110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009112:	4313      	orrs	r3, r2
 8009114:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	699b      	ldr	r3, [r3, #24]
 8009120:	041b      	lsls	r3, r3, #16
 8009122:	4313      	orrs	r3, r2
 8009124:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	69db      	ldr	r3, [r3, #28]
 8009130:	4313      	orrs	r3, r2
 8009132:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	4a19      	ldr	r2, [pc, #100]	@ (80091a0 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800913a:	4293      	cmp	r3, r2
 800913c:	d004      	beq.n	8009148 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	4a18      	ldr	r2, [pc, #96]	@ (80091a4 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d11c      	bne.n	8009182 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009152:	051b      	lsls	r3, r3, #20
 8009154:	4313      	orrs	r3, r2
 8009156:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	6a1b      	ldr	r3, [r3, #32]
 8009162:	4313      	orrs	r3, r2
 8009164:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009170:	4313      	orrs	r3, r2
 8009172:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800917e:	4313      	orrs	r3, r2
 8009180:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	68fa      	ldr	r2, [r7, #12]
 8009188:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2200      	movs	r2, #0
 800918e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009192:	2300      	movs	r3, #0
}
 8009194:	4618      	mov	r0, r3
 8009196:	3714      	adds	r7, #20
 8009198:	46bd      	mov	sp, r7
 800919a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919e:	4770      	bx	lr
 80091a0:	40012c00 	.word	0x40012c00
 80091a4:	40013400 	.word	0x40013400

080091a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80091a8:	b480      	push	{r7}
 80091aa:	b083      	sub	sp, #12
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80091b0:	bf00      	nop
 80091b2:	370c      	adds	r7, #12
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr

080091bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80091bc:	b480      	push	{r7}
 80091be:	b083      	sub	sp, #12
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80091c4:	bf00      	nop
 80091c6:	370c      	adds	r7, #12
 80091c8:	46bd      	mov	sp, r7
 80091ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ce:	4770      	bx	lr

080091d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80091d0:	b480      	push	{r7}
 80091d2:	b083      	sub	sp, #12
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80091d8:	bf00      	nop
 80091da:	370c      	adds	r7, #12
 80091dc:	46bd      	mov	sp, r7
 80091de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e2:	4770      	bx	lr

080091e4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80091e4:	b480      	push	{r7}
 80091e6:	b083      	sub	sp, #12
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80091ec:	bf00      	nop
 80091ee:	370c      	adds	r7, #12
 80091f0:	46bd      	mov	sp, r7
 80091f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f6:	4770      	bx	lr

080091f8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80091f8:	b480      	push	{r7}
 80091fa:	b083      	sub	sp, #12
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009200:	bf00      	nop
 8009202:	370c      	adds	r7, #12
 8009204:	46bd      	mov	sp, r7
 8009206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920a:	4770      	bx	lr

0800920c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800920c:	b480      	push	{r7}
 800920e:	b083      	sub	sp, #12
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8009214:	bf00      	nop
 8009216:	370c      	adds	r7, #12
 8009218:	46bd      	mov	sp, r7
 800921a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921e:	4770      	bx	lr

08009220 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009220:	b480      	push	{r7}
 8009222:	b083      	sub	sp, #12
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009228:	bf00      	nop
 800922a:	370c      	adds	r7, #12
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr

08009234 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8009234:	b480      	push	{r7}
 8009236:	b087      	sub	sp, #28
 8009238:	af00      	add	r7, sp, #0
 800923a:	60f8      	str	r0, [r7, #12]
 800923c:	60b9      	str	r1, [r7, #8]
 800923e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	f003 030f 	and.w	r3, r3, #15
 8009246:	2204      	movs	r2, #4
 8009248:	fa02 f303 	lsl.w	r3, r2, r3
 800924c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	6a1a      	ldr	r2, [r3, #32]
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	43db      	mvns	r3, r3
 8009256:	401a      	ands	r2, r3
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	6a1a      	ldr	r2, [r3, #32]
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	f003 030f 	and.w	r3, r3, #15
 8009266:	6879      	ldr	r1, [r7, #4]
 8009268:	fa01 f303 	lsl.w	r3, r1, r3
 800926c:	431a      	orrs	r2, r3
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	621a      	str	r2, [r3, #32]
}
 8009272:	bf00      	nop
 8009274:	371c      	adds	r7, #28
 8009276:	46bd      	mov	sp, r7
 8009278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927c:	4770      	bx	lr

0800927e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800927e:	b580      	push	{r7, lr}
 8009280:	b082      	sub	sp, #8
 8009282:	af00      	add	r7, sp, #0
 8009284:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d101      	bne.n	8009290 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800928c:	2301      	movs	r3, #1
 800928e:	e042      	b.n	8009316 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009296:	2b00      	cmp	r3, #0
 8009298:	d106      	bne.n	80092a8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2200      	movs	r2, #0
 800929e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	f7f9 ff10 	bl	80030c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2224      	movs	r2, #36	@ 0x24
 80092ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	681a      	ldr	r2, [r3, #0]
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f022 0201 	bic.w	r2, r2, #1
 80092be:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d002      	beq.n	80092ce <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f000 fee5 	bl	800a098 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f000 fc16 	bl	8009b00 <UART_SetConfig>
 80092d4:	4603      	mov	r3, r0
 80092d6:	2b01      	cmp	r3, #1
 80092d8:	d101      	bne.n	80092de <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80092da:	2301      	movs	r3, #1
 80092dc:	e01b      	b.n	8009316 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	685a      	ldr	r2, [r3, #4]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80092ec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	689a      	ldr	r2, [r3, #8]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80092fc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	681a      	ldr	r2, [r3, #0]
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f042 0201 	orr.w	r2, r2, #1
 800930c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f000 ff64 	bl	800a1dc <UART_CheckIdleState>
 8009314:	4603      	mov	r3, r0
}
 8009316:	4618      	mov	r0, r3
 8009318:	3708      	adds	r7, #8
 800931a:	46bd      	mov	sp, r7
 800931c:	bd80      	pop	{r7, pc}

0800931e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800931e:	b580      	push	{r7, lr}
 8009320:	b08a      	sub	sp, #40	@ 0x28
 8009322:	af02      	add	r7, sp, #8
 8009324:	60f8      	str	r0, [r7, #12]
 8009326:	60b9      	str	r1, [r7, #8]
 8009328:	603b      	str	r3, [r7, #0]
 800932a:	4613      	mov	r3, r2
 800932c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009334:	2b20      	cmp	r3, #32
 8009336:	d17b      	bne.n	8009430 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d002      	beq.n	8009344 <HAL_UART_Transmit+0x26>
 800933e:	88fb      	ldrh	r3, [r7, #6]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d101      	bne.n	8009348 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009344:	2301      	movs	r3, #1
 8009346:	e074      	b.n	8009432 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	2200      	movs	r2, #0
 800934c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	2221      	movs	r2, #33	@ 0x21
 8009354:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009358:	f7fa f96a 	bl	8003630 <HAL_GetTick>
 800935c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	88fa      	ldrh	r2, [r7, #6]
 8009362:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	88fa      	ldrh	r2, [r7, #6]
 800936a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	689b      	ldr	r3, [r3, #8]
 8009372:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009376:	d108      	bne.n	800938a <HAL_UART_Transmit+0x6c>
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	691b      	ldr	r3, [r3, #16]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d104      	bne.n	800938a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009380:	2300      	movs	r3, #0
 8009382:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009384:	68bb      	ldr	r3, [r7, #8]
 8009386:	61bb      	str	r3, [r7, #24]
 8009388:	e003      	b.n	8009392 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800938e:	2300      	movs	r3, #0
 8009390:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009392:	e030      	b.n	80093f6 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	9300      	str	r3, [sp, #0]
 8009398:	697b      	ldr	r3, [r7, #20]
 800939a:	2200      	movs	r2, #0
 800939c:	2180      	movs	r1, #128	@ 0x80
 800939e:	68f8      	ldr	r0, [r7, #12]
 80093a0:	f000 ffc6 	bl	800a330 <UART_WaitOnFlagUntilTimeout>
 80093a4:	4603      	mov	r3, r0
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d005      	beq.n	80093b6 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	2220      	movs	r2, #32
 80093ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80093b2:	2303      	movs	r3, #3
 80093b4:	e03d      	b.n	8009432 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80093b6:	69fb      	ldr	r3, [r7, #28]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d10b      	bne.n	80093d4 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80093bc:	69bb      	ldr	r3, [r7, #24]
 80093be:	881b      	ldrh	r3, [r3, #0]
 80093c0:	461a      	mov	r2, r3
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80093ca:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80093cc:	69bb      	ldr	r3, [r7, #24]
 80093ce:	3302      	adds	r3, #2
 80093d0:	61bb      	str	r3, [r7, #24]
 80093d2:	e007      	b.n	80093e4 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80093d4:	69fb      	ldr	r3, [r7, #28]
 80093d6:	781a      	ldrb	r2, [r3, #0]
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80093de:	69fb      	ldr	r3, [r7, #28]
 80093e0:	3301      	adds	r3, #1
 80093e2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80093ea:	b29b      	uxth	r3, r3
 80093ec:	3b01      	subs	r3, #1
 80093ee:	b29a      	uxth	r2, r3
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80093fc:	b29b      	uxth	r3, r3
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d1c8      	bne.n	8009394 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	9300      	str	r3, [sp, #0]
 8009406:	697b      	ldr	r3, [r7, #20]
 8009408:	2200      	movs	r2, #0
 800940a:	2140      	movs	r1, #64	@ 0x40
 800940c:	68f8      	ldr	r0, [r7, #12]
 800940e:	f000 ff8f 	bl	800a330 <UART_WaitOnFlagUntilTimeout>
 8009412:	4603      	mov	r3, r0
 8009414:	2b00      	cmp	r3, #0
 8009416:	d005      	beq.n	8009424 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	2220      	movs	r2, #32
 800941c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009420:	2303      	movs	r3, #3
 8009422:	e006      	b.n	8009432 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	2220      	movs	r2, #32
 8009428:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800942c:	2300      	movs	r3, #0
 800942e:	e000      	b.n	8009432 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009430:	2302      	movs	r3, #2
  }
}
 8009432:	4618      	mov	r0, r3
 8009434:	3720      	adds	r7, #32
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}
	...

0800943c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b0ba      	sub	sp, #232	@ 0xe8
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	69db      	ldr	r3, [r3, #28]
 800944a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	689b      	ldr	r3, [r3, #8]
 800945e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009462:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009466:	f640 030f 	movw	r3, #2063	@ 0x80f
 800946a:	4013      	ands	r3, r2
 800946c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009470:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009474:	2b00      	cmp	r3, #0
 8009476:	d11b      	bne.n	80094b0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009478:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800947c:	f003 0320 	and.w	r3, r3, #32
 8009480:	2b00      	cmp	r3, #0
 8009482:	d015      	beq.n	80094b0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009484:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009488:	f003 0320 	and.w	r3, r3, #32
 800948c:	2b00      	cmp	r3, #0
 800948e:	d105      	bne.n	800949c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009490:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009494:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009498:	2b00      	cmp	r3, #0
 800949a:	d009      	beq.n	80094b0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	f000 8300 	beq.w	8009aa6 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	4798      	blx	r3
      }
      return;
 80094ae:	e2fa      	b.n	8009aa6 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80094b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	f000 8123 	beq.w	8009700 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80094ba:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80094be:	4b8d      	ldr	r3, [pc, #564]	@ (80096f4 <HAL_UART_IRQHandler+0x2b8>)
 80094c0:	4013      	ands	r3, r2
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d106      	bne.n	80094d4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80094c6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80094ca:	4b8b      	ldr	r3, [pc, #556]	@ (80096f8 <HAL_UART_IRQHandler+0x2bc>)
 80094cc:	4013      	ands	r3, r2
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	f000 8116 	beq.w	8009700 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80094d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094d8:	f003 0301 	and.w	r3, r3, #1
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d011      	beq.n	8009504 <HAL_UART_IRQHandler+0xc8>
 80094e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d00b      	beq.n	8009504 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	2201      	movs	r2, #1
 80094f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094fa:	f043 0201 	orr.w	r2, r3, #1
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009504:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009508:	f003 0302 	and.w	r3, r3, #2
 800950c:	2b00      	cmp	r3, #0
 800950e:	d011      	beq.n	8009534 <HAL_UART_IRQHandler+0xf8>
 8009510:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009514:	f003 0301 	and.w	r3, r3, #1
 8009518:	2b00      	cmp	r3, #0
 800951a:	d00b      	beq.n	8009534 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	2202      	movs	r2, #2
 8009522:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800952a:	f043 0204 	orr.w	r2, r3, #4
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009534:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009538:	f003 0304 	and.w	r3, r3, #4
 800953c:	2b00      	cmp	r3, #0
 800953e:	d011      	beq.n	8009564 <HAL_UART_IRQHandler+0x128>
 8009540:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009544:	f003 0301 	and.w	r3, r3, #1
 8009548:	2b00      	cmp	r3, #0
 800954a:	d00b      	beq.n	8009564 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	2204      	movs	r2, #4
 8009552:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800955a:	f043 0202 	orr.w	r2, r3, #2
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009568:	f003 0308 	and.w	r3, r3, #8
 800956c:	2b00      	cmp	r3, #0
 800956e:	d017      	beq.n	80095a0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009570:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009574:	f003 0320 	and.w	r3, r3, #32
 8009578:	2b00      	cmp	r3, #0
 800957a:	d105      	bne.n	8009588 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800957c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009580:	4b5c      	ldr	r3, [pc, #368]	@ (80096f4 <HAL_UART_IRQHandler+0x2b8>)
 8009582:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009584:	2b00      	cmp	r3, #0
 8009586:	d00b      	beq.n	80095a0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	2208      	movs	r2, #8
 800958e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009596:	f043 0208 	orr.w	r2, r3, #8
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80095a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d012      	beq.n	80095d2 <HAL_UART_IRQHandler+0x196>
 80095ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d00c      	beq.n	80095d2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80095c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095c8:	f043 0220 	orr.w	r2, r3, #32
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095d8:	2b00      	cmp	r3, #0
 80095da:	f000 8266 	beq.w	8009aaa <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80095de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095e2:	f003 0320 	and.w	r3, r3, #32
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d013      	beq.n	8009612 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80095ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095ee:	f003 0320 	and.w	r3, r3, #32
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d105      	bne.n	8009602 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80095f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80095fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d007      	beq.n	8009612 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009606:	2b00      	cmp	r3, #0
 8009608:	d003      	beq.n	8009612 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009618:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	689b      	ldr	r3, [r3, #8]
 8009622:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009626:	2b40      	cmp	r3, #64	@ 0x40
 8009628:	d005      	beq.n	8009636 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800962a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800962e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009632:	2b00      	cmp	r3, #0
 8009634:	d054      	beq.n	80096e0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f000 fee7 	bl	800a40a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	689b      	ldr	r3, [r3, #8]
 8009642:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009646:	2b40      	cmp	r3, #64	@ 0x40
 8009648:	d146      	bne.n	80096d8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	3308      	adds	r3, #8
 8009650:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009654:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009658:	e853 3f00 	ldrex	r3, [r3]
 800965c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009660:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009664:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009668:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	3308      	adds	r3, #8
 8009672:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009676:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800967a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800967e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009682:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009686:	e841 2300 	strex	r3, r2, [r1]
 800968a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800968e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009692:	2b00      	cmp	r3, #0
 8009694:	d1d9      	bne.n	800964a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800969c:	2b00      	cmp	r3, #0
 800969e:	d017      	beq.n	80096d0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096a6:	4a15      	ldr	r2, [pc, #84]	@ (80096fc <HAL_UART_IRQHandler+0x2c0>)
 80096a8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096b0:	4618      	mov	r0, r3
 80096b2:	f7fc f917 	bl	80058e4 <HAL_DMA_Abort_IT>
 80096b6:	4603      	mov	r3, r0
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d019      	beq.n	80096f0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096c4:	687a      	ldr	r2, [r7, #4]
 80096c6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80096ca:	4610      	mov	r0, r2
 80096cc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096ce:	e00f      	b.n	80096f0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	f000 f9ff 	bl	8009ad4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096d6:	e00b      	b.n	80096f0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f000 f9fb 	bl	8009ad4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096de:	e007      	b.n	80096f0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f000 f9f7 	bl	8009ad4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2200      	movs	r2, #0
 80096ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80096ee:	e1dc      	b.n	8009aaa <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096f0:	bf00      	nop
    return;
 80096f2:	e1da      	b.n	8009aaa <HAL_UART_IRQHandler+0x66e>
 80096f4:	10000001 	.word	0x10000001
 80096f8:	04000120 	.word	0x04000120
 80096fc:	0800a4d7 	.word	0x0800a4d7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009704:	2b01      	cmp	r3, #1
 8009706:	f040 8170 	bne.w	80099ea <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800970a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800970e:	f003 0310 	and.w	r3, r3, #16
 8009712:	2b00      	cmp	r3, #0
 8009714:	f000 8169 	beq.w	80099ea <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800971c:	f003 0310 	and.w	r3, r3, #16
 8009720:	2b00      	cmp	r3, #0
 8009722:	f000 8162 	beq.w	80099ea <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	2210      	movs	r2, #16
 800972c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	689b      	ldr	r3, [r3, #8]
 8009734:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009738:	2b40      	cmp	r3, #64	@ 0x40
 800973a:	f040 80d8 	bne.w	80098ee <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	685b      	ldr	r3, [r3, #4]
 8009748:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800974c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009750:	2b00      	cmp	r3, #0
 8009752:	f000 80af 	beq.w	80098b4 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800975c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009760:	429a      	cmp	r2, r3
 8009762:	f080 80a7 	bcs.w	80098b4 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800976c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f003 0320 	and.w	r3, r3, #32
 800977e:	2b00      	cmp	r3, #0
 8009780:	f040 8087 	bne.w	8009892 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800978c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009790:	e853 3f00 	ldrex	r3, [r3]
 8009794:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009798:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800979c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80097a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	461a      	mov	r2, r3
 80097aa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80097ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80097b2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097b6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80097ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80097be:	e841 2300 	strex	r3, r2, [r1]
 80097c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80097c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d1da      	bne.n	8009784 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	3308      	adds	r3, #8
 80097d4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80097d8:	e853 3f00 	ldrex	r3, [r3]
 80097dc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80097de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80097e0:	f023 0301 	bic.w	r3, r3, #1
 80097e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	3308      	adds	r3, #8
 80097ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80097f2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80097f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80097fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80097fe:	e841 2300 	strex	r3, r2, [r1]
 8009802:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009804:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009806:	2b00      	cmp	r3, #0
 8009808:	d1e1      	bne.n	80097ce <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	3308      	adds	r3, #8
 8009810:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009812:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009814:	e853 3f00 	ldrex	r3, [r3]
 8009818:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800981a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800981c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009820:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	3308      	adds	r3, #8
 800982a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800982e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009830:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009832:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009834:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009836:	e841 2300 	strex	r3, r2, [r1]
 800983a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800983c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800983e:	2b00      	cmp	r3, #0
 8009840:	d1e3      	bne.n	800980a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2220      	movs	r2, #32
 8009846:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2200      	movs	r2, #0
 800984e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009856:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009858:	e853 3f00 	ldrex	r3, [r3]
 800985c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800985e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009860:	f023 0310 	bic.w	r3, r3, #16
 8009864:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	461a      	mov	r2, r3
 800986e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009872:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009874:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009876:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009878:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800987a:	e841 2300 	strex	r3, r2, [r1]
 800987e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009880:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009882:	2b00      	cmp	r3, #0
 8009884:	d1e4      	bne.n	8009850 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800988c:	4618      	mov	r0, r3
 800988e:	f7fb ffd0 	bl	8005832 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2202      	movs	r2, #2
 8009896:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80098a4:	b29b      	uxth	r3, r3
 80098a6:	1ad3      	subs	r3, r2, r3
 80098a8:	b29b      	uxth	r3, r3
 80098aa:	4619      	mov	r1, r3
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f000 f91b 	bl	8009ae8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80098b2:	e0fc      	b.n	8009aae <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80098ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80098be:	429a      	cmp	r2, r3
 80098c0:	f040 80f5 	bne.w	8009aae <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	f003 0320 	and.w	r3, r3, #32
 80098d2:	2b20      	cmp	r3, #32
 80098d4:	f040 80eb 	bne.w	8009aae <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2202      	movs	r2, #2
 80098dc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80098e4:	4619      	mov	r1, r3
 80098e6:	6878      	ldr	r0, [r7, #4]
 80098e8:	f000 f8fe 	bl	8009ae8 <HAL_UARTEx_RxEventCallback>
      return;
 80098ec:	e0df      	b.n	8009aae <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80098fa:	b29b      	uxth	r3, r3
 80098fc:	1ad3      	subs	r3, r2, r3
 80098fe:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009908:	b29b      	uxth	r3, r3
 800990a:	2b00      	cmp	r3, #0
 800990c:	f000 80d1 	beq.w	8009ab2 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8009910:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009914:	2b00      	cmp	r3, #0
 8009916:	f000 80cc 	beq.w	8009ab2 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009922:	e853 3f00 	ldrex	r3, [r3]
 8009926:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009928:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800992a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800992e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	461a      	mov	r2, r3
 8009938:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800993c:	647b      	str	r3, [r7, #68]	@ 0x44
 800993e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009940:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009942:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009944:	e841 2300 	strex	r3, r2, [r1]
 8009948:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800994a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800994c:	2b00      	cmp	r3, #0
 800994e:	d1e4      	bne.n	800991a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	3308      	adds	r3, #8
 8009956:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800995a:	e853 3f00 	ldrex	r3, [r3]
 800995e:	623b      	str	r3, [r7, #32]
   return(result);
 8009960:	6a3b      	ldr	r3, [r7, #32]
 8009962:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009966:	f023 0301 	bic.w	r3, r3, #1
 800996a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	3308      	adds	r3, #8
 8009974:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009978:	633a      	str	r2, [r7, #48]	@ 0x30
 800997a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800997c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800997e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009980:	e841 2300 	strex	r3, r2, [r1]
 8009984:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009988:	2b00      	cmp	r3, #0
 800998a:	d1e1      	bne.n	8009950 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2220      	movs	r2, #32
 8009990:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2200      	movs	r2, #0
 8009998:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	2200      	movs	r2, #0
 800999e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099a6:	693b      	ldr	r3, [r7, #16]
 80099a8:	e853 3f00 	ldrex	r3, [r3]
 80099ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	f023 0310 	bic.w	r3, r3, #16
 80099b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	461a      	mov	r2, r3
 80099be:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80099c2:	61fb      	str	r3, [r7, #28]
 80099c4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099c6:	69b9      	ldr	r1, [r7, #24]
 80099c8:	69fa      	ldr	r2, [r7, #28]
 80099ca:	e841 2300 	strex	r3, r2, [r1]
 80099ce:	617b      	str	r3, [r7, #20]
   return(result);
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d1e4      	bne.n	80099a0 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2202      	movs	r2, #2
 80099da:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80099dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80099e0:	4619      	mov	r1, r3
 80099e2:	6878      	ldr	r0, [r7, #4]
 80099e4:	f000 f880 	bl	8009ae8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80099e8:	e063      	b.n	8009ab2 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80099ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d00e      	beq.n	8009a14 <HAL_UART_IRQHandler+0x5d8>
 80099f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80099fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d008      	beq.n	8009a14 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009a0a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009a0c:	6878      	ldr	r0, [r7, #4]
 8009a0e:	f000 fd9f 	bl	800a550 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009a12:	e051      	b.n	8009ab8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009a14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d014      	beq.n	8009a4a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009a20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d105      	bne.n	8009a38 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009a2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a30:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d008      	beq.n	8009a4a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d03a      	beq.n	8009ab6 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009a44:	6878      	ldr	r0, [r7, #4]
 8009a46:	4798      	blx	r3
    }
    return;
 8009a48:	e035      	b.n	8009ab6 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009a4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d009      	beq.n	8009a6a <HAL_UART_IRQHandler+0x62e>
 8009a56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d003      	beq.n	8009a6a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f000 fd49 	bl	800a4fa <UART_EndTransmit_IT>
    return;
 8009a68:	e026      	b.n	8009ab8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009a6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d009      	beq.n	8009a8a <HAL_UART_IRQHandler+0x64e>
 8009a76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a7a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d003      	beq.n	8009a8a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009a82:	6878      	ldr	r0, [r7, #4]
 8009a84:	f000 fd78 	bl	800a578 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009a88:	e016      	b.n	8009ab8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009a8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a8e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d010      	beq.n	8009ab8 <HAL_UART_IRQHandler+0x67c>
 8009a96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	da0c      	bge.n	8009ab8 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	f000 fd60 	bl	800a564 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009aa4:	e008      	b.n	8009ab8 <HAL_UART_IRQHandler+0x67c>
      return;
 8009aa6:	bf00      	nop
 8009aa8:	e006      	b.n	8009ab8 <HAL_UART_IRQHandler+0x67c>
    return;
 8009aaa:	bf00      	nop
 8009aac:	e004      	b.n	8009ab8 <HAL_UART_IRQHandler+0x67c>
      return;
 8009aae:	bf00      	nop
 8009ab0:	e002      	b.n	8009ab8 <HAL_UART_IRQHandler+0x67c>
      return;
 8009ab2:	bf00      	nop
 8009ab4:	e000      	b.n	8009ab8 <HAL_UART_IRQHandler+0x67c>
    return;
 8009ab6:	bf00      	nop
  }
}
 8009ab8:	37e8      	adds	r7, #232	@ 0xe8
 8009aba:	46bd      	mov	sp, r7
 8009abc:	bd80      	pop	{r7, pc}
 8009abe:	bf00      	nop

08009ac0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009ac0:	b480      	push	{r7}
 8009ac2:	b083      	sub	sp, #12
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009ac8:	bf00      	nop
 8009aca:	370c      	adds	r7, #12
 8009acc:	46bd      	mov	sp, r7
 8009ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad2:	4770      	bx	lr

08009ad4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009ad4:	b480      	push	{r7}
 8009ad6:	b083      	sub	sp, #12
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009adc:	bf00      	nop
 8009ade:	370c      	adds	r7, #12
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae6:	4770      	bx	lr

08009ae8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009ae8:	b480      	push	{r7}
 8009aea:	b083      	sub	sp, #12
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
 8009af0:	460b      	mov	r3, r1
 8009af2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009af4:	bf00      	nop
 8009af6:	370c      	adds	r7, #12
 8009af8:	46bd      	mov	sp, r7
 8009afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afe:	4770      	bx	lr

08009b00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009b04:	b08c      	sub	sp, #48	@ 0x30
 8009b06:	af00      	add	r7, sp, #0
 8009b08:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	689a      	ldr	r2, [r3, #8]
 8009b14:	697b      	ldr	r3, [r7, #20]
 8009b16:	691b      	ldr	r3, [r3, #16]
 8009b18:	431a      	orrs	r2, r3
 8009b1a:	697b      	ldr	r3, [r7, #20]
 8009b1c:	695b      	ldr	r3, [r3, #20]
 8009b1e:	431a      	orrs	r2, r3
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	69db      	ldr	r3, [r3, #28]
 8009b24:	4313      	orrs	r3, r2
 8009b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009b28:	697b      	ldr	r3, [r7, #20]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	681a      	ldr	r2, [r3, #0]
 8009b2e:	4bab      	ldr	r3, [pc, #684]	@ (8009ddc <UART_SetConfig+0x2dc>)
 8009b30:	4013      	ands	r3, r2
 8009b32:	697a      	ldr	r2, [r7, #20]
 8009b34:	6812      	ldr	r2, [r2, #0]
 8009b36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b38:	430b      	orrs	r3, r1
 8009b3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b3c:	697b      	ldr	r3, [r7, #20]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	685b      	ldr	r3, [r3, #4]
 8009b42:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009b46:	697b      	ldr	r3, [r7, #20]
 8009b48:	68da      	ldr	r2, [r3, #12]
 8009b4a:	697b      	ldr	r3, [r7, #20]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	430a      	orrs	r2, r1
 8009b50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009b52:	697b      	ldr	r3, [r7, #20]
 8009b54:	699b      	ldr	r3, [r3, #24]
 8009b56:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009b58:	697b      	ldr	r3, [r7, #20]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	4aa0      	ldr	r2, [pc, #640]	@ (8009de0 <UART_SetConfig+0x2e0>)
 8009b5e:	4293      	cmp	r3, r2
 8009b60:	d004      	beq.n	8009b6c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	6a1b      	ldr	r3, [r3, #32]
 8009b66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009b6c:	697b      	ldr	r3, [r7, #20]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	689b      	ldr	r3, [r3, #8]
 8009b72:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009b76:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009b7a:	697a      	ldr	r2, [r7, #20]
 8009b7c:	6812      	ldr	r2, [r2, #0]
 8009b7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b80:	430b      	orrs	r3, r1
 8009b82:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009b84:	697b      	ldr	r3, [r7, #20]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b8a:	f023 010f 	bic.w	r1, r3, #15
 8009b8e:	697b      	ldr	r3, [r7, #20]
 8009b90:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009b92:	697b      	ldr	r3, [r7, #20]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	430a      	orrs	r2, r1
 8009b98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009b9a:	697b      	ldr	r3, [r7, #20]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	4a91      	ldr	r2, [pc, #580]	@ (8009de4 <UART_SetConfig+0x2e4>)
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d125      	bne.n	8009bf0 <UART_SetConfig+0xf0>
 8009ba4:	4b90      	ldr	r3, [pc, #576]	@ (8009de8 <UART_SetConfig+0x2e8>)
 8009ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009baa:	f003 0303 	and.w	r3, r3, #3
 8009bae:	2b03      	cmp	r3, #3
 8009bb0:	d81a      	bhi.n	8009be8 <UART_SetConfig+0xe8>
 8009bb2:	a201      	add	r2, pc, #4	@ (adr r2, 8009bb8 <UART_SetConfig+0xb8>)
 8009bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bb8:	08009bc9 	.word	0x08009bc9
 8009bbc:	08009bd9 	.word	0x08009bd9
 8009bc0:	08009bd1 	.word	0x08009bd1
 8009bc4:	08009be1 	.word	0x08009be1
 8009bc8:	2301      	movs	r3, #1
 8009bca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bce:	e0d6      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009bd0:	2302      	movs	r3, #2
 8009bd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bd6:	e0d2      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009bd8:	2304      	movs	r3, #4
 8009bda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bde:	e0ce      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009be0:	2308      	movs	r3, #8
 8009be2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009be6:	e0ca      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009be8:	2310      	movs	r3, #16
 8009bea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bee:	e0c6      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009bf0:	697b      	ldr	r3, [r7, #20]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	4a7d      	ldr	r2, [pc, #500]	@ (8009dec <UART_SetConfig+0x2ec>)
 8009bf6:	4293      	cmp	r3, r2
 8009bf8:	d138      	bne.n	8009c6c <UART_SetConfig+0x16c>
 8009bfa:	4b7b      	ldr	r3, [pc, #492]	@ (8009de8 <UART_SetConfig+0x2e8>)
 8009bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c00:	f003 030c 	and.w	r3, r3, #12
 8009c04:	2b0c      	cmp	r3, #12
 8009c06:	d82d      	bhi.n	8009c64 <UART_SetConfig+0x164>
 8009c08:	a201      	add	r2, pc, #4	@ (adr r2, 8009c10 <UART_SetConfig+0x110>)
 8009c0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c0e:	bf00      	nop
 8009c10:	08009c45 	.word	0x08009c45
 8009c14:	08009c65 	.word	0x08009c65
 8009c18:	08009c65 	.word	0x08009c65
 8009c1c:	08009c65 	.word	0x08009c65
 8009c20:	08009c55 	.word	0x08009c55
 8009c24:	08009c65 	.word	0x08009c65
 8009c28:	08009c65 	.word	0x08009c65
 8009c2c:	08009c65 	.word	0x08009c65
 8009c30:	08009c4d 	.word	0x08009c4d
 8009c34:	08009c65 	.word	0x08009c65
 8009c38:	08009c65 	.word	0x08009c65
 8009c3c:	08009c65 	.word	0x08009c65
 8009c40:	08009c5d 	.word	0x08009c5d
 8009c44:	2300      	movs	r3, #0
 8009c46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c4a:	e098      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009c4c:	2302      	movs	r3, #2
 8009c4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c52:	e094      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009c54:	2304      	movs	r3, #4
 8009c56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c5a:	e090      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009c5c:	2308      	movs	r3, #8
 8009c5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c62:	e08c      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009c64:	2310      	movs	r3, #16
 8009c66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c6a:	e088      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009c6c:	697b      	ldr	r3, [r7, #20]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	4a5f      	ldr	r2, [pc, #380]	@ (8009df0 <UART_SetConfig+0x2f0>)
 8009c72:	4293      	cmp	r3, r2
 8009c74:	d125      	bne.n	8009cc2 <UART_SetConfig+0x1c2>
 8009c76:	4b5c      	ldr	r3, [pc, #368]	@ (8009de8 <UART_SetConfig+0x2e8>)
 8009c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c7c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009c80:	2b30      	cmp	r3, #48	@ 0x30
 8009c82:	d016      	beq.n	8009cb2 <UART_SetConfig+0x1b2>
 8009c84:	2b30      	cmp	r3, #48	@ 0x30
 8009c86:	d818      	bhi.n	8009cba <UART_SetConfig+0x1ba>
 8009c88:	2b20      	cmp	r3, #32
 8009c8a:	d00a      	beq.n	8009ca2 <UART_SetConfig+0x1a2>
 8009c8c:	2b20      	cmp	r3, #32
 8009c8e:	d814      	bhi.n	8009cba <UART_SetConfig+0x1ba>
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d002      	beq.n	8009c9a <UART_SetConfig+0x19a>
 8009c94:	2b10      	cmp	r3, #16
 8009c96:	d008      	beq.n	8009caa <UART_SetConfig+0x1aa>
 8009c98:	e00f      	b.n	8009cba <UART_SetConfig+0x1ba>
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ca0:	e06d      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009ca2:	2302      	movs	r3, #2
 8009ca4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ca8:	e069      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009caa:	2304      	movs	r3, #4
 8009cac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cb0:	e065      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009cb2:	2308      	movs	r3, #8
 8009cb4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cb8:	e061      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009cba:	2310      	movs	r3, #16
 8009cbc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cc0:	e05d      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009cc2:	697b      	ldr	r3, [r7, #20]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	4a4b      	ldr	r2, [pc, #300]	@ (8009df4 <UART_SetConfig+0x2f4>)
 8009cc8:	4293      	cmp	r3, r2
 8009cca:	d125      	bne.n	8009d18 <UART_SetConfig+0x218>
 8009ccc:	4b46      	ldr	r3, [pc, #280]	@ (8009de8 <UART_SetConfig+0x2e8>)
 8009cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cd2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009cd6:	2bc0      	cmp	r3, #192	@ 0xc0
 8009cd8:	d016      	beq.n	8009d08 <UART_SetConfig+0x208>
 8009cda:	2bc0      	cmp	r3, #192	@ 0xc0
 8009cdc:	d818      	bhi.n	8009d10 <UART_SetConfig+0x210>
 8009cde:	2b80      	cmp	r3, #128	@ 0x80
 8009ce0:	d00a      	beq.n	8009cf8 <UART_SetConfig+0x1f8>
 8009ce2:	2b80      	cmp	r3, #128	@ 0x80
 8009ce4:	d814      	bhi.n	8009d10 <UART_SetConfig+0x210>
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d002      	beq.n	8009cf0 <UART_SetConfig+0x1f0>
 8009cea:	2b40      	cmp	r3, #64	@ 0x40
 8009cec:	d008      	beq.n	8009d00 <UART_SetConfig+0x200>
 8009cee:	e00f      	b.n	8009d10 <UART_SetConfig+0x210>
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cf6:	e042      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009cf8:	2302      	movs	r3, #2
 8009cfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cfe:	e03e      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009d00:	2304      	movs	r3, #4
 8009d02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d06:	e03a      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009d08:	2308      	movs	r3, #8
 8009d0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d0e:	e036      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009d10:	2310      	movs	r3, #16
 8009d12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d16:	e032      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009d18:	697b      	ldr	r3, [r7, #20]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	4a30      	ldr	r2, [pc, #192]	@ (8009de0 <UART_SetConfig+0x2e0>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d12a      	bne.n	8009d78 <UART_SetConfig+0x278>
 8009d22:	4b31      	ldr	r3, [pc, #196]	@ (8009de8 <UART_SetConfig+0x2e8>)
 8009d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d28:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009d2c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009d30:	d01a      	beq.n	8009d68 <UART_SetConfig+0x268>
 8009d32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009d36:	d81b      	bhi.n	8009d70 <UART_SetConfig+0x270>
 8009d38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009d3c:	d00c      	beq.n	8009d58 <UART_SetConfig+0x258>
 8009d3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009d42:	d815      	bhi.n	8009d70 <UART_SetConfig+0x270>
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d003      	beq.n	8009d50 <UART_SetConfig+0x250>
 8009d48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d4c:	d008      	beq.n	8009d60 <UART_SetConfig+0x260>
 8009d4e:	e00f      	b.n	8009d70 <UART_SetConfig+0x270>
 8009d50:	2300      	movs	r3, #0
 8009d52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d56:	e012      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009d58:	2302      	movs	r3, #2
 8009d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d5e:	e00e      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009d60:	2304      	movs	r3, #4
 8009d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d66:	e00a      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009d68:	2308      	movs	r3, #8
 8009d6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d6e:	e006      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009d70:	2310      	movs	r3, #16
 8009d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d76:	e002      	b.n	8009d7e <UART_SetConfig+0x27e>
 8009d78:	2310      	movs	r3, #16
 8009d7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009d7e:	697b      	ldr	r3, [r7, #20]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	4a17      	ldr	r2, [pc, #92]	@ (8009de0 <UART_SetConfig+0x2e0>)
 8009d84:	4293      	cmp	r3, r2
 8009d86:	f040 80a8 	bne.w	8009eda <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009d8a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009d8e:	2b08      	cmp	r3, #8
 8009d90:	d834      	bhi.n	8009dfc <UART_SetConfig+0x2fc>
 8009d92:	a201      	add	r2, pc, #4	@ (adr r2, 8009d98 <UART_SetConfig+0x298>)
 8009d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d98:	08009dbd 	.word	0x08009dbd
 8009d9c:	08009dfd 	.word	0x08009dfd
 8009da0:	08009dc5 	.word	0x08009dc5
 8009da4:	08009dfd 	.word	0x08009dfd
 8009da8:	08009dcb 	.word	0x08009dcb
 8009dac:	08009dfd 	.word	0x08009dfd
 8009db0:	08009dfd 	.word	0x08009dfd
 8009db4:	08009dfd 	.word	0x08009dfd
 8009db8:	08009dd3 	.word	0x08009dd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009dbc:	f7fd fbd0 	bl	8007560 <HAL_RCC_GetPCLK1Freq>
 8009dc0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009dc2:	e021      	b.n	8009e08 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009dc4:	4b0c      	ldr	r3, [pc, #48]	@ (8009df8 <UART_SetConfig+0x2f8>)
 8009dc6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009dc8:	e01e      	b.n	8009e08 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009dca:	f7fd fb5b 	bl	8007484 <HAL_RCC_GetSysClockFreq>
 8009dce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009dd0:	e01a      	b.n	8009e08 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009dd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009dd6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009dd8:	e016      	b.n	8009e08 <UART_SetConfig+0x308>
 8009dda:	bf00      	nop
 8009ddc:	cfff69f3 	.word	0xcfff69f3
 8009de0:	40008000 	.word	0x40008000
 8009de4:	40013800 	.word	0x40013800
 8009de8:	40021000 	.word	0x40021000
 8009dec:	40004400 	.word	0x40004400
 8009df0:	40004800 	.word	0x40004800
 8009df4:	40004c00 	.word	0x40004c00
 8009df8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009e00:	2301      	movs	r3, #1
 8009e02:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009e06:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	f000 812a 	beq.w	800a064 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009e10:	697b      	ldr	r3, [r7, #20]
 8009e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e14:	4a9e      	ldr	r2, [pc, #632]	@ (800a090 <UART_SetConfig+0x590>)
 8009e16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009e1a:	461a      	mov	r2, r3
 8009e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009e22:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009e24:	697b      	ldr	r3, [r7, #20]
 8009e26:	685a      	ldr	r2, [r3, #4]
 8009e28:	4613      	mov	r3, r2
 8009e2a:	005b      	lsls	r3, r3, #1
 8009e2c:	4413      	add	r3, r2
 8009e2e:	69ba      	ldr	r2, [r7, #24]
 8009e30:	429a      	cmp	r2, r3
 8009e32:	d305      	bcc.n	8009e40 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009e34:	697b      	ldr	r3, [r7, #20]
 8009e36:	685b      	ldr	r3, [r3, #4]
 8009e38:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009e3a:	69ba      	ldr	r2, [r7, #24]
 8009e3c:	429a      	cmp	r2, r3
 8009e3e:	d903      	bls.n	8009e48 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8009e40:	2301      	movs	r3, #1
 8009e42:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009e46:	e10d      	b.n	800a064 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	60bb      	str	r3, [r7, #8]
 8009e4e:	60fa      	str	r2, [r7, #12]
 8009e50:	697b      	ldr	r3, [r7, #20]
 8009e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e54:	4a8e      	ldr	r2, [pc, #568]	@ (800a090 <UART_SetConfig+0x590>)
 8009e56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009e5a:	b29b      	uxth	r3, r3
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	603b      	str	r3, [r7, #0]
 8009e60:	607a      	str	r2, [r7, #4]
 8009e62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e66:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009e6a:	f7f6 fec5 	bl	8000bf8 <__aeabi_uldivmod>
 8009e6e:	4602      	mov	r2, r0
 8009e70:	460b      	mov	r3, r1
 8009e72:	4610      	mov	r0, r2
 8009e74:	4619      	mov	r1, r3
 8009e76:	f04f 0200 	mov.w	r2, #0
 8009e7a:	f04f 0300 	mov.w	r3, #0
 8009e7e:	020b      	lsls	r3, r1, #8
 8009e80:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009e84:	0202      	lsls	r2, r0, #8
 8009e86:	6979      	ldr	r1, [r7, #20]
 8009e88:	6849      	ldr	r1, [r1, #4]
 8009e8a:	0849      	lsrs	r1, r1, #1
 8009e8c:	2000      	movs	r0, #0
 8009e8e:	460c      	mov	r4, r1
 8009e90:	4605      	mov	r5, r0
 8009e92:	eb12 0804 	adds.w	r8, r2, r4
 8009e96:	eb43 0905 	adc.w	r9, r3, r5
 8009e9a:	697b      	ldr	r3, [r7, #20]
 8009e9c:	685b      	ldr	r3, [r3, #4]
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	469a      	mov	sl, r3
 8009ea2:	4693      	mov	fp, r2
 8009ea4:	4652      	mov	r2, sl
 8009ea6:	465b      	mov	r3, fp
 8009ea8:	4640      	mov	r0, r8
 8009eaa:	4649      	mov	r1, r9
 8009eac:	f7f6 fea4 	bl	8000bf8 <__aeabi_uldivmod>
 8009eb0:	4602      	mov	r2, r0
 8009eb2:	460b      	mov	r3, r1
 8009eb4:	4613      	mov	r3, r2
 8009eb6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009eb8:	6a3b      	ldr	r3, [r7, #32]
 8009eba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009ebe:	d308      	bcc.n	8009ed2 <UART_SetConfig+0x3d2>
 8009ec0:	6a3b      	ldr	r3, [r7, #32]
 8009ec2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009ec6:	d204      	bcs.n	8009ed2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8009ec8:	697b      	ldr	r3, [r7, #20]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	6a3a      	ldr	r2, [r7, #32]
 8009ece:	60da      	str	r2, [r3, #12]
 8009ed0:	e0c8      	b.n	800a064 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8009ed2:	2301      	movs	r3, #1
 8009ed4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009ed8:	e0c4      	b.n	800a064 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009eda:	697b      	ldr	r3, [r7, #20]
 8009edc:	69db      	ldr	r3, [r3, #28]
 8009ede:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009ee2:	d167      	bne.n	8009fb4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8009ee4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009ee8:	2b08      	cmp	r3, #8
 8009eea:	d828      	bhi.n	8009f3e <UART_SetConfig+0x43e>
 8009eec:	a201      	add	r2, pc, #4	@ (adr r2, 8009ef4 <UART_SetConfig+0x3f4>)
 8009eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ef2:	bf00      	nop
 8009ef4:	08009f19 	.word	0x08009f19
 8009ef8:	08009f21 	.word	0x08009f21
 8009efc:	08009f29 	.word	0x08009f29
 8009f00:	08009f3f 	.word	0x08009f3f
 8009f04:	08009f2f 	.word	0x08009f2f
 8009f08:	08009f3f 	.word	0x08009f3f
 8009f0c:	08009f3f 	.word	0x08009f3f
 8009f10:	08009f3f 	.word	0x08009f3f
 8009f14:	08009f37 	.word	0x08009f37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009f18:	f7fd fb22 	bl	8007560 <HAL_RCC_GetPCLK1Freq>
 8009f1c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f1e:	e014      	b.n	8009f4a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009f20:	f7fd fb34 	bl	800758c <HAL_RCC_GetPCLK2Freq>
 8009f24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f26:	e010      	b.n	8009f4a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009f28:	4b5a      	ldr	r3, [pc, #360]	@ (800a094 <UART_SetConfig+0x594>)
 8009f2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009f2c:	e00d      	b.n	8009f4a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009f2e:	f7fd faa9 	bl	8007484 <HAL_RCC_GetSysClockFreq>
 8009f32:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f34:	e009      	b.n	8009f4a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009f36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009f3c:	e005      	b.n	8009f4a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8009f3e:	2300      	movs	r3, #0
 8009f40:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009f42:	2301      	movs	r3, #1
 8009f44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009f48:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	f000 8089 	beq.w	800a064 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f52:	697b      	ldr	r3, [r7, #20]
 8009f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f56:	4a4e      	ldr	r2, [pc, #312]	@ (800a090 <UART_SetConfig+0x590>)
 8009f58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009f5c:	461a      	mov	r2, r3
 8009f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f60:	fbb3 f3f2 	udiv	r3, r3, r2
 8009f64:	005a      	lsls	r2, r3, #1
 8009f66:	697b      	ldr	r3, [r7, #20]
 8009f68:	685b      	ldr	r3, [r3, #4]
 8009f6a:	085b      	lsrs	r3, r3, #1
 8009f6c:	441a      	add	r2, r3
 8009f6e:	697b      	ldr	r3, [r7, #20]
 8009f70:	685b      	ldr	r3, [r3, #4]
 8009f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f76:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009f78:	6a3b      	ldr	r3, [r7, #32]
 8009f7a:	2b0f      	cmp	r3, #15
 8009f7c:	d916      	bls.n	8009fac <UART_SetConfig+0x4ac>
 8009f7e:	6a3b      	ldr	r3, [r7, #32]
 8009f80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f84:	d212      	bcs.n	8009fac <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009f86:	6a3b      	ldr	r3, [r7, #32]
 8009f88:	b29b      	uxth	r3, r3
 8009f8a:	f023 030f 	bic.w	r3, r3, #15
 8009f8e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009f90:	6a3b      	ldr	r3, [r7, #32]
 8009f92:	085b      	lsrs	r3, r3, #1
 8009f94:	b29b      	uxth	r3, r3
 8009f96:	f003 0307 	and.w	r3, r3, #7
 8009f9a:	b29a      	uxth	r2, r3
 8009f9c:	8bfb      	ldrh	r3, [r7, #30]
 8009f9e:	4313      	orrs	r3, r2
 8009fa0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	8bfa      	ldrh	r2, [r7, #30]
 8009fa8:	60da      	str	r2, [r3, #12]
 8009faa:	e05b      	b.n	800a064 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009fac:	2301      	movs	r3, #1
 8009fae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009fb2:	e057      	b.n	800a064 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009fb4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009fb8:	2b08      	cmp	r3, #8
 8009fba:	d828      	bhi.n	800a00e <UART_SetConfig+0x50e>
 8009fbc:	a201      	add	r2, pc, #4	@ (adr r2, 8009fc4 <UART_SetConfig+0x4c4>)
 8009fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fc2:	bf00      	nop
 8009fc4:	08009fe9 	.word	0x08009fe9
 8009fc8:	08009ff1 	.word	0x08009ff1
 8009fcc:	08009ff9 	.word	0x08009ff9
 8009fd0:	0800a00f 	.word	0x0800a00f
 8009fd4:	08009fff 	.word	0x08009fff
 8009fd8:	0800a00f 	.word	0x0800a00f
 8009fdc:	0800a00f 	.word	0x0800a00f
 8009fe0:	0800a00f 	.word	0x0800a00f
 8009fe4:	0800a007 	.word	0x0800a007
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009fe8:	f7fd faba 	bl	8007560 <HAL_RCC_GetPCLK1Freq>
 8009fec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009fee:	e014      	b.n	800a01a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ff0:	f7fd facc 	bl	800758c <HAL_RCC_GetPCLK2Freq>
 8009ff4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009ff6:	e010      	b.n	800a01a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ff8:	4b26      	ldr	r3, [pc, #152]	@ (800a094 <UART_SetConfig+0x594>)
 8009ffa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009ffc:	e00d      	b.n	800a01a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009ffe:	f7fd fa41 	bl	8007484 <HAL_RCC_GetSysClockFreq>
 800a002:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a004:	e009      	b.n	800a01a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a006:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a00a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a00c:	e005      	b.n	800a01a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800a00e:	2300      	movs	r3, #0
 800a010:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a012:	2301      	movs	r3, #1
 800a014:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a018:	bf00      	nop
    }

    if (pclk != 0U)
 800a01a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d021      	beq.n	800a064 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a020:	697b      	ldr	r3, [r7, #20]
 800a022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a024:	4a1a      	ldr	r2, [pc, #104]	@ (800a090 <UART_SetConfig+0x590>)
 800a026:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a02a:	461a      	mov	r2, r3
 800a02c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a02e:	fbb3 f2f2 	udiv	r2, r3, r2
 800a032:	697b      	ldr	r3, [r7, #20]
 800a034:	685b      	ldr	r3, [r3, #4]
 800a036:	085b      	lsrs	r3, r3, #1
 800a038:	441a      	add	r2, r3
 800a03a:	697b      	ldr	r3, [r7, #20]
 800a03c:	685b      	ldr	r3, [r3, #4]
 800a03e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a042:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a044:	6a3b      	ldr	r3, [r7, #32]
 800a046:	2b0f      	cmp	r3, #15
 800a048:	d909      	bls.n	800a05e <UART_SetConfig+0x55e>
 800a04a:	6a3b      	ldr	r3, [r7, #32]
 800a04c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a050:	d205      	bcs.n	800a05e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a052:	6a3b      	ldr	r3, [r7, #32]
 800a054:	b29a      	uxth	r2, r3
 800a056:	697b      	ldr	r3, [r7, #20]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	60da      	str	r2, [r3, #12]
 800a05c:	e002      	b.n	800a064 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800a05e:	2301      	movs	r3, #1
 800a060:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a064:	697b      	ldr	r3, [r7, #20]
 800a066:	2201      	movs	r2, #1
 800a068:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a06c:	697b      	ldr	r3, [r7, #20]
 800a06e:	2201      	movs	r2, #1
 800a070:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a074:	697b      	ldr	r3, [r7, #20]
 800a076:	2200      	movs	r2, #0
 800a078:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a07a:	697b      	ldr	r3, [r7, #20]
 800a07c:	2200      	movs	r2, #0
 800a07e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a080:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a084:	4618      	mov	r0, r3
 800a086:	3730      	adds	r7, #48	@ 0x30
 800a088:	46bd      	mov	sp, r7
 800a08a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a08e:	bf00      	nop
 800a090:	0800e3d0 	.word	0x0800e3d0
 800a094:	00f42400 	.word	0x00f42400

0800a098 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a098:	b480      	push	{r7}
 800a09a:	b083      	sub	sp, #12
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0a4:	f003 0308 	and.w	r3, r3, #8
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d00a      	beq.n	800a0c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	685b      	ldr	r3, [r3, #4]
 800a0b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	430a      	orrs	r2, r1
 800a0c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0c6:	f003 0301 	and.w	r3, r3, #1
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d00a      	beq.n	800a0e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	685b      	ldr	r3, [r3, #4]
 800a0d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	430a      	orrs	r2, r1
 800a0e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0e8:	f003 0302 	and.w	r3, r3, #2
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d00a      	beq.n	800a106 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	685b      	ldr	r3, [r3, #4]
 800a0f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	430a      	orrs	r2, r1
 800a104:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a10a:	f003 0304 	and.w	r3, r3, #4
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d00a      	beq.n	800a128 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	685b      	ldr	r3, [r3, #4]
 800a118:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	430a      	orrs	r2, r1
 800a126:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a12c:	f003 0310 	and.w	r3, r3, #16
 800a130:	2b00      	cmp	r3, #0
 800a132:	d00a      	beq.n	800a14a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	689b      	ldr	r3, [r3, #8]
 800a13a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	430a      	orrs	r2, r1
 800a148:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a14e:	f003 0320 	and.w	r3, r3, #32
 800a152:	2b00      	cmp	r3, #0
 800a154:	d00a      	beq.n	800a16c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	689b      	ldr	r3, [r3, #8]
 800a15c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	430a      	orrs	r2, r1
 800a16a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a174:	2b00      	cmp	r3, #0
 800a176:	d01a      	beq.n	800a1ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	685b      	ldr	r3, [r3, #4]
 800a17e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	430a      	orrs	r2, r1
 800a18c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a192:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a196:	d10a      	bne.n	800a1ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	685b      	ldr	r3, [r3, #4]
 800a19e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	430a      	orrs	r2, r1
 800a1ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d00a      	beq.n	800a1d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	685b      	ldr	r3, [r3, #4]
 800a1c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	430a      	orrs	r2, r1
 800a1ce:	605a      	str	r2, [r3, #4]
  }
}
 800a1d0:	bf00      	nop
 800a1d2:	370c      	adds	r7, #12
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1da:	4770      	bx	lr

0800a1dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b098      	sub	sp, #96	@ 0x60
 800a1e0:	af02      	add	r7, sp, #8
 800a1e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a1ec:	f7f9 fa20 	bl	8003630 <HAL_GetTick>
 800a1f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f003 0308 	and.w	r3, r3, #8
 800a1fc:	2b08      	cmp	r3, #8
 800a1fe:	d12f      	bne.n	800a260 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a200:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a204:	9300      	str	r3, [sp, #0]
 800a206:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a208:	2200      	movs	r2, #0
 800a20a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a20e:	6878      	ldr	r0, [r7, #4]
 800a210:	f000 f88e 	bl	800a330 <UART_WaitOnFlagUntilTimeout>
 800a214:	4603      	mov	r3, r0
 800a216:	2b00      	cmp	r3, #0
 800a218:	d022      	beq.n	800a260 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a222:	e853 3f00 	ldrex	r3, [r3]
 800a226:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a22a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a22e:	653b      	str	r3, [r7, #80]	@ 0x50
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	461a      	mov	r2, r3
 800a236:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a238:	647b      	str	r3, [r7, #68]	@ 0x44
 800a23a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a23c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a23e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a240:	e841 2300 	strex	r3, r2, [r1]
 800a244:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a246:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d1e6      	bne.n	800a21a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2220      	movs	r2, #32
 800a250:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2200      	movs	r2, #0
 800a258:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a25c:	2303      	movs	r3, #3
 800a25e:	e063      	b.n	800a328 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	f003 0304 	and.w	r3, r3, #4
 800a26a:	2b04      	cmp	r3, #4
 800a26c:	d149      	bne.n	800a302 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a26e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a272:	9300      	str	r3, [sp, #0]
 800a274:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a276:	2200      	movs	r2, #0
 800a278:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f000 f857 	bl	800a330 <UART_WaitOnFlagUntilTimeout>
 800a282:	4603      	mov	r3, r0
 800a284:	2b00      	cmp	r3, #0
 800a286:	d03c      	beq.n	800a302 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a28e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a290:	e853 3f00 	ldrex	r3, [r3]
 800a294:	623b      	str	r3, [r7, #32]
   return(result);
 800a296:	6a3b      	ldr	r3, [r7, #32]
 800a298:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a29c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	461a      	mov	r2, r3
 800a2a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2a6:	633b      	str	r3, [r7, #48]	@ 0x30
 800a2a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a2ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a2ae:	e841 2300 	strex	r3, r2, [r1]
 800a2b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a2b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d1e6      	bne.n	800a288 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	3308      	adds	r3, #8
 800a2c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2c2:	693b      	ldr	r3, [r7, #16]
 800a2c4:	e853 3f00 	ldrex	r3, [r3]
 800a2c8:	60fb      	str	r3, [r7, #12]
   return(result);
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	f023 0301 	bic.w	r3, r3, #1
 800a2d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	3308      	adds	r3, #8
 800a2d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a2da:	61fa      	str	r2, [r7, #28]
 800a2dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2de:	69b9      	ldr	r1, [r7, #24]
 800a2e0:	69fa      	ldr	r2, [r7, #28]
 800a2e2:	e841 2300 	strex	r3, r2, [r1]
 800a2e6:	617b      	str	r3, [r7, #20]
   return(result);
 800a2e8:	697b      	ldr	r3, [r7, #20]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d1e5      	bne.n	800a2ba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2220      	movs	r2, #32
 800a2f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a2fe:	2303      	movs	r3, #3
 800a300:	e012      	b.n	800a328 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	2220      	movs	r2, #32
 800a306:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2220      	movs	r2, #32
 800a30e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	2200      	movs	r2, #0
 800a316:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2200      	movs	r2, #0
 800a31c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2200      	movs	r2, #0
 800a322:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a326:	2300      	movs	r3, #0
}
 800a328:	4618      	mov	r0, r3
 800a32a:	3758      	adds	r7, #88	@ 0x58
 800a32c:	46bd      	mov	sp, r7
 800a32e:	bd80      	pop	{r7, pc}

0800a330 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b084      	sub	sp, #16
 800a334:	af00      	add	r7, sp, #0
 800a336:	60f8      	str	r0, [r7, #12]
 800a338:	60b9      	str	r1, [r7, #8]
 800a33a:	603b      	str	r3, [r7, #0]
 800a33c:	4613      	mov	r3, r2
 800a33e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a340:	e04f      	b.n	800a3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a342:	69bb      	ldr	r3, [r7, #24]
 800a344:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a348:	d04b      	beq.n	800a3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a34a:	f7f9 f971 	bl	8003630 <HAL_GetTick>
 800a34e:	4602      	mov	r2, r0
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	1ad3      	subs	r3, r2, r3
 800a354:	69ba      	ldr	r2, [r7, #24]
 800a356:	429a      	cmp	r2, r3
 800a358:	d302      	bcc.n	800a360 <UART_WaitOnFlagUntilTimeout+0x30>
 800a35a:	69bb      	ldr	r3, [r7, #24]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d101      	bne.n	800a364 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a360:	2303      	movs	r3, #3
 800a362:	e04e      	b.n	800a402 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	f003 0304 	and.w	r3, r3, #4
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d037      	beq.n	800a3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a372:	68bb      	ldr	r3, [r7, #8]
 800a374:	2b80      	cmp	r3, #128	@ 0x80
 800a376:	d034      	beq.n	800a3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a378:	68bb      	ldr	r3, [r7, #8]
 800a37a:	2b40      	cmp	r3, #64	@ 0x40
 800a37c:	d031      	beq.n	800a3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	69db      	ldr	r3, [r3, #28]
 800a384:	f003 0308 	and.w	r3, r3, #8
 800a388:	2b08      	cmp	r3, #8
 800a38a:	d110      	bne.n	800a3ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	2208      	movs	r2, #8
 800a392:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a394:	68f8      	ldr	r0, [r7, #12]
 800a396:	f000 f838 	bl	800a40a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	2208      	movs	r2, #8
 800a39e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	e029      	b.n	800a402 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	69db      	ldr	r3, [r3, #28]
 800a3b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a3b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a3bc:	d111      	bne.n	800a3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a3c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a3c8:	68f8      	ldr	r0, [r7, #12]
 800a3ca:	f000 f81e 	bl	800a40a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	2220      	movs	r2, #32
 800a3d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	2200      	movs	r2, #0
 800a3da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a3de:	2303      	movs	r3, #3
 800a3e0:	e00f      	b.n	800a402 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	69da      	ldr	r2, [r3, #28]
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	4013      	ands	r3, r2
 800a3ec:	68ba      	ldr	r2, [r7, #8]
 800a3ee:	429a      	cmp	r2, r3
 800a3f0:	bf0c      	ite	eq
 800a3f2:	2301      	moveq	r3, #1
 800a3f4:	2300      	movne	r3, #0
 800a3f6:	b2db      	uxtb	r3, r3
 800a3f8:	461a      	mov	r2, r3
 800a3fa:	79fb      	ldrb	r3, [r7, #7]
 800a3fc:	429a      	cmp	r2, r3
 800a3fe:	d0a0      	beq.n	800a342 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a400:	2300      	movs	r3, #0
}
 800a402:	4618      	mov	r0, r3
 800a404:	3710      	adds	r7, #16
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}

0800a40a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a40a:	b480      	push	{r7}
 800a40c:	b095      	sub	sp, #84	@ 0x54
 800a40e:	af00      	add	r7, sp, #0
 800a410:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a418:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a41a:	e853 3f00 	ldrex	r3, [r3]
 800a41e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a422:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a426:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	461a      	mov	r2, r3
 800a42e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a430:	643b      	str	r3, [r7, #64]	@ 0x40
 800a432:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a434:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a436:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a438:	e841 2300 	strex	r3, r2, [r1]
 800a43c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a43e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a440:	2b00      	cmp	r3, #0
 800a442:	d1e6      	bne.n	800a412 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	3308      	adds	r3, #8
 800a44a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a44c:	6a3b      	ldr	r3, [r7, #32]
 800a44e:	e853 3f00 	ldrex	r3, [r3]
 800a452:	61fb      	str	r3, [r7, #28]
   return(result);
 800a454:	69fb      	ldr	r3, [r7, #28]
 800a456:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a45a:	f023 0301 	bic.w	r3, r3, #1
 800a45e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	3308      	adds	r3, #8
 800a466:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a468:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a46a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a46c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a46e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a470:	e841 2300 	strex	r3, r2, [r1]
 800a474:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d1e3      	bne.n	800a444 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a480:	2b01      	cmp	r3, #1
 800a482:	d118      	bne.n	800a4b6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	e853 3f00 	ldrex	r3, [r3]
 800a490:	60bb      	str	r3, [r7, #8]
   return(result);
 800a492:	68bb      	ldr	r3, [r7, #8]
 800a494:	f023 0310 	bic.w	r3, r3, #16
 800a498:	647b      	str	r3, [r7, #68]	@ 0x44
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	461a      	mov	r2, r3
 800a4a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a4a2:	61bb      	str	r3, [r7, #24]
 800a4a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4a6:	6979      	ldr	r1, [r7, #20]
 800a4a8:	69ba      	ldr	r2, [r7, #24]
 800a4aa:	e841 2300 	strex	r3, r2, [r1]
 800a4ae:	613b      	str	r3, [r7, #16]
   return(result);
 800a4b0:	693b      	ldr	r3, [r7, #16]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d1e6      	bne.n	800a484 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2220      	movs	r2, #32
 800a4ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a4ca:	bf00      	nop
 800a4cc:	3754      	adds	r7, #84	@ 0x54
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d4:	4770      	bx	lr

0800a4d6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a4d6:	b580      	push	{r7, lr}
 800a4d8:	b084      	sub	sp, #16
 800a4da:	af00      	add	r7, sp, #0
 800a4dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4e2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a4ec:	68f8      	ldr	r0, [r7, #12]
 800a4ee:	f7ff faf1 	bl	8009ad4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a4f2:	bf00      	nop
 800a4f4:	3710      	adds	r7, #16
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	bd80      	pop	{r7, pc}

0800a4fa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a4fa:	b580      	push	{r7, lr}
 800a4fc:	b088      	sub	sp, #32
 800a4fe:	af00      	add	r7, sp, #0
 800a500:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	e853 3f00 	ldrex	r3, [r3]
 800a50e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a510:	68bb      	ldr	r3, [r7, #8]
 800a512:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a516:	61fb      	str	r3, [r7, #28]
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	461a      	mov	r2, r3
 800a51e:	69fb      	ldr	r3, [r7, #28]
 800a520:	61bb      	str	r3, [r7, #24]
 800a522:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a524:	6979      	ldr	r1, [r7, #20]
 800a526:	69ba      	ldr	r2, [r7, #24]
 800a528:	e841 2300 	strex	r3, r2, [r1]
 800a52c:	613b      	str	r3, [r7, #16]
   return(result);
 800a52e:	693b      	ldr	r3, [r7, #16]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d1e6      	bne.n	800a502 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2220      	movs	r2, #32
 800a538:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2200      	movs	r2, #0
 800a540:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a542:	6878      	ldr	r0, [r7, #4]
 800a544:	f7ff fabc 	bl	8009ac0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a548:	bf00      	nop
 800a54a:	3720      	adds	r7, #32
 800a54c:	46bd      	mov	sp, r7
 800a54e:	bd80      	pop	{r7, pc}

0800a550 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a550:	b480      	push	{r7}
 800a552:	b083      	sub	sp, #12
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a558:	bf00      	nop
 800a55a:	370c      	adds	r7, #12
 800a55c:	46bd      	mov	sp, r7
 800a55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a562:	4770      	bx	lr

0800a564 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a564:	b480      	push	{r7}
 800a566:	b083      	sub	sp, #12
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a56c:	bf00      	nop
 800a56e:	370c      	adds	r7, #12
 800a570:	46bd      	mov	sp, r7
 800a572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a576:	4770      	bx	lr

0800a578 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a578:	b480      	push	{r7}
 800a57a:	b083      	sub	sp, #12
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a580:	bf00      	nop
 800a582:	370c      	adds	r7, #12
 800a584:	46bd      	mov	sp, r7
 800a586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58a:	4770      	bx	lr

0800a58c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a58c:	b480      	push	{r7}
 800a58e:	b085      	sub	sp, #20
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a59a:	2b01      	cmp	r3, #1
 800a59c:	d101      	bne.n	800a5a2 <HAL_UARTEx_DisableFifoMode+0x16>
 800a59e:	2302      	movs	r3, #2
 800a5a0:	e027      	b.n	800a5f2 <HAL_UARTEx_DisableFifoMode+0x66>
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2201      	movs	r2, #1
 800a5a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2224      	movs	r2, #36	@ 0x24
 800a5ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	681a      	ldr	r2, [r3, #0]
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f022 0201 	bic.w	r2, r2, #1
 800a5c8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a5d0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	68fa      	ldr	r2, [r7, #12]
 800a5de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2220      	movs	r2, #32
 800a5e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a5f0:	2300      	movs	r3, #0
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3714      	adds	r7, #20
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fc:	4770      	bx	lr

0800a5fe <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a5fe:	b580      	push	{r7, lr}
 800a600:	b084      	sub	sp, #16
 800a602:	af00      	add	r7, sp, #0
 800a604:	6078      	str	r0, [r7, #4]
 800a606:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a60e:	2b01      	cmp	r3, #1
 800a610:	d101      	bne.n	800a616 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a612:	2302      	movs	r3, #2
 800a614:	e02d      	b.n	800a672 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	2201      	movs	r2, #1
 800a61a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	2224      	movs	r2, #36	@ 0x24
 800a622:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	681a      	ldr	r2, [r3, #0]
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	f022 0201 	bic.w	r2, r2, #1
 800a63c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	689b      	ldr	r3, [r3, #8]
 800a644:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	683a      	ldr	r2, [r7, #0]
 800a64e:	430a      	orrs	r2, r1
 800a650:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a652:	6878      	ldr	r0, [r7, #4]
 800a654:	f000 f850 	bl	800a6f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	68fa      	ldr	r2, [r7, #12]
 800a65e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2220      	movs	r2, #32
 800a664:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2200      	movs	r2, #0
 800a66c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a670:	2300      	movs	r3, #0
}
 800a672:	4618      	mov	r0, r3
 800a674:	3710      	adds	r7, #16
 800a676:	46bd      	mov	sp, r7
 800a678:	bd80      	pop	{r7, pc}

0800a67a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a67a:	b580      	push	{r7, lr}
 800a67c:	b084      	sub	sp, #16
 800a67e:	af00      	add	r7, sp, #0
 800a680:	6078      	str	r0, [r7, #4]
 800a682:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a68a:	2b01      	cmp	r3, #1
 800a68c:	d101      	bne.n	800a692 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a68e:	2302      	movs	r3, #2
 800a690:	e02d      	b.n	800a6ee <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	2201      	movs	r2, #1
 800a696:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2224      	movs	r2, #36	@ 0x24
 800a69e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	681a      	ldr	r2, [r3, #0]
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	f022 0201 	bic.w	r2, r2, #1
 800a6b8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	689b      	ldr	r3, [r3, #8]
 800a6c0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	683a      	ldr	r2, [r7, #0]
 800a6ca:	430a      	orrs	r2, r1
 800a6cc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a6ce:	6878      	ldr	r0, [r7, #4]
 800a6d0:	f000 f812 	bl	800a6f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	68fa      	ldr	r2, [r7, #12]
 800a6da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2220      	movs	r2, #32
 800a6e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a6ec:	2300      	movs	r3, #0
}
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	3710      	adds	r7, #16
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	bd80      	pop	{r7, pc}
	...

0800a6f8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	b085      	sub	sp, #20
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a704:	2b00      	cmp	r3, #0
 800a706:	d108      	bne.n	800a71a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	2201      	movs	r2, #1
 800a70c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2201      	movs	r2, #1
 800a714:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a718:	e031      	b.n	800a77e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a71a:	2308      	movs	r3, #8
 800a71c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a71e:	2308      	movs	r3, #8
 800a720:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	689b      	ldr	r3, [r3, #8]
 800a728:	0e5b      	lsrs	r3, r3, #25
 800a72a:	b2db      	uxtb	r3, r3
 800a72c:	f003 0307 	and.w	r3, r3, #7
 800a730:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	689b      	ldr	r3, [r3, #8]
 800a738:	0f5b      	lsrs	r3, r3, #29
 800a73a:	b2db      	uxtb	r3, r3
 800a73c:	f003 0307 	and.w	r3, r3, #7
 800a740:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a742:	7bbb      	ldrb	r3, [r7, #14]
 800a744:	7b3a      	ldrb	r2, [r7, #12]
 800a746:	4911      	ldr	r1, [pc, #68]	@ (800a78c <UARTEx_SetNbDataToProcess+0x94>)
 800a748:	5c8a      	ldrb	r2, [r1, r2]
 800a74a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a74e:	7b3a      	ldrb	r2, [r7, #12]
 800a750:	490f      	ldr	r1, [pc, #60]	@ (800a790 <UARTEx_SetNbDataToProcess+0x98>)
 800a752:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a754:	fb93 f3f2 	sdiv	r3, r3, r2
 800a758:	b29a      	uxth	r2, r3
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a760:	7bfb      	ldrb	r3, [r7, #15]
 800a762:	7b7a      	ldrb	r2, [r7, #13]
 800a764:	4909      	ldr	r1, [pc, #36]	@ (800a78c <UARTEx_SetNbDataToProcess+0x94>)
 800a766:	5c8a      	ldrb	r2, [r1, r2]
 800a768:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a76c:	7b7a      	ldrb	r2, [r7, #13]
 800a76e:	4908      	ldr	r1, [pc, #32]	@ (800a790 <UARTEx_SetNbDataToProcess+0x98>)
 800a770:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a772:	fb93 f3f2 	sdiv	r3, r3, r2
 800a776:	b29a      	uxth	r2, r3
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a77e:	bf00      	nop
 800a780:	3714      	adds	r7, #20
 800a782:	46bd      	mov	sp, r7
 800a784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a788:	4770      	bx	lr
 800a78a:	bf00      	nop
 800a78c:	0800e3e8 	.word	0x0800e3e8
 800a790:	0800e3f0 	.word	0x0800e3f0

0800a794 <__cvt>:
 800a794:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a798:	ec57 6b10 	vmov	r6, r7, d0
 800a79c:	2f00      	cmp	r7, #0
 800a79e:	460c      	mov	r4, r1
 800a7a0:	4619      	mov	r1, r3
 800a7a2:	463b      	mov	r3, r7
 800a7a4:	bfbb      	ittet	lt
 800a7a6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a7aa:	461f      	movlt	r7, r3
 800a7ac:	2300      	movge	r3, #0
 800a7ae:	232d      	movlt	r3, #45	@ 0x2d
 800a7b0:	700b      	strb	r3, [r1, #0]
 800a7b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a7b4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a7b8:	4691      	mov	r9, r2
 800a7ba:	f023 0820 	bic.w	r8, r3, #32
 800a7be:	bfbc      	itt	lt
 800a7c0:	4632      	movlt	r2, r6
 800a7c2:	4616      	movlt	r6, r2
 800a7c4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a7c8:	d005      	beq.n	800a7d6 <__cvt+0x42>
 800a7ca:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a7ce:	d100      	bne.n	800a7d2 <__cvt+0x3e>
 800a7d0:	3401      	adds	r4, #1
 800a7d2:	2102      	movs	r1, #2
 800a7d4:	e000      	b.n	800a7d8 <__cvt+0x44>
 800a7d6:	2103      	movs	r1, #3
 800a7d8:	ab03      	add	r3, sp, #12
 800a7da:	9301      	str	r3, [sp, #4]
 800a7dc:	ab02      	add	r3, sp, #8
 800a7de:	9300      	str	r3, [sp, #0]
 800a7e0:	ec47 6b10 	vmov	d0, r6, r7
 800a7e4:	4653      	mov	r3, sl
 800a7e6:	4622      	mov	r2, r4
 800a7e8:	f000 fe5a 	bl	800b4a0 <_dtoa_r>
 800a7ec:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a7f0:	4605      	mov	r5, r0
 800a7f2:	d119      	bne.n	800a828 <__cvt+0x94>
 800a7f4:	f019 0f01 	tst.w	r9, #1
 800a7f8:	d00e      	beq.n	800a818 <__cvt+0x84>
 800a7fa:	eb00 0904 	add.w	r9, r0, r4
 800a7fe:	2200      	movs	r2, #0
 800a800:	2300      	movs	r3, #0
 800a802:	4630      	mov	r0, r6
 800a804:	4639      	mov	r1, r7
 800a806:	f7f6 f987 	bl	8000b18 <__aeabi_dcmpeq>
 800a80a:	b108      	cbz	r0, 800a810 <__cvt+0x7c>
 800a80c:	f8cd 900c 	str.w	r9, [sp, #12]
 800a810:	2230      	movs	r2, #48	@ 0x30
 800a812:	9b03      	ldr	r3, [sp, #12]
 800a814:	454b      	cmp	r3, r9
 800a816:	d31e      	bcc.n	800a856 <__cvt+0xc2>
 800a818:	9b03      	ldr	r3, [sp, #12]
 800a81a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a81c:	1b5b      	subs	r3, r3, r5
 800a81e:	4628      	mov	r0, r5
 800a820:	6013      	str	r3, [r2, #0]
 800a822:	b004      	add	sp, #16
 800a824:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a828:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a82c:	eb00 0904 	add.w	r9, r0, r4
 800a830:	d1e5      	bne.n	800a7fe <__cvt+0x6a>
 800a832:	7803      	ldrb	r3, [r0, #0]
 800a834:	2b30      	cmp	r3, #48	@ 0x30
 800a836:	d10a      	bne.n	800a84e <__cvt+0xba>
 800a838:	2200      	movs	r2, #0
 800a83a:	2300      	movs	r3, #0
 800a83c:	4630      	mov	r0, r6
 800a83e:	4639      	mov	r1, r7
 800a840:	f7f6 f96a 	bl	8000b18 <__aeabi_dcmpeq>
 800a844:	b918      	cbnz	r0, 800a84e <__cvt+0xba>
 800a846:	f1c4 0401 	rsb	r4, r4, #1
 800a84a:	f8ca 4000 	str.w	r4, [sl]
 800a84e:	f8da 3000 	ldr.w	r3, [sl]
 800a852:	4499      	add	r9, r3
 800a854:	e7d3      	b.n	800a7fe <__cvt+0x6a>
 800a856:	1c59      	adds	r1, r3, #1
 800a858:	9103      	str	r1, [sp, #12]
 800a85a:	701a      	strb	r2, [r3, #0]
 800a85c:	e7d9      	b.n	800a812 <__cvt+0x7e>

0800a85e <__exponent>:
 800a85e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a860:	2900      	cmp	r1, #0
 800a862:	bfba      	itte	lt
 800a864:	4249      	neglt	r1, r1
 800a866:	232d      	movlt	r3, #45	@ 0x2d
 800a868:	232b      	movge	r3, #43	@ 0x2b
 800a86a:	2909      	cmp	r1, #9
 800a86c:	7002      	strb	r2, [r0, #0]
 800a86e:	7043      	strb	r3, [r0, #1]
 800a870:	dd29      	ble.n	800a8c6 <__exponent+0x68>
 800a872:	f10d 0307 	add.w	r3, sp, #7
 800a876:	461d      	mov	r5, r3
 800a878:	270a      	movs	r7, #10
 800a87a:	461a      	mov	r2, r3
 800a87c:	fbb1 f6f7 	udiv	r6, r1, r7
 800a880:	fb07 1416 	mls	r4, r7, r6, r1
 800a884:	3430      	adds	r4, #48	@ 0x30
 800a886:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a88a:	460c      	mov	r4, r1
 800a88c:	2c63      	cmp	r4, #99	@ 0x63
 800a88e:	f103 33ff 	add.w	r3, r3, #4294967295
 800a892:	4631      	mov	r1, r6
 800a894:	dcf1      	bgt.n	800a87a <__exponent+0x1c>
 800a896:	3130      	adds	r1, #48	@ 0x30
 800a898:	1e94      	subs	r4, r2, #2
 800a89a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a89e:	1c41      	adds	r1, r0, #1
 800a8a0:	4623      	mov	r3, r4
 800a8a2:	42ab      	cmp	r3, r5
 800a8a4:	d30a      	bcc.n	800a8bc <__exponent+0x5e>
 800a8a6:	f10d 0309 	add.w	r3, sp, #9
 800a8aa:	1a9b      	subs	r3, r3, r2
 800a8ac:	42ac      	cmp	r4, r5
 800a8ae:	bf88      	it	hi
 800a8b0:	2300      	movhi	r3, #0
 800a8b2:	3302      	adds	r3, #2
 800a8b4:	4403      	add	r3, r0
 800a8b6:	1a18      	subs	r0, r3, r0
 800a8b8:	b003      	add	sp, #12
 800a8ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8bc:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a8c0:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a8c4:	e7ed      	b.n	800a8a2 <__exponent+0x44>
 800a8c6:	2330      	movs	r3, #48	@ 0x30
 800a8c8:	3130      	adds	r1, #48	@ 0x30
 800a8ca:	7083      	strb	r3, [r0, #2]
 800a8cc:	70c1      	strb	r1, [r0, #3]
 800a8ce:	1d03      	adds	r3, r0, #4
 800a8d0:	e7f1      	b.n	800a8b6 <__exponent+0x58>
	...

0800a8d4 <_printf_float>:
 800a8d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8d8:	b08d      	sub	sp, #52	@ 0x34
 800a8da:	460c      	mov	r4, r1
 800a8dc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a8e0:	4616      	mov	r6, r2
 800a8e2:	461f      	mov	r7, r3
 800a8e4:	4605      	mov	r5, r0
 800a8e6:	f000 fcdb 	bl	800b2a0 <_localeconv_r>
 800a8ea:	6803      	ldr	r3, [r0, #0]
 800a8ec:	9304      	str	r3, [sp, #16]
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	f7f5 fce6 	bl	80002c0 <strlen>
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a8f8:	f8d8 3000 	ldr.w	r3, [r8]
 800a8fc:	9005      	str	r0, [sp, #20]
 800a8fe:	3307      	adds	r3, #7
 800a900:	f023 0307 	bic.w	r3, r3, #7
 800a904:	f103 0208 	add.w	r2, r3, #8
 800a908:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a90c:	f8d4 b000 	ldr.w	fp, [r4]
 800a910:	f8c8 2000 	str.w	r2, [r8]
 800a914:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a918:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a91c:	9307      	str	r3, [sp, #28]
 800a91e:	f8cd 8018 	str.w	r8, [sp, #24]
 800a922:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a926:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a92a:	4b9c      	ldr	r3, [pc, #624]	@ (800ab9c <_printf_float+0x2c8>)
 800a92c:	f04f 32ff 	mov.w	r2, #4294967295
 800a930:	f7f6 f924 	bl	8000b7c <__aeabi_dcmpun>
 800a934:	bb70      	cbnz	r0, 800a994 <_printf_float+0xc0>
 800a936:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a93a:	4b98      	ldr	r3, [pc, #608]	@ (800ab9c <_printf_float+0x2c8>)
 800a93c:	f04f 32ff 	mov.w	r2, #4294967295
 800a940:	f7f6 f8fe 	bl	8000b40 <__aeabi_dcmple>
 800a944:	bb30      	cbnz	r0, 800a994 <_printf_float+0xc0>
 800a946:	2200      	movs	r2, #0
 800a948:	2300      	movs	r3, #0
 800a94a:	4640      	mov	r0, r8
 800a94c:	4649      	mov	r1, r9
 800a94e:	f7f6 f8ed 	bl	8000b2c <__aeabi_dcmplt>
 800a952:	b110      	cbz	r0, 800a95a <_printf_float+0x86>
 800a954:	232d      	movs	r3, #45	@ 0x2d
 800a956:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a95a:	4a91      	ldr	r2, [pc, #580]	@ (800aba0 <_printf_float+0x2cc>)
 800a95c:	4b91      	ldr	r3, [pc, #580]	@ (800aba4 <_printf_float+0x2d0>)
 800a95e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a962:	bf8c      	ite	hi
 800a964:	4690      	movhi	r8, r2
 800a966:	4698      	movls	r8, r3
 800a968:	2303      	movs	r3, #3
 800a96a:	6123      	str	r3, [r4, #16]
 800a96c:	f02b 0304 	bic.w	r3, fp, #4
 800a970:	6023      	str	r3, [r4, #0]
 800a972:	f04f 0900 	mov.w	r9, #0
 800a976:	9700      	str	r7, [sp, #0]
 800a978:	4633      	mov	r3, r6
 800a97a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a97c:	4621      	mov	r1, r4
 800a97e:	4628      	mov	r0, r5
 800a980:	f000 f9d2 	bl	800ad28 <_printf_common>
 800a984:	3001      	adds	r0, #1
 800a986:	f040 808d 	bne.w	800aaa4 <_printf_float+0x1d0>
 800a98a:	f04f 30ff 	mov.w	r0, #4294967295
 800a98e:	b00d      	add	sp, #52	@ 0x34
 800a990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a994:	4642      	mov	r2, r8
 800a996:	464b      	mov	r3, r9
 800a998:	4640      	mov	r0, r8
 800a99a:	4649      	mov	r1, r9
 800a99c:	f7f6 f8ee 	bl	8000b7c <__aeabi_dcmpun>
 800a9a0:	b140      	cbz	r0, 800a9b4 <_printf_float+0xe0>
 800a9a2:	464b      	mov	r3, r9
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	bfbc      	itt	lt
 800a9a8:	232d      	movlt	r3, #45	@ 0x2d
 800a9aa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a9ae:	4a7e      	ldr	r2, [pc, #504]	@ (800aba8 <_printf_float+0x2d4>)
 800a9b0:	4b7e      	ldr	r3, [pc, #504]	@ (800abac <_printf_float+0x2d8>)
 800a9b2:	e7d4      	b.n	800a95e <_printf_float+0x8a>
 800a9b4:	6863      	ldr	r3, [r4, #4]
 800a9b6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a9ba:	9206      	str	r2, [sp, #24]
 800a9bc:	1c5a      	adds	r2, r3, #1
 800a9be:	d13b      	bne.n	800aa38 <_printf_float+0x164>
 800a9c0:	2306      	movs	r3, #6
 800a9c2:	6063      	str	r3, [r4, #4]
 800a9c4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	6022      	str	r2, [r4, #0]
 800a9cc:	9303      	str	r3, [sp, #12]
 800a9ce:	ab0a      	add	r3, sp, #40	@ 0x28
 800a9d0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a9d4:	ab09      	add	r3, sp, #36	@ 0x24
 800a9d6:	9300      	str	r3, [sp, #0]
 800a9d8:	6861      	ldr	r1, [r4, #4]
 800a9da:	ec49 8b10 	vmov	d0, r8, r9
 800a9de:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a9e2:	4628      	mov	r0, r5
 800a9e4:	f7ff fed6 	bl	800a794 <__cvt>
 800a9e8:	9b06      	ldr	r3, [sp, #24]
 800a9ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a9ec:	2b47      	cmp	r3, #71	@ 0x47
 800a9ee:	4680      	mov	r8, r0
 800a9f0:	d129      	bne.n	800aa46 <_printf_float+0x172>
 800a9f2:	1cc8      	adds	r0, r1, #3
 800a9f4:	db02      	blt.n	800a9fc <_printf_float+0x128>
 800a9f6:	6863      	ldr	r3, [r4, #4]
 800a9f8:	4299      	cmp	r1, r3
 800a9fa:	dd41      	ble.n	800aa80 <_printf_float+0x1ac>
 800a9fc:	f1aa 0a02 	sub.w	sl, sl, #2
 800aa00:	fa5f fa8a 	uxtb.w	sl, sl
 800aa04:	3901      	subs	r1, #1
 800aa06:	4652      	mov	r2, sl
 800aa08:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800aa0c:	9109      	str	r1, [sp, #36]	@ 0x24
 800aa0e:	f7ff ff26 	bl	800a85e <__exponent>
 800aa12:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aa14:	1813      	adds	r3, r2, r0
 800aa16:	2a01      	cmp	r2, #1
 800aa18:	4681      	mov	r9, r0
 800aa1a:	6123      	str	r3, [r4, #16]
 800aa1c:	dc02      	bgt.n	800aa24 <_printf_float+0x150>
 800aa1e:	6822      	ldr	r2, [r4, #0]
 800aa20:	07d2      	lsls	r2, r2, #31
 800aa22:	d501      	bpl.n	800aa28 <_printf_float+0x154>
 800aa24:	3301      	adds	r3, #1
 800aa26:	6123      	str	r3, [r4, #16]
 800aa28:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d0a2      	beq.n	800a976 <_printf_float+0xa2>
 800aa30:	232d      	movs	r3, #45	@ 0x2d
 800aa32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa36:	e79e      	b.n	800a976 <_printf_float+0xa2>
 800aa38:	9a06      	ldr	r2, [sp, #24]
 800aa3a:	2a47      	cmp	r2, #71	@ 0x47
 800aa3c:	d1c2      	bne.n	800a9c4 <_printf_float+0xf0>
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d1c0      	bne.n	800a9c4 <_printf_float+0xf0>
 800aa42:	2301      	movs	r3, #1
 800aa44:	e7bd      	b.n	800a9c2 <_printf_float+0xee>
 800aa46:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800aa4a:	d9db      	bls.n	800aa04 <_printf_float+0x130>
 800aa4c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800aa50:	d118      	bne.n	800aa84 <_printf_float+0x1b0>
 800aa52:	2900      	cmp	r1, #0
 800aa54:	6863      	ldr	r3, [r4, #4]
 800aa56:	dd0b      	ble.n	800aa70 <_printf_float+0x19c>
 800aa58:	6121      	str	r1, [r4, #16]
 800aa5a:	b913      	cbnz	r3, 800aa62 <_printf_float+0x18e>
 800aa5c:	6822      	ldr	r2, [r4, #0]
 800aa5e:	07d0      	lsls	r0, r2, #31
 800aa60:	d502      	bpl.n	800aa68 <_printf_float+0x194>
 800aa62:	3301      	adds	r3, #1
 800aa64:	440b      	add	r3, r1
 800aa66:	6123      	str	r3, [r4, #16]
 800aa68:	65a1      	str	r1, [r4, #88]	@ 0x58
 800aa6a:	f04f 0900 	mov.w	r9, #0
 800aa6e:	e7db      	b.n	800aa28 <_printf_float+0x154>
 800aa70:	b913      	cbnz	r3, 800aa78 <_printf_float+0x1a4>
 800aa72:	6822      	ldr	r2, [r4, #0]
 800aa74:	07d2      	lsls	r2, r2, #31
 800aa76:	d501      	bpl.n	800aa7c <_printf_float+0x1a8>
 800aa78:	3302      	adds	r3, #2
 800aa7a:	e7f4      	b.n	800aa66 <_printf_float+0x192>
 800aa7c:	2301      	movs	r3, #1
 800aa7e:	e7f2      	b.n	800aa66 <_printf_float+0x192>
 800aa80:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800aa84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa86:	4299      	cmp	r1, r3
 800aa88:	db05      	blt.n	800aa96 <_printf_float+0x1c2>
 800aa8a:	6823      	ldr	r3, [r4, #0]
 800aa8c:	6121      	str	r1, [r4, #16]
 800aa8e:	07d8      	lsls	r0, r3, #31
 800aa90:	d5ea      	bpl.n	800aa68 <_printf_float+0x194>
 800aa92:	1c4b      	adds	r3, r1, #1
 800aa94:	e7e7      	b.n	800aa66 <_printf_float+0x192>
 800aa96:	2900      	cmp	r1, #0
 800aa98:	bfd4      	ite	le
 800aa9a:	f1c1 0202 	rsble	r2, r1, #2
 800aa9e:	2201      	movgt	r2, #1
 800aaa0:	4413      	add	r3, r2
 800aaa2:	e7e0      	b.n	800aa66 <_printf_float+0x192>
 800aaa4:	6823      	ldr	r3, [r4, #0]
 800aaa6:	055a      	lsls	r2, r3, #21
 800aaa8:	d407      	bmi.n	800aaba <_printf_float+0x1e6>
 800aaaa:	6923      	ldr	r3, [r4, #16]
 800aaac:	4642      	mov	r2, r8
 800aaae:	4631      	mov	r1, r6
 800aab0:	4628      	mov	r0, r5
 800aab2:	47b8      	blx	r7
 800aab4:	3001      	adds	r0, #1
 800aab6:	d12b      	bne.n	800ab10 <_printf_float+0x23c>
 800aab8:	e767      	b.n	800a98a <_printf_float+0xb6>
 800aaba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800aabe:	f240 80dd 	bls.w	800ac7c <_printf_float+0x3a8>
 800aac2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800aac6:	2200      	movs	r2, #0
 800aac8:	2300      	movs	r3, #0
 800aaca:	f7f6 f825 	bl	8000b18 <__aeabi_dcmpeq>
 800aace:	2800      	cmp	r0, #0
 800aad0:	d033      	beq.n	800ab3a <_printf_float+0x266>
 800aad2:	4a37      	ldr	r2, [pc, #220]	@ (800abb0 <_printf_float+0x2dc>)
 800aad4:	2301      	movs	r3, #1
 800aad6:	4631      	mov	r1, r6
 800aad8:	4628      	mov	r0, r5
 800aada:	47b8      	blx	r7
 800aadc:	3001      	adds	r0, #1
 800aade:	f43f af54 	beq.w	800a98a <_printf_float+0xb6>
 800aae2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800aae6:	4543      	cmp	r3, r8
 800aae8:	db02      	blt.n	800aaf0 <_printf_float+0x21c>
 800aaea:	6823      	ldr	r3, [r4, #0]
 800aaec:	07d8      	lsls	r0, r3, #31
 800aaee:	d50f      	bpl.n	800ab10 <_printf_float+0x23c>
 800aaf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aaf4:	4631      	mov	r1, r6
 800aaf6:	4628      	mov	r0, r5
 800aaf8:	47b8      	blx	r7
 800aafa:	3001      	adds	r0, #1
 800aafc:	f43f af45 	beq.w	800a98a <_printf_float+0xb6>
 800ab00:	f04f 0900 	mov.w	r9, #0
 800ab04:	f108 38ff 	add.w	r8, r8, #4294967295
 800ab08:	f104 0a1a 	add.w	sl, r4, #26
 800ab0c:	45c8      	cmp	r8, r9
 800ab0e:	dc09      	bgt.n	800ab24 <_printf_float+0x250>
 800ab10:	6823      	ldr	r3, [r4, #0]
 800ab12:	079b      	lsls	r3, r3, #30
 800ab14:	f100 8103 	bmi.w	800ad1e <_printf_float+0x44a>
 800ab18:	68e0      	ldr	r0, [r4, #12]
 800ab1a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab1c:	4298      	cmp	r0, r3
 800ab1e:	bfb8      	it	lt
 800ab20:	4618      	movlt	r0, r3
 800ab22:	e734      	b.n	800a98e <_printf_float+0xba>
 800ab24:	2301      	movs	r3, #1
 800ab26:	4652      	mov	r2, sl
 800ab28:	4631      	mov	r1, r6
 800ab2a:	4628      	mov	r0, r5
 800ab2c:	47b8      	blx	r7
 800ab2e:	3001      	adds	r0, #1
 800ab30:	f43f af2b 	beq.w	800a98a <_printf_float+0xb6>
 800ab34:	f109 0901 	add.w	r9, r9, #1
 800ab38:	e7e8      	b.n	800ab0c <_printf_float+0x238>
 800ab3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	dc39      	bgt.n	800abb4 <_printf_float+0x2e0>
 800ab40:	4a1b      	ldr	r2, [pc, #108]	@ (800abb0 <_printf_float+0x2dc>)
 800ab42:	2301      	movs	r3, #1
 800ab44:	4631      	mov	r1, r6
 800ab46:	4628      	mov	r0, r5
 800ab48:	47b8      	blx	r7
 800ab4a:	3001      	adds	r0, #1
 800ab4c:	f43f af1d 	beq.w	800a98a <_printf_float+0xb6>
 800ab50:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ab54:	ea59 0303 	orrs.w	r3, r9, r3
 800ab58:	d102      	bne.n	800ab60 <_printf_float+0x28c>
 800ab5a:	6823      	ldr	r3, [r4, #0]
 800ab5c:	07d9      	lsls	r1, r3, #31
 800ab5e:	d5d7      	bpl.n	800ab10 <_printf_float+0x23c>
 800ab60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab64:	4631      	mov	r1, r6
 800ab66:	4628      	mov	r0, r5
 800ab68:	47b8      	blx	r7
 800ab6a:	3001      	adds	r0, #1
 800ab6c:	f43f af0d 	beq.w	800a98a <_printf_float+0xb6>
 800ab70:	f04f 0a00 	mov.w	sl, #0
 800ab74:	f104 0b1a 	add.w	fp, r4, #26
 800ab78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab7a:	425b      	negs	r3, r3
 800ab7c:	4553      	cmp	r3, sl
 800ab7e:	dc01      	bgt.n	800ab84 <_printf_float+0x2b0>
 800ab80:	464b      	mov	r3, r9
 800ab82:	e793      	b.n	800aaac <_printf_float+0x1d8>
 800ab84:	2301      	movs	r3, #1
 800ab86:	465a      	mov	r2, fp
 800ab88:	4631      	mov	r1, r6
 800ab8a:	4628      	mov	r0, r5
 800ab8c:	47b8      	blx	r7
 800ab8e:	3001      	adds	r0, #1
 800ab90:	f43f aefb 	beq.w	800a98a <_printf_float+0xb6>
 800ab94:	f10a 0a01 	add.w	sl, sl, #1
 800ab98:	e7ee      	b.n	800ab78 <_printf_float+0x2a4>
 800ab9a:	bf00      	nop
 800ab9c:	7fefffff 	.word	0x7fefffff
 800aba0:	0800e3fc 	.word	0x0800e3fc
 800aba4:	0800e3f8 	.word	0x0800e3f8
 800aba8:	0800e404 	.word	0x0800e404
 800abac:	0800e400 	.word	0x0800e400
 800abb0:	0800e408 	.word	0x0800e408
 800abb4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800abb6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800abba:	4553      	cmp	r3, sl
 800abbc:	bfa8      	it	ge
 800abbe:	4653      	movge	r3, sl
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	4699      	mov	r9, r3
 800abc4:	dc36      	bgt.n	800ac34 <_printf_float+0x360>
 800abc6:	f04f 0b00 	mov.w	fp, #0
 800abca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800abce:	f104 021a 	add.w	r2, r4, #26
 800abd2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800abd4:	9306      	str	r3, [sp, #24]
 800abd6:	eba3 0309 	sub.w	r3, r3, r9
 800abda:	455b      	cmp	r3, fp
 800abdc:	dc31      	bgt.n	800ac42 <_printf_float+0x36e>
 800abde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abe0:	459a      	cmp	sl, r3
 800abe2:	dc3a      	bgt.n	800ac5a <_printf_float+0x386>
 800abe4:	6823      	ldr	r3, [r4, #0]
 800abe6:	07da      	lsls	r2, r3, #31
 800abe8:	d437      	bmi.n	800ac5a <_printf_float+0x386>
 800abea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abec:	ebaa 0903 	sub.w	r9, sl, r3
 800abf0:	9b06      	ldr	r3, [sp, #24]
 800abf2:	ebaa 0303 	sub.w	r3, sl, r3
 800abf6:	4599      	cmp	r9, r3
 800abf8:	bfa8      	it	ge
 800abfa:	4699      	movge	r9, r3
 800abfc:	f1b9 0f00 	cmp.w	r9, #0
 800ac00:	dc33      	bgt.n	800ac6a <_printf_float+0x396>
 800ac02:	f04f 0800 	mov.w	r8, #0
 800ac06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ac0a:	f104 0b1a 	add.w	fp, r4, #26
 800ac0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac10:	ebaa 0303 	sub.w	r3, sl, r3
 800ac14:	eba3 0309 	sub.w	r3, r3, r9
 800ac18:	4543      	cmp	r3, r8
 800ac1a:	f77f af79 	ble.w	800ab10 <_printf_float+0x23c>
 800ac1e:	2301      	movs	r3, #1
 800ac20:	465a      	mov	r2, fp
 800ac22:	4631      	mov	r1, r6
 800ac24:	4628      	mov	r0, r5
 800ac26:	47b8      	blx	r7
 800ac28:	3001      	adds	r0, #1
 800ac2a:	f43f aeae 	beq.w	800a98a <_printf_float+0xb6>
 800ac2e:	f108 0801 	add.w	r8, r8, #1
 800ac32:	e7ec      	b.n	800ac0e <_printf_float+0x33a>
 800ac34:	4642      	mov	r2, r8
 800ac36:	4631      	mov	r1, r6
 800ac38:	4628      	mov	r0, r5
 800ac3a:	47b8      	blx	r7
 800ac3c:	3001      	adds	r0, #1
 800ac3e:	d1c2      	bne.n	800abc6 <_printf_float+0x2f2>
 800ac40:	e6a3      	b.n	800a98a <_printf_float+0xb6>
 800ac42:	2301      	movs	r3, #1
 800ac44:	4631      	mov	r1, r6
 800ac46:	4628      	mov	r0, r5
 800ac48:	9206      	str	r2, [sp, #24]
 800ac4a:	47b8      	blx	r7
 800ac4c:	3001      	adds	r0, #1
 800ac4e:	f43f ae9c 	beq.w	800a98a <_printf_float+0xb6>
 800ac52:	9a06      	ldr	r2, [sp, #24]
 800ac54:	f10b 0b01 	add.w	fp, fp, #1
 800ac58:	e7bb      	b.n	800abd2 <_printf_float+0x2fe>
 800ac5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac5e:	4631      	mov	r1, r6
 800ac60:	4628      	mov	r0, r5
 800ac62:	47b8      	blx	r7
 800ac64:	3001      	adds	r0, #1
 800ac66:	d1c0      	bne.n	800abea <_printf_float+0x316>
 800ac68:	e68f      	b.n	800a98a <_printf_float+0xb6>
 800ac6a:	9a06      	ldr	r2, [sp, #24]
 800ac6c:	464b      	mov	r3, r9
 800ac6e:	4442      	add	r2, r8
 800ac70:	4631      	mov	r1, r6
 800ac72:	4628      	mov	r0, r5
 800ac74:	47b8      	blx	r7
 800ac76:	3001      	adds	r0, #1
 800ac78:	d1c3      	bne.n	800ac02 <_printf_float+0x32e>
 800ac7a:	e686      	b.n	800a98a <_printf_float+0xb6>
 800ac7c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ac80:	f1ba 0f01 	cmp.w	sl, #1
 800ac84:	dc01      	bgt.n	800ac8a <_printf_float+0x3b6>
 800ac86:	07db      	lsls	r3, r3, #31
 800ac88:	d536      	bpl.n	800acf8 <_printf_float+0x424>
 800ac8a:	2301      	movs	r3, #1
 800ac8c:	4642      	mov	r2, r8
 800ac8e:	4631      	mov	r1, r6
 800ac90:	4628      	mov	r0, r5
 800ac92:	47b8      	blx	r7
 800ac94:	3001      	adds	r0, #1
 800ac96:	f43f ae78 	beq.w	800a98a <_printf_float+0xb6>
 800ac9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac9e:	4631      	mov	r1, r6
 800aca0:	4628      	mov	r0, r5
 800aca2:	47b8      	blx	r7
 800aca4:	3001      	adds	r0, #1
 800aca6:	f43f ae70 	beq.w	800a98a <_printf_float+0xb6>
 800acaa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800acae:	2200      	movs	r2, #0
 800acb0:	2300      	movs	r3, #0
 800acb2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800acb6:	f7f5 ff2f 	bl	8000b18 <__aeabi_dcmpeq>
 800acba:	b9c0      	cbnz	r0, 800acee <_printf_float+0x41a>
 800acbc:	4653      	mov	r3, sl
 800acbe:	f108 0201 	add.w	r2, r8, #1
 800acc2:	4631      	mov	r1, r6
 800acc4:	4628      	mov	r0, r5
 800acc6:	47b8      	blx	r7
 800acc8:	3001      	adds	r0, #1
 800acca:	d10c      	bne.n	800ace6 <_printf_float+0x412>
 800accc:	e65d      	b.n	800a98a <_printf_float+0xb6>
 800acce:	2301      	movs	r3, #1
 800acd0:	465a      	mov	r2, fp
 800acd2:	4631      	mov	r1, r6
 800acd4:	4628      	mov	r0, r5
 800acd6:	47b8      	blx	r7
 800acd8:	3001      	adds	r0, #1
 800acda:	f43f ae56 	beq.w	800a98a <_printf_float+0xb6>
 800acde:	f108 0801 	add.w	r8, r8, #1
 800ace2:	45d0      	cmp	r8, sl
 800ace4:	dbf3      	blt.n	800acce <_printf_float+0x3fa>
 800ace6:	464b      	mov	r3, r9
 800ace8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800acec:	e6df      	b.n	800aaae <_printf_float+0x1da>
 800acee:	f04f 0800 	mov.w	r8, #0
 800acf2:	f104 0b1a 	add.w	fp, r4, #26
 800acf6:	e7f4      	b.n	800ace2 <_printf_float+0x40e>
 800acf8:	2301      	movs	r3, #1
 800acfa:	4642      	mov	r2, r8
 800acfc:	e7e1      	b.n	800acc2 <_printf_float+0x3ee>
 800acfe:	2301      	movs	r3, #1
 800ad00:	464a      	mov	r2, r9
 800ad02:	4631      	mov	r1, r6
 800ad04:	4628      	mov	r0, r5
 800ad06:	47b8      	blx	r7
 800ad08:	3001      	adds	r0, #1
 800ad0a:	f43f ae3e 	beq.w	800a98a <_printf_float+0xb6>
 800ad0e:	f108 0801 	add.w	r8, r8, #1
 800ad12:	68e3      	ldr	r3, [r4, #12]
 800ad14:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ad16:	1a5b      	subs	r3, r3, r1
 800ad18:	4543      	cmp	r3, r8
 800ad1a:	dcf0      	bgt.n	800acfe <_printf_float+0x42a>
 800ad1c:	e6fc      	b.n	800ab18 <_printf_float+0x244>
 800ad1e:	f04f 0800 	mov.w	r8, #0
 800ad22:	f104 0919 	add.w	r9, r4, #25
 800ad26:	e7f4      	b.n	800ad12 <_printf_float+0x43e>

0800ad28 <_printf_common>:
 800ad28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad2c:	4616      	mov	r6, r2
 800ad2e:	4698      	mov	r8, r3
 800ad30:	688a      	ldr	r2, [r1, #8]
 800ad32:	690b      	ldr	r3, [r1, #16]
 800ad34:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ad38:	4293      	cmp	r3, r2
 800ad3a:	bfb8      	it	lt
 800ad3c:	4613      	movlt	r3, r2
 800ad3e:	6033      	str	r3, [r6, #0]
 800ad40:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ad44:	4607      	mov	r7, r0
 800ad46:	460c      	mov	r4, r1
 800ad48:	b10a      	cbz	r2, 800ad4e <_printf_common+0x26>
 800ad4a:	3301      	adds	r3, #1
 800ad4c:	6033      	str	r3, [r6, #0]
 800ad4e:	6823      	ldr	r3, [r4, #0]
 800ad50:	0699      	lsls	r1, r3, #26
 800ad52:	bf42      	ittt	mi
 800ad54:	6833      	ldrmi	r3, [r6, #0]
 800ad56:	3302      	addmi	r3, #2
 800ad58:	6033      	strmi	r3, [r6, #0]
 800ad5a:	6825      	ldr	r5, [r4, #0]
 800ad5c:	f015 0506 	ands.w	r5, r5, #6
 800ad60:	d106      	bne.n	800ad70 <_printf_common+0x48>
 800ad62:	f104 0a19 	add.w	sl, r4, #25
 800ad66:	68e3      	ldr	r3, [r4, #12]
 800ad68:	6832      	ldr	r2, [r6, #0]
 800ad6a:	1a9b      	subs	r3, r3, r2
 800ad6c:	42ab      	cmp	r3, r5
 800ad6e:	dc26      	bgt.n	800adbe <_printf_common+0x96>
 800ad70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ad74:	6822      	ldr	r2, [r4, #0]
 800ad76:	3b00      	subs	r3, #0
 800ad78:	bf18      	it	ne
 800ad7a:	2301      	movne	r3, #1
 800ad7c:	0692      	lsls	r2, r2, #26
 800ad7e:	d42b      	bmi.n	800add8 <_printf_common+0xb0>
 800ad80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ad84:	4641      	mov	r1, r8
 800ad86:	4638      	mov	r0, r7
 800ad88:	47c8      	blx	r9
 800ad8a:	3001      	adds	r0, #1
 800ad8c:	d01e      	beq.n	800adcc <_printf_common+0xa4>
 800ad8e:	6823      	ldr	r3, [r4, #0]
 800ad90:	6922      	ldr	r2, [r4, #16]
 800ad92:	f003 0306 	and.w	r3, r3, #6
 800ad96:	2b04      	cmp	r3, #4
 800ad98:	bf02      	ittt	eq
 800ad9a:	68e5      	ldreq	r5, [r4, #12]
 800ad9c:	6833      	ldreq	r3, [r6, #0]
 800ad9e:	1aed      	subeq	r5, r5, r3
 800ada0:	68a3      	ldr	r3, [r4, #8]
 800ada2:	bf0c      	ite	eq
 800ada4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ada8:	2500      	movne	r5, #0
 800adaa:	4293      	cmp	r3, r2
 800adac:	bfc4      	itt	gt
 800adae:	1a9b      	subgt	r3, r3, r2
 800adb0:	18ed      	addgt	r5, r5, r3
 800adb2:	2600      	movs	r6, #0
 800adb4:	341a      	adds	r4, #26
 800adb6:	42b5      	cmp	r5, r6
 800adb8:	d11a      	bne.n	800adf0 <_printf_common+0xc8>
 800adba:	2000      	movs	r0, #0
 800adbc:	e008      	b.n	800add0 <_printf_common+0xa8>
 800adbe:	2301      	movs	r3, #1
 800adc0:	4652      	mov	r2, sl
 800adc2:	4641      	mov	r1, r8
 800adc4:	4638      	mov	r0, r7
 800adc6:	47c8      	blx	r9
 800adc8:	3001      	adds	r0, #1
 800adca:	d103      	bne.n	800add4 <_printf_common+0xac>
 800adcc:	f04f 30ff 	mov.w	r0, #4294967295
 800add0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800add4:	3501      	adds	r5, #1
 800add6:	e7c6      	b.n	800ad66 <_printf_common+0x3e>
 800add8:	18e1      	adds	r1, r4, r3
 800adda:	1c5a      	adds	r2, r3, #1
 800addc:	2030      	movs	r0, #48	@ 0x30
 800adde:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ade2:	4422      	add	r2, r4
 800ade4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ade8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800adec:	3302      	adds	r3, #2
 800adee:	e7c7      	b.n	800ad80 <_printf_common+0x58>
 800adf0:	2301      	movs	r3, #1
 800adf2:	4622      	mov	r2, r4
 800adf4:	4641      	mov	r1, r8
 800adf6:	4638      	mov	r0, r7
 800adf8:	47c8      	blx	r9
 800adfa:	3001      	adds	r0, #1
 800adfc:	d0e6      	beq.n	800adcc <_printf_common+0xa4>
 800adfe:	3601      	adds	r6, #1
 800ae00:	e7d9      	b.n	800adb6 <_printf_common+0x8e>
	...

0800ae04 <_printf_i>:
 800ae04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ae08:	7e0f      	ldrb	r7, [r1, #24]
 800ae0a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ae0c:	2f78      	cmp	r7, #120	@ 0x78
 800ae0e:	4691      	mov	r9, r2
 800ae10:	4680      	mov	r8, r0
 800ae12:	460c      	mov	r4, r1
 800ae14:	469a      	mov	sl, r3
 800ae16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ae1a:	d807      	bhi.n	800ae2c <_printf_i+0x28>
 800ae1c:	2f62      	cmp	r7, #98	@ 0x62
 800ae1e:	d80a      	bhi.n	800ae36 <_printf_i+0x32>
 800ae20:	2f00      	cmp	r7, #0
 800ae22:	f000 80d1 	beq.w	800afc8 <_printf_i+0x1c4>
 800ae26:	2f58      	cmp	r7, #88	@ 0x58
 800ae28:	f000 80b8 	beq.w	800af9c <_printf_i+0x198>
 800ae2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ae34:	e03a      	b.n	800aeac <_printf_i+0xa8>
 800ae36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ae3a:	2b15      	cmp	r3, #21
 800ae3c:	d8f6      	bhi.n	800ae2c <_printf_i+0x28>
 800ae3e:	a101      	add	r1, pc, #4	@ (adr r1, 800ae44 <_printf_i+0x40>)
 800ae40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ae44:	0800ae9d 	.word	0x0800ae9d
 800ae48:	0800aeb1 	.word	0x0800aeb1
 800ae4c:	0800ae2d 	.word	0x0800ae2d
 800ae50:	0800ae2d 	.word	0x0800ae2d
 800ae54:	0800ae2d 	.word	0x0800ae2d
 800ae58:	0800ae2d 	.word	0x0800ae2d
 800ae5c:	0800aeb1 	.word	0x0800aeb1
 800ae60:	0800ae2d 	.word	0x0800ae2d
 800ae64:	0800ae2d 	.word	0x0800ae2d
 800ae68:	0800ae2d 	.word	0x0800ae2d
 800ae6c:	0800ae2d 	.word	0x0800ae2d
 800ae70:	0800afaf 	.word	0x0800afaf
 800ae74:	0800aedb 	.word	0x0800aedb
 800ae78:	0800af69 	.word	0x0800af69
 800ae7c:	0800ae2d 	.word	0x0800ae2d
 800ae80:	0800ae2d 	.word	0x0800ae2d
 800ae84:	0800afd1 	.word	0x0800afd1
 800ae88:	0800ae2d 	.word	0x0800ae2d
 800ae8c:	0800aedb 	.word	0x0800aedb
 800ae90:	0800ae2d 	.word	0x0800ae2d
 800ae94:	0800ae2d 	.word	0x0800ae2d
 800ae98:	0800af71 	.word	0x0800af71
 800ae9c:	6833      	ldr	r3, [r6, #0]
 800ae9e:	1d1a      	adds	r2, r3, #4
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	6032      	str	r2, [r6, #0]
 800aea4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aea8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aeac:	2301      	movs	r3, #1
 800aeae:	e09c      	b.n	800afea <_printf_i+0x1e6>
 800aeb0:	6833      	ldr	r3, [r6, #0]
 800aeb2:	6820      	ldr	r0, [r4, #0]
 800aeb4:	1d19      	adds	r1, r3, #4
 800aeb6:	6031      	str	r1, [r6, #0]
 800aeb8:	0606      	lsls	r6, r0, #24
 800aeba:	d501      	bpl.n	800aec0 <_printf_i+0xbc>
 800aebc:	681d      	ldr	r5, [r3, #0]
 800aebe:	e003      	b.n	800aec8 <_printf_i+0xc4>
 800aec0:	0645      	lsls	r5, r0, #25
 800aec2:	d5fb      	bpl.n	800aebc <_printf_i+0xb8>
 800aec4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aec8:	2d00      	cmp	r5, #0
 800aeca:	da03      	bge.n	800aed4 <_printf_i+0xd0>
 800aecc:	232d      	movs	r3, #45	@ 0x2d
 800aece:	426d      	negs	r5, r5
 800aed0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aed4:	4858      	ldr	r0, [pc, #352]	@ (800b038 <_printf_i+0x234>)
 800aed6:	230a      	movs	r3, #10
 800aed8:	e011      	b.n	800aefe <_printf_i+0xfa>
 800aeda:	6821      	ldr	r1, [r4, #0]
 800aedc:	6833      	ldr	r3, [r6, #0]
 800aede:	0608      	lsls	r0, r1, #24
 800aee0:	f853 5b04 	ldr.w	r5, [r3], #4
 800aee4:	d402      	bmi.n	800aeec <_printf_i+0xe8>
 800aee6:	0649      	lsls	r1, r1, #25
 800aee8:	bf48      	it	mi
 800aeea:	b2ad      	uxthmi	r5, r5
 800aeec:	2f6f      	cmp	r7, #111	@ 0x6f
 800aeee:	4852      	ldr	r0, [pc, #328]	@ (800b038 <_printf_i+0x234>)
 800aef0:	6033      	str	r3, [r6, #0]
 800aef2:	bf14      	ite	ne
 800aef4:	230a      	movne	r3, #10
 800aef6:	2308      	moveq	r3, #8
 800aef8:	2100      	movs	r1, #0
 800aefa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aefe:	6866      	ldr	r6, [r4, #4]
 800af00:	60a6      	str	r6, [r4, #8]
 800af02:	2e00      	cmp	r6, #0
 800af04:	db05      	blt.n	800af12 <_printf_i+0x10e>
 800af06:	6821      	ldr	r1, [r4, #0]
 800af08:	432e      	orrs	r6, r5
 800af0a:	f021 0104 	bic.w	r1, r1, #4
 800af0e:	6021      	str	r1, [r4, #0]
 800af10:	d04b      	beq.n	800afaa <_printf_i+0x1a6>
 800af12:	4616      	mov	r6, r2
 800af14:	fbb5 f1f3 	udiv	r1, r5, r3
 800af18:	fb03 5711 	mls	r7, r3, r1, r5
 800af1c:	5dc7      	ldrb	r7, [r0, r7]
 800af1e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800af22:	462f      	mov	r7, r5
 800af24:	42bb      	cmp	r3, r7
 800af26:	460d      	mov	r5, r1
 800af28:	d9f4      	bls.n	800af14 <_printf_i+0x110>
 800af2a:	2b08      	cmp	r3, #8
 800af2c:	d10b      	bne.n	800af46 <_printf_i+0x142>
 800af2e:	6823      	ldr	r3, [r4, #0]
 800af30:	07df      	lsls	r7, r3, #31
 800af32:	d508      	bpl.n	800af46 <_printf_i+0x142>
 800af34:	6923      	ldr	r3, [r4, #16]
 800af36:	6861      	ldr	r1, [r4, #4]
 800af38:	4299      	cmp	r1, r3
 800af3a:	bfde      	ittt	le
 800af3c:	2330      	movle	r3, #48	@ 0x30
 800af3e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800af42:	f106 36ff 	addle.w	r6, r6, #4294967295
 800af46:	1b92      	subs	r2, r2, r6
 800af48:	6122      	str	r2, [r4, #16]
 800af4a:	f8cd a000 	str.w	sl, [sp]
 800af4e:	464b      	mov	r3, r9
 800af50:	aa03      	add	r2, sp, #12
 800af52:	4621      	mov	r1, r4
 800af54:	4640      	mov	r0, r8
 800af56:	f7ff fee7 	bl	800ad28 <_printf_common>
 800af5a:	3001      	adds	r0, #1
 800af5c:	d14a      	bne.n	800aff4 <_printf_i+0x1f0>
 800af5e:	f04f 30ff 	mov.w	r0, #4294967295
 800af62:	b004      	add	sp, #16
 800af64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af68:	6823      	ldr	r3, [r4, #0]
 800af6a:	f043 0320 	orr.w	r3, r3, #32
 800af6e:	6023      	str	r3, [r4, #0]
 800af70:	4832      	ldr	r0, [pc, #200]	@ (800b03c <_printf_i+0x238>)
 800af72:	2778      	movs	r7, #120	@ 0x78
 800af74:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800af78:	6823      	ldr	r3, [r4, #0]
 800af7a:	6831      	ldr	r1, [r6, #0]
 800af7c:	061f      	lsls	r7, r3, #24
 800af7e:	f851 5b04 	ldr.w	r5, [r1], #4
 800af82:	d402      	bmi.n	800af8a <_printf_i+0x186>
 800af84:	065f      	lsls	r7, r3, #25
 800af86:	bf48      	it	mi
 800af88:	b2ad      	uxthmi	r5, r5
 800af8a:	6031      	str	r1, [r6, #0]
 800af8c:	07d9      	lsls	r1, r3, #31
 800af8e:	bf44      	itt	mi
 800af90:	f043 0320 	orrmi.w	r3, r3, #32
 800af94:	6023      	strmi	r3, [r4, #0]
 800af96:	b11d      	cbz	r5, 800afa0 <_printf_i+0x19c>
 800af98:	2310      	movs	r3, #16
 800af9a:	e7ad      	b.n	800aef8 <_printf_i+0xf4>
 800af9c:	4826      	ldr	r0, [pc, #152]	@ (800b038 <_printf_i+0x234>)
 800af9e:	e7e9      	b.n	800af74 <_printf_i+0x170>
 800afa0:	6823      	ldr	r3, [r4, #0]
 800afa2:	f023 0320 	bic.w	r3, r3, #32
 800afa6:	6023      	str	r3, [r4, #0]
 800afa8:	e7f6      	b.n	800af98 <_printf_i+0x194>
 800afaa:	4616      	mov	r6, r2
 800afac:	e7bd      	b.n	800af2a <_printf_i+0x126>
 800afae:	6833      	ldr	r3, [r6, #0]
 800afb0:	6825      	ldr	r5, [r4, #0]
 800afb2:	6961      	ldr	r1, [r4, #20]
 800afb4:	1d18      	adds	r0, r3, #4
 800afb6:	6030      	str	r0, [r6, #0]
 800afb8:	062e      	lsls	r6, r5, #24
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	d501      	bpl.n	800afc2 <_printf_i+0x1be>
 800afbe:	6019      	str	r1, [r3, #0]
 800afc0:	e002      	b.n	800afc8 <_printf_i+0x1c4>
 800afc2:	0668      	lsls	r0, r5, #25
 800afc4:	d5fb      	bpl.n	800afbe <_printf_i+0x1ba>
 800afc6:	8019      	strh	r1, [r3, #0]
 800afc8:	2300      	movs	r3, #0
 800afca:	6123      	str	r3, [r4, #16]
 800afcc:	4616      	mov	r6, r2
 800afce:	e7bc      	b.n	800af4a <_printf_i+0x146>
 800afd0:	6833      	ldr	r3, [r6, #0]
 800afd2:	1d1a      	adds	r2, r3, #4
 800afd4:	6032      	str	r2, [r6, #0]
 800afd6:	681e      	ldr	r6, [r3, #0]
 800afd8:	6862      	ldr	r2, [r4, #4]
 800afda:	2100      	movs	r1, #0
 800afdc:	4630      	mov	r0, r6
 800afde:	f7f5 f91f 	bl	8000220 <memchr>
 800afe2:	b108      	cbz	r0, 800afe8 <_printf_i+0x1e4>
 800afe4:	1b80      	subs	r0, r0, r6
 800afe6:	6060      	str	r0, [r4, #4]
 800afe8:	6863      	ldr	r3, [r4, #4]
 800afea:	6123      	str	r3, [r4, #16]
 800afec:	2300      	movs	r3, #0
 800afee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aff2:	e7aa      	b.n	800af4a <_printf_i+0x146>
 800aff4:	6923      	ldr	r3, [r4, #16]
 800aff6:	4632      	mov	r2, r6
 800aff8:	4649      	mov	r1, r9
 800affa:	4640      	mov	r0, r8
 800affc:	47d0      	blx	sl
 800affe:	3001      	adds	r0, #1
 800b000:	d0ad      	beq.n	800af5e <_printf_i+0x15a>
 800b002:	6823      	ldr	r3, [r4, #0]
 800b004:	079b      	lsls	r3, r3, #30
 800b006:	d413      	bmi.n	800b030 <_printf_i+0x22c>
 800b008:	68e0      	ldr	r0, [r4, #12]
 800b00a:	9b03      	ldr	r3, [sp, #12]
 800b00c:	4298      	cmp	r0, r3
 800b00e:	bfb8      	it	lt
 800b010:	4618      	movlt	r0, r3
 800b012:	e7a6      	b.n	800af62 <_printf_i+0x15e>
 800b014:	2301      	movs	r3, #1
 800b016:	4632      	mov	r2, r6
 800b018:	4649      	mov	r1, r9
 800b01a:	4640      	mov	r0, r8
 800b01c:	47d0      	blx	sl
 800b01e:	3001      	adds	r0, #1
 800b020:	d09d      	beq.n	800af5e <_printf_i+0x15a>
 800b022:	3501      	adds	r5, #1
 800b024:	68e3      	ldr	r3, [r4, #12]
 800b026:	9903      	ldr	r1, [sp, #12]
 800b028:	1a5b      	subs	r3, r3, r1
 800b02a:	42ab      	cmp	r3, r5
 800b02c:	dcf2      	bgt.n	800b014 <_printf_i+0x210>
 800b02e:	e7eb      	b.n	800b008 <_printf_i+0x204>
 800b030:	2500      	movs	r5, #0
 800b032:	f104 0619 	add.w	r6, r4, #25
 800b036:	e7f5      	b.n	800b024 <_printf_i+0x220>
 800b038:	0800e40a 	.word	0x0800e40a
 800b03c:	0800e41b 	.word	0x0800e41b

0800b040 <std>:
 800b040:	2300      	movs	r3, #0
 800b042:	b510      	push	{r4, lr}
 800b044:	4604      	mov	r4, r0
 800b046:	e9c0 3300 	strd	r3, r3, [r0]
 800b04a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b04e:	6083      	str	r3, [r0, #8]
 800b050:	8181      	strh	r1, [r0, #12]
 800b052:	6643      	str	r3, [r0, #100]	@ 0x64
 800b054:	81c2      	strh	r2, [r0, #14]
 800b056:	6183      	str	r3, [r0, #24]
 800b058:	4619      	mov	r1, r3
 800b05a:	2208      	movs	r2, #8
 800b05c:	305c      	adds	r0, #92	@ 0x5c
 800b05e:	f000 f916 	bl	800b28e <memset>
 800b062:	4b0d      	ldr	r3, [pc, #52]	@ (800b098 <std+0x58>)
 800b064:	6263      	str	r3, [r4, #36]	@ 0x24
 800b066:	4b0d      	ldr	r3, [pc, #52]	@ (800b09c <std+0x5c>)
 800b068:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b06a:	4b0d      	ldr	r3, [pc, #52]	@ (800b0a0 <std+0x60>)
 800b06c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b06e:	4b0d      	ldr	r3, [pc, #52]	@ (800b0a4 <std+0x64>)
 800b070:	6323      	str	r3, [r4, #48]	@ 0x30
 800b072:	4b0d      	ldr	r3, [pc, #52]	@ (800b0a8 <std+0x68>)
 800b074:	6224      	str	r4, [r4, #32]
 800b076:	429c      	cmp	r4, r3
 800b078:	d006      	beq.n	800b088 <std+0x48>
 800b07a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b07e:	4294      	cmp	r4, r2
 800b080:	d002      	beq.n	800b088 <std+0x48>
 800b082:	33d0      	adds	r3, #208	@ 0xd0
 800b084:	429c      	cmp	r4, r3
 800b086:	d105      	bne.n	800b094 <std+0x54>
 800b088:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b08c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b090:	f000 b97a 	b.w	800b388 <__retarget_lock_init_recursive>
 800b094:	bd10      	pop	{r4, pc}
 800b096:	bf00      	nop
 800b098:	0800b209 	.word	0x0800b209
 800b09c:	0800b22b 	.word	0x0800b22b
 800b0a0:	0800b263 	.word	0x0800b263
 800b0a4:	0800b287 	.word	0x0800b287
 800b0a8:	20000834 	.word	0x20000834

0800b0ac <stdio_exit_handler>:
 800b0ac:	4a02      	ldr	r2, [pc, #8]	@ (800b0b8 <stdio_exit_handler+0xc>)
 800b0ae:	4903      	ldr	r1, [pc, #12]	@ (800b0bc <stdio_exit_handler+0x10>)
 800b0b0:	4803      	ldr	r0, [pc, #12]	@ (800b0c0 <stdio_exit_handler+0x14>)
 800b0b2:	f000 b869 	b.w	800b188 <_fwalk_sglue>
 800b0b6:	bf00      	nop
 800b0b8:	2000009c 	.word	0x2000009c
 800b0bc:	0800cced 	.word	0x0800cced
 800b0c0:	200000ac 	.word	0x200000ac

0800b0c4 <cleanup_stdio>:
 800b0c4:	6841      	ldr	r1, [r0, #4]
 800b0c6:	4b0c      	ldr	r3, [pc, #48]	@ (800b0f8 <cleanup_stdio+0x34>)
 800b0c8:	4299      	cmp	r1, r3
 800b0ca:	b510      	push	{r4, lr}
 800b0cc:	4604      	mov	r4, r0
 800b0ce:	d001      	beq.n	800b0d4 <cleanup_stdio+0x10>
 800b0d0:	f001 fe0c 	bl	800ccec <_fflush_r>
 800b0d4:	68a1      	ldr	r1, [r4, #8]
 800b0d6:	4b09      	ldr	r3, [pc, #36]	@ (800b0fc <cleanup_stdio+0x38>)
 800b0d8:	4299      	cmp	r1, r3
 800b0da:	d002      	beq.n	800b0e2 <cleanup_stdio+0x1e>
 800b0dc:	4620      	mov	r0, r4
 800b0de:	f001 fe05 	bl	800ccec <_fflush_r>
 800b0e2:	68e1      	ldr	r1, [r4, #12]
 800b0e4:	4b06      	ldr	r3, [pc, #24]	@ (800b100 <cleanup_stdio+0x3c>)
 800b0e6:	4299      	cmp	r1, r3
 800b0e8:	d004      	beq.n	800b0f4 <cleanup_stdio+0x30>
 800b0ea:	4620      	mov	r0, r4
 800b0ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0f0:	f001 bdfc 	b.w	800ccec <_fflush_r>
 800b0f4:	bd10      	pop	{r4, pc}
 800b0f6:	bf00      	nop
 800b0f8:	20000834 	.word	0x20000834
 800b0fc:	2000089c 	.word	0x2000089c
 800b100:	20000904 	.word	0x20000904

0800b104 <global_stdio_init.part.0>:
 800b104:	b510      	push	{r4, lr}
 800b106:	4b0b      	ldr	r3, [pc, #44]	@ (800b134 <global_stdio_init.part.0+0x30>)
 800b108:	4c0b      	ldr	r4, [pc, #44]	@ (800b138 <global_stdio_init.part.0+0x34>)
 800b10a:	4a0c      	ldr	r2, [pc, #48]	@ (800b13c <global_stdio_init.part.0+0x38>)
 800b10c:	601a      	str	r2, [r3, #0]
 800b10e:	4620      	mov	r0, r4
 800b110:	2200      	movs	r2, #0
 800b112:	2104      	movs	r1, #4
 800b114:	f7ff ff94 	bl	800b040 <std>
 800b118:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b11c:	2201      	movs	r2, #1
 800b11e:	2109      	movs	r1, #9
 800b120:	f7ff ff8e 	bl	800b040 <std>
 800b124:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b128:	2202      	movs	r2, #2
 800b12a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b12e:	2112      	movs	r1, #18
 800b130:	f7ff bf86 	b.w	800b040 <std>
 800b134:	2000096c 	.word	0x2000096c
 800b138:	20000834 	.word	0x20000834
 800b13c:	0800b0ad 	.word	0x0800b0ad

0800b140 <__sfp_lock_acquire>:
 800b140:	4801      	ldr	r0, [pc, #4]	@ (800b148 <__sfp_lock_acquire+0x8>)
 800b142:	f000 b922 	b.w	800b38a <__retarget_lock_acquire_recursive>
 800b146:	bf00      	nop
 800b148:	20000975 	.word	0x20000975

0800b14c <__sfp_lock_release>:
 800b14c:	4801      	ldr	r0, [pc, #4]	@ (800b154 <__sfp_lock_release+0x8>)
 800b14e:	f000 b91d 	b.w	800b38c <__retarget_lock_release_recursive>
 800b152:	bf00      	nop
 800b154:	20000975 	.word	0x20000975

0800b158 <__sinit>:
 800b158:	b510      	push	{r4, lr}
 800b15a:	4604      	mov	r4, r0
 800b15c:	f7ff fff0 	bl	800b140 <__sfp_lock_acquire>
 800b160:	6a23      	ldr	r3, [r4, #32]
 800b162:	b11b      	cbz	r3, 800b16c <__sinit+0x14>
 800b164:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b168:	f7ff bff0 	b.w	800b14c <__sfp_lock_release>
 800b16c:	4b04      	ldr	r3, [pc, #16]	@ (800b180 <__sinit+0x28>)
 800b16e:	6223      	str	r3, [r4, #32]
 800b170:	4b04      	ldr	r3, [pc, #16]	@ (800b184 <__sinit+0x2c>)
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d1f5      	bne.n	800b164 <__sinit+0xc>
 800b178:	f7ff ffc4 	bl	800b104 <global_stdio_init.part.0>
 800b17c:	e7f2      	b.n	800b164 <__sinit+0xc>
 800b17e:	bf00      	nop
 800b180:	0800b0c5 	.word	0x0800b0c5
 800b184:	2000096c 	.word	0x2000096c

0800b188 <_fwalk_sglue>:
 800b188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b18c:	4607      	mov	r7, r0
 800b18e:	4688      	mov	r8, r1
 800b190:	4614      	mov	r4, r2
 800b192:	2600      	movs	r6, #0
 800b194:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b198:	f1b9 0901 	subs.w	r9, r9, #1
 800b19c:	d505      	bpl.n	800b1aa <_fwalk_sglue+0x22>
 800b19e:	6824      	ldr	r4, [r4, #0]
 800b1a0:	2c00      	cmp	r4, #0
 800b1a2:	d1f7      	bne.n	800b194 <_fwalk_sglue+0xc>
 800b1a4:	4630      	mov	r0, r6
 800b1a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1aa:	89ab      	ldrh	r3, [r5, #12]
 800b1ac:	2b01      	cmp	r3, #1
 800b1ae:	d907      	bls.n	800b1c0 <_fwalk_sglue+0x38>
 800b1b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b1b4:	3301      	adds	r3, #1
 800b1b6:	d003      	beq.n	800b1c0 <_fwalk_sglue+0x38>
 800b1b8:	4629      	mov	r1, r5
 800b1ba:	4638      	mov	r0, r7
 800b1bc:	47c0      	blx	r8
 800b1be:	4306      	orrs	r6, r0
 800b1c0:	3568      	adds	r5, #104	@ 0x68
 800b1c2:	e7e9      	b.n	800b198 <_fwalk_sglue+0x10>

0800b1c4 <siprintf>:
 800b1c4:	b40e      	push	{r1, r2, r3}
 800b1c6:	b510      	push	{r4, lr}
 800b1c8:	b09d      	sub	sp, #116	@ 0x74
 800b1ca:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b1cc:	9002      	str	r0, [sp, #8]
 800b1ce:	9006      	str	r0, [sp, #24]
 800b1d0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b1d4:	480a      	ldr	r0, [pc, #40]	@ (800b200 <siprintf+0x3c>)
 800b1d6:	9107      	str	r1, [sp, #28]
 800b1d8:	9104      	str	r1, [sp, #16]
 800b1da:	490a      	ldr	r1, [pc, #40]	@ (800b204 <siprintf+0x40>)
 800b1dc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1e0:	9105      	str	r1, [sp, #20]
 800b1e2:	2400      	movs	r4, #0
 800b1e4:	a902      	add	r1, sp, #8
 800b1e6:	6800      	ldr	r0, [r0, #0]
 800b1e8:	9301      	str	r3, [sp, #4]
 800b1ea:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b1ec:	f001 fbfe 	bl	800c9ec <_svfiprintf_r>
 800b1f0:	9b02      	ldr	r3, [sp, #8]
 800b1f2:	701c      	strb	r4, [r3, #0]
 800b1f4:	b01d      	add	sp, #116	@ 0x74
 800b1f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1fa:	b003      	add	sp, #12
 800b1fc:	4770      	bx	lr
 800b1fe:	bf00      	nop
 800b200:	200000a8 	.word	0x200000a8
 800b204:	ffff0208 	.word	0xffff0208

0800b208 <__sread>:
 800b208:	b510      	push	{r4, lr}
 800b20a:	460c      	mov	r4, r1
 800b20c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b210:	f000 f86c 	bl	800b2ec <_read_r>
 800b214:	2800      	cmp	r0, #0
 800b216:	bfab      	itete	ge
 800b218:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b21a:	89a3      	ldrhlt	r3, [r4, #12]
 800b21c:	181b      	addge	r3, r3, r0
 800b21e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b222:	bfac      	ite	ge
 800b224:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b226:	81a3      	strhlt	r3, [r4, #12]
 800b228:	bd10      	pop	{r4, pc}

0800b22a <__swrite>:
 800b22a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b22e:	461f      	mov	r7, r3
 800b230:	898b      	ldrh	r3, [r1, #12]
 800b232:	05db      	lsls	r3, r3, #23
 800b234:	4605      	mov	r5, r0
 800b236:	460c      	mov	r4, r1
 800b238:	4616      	mov	r6, r2
 800b23a:	d505      	bpl.n	800b248 <__swrite+0x1e>
 800b23c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b240:	2302      	movs	r3, #2
 800b242:	2200      	movs	r2, #0
 800b244:	f000 f840 	bl	800b2c8 <_lseek_r>
 800b248:	89a3      	ldrh	r3, [r4, #12]
 800b24a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b24e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b252:	81a3      	strh	r3, [r4, #12]
 800b254:	4632      	mov	r2, r6
 800b256:	463b      	mov	r3, r7
 800b258:	4628      	mov	r0, r5
 800b25a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b25e:	f000 b857 	b.w	800b310 <_write_r>

0800b262 <__sseek>:
 800b262:	b510      	push	{r4, lr}
 800b264:	460c      	mov	r4, r1
 800b266:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b26a:	f000 f82d 	bl	800b2c8 <_lseek_r>
 800b26e:	1c43      	adds	r3, r0, #1
 800b270:	89a3      	ldrh	r3, [r4, #12]
 800b272:	bf15      	itete	ne
 800b274:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b276:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b27a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b27e:	81a3      	strheq	r3, [r4, #12]
 800b280:	bf18      	it	ne
 800b282:	81a3      	strhne	r3, [r4, #12]
 800b284:	bd10      	pop	{r4, pc}

0800b286 <__sclose>:
 800b286:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b28a:	f000 b80d 	b.w	800b2a8 <_close_r>

0800b28e <memset>:
 800b28e:	4402      	add	r2, r0
 800b290:	4603      	mov	r3, r0
 800b292:	4293      	cmp	r3, r2
 800b294:	d100      	bne.n	800b298 <memset+0xa>
 800b296:	4770      	bx	lr
 800b298:	f803 1b01 	strb.w	r1, [r3], #1
 800b29c:	e7f9      	b.n	800b292 <memset+0x4>
	...

0800b2a0 <_localeconv_r>:
 800b2a0:	4800      	ldr	r0, [pc, #0]	@ (800b2a4 <_localeconv_r+0x4>)
 800b2a2:	4770      	bx	lr
 800b2a4:	200001e8 	.word	0x200001e8

0800b2a8 <_close_r>:
 800b2a8:	b538      	push	{r3, r4, r5, lr}
 800b2aa:	4d06      	ldr	r5, [pc, #24]	@ (800b2c4 <_close_r+0x1c>)
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	4604      	mov	r4, r0
 800b2b0:	4608      	mov	r0, r1
 800b2b2:	602b      	str	r3, [r5, #0]
 800b2b4:	f7f8 f8b2 	bl	800341c <_close>
 800b2b8:	1c43      	adds	r3, r0, #1
 800b2ba:	d102      	bne.n	800b2c2 <_close_r+0x1a>
 800b2bc:	682b      	ldr	r3, [r5, #0]
 800b2be:	b103      	cbz	r3, 800b2c2 <_close_r+0x1a>
 800b2c0:	6023      	str	r3, [r4, #0]
 800b2c2:	bd38      	pop	{r3, r4, r5, pc}
 800b2c4:	20000970 	.word	0x20000970

0800b2c8 <_lseek_r>:
 800b2c8:	b538      	push	{r3, r4, r5, lr}
 800b2ca:	4d07      	ldr	r5, [pc, #28]	@ (800b2e8 <_lseek_r+0x20>)
 800b2cc:	4604      	mov	r4, r0
 800b2ce:	4608      	mov	r0, r1
 800b2d0:	4611      	mov	r1, r2
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	602a      	str	r2, [r5, #0]
 800b2d6:	461a      	mov	r2, r3
 800b2d8:	f7f8 f8c7 	bl	800346a <_lseek>
 800b2dc:	1c43      	adds	r3, r0, #1
 800b2de:	d102      	bne.n	800b2e6 <_lseek_r+0x1e>
 800b2e0:	682b      	ldr	r3, [r5, #0]
 800b2e2:	b103      	cbz	r3, 800b2e6 <_lseek_r+0x1e>
 800b2e4:	6023      	str	r3, [r4, #0]
 800b2e6:	bd38      	pop	{r3, r4, r5, pc}
 800b2e8:	20000970 	.word	0x20000970

0800b2ec <_read_r>:
 800b2ec:	b538      	push	{r3, r4, r5, lr}
 800b2ee:	4d07      	ldr	r5, [pc, #28]	@ (800b30c <_read_r+0x20>)
 800b2f0:	4604      	mov	r4, r0
 800b2f2:	4608      	mov	r0, r1
 800b2f4:	4611      	mov	r1, r2
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	602a      	str	r2, [r5, #0]
 800b2fa:	461a      	mov	r2, r3
 800b2fc:	f7f8 f855 	bl	80033aa <_read>
 800b300:	1c43      	adds	r3, r0, #1
 800b302:	d102      	bne.n	800b30a <_read_r+0x1e>
 800b304:	682b      	ldr	r3, [r5, #0]
 800b306:	b103      	cbz	r3, 800b30a <_read_r+0x1e>
 800b308:	6023      	str	r3, [r4, #0]
 800b30a:	bd38      	pop	{r3, r4, r5, pc}
 800b30c:	20000970 	.word	0x20000970

0800b310 <_write_r>:
 800b310:	b538      	push	{r3, r4, r5, lr}
 800b312:	4d07      	ldr	r5, [pc, #28]	@ (800b330 <_write_r+0x20>)
 800b314:	4604      	mov	r4, r0
 800b316:	4608      	mov	r0, r1
 800b318:	4611      	mov	r1, r2
 800b31a:	2200      	movs	r2, #0
 800b31c:	602a      	str	r2, [r5, #0]
 800b31e:	461a      	mov	r2, r3
 800b320:	f7f8 f860 	bl	80033e4 <_write>
 800b324:	1c43      	adds	r3, r0, #1
 800b326:	d102      	bne.n	800b32e <_write_r+0x1e>
 800b328:	682b      	ldr	r3, [r5, #0]
 800b32a:	b103      	cbz	r3, 800b32e <_write_r+0x1e>
 800b32c:	6023      	str	r3, [r4, #0]
 800b32e:	bd38      	pop	{r3, r4, r5, pc}
 800b330:	20000970 	.word	0x20000970

0800b334 <__errno>:
 800b334:	4b01      	ldr	r3, [pc, #4]	@ (800b33c <__errno+0x8>)
 800b336:	6818      	ldr	r0, [r3, #0]
 800b338:	4770      	bx	lr
 800b33a:	bf00      	nop
 800b33c:	200000a8 	.word	0x200000a8

0800b340 <__libc_init_array>:
 800b340:	b570      	push	{r4, r5, r6, lr}
 800b342:	4d0d      	ldr	r5, [pc, #52]	@ (800b378 <__libc_init_array+0x38>)
 800b344:	4c0d      	ldr	r4, [pc, #52]	@ (800b37c <__libc_init_array+0x3c>)
 800b346:	1b64      	subs	r4, r4, r5
 800b348:	10a4      	asrs	r4, r4, #2
 800b34a:	2600      	movs	r6, #0
 800b34c:	42a6      	cmp	r6, r4
 800b34e:	d109      	bne.n	800b364 <__libc_init_array+0x24>
 800b350:	4d0b      	ldr	r5, [pc, #44]	@ (800b380 <__libc_init_array+0x40>)
 800b352:	4c0c      	ldr	r4, [pc, #48]	@ (800b384 <__libc_init_array+0x44>)
 800b354:	f003 f816 	bl	800e384 <_init>
 800b358:	1b64      	subs	r4, r4, r5
 800b35a:	10a4      	asrs	r4, r4, #2
 800b35c:	2600      	movs	r6, #0
 800b35e:	42a6      	cmp	r6, r4
 800b360:	d105      	bne.n	800b36e <__libc_init_array+0x2e>
 800b362:	bd70      	pop	{r4, r5, r6, pc}
 800b364:	f855 3b04 	ldr.w	r3, [r5], #4
 800b368:	4798      	blx	r3
 800b36a:	3601      	adds	r6, #1
 800b36c:	e7ee      	b.n	800b34c <__libc_init_array+0xc>
 800b36e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b372:	4798      	blx	r3
 800b374:	3601      	adds	r6, #1
 800b376:	e7f2      	b.n	800b35e <__libc_init_array+0x1e>
 800b378:	0800eb84 	.word	0x0800eb84
 800b37c:	0800eb84 	.word	0x0800eb84
 800b380:	0800eb84 	.word	0x0800eb84
 800b384:	0800eb88 	.word	0x0800eb88

0800b388 <__retarget_lock_init_recursive>:
 800b388:	4770      	bx	lr

0800b38a <__retarget_lock_acquire_recursive>:
 800b38a:	4770      	bx	lr

0800b38c <__retarget_lock_release_recursive>:
 800b38c:	4770      	bx	lr

0800b38e <quorem>:
 800b38e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b392:	6903      	ldr	r3, [r0, #16]
 800b394:	690c      	ldr	r4, [r1, #16]
 800b396:	42a3      	cmp	r3, r4
 800b398:	4607      	mov	r7, r0
 800b39a:	db7e      	blt.n	800b49a <quorem+0x10c>
 800b39c:	3c01      	subs	r4, #1
 800b39e:	f101 0814 	add.w	r8, r1, #20
 800b3a2:	00a3      	lsls	r3, r4, #2
 800b3a4:	f100 0514 	add.w	r5, r0, #20
 800b3a8:	9300      	str	r3, [sp, #0]
 800b3aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b3ae:	9301      	str	r3, [sp, #4]
 800b3b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b3b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b3b8:	3301      	adds	r3, #1
 800b3ba:	429a      	cmp	r2, r3
 800b3bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b3c0:	fbb2 f6f3 	udiv	r6, r2, r3
 800b3c4:	d32e      	bcc.n	800b424 <quorem+0x96>
 800b3c6:	f04f 0a00 	mov.w	sl, #0
 800b3ca:	46c4      	mov	ip, r8
 800b3cc:	46ae      	mov	lr, r5
 800b3ce:	46d3      	mov	fp, sl
 800b3d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b3d4:	b298      	uxth	r0, r3
 800b3d6:	fb06 a000 	mla	r0, r6, r0, sl
 800b3da:	0c02      	lsrs	r2, r0, #16
 800b3dc:	0c1b      	lsrs	r3, r3, #16
 800b3de:	fb06 2303 	mla	r3, r6, r3, r2
 800b3e2:	f8de 2000 	ldr.w	r2, [lr]
 800b3e6:	b280      	uxth	r0, r0
 800b3e8:	b292      	uxth	r2, r2
 800b3ea:	1a12      	subs	r2, r2, r0
 800b3ec:	445a      	add	r2, fp
 800b3ee:	f8de 0000 	ldr.w	r0, [lr]
 800b3f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3f6:	b29b      	uxth	r3, r3
 800b3f8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b3fc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b400:	b292      	uxth	r2, r2
 800b402:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b406:	45e1      	cmp	r9, ip
 800b408:	f84e 2b04 	str.w	r2, [lr], #4
 800b40c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b410:	d2de      	bcs.n	800b3d0 <quorem+0x42>
 800b412:	9b00      	ldr	r3, [sp, #0]
 800b414:	58eb      	ldr	r3, [r5, r3]
 800b416:	b92b      	cbnz	r3, 800b424 <quorem+0x96>
 800b418:	9b01      	ldr	r3, [sp, #4]
 800b41a:	3b04      	subs	r3, #4
 800b41c:	429d      	cmp	r5, r3
 800b41e:	461a      	mov	r2, r3
 800b420:	d32f      	bcc.n	800b482 <quorem+0xf4>
 800b422:	613c      	str	r4, [r7, #16]
 800b424:	4638      	mov	r0, r7
 800b426:	f001 f97d 	bl	800c724 <__mcmp>
 800b42a:	2800      	cmp	r0, #0
 800b42c:	db25      	blt.n	800b47a <quorem+0xec>
 800b42e:	4629      	mov	r1, r5
 800b430:	2000      	movs	r0, #0
 800b432:	f858 2b04 	ldr.w	r2, [r8], #4
 800b436:	f8d1 c000 	ldr.w	ip, [r1]
 800b43a:	fa1f fe82 	uxth.w	lr, r2
 800b43e:	fa1f f38c 	uxth.w	r3, ip
 800b442:	eba3 030e 	sub.w	r3, r3, lr
 800b446:	4403      	add	r3, r0
 800b448:	0c12      	lsrs	r2, r2, #16
 800b44a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b44e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b452:	b29b      	uxth	r3, r3
 800b454:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b458:	45c1      	cmp	r9, r8
 800b45a:	f841 3b04 	str.w	r3, [r1], #4
 800b45e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b462:	d2e6      	bcs.n	800b432 <quorem+0xa4>
 800b464:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b468:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b46c:	b922      	cbnz	r2, 800b478 <quorem+0xea>
 800b46e:	3b04      	subs	r3, #4
 800b470:	429d      	cmp	r5, r3
 800b472:	461a      	mov	r2, r3
 800b474:	d30b      	bcc.n	800b48e <quorem+0x100>
 800b476:	613c      	str	r4, [r7, #16]
 800b478:	3601      	adds	r6, #1
 800b47a:	4630      	mov	r0, r6
 800b47c:	b003      	add	sp, #12
 800b47e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b482:	6812      	ldr	r2, [r2, #0]
 800b484:	3b04      	subs	r3, #4
 800b486:	2a00      	cmp	r2, #0
 800b488:	d1cb      	bne.n	800b422 <quorem+0x94>
 800b48a:	3c01      	subs	r4, #1
 800b48c:	e7c6      	b.n	800b41c <quorem+0x8e>
 800b48e:	6812      	ldr	r2, [r2, #0]
 800b490:	3b04      	subs	r3, #4
 800b492:	2a00      	cmp	r2, #0
 800b494:	d1ef      	bne.n	800b476 <quorem+0xe8>
 800b496:	3c01      	subs	r4, #1
 800b498:	e7ea      	b.n	800b470 <quorem+0xe2>
 800b49a:	2000      	movs	r0, #0
 800b49c:	e7ee      	b.n	800b47c <quorem+0xee>
	...

0800b4a0 <_dtoa_r>:
 800b4a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4a4:	69c7      	ldr	r7, [r0, #28]
 800b4a6:	b097      	sub	sp, #92	@ 0x5c
 800b4a8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b4ac:	ec55 4b10 	vmov	r4, r5, d0
 800b4b0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b4b2:	9107      	str	r1, [sp, #28]
 800b4b4:	4681      	mov	r9, r0
 800b4b6:	920c      	str	r2, [sp, #48]	@ 0x30
 800b4b8:	9311      	str	r3, [sp, #68]	@ 0x44
 800b4ba:	b97f      	cbnz	r7, 800b4dc <_dtoa_r+0x3c>
 800b4bc:	2010      	movs	r0, #16
 800b4be:	f000 fe09 	bl	800c0d4 <malloc>
 800b4c2:	4602      	mov	r2, r0
 800b4c4:	f8c9 001c 	str.w	r0, [r9, #28]
 800b4c8:	b920      	cbnz	r0, 800b4d4 <_dtoa_r+0x34>
 800b4ca:	4ba9      	ldr	r3, [pc, #676]	@ (800b770 <_dtoa_r+0x2d0>)
 800b4cc:	21ef      	movs	r1, #239	@ 0xef
 800b4ce:	48a9      	ldr	r0, [pc, #676]	@ (800b774 <_dtoa_r+0x2d4>)
 800b4d0:	f001 fc6c 	bl	800cdac <__assert_func>
 800b4d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b4d8:	6007      	str	r7, [r0, #0]
 800b4da:	60c7      	str	r7, [r0, #12]
 800b4dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b4e0:	6819      	ldr	r1, [r3, #0]
 800b4e2:	b159      	cbz	r1, 800b4fc <_dtoa_r+0x5c>
 800b4e4:	685a      	ldr	r2, [r3, #4]
 800b4e6:	604a      	str	r2, [r1, #4]
 800b4e8:	2301      	movs	r3, #1
 800b4ea:	4093      	lsls	r3, r2
 800b4ec:	608b      	str	r3, [r1, #8]
 800b4ee:	4648      	mov	r0, r9
 800b4f0:	f000 fee6 	bl	800c2c0 <_Bfree>
 800b4f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	601a      	str	r2, [r3, #0]
 800b4fc:	1e2b      	subs	r3, r5, #0
 800b4fe:	bfb9      	ittee	lt
 800b500:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b504:	9305      	strlt	r3, [sp, #20]
 800b506:	2300      	movge	r3, #0
 800b508:	6033      	strge	r3, [r6, #0]
 800b50a:	9f05      	ldr	r7, [sp, #20]
 800b50c:	4b9a      	ldr	r3, [pc, #616]	@ (800b778 <_dtoa_r+0x2d8>)
 800b50e:	bfbc      	itt	lt
 800b510:	2201      	movlt	r2, #1
 800b512:	6032      	strlt	r2, [r6, #0]
 800b514:	43bb      	bics	r3, r7
 800b516:	d112      	bne.n	800b53e <_dtoa_r+0x9e>
 800b518:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b51a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b51e:	6013      	str	r3, [r2, #0]
 800b520:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b524:	4323      	orrs	r3, r4
 800b526:	f000 855a 	beq.w	800bfde <_dtoa_r+0xb3e>
 800b52a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b52c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b78c <_dtoa_r+0x2ec>
 800b530:	2b00      	cmp	r3, #0
 800b532:	f000 855c 	beq.w	800bfee <_dtoa_r+0xb4e>
 800b536:	f10a 0303 	add.w	r3, sl, #3
 800b53a:	f000 bd56 	b.w	800bfea <_dtoa_r+0xb4a>
 800b53e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b542:	2200      	movs	r2, #0
 800b544:	ec51 0b17 	vmov	r0, r1, d7
 800b548:	2300      	movs	r3, #0
 800b54a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b54e:	f7f5 fae3 	bl	8000b18 <__aeabi_dcmpeq>
 800b552:	4680      	mov	r8, r0
 800b554:	b158      	cbz	r0, 800b56e <_dtoa_r+0xce>
 800b556:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b558:	2301      	movs	r3, #1
 800b55a:	6013      	str	r3, [r2, #0]
 800b55c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b55e:	b113      	cbz	r3, 800b566 <_dtoa_r+0xc6>
 800b560:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b562:	4b86      	ldr	r3, [pc, #536]	@ (800b77c <_dtoa_r+0x2dc>)
 800b564:	6013      	str	r3, [r2, #0]
 800b566:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b790 <_dtoa_r+0x2f0>
 800b56a:	f000 bd40 	b.w	800bfee <_dtoa_r+0xb4e>
 800b56e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b572:	aa14      	add	r2, sp, #80	@ 0x50
 800b574:	a915      	add	r1, sp, #84	@ 0x54
 800b576:	4648      	mov	r0, r9
 800b578:	f001 f984 	bl	800c884 <__d2b>
 800b57c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b580:	9002      	str	r0, [sp, #8]
 800b582:	2e00      	cmp	r6, #0
 800b584:	d078      	beq.n	800b678 <_dtoa_r+0x1d8>
 800b586:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b588:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b58c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b590:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b594:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b598:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b59c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b5a0:	4619      	mov	r1, r3
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	4b76      	ldr	r3, [pc, #472]	@ (800b780 <_dtoa_r+0x2e0>)
 800b5a6:	f7f4 fe97 	bl	80002d8 <__aeabi_dsub>
 800b5aa:	a36b      	add	r3, pc, #428	@ (adr r3, 800b758 <_dtoa_r+0x2b8>)
 800b5ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5b0:	f7f5 f84a 	bl	8000648 <__aeabi_dmul>
 800b5b4:	a36a      	add	r3, pc, #424	@ (adr r3, 800b760 <_dtoa_r+0x2c0>)
 800b5b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ba:	f7f4 fe8f 	bl	80002dc <__adddf3>
 800b5be:	4604      	mov	r4, r0
 800b5c0:	4630      	mov	r0, r6
 800b5c2:	460d      	mov	r5, r1
 800b5c4:	f7f4 ffd6 	bl	8000574 <__aeabi_i2d>
 800b5c8:	a367      	add	r3, pc, #412	@ (adr r3, 800b768 <_dtoa_r+0x2c8>)
 800b5ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ce:	f7f5 f83b 	bl	8000648 <__aeabi_dmul>
 800b5d2:	4602      	mov	r2, r0
 800b5d4:	460b      	mov	r3, r1
 800b5d6:	4620      	mov	r0, r4
 800b5d8:	4629      	mov	r1, r5
 800b5da:	f7f4 fe7f 	bl	80002dc <__adddf3>
 800b5de:	4604      	mov	r4, r0
 800b5e0:	460d      	mov	r5, r1
 800b5e2:	f7f5 fae1 	bl	8000ba8 <__aeabi_d2iz>
 800b5e6:	2200      	movs	r2, #0
 800b5e8:	4607      	mov	r7, r0
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	4620      	mov	r0, r4
 800b5ee:	4629      	mov	r1, r5
 800b5f0:	f7f5 fa9c 	bl	8000b2c <__aeabi_dcmplt>
 800b5f4:	b140      	cbz	r0, 800b608 <_dtoa_r+0x168>
 800b5f6:	4638      	mov	r0, r7
 800b5f8:	f7f4 ffbc 	bl	8000574 <__aeabi_i2d>
 800b5fc:	4622      	mov	r2, r4
 800b5fe:	462b      	mov	r3, r5
 800b600:	f7f5 fa8a 	bl	8000b18 <__aeabi_dcmpeq>
 800b604:	b900      	cbnz	r0, 800b608 <_dtoa_r+0x168>
 800b606:	3f01      	subs	r7, #1
 800b608:	2f16      	cmp	r7, #22
 800b60a:	d852      	bhi.n	800b6b2 <_dtoa_r+0x212>
 800b60c:	4b5d      	ldr	r3, [pc, #372]	@ (800b784 <_dtoa_r+0x2e4>)
 800b60e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b612:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b616:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b61a:	f7f5 fa87 	bl	8000b2c <__aeabi_dcmplt>
 800b61e:	2800      	cmp	r0, #0
 800b620:	d049      	beq.n	800b6b6 <_dtoa_r+0x216>
 800b622:	3f01      	subs	r7, #1
 800b624:	2300      	movs	r3, #0
 800b626:	9310      	str	r3, [sp, #64]	@ 0x40
 800b628:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b62a:	1b9b      	subs	r3, r3, r6
 800b62c:	1e5a      	subs	r2, r3, #1
 800b62e:	bf45      	ittet	mi
 800b630:	f1c3 0301 	rsbmi	r3, r3, #1
 800b634:	9300      	strmi	r3, [sp, #0]
 800b636:	2300      	movpl	r3, #0
 800b638:	2300      	movmi	r3, #0
 800b63a:	9206      	str	r2, [sp, #24]
 800b63c:	bf54      	ite	pl
 800b63e:	9300      	strpl	r3, [sp, #0]
 800b640:	9306      	strmi	r3, [sp, #24]
 800b642:	2f00      	cmp	r7, #0
 800b644:	db39      	blt.n	800b6ba <_dtoa_r+0x21a>
 800b646:	9b06      	ldr	r3, [sp, #24]
 800b648:	970d      	str	r7, [sp, #52]	@ 0x34
 800b64a:	443b      	add	r3, r7
 800b64c:	9306      	str	r3, [sp, #24]
 800b64e:	2300      	movs	r3, #0
 800b650:	9308      	str	r3, [sp, #32]
 800b652:	9b07      	ldr	r3, [sp, #28]
 800b654:	2b09      	cmp	r3, #9
 800b656:	d863      	bhi.n	800b720 <_dtoa_r+0x280>
 800b658:	2b05      	cmp	r3, #5
 800b65a:	bfc4      	itt	gt
 800b65c:	3b04      	subgt	r3, #4
 800b65e:	9307      	strgt	r3, [sp, #28]
 800b660:	9b07      	ldr	r3, [sp, #28]
 800b662:	f1a3 0302 	sub.w	r3, r3, #2
 800b666:	bfcc      	ite	gt
 800b668:	2400      	movgt	r4, #0
 800b66a:	2401      	movle	r4, #1
 800b66c:	2b03      	cmp	r3, #3
 800b66e:	d863      	bhi.n	800b738 <_dtoa_r+0x298>
 800b670:	e8df f003 	tbb	[pc, r3]
 800b674:	2b375452 	.word	0x2b375452
 800b678:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b67c:	441e      	add	r6, r3
 800b67e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b682:	2b20      	cmp	r3, #32
 800b684:	bfc1      	itttt	gt
 800b686:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b68a:	409f      	lslgt	r7, r3
 800b68c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b690:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b694:	bfd6      	itet	le
 800b696:	f1c3 0320 	rsble	r3, r3, #32
 800b69a:	ea47 0003 	orrgt.w	r0, r7, r3
 800b69e:	fa04 f003 	lslle.w	r0, r4, r3
 800b6a2:	f7f4 ff57 	bl	8000554 <__aeabi_ui2d>
 800b6a6:	2201      	movs	r2, #1
 800b6a8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b6ac:	3e01      	subs	r6, #1
 800b6ae:	9212      	str	r2, [sp, #72]	@ 0x48
 800b6b0:	e776      	b.n	800b5a0 <_dtoa_r+0x100>
 800b6b2:	2301      	movs	r3, #1
 800b6b4:	e7b7      	b.n	800b626 <_dtoa_r+0x186>
 800b6b6:	9010      	str	r0, [sp, #64]	@ 0x40
 800b6b8:	e7b6      	b.n	800b628 <_dtoa_r+0x188>
 800b6ba:	9b00      	ldr	r3, [sp, #0]
 800b6bc:	1bdb      	subs	r3, r3, r7
 800b6be:	9300      	str	r3, [sp, #0]
 800b6c0:	427b      	negs	r3, r7
 800b6c2:	9308      	str	r3, [sp, #32]
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	930d      	str	r3, [sp, #52]	@ 0x34
 800b6c8:	e7c3      	b.n	800b652 <_dtoa_r+0x1b2>
 800b6ca:	2301      	movs	r3, #1
 800b6cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b6d0:	eb07 0b03 	add.w	fp, r7, r3
 800b6d4:	f10b 0301 	add.w	r3, fp, #1
 800b6d8:	2b01      	cmp	r3, #1
 800b6da:	9303      	str	r3, [sp, #12]
 800b6dc:	bfb8      	it	lt
 800b6de:	2301      	movlt	r3, #1
 800b6e0:	e006      	b.n	800b6f0 <_dtoa_r+0x250>
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	dd28      	ble.n	800b73e <_dtoa_r+0x29e>
 800b6ec:	469b      	mov	fp, r3
 800b6ee:	9303      	str	r3, [sp, #12]
 800b6f0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b6f4:	2100      	movs	r1, #0
 800b6f6:	2204      	movs	r2, #4
 800b6f8:	f102 0514 	add.w	r5, r2, #20
 800b6fc:	429d      	cmp	r5, r3
 800b6fe:	d926      	bls.n	800b74e <_dtoa_r+0x2ae>
 800b700:	6041      	str	r1, [r0, #4]
 800b702:	4648      	mov	r0, r9
 800b704:	f000 fd9c 	bl	800c240 <_Balloc>
 800b708:	4682      	mov	sl, r0
 800b70a:	2800      	cmp	r0, #0
 800b70c:	d142      	bne.n	800b794 <_dtoa_r+0x2f4>
 800b70e:	4b1e      	ldr	r3, [pc, #120]	@ (800b788 <_dtoa_r+0x2e8>)
 800b710:	4602      	mov	r2, r0
 800b712:	f240 11af 	movw	r1, #431	@ 0x1af
 800b716:	e6da      	b.n	800b4ce <_dtoa_r+0x2e>
 800b718:	2300      	movs	r3, #0
 800b71a:	e7e3      	b.n	800b6e4 <_dtoa_r+0x244>
 800b71c:	2300      	movs	r3, #0
 800b71e:	e7d5      	b.n	800b6cc <_dtoa_r+0x22c>
 800b720:	2401      	movs	r4, #1
 800b722:	2300      	movs	r3, #0
 800b724:	9307      	str	r3, [sp, #28]
 800b726:	9409      	str	r4, [sp, #36]	@ 0x24
 800b728:	f04f 3bff 	mov.w	fp, #4294967295
 800b72c:	2200      	movs	r2, #0
 800b72e:	f8cd b00c 	str.w	fp, [sp, #12]
 800b732:	2312      	movs	r3, #18
 800b734:	920c      	str	r2, [sp, #48]	@ 0x30
 800b736:	e7db      	b.n	800b6f0 <_dtoa_r+0x250>
 800b738:	2301      	movs	r3, #1
 800b73a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b73c:	e7f4      	b.n	800b728 <_dtoa_r+0x288>
 800b73e:	f04f 0b01 	mov.w	fp, #1
 800b742:	f8cd b00c 	str.w	fp, [sp, #12]
 800b746:	465b      	mov	r3, fp
 800b748:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b74c:	e7d0      	b.n	800b6f0 <_dtoa_r+0x250>
 800b74e:	3101      	adds	r1, #1
 800b750:	0052      	lsls	r2, r2, #1
 800b752:	e7d1      	b.n	800b6f8 <_dtoa_r+0x258>
 800b754:	f3af 8000 	nop.w
 800b758:	636f4361 	.word	0x636f4361
 800b75c:	3fd287a7 	.word	0x3fd287a7
 800b760:	8b60c8b3 	.word	0x8b60c8b3
 800b764:	3fc68a28 	.word	0x3fc68a28
 800b768:	509f79fb 	.word	0x509f79fb
 800b76c:	3fd34413 	.word	0x3fd34413
 800b770:	0800e439 	.word	0x0800e439
 800b774:	0800e450 	.word	0x0800e450
 800b778:	7ff00000 	.word	0x7ff00000
 800b77c:	0800e409 	.word	0x0800e409
 800b780:	3ff80000 	.word	0x3ff80000
 800b784:	0800e5a0 	.word	0x0800e5a0
 800b788:	0800e4a8 	.word	0x0800e4a8
 800b78c:	0800e435 	.word	0x0800e435
 800b790:	0800e408 	.word	0x0800e408
 800b794:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b798:	6018      	str	r0, [r3, #0]
 800b79a:	9b03      	ldr	r3, [sp, #12]
 800b79c:	2b0e      	cmp	r3, #14
 800b79e:	f200 80a1 	bhi.w	800b8e4 <_dtoa_r+0x444>
 800b7a2:	2c00      	cmp	r4, #0
 800b7a4:	f000 809e 	beq.w	800b8e4 <_dtoa_r+0x444>
 800b7a8:	2f00      	cmp	r7, #0
 800b7aa:	dd33      	ble.n	800b814 <_dtoa_r+0x374>
 800b7ac:	4b9c      	ldr	r3, [pc, #624]	@ (800ba20 <_dtoa_r+0x580>)
 800b7ae:	f007 020f 	and.w	r2, r7, #15
 800b7b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b7b6:	ed93 7b00 	vldr	d7, [r3]
 800b7ba:	05f8      	lsls	r0, r7, #23
 800b7bc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b7c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b7c4:	d516      	bpl.n	800b7f4 <_dtoa_r+0x354>
 800b7c6:	4b97      	ldr	r3, [pc, #604]	@ (800ba24 <_dtoa_r+0x584>)
 800b7c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b7cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b7d0:	f7f5 f864 	bl	800089c <__aeabi_ddiv>
 800b7d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7d8:	f004 040f 	and.w	r4, r4, #15
 800b7dc:	2603      	movs	r6, #3
 800b7de:	4d91      	ldr	r5, [pc, #580]	@ (800ba24 <_dtoa_r+0x584>)
 800b7e0:	b954      	cbnz	r4, 800b7f8 <_dtoa_r+0x358>
 800b7e2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b7e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b7ea:	f7f5 f857 	bl	800089c <__aeabi_ddiv>
 800b7ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7f2:	e028      	b.n	800b846 <_dtoa_r+0x3a6>
 800b7f4:	2602      	movs	r6, #2
 800b7f6:	e7f2      	b.n	800b7de <_dtoa_r+0x33e>
 800b7f8:	07e1      	lsls	r1, r4, #31
 800b7fa:	d508      	bpl.n	800b80e <_dtoa_r+0x36e>
 800b7fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b800:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b804:	f7f4 ff20 	bl	8000648 <__aeabi_dmul>
 800b808:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b80c:	3601      	adds	r6, #1
 800b80e:	1064      	asrs	r4, r4, #1
 800b810:	3508      	adds	r5, #8
 800b812:	e7e5      	b.n	800b7e0 <_dtoa_r+0x340>
 800b814:	f000 80af 	beq.w	800b976 <_dtoa_r+0x4d6>
 800b818:	427c      	negs	r4, r7
 800b81a:	4b81      	ldr	r3, [pc, #516]	@ (800ba20 <_dtoa_r+0x580>)
 800b81c:	4d81      	ldr	r5, [pc, #516]	@ (800ba24 <_dtoa_r+0x584>)
 800b81e:	f004 020f 	and.w	r2, r4, #15
 800b822:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b82a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b82e:	f7f4 ff0b 	bl	8000648 <__aeabi_dmul>
 800b832:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b836:	1124      	asrs	r4, r4, #4
 800b838:	2300      	movs	r3, #0
 800b83a:	2602      	movs	r6, #2
 800b83c:	2c00      	cmp	r4, #0
 800b83e:	f040 808f 	bne.w	800b960 <_dtoa_r+0x4c0>
 800b842:	2b00      	cmp	r3, #0
 800b844:	d1d3      	bne.n	800b7ee <_dtoa_r+0x34e>
 800b846:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b848:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	f000 8094 	beq.w	800b97a <_dtoa_r+0x4da>
 800b852:	4b75      	ldr	r3, [pc, #468]	@ (800ba28 <_dtoa_r+0x588>)
 800b854:	2200      	movs	r2, #0
 800b856:	4620      	mov	r0, r4
 800b858:	4629      	mov	r1, r5
 800b85a:	f7f5 f967 	bl	8000b2c <__aeabi_dcmplt>
 800b85e:	2800      	cmp	r0, #0
 800b860:	f000 808b 	beq.w	800b97a <_dtoa_r+0x4da>
 800b864:	9b03      	ldr	r3, [sp, #12]
 800b866:	2b00      	cmp	r3, #0
 800b868:	f000 8087 	beq.w	800b97a <_dtoa_r+0x4da>
 800b86c:	f1bb 0f00 	cmp.w	fp, #0
 800b870:	dd34      	ble.n	800b8dc <_dtoa_r+0x43c>
 800b872:	4620      	mov	r0, r4
 800b874:	4b6d      	ldr	r3, [pc, #436]	@ (800ba2c <_dtoa_r+0x58c>)
 800b876:	2200      	movs	r2, #0
 800b878:	4629      	mov	r1, r5
 800b87a:	f7f4 fee5 	bl	8000648 <__aeabi_dmul>
 800b87e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b882:	f107 38ff 	add.w	r8, r7, #4294967295
 800b886:	3601      	adds	r6, #1
 800b888:	465c      	mov	r4, fp
 800b88a:	4630      	mov	r0, r6
 800b88c:	f7f4 fe72 	bl	8000574 <__aeabi_i2d>
 800b890:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b894:	f7f4 fed8 	bl	8000648 <__aeabi_dmul>
 800b898:	4b65      	ldr	r3, [pc, #404]	@ (800ba30 <_dtoa_r+0x590>)
 800b89a:	2200      	movs	r2, #0
 800b89c:	f7f4 fd1e 	bl	80002dc <__adddf3>
 800b8a0:	4605      	mov	r5, r0
 800b8a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b8a6:	2c00      	cmp	r4, #0
 800b8a8:	d16a      	bne.n	800b980 <_dtoa_r+0x4e0>
 800b8aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8ae:	4b61      	ldr	r3, [pc, #388]	@ (800ba34 <_dtoa_r+0x594>)
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	f7f4 fd11 	bl	80002d8 <__aeabi_dsub>
 800b8b6:	4602      	mov	r2, r0
 800b8b8:	460b      	mov	r3, r1
 800b8ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b8be:	462a      	mov	r2, r5
 800b8c0:	4633      	mov	r3, r6
 800b8c2:	f7f5 f951 	bl	8000b68 <__aeabi_dcmpgt>
 800b8c6:	2800      	cmp	r0, #0
 800b8c8:	f040 8298 	bne.w	800bdfc <_dtoa_r+0x95c>
 800b8cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8d0:	462a      	mov	r2, r5
 800b8d2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b8d6:	f7f5 f929 	bl	8000b2c <__aeabi_dcmplt>
 800b8da:	bb38      	cbnz	r0, 800b92c <_dtoa_r+0x48c>
 800b8dc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b8e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b8e4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	f2c0 8157 	blt.w	800bb9a <_dtoa_r+0x6fa>
 800b8ec:	2f0e      	cmp	r7, #14
 800b8ee:	f300 8154 	bgt.w	800bb9a <_dtoa_r+0x6fa>
 800b8f2:	4b4b      	ldr	r3, [pc, #300]	@ (800ba20 <_dtoa_r+0x580>)
 800b8f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b8f8:	ed93 7b00 	vldr	d7, [r3]
 800b8fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	ed8d 7b00 	vstr	d7, [sp]
 800b904:	f280 80e5 	bge.w	800bad2 <_dtoa_r+0x632>
 800b908:	9b03      	ldr	r3, [sp, #12]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	f300 80e1 	bgt.w	800bad2 <_dtoa_r+0x632>
 800b910:	d10c      	bne.n	800b92c <_dtoa_r+0x48c>
 800b912:	4b48      	ldr	r3, [pc, #288]	@ (800ba34 <_dtoa_r+0x594>)
 800b914:	2200      	movs	r2, #0
 800b916:	ec51 0b17 	vmov	r0, r1, d7
 800b91a:	f7f4 fe95 	bl	8000648 <__aeabi_dmul>
 800b91e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b922:	f7f5 f917 	bl	8000b54 <__aeabi_dcmpge>
 800b926:	2800      	cmp	r0, #0
 800b928:	f000 8266 	beq.w	800bdf8 <_dtoa_r+0x958>
 800b92c:	2400      	movs	r4, #0
 800b92e:	4625      	mov	r5, r4
 800b930:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b932:	4656      	mov	r6, sl
 800b934:	ea6f 0803 	mvn.w	r8, r3
 800b938:	2700      	movs	r7, #0
 800b93a:	4621      	mov	r1, r4
 800b93c:	4648      	mov	r0, r9
 800b93e:	f000 fcbf 	bl	800c2c0 <_Bfree>
 800b942:	2d00      	cmp	r5, #0
 800b944:	f000 80bd 	beq.w	800bac2 <_dtoa_r+0x622>
 800b948:	b12f      	cbz	r7, 800b956 <_dtoa_r+0x4b6>
 800b94a:	42af      	cmp	r7, r5
 800b94c:	d003      	beq.n	800b956 <_dtoa_r+0x4b6>
 800b94e:	4639      	mov	r1, r7
 800b950:	4648      	mov	r0, r9
 800b952:	f000 fcb5 	bl	800c2c0 <_Bfree>
 800b956:	4629      	mov	r1, r5
 800b958:	4648      	mov	r0, r9
 800b95a:	f000 fcb1 	bl	800c2c0 <_Bfree>
 800b95e:	e0b0      	b.n	800bac2 <_dtoa_r+0x622>
 800b960:	07e2      	lsls	r2, r4, #31
 800b962:	d505      	bpl.n	800b970 <_dtoa_r+0x4d0>
 800b964:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b968:	f7f4 fe6e 	bl	8000648 <__aeabi_dmul>
 800b96c:	3601      	adds	r6, #1
 800b96e:	2301      	movs	r3, #1
 800b970:	1064      	asrs	r4, r4, #1
 800b972:	3508      	adds	r5, #8
 800b974:	e762      	b.n	800b83c <_dtoa_r+0x39c>
 800b976:	2602      	movs	r6, #2
 800b978:	e765      	b.n	800b846 <_dtoa_r+0x3a6>
 800b97a:	9c03      	ldr	r4, [sp, #12]
 800b97c:	46b8      	mov	r8, r7
 800b97e:	e784      	b.n	800b88a <_dtoa_r+0x3ea>
 800b980:	4b27      	ldr	r3, [pc, #156]	@ (800ba20 <_dtoa_r+0x580>)
 800b982:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b984:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b988:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b98c:	4454      	add	r4, sl
 800b98e:	2900      	cmp	r1, #0
 800b990:	d054      	beq.n	800ba3c <_dtoa_r+0x59c>
 800b992:	4929      	ldr	r1, [pc, #164]	@ (800ba38 <_dtoa_r+0x598>)
 800b994:	2000      	movs	r0, #0
 800b996:	f7f4 ff81 	bl	800089c <__aeabi_ddiv>
 800b99a:	4633      	mov	r3, r6
 800b99c:	462a      	mov	r2, r5
 800b99e:	f7f4 fc9b 	bl	80002d8 <__aeabi_dsub>
 800b9a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b9a6:	4656      	mov	r6, sl
 800b9a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b9ac:	f7f5 f8fc 	bl	8000ba8 <__aeabi_d2iz>
 800b9b0:	4605      	mov	r5, r0
 800b9b2:	f7f4 fddf 	bl	8000574 <__aeabi_i2d>
 800b9b6:	4602      	mov	r2, r0
 800b9b8:	460b      	mov	r3, r1
 800b9ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b9be:	f7f4 fc8b 	bl	80002d8 <__aeabi_dsub>
 800b9c2:	3530      	adds	r5, #48	@ 0x30
 800b9c4:	4602      	mov	r2, r0
 800b9c6:	460b      	mov	r3, r1
 800b9c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b9cc:	f806 5b01 	strb.w	r5, [r6], #1
 800b9d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b9d4:	f7f5 f8aa 	bl	8000b2c <__aeabi_dcmplt>
 800b9d8:	2800      	cmp	r0, #0
 800b9da:	d172      	bne.n	800bac2 <_dtoa_r+0x622>
 800b9dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b9e0:	4911      	ldr	r1, [pc, #68]	@ (800ba28 <_dtoa_r+0x588>)
 800b9e2:	2000      	movs	r0, #0
 800b9e4:	f7f4 fc78 	bl	80002d8 <__aeabi_dsub>
 800b9e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b9ec:	f7f5 f89e 	bl	8000b2c <__aeabi_dcmplt>
 800b9f0:	2800      	cmp	r0, #0
 800b9f2:	f040 80b4 	bne.w	800bb5e <_dtoa_r+0x6be>
 800b9f6:	42a6      	cmp	r6, r4
 800b9f8:	f43f af70 	beq.w	800b8dc <_dtoa_r+0x43c>
 800b9fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ba00:	4b0a      	ldr	r3, [pc, #40]	@ (800ba2c <_dtoa_r+0x58c>)
 800ba02:	2200      	movs	r2, #0
 800ba04:	f7f4 fe20 	bl	8000648 <__aeabi_dmul>
 800ba08:	4b08      	ldr	r3, [pc, #32]	@ (800ba2c <_dtoa_r+0x58c>)
 800ba0a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ba0e:	2200      	movs	r2, #0
 800ba10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba14:	f7f4 fe18 	bl	8000648 <__aeabi_dmul>
 800ba18:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ba1c:	e7c4      	b.n	800b9a8 <_dtoa_r+0x508>
 800ba1e:	bf00      	nop
 800ba20:	0800e5a0 	.word	0x0800e5a0
 800ba24:	0800e578 	.word	0x0800e578
 800ba28:	3ff00000 	.word	0x3ff00000
 800ba2c:	40240000 	.word	0x40240000
 800ba30:	401c0000 	.word	0x401c0000
 800ba34:	40140000 	.word	0x40140000
 800ba38:	3fe00000 	.word	0x3fe00000
 800ba3c:	4631      	mov	r1, r6
 800ba3e:	4628      	mov	r0, r5
 800ba40:	f7f4 fe02 	bl	8000648 <__aeabi_dmul>
 800ba44:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ba48:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ba4a:	4656      	mov	r6, sl
 800ba4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba50:	f7f5 f8aa 	bl	8000ba8 <__aeabi_d2iz>
 800ba54:	4605      	mov	r5, r0
 800ba56:	f7f4 fd8d 	bl	8000574 <__aeabi_i2d>
 800ba5a:	4602      	mov	r2, r0
 800ba5c:	460b      	mov	r3, r1
 800ba5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba62:	f7f4 fc39 	bl	80002d8 <__aeabi_dsub>
 800ba66:	3530      	adds	r5, #48	@ 0x30
 800ba68:	f806 5b01 	strb.w	r5, [r6], #1
 800ba6c:	4602      	mov	r2, r0
 800ba6e:	460b      	mov	r3, r1
 800ba70:	42a6      	cmp	r6, r4
 800ba72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ba76:	f04f 0200 	mov.w	r2, #0
 800ba7a:	d124      	bne.n	800bac6 <_dtoa_r+0x626>
 800ba7c:	4baf      	ldr	r3, [pc, #700]	@ (800bd3c <_dtoa_r+0x89c>)
 800ba7e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ba82:	f7f4 fc2b 	bl	80002dc <__adddf3>
 800ba86:	4602      	mov	r2, r0
 800ba88:	460b      	mov	r3, r1
 800ba8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba8e:	f7f5 f86b 	bl	8000b68 <__aeabi_dcmpgt>
 800ba92:	2800      	cmp	r0, #0
 800ba94:	d163      	bne.n	800bb5e <_dtoa_r+0x6be>
 800ba96:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ba9a:	49a8      	ldr	r1, [pc, #672]	@ (800bd3c <_dtoa_r+0x89c>)
 800ba9c:	2000      	movs	r0, #0
 800ba9e:	f7f4 fc1b 	bl	80002d8 <__aeabi_dsub>
 800baa2:	4602      	mov	r2, r0
 800baa4:	460b      	mov	r3, r1
 800baa6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800baaa:	f7f5 f83f 	bl	8000b2c <__aeabi_dcmplt>
 800baae:	2800      	cmp	r0, #0
 800bab0:	f43f af14 	beq.w	800b8dc <_dtoa_r+0x43c>
 800bab4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800bab6:	1e73      	subs	r3, r6, #1
 800bab8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800baba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800babe:	2b30      	cmp	r3, #48	@ 0x30
 800bac0:	d0f8      	beq.n	800bab4 <_dtoa_r+0x614>
 800bac2:	4647      	mov	r7, r8
 800bac4:	e03b      	b.n	800bb3e <_dtoa_r+0x69e>
 800bac6:	4b9e      	ldr	r3, [pc, #632]	@ (800bd40 <_dtoa_r+0x8a0>)
 800bac8:	f7f4 fdbe 	bl	8000648 <__aeabi_dmul>
 800bacc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bad0:	e7bc      	b.n	800ba4c <_dtoa_r+0x5ac>
 800bad2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bad6:	4656      	mov	r6, sl
 800bad8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800badc:	4620      	mov	r0, r4
 800bade:	4629      	mov	r1, r5
 800bae0:	f7f4 fedc 	bl	800089c <__aeabi_ddiv>
 800bae4:	f7f5 f860 	bl	8000ba8 <__aeabi_d2iz>
 800bae8:	4680      	mov	r8, r0
 800baea:	f7f4 fd43 	bl	8000574 <__aeabi_i2d>
 800baee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800baf2:	f7f4 fda9 	bl	8000648 <__aeabi_dmul>
 800baf6:	4602      	mov	r2, r0
 800baf8:	460b      	mov	r3, r1
 800bafa:	4620      	mov	r0, r4
 800bafc:	4629      	mov	r1, r5
 800bafe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bb02:	f7f4 fbe9 	bl	80002d8 <__aeabi_dsub>
 800bb06:	f806 4b01 	strb.w	r4, [r6], #1
 800bb0a:	9d03      	ldr	r5, [sp, #12]
 800bb0c:	eba6 040a 	sub.w	r4, r6, sl
 800bb10:	42a5      	cmp	r5, r4
 800bb12:	4602      	mov	r2, r0
 800bb14:	460b      	mov	r3, r1
 800bb16:	d133      	bne.n	800bb80 <_dtoa_r+0x6e0>
 800bb18:	f7f4 fbe0 	bl	80002dc <__adddf3>
 800bb1c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb20:	4604      	mov	r4, r0
 800bb22:	460d      	mov	r5, r1
 800bb24:	f7f5 f820 	bl	8000b68 <__aeabi_dcmpgt>
 800bb28:	b9c0      	cbnz	r0, 800bb5c <_dtoa_r+0x6bc>
 800bb2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb2e:	4620      	mov	r0, r4
 800bb30:	4629      	mov	r1, r5
 800bb32:	f7f4 fff1 	bl	8000b18 <__aeabi_dcmpeq>
 800bb36:	b110      	cbz	r0, 800bb3e <_dtoa_r+0x69e>
 800bb38:	f018 0f01 	tst.w	r8, #1
 800bb3c:	d10e      	bne.n	800bb5c <_dtoa_r+0x6bc>
 800bb3e:	9902      	ldr	r1, [sp, #8]
 800bb40:	4648      	mov	r0, r9
 800bb42:	f000 fbbd 	bl	800c2c0 <_Bfree>
 800bb46:	2300      	movs	r3, #0
 800bb48:	7033      	strb	r3, [r6, #0]
 800bb4a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bb4c:	3701      	adds	r7, #1
 800bb4e:	601f      	str	r7, [r3, #0]
 800bb50:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	f000 824b 	beq.w	800bfee <_dtoa_r+0xb4e>
 800bb58:	601e      	str	r6, [r3, #0]
 800bb5a:	e248      	b.n	800bfee <_dtoa_r+0xb4e>
 800bb5c:	46b8      	mov	r8, r7
 800bb5e:	4633      	mov	r3, r6
 800bb60:	461e      	mov	r6, r3
 800bb62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bb66:	2a39      	cmp	r2, #57	@ 0x39
 800bb68:	d106      	bne.n	800bb78 <_dtoa_r+0x6d8>
 800bb6a:	459a      	cmp	sl, r3
 800bb6c:	d1f8      	bne.n	800bb60 <_dtoa_r+0x6c0>
 800bb6e:	2230      	movs	r2, #48	@ 0x30
 800bb70:	f108 0801 	add.w	r8, r8, #1
 800bb74:	f88a 2000 	strb.w	r2, [sl]
 800bb78:	781a      	ldrb	r2, [r3, #0]
 800bb7a:	3201      	adds	r2, #1
 800bb7c:	701a      	strb	r2, [r3, #0]
 800bb7e:	e7a0      	b.n	800bac2 <_dtoa_r+0x622>
 800bb80:	4b6f      	ldr	r3, [pc, #444]	@ (800bd40 <_dtoa_r+0x8a0>)
 800bb82:	2200      	movs	r2, #0
 800bb84:	f7f4 fd60 	bl	8000648 <__aeabi_dmul>
 800bb88:	2200      	movs	r2, #0
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	4604      	mov	r4, r0
 800bb8e:	460d      	mov	r5, r1
 800bb90:	f7f4 ffc2 	bl	8000b18 <__aeabi_dcmpeq>
 800bb94:	2800      	cmp	r0, #0
 800bb96:	d09f      	beq.n	800bad8 <_dtoa_r+0x638>
 800bb98:	e7d1      	b.n	800bb3e <_dtoa_r+0x69e>
 800bb9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb9c:	2a00      	cmp	r2, #0
 800bb9e:	f000 80ea 	beq.w	800bd76 <_dtoa_r+0x8d6>
 800bba2:	9a07      	ldr	r2, [sp, #28]
 800bba4:	2a01      	cmp	r2, #1
 800bba6:	f300 80cd 	bgt.w	800bd44 <_dtoa_r+0x8a4>
 800bbaa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bbac:	2a00      	cmp	r2, #0
 800bbae:	f000 80c1 	beq.w	800bd34 <_dtoa_r+0x894>
 800bbb2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bbb6:	9c08      	ldr	r4, [sp, #32]
 800bbb8:	9e00      	ldr	r6, [sp, #0]
 800bbba:	9a00      	ldr	r2, [sp, #0]
 800bbbc:	441a      	add	r2, r3
 800bbbe:	9200      	str	r2, [sp, #0]
 800bbc0:	9a06      	ldr	r2, [sp, #24]
 800bbc2:	2101      	movs	r1, #1
 800bbc4:	441a      	add	r2, r3
 800bbc6:	4648      	mov	r0, r9
 800bbc8:	9206      	str	r2, [sp, #24]
 800bbca:	f000 fc2d 	bl	800c428 <__i2b>
 800bbce:	4605      	mov	r5, r0
 800bbd0:	b166      	cbz	r6, 800bbec <_dtoa_r+0x74c>
 800bbd2:	9b06      	ldr	r3, [sp, #24]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	dd09      	ble.n	800bbec <_dtoa_r+0x74c>
 800bbd8:	42b3      	cmp	r3, r6
 800bbda:	9a00      	ldr	r2, [sp, #0]
 800bbdc:	bfa8      	it	ge
 800bbde:	4633      	movge	r3, r6
 800bbe0:	1ad2      	subs	r2, r2, r3
 800bbe2:	9200      	str	r2, [sp, #0]
 800bbe4:	9a06      	ldr	r2, [sp, #24]
 800bbe6:	1af6      	subs	r6, r6, r3
 800bbe8:	1ad3      	subs	r3, r2, r3
 800bbea:	9306      	str	r3, [sp, #24]
 800bbec:	9b08      	ldr	r3, [sp, #32]
 800bbee:	b30b      	cbz	r3, 800bc34 <_dtoa_r+0x794>
 800bbf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	f000 80c6 	beq.w	800bd84 <_dtoa_r+0x8e4>
 800bbf8:	2c00      	cmp	r4, #0
 800bbfa:	f000 80c0 	beq.w	800bd7e <_dtoa_r+0x8de>
 800bbfe:	4629      	mov	r1, r5
 800bc00:	4622      	mov	r2, r4
 800bc02:	4648      	mov	r0, r9
 800bc04:	f000 fcc8 	bl	800c598 <__pow5mult>
 800bc08:	9a02      	ldr	r2, [sp, #8]
 800bc0a:	4601      	mov	r1, r0
 800bc0c:	4605      	mov	r5, r0
 800bc0e:	4648      	mov	r0, r9
 800bc10:	f000 fc20 	bl	800c454 <__multiply>
 800bc14:	9902      	ldr	r1, [sp, #8]
 800bc16:	4680      	mov	r8, r0
 800bc18:	4648      	mov	r0, r9
 800bc1a:	f000 fb51 	bl	800c2c0 <_Bfree>
 800bc1e:	9b08      	ldr	r3, [sp, #32]
 800bc20:	1b1b      	subs	r3, r3, r4
 800bc22:	9308      	str	r3, [sp, #32]
 800bc24:	f000 80b1 	beq.w	800bd8a <_dtoa_r+0x8ea>
 800bc28:	9a08      	ldr	r2, [sp, #32]
 800bc2a:	4641      	mov	r1, r8
 800bc2c:	4648      	mov	r0, r9
 800bc2e:	f000 fcb3 	bl	800c598 <__pow5mult>
 800bc32:	9002      	str	r0, [sp, #8]
 800bc34:	2101      	movs	r1, #1
 800bc36:	4648      	mov	r0, r9
 800bc38:	f000 fbf6 	bl	800c428 <__i2b>
 800bc3c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc3e:	4604      	mov	r4, r0
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	f000 81d8 	beq.w	800bff6 <_dtoa_r+0xb56>
 800bc46:	461a      	mov	r2, r3
 800bc48:	4601      	mov	r1, r0
 800bc4a:	4648      	mov	r0, r9
 800bc4c:	f000 fca4 	bl	800c598 <__pow5mult>
 800bc50:	9b07      	ldr	r3, [sp, #28]
 800bc52:	2b01      	cmp	r3, #1
 800bc54:	4604      	mov	r4, r0
 800bc56:	f300 809f 	bgt.w	800bd98 <_dtoa_r+0x8f8>
 800bc5a:	9b04      	ldr	r3, [sp, #16]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	f040 8097 	bne.w	800bd90 <_dtoa_r+0x8f0>
 800bc62:	9b05      	ldr	r3, [sp, #20]
 800bc64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	f040 8093 	bne.w	800bd94 <_dtoa_r+0x8f4>
 800bc6e:	9b05      	ldr	r3, [sp, #20]
 800bc70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bc74:	0d1b      	lsrs	r3, r3, #20
 800bc76:	051b      	lsls	r3, r3, #20
 800bc78:	b133      	cbz	r3, 800bc88 <_dtoa_r+0x7e8>
 800bc7a:	9b00      	ldr	r3, [sp, #0]
 800bc7c:	3301      	adds	r3, #1
 800bc7e:	9300      	str	r3, [sp, #0]
 800bc80:	9b06      	ldr	r3, [sp, #24]
 800bc82:	3301      	adds	r3, #1
 800bc84:	9306      	str	r3, [sp, #24]
 800bc86:	2301      	movs	r3, #1
 800bc88:	9308      	str	r3, [sp, #32]
 800bc8a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	f000 81b8 	beq.w	800c002 <_dtoa_r+0xb62>
 800bc92:	6923      	ldr	r3, [r4, #16]
 800bc94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bc98:	6918      	ldr	r0, [r3, #16]
 800bc9a:	f000 fb79 	bl	800c390 <__hi0bits>
 800bc9e:	f1c0 0020 	rsb	r0, r0, #32
 800bca2:	9b06      	ldr	r3, [sp, #24]
 800bca4:	4418      	add	r0, r3
 800bca6:	f010 001f 	ands.w	r0, r0, #31
 800bcaa:	f000 8082 	beq.w	800bdb2 <_dtoa_r+0x912>
 800bcae:	f1c0 0320 	rsb	r3, r0, #32
 800bcb2:	2b04      	cmp	r3, #4
 800bcb4:	dd73      	ble.n	800bd9e <_dtoa_r+0x8fe>
 800bcb6:	9b00      	ldr	r3, [sp, #0]
 800bcb8:	f1c0 001c 	rsb	r0, r0, #28
 800bcbc:	4403      	add	r3, r0
 800bcbe:	9300      	str	r3, [sp, #0]
 800bcc0:	9b06      	ldr	r3, [sp, #24]
 800bcc2:	4403      	add	r3, r0
 800bcc4:	4406      	add	r6, r0
 800bcc6:	9306      	str	r3, [sp, #24]
 800bcc8:	9b00      	ldr	r3, [sp, #0]
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	dd05      	ble.n	800bcda <_dtoa_r+0x83a>
 800bcce:	9902      	ldr	r1, [sp, #8]
 800bcd0:	461a      	mov	r2, r3
 800bcd2:	4648      	mov	r0, r9
 800bcd4:	f000 fcba 	bl	800c64c <__lshift>
 800bcd8:	9002      	str	r0, [sp, #8]
 800bcda:	9b06      	ldr	r3, [sp, #24]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	dd05      	ble.n	800bcec <_dtoa_r+0x84c>
 800bce0:	4621      	mov	r1, r4
 800bce2:	461a      	mov	r2, r3
 800bce4:	4648      	mov	r0, r9
 800bce6:	f000 fcb1 	bl	800c64c <__lshift>
 800bcea:	4604      	mov	r4, r0
 800bcec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d061      	beq.n	800bdb6 <_dtoa_r+0x916>
 800bcf2:	9802      	ldr	r0, [sp, #8]
 800bcf4:	4621      	mov	r1, r4
 800bcf6:	f000 fd15 	bl	800c724 <__mcmp>
 800bcfa:	2800      	cmp	r0, #0
 800bcfc:	da5b      	bge.n	800bdb6 <_dtoa_r+0x916>
 800bcfe:	2300      	movs	r3, #0
 800bd00:	9902      	ldr	r1, [sp, #8]
 800bd02:	220a      	movs	r2, #10
 800bd04:	4648      	mov	r0, r9
 800bd06:	f000 fafd 	bl	800c304 <__multadd>
 800bd0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd0c:	9002      	str	r0, [sp, #8]
 800bd0e:	f107 38ff 	add.w	r8, r7, #4294967295
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	f000 8177 	beq.w	800c006 <_dtoa_r+0xb66>
 800bd18:	4629      	mov	r1, r5
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	220a      	movs	r2, #10
 800bd1e:	4648      	mov	r0, r9
 800bd20:	f000 faf0 	bl	800c304 <__multadd>
 800bd24:	f1bb 0f00 	cmp.w	fp, #0
 800bd28:	4605      	mov	r5, r0
 800bd2a:	dc6f      	bgt.n	800be0c <_dtoa_r+0x96c>
 800bd2c:	9b07      	ldr	r3, [sp, #28]
 800bd2e:	2b02      	cmp	r3, #2
 800bd30:	dc49      	bgt.n	800bdc6 <_dtoa_r+0x926>
 800bd32:	e06b      	b.n	800be0c <_dtoa_r+0x96c>
 800bd34:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bd36:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bd3a:	e73c      	b.n	800bbb6 <_dtoa_r+0x716>
 800bd3c:	3fe00000 	.word	0x3fe00000
 800bd40:	40240000 	.word	0x40240000
 800bd44:	9b03      	ldr	r3, [sp, #12]
 800bd46:	1e5c      	subs	r4, r3, #1
 800bd48:	9b08      	ldr	r3, [sp, #32]
 800bd4a:	42a3      	cmp	r3, r4
 800bd4c:	db09      	blt.n	800bd62 <_dtoa_r+0x8c2>
 800bd4e:	1b1c      	subs	r4, r3, r4
 800bd50:	9b03      	ldr	r3, [sp, #12]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	f6bf af30 	bge.w	800bbb8 <_dtoa_r+0x718>
 800bd58:	9b00      	ldr	r3, [sp, #0]
 800bd5a:	9a03      	ldr	r2, [sp, #12]
 800bd5c:	1a9e      	subs	r6, r3, r2
 800bd5e:	2300      	movs	r3, #0
 800bd60:	e72b      	b.n	800bbba <_dtoa_r+0x71a>
 800bd62:	9b08      	ldr	r3, [sp, #32]
 800bd64:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bd66:	9408      	str	r4, [sp, #32]
 800bd68:	1ae3      	subs	r3, r4, r3
 800bd6a:	441a      	add	r2, r3
 800bd6c:	9e00      	ldr	r6, [sp, #0]
 800bd6e:	9b03      	ldr	r3, [sp, #12]
 800bd70:	920d      	str	r2, [sp, #52]	@ 0x34
 800bd72:	2400      	movs	r4, #0
 800bd74:	e721      	b.n	800bbba <_dtoa_r+0x71a>
 800bd76:	9c08      	ldr	r4, [sp, #32]
 800bd78:	9e00      	ldr	r6, [sp, #0]
 800bd7a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800bd7c:	e728      	b.n	800bbd0 <_dtoa_r+0x730>
 800bd7e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800bd82:	e751      	b.n	800bc28 <_dtoa_r+0x788>
 800bd84:	9a08      	ldr	r2, [sp, #32]
 800bd86:	9902      	ldr	r1, [sp, #8]
 800bd88:	e750      	b.n	800bc2c <_dtoa_r+0x78c>
 800bd8a:	f8cd 8008 	str.w	r8, [sp, #8]
 800bd8e:	e751      	b.n	800bc34 <_dtoa_r+0x794>
 800bd90:	2300      	movs	r3, #0
 800bd92:	e779      	b.n	800bc88 <_dtoa_r+0x7e8>
 800bd94:	9b04      	ldr	r3, [sp, #16]
 800bd96:	e777      	b.n	800bc88 <_dtoa_r+0x7e8>
 800bd98:	2300      	movs	r3, #0
 800bd9a:	9308      	str	r3, [sp, #32]
 800bd9c:	e779      	b.n	800bc92 <_dtoa_r+0x7f2>
 800bd9e:	d093      	beq.n	800bcc8 <_dtoa_r+0x828>
 800bda0:	9a00      	ldr	r2, [sp, #0]
 800bda2:	331c      	adds	r3, #28
 800bda4:	441a      	add	r2, r3
 800bda6:	9200      	str	r2, [sp, #0]
 800bda8:	9a06      	ldr	r2, [sp, #24]
 800bdaa:	441a      	add	r2, r3
 800bdac:	441e      	add	r6, r3
 800bdae:	9206      	str	r2, [sp, #24]
 800bdb0:	e78a      	b.n	800bcc8 <_dtoa_r+0x828>
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	e7f4      	b.n	800bda0 <_dtoa_r+0x900>
 800bdb6:	9b03      	ldr	r3, [sp, #12]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	46b8      	mov	r8, r7
 800bdbc:	dc20      	bgt.n	800be00 <_dtoa_r+0x960>
 800bdbe:	469b      	mov	fp, r3
 800bdc0:	9b07      	ldr	r3, [sp, #28]
 800bdc2:	2b02      	cmp	r3, #2
 800bdc4:	dd1e      	ble.n	800be04 <_dtoa_r+0x964>
 800bdc6:	f1bb 0f00 	cmp.w	fp, #0
 800bdca:	f47f adb1 	bne.w	800b930 <_dtoa_r+0x490>
 800bdce:	4621      	mov	r1, r4
 800bdd0:	465b      	mov	r3, fp
 800bdd2:	2205      	movs	r2, #5
 800bdd4:	4648      	mov	r0, r9
 800bdd6:	f000 fa95 	bl	800c304 <__multadd>
 800bdda:	4601      	mov	r1, r0
 800bddc:	4604      	mov	r4, r0
 800bdde:	9802      	ldr	r0, [sp, #8]
 800bde0:	f000 fca0 	bl	800c724 <__mcmp>
 800bde4:	2800      	cmp	r0, #0
 800bde6:	f77f ada3 	ble.w	800b930 <_dtoa_r+0x490>
 800bdea:	4656      	mov	r6, sl
 800bdec:	2331      	movs	r3, #49	@ 0x31
 800bdee:	f806 3b01 	strb.w	r3, [r6], #1
 800bdf2:	f108 0801 	add.w	r8, r8, #1
 800bdf6:	e59f      	b.n	800b938 <_dtoa_r+0x498>
 800bdf8:	9c03      	ldr	r4, [sp, #12]
 800bdfa:	46b8      	mov	r8, r7
 800bdfc:	4625      	mov	r5, r4
 800bdfe:	e7f4      	b.n	800bdea <_dtoa_r+0x94a>
 800be00:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800be04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be06:	2b00      	cmp	r3, #0
 800be08:	f000 8101 	beq.w	800c00e <_dtoa_r+0xb6e>
 800be0c:	2e00      	cmp	r6, #0
 800be0e:	dd05      	ble.n	800be1c <_dtoa_r+0x97c>
 800be10:	4629      	mov	r1, r5
 800be12:	4632      	mov	r2, r6
 800be14:	4648      	mov	r0, r9
 800be16:	f000 fc19 	bl	800c64c <__lshift>
 800be1a:	4605      	mov	r5, r0
 800be1c:	9b08      	ldr	r3, [sp, #32]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d05c      	beq.n	800bedc <_dtoa_r+0xa3c>
 800be22:	6869      	ldr	r1, [r5, #4]
 800be24:	4648      	mov	r0, r9
 800be26:	f000 fa0b 	bl	800c240 <_Balloc>
 800be2a:	4606      	mov	r6, r0
 800be2c:	b928      	cbnz	r0, 800be3a <_dtoa_r+0x99a>
 800be2e:	4b82      	ldr	r3, [pc, #520]	@ (800c038 <_dtoa_r+0xb98>)
 800be30:	4602      	mov	r2, r0
 800be32:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800be36:	f7ff bb4a 	b.w	800b4ce <_dtoa_r+0x2e>
 800be3a:	692a      	ldr	r2, [r5, #16]
 800be3c:	3202      	adds	r2, #2
 800be3e:	0092      	lsls	r2, r2, #2
 800be40:	f105 010c 	add.w	r1, r5, #12
 800be44:	300c      	adds	r0, #12
 800be46:	f000 ffa3 	bl	800cd90 <memcpy>
 800be4a:	2201      	movs	r2, #1
 800be4c:	4631      	mov	r1, r6
 800be4e:	4648      	mov	r0, r9
 800be50:	f000 fbfc 	bl	800c64c <__lshift>
 800be54:	f10a 0301 	add.w	r3, sl, #1
 800be58:	9300      	str	r3, [sp, #0]
 800be5a:	eb0a 030b 	add.w	r3, sl, fp
 800be5e:	9308      	str	r3, [sp, #32]
 800be60:	9b04      	ldr	r3, [sp, #16]
 800be62:	f003 0301 	and.w	r3, r3, #1
 800be66:	462f      	mov	r7, r5
 800be68:	9306      	str	r3, [sp, #24]
 800be6a:	4605      	mov	r5, r0
 800be6c:	9b00      	ldr	r3, [sp, #0]
 800be6e:	9802      	ldr	r0, [sp, #8]
 800be70:	4621      	mov	r1, r4
 800be72:	f103 3bff 	add.w	fp, r3, #4294967295
 800be76:	f7ff fa8a 	bl	800b38e <quorem>
 800be7a:	4603      	mov	r3, r0
 800be7c:	3330      	adds	r3, #48	@ 0x30
 800be7e:	9003      	str	r0, [sp, #12]
 800be80:	4639      	mov	r1, r7
 800be82:	9802      	ldr	r0, [sp, #8]
 800be84:	9309      	str	r3, [sp, #36]	@ 0x24
 800be86:	f000 fc4d 	bl	800c724 <__mcmp>
 800be8a:	462a      	mov	r2, r5
 800be8c:	9004      	str	r0, [sp, #16]
 800be8e:	4621      	mov	r1, r4
 800be90:	4648      	mov	r0, r9
 800be92:	f000 fc63 	bl	800c75c <__mdiff>
 800be96:	68c2      	ldr	r2, [r0, #12]
 800be98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be9a:	4606      	mov	r6, r0
 800be9c:	bb02      	cbnz	r2, 800bee0 <_dtoa_r+0xa40>
 800be9e:	4601      	mov	r1, r0
 800bea0:	9802      	ldr	r0, [sp, #8]
 800bea2:	f000 fc3f 	bl	800c724 <__mcmp>
 800bea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bea8:	4602      	mov	r2, r0
 800beaa:	4631      	mov	r1, r6
 800beac:	4648      	mov	r0, r9
 800beae:	920c      	str	r2, [sp, #48]	@ 0x30
 800beb0:	9309      	str	r3, [sp, #36]	@ 0x24
 800beb2:	f000 fa05 	bl	800c2c0 <_Bfree>
 800beb6:	9b07      	ldr	r3, [sp, #28]
 800beb8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800beba:	9e00      	ldr	r6, [sp, #0]
 800bebc:	ea42 0103 	orr.w	r1, r2, r3
 800bec0:	9b06      	ldr	r3, [sp, #24]
 800bec2:	4319      	orrs	r1, r3
 800bec4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bec6:	d10d      	bne.n	800bee4 <_dtoa_r+0xa44>
 800bec8:	2b39      	cmp	r3, #57	@ 0x39
 800beca:	d027      	beq.n	800bf1c <_dtoa_r+0xa7c>
 800becc:	9a04      	ldr	r2, [sp, #16]
 800bece:	2a00      	cmp	r2, #0
 800bed0:	dd01      	ble.n	800bed6 <_dtoa_r+0xa36>
 800bed2:	9b03      	ldr	r3, [sp, #12]
 800bed4:	3331      	adds	r3, #49	@ 0x31
 800bed6:	f88b 3000 	strb.w	r3, [fp]
 800beda:	e52e      	b.n	800b93a <_dtoa_r+0x49a>
 800bedc:	4628      	mov	r0, r5
 800bede:	e7b9      	b.n	800be54 <_dtoa_r+0x9b4>
 800bee0:	2201      	movs	r2, #1
 800bee2:	e7e2      	b.n	800beaa <_dtoa_r+0xa0a>
 800bee4:	9904      	ldr	r1, [sp, #16]
 800bee6:	2900      	cmp	r1, #0
 800bee8:	db04      	blt.n	800bef4 <_dtoa_r+0xa54>
 800beea:	9807      	ldr	r0, [sp, #28]
 800beec:	4301      	orrs	r1, r0
 800beee:	9806      	ldr	r0, [sp, #24]
 800bef0:	4301      	orrs	r1, r0
 800bef2:	d120      	bne.n	800bf36 <_dtoa_r+0xa96>
 800bef4:	2a00      	cmp	r2, #0
 800bef6:	ddee      	ble.n	800bed6 <_dtoa_r+0xa36>
 800bef8:	9902      	ldr	r1, [sp, #8]
 800befa:	9300      	str	r3, [sp, #0]
 800befc:	2201      	movs	r2, #1
 800befe:	4648      	mov	r0, r9
 800bf00:	f000 fba4 	bl	800c64c <__lshift>
 800bf04:	4621      	mov	r1, r4
 800bf06:	9002      	str	r0, [sp, #8]
 800bf08:	f000 fc0c 	bl	800c724 <__mcmp>
 800bf0c:	2800      	cmp	r0, #0
 800bf0e:	9b00      	ldr	r3, [sp, #0]
 800bf10:	dc02      	bgt.n	800bf18 <_dtoa_r+0xa78>
 800bf12:	d1e0      	bne.n	800bed6 <_dtoa_r+0xa36>
 800bf14:	07da      	lsls	r2, r3, #31
 800bf16:	d5de      	bpl.n	800bed6 <_dtoa_r+0xa36>
 800bf18:	2b39      	cmp	r3, #57	@ 0x39
 800bf1a:	d1da      	bne.n	800bed2 <_dtoa_r+0xa32>
 800bf1c:	2339      	movs	r3, #57	@ 0x39
 800bf1e:	f88b 3000 	strb.w	r3, [fp]
 800bf22:	4633      	mov	r3, r6
 800bf24:	461e      	mov	r6, r3
 800bf26:	3b01      	subs	r3, #1
 800bf28:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bf2c:	2a39      	cmp	r2, #57	@ 0x39
 800bf2e:	d04e      	beq.n	800bfce <_dtoa_r+0xb2e>
 800bf30:	3201      	adds	r2, #1
 800bf32:	701a      	strb	r2, [r3, #0]
 800bf34:	e501      	b.n	800b93a <_dtoa_r+0x49a>
 800bf36:	2a00      	cmp	r2, #0
 800bf38:	dd03      	ble.n	800bf42 <_dtoa_r+0xaa2>
 800bf3a:	2b39      	cmp	r3, #57	@ 0x39
 800bf3c:	d0ee      	beq.n	800bf1c <_dtoa_r+0xa7c>
 800bf3e:	3301      	adds	r3, #1
 800bf40:	e7c9      	b.n	800bed6 <_dtoa_r+0xa36>
 800bf42:	9a00      	ldr	r2, [sp, #0]
 800bf44:	9908      	ldr	r1, [sp, #32]
 800bf46:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bf4a:	428a      	cmp	r2, r1
 800bf4c:	d028      	beq.n	800bfa0 <_dtoa_r+0xb00>
 800bf4e:	9902      	ldr	r1, [sp, #8]
 800bf50:	2300      	movs	r3, #0
 800bf52:	220a      	movs	r2, #10
 800bf54:	4648      	mov	r0, r9
 800bf56:	f000 f9d5 	bl	800c304 <__multadd>
 800bf5a:	42af      	cmp	r7, r5
 800bf5c:	9002      	str	r0, [sp, #8]
 800bf5e:	f04f 0300 	mov.w	r3, #0
 800bf62:	f04f 020a 	mov.w	r2, #10
 800bf66:	4639      	mov	r1, r7
 800bf68:	4648      	mov	r0, r9
 800bf6a:	d107      	bne.n	800bf7c <_dtoa_r+0xadc>
 800bf6c:	f000 f9ca 	bl	800c304 <__multadd>
 800bf70:	4607      	mov	r7, r0
 800bf72:	4605      	mov	r5, r0
 800bf74:	9b00      	ldr	r3, [sp, #0]
 800bf76:	3301      	adds	r3, #1
 800bf78:	9300      	str	r3, [sp, #0]
 800bf7a:	e777      	b.n	800be6c <_dtoa_r+0x9cc>
 800bf7c:	f000 f9c2 	bl	800c304 <__multadd>
 800bf80:	4629      	mov	r1, r5
 800bf82:	4607      	mov	r7, r0
 800bf84:	2300      	movs	r3, #0
 800bf86:	220a      	movs	r2, #10
 800bf88:	4648      	mov	r0, r9
 800bf8a:	f000 f9bb 	bl	800c304 <__multadd>
 800bf8e:	4605      	mov	r5, r0
 800bf90:	e7f0      	b.n	800bf74 <_dtoa_r+0xad4>
 800bf92:	f1bb 0f00 	cmp.w	fp, #0
 800bf96:	bfcc      	ite	gt
 800bf98:	465e      	movgt	r6, fp
 800bf9a:	2601      	movle	r6, #1
 800bf9c:	4456      	add	r6, sl
 800bf9e:	2700      	movs	r7, #0
 800bfa0:	9902      	ldr	r1, [sp, #8]
 800bfa2:	9300      	str	r3, [sp, #0]
 800bfa4:	2201      	movs	r2, #1
 800bfa6:	4648      	mov	r0, r9
 800bfa8:	f000 fb50 	bl	800c64c <__lshift>
 800bfac:	4621      	mov	r1, r4
 800bfae:	9002      	str	r0, [sp, #8]
 800bfb0:	f000 fbb8 	bl	800c724 <__mcmp>
 800bfb4:	2800      	cmp	r0, #0
 800bfb6:	dcb4      	bgt.n	800bf22 <_dtoa_r+0xa82>
 800bfb8:	d102      	bne.n	800bfc0 <_dtoa_r+0xb20>
 800bfba:	9b00      	ldr	r3, [sp, #0]
 800bfbc:	07db      	lsls	r3, r3, #31
 800bfbe:	d4b0      	bmi.n	800bf22 <_dtoa_r+0xa82>
 800bfc0:	4633      	mov	r3, r6
 800bfc2:	461e      	mov	r6, r3
 800bfc4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bfc8:	2a30      	cmp	r2, #48	@ 0x30
 800bfca:	d0fa      	beq.n	800bfc2 <_dtoa_r+0xb22>
 800bfcc:	e4b5      	b.n	800b93a <_dtoa_r+0x49a>
 800bfce:	459a      	cmp	sl, r3
 800bfd0:	d1a8      	bne.n	800bf24 <_dtoa_r+0xa84>
 800bfd2:	2331      	movs	r3, #49	@ 0x31
 800bfd4:	f108 0801 	add.w	r8, r8, #1
 800bfd8:	f88a 3000 	strb.w	r3, [sl]
 800bfdc:	e4ad      	b.n	800b93a <_dtoa_r+0x49a>
 800bfde:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bfe0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c03c <_dtoa_r+0xb9c>
 800bfe4:	b11b      	cbz	r3, 800bfee <_dtoa_r+0xb4e>
 800bfe6:	f10a 0308 	add.w	r3, sl, #8
 800bfea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bfec:	6013      	str	r3, [r2, #0]
 800bfee:	4650      	mov	r0, sl
 800bff0:	b017      	add	sp, #92	@ 0x5c
 800bff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bff6:	9b07      	ldr	r3, [sp, #28]
 800bff8:	2b01      	cmp	r3, #1
 800bffa:	f77f ae2e 	ble.w	800bc5a <_dtoa_r+0x7ba>
 800bffe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c000:	9308      	str	r3, [sp, #32]
 800c002:	2001      	movs	r0, #1
 800c004:	e64d      	b.n	800bca2 <_dtoa_r+0x802>
 800c006:	f1bb 0f00 	cmp.w	fp, #0
 800c00a:	f77f aed9 	ble.w	800bdc0 <_dtoa_r+0x920>
 800c00e:	4656      	mov	r6, sl
 800c010:	9802      	ldr	r0, [sp, #8]
 800c012:	4621      	mov	r1, r4
 800c014:	f7ff f9bb 	bl	800b38e <quorem>
 800c018:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c01c:	f806 3b01 	strb.w	r3, [r6], #1
 800c020:	eba6 020a 	sub.w	r2, r6, sl
 800c024:	4593      	cmp	fp, r2
 800c026:	ddb4      	ble.n	800bf92 <_dtoa_r+0xaf2>
 800c028:	9902      	ldr	r1, [sp, #8]
 800c02a:	2300      	movs	r3, #0
 800c02c:	220a      	movs	r2, #10
 800c02e:	4648      	mov	r0, r9
 800c030:	f000 f968 	bl	800c304 <__multadd>
 800c034:	9002      	str	r0, [sp, #8]
 800c036:	e7eb      	b.n	800c010 <_dtoa_r+0xb70>
 800c038:	0800e4a8 	.word	0x0800e4a8
 800c03c:	0800e42c 	.word	0x0800e42c

0800c040 <_free_r>:
 800c040:	b538      	push	{r3, r4, r5, lr}
 800c042:	4605      	mov	r5, r0
 800c044:	2900      	cmp	r1, #0
 800c046:	d041      	beq.n	800c0cc <_free_r+0x8c>
 800c048:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c04c:	1f0c      	subs	r4, r1, #4
 800c04e:	2b00      	cmp	r3, #0
 800c050:	bfb8      	it	lt
 800c052:	18e4      	addlt	r4, r4, r3
 800c054:	f000 f8e8 	bl	800c228 <__malloc_lock>
 800c058:	4a1d      	ldr	r2, [pc, #116]	@ (800c0d0 <_free_r+0x90>)
 800c05a:	6813      	ldr	r3, [r2, #0]
 800c05c:	b933      	cbnz	r3, 800c06c <_free_r+0x2c>
 800c05e:	6063      	str	r3, [r4, #4]
 800c060:	6014      	str	r4, [r2, #0]
 800c062:	4628      	mov	r0, r5
 800c064:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c068:	f000 b8e4 	b.w	800c234 <__malloc_unlock>
 800c06c:	42a3      	cmp	r3, r4
 800c06e:	d908      	bls.n	800c082 <_free_r+0x42>
 800c070:	6820      	ldr	r0, [r4, #0]
 800c072:	1821      	adds	r1, r4, r0
 800c074:	428b      	cmp	r3, r1
 800c076:	bf01      	itttt	eq
 800c078:	6819      	ldreq	r1, [r3, #0]
 800c07a:	685b      	ldreq	r3, [r3, #4]
 800c07c:	1809      	addeq	r1, r1, r0
 800c07e:	6021      	streq	r1, [r4, #0]
 800c080:	e7ed      	b.n	800c05e <_free_r+0x1e>
 800c082:	461a      	mov	r2, r3
 800c084:	685b      	ldr	r3, [r3, #4]
 800c086:	b10b      	cbz	r3, 800c08c <_free_r+0x4c>
 800c088:	42a3      	cmp	r3, r4
 800c08a:	d9fa      	bls.n	800c082 <_free_r+0x42>
 800c08c:	6811      	ldr	r1, [r2, #0]
 800c08e:	1850      	adds	r0, r2, r1
 800c090:	42a0      	cmp	r0, r4
 800c092:	d10b      	bne.n	800c0ac <_free_r+0x6c>
 800c094:	6820      	ldr	r0, [r4, #0]
 800c096:	4401      	add	r1, r0
 800c098:	1850      	adds	r0, r2, r1
 800c09a:	4283      	cmp	r3, r0
 800c09c:	6011      	str	r1, [r2, #0]
 800c09e:	d1e0      	bne.n	800c062 <_free_r+0x22>
 800c0a0:	6818      	ldr	r0, [r3, #0]
 800c0a2:	685b      	ldr	r3, [r3, #4]
 800c0a4:	6053      	str	r3, [r2, #4]
 800c0a6:	4408      	add	r0, r1
 800c0a8:	6010      	str	r0, [r2, #0]
 800c0aa:	e7da      	b.n	800c062 <_free_r+0x22>
 800c0ac:	d902      	bls.n	800c0b4 <_free_r+0x74>
 800c0ae:	230c      	movs	r3, #12
 800c0b0:	602b      	str	r3, [r5, #0]
 800c0b2:	e7d6      	b.n	800c062 <_free_r+0x22>
 800c0b4:	6820      	ldr	r0, [r4, #0]
 800c0b6:	1821      	adds	r1, r4, r0
 800c0b8:	428b      	cmp	r3, r1
 800c0ba:	bf04      	itt	eq
 800c0bc:	6819      	ldreq	r1, [r3, #0]
 800c0be:	685b      	ldreq	r3, [r3, #4]
 800c0c0:	6063      	str	r3, [r4, #4]
 800c0c2:	bf04      	itt	eq
 800c0c4:	1809      	addeq	r1, r1, r0
 800c0c6:	6021      	streq	r1, [r4, #0]
 800c0c8:	6054      	str	r4, [r2, #4]
 800c0ca:	e7ca      	b.n	800c062 <_free_r+0x22>
 800c0cc:	bd38      	pop	{r3, r4, r5, pc}
 800c0ce:	bf00      	nop
 800c0d0:	2000097c 	.word	0x2000097c

0800c0d4 <malloc>:
 800c0d4:	4b02      	ldr	r3, [pc, #8]	@ (800c0e0 <malloc+0xc>)
 800c0d6:	4601      	mov	r1, r0
 800c0d8:	6818      	ldr	r0, [r3, #0]
 800c0da:	f000 b825 	b.w	800c128 <_malloc_r>
 800c0de:	bf00      	nop
 800c0e0:	200000a8 	.word	0x200000a8

0800c0e4 <sbrk_aligned>:
 800c0e4:	b570      	push	{r4, r5, r6, lr}
 800c0e6:	4e0f      	ldr	r6, [pc, #60]	@ (800c124 <sbrk_aligned+0x40>)
 800c0e8:	460c      	mov	r4, r1
 800c0ea:	6831      	ldr	r1, [r6, #0]
 800c0ec:	4605      	mov	r5, r0
 800c0ee:	b911      	cbnz	r1, 800c0f6 <sbrk_aligned+0x12>
 800c0f0:	f000 fe3e 	bl	800cd70 <_sbrk_r>
 800c0f4:	6030      	str	r0, [r6, #0]
 800c0f6:	4621      	mov	r1, r4
 800c0f8:	4628      	mov	r0, r5
 800c0fa:	f000 fe39 	bl	800cd70 <_sbrk_r>
 800c0fe:	1c43      	adds	r3, r0, #1
 800c100:	d103      	bne.n	800c10a <sbrk_aligned+0x26>
 800c102:	f04f 34ff 	mov.w	r4, #4294967295
 800c106:	4620      	mov	r0, r4
 800c108:	bd70      	pop	{r4, r5, r6, pc}
 800c10a:	1cc4      	adds	r4, r0, #3
 800c10c:	f024 0403 	bic.w	r4, r4, #3
 800c110:	42a0      	cmp	r0, r4
 800c112:	d0f8      	beq.n	800c106 <sbrk_aligned+0x22>
 800c114:	1a21      	subs	r1, r4, r0
 800c116:	4628      	mov	r0, r5
 800c118:	f000 fe2a 	bl	800cd70 <_sbrk_r>
 800c11c:	3001      	adds	r0, #1
 800c11e:	d1f2      	bne.n	800c106 <sbrk_aligned+0x22>
 800c120:	e7ef      	b.n	800c102 <sbrk_aligned+0x1e>
 800c122:	bf00      	nop
 800c124:	20000978 	.word	0x20000978

0800c128 <_malloc_r>:
 800c128:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c12c:	1ccd      	adds	r5, r1, #3
 800c12e:	f025 0503 	bic.w	r5, r5, #3
 800c132:	3508      	adds	r5, #8
 800c134:	2d0c      	cmp	r5, #12
 800c136:	bf38      	it	cc
 800c138:	250c      	movcc	r5, #12
 800c13a:	2d00      	cmp	r5, #0
 800c13c:	4606      	mov	r6, r0
 800c13e:	db01      	blt.n	800c144 <_malloc_r+0x1c>
 800c140:	42a9      	cmp	r1, r5
 800c142:	d904      	bls.n	800c14e <_malloc_r+0x26>
 800c144:	230c      	movs	r3, #12
 800c146:	6033      	str	r3, [r6, #0]
 800c148:	2000      	movs	r0, #0
 800c14a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c14e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c224 <_malloc_r+0xfc>
 800c152:	f000 f869 	bl	800c228 <__malloc_lock>
 800c156:	f8d8 3000 	ldr.w	r3, [r8]
 800c15a:	461c      	mov	r4, r3
 800c15c:	bb44      	cbnz	r4, 800c1b0 <_malloc_r+0x88>
 800c15e:	4629      	mov	r1, r5
 800c160:	4630      	mov	r0, r6
 800c162:	f7ff ffbf 	bl	800c0e4 <sbrk_aligned>
 800c166:	1c43      	adds	r3, r0, #1
 800c168:	4604      	mov	r4, r0
 800c16a:	d158      	bne.n	800c21e <_malloc_r+0xf6>
 800c16c:	f8d8 4000 	ldr.w	r4, [r8]
 800c170:	4627      	mov	r7, r4
 800c172:	2f00      	cmp	r7, #0
 800c174:	d143      	bne.n	800c1fe <_malloc_r+0xd6>
 800c176:	2c00      	cmp	r4, #0
 800c178:	d04b      	beq.n	800c212 <_malloc_r+0xea>
 800c17a:	6823      	ldr	r3, [r4, #0]
 800c17c:	4639      	mov	r1, r7
 800c17e:	4630      	mov	r0, r6
 800c180:	eb04 0903 	add.w	r9, r4, r3
 800c184:	f000 fdf4 	bl	800cd70 <_sbrk_r>
 800c188:	4581      	cmp	r9, r0
 800c18a:	d142      	bne.n	800c212 <_malloc_r+0xea>
 800c18c:	6821      	ldr	r1, [r4, #0]
 800c18e:	1a6d      	subs	r5, r5, r1
 800c190:	4629      	mov	r1, r5
 800c192:	4630      	mov	r0, r6
 800c194:	f7ff ffa6 	bl	800c0e4 <sbrk_aligned>
 800c198:	3001      	adds	r0, #1
 800c19a:	d03a      	beq.n	800c212 <_malloc_r+0xea>
 800c19c:	6823      	ldr	r3, [r4, #0]
 800c19e:	442b      	add	r3, r5
 800c1a0:	6023      	str	r3, [r4, #0]
 800c1a2:	f8d8 3000 	ldr.w	r3, [r8]
 800c1a6:	685a      	ldr	r2, [r3, #4]
 800c1a8:	bb62      	cbnz	r2, 800c204 <_malloc_r+0xdc>
 800c1aa:	f8c8 7000 	str.w	r7, [r8]
 800c1ae:	e00f      	b.n	800c1d0 <_malloc_r+0xa8>
 800c1b0:	6822      	ldr	r2, [r4, #0]
 800c1b2:	1b52      	subs	r2, r2, r5
 800c1b4:	d420      	bmi.n	800c1f8 <_malloc_r+0xd0>
 800c1b6:	2a0b      	cmp	r2, #11
 800c1b8:	d917      	bls.n	800c1ea <_malloc_r+0xc2>
 800c1ba:	1961      	adds	r1, r4, r5
 800c1bc:	42a3      	cmp	r3, r4
 800c1be:	6025      	str	r5, [r4, #0]
 800c1c0:	bf18      	it	ne
 800c1c2:	6059      	strne	r1, [r3, #4]
 800c1c4:	6863      	ldr	r3, [r4, #4]
 800c1c6:	bf08      	it	eq
 800c1c8:	f8c8 1000 	streq.w	r1, [r8]
 800c1cc:	5162      	str	r2, [r4, r5]
 800c1ce:	604b      	str	r3, [r1, #4]
 800c1d0:	4630      	mov	r0, r6
 800c1d2:	f000 f82f 	bl	800c234 <__malloc_unlock>
 800c1d6:	f104 000b 	add.w	r0, r4, #11
 800c1da:	1d23      	adds	r3, r4, #4
 800c1dc:	f020 0007 	bic.w	r0, r0, #7
 800c1e0:	1ac2      	subs	r2, r0, r3
 800c1e2:	bf1c      	itt	ne
 800c1e4:	1a1b      	subne	r3, r3, r0
 800c1e6:	50a3      	strne	r3, [r4, r2]
 800c1e8:	e7af      	b.n	800c14a <_malloc_r+0x22>
 800c1ea:	6862      	ldr	r2, [r4, #4]
 800c1ec:	42a3      	cmp	r3, r4
 800c1ee:	bf0c      	ite	eq
 800c1f0:	f8c8 2000 	streq.w	r2, [r8]
 800c1f4:	605a      	strne	r2, [r3, #4]
 800c1f6:	e7eb      	b.n	800c1d0 <_malloc_r+0xa8>
 800c1f8:	4623      	mov	r3, r4
 800c1fa:	6864      	ldr	r4, [r4, #4]
 800c1fc:	e7ae      	b.n	800c15c <_malloc_r+0x34>
 800c1fe:	463c      	mov	r4, r7
 800c200:	687f      	ldr	r7, [r7, #4]
 800c202:	e7b6      	b.n	800c172 <_malloc_r+0x4a>
 800c204:	461a      	mov	r2, r3
 800c206:	685b      	ldr	r3, [r3, #4]
 800c208:	42a3      	cmp	r3, r4
 800c20a:	d1fb      	bne.n	800c204 <_malloc_r+0xdc>
 800c20c:	2300      	movs	r3, #0
 800c20e:	6053      	str	r3, [r2, #4]
 800c210:	e7de      	b.n	800c1d0 <_malloc_r+0xa8>
 800c212:	230c      	movs	r3, #12
 800c214:	6033      	str	r3, [r6, #0]
 800c216:	4630      	mov	r0, r6
 800c218:	f000 f80c 	bl	800c234 <__malloc_unlock>
 800c21c:	e794      	b.n	800c148 <_malloc_r+0x20>
 800c21e:	6005      	str	r5, [r0, #0]
 800c220:	e7d6      	b.n	800c1d0 <_malloc_r+0xa8>
 800c222:	bf00      	nop
 800c224:	2000097c 	.word	0x2000097c

0800c228 <__malloc_lock>:
 800c228:	4801      	ldr	r0, [pc, #4]	@ (800c230 <__malloc_lock+0x8>)
 800c22a:	f7ff b8ae 	b.w	800b38a <__retarget_lock_acquire_recursive>
 800c22e:	bf00      	nop
 800c230:	20000974 	.word	0x20000974

0800c234 <__malloc_unlock>:
 800c234:	4801      	ldr	r0, [pc, #4]	@ (800c23c <__malloc_unlock+0x8>)
 800c236:	f7ff b8a9 	b.w	800b38c <__retarget_lock_release_recursive>
 800c23a:	bf00      	nop
 800c23c:	20000974 	.word	0x20000974

0800c240 <_Balloc>:
 800c240:	b570      	push	{r4, r5, r6, lr}
 800c242:	69c6      	ldr	r6, [r0, #28]
 800c244:	4604      	mov	r4, r0
 800c246:	460d      	mov	r5, r1
 800c248:	b976      	cbnz	r6, 800c268 <_Balloc+0x28>
 800c24a:	2010      	movs	r0, #16
 800c24c:	f7ff ff42 	bl	800c0d4 <malloc>
 800c250:	4602      	mov	r2, r0
 800c252:	61e0      	str	r0, [r4, #28]
 800c254:	b920      	cbnz	r0, 800c260 <_Balloc+0x20>
 800c256:	4b18      	ldr	r3, [pc, #96]	@ (800c2b8 <_Balloc+0x78>)
 800c258:	4818      	ldr	r0, [pc, #96]	@ (800c2bc <_Balloc+0x7c>)
 800c25a:	216b      	movs	r1, #107	@ 0x6b
 800c25c:	f000 fda6 	bl	800cdac <__assert_func>
 800c260:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c264:	6006      	str	r6, [r0, #0]
 800c266:	60c6      	str	r6, [r0, #12]
 800c268:	69e6      	ldr	r6, [r4, #28]
 800c26a:	68f3      	ldr	r3, [r6, #12]
 800c26c:	b183      	cbz	r3, 800c290 <_Balloc+0x50>
 800c26e:	69e3      	ldr	r3, [r4, #28]
 800c270:	68db      	ldr	r3, [r3, #12]
 800c272:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c276:	b9b8      	cbnz	r0, 800c2a8 <_Balloc+0x68>
 800c278:	2101      	movs	r1, #1
 800c27a:	fa01 f605 	lsl.w	r6, r1, r5
 800c27e:	1d72      	adds	r2, r6, #5
 800c280:	0092      	lsls	r2, r2, #2
 800c282:	4620      	mov	r0, r4
 800c284:	f000 fdb0 	bl	800cde8 <_calloc_r>
 800c288:	b160      	cbz	r0, 800c2a4 <_Balloc+0x64>
 800c28a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c28e:	e00e      	b.n	800c2ae <_Balloc+0x6e>
 800c290:	2221      	movs	r2, #33	@ 0x21
 800c292:	2104      	movs	r1, #4
 800c294:	4620      	mov	r0, r4
 800c296:	f000 fda7 	bl	800cde8 <_calloc_r>
 800c29a:	69e3      	ldr	r3, [r4, #28]
 800c29c:	60f0      	str	r0, [r6, #12]
 800c29e:	68db      	ldr	r3, [r3, #12]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d1e4      	bne.n	800c26e <_Balloc+0x2e>
 800c2a4:	2000      	movs	r0, #0
 800c2a6:	bd70      	pop	{r4, r5, r6, pc}
 800c2a8:	6802      	ldr	r2, [r0, #0]
 800c2aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c2b4:	e7f7      	b.n	800c2a6 <_Balloc+0x66>
 800c2b6:	bf00      	nop
 800c2b8:	0800e439 	.word	0x0800e439
 800c2bc:	0800e4b9 	.word	0x0800e4b9

0800c2c0 <_Bfree>:
 800c2c0:	b570      	push	{r4, r5, r6, lr}
 800c2c2:	69c6      	ldr	r6, [r0, #28]
 800c2c4:	4605      	mov	r5, r0
 800c2c6:	460c      	mov	r4, r1
 800c2c8:	b976      	cbnz	r6, 800c2e8 <_Bfree+0x28>
 800c2ca:	2010      	movs	r0, #16
 800c2cc:	f7ff ff02 	bl	800c0d4 <malloc>
 800c2d0:	4602      	mov	r2, r0
 800c2d2:	61e8      	str	r0, [r5, #28]
 800c2d4:	b920      	cbnz	r0, 800c2e0 <_Bfree+0x20>
 800c2d6:	4b09      	ldr	r3, [pc, #36]	@ (800c2fc <_Bfree+0x3c>)
 800c2d8:	4809      	ldr	r0, [pc, #36]	@ (800c300 <_Bfree+0x40>)
 800c2da:	218f      	movs	r1, #143	@ 0x8f
 800c2dc:	f000 fd66 	bl	800cdac <__assert_func>
 800c2e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c2e4:	6006      	str	r6, [r0, #0]
 800c2e6:	60c6      	str	r6, [r0, #12]
 800c2e8:	b13c      	cbz	r4, 800c2fa <_Bfree+0x3a>
 800c2ea:	69eb      	ldr	r3, [r5, #28]
 800c2ec:	6862      	ldr	r2, [r4, #4]
 800c2ee:	68db      	ldr	r3, [r3, #12]
 800c2f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c2f4:	6021      	str	r1, [r4, #0]
 800c2f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c2fa:	bd70      	pop	{r4, r5, r6, pc}
 800c2fc:	0800e439 	.word	0x0800e439
 800c300:	0800e4b9 	.word	0x0800e4b9

0800c304 <__multadd>:
 800c304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c308:	690d      	ldr	r5, [r1, #16]
 800c30a:	4607      	mov	r7, r0
 800c30c:	460c      	mov	r4, r1
 800c30e:	461e      	mov	r6, r3
 800c310:	f101 0c14 	add.w	ip, r1, #20
 800c314:	2000      	movs	r0, #0
 800c316:	f8dc 3000 	ldr.w	r3, [ip]
 800c31a:	b299      	uxth	r1, r3
 800c31c:	fb02 6101 	mla	r1, r2, r1, r6
 800c320:	0c1e      	lsrs	r6, r3, #16
 800c322:	0c0b      	lsrs	r3, r1, #16
 800c324:	fb02 3306 	mla	r3, r2, r6, r3
 800c328:	b289      	uxth	r1, r1
 800c32a:	3001      	adds	r0, #1
 800c32c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c330:	4285      	cmp	r5, r0
 800c332:	f84c 1b04 	str.w	r1, [ip], #4
 800c336:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c33a:	dcec      	bgt.n	800c316 <__multadd+0x12>
 800c33c:	b30e      	cbz	r6, 800c382 <__multadd+0x7e>
 800c33e:	68a3      	ldr	r3, [r4, #8]
 800c340:	42ab      	cmp	r3, r5
 800c342:	dc19      	bgt.n	800c378 <__multadd+0x74>
 800c344:	6861      	ldr	r1, [r4, #4]
 800c346:	4638      	mov	r0, r7
 800c348:	3101      	adds	r1, #1
 800c34a:	f7ff ff79 	bl	800c240 <_Balloc>
 800c34e:	4680      	mov	r8, r0
 800c350:	b928      	cbnz	r0, 800c35e <__multadd+0x5a>
 800c352:	4602      	mov	r2, r0
 800c354:	4b0c      	ldr	r3, [pc, #48]	@ (800c388 <__multadd+0x84>)
 800c356:	480d      	ldr	r0, [pc, #52]	@ (800c38c <__multadd+0x88>)
 800c358:	21ba      	movs	r1, #186	@ 0xba
 800c35a:	f000 fd27 	bl	800cdac <__assert_func>
 800c35e:	6922      	ldr	r2, [r4, #16]
 800c360:	3202      	adds	r2, #2
 800c362:	f104 010c 	add.w	r1, r4, #12
 800c366:	0092      	lsls	r2, r2, #2
 800c368:	300c      	adds	r0, #12
 800c36a:	f000 fd11 	bl	800cd90 <memcpy>
 800c36e:	4621      	mov	r1, r4
 800c370:	4638      	mov	r0, r7
 800c372:	f7ff ffa5 	bl	800c2c0 <_Bfree>
 800c376:	4644      	mov	r4, r8
 800c378:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c37c:	3501      	adds	r5, #1
 800c37e:	615e      	str	r6, [r3, #20]
 800c380:	6125      	str	r5, [r4, #16]
 800c382:	4620      	mov	r0, r4
 800c384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c388:	0800e4a8 	.word	0x0800e4a8
 800c38c:	0800e4b9 	.word	0x0800e4b9

0800c390 <__hi0bits>:
 800c390:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c394:	4603      	mov	r3, r0
 800c396:	bf36      	itet	cc
 800c398:	0403      	lslcc	r3, r0, #16
 800c39a:	2000      	movcs	r0, #0
 800c39c:	2010      	movcc	r0, #16
 800c39e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c3a2:	bf3c      	itt	cc
 800c3a4:	021b      	lslcc	r3, r3, #8
 800c3a6:	3008      	addcc	r0, #8
 800c3a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c3ac:	bf3c      	itt	cc
 800c3ae:	011b      	lslcc	r3, r3, #4
 800c3b0:	3004      	addcc	r0, #4
 800c3b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c3b6:	bf3c      	itt	cc
 800c3b8:	009b      	lslcc	r3, r3, #2
 800c3ba:	3002      	addcc	r0, #2
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	db05      	blt.n	800c3cc <__hi0bits+0x3c>
 800c3c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c3c4:	f100 0001 	add.w	r0, r0, #1
 800c3c8:	bf08      	it	eq
 800c3ca:	2020      	moveq	r0, #32
 800c3cc:	4770      	bx	lr

0800c3ce <__lo0bits>:
 800c3ce:	6803      	ldr	r3, [r0, #0]
 800c3d0:	4602      	mov	r2, r0
 800c3d2:	f013 0007 	ands.w	r0, r3, #7
 800c3d6:	d00b      	beq.n	800c3f0 <__lo0bits+0x22>
 800c3d8:	07d9      	lsls	r1, r3, #31
 800c3da:	d421      	bmi.n	800c420 <__lo0bits+0x52>
 800c3dc:	0798      	lsls	r0, r3, #30
 800c3de:	bf49      	itett	mi
 800c3e0:	085b      	lsrmi	r3, r3, #1
 800c3e2:	089b      	lsrpl	r3, r3, #2
 800c3e4:	2001      	movmi	r0, #1
 800c3e6:	6013      	strmi	r3, [r2, #0]
 800c3e8:	bf5c      	itt	pl
 800c3ea:	6013      	strpl	r3, [r2, #0]
 800c3ec:	2002      	movpl	r0, #2
 800c3ee:	4770      	bx	lr
 800c3f0:	b299      	uxth	r1, r3
 800c3f2:	b909      	cbnz	r1, 800c3f8 <__lo0bits+0x2a>
 800c3f4:	0c1b      	lsrs	r3, r3, #16
 800c3f6:	2010      	movs	r0, #16
 800c3f8:	b2d9      	uxtb	r1, r3
 800c3fa:	b909      	cbnz	r1, 800c400 <__lo0bits+0x32>
 800c3fc:	3008      	adds	r0, #8
 800c3fe:	0a1b      	lsrs	r3, r3, #8
 800c400:	0719      	lsls	r1, r3, #28
 800c402:	bf04      	itt	eq
 800c404:	091b      	lsreq	r3, r3, #4
 800c406:	3004      	addeq	r0, #4
 800c408:	0799      	lsls	r1, r3, #30
 800c40a:	bf04      	itt	eq
 800c40c:	089b      	lsreq	r3, r3, #2
 800c40e:	3002      	addeq	r0, #2
 800c410:	07d9      	lsls	r1, r3, #31
 800c412:	d403      	bmi.n	800c41c <__lo0bits+0x4e>
 800c414:	085b      	lsrs	r3, r3, #1
 800c416:	f100 0001 	add.w	r0, r0, #1
 800c41a:	d003      	beq.n	800c424 <__lo0bits+0x56>
 800c41c:	6013      	str	r3, [r2, #0]
 800c41e:	4770      	bx	lr
 800c420:	2000      	movs	r0, #0
 800c422:	4770      	bx	lr
 800c424:	2020      	movs	r0, #32
 800c426:	4770      	bx	lr

0800c428 <__i2b>:
 800c428:	b510      	push	{r4, lr}
 800c42a:	460c      	mov	r4, r1
 800c42c:	2101      	movs	r1, #1
 800c42e:	f7ff ff07 	bl	800c240 <_Balloc>
 800c432:	4602      	mov	r2, r0
 800c434:	b928      	cbnz	r0, 800c442 <__i2b+0x1a>
 800c436:	4b05      	ldr	r3, [pc, #20]	@ (800c44c <__i2b+0x24>)
 800c438:	4805      	ldr	r0, [pc, #20]	@ (800c450 <__i2b+0x28>)
 800c43a:	f240 1145 	movw	r1, #325	@ 0x145
 800c43e:	f000 fcb5 	bl	800cdac <__assert_func>
 800c442:	2301      	movs	r3, #1
 800c444:	6144      	str	r4, [r0, #20]
 800c446:	6103      	str	r3, [r0, #16]
 800c448:	bd10      	pop	{r4, pc}
 800c44a:	bf00      	nop
 800c44c:	0800e4a8 	.word	0x0800e4a8
 800c450:	0800e4b9 	.word	0x0800e4b9

0800c454 <__multiply>:
 800c454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c458:	4617      	mov	r7, r2
 800c45a:	690a      	ldr	r2, [r1, #16]
 800c45c:	693b      	ldr	r3, [r7, #16]
 800c45e:	429a      	cmp	r2, r3
 800c460:	bfa8      	it	ge
 800c462:	463b      	movge	r3, r7
 800c464:	4689      	mov	r9, r1
 800c466:	bfa4      	itt	ge
 800c468:	460f      	movge	r7, r1
 800c46a:	4699      	movge	r9, r3
 800c46c:	693d      	ldr	r5, [r7, #16]
 800c46e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c472:	68bb      	ldr	r3, [r7, #8]
 800c474:	6879      	ldr	r1, [r7, #4]
 800c476:	eb05 060a 	add.w	r6, r5, sl
 800c47a:	42b3      	cmp	r3, r6
 800c47c:	b085      	sub	sp, #20
 800c47e:	bfb8      	it	lt
 800c480:	3101      	addlt	r1, #1
 800c482:	f7ff fedd 	bl	800c240 <_Balloc>
 800c486:	b930      	cbnz	r0, 800c496 <__multiply+0x42>
 800c488:	4602      	mov	r2, r0
 800c48a:	4b41      	ldr	r3, [pc, #260]	@ (800c590 <__multiply+0x13c>)
 800c48c:	4841      	ldr	r0, [pc, #260]	@ (800c594 <__multiply+0x140>)
 800c48e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c492:	f000 fc8b 	bl	800cdac <__assert_func>
 800c496:	f100 0414 	add.w	r4, r0, #20
 800c49a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c49e:	4623      	mov	r3, r4
 800c4a0:	2200      	movs	r2, #0
 800c4a2:	4573      	cmp	r3, lr
 800c4a4:	d320      	bcc.n	800c4e8 <__multiply+0x94>
 800c4a6:	f107 0814 	add.w	r8, r7, #20
 800c4aa:	f109 0114 	add.w	r1, r9, #20
 800c4ae:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c4b2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c4b6:	9302      	str	r3, [sp, #8]
 800c4b8:	1beb      	subs	r3, r5, r7
 800c4ba:	3b15      	subs	r3, #21
 800c4bc:	f023 0303 	bic.w	r3, r3, #3
 800c4c0:	3304      	adds	r3, #4
 800c4c2:	3715      	adds	r7, #21
 800c4c4:	42bd      	cmp	r5, r7
 800c4c6:	bf38      	it	cc
 800c4c8:	2304      	movcc	r3, #4
 800c4ca:	9301      	str	r3, [sp, #4]
 800c4cc:	9b02      	ldr	r3, [sp, #8]
 800c4ce:	9103      	str	r1, [sp, #12]
 800c4d0:	428b      	cmp	r3, r1
 800c4d2:	d80c      	bhi.n	800c4ee <__multiply+0x9a>
 800c4d4:	2e00      	cmp	r6, #0
 800c4d6:	dd03      	ble.n	800c4e0 <__multiply+0x8c>
 800c4d8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d055      	beq.n	800c58c <__multiply+0x138>
 800c4e0:	6106      	str	r6, [r0, #16]
 800c4e2:	b005      	add	sp, #20
 800c4e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4e8:	f843 2b04 	str.w	r2, [r3], #4
 800c4ec:	e7d9      	b.n	800c4a2 <__multiply+0x4e>
 800c4ee:	f8b1 a000 	ldrh.w	sl, [r1]
 800c4f2:	f1ba 0f00 	cmp.w	sl, #0
 800c4f6:	d01f      	beq.n	800c538 <__multiply+0xe4>
 800c4f8:	46c4      	mov	ip, r8
 800c4fa:	46a1      	mov	r9, r4
 800c4fc:	2700      	movs	r7, #0
 800c4fe:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c502:	f8d9 3000 	ldr.w	r3, [r9]
 800c506:	fa1f fb82 	uxth.w	fp, r2
 800c50a:	b29b      	uxth	r3, r3
 800c50c:	fb0a 330b 	mla	r3, sl, fp, r3
 800c510:	443b      	add	r3, r7
 800c512:	f8d9 7000 	ldr.w	r7, [r9]
 800c516:	0c12      	lsrs	r2, r2, #16
 800c518:	0c3f      	lsrs	r7, r7, #16
 800c51a:	fb0a 7202 	mla	r2, sl, r2, r7
 800c51e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c522:	b29b      	uxth	r3, r3
 800c524:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c528:	4565      	cmp	r5, ip
 800c52a:	f849 3b04 	str.w	r3, [r9], #4
 800c52e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c532:	d8e4      	bhi.n	800c4fe <__multiply+0xaa>
 800c534:	9b01      	ldr	r3, [sp, #4]
 800c536:	50e7      	str	r7, [r4, r3]
 800c538:	9b03      	ldr	r3, [sp, #12]
 800c53a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c53e:	3104      	adds	r1, #4
 800c540:	f1b9 0f00 	cmp.w	r9, #0
 800c544:	d020      	beq.n	800c588 <__multiply+0x134>
 800c546:	6823      	ldr	r3, [r4, #0]
 800c548:	4647      	mov	r7, r8
 800c54a:	46a4      	mov	ip, r4
 800c54c:	f04f 0a00 	mov.w	sl, #0
 800c550:	f8b7 b000 	ldrh.w	fp, [r7]
 800c554:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c558:	fb09 220b 	mla	r2, r9, fp, r2
 800c55c:	4452      	add	r2, sl
 800c55e:	b29b      	uxth	r3, r3
 800c560:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c564:	f84c 3b04 	str.w	r3, [ip], #4
 800c568:	f857 3b04 	ldr.w	r3, [r7], #4
 800c56c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c570:	f8bc 3000 	ldrh.w	r3, [ip]
 800c574:	fb09 330a 	mla	r3, r9, sl, r3
 800c578:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c57c:	42bd      	cmp	r5, r7
 800c57e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c582:	d8e5      	bhi.n	800c550 <__multiply+0xfc>
 800c584:	9a01      	ldr	r2, [sp, #4]
 800c586:	50a3      	str	r3, [r4, r2]
 800c588:	3404      	adds	r4, #4
 800c58a:	e79f      	b.n	800c4cc <__multiply+0x78>
 800c58c:	3e01      	subs	r6, #1
 800c58e:	e7a1      	b.n	800c4d4 <__multiply+0x80>
 800c590:	0800e4a8 	.word	0x0800e4a8
 800c594:	0800e4b9 	.word	0x0800e4b9

0800c598 <__pow5mult>:
 800c598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c59c:	4615      	mov	r5, r2
 800c59e:	f012 0203 	ands.w	r2, r2, #3
 800c5a2:	4607      	mov	r7, r0
 800c5a4:	460e      	mov	r6, r1
 800c5a6:	d007      	beq.n	800c5b8 <__pow5mult+0x20>
 800c5a8:	4c25      	ldr	r4, [pc, #148]	@ (800c640 <__pow5mult+0xa8>)
 800c5aa:	3a01      	subs	r2, #1
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c5b2:	f7ff fea7 	bl	800c304 <__multadd>
 800c5b6:	4606      	mov	r6, r0
 800c5b8:	10ad      	asrs	r5, r5, #2
 800c5ba:	d03d      	beq.n	800c638 <__pow5mult+0xa0>
 800c5bc:	69fc      	ldr	r4, [r7, #28]
 800c5be:	b97c      	cbnz	r4, 800c5e0 <__pow5mult+0x48>
 800c5c0:	2010      	movs	r0, #16
 800c5c2:	f7ff fd87 	bl	800c0d4 <malloc>
 800c5c6:	4602      	mov	r2, r0
 800c5c8:	61f8      	str	r0, [r7, #28]
 800c5ca:	b928      	cbnz	r0, 800c5d8 <__pow5mult+0x40>
 800c5cc:	4b1d      	ldr	r3, [pc, #116]	@ (800c644 <__pow5mult+0xac>)
 800c5ce:	481e      	ldr	r0, [pc, #120]	@ (800c648 <__pow5mult+0xb0>)
 800c5d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c5d4:	f000 fbea 	bl	800cdac <__assert_func>
 800c5d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c5dc:	6004      	str	r4, [r0, #0]
 800c5de:	60c4      	str	r4, [r0, #12]
 800c5e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c5e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c5e8:	b94c      	cbnz	r4, 800c5fe <__pow5mult+0x66>
 800c5ea:	f240 2171 	movw	r1, #625	@ 0x271
 800c5ee:	4638      	mov	r0, r7
 800c5f0:	f7ff ff1a 	bl	800c428 <__i2b>
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	f8c8 0008 	str.w	r0, [r8, #8]
 800c5fa:	4604      	mov	r4, r0
 800c5fc:	6003      	str	r3, [r0, #0]
 800c5fe:	f04f 0900 	mov.w	r9, #0
 800c602:	07eb      	lsls	r3, r5, #31
 800c604:	d50a      	bpl.n	800c61c <__pow5mult+0x84>
 800c606:	4631      	mov	r1, r6
 800c608:	4622      	mov	r2, r4
 800c60a:	4638      	mov	r0, r7
 800c60c:	f7ff ff22 	bl	800c454 <__multiply>
 800c610:	4631      	mov	r1, r6
 800c612:	4680      	mov	r8, r0
 800c614:	4638      	mov	r0, r7
 800c616:	f7ff fe53 	bl	800c2c0 <_Bfree>
 800c61a:	4646      	mov	r6, r8
 800c61c:	106d      	asrs	r5, r5, #1
 800c61e:	d00b      	beq.n	800c638 <__pow5mult+0xa0>
 800c620:	6820      	ldr	r0, [r4, #0]
 800c622:	b938      	cbnz	r0, 800c634 <__pow5mult+0x9c>
 800c624:	4622      	mov	r2, r4
 800c626:	4621      	mov	r1, r4
 800c628:	4638      	mov	r0, r7
 800c62a:	f7ff ff13 	bl	800c454 <__multiply>
 800c62e:	6020      	str	r0, [r4, #0]
 800c630:	f8c0 9000 	str.w	r9, [r0]
 800c634:	4604      	mov	r4, r0
 800c636:	e7e4      	b.n	800c602 <__pow5mult+0x6a>
 800c638:	4630      	mov	r0, r6
 800c63a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c63e:	bf00      	nop
 800c640:	0800e56c 	.word	0x0800e56c
 800c644:	0800e439 	.word	0x0800e439
 800c648:	0800e4b9 	.word	0x0800e4b9

0800c64c <__lshift>:
 800c64c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c650:	460c      	mov	r4, r1
 800c652:	6849      	ldr	r1, [r1, #4]
 800c654:	6923      	ldr	r3, [r4, #16]
 800c656:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c65a:	68a3      	ldr	r3, [r4, #8]
 800c65c:	4607      	mov	r7, r0
 800c65e:	4691      	mov	r9, r2
 800c660:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c664:	f108 0601 	add.w	r6, r8, #1
 800c668:	42b3      	cmp	r3, r6
 800c66a:	db0b      	blt.n	800c684 <__lshift+0x38>
 800c66c:	4638      	mov	r0, r7
 800c66e:	f7ff fde7 	bl	800c240 <_Balloc>
 800c672:	4605      	mov	r5, r0
 800c674:	b948      	cbnz	r0, 800c68a <__lshift+0x3e>
 800c676:	4602      	mov	r2, r0
 800c678:	4b28      	ldr	r3, [pc, #160]	@ (800c71c <__lshift+0xd0>)
 800c67a:	4829      	ldr	r0, [pc, #164]	@ (800c720 <__lshift+0xd4>)
 800c67c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c680:	f000 fb94 	bl	800cdac <__assert_func>
 800c684:	3101      	adds	r1, #1
 800c686:	005b      	lsls	r3, r3, #1
 800c688:	e7ee      	b.n	800c668 <__lshift+0x1c>
 800c68a:	2300      	movs	r3, #0
 800c68c:	f100 0114 	add.w	r1, r0, #20
 800c690:	f100 0210 	add.w	r2, r0, #16
 800c694:	4618      	mov	r0, r3
 800c696:	4553      	cmp	r3, sl
 800c698:	db33      	blt.n	800c702 <__lshift+0xb6>
 800c69a:	6920      	ldr	r0, [r4, #16]
 800c69c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c6a0:	f104 0314 	add.w	r3, r4, #20
 800c6a4:	f019 091f 	ands.w	r9, r9, #31
 800c6a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c6ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c6b0:	d02b      	beq.n	800c70a <__lshift+0xbe>
 800c6b2:	f1c9 0e20 	rsb	lr, r9, #32
 800c6b6:	468a      	mov	sl, r1
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	6818      	ldr	r0, [r3, #0]
 800c6bc:	fa00 f009 	lsl.w	r0, r0, r9
 800c6c0:	4310      	orrs	r0, r2
 800c6c2:	f84a 0b04 	str.w	r0, [sl], #4
 800c6c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c6ca:	459c      	cmp	ip, r3
 800c6cc:	fa22 f20e 	lsr.w	r2, r2, lr
 800c6d0:	d8f3      	bhi.n	800c6ba <__lshift+0x6e>
 800c6d2:	ebac 0304 	sub.w	r3, ip, r4
 800c6d6:	3b15      	subs	r3, #21
 800c6d8:	f023 0303 	bic.w	r3, r3, #3
 800c6dc:	3304      	adds	r3, #4
 800c6de:	f104 0015 	add.w	r0, r4, #21
 800c6e2:	4560      	cmp	r0, ip
 800c6e4:	bf88      	it	hi
 800c6e6:	2304      	movhi	r3, #4
 800c6e8:	50ca      	str	r2, [r1, r3]
 800c6ea:	b10a      	cbz	r2, 800c6f0 <__lshift+0xa4>
 800c6ec:	f108 0602 	add.w	r6, r8, #2
 800c6f0:	3e01      	subs	r6, #1
 800c6f2:	4638      	mov	r0, r7
 800c6f4:	612e      	str	r6, [r5, #16]
 800c6f6:	4621      	mov	r1, r4
 800c6f8:	f7ff fde2 	bl	800c2c0 <_Bfree>
 800c6fc:	4628      	mov	r0, r5
 800c6fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c702:	f842 0f04 	str.w	r0, [r2, #4]!
 800c706:	3301      	adds	r3, #1
 800c708:	e7c5      	b.n	800c696 <__lshift+0x4a>
 800c70a:	3904      	subs	r1, #4
 800c70c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c710:	f841 2f04 	str.w	r2, [r1, #4]!
 800c714:	459c      	cmp	ip, r3
 800c716:	d8f9      	bhi.n	800c70c <__lshift+0xc0>
 800c718:	e7ea      	b.n	800c6f0 <__lshift+0xa4>
 800c71a:	bf00      	nop
 800c71c:	0800e4a8 	.word	0x0800e4a8
 800c720:	0800e4b9 	.word	0x0800e4b9

0800c724 <__mcmp>:
 800c724:	690a      	ldr	r2, [r1, #16]
 800c726:	4603      	mov	r3, r0
 800c728:	6900      	ldr	r0, [r0, #16]
 800c72a:	1a80      	subs	r0, r0, r2
 800c72c:	b530      	push	{r4, r5, lr}
 800c72e:	d10e      	bne.n	800c74e <__mcmp+0x2a>
 800c730:	3314      	adds	r3, #20
 800c732:	3114      	adds	r1, #20
 800c734:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c738:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c73c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c740:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c744:	4295      	cmp	r5, r2
 800c746:	d003      	beq.n	800c750 <__mcmp+0x2c>
 800c748:	d205      	bcs.n	800c756 <__mcmp+0x32>
 800c74a:	f04f 30ff 	mov.w	r0, #4294967295
 800c74e:	bd30      	pop	{r4, r5, pc}
 800c750:	42a3      	cmp	r3, r4
 800c752:	d3f3      	bcc.n	800c73c <__mcmp+0x18>
 800c754:	e7fb      	b.n	800c74e <__mcmp+0x2a>
 800c756:	2001      	movs	r0, #1
 800c758:	e7f9      	b.n	800c74e <__mcmp+0x2a>
	...

0800c75c <__mdiff>:
 800c75c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c760:	4689      	mov	r9, r1
 800c762:	4606      	mov	r6, r0
 800c764:	4611      	mov	r1, r2
 800c766:	4648      	mov	r0, r9
 800c768:	4614      	mov	r4, r2
 800c76a:	f7ff ffdb 	bl	800c724 <__mcmp>
 800c76e:	1e05      	subs	r5, r0, #0
 800c770:	d112      	bne.n	800c798 <__mdiff+0x3c>
 800c772:	4629      	mov	r1, r5
 800c774:	4630      	mov	r0, r6
 800c776:	f7ff fd63 	bl	800c240 <_Balloc>
 800c77a:	4602      	mov	r2, r0
 800c77c:	b928      	cbnz	r0, 800c78a <__mdiff+0x2e>
 800c77e:	4b3f      	ldr	r3, [pc, #252]	@ (800c87c <__mdiff+0x120>)
 800c780:	f240 2137 	movw	r1, #567	@ 0x237
 800c784:	483e      	ldr	r0, [pc, #248]	@ (800c880 <__mdiff+0x124>)
 800c786:	f000 fb11 	bl	800cdac <__assert_func>
 800c78a:	2301      	movs	r3, #1
 800c78c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c790:	4610      	mov	r0, r2
 800c792:	b003      	add	sp, #12
 800c794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c798:	bfbc      	itt	lt
 800c79a:	464b      	movlt	r3, r9
 800c79c:	46a1      	movlt	r9, r4
 800c79e:	4630      	mov	r0, r6
 800c7a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c7a4:	bfba      	itte	lt
 800c7a6:	461c      	movlt	r4, r3
 800c7a8:	2501      	movlt	r5, #1
 800c7aa:	2500      	movge	r5, #0
 800c7ac:	f7ff fd48 	bl	800c240 <_Balloc>
 800c7b0:	4602      	mov	r2, r0
 800c7b2:	b918      	cbnz	r0, 800c7bc <__mdiff+0x60>
 800c7b4:	4b31      	ldr	r3, [pc, #196]	@ (800c87c <__mdiff+0x120>)
 800c7b6:	f240 2145 	movw	r1, #581	@ 0x245
 800c7ba:	e7e3      	b.n	800c784 <__mdiff+0x28>
 800c7bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c7c0:	6926      	ldr	r6, [r4, #16]
 800c7c2:	60c5      	str	r5, [r0, #12]
 800c7c4:	f109 0310 	add.w	r3, r9, #16
 800c7c8:	f109 0514 	add.w	r5, r9, #20
 800c7cc:	f104 0e14 	add.w	lr, r4, #20
 800c7d0:	f100 0b14 	add.w	fp, r0, #20
 800c7d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c7d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c7dc:	9301      	str	r3, [sp, #4]
 800c7de:	46d9      	mov	r9, fp
 800c7e0:	f04f 0c00 	mov.w	ip, #0
 800c7e4:	9b01      	ldr	r3, [sp, #4]
 800c7e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c7ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c7ee:	9301      	str	r3, [sp, #4]
 800c7f0:	fa1f f38a 	uxth.w	r3, sl
 800c7f4:	4619      	mov	r1, r3
 800c7f6:	b283      	uxth	r3, r0
 800c7f8:	1acb      	subs	r3, r1, r3
 800c7fa:	0c00      	lsrs	r0, r0, #16
 800c7fc:	4463      	add	r3, ip
 800c7fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c802:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c806:	b29b      	uxth	r3, r3
 800c808:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c80c:	4576      	cmp	r6, lr
 800c80e:	f849 3b04 	str.w	r3, [r9], #4
 800c812:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c816:	d8e5      	bhi.n	800c7e4 <__mdiff+0x88>
 800c818:	1b33      	subs	r3, r6, r4
 800c81a:	3b15      	subs	r3, #21
 800c81c:	f023 0303 	bic.w	r3, r3, #3
 800c820:	3415      	adds	r4, #21
 800c822:	3304      	adds	r3, #4
 800c824:	42a6      	cmp	r6, r4
 800c826:	bf38      	it	cc
 800c828:	2304      	movcc	r3, #4
 800c82a:	441d      	add	r5, r3
 800c82c:	445b      	add	r3, fp
 800c82e:	461e      	mov	r6, r3
 800c830:	462c      	mov	r4, r5
 800c832:	4544      	cmp	r4, r8
 800c834:	d30e      	bcc.n	800c854 <__mdiff+0xf8>
 800c836:	f108 0103 	add.w	r1, r8, #3
 800c83a:	1b49      	subs	r1, r1, r5
 800c83c:	f021 0103 	bic.w	r1, r1, #3
 800c840:	3d03      	subs	r5, #3
 800c842:	45a8      	cmp	r8, r5
 800c844:	bf38      	it	cc
 800c846:	2100      	movcc	r1, #0
 800c848:	440b      	add	r3, r1
 800c84a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c84e:	b191      	cbz	r1, 800c876 <__mdiff+0x11a>
 800c850:	6117      	str	r7, [r2, #16]
 800c852:	e79d      	b.n	800c790 <__mdiff+0x34>
 800c854:	f854 1b04 	ldr.w	r1, [r4], #4
 800c858:	46e6      	mov	lr, ip
 800c85a:	0c08      	lsrs	r0, r1, #16
 800c85c:	fa1c fc81 	uxtah	ip, ip, r1
 800c860:	4471      	add	r1, lr
 800c862:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c866:	b289      	uxth	r1, r1
 800c868:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c86c:	f846 1b04 	str.w	r1, [r6], #4
 800c870:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c874:	e7dd      	b.n	800c832 <__mdiff+0xd6>
 800c876:	3f01      	subs	r7, #1
 800c878:	e7e7      	b.n	800c84a <__mdiff+0xee>
 800c87a:	bf00      	nop
 800c87c:	0800e4a8 	.word	0x0800e4a8
 800c880:	0800e4b9 	.word	0x0800e4b9

0800c884 <__d2b>:
 800c884:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c888:	460f      	mov	r7, r1
 800c88a:	2101      	movs	r1, #1
 800c88c:	ec59 8b10 	vmov	r8, r9, d0
 800c890:	4616      	mov	r6, r2
 800c892:	f7ff fcd5 	bl	800c240 <_Balloc>
 800c896:	4604      	mov	r4, r0
 800c898:	b930      	cbnz	r0, 800c8a8 <__d2b+0x24>
 800c89a:	4602      	mov	r2, r0
 800c89c:	4b23      	ldr	r3, [pc, #140]	@ (800c92c <__d2b+0xa8>)
 800c89e:	4824      	ldr	r0, [pc, #144]	@ (800c930 <__d2b+0xac>)
 800c8a0:	f240 310f 	movw	r1, #783	@ 0x30f
 800c8a4:	f000 fa82 	bl	800cdac <__assert_func>
 800c8a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c8ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c8b0:	b10d      	cbz	r5, 800c8b6 <__d2b+0x32>
 800c8b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c8b6:	9301      	str	r3, [sp, #4]
 800c8b8:	f1b8 0300 	subs.w	r3, r8, #0
 800c8bc:	d023      	beq.n	800c906 <__d2b+0x82>
 800c8be:	4668      	mov	r0, sp
 800c8c0:	9300      	str	r3, [sp, #0]
 800c8c2:	f7ff fd84 	bl	800c3ce <__lo0bits>
 800c8c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c8ca:	b1d0      	cbz	r0, 800c902 <__d2b+0x7e>
 800c8cc:	f1c0 0320 	rsb	r3, r0, #32
 800c8d0:	fa02 f303 	lsl.w	r3, r2, r3
 800c8d4:	430b      	orrs	r3, r1
 800c8d6:	40c2      	lsrs	r2, r0
 800c8d8:	6163      	str	r3, [r4, #20]
 800c8da:	9201      	str	r2, [sp, #4]
 800c8dc:	9b01      	ldr	r3, [sp, #4]
 800c8de:	61a3      	str	r3, [r4, #24]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	bf0c      	ite	eq
 800c8e4:	2201      	moveq	r2, #1
 800c8e6:	2202      	movne	r2, #2
 800c8e8:	6122      	str	r2, [r4, #16]
 800c8ea:	b1a5      	cbz	r5, 800c916 <__d2b+0x92>
 800c8ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c8f0:	4405      	add	r5, r0
 800c8f2:	603d      	str	r5, [r7, #0]
 800c8f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c8f8:	6030      	str	r0, [r6, #0]
 800c8fa:	4620      	mov	r0, r4
 800c8fc:	b003      	add	sp, #12
 800c8fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c902:	6161      	str	r1, [r4, #20]
 800c904:	e7ea      	b.n	800c8dc <__d2b+0x58>
 800c906:	a801      	add	r0, sp, #4
 800c908:	f7ff fd61 	bl	800c3ce <__lo0bits>
 800c90c:	9b01      	ldr	r3, [sp, #4]
 800c90e:	6163      	str	r3, [r4, #20]
 800c910:	3020      	adds	r0, #32
 800c912:	2201      	movs	r2, #1
 800c914:	e7e8      	b.n	800c8e8 <__d2b+0x64>
 800c916:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c91a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c91e:	6038      	str	r0, [r7, #0]
 800c920:	6918      	ldr	r0, [r3, #16]
 800c922:	f7ff fd35 	bl	800c390 <__hi0bits>
 800c926:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c92a:	e7e5      	b.n	800c8f8 <__d2b+0x74>
 800c92c:	0800e4a8 	.word	0x0800e4a8
 800c930:	0800e4b9 	.word	0x0800e4b9

0800c934 <__ssputs_r>:
 800c934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c938:	688e      	ldr	r6, [r1, #8]
 800c93a:	461f      	mov	r7, r3
 800c93c:	42be      	cmp	r6, r7
 800c93e:	680b      	ldr	r3, [r1, #0]
 800c940:	4682      	mov	sl, r0
 800c942:	460c      	mov	r4, r1
 800c944:	4690      	mov	r8, r2
 800c946:	d82d      	bhi.n	800c9a4 <__ssputs_r+0x70>
 800c948:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c94c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c950:	d026      	beq.n	800c9a0 <__ssputs_r+0x6c>
 800c952:	6965      	ldr	r5, [r4, #20]
 800c954:	6909      	ldr	r1, [r1, #16]
 800c956:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c95a:	eba3 0901 	sub.w	r9, r3, r1
 800c95e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c962:	1c7b      	adds	r3, r7, #1
 800c964:	444b      	add	r3, r9
 800c966:	106d      	asrs	r5, r5, #1
 800c968:	429d      	cmp	r5, r3
 800c96a:	bf38      	it	cc
 800c96c:	461d      	movcc	r5, r3
 800c96e:	0553      	lsls	r3, r2, #21
 800c970:	d527      	bpl.n	800c9c2 <__ssputs_r+0x8e>
 800c972:	4629      	mov	r1, r5
 800c974:	f7ff fbd8 	bl	800c128 <_malloc_r>
 800c978:	4606      	mov	r6, r0
 800c97a:	b360      	cbz	r0, 800c9d6 <__ssputs_r+0xa2>
 800c97c:	6921      	ldr	r1, [r4, #16]
 800c97e:	464a      	mov	r2, r9
 800c980:	f000 fa06 	bl	800cd90 <memcpy>
 800c984:	89a3      	ldrh	r3, [r4, #12]
 800c986:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c98a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c98e:	81a3      	strh	r3, [r4, #12]
 800c990:	6126      	str	r6, [r4, #16]
 800c992:	6165      	str	r5, [r4, #20]
 800c994:	444e      	add	r6, r9
 800c996:	eba5 0509 	sub.w	r5, r5, r9
 800c99a:	6026      	str	r6, [r4, #0]
 800c99c:	60a5      	str	r5, [r4, #8]
 800c99e:	463e      	mov	r6, r7
 800c9a0:	42be      	cmp	r6, r7
 800c9a2:	d900      	bls.n	800c9a6 <__ssputs_r+0x72>
 800c9a4:	463e      	mov	r6, r7
 800c9a6:	6820      	ldr	r0, [r4, #0]
 800c9a8:	4632      	mov	r2, r6
 800c9aa:	4641      	mov	r1, r8
 800c9ac:	f000 f9c6 	bl	800cd3c <memmove>
 800c9b0:	68a3      	ldr	r3, [r4, #8]
 800c9b2:	1b9b      	subs	r3, r3, r6
 800c9b4:	60a3      	str	r3, [r4, #8]
 800c9b6:	6823      	ldr	r3, [r4, #0]
 800c9b8:	4433      	add	r3, r6
 800c9ba:	6023      	str	r3, [r4, #0]
 800c9bc:	2000      	movs	r0, #0
 800c9be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9c2:	462a      	mov	r2, r5
 800c9c4:	f000 fa36 	bl	800ce34 <_realloc_r>
 800c9c8:	4606      	mov	r6, r0
 800c9ca:	2800      	cmp	r0, #0
 800c9cc:	d1e0      	bne.n	800c990 <__ssputs_r+0x5c>
 800c9ce:	6921      	ldr	r1, [r4, #16]
 800c9d0:	4650      	mov	r0, sl
 800c9d2:	f7ff fb35 	bl	800c040 <_free_r>
 800c9d6:	230c      	movs	r3, #12
 800c9d8:	f8ca 3000 	str.w	r3, [sl]
 800c9dc:	89a3      	ldrh	r3, [r4, #12]
 800c9de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c9e2:	81a3      	strh	r3, [r4, #12]
 800c9e4:	f04f 30ff 	mov.w	r0, #4294967295
 800c9e8:	e7e9      	b.n	800c9be <__ssputs_r+0x8a>
	...

0800c9ec <_svfiprintf_r>:
 800c9ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9f0:	4698      	mov	r8, r3
 800c9f2:	898b      	ldrh	r3, [r1, #12]
 800c9f4:	061b      	lsls	r3, r3, #24
 800c9f6:	b09d      	sub	sp, #116	@ 0x74
 800c9f8:	4607      	mov	r7, r0
 800c9fa:	460d      	mov	r5, r1
 800c9fc:	4614      	mov	r4, r2
 800c9fe:	d510      	bpl.n	800ca22 <_svfiprintf_r+0x36>
 800ca00:	690b      	ldr	r3, [r1, #16]
 800ca02:	b973      	cbnz	r3, 800ca22 <_svfiprintf_r+0x36>
 800ca04:	2140      	movs	r1, #64	@ 0x40
 800ca06:	f7ff fb8f 	bl	800c128 <_malloc_r>
 800ca0a:	6028      	str	r0, [r5, #0]
 800ca0c:	6128      	str	r0, [r5, #16]
 800ca0e:	b930      	cbnz	r0, 800ca1e <_svfiprintf_r+0x32>
 800ca10:	230c      	movs	r3, #12
 800ca12:	603b      	str	r3, [r7, #0]
 800ca14:	f04f 30ff 	mov.w	r0, #4294967295
 800ca18:	b01d      	add	sp, #116	@ 0x74
 800ca1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca1e:	2340      	movs	r3, #64	@ 0x40
 800ca20:	616b      	str	r3, [r5, #20]
 800ca22:	2300      	movs	r3, #0
 800ca24:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca26:	2320      	movs	r3, #32
 800ca28:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ca2c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ca30:	2330      	movs	r3, #48	@ 0x30
 800ca32:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800cbd0 <_svfiprintf_r+0x1e4>
 800ca36:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ca3a:	f04f 0901 	mov.w	r9, #1
 800ca3e:	4623      	mov	r3, r4
 800ca40:	469a      	mov	sl, r3
 800ca42:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ca46:	b10a      	cbz	r2, 800ca4c <_svfiprintf_r+0x60>
 800ca48:	2a25      	cmp	r2, #37	@ 0x25
 800ca4a:	d1f9      	bne.n	800ca40 <_svfiprintf_r+0x54>
 800ca4c:	ebba 0b04 	subs.w	fp, sl, r4
 800ca50:	d00b      	beq.n	800ca6a <_svfiprintf_r+0x7e>
 800ca52:	465b      	mov	r3, fp
 800ca54:	4622      	mov	r2, r4
 800ca56:	4629      	mov	r1, r5
 800ca58:	4638      	mov	r0, r7
 800ca5a:	f7ff ff6b 	bl	800c934 <__ssputs_r>
 800ca5e:	3001      	adds	r0, #1
 800ca60:	f000 80a7 	beq.w	800cbb2 <_svfiprintf_r+0x1c6>
 800ca64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca66:	445a      	add	r2, fp
 800ca68:	9209      	str	r2, [sp, #36]	@ 0x24
 800ca6a:	f89a 3000 	ldrb.w	r3, [sl]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	f000 809f 	beq.w	800cbb2 <_svfiprintf_r+0x1c6>
 800ca74:	2300      	movs	r3, #0
 800ca76:	f04f 32ff 	mov.w	r2, #4294967295
 800ca7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ca7e:	f10a 0a01 	add.w	sl, sl, #1
 800ca82:	9304      	str	r3, [sp, #16]
 800ca84:	9307      	str	r3, [sp, #28]
 800ca86:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ca8a:	931a      	str	r3, [sp, #104]	@ 0x68
 800ca8c:	4654      	mov	r4, sl
 800ca8e:	2205      	movs	r2, #5
 800ca90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca94:	484e      	ldr	r0, [pc, #312]	@ (800cbd0 <_svfiprintf_r+0x1e4>)
 800ca96:	f7f3 fbc3 	bl	8000220 <memchr>
 800ca9a:	9a04      	ldr	r2, [sp, #16]
 800ca9c:	b9d8      	cbnz	r0, 800cad6 <_svfiprintf_r+0xea>
 800ca9e:	06d0      	lsls	r0, r2, #27
 800caa0:	bf44      	itt	mi
 800caa2:	2320      	movmi	r3, #32
 800caa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800caa8:	0711      	lsls	r1, r2, #28
 800caaa:	bf44      	itt	mi
 800caac:	232b      	movmi	r3, #43	@ 0x2b
 800caae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cab2:	f89a 3000 	ldrb.w	r3, [sl]
 800cab6:	2b2a      	cmp	r3, #42	@ 0x2a
 800cab8:	d015      	beq.n	800cae6 <_svfiprintf_r+0xfa>
 800caba:	9a07      	ldr	r2, [sp, #28]
 800cabc:	4654      	mov	r4, sl
 800cabe:	2000      	movs	r0, #0
 800cac0:	f04f 0c0a 	mov.w	ip, #10
 800cac4:	4621      	mov	r1, r4
 800cac6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800caca:	3b30      	subs	r3, #48	@ 0x30
 800cacc:	2b09      	cmp	r3, #9
 800cace:	d94b      	bls.n	800cb68 <_svfiprintf_r+0x17c>
 800cad0:	b1b0      	cbz	r0, 800cb00 <_svfiprintf_r+0x114>
 800cad2:	9207      	str	r2, [sp, #28]
 800cad4:	e014      	b.n	800cb00 <_svfiprintf_r+0x114>
 800cad6:	eba0 0308 	sub.w	r3, r0, r8
 800cada:	fa09 f303 	lsl.w	r3, r9, r3
 800cade:	4313      	orrs	r3, r2
 800cae0:	9304      	str	r3, [sp, #16]
 800cae2:	46a2      	mov	sl, r4
 800cae4:	e7d2      	b.n	800ca8c <_svfiprintf_r+0xa0>
 800cae6:	9b03      	ldr	r3, [sp, #12]
 800cae8:	1d19      	adds	r1, r3, #4
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	9103      	str	r1, [sp, #12]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	bfbb      	ittet	lt
 800caf2:	425b      	neglt	r3, r3
 800caf4:	f042 0202 	orrlt.w	r2, r2, #2
 800caf8:	9307      	strge	r3, [sp, #28]
 800cafa:	9307      	strlt	r3, [sp, #28]
 800cafc:	bfb8      	it	lt
 800cafe:	9204      	strlt	r2, [sp, #16]
 800cb00:	7823      	ldrb	r3, [r4, #0]
 800cb02:	2b2e      	cmp	r3, #46	@ 0x2e
 800cb04:	d10a      	bne.n	800cb1c <_svfiprintf_r+0x130>
 800cb06:	7863      	ldrb	r3, [r4, #1]
 800cb08:	2b2a      	cmp	r3, #42	@ 0x2a
 800cb0a:	d132      	bne.n	800cb72 <_svfiprintf_r+0x186>
 800cb0c:	9b03      	ldr	r3, [sp, #12]
 800cb0e:	1d1a      	adds	r2, r3, #4
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	9203      	str	r2, [sp, #12]
 800cb14:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cb18:	3402      	adds	r4, #2
 800cb1a:	9305      	str	r3, [sp, #20]
 800cb1c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800cbe0 <_svfiprintf_r+0x1f4>
 800cb20:	7821      	ldrb	r1, [r4, #0]
 800cb22:	2203      	movs	r2, #3
 800cb24:	4650      	mov	r0, sl
 800cb26:	f7f3 fb7b 	bl	8000220 <memchr>
 800cb2a:	b138      	cbz	r0, 800cb3c <_svfiprintf_r+0x150>
 800cb2c:	9b04      	ldr	r3, [sp, #16]
 800cb2e:	eba0 000a 	sub.w	r0, r0, sl
 800cb32:	2240      	movs	r2, #64	@ 0x40
 800cb34:	4082      	lsls	r2, r0
 800cb36:	4313      	orrs	r3, r2
 800cb38:	3401      	adds	r4, #1
 800cb3a:	9304      	str	r3, [sp, #16]
 800cb3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb40:	4824      	ldr	r0, [pc, #144]	@ (800cbd4 <_svfiprintf_r+0x1e8>)
 800cb42:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cb46:	2206      	movs	r2, #6
 800cb48:	f7f3 fb6a 	bl	8000220 <memchr>
 800cb4c:	2800      	cmp	r0, #0
 800cb4e:	d036      	beq.n	800cbbe <_svfiprintf_r+0x1d2>
 800cb50:	4b21      	ldr	r3, [pc, #132]	@ (800cbd8 <_svfiprintf_r+0x1ec>)
 800cb52:	bb1b      	cbnz	r3, 800cb9c <_svfiprintf_r+0x1b0>
 800cb54:	9b03      	ldr	r3, [sp, #12]
 800cb56:	3307      	adds	r3, #7
 800cb58:	f023 0307 	bic.w	r3, r3, #7
 800cb5c:	3308      	adds	r3, #8
 800cb5e:	9303      	str	r3, [sp, #12]
 800cb60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb62:	4433      	add	r3, r6
 800cb64:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb66:	e76a      	b.n	800ca3e <_svfiprintf_r+0x52>
 800cb68:	fb0c 3202 	mla	r2, ip, r2, r3
 800cb6c:	460c      	mov	r4, r1
 800cb6e:	2001      	movs	r0, #1
 800cb70:	e7a8      	b.n	800cac4 <_svfiprintf_r+0xd8>
 800cb72:	2300      	movs	r3, #0
 800cb74:	3401      	adds	r4, #1
 800cb76:	9305      	str	r3, [sp, #20]
 800cb78:	4619      	mov	r1, r3
 800cb7a:	f04f 0c0a 	mov.w	ip, #10
 800cb7e:	4620      	mov	r0, r4
 800cb80:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cb84:	3a30      	subs	r2, #48	@ 0x30
 800cb86:	2a09      	cmp	r2, #9
 800cb88:	d903      	bls.n	800cb92 <_svfiprintf_r+0x1a6>
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d0c6      	beq.n	800cb1c <_svfiprintf_r+0x130>
 800cb8e:	9105      	str	r1, [sp, #20]
 800cb90:	e7c4      	b.n	800cb1c <_svfiprintf_r+0x130>
 800cb92:	fb0c 2101 	mla	r1, ip, r1, r2
 800cb96:	4604      	mov	r4, r0
 800cb98:	2301      	movs	r3, #1
 800cb9a:	e7f0      	b.n	800cb7e <_svfiprintf_r+0x192>
 800cb9c:	ab03      	add	r3, sp, #12
 800cb9e:	9300      	str	r3, [sp, #0]
 800cba0:	462a      	mov	r2, r5
 800cba2:	4b0e      	ldr	r3, [pc, #56]	@ (800cbdc <_svfiprintf_r+0x1f0>)
 800cba4:	a904      	add	r1, sp, #16
 800cba6:	4638      	mov	r0, r7
 800cba8:	f7fd fe94 	bl	800a8d4 <_printf_float>
 800cbac:	1c42      	adds	r2, r0, #1
 800cbae:	4606      	mov	r6, r0
 800cbb0:	d1d6      	bne.n	800cb60 <_svfiprintf_r+0x174>
 800cbb2:	89ab      	ldrh	r3, [r5, #12]
 800cbb4:	065b      	lsls	r3, r3, #25
 800cbb6:	f53f af2d 	bmi.w	800ca14 <_svfiprintf_r+0x28>
 800cbba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cbbc:	e72c      	b.n	800ca18 <_svfiprintf_r+0x2c>
 800cbbe:	ab03      	add	r3, sp, #12
 800cbc0:	9300      	str	r3, [sp, #0]
 800cbc2:	462a      	mov	r2, r5
 800cbc4:	4b05      	ldr	r3, [pc, #20]	@ (800cbdc <_svfiprintf_r+0x1f0>)
 800cbc6:	a904      	add	r1, sp, #16
 800cbc8:	4638      	mov	r0, r7
 800cbca:	f7fe f91b 	bl	800ae04 <_printf_i>
 800cbce:	e7ed      	b.n	800cbac <_svfiprintf_r+0x1c0>
 800cbd0:	0800e512 	.word	0x0800e512
 800cbd4:	0800e51c 	.word	0x0800e51c
 800cbd8:	0800a8d5 	.word	0x0800a8d5
 800cbdc:	0800c935 	.word	0x0800c935
 800cbe0:	0800e518 	.word	0x0800e518

0800cbe4 <__sflush_r>:
 800cbe4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cbe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbec:	0716      	lsls	r6, r2, #28
 800cbee:	4605      	mov	r5, r0
 800cbf0:	460c      	mov	r4, r1
 800cbf2:	d454      	bmi.n	800cc9e <__sflush_r+0xba>
 800cbf4:	684b      	ldr	r3, [r1, #4]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	dc02      	bgt.n	800cc00 <__sflush_r+0x1c>
 800cbfa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	dd48      	ble.n	800cc92 <__sflush_r+0xae>
 800cc00:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cc02:	2e00      	cmp	r6, #0
 800cc04:	d045      	beq.n	800cc92 <__sflush_r+0xae>
 800cc06:	2300      	movs	r3, #0
 800cc08:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cc0c:	682f      	ldr	r7, [r5, #0]
 800cc0e:	6a21      	ldr	r1, [r4, #32]
 800cc10:	602b      	str	r3, [r5, #0]
 800cc12:	d030      	beq.n	800cc76 <__sflush_r+0x92>
 800cc14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cc16:	89a3      	ldrh	r3, [r4, #12]
 800cc18:	0759      	lsls	r1, r3, #29
 800cc1a:	d505      	bpl.n	800cc28 <__sflush_r+0x44>
 800cc1c:	6863      	ldr	r3, [r4, #4]
 800cc1e:	1ad2      	subs	r2, r2, r3
 800cc20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cc22:	b10b      	cbz	r3, 800cc28 <__sflush_r+0x44>
 800cc24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cc26:	1ad2      	subs	r2, r2, r3
 800cc28:	2300      	movs	r3, #0
 800cc2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cc2c:	6a21      	ldr	r1, [r4, #32]
 800cc2e:	4628      	mov	r0, r5
 800cc30:	47b0      	blx	r6
 800cc32:	1c43      	adds	r3, r0, #1
 800cc34:	89a3      	ldrh	r3, [r4, #12]
 800cc36:	d106      	bne.n	800cc46 <__sflush_r+0x62>
 800cc38:	6829      	ldr	r1, [r5, #0]
 800cc3a:	291d      	cmp	r1, #29
 800cc3c:	d82b      	bhi.n	800cc96 <__sflush_r+0xb2>
 800cc3e:	4a2a      	ldr	r2, [pc, #168]	@ (800cce8 <__sflush_r+0x104>)
 800cc40:	40ca      	lsrs	r2, r1
 800cc42:	07d6      	lsls	r6, r2, #31
 800cc44:	d527      	bpl.n	800cc96 <__sflush_r+0xb2>
 800cc46:	2200      	movs	r2, #0
 800cc48:	6062      	str	r2, [r4, #4]
 800cc4a:	04d9      	lsls	r1, r3, #19
 800cc4c:	6922      	ldr	r2, [r4, #16]
 800cc4e:	6022      	str	r2, [r4, #0]
 800cc50:	d504      	bpl.n	800cc5c <__sflush_r+0x78>
 800cc52:	1c42      	adds	r2, r0, #1
 800cc54:	d101      	bne.n	800cc5a <__sflush_r+0x76>
 800cc56:	682b      	ldr	r3, [r5, #0]
 800cc58:	b903      	cbnz	r3, 800cc5c <__sflush_r+0x78>
 800cc5a:	6560      	str	r0, [r4, #84]	@ 0x54
 800cc5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cc5e:	602f      	str	r7, [r5, #0]
 800cc60:	b1b9      	cbz	r1, 800cc92 <__sflush_r+0xae>
 800cc62:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cc66:	4299      	cmp	r1, r3
 800cc68:	d002      	beq.n	800cc70 <__sflush_r+0x8c>
 800cc6a:	4628      	mov	r0, r5
 800cc6c:	f7ff f9e8 	bl	800c040 <_free_r>
 800cc70:	2300      	movs	r3, #0
 800cc72:	6363      	str	r3, [r4, #52]	@ 0x34
 800cc74:	e00d      	b.n	800cc92 <__sflush_r+0xae>
 800cc76:	2301      	movs	r3, #1
 800cc78:	4628      	mov	r0, r5
 800cc7a:	47b0      	blx	r6
 800cc7c:	4602      	mov	r2, r0
 800cc7e:	1c50      	adds	r0, r2, #1
 800cc80:	d1c9      	bne.n	800cc16 <__sflush_r+0x32>
 800cc82:	682b      	ldr	r3, [r5, #0]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d0c6      	beq.n	800cc16 <__sflush_r+0x32>
 800cc88:	2b1d      	cmp	r3, #29
 800cc8a:	d001      	beq.n	800cc90 <__sflush_r+0xac>
 800cc8c:	2b16      	cmp	r3, #22
 800cc8e:	d11e      	bne.n	800ccce <__sflush_r+0xea>
 800cc90:	602f      	str	r7, [r5, #0]
 800cc92:	2000      	movs	r0, #0
 800cc94:	e022      	b.n	800ccdc <__sflush_r+0xf8>
 800cc96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc9a:	b21b      	sxth	r3, r3
 800cc9c:	e01b      	b.n	800ccd6 <__sflush_r+0xf2>
 800cc9e:	690f      	ldr	r7, [r1, #16]
 800cca0:	2f00      	cmp	r7, #0
 800cca2:	d0f6      	beq.n	800cc92 <__sflush_r+0xae>
 800cca4:	0793      	lsls	r3, r2, #30
 800cca6:	680e      	ldr	r6, [r1, #0]
 800cca8:	bf08      	it	eq
 800ccaa:	694b      	ldreq	r3, [r1, #20]
 800ccac:	600f      	str	r7, [r1, #0]
 800ccae:	bf18      	it	ne
 800ccb0:	2300      	movne	r3, #0
 800ccb2:	eba6 0807 	sub.w	r8, r6, r7
 800ccb6:	608b      	str	r3, [r1, #8]
 800ccb8:	f1b8 0f00 	cmp.w	r8, #0
 800ccbc:	dde9      	ble.n	800cc92 <__sflush_r+0xae>
 800ccbe:	6a21      	ldr	r1, [r4, #32]
 800ccc0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ccc2:	4643      	mov	r3, r8
 800ccc4:	463a      	mov	r2, r7
 800ccc6:	4628      	mov	r0, r5
 800ccc8:	47b0      	blx	r6
 800ccca:	2800      	cmp	r0, #0
 800cccc:	dc08      	bgt.n	800cce0 <__sflush_r+0xfc>
 800ccce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ccd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ccd6:	81a3      	strh	r3, [r4, #12]
 800ccd8:	f04f 30ff 	mov.w	r0, #4294967295
 800ccdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cce0:	4407      	add	r7, r0
 800cce2:	eba8 0800 	sub.w	r8, r8, r0
 800cce6:	e7e7      	b.n	800ccb8 <__sflush_r+0xd4>
 800cce8:	20400001 	.word	0x20400001

0800ccec <_fflush_r>:
 800ccec:	b538      	push	{r3, r4, r5, lr}
 800ccee:	690b      	ldr	r3, [r1, #16]
 800ccf0:	4605      	mov	r5, r0
 800ccf2:	460c      	mov	r4, r1
 800ccf4:	b913      	cbnz	r3, 800ccfc <_fflush_r+0x10>
 800ccf6:	2500      	movs	r5, #0
 800ccf8:	4628      	mov	r0, r5
 800ccfa:	bd38      	pop	{r3, r4, r5, pc}
 800ccfc:	b118      	cbz	r0, 800cd06 <_fflush_r+0x1a>
 800ccfe:	6a03      	ldr	r3, [r0, #32]
 800cd00:	b90b      	cbnz	r3, 800cd06 <_fflush_r+0x1a>
 800cd02:	f7fe fa29 	bl	800b158 <__sinit>
 800cd06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d0f3      	beq.n	800ccf6 <_fflush_r+0xa>
 800cd0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cd10:	07d0      	lsls	r0, r2, #31
 800cd12:	d404      	bmi.n	800cd1e <_fflush_r+0x32>
 800cd14:	0599      	lsls	r1, r3, #22
 800cd16:	d402      	bmi.n	800cd1e <_fflush_r+0x32>
 800cd18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cd1a:	f7fe fb36 	bl	800b38a <__retarget_lock_acquire_recursive>
 800cd1e:	4628      	mov	r0, r5
 800cd20:	4621      	mov	r1, r4
 800cd22:	f7ff ff5f 	bl	800cbe4 <__sflush_r>
 800cd26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cd28:	07da      	lsls	r2, r3, #31
 800cd2a:	4605      	mov	r5, r0
 800cd2c:	d4e4      	bmi.n	800ccf8 <_fflush_r+0xc>
 800cd2e:	89a3      	ldrh	r3, [r4, #12]
 800cd30:	059b      	lsls	r3, r3, #22
 800cd32:	d4e1      	bmi.n	800ccf8 <_fflush_r+0xc>
 800cd34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cd36:	f7fe fb29 	bl	800b38c <__retarget_lock_release_recursive>
 800cd3a:	e7dd      	b.n	800ccf8 <_fflush_r+0xc>

0800cd3c <memmove>:
 800cd3c:	4288      	cmp	r0, r1
 800cd3e:	b510      	push	{r4, lr}
 800cd40:	eb01 0402 	add.w	r4, r1, r2
 800cd44:	d902      	bls.n	800cd4c <memmove+0x10>
 800cd46:	4284      	cmp	r4, r0
 800cd48:	4623      	mov	r3, r4
 800cd4a:	d807      	bhi.n	800cd5c <memmove+0x20>
 800cd4c:	1e43      	subs	r3, r0, #1
 800cd4e:	42a1      	cmp	r1, r4
 800cd50:	d008      	beq.n	800cd64 <memmove+0x28>
 800cd52:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cd56:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cd5a:	e7f8      	b.n	800cd4e <memmove+0x12>
 800cd5c:	4402      	add	r2, r0
 800cd5e:	4601      	mov	r1, r0
 800cd60:	428a      	cmp	r2, r1
 800cd62:	d100      	bne.n	800cd66 <memmove+0x2a>
 800cd64:	bd10      	pop	{r4, pc}
 800cd66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cd6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cd6e:	e7f7      	b.n	800cd60 <memmove+0x24>

0800cd70 <_sbrk_r>:
 800cd70:	b538      	push	{r3, r4, r5, lr}
 800cd72:	4d06      	ldr	r5, [pc, #24]	@ (800cd8c <_sbrk_r+0x1c>)
 800cd74:	2300      	movs	r3, #0
 800cd76:	4604      	mov	r4, r0
 800cd78:	4608      	mov	r0, r1
 800cd7a:	602b      	str	r3, [r5, #0]
 800cd7c:	f7f6 fb82 	bl	8003484 <_sbrk>
 800cd80:	1c43      	adds	r3, r0, #1
 800cd82:	d102      	bne.n	800cd8a <_sbrk_r+0x1a>
 800cd84:	682b      	ldr	r3, [r5, #0]
 800cd86:	b103      	cbz	r3, 800cd8a <_sbrk_r+0x1a>
 800cd88:	6023      	str	r3, [r4, #0]
 800cd8a:	bd38      	pop	{r3, r4, r5, pc}
 800cd8c:	20000970 	.word	0x20000970

0800cd90 <memcpy>:
 800cd90:	440a      	add	r2, r1
 800cd92:	4291      	cmp	r1, r2
 800cd94:	f100 33ff 	add.w	r3, r0, #4294967295
 800cd98:	d100      	bne.n	800cd9c <memcpy+0xc>
 800cd9a:	4770      	bx	lr
 800cd9c:	b510      	push	{r4, lr}
 800cd9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cda2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cda6:	4291      	cmp	r1, r2
 800cda8:	d1f9      	bne.n	800cd9e <memcpy+0xe>
 800cdaa:	bd10      	pop	{r4, pc}

0800cdac <__assert_func>:
 800cdac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cdae:	4614      	mov	r4, r2
 800cdb0:	461a      	mov	r2, r3
 800cdb2:	4b09      	ldr	r3, [pc, #36]	@ (800cdd8 <__assert_func+0x2c>)
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	4605      	mov	r5, r0
 800cdb8:	68d8      	ldr	r0, [r3, #12]
 800cdba:	b14c      	cbz	r4, 800cdd0 <__assert_func+0x24>
 800cdbc:	4b07      	ldr	r3, [pc, #28]	@ (800cddc <__assert_func+0x30>)
 800cdbe:	9100      	str	r1, [sp, #0]
 800cdc0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cdc4:	4906      	ldr	r1, [pc, #24]	@ (800cde0 <__assert_func+0x34>)
 800cdc6:	462b      	mov	r3, r5
 800cdc8:	f000 f870 	bl	800ceac <fiprintf>
 800cdcc:	f000 f880 	bl	800ced0 <abort>
 800cdd0:	4b04      	ldr	r3, [pc, #16]	@ (800cde4 <__assert_func+0x38>)
 800cdd2:	461c      	mov	r4, r3
 800cdd4:	e7f3      	b.n	800cdbe <__assert_func+0x12>
 800cdd6:	bf00      	nop
 800cdd8:	200000a8 	.word	0x200000a8
 800cddc:	0800e52d 	.word	0x0800e52d
 800cde0:	0800e53a 	.word	0x0800e53a
 800cde4:	0800e568 	.word	0x0800e568

0800cde8 <_calloc_r>:
 800cde8:	b570      	push	{r4, r5, r6, lr}
 800cdea:	fba1 5402 	umull	r5, r4, r1, r2
 800cdee:	b934      	cbnz	r4, 800cdfe <_calloc_r+0x16>
 800cdf0:	4629      	mov	r1, r5
 800cdf2:	f7ff f999 	bl	800c128 <_malloc_r>
 800cdf6:	4606      	mov	r6, r0
 800cdf8:	b928      	cbnz	r0, 800ce06 <_calloc_r+0x1e>
 800cdfa:	4630      	mov	r0, r6
 800cdfc:	bd70      	pop	{r4, r5, r6, pc}
 800cdfe:	220c      	movs	r2, #12
 800ce00:	6002      	str	r2, [r0, #0]
 800ce02:	2600      	movs	r6, #0
 800ce04:	e7f9      	b.n	800cdfa <_calloc_r+0x12>
 800ce06:	462a      	mov	r2, r5
 800ce08:	4621      	mov	r1, r4
 800ce0a:	f7fe fa40 	bl	800b28e <memset>
 800ce0e:	e7f4      	b.n	800cdfa <_calloc_r+0x12>

0800ce10 <__ascii_mbtowc>:
 800ce10:	b082      	sub	sp, #8
 800ce12:	b901      	cbnz	r1, 800ce16 <__ascii_mbtowc+0x6>
 800ce14:	a901      	add	r1, sp, #4
 800ce16:	b142      	cbz	r2, 800ce2a <__ascii_mbtowc+0x1a>
 800ce18:	b14b      	cbz	r3, 800ce2e <__ascii_mbtowc+0x1e>
 800ce1a:	7813      	ldrb	r3, [r2, #0]
 800ce1c:	600b      	str	r3, [r1, #0]
 800ce1e:	7812      	ldrb	r2, [r2, #0]
 800ce20:	1e10      	subs	r0, r2, #0
 800ce22:	bf18      	it	ne
 800ce24:	2001      	movne	r0, #1
 800ce26:	b002      	add	sp, #8
 800ce28:	4770      	bx	lr
 800ce2a:	4610      	mov	r0, r2
 800ce2c:	e7fb      	b.n	800ce26 <__ascii_mbtowc+0x16>
 800ce2e:	f06f 0001 	mvn.w	r0, #1
 800ce32:	e7f8      	b.n	800ce26 <__ascii_mbtowc+0x16>

0800ce34 <_realloc_r>:
 800ce34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce38:	4607      	mov	r7, r0
 800ce3a:	4614      	mov	r4, r2
 800ce3c:	460d      	mov	r5, r1
 800ce3e:	b921      	cbnz	r1, 800ce4a <_realloc_r+0x16>
 800ce40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce44:	4611      	mov	r1, r2
 800ce46:	f7ff b96f 	b.w	800c128 <_malloc_r>
 800ce4a:	b92a      	cbnz	r2, 800ce58 <_realloc_r+0x24>
 800ce4c:	f7ff f8f8 	bl	800c040 <_free_r>
 800ce50:	4625      	mov	r5, r4
 800ce52:	4628      	mov	r0, r5
 800ce54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce58:	f000 f841 	bl	800cede <_malloc_usable_size_r>
 800ce5c:	4284      	cmp	r4, r0
 800ce5e:	4606      	mov	r6, r0
 800ce60:	d802      	bhi.n	800ce68 <_realloc_r+0x34>
 800ce62:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ce66:	d8f4      	bhi.n	800ce52 <_realloc_r+0x1e>
 800ce68:	4621      	mov	r1, r4
 800ce6a:	4638      	mov	r0, r7
 800ce6c:	f7ff f95c 	bl	800c128 <_malloc_r>
 800ce70:	4680      	mov	r8, r0
 800ce72:	b908      	cbnz	r0, 800ce78 <_realloc_r+0x44>
 800ce74:	4645      	mov	r5, r8
 800ce76:	e7ec      	b.n	800ce52 <_realloc_r+0x1e>
 800ce78:	42b4      	cmp	r4, r6
 800ce7a:	4622      	mov	r2, r4
 800ce7c:	4629      	mov	r1, r5
 800ce7e:	bf28      	it	cs
 800ce80:	4632      	movcs	r2, r6
 800ce82:	f7ff ff85 	bl	800cd90 <memcpy>
 800ce86:	4629      	mov	r1, r5
 800ce88:	4638      	mov	r0, r7
 800ce8a:	f7ff f8d9 	bl	800c040 <_free_r>
 800ce8e:	e7f1      	b.n	800ce74 <_realloc_r+0x40>

0800ce90 <__ascii_wctomb>:
 800ce90:	4603      	mov	r3, r0
 800ce92:	4608      	mov	r0, r1
 800ce94:	b141      	cbz	r1, 800cea8 <__ascii_wctomb+0x18>
 800ce96:	2aff      	cmp	r2, #255	@ 0xff
 800ce98:	d904      	bls.n	800cea4 <__ascii_wctomb+0x14>
 800ce9a:	228a      	movs	r2, #138	@ 0x8a
 800ce9c:	601a      	str	r2, [r3, #0]
 800ce9e:	f04f 30ff 	mov.w	r0, #4294967295
 800cea2:	4770      	bx	lr
 800cea4:	700a      	strb	r2, [r1, #0]
 800cea6:	2001      	movs	r0, #1
 800cea8:	4770      	bx	lr
	...

0800ceac <fiprintf>:
 800ceac:	b40e      	push	{r1, r2, r3}
 800ceae:	b503      	push	{r0, r1, lr}
 800ceb0:	4601      	mov	r1, r0
 800ceb2:	ab03      	add	r3, sp, #12
 800ceb4:	4805      	ldr	r0, [pc, #20]	@ (800cecc <fiprintf+0x20>)
 800ceb6:	f853 2b04 	ldr.w	r2, [r3], #4
 800ceba:	6800      	ldr	r0, [r0, #0]
 800cebc:	9301      	str	r3, [sp, #4]
 800cebe:	f000 f83f 	bl	800cf40 <_vfiprintf_r>
 800cec2:	b002      	add	sp, #8
 800cec4:	f85d eb04 	ldr.w	lr, [sp], #4
 800cec8:	b003      	add	sp, #12
 800ceca:	4770      	bx	lr
 800cecc:	200000a8 	.word	0x200000a8

0800ced0 <abort>:
 800ced0:	b508      	push	{r3, lr}
 800ced2:	2006      	movs	r0, #6
 800ced4:	f000 fa08 	bl	800d2e8 <raise>
 800ced8:	2001      	movs	r0, #1
 800ceda:	f7f6 fa5b 	bl	8003394 <_exit>

0800cede <_malloc_usable_size_r>:
 800cede:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cee2:	1f18      	subs	r0, r3, #4
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	bfbc      	itt	lt
 800cee8:	580b      	ldrlt	r3, [r1, r0]
 800ceea:	18c0      	addlt	r0, r0, r3
 800ceec:	4770      	bx	lr

0800ceee <__sfputc_r>:
 800ceee:	6893      	ldr	r3, [r2, #8]
 800cef0:	3b01      	subs	r3, #1
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	b410      	push	{r4}
 800cef6:	6093      	str	r3, [r2, #8]
 800cef8:	da08      	bge.n	800cf0c <__sfputc_r+0x1e>
 800cefa:	6994      	ldr	r4, [r2, #24]
 800cefc:	42a3      	cmp	r3, r4
 800cefe:	db01      	blt.n	800cf04 <__sfputc_r+0x16>
 800cf00:	290a      	cmp	r1, #10
 800cf02:	d103      	bne.n	800cf0c <__sfputc_r+0x1e>
 800cf04:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cf08:	f000 b932 	b.w	800d170 <__swbuf_r>
 800cf0c:	6813      	ldr	r3, [r2, #0]
 800cf0e:	1c58      	adds	r0, r3, #1
 800cf10:	6010      	str	r0, [r2, #0]
 800cf12:	7019      	strb	r1, [r3, #0]
 800cf14:	4608      	mov	r0, r1
 800cf16:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cf1a:	4770      	bx	lr

0800cf1c <__sfputs_r>:
 800cf1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf1e:	4606      	mov	r6, r0
 800cf20:	460f      	mov	r7, r1
 800cf22:	4614      	mov	r4, r2
 800cf24:	18d5      	adds	r5, r2, r3
 800cf26:	42ac      	cmp	r4, r5
 800cf28:	d101      	bne.n	800cf2e <__sfputs_r+0x12>
 800cf2a:	2000      	movs	r0, #0
 800cf2c:	e007      	b.n	800cf3e <__sfputs_r+0x22>
 800cf2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf32:	463a      	mov	r2, r7
 800cf34:	4630      	mov	r0, r6
 800cf36:	f7ff ffda 	bl	800ceee <__sfputc_r>
 800cf3a:	1c43      	adds	r3, r0, #1
 800cf3c:	d1f3      	bne.n	800cf26 <__sfputs_r+0xa>
 800cf3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cf40 <_vfiprintf_r>:
 800cf40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf44:	460d      	mov	r5, r1
 800cf46:	b09d      	sub	sp, #116	@ 0x74
 800cf48:	4614      	mov	r4, r2
 800cf4a:	4698      	mov	r8, r3
 800cf4c:	4606      	mov	r6, r0
 800cf4e:	b118      	cbz	r0, 800cf58 <_vfiprintf_r+0x18>
 800cf50:	6a03      	ldr	r3, [r0, #32]
 800cf52:	b90b      	cbnz	r3, 800cf58 <_vfiprintf_r+0x18>
 800cf54:	f7fe f900 	bl	800b158 <__sinit>
 800cf58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cf5a:	07d9      	lsls	r1, r3, #31
 800cf5c:	d405      	bmi.n	800cf6a <_vfiprintf_r+0x2a>
 800cf5e:	89ab      	ldrh	r3, [r5, #12]
 800cf60:	059a      	lsls	r2, r3, #22
 800cf62:	d402      	bmi.n	800cf6a <_vfiprintf_r+0x2a>
 800cf64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cf66:	f7fe fa10 	bl	800b38a <__retarget_lock_acquire_recursive>
 800cf6a:	89ab      	ldrh	r3, [r5, #12]
 800cf6c:	071b      	lsls	r3, r3, #28
 800cf6e:	d501      	bpl.n	800cf74 <_vfiprintf_r+0x34>
 800cf70:	692b      	ldr	r3, [r5, #16]
 800cf72:	b99b      	cbnz	r3, 800cf9c <_vfiprintf_r+0x5c>
 800cf74:	4629      	mov	r1, r5
 800cf76:	4630      	mov	r0, r6
 800cf78:	f000 f938 	bl	800d1ec <__swsetup_r>
 800cf7c:	b170      	cbz	r0, 800cf9c <_vfiprintf_r+0x5c>
 800cf7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cf80:	07dc      	lsls	r4, r3, #31
 800cf82:	d504      	bpl.n	800cf8e <_vfiprintf_r+0x4e>
 800cf84:	f04f 30ff 	mov.w	r0, #4294967295
 800cf88:	b01d      	add	sp, #116	@ 0x74
 800cf8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf8e:	89ab      	ldrh	r3, [r5, #12]
 800cf90:	0598      	lsls	r0, r3, #22
 800cf92:	d4f7      	bmi.n	800cf84 <_vfiprintf_r+0x44>
 800cf94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cf96:	f7fe f9f9 	bl	800b38c <__retarget_lock_release_recursive>
 800cf9a:	e7f3      	b.n	800cf84 <_vfiprintf_r+0x44>
 800cf9c:	2300      	movs	r3, #0
 800cf9e:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfa0:	2320      	movs	r3, #32
 800cfa2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cfa6:	f8cd 800c 	str.w	r8, [sp, #12]
 800cfaa:	2330      	movs	r3, #48	@ 0x30
 800cfac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d15c <_vfiprintf_r+0x21c>
 800cfb0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cfb4:	f04f 0901 	mov.w	r9, #1
 800cfb8:	4623      	mov	r3, r4
 800cfba:	469a      	mov	sl, r3
 800cfbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cfc0:	b10a      	cbz	r2, 800cfc6 <_vfiprintf_r+0x86>
 800cfc2:	2a25      	cmp	r2, #37	@ 0x25
 800cfc4:	d1f9      	bne.n	800cfba <_vfiprintf_r+0x7a>
 800cfc6:	ebba 0b04 	subs.w	fp, sl, r4
 800cfca:	d00b      	beq.n	800cfe4 <_vfiprintf_r+0xa4>
 800cfcc:	465b      	mov	r3, fp
 800cfce:	4622      	mov	r2, r4
 800cfd0:	4629      	mov	r1, r5
 800cfd2:	4630      	mov	r0, r6
 800cfd4:	f7ff ffa2 	bl	800cf1c <__sfputs_r>
 800cfd8:	3001      	adds	r0, #1
 800cfda:	f000 80a7 	beq.w	800d12c <_vfiprintf_r+0x1ec>
 800cfde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cfe0:	445a      	add	r2, fp
 800cfe2:	9209      	str	r2, [sp, #36]	@ 0x24
 800cfe4:	f89a 3000 	ldrb.w	r3, [sl]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	f000 809f 	beq.w	800d12c <_vfiprintf_r+0x1ec>
 800cfee:	2300      	movs	r3, #0
 800cff0:	f04f 32ff 	mov.w	r2, #4294967295
 800cff4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cff8:	f10a 0a01 	add.w	sl, sl, #1
 800cffc:	9304      	str	r3, [sp, #16]
 800cffe:	9307      	str	r3, [sp, #28]
 800d000:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d004:	931a      	str	r3, [sp, #104]	@ 0x68
 800d006:	4654      	mov	r4, sl
 800d008:	2205      	movs	r2, #5
 800d00a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d00e:	4853      	ldr	r0, [pc, #332]	@ (800d15c <_vfiprintf_r+0x21c>)
 800d010:	f7f3 f906 	bl	8000220 <memchr>
 800d014:	9a04      	ldr	r2, [sp, #16]
 800d016:	b9d8      	cbnz	r0, 800d050 <_vfiprintf_r+0x110>
 800d018:	06d1      	lsls	r1, r2, #27
 800d01a:	bf44      	itt	mi
 800d01c:	2320      	movmi	r3, #32
 800d01e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d022:	0713      	lsls	r3, r2, #28
 800d024:	bf44      	itt	mi
 800d026:	232b      	movmi	r3, #43	@ 0x2b
 800d028:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d02c:	f89a 3000 	ldrb.w	r3, [sl]
 800d030:	2b2a      	cmp	r3, #42	@ 0x2a
 800d032:	d015      	beq.n	800d060 <_vfiprintf_r+0x120>
 800d034:	9a07      	ldr	r2, [sp, #28]
 800d036:	4654      	mov	r4, sl
 800d038:	2000      	movs	r0, #0
 800d03a:	f04f 0c0a 	mov.w	ip, #10
 800d03e:	4621      	mov	r1, r4
 800d040:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d044:	3b30      	subs	r3, #48	@ 0x30
 800d046:	2b09      	cmp	r3, #9
 800d048:	d94b      	bls.n	800d0e2 <_vfiprintf_r+0x1a2>
 800d04a:	b1b0      	cbz	r0, 800d07a <_vfiprintf_r+0x13a>
 800d04c:	9207      	str	r2, [sp, #28]
 800d04e:	e014      	b.n	800d07a <_vfiprintf_r+0x13a>
 800d050:	eba0 0308 	sub.w	r3, r0, r8
 800d054:	fa09 f303 	lsl.w	r3, r9, r3
 800d058:	4313      	orrs	r3, r2
 800d05a:	9304      	str	r3, [sp, #16]
 800d05c:	46a2      	mov	sl, r4
 800d05e:	e7d2      	b.n	800d006 <_vfiprintf_r+0xc6>
 800d060:	9b03      	ldr	r3, [sp, #12]
 800d062:	1d19      	adds	r1, r3, #4
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	9103      	str	r1, [sp, #12]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	bfbb      	ittet	lt
 800d06c:	425b      	neglt	r3, r3
 800d06e:	f042 0202 	orrlt.w	r2, r2, #2
 800d072:	9307      	strge	r3, [sp, #28]
 800d074:	9307      	strlt	r3, [sp, #28]
 800d076:	bfb8      	it	lt
 800d078:	9204      	strlt	r2, [sp, #16]
 800d07a:	7823      	ldrb	r3, [r4, #0]
 800d07c:	2b2e      	cmp	r3, #46	@ 0x2e
 800d07e:	d10a      	bne.n	800d096 <_vfiprintf_r+0x156>
 800d080:	7863      	ldrb	r3, [r4, #1]
 800d082:	2b2a      	cmp	r3, #42	@ 0x2a
 800d084:	d132      	bne.n	800d0ec <_vfiprintf_r+0x1ac>
 800d086:	9b03      	ldr	r3, [sp, #12]
 800d088:	1d1a      	adds	r2, r3, #4
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	9203      	str	r2, [sp, #12]
 800d08e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d092:	3402      	adds	r4, #2
 800d094:	9305      	str	r3, [sp, #20]
 800d096:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d16c <_vfiprintf_r+0x22c>
 800d09a:	7821      	ldrb	r1, [r4, #0]
 800d09c:	2203      	movs	r2, #3
 800d09e:	4650      	mov	r0, sl
 800d0a0:	f7f3 f8be 	bl	8000220 <memchr>
 800d0a4:	b138      	cbz	r0, 800d0b6 <_vfiprintf_r+0x176>
 800d0a6:	9b04      	ldr	r3, [sp, #16]
 800d0a8:	eba0 000a 	sub.w	r0, r0, sl
 800d0ac:	2240      	movs	r2, #64	@ 0x40
 800d0ae:	4082      	lsls	r2, r0
 800d0b0:	4313      	orrs	r3, r2
 800d0b2:	3401      	adds	r4, #1
 800d0b4:	9304      	str	r3, [sp, #16]
 800d0b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0ba:	4829      	ldr	r0, [pc, #164]	@ (800d160 <_vfiprintf_r+0x220>)
 800d0bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d0c0:	2206      	movs	r2, #6
 800d0c2:	f7f3 f8ad 	bl	8000220 <memchr>
 800d0c6:	2800      	cmp	r0, #0
 800d0c8:	d03f      	beq.n	800d14a <_vfiprintf_r+0x20a>
 800d0ca:	4b26      	ldr	r3, [pc, #152]	@ (800d164 <_vfiprintf_r+0x224>)
 800d0cc:	bb1b      	cbnz	r3, 800d116 <_vfiprintf_r+0x1d6>
 800d0ce:	9b03      	ldr	r3, [sp, #12]
 800d0d0:	3307      	adds	r3, #7
 800d0d2:	f023 0307 	bic.w	r3, r3, #7
 800d0d6:	3308      	adds	r3, #8
 800d0d8:	9303      	str	r3, [sp, #12]
 800d0da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0dc:	443b      	add	r3, r7
 800d0de:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0e0:	e76a      	b.n	800cfb8 <_vfiprintf_r+0x78>
 800d0e2:	fb0c 3202 	mla	r2, ip, r2, r3
 800d0e6:	460c      	mov	r4, r1
 800d0e8:	2001      	movs	r0, #1
 800d0ea:	e7a8      	b.n	800d03e <_vfiprintf_r+0xfe>
 800d0ec:	2300      	movs	r3, #0
 800d0ee:	3401      	adds	r4, #1
 800d0f0:	9305      	str	r3, [sp, #20]
 800d0f2:	4619      	mov	r1, r3
 800d0f4:	f04f 0c0a 	mov.w	ip, #10
 800d0f8:	4620      	mov	r0, r4
 800d0fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d0fe:	3a30      	subs	r2, #48	@ 0x30
 800d100:	2a09      	cmp	r2, #9
 800d102:	d903      	bls.n	800d10c <_vfiprintf_r+0x1cc>
 800d104:	2b00      	cmp	r3, #0
 800d106:	d0c6      	beq.n	800d096 <_vfiprintf_r+0x156>
 800d108:	9105      	str	r1, [sp, #20]
 800d10a:	e7c4      	b.n	800d096 <_vfiprintf_r+0x156>
 800d10c:	fb0c 2101 	mla	r1, ip, r1, r2
 800d110:	4604      	mov	r4, r0
 800d112:	2301      	movs	r3, #1
 800d114:	e7f0      	b.n	800d0f8 <_vfiprintf_r+0x1b8>
 800d116:	ab03      	add	r3, sp, #12
 800d118:	9300      	str	r3, [sp, #0]
 800d11a:	462a      	mov	r2, r5
 800d11c:	4b12      	ldr	r3, [pc, #72]	@ (800d168 <_vfiprintf_r+0x228>)
 800d11e:	a904      	add	r1, sp, #16
 800d120:	4630      	mov	r0, r6
 800d122:	f7fd fbd7 	bl	800a8d4 <_printf_float>
 800d126:	4607      	mov	r7, r0
 800d128:	1c78      	adds	r0, r7, #1
 800d12a:	d1d6      	bne.n	800d0da <_vfiprintf_r+0x19a>
 800d12c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d12e:	07d9      	lsls	r1, r3, #31
 800d130:	d405      	bmi.n	800d13e <_vfiprintf_r+0x1fe>
 800d132:	89ab      	ldrh	r3, [r5, #12]
 800d134:	059a      	lsls	r2, r3, #22
 800d136:	d402      	bmi.n	800d13e <_vfiprintf_r+0x1fe>
 800d138:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d13a:	f7fe f927 	bl	800b38c <__retarget_lock_release_recursive>
 800d13e:	89ab      	ldrh	r3, [r5, #12]
 800d140:	065b      	lsls	r3, r3, #25
 800d142:	f53f af1f 	bmi.w	800cf84 <_vfiprintf_r+0x44>
 800d146:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d148:	e71e      	b.n	800cf88 <_vfiprintf_r+0x48>
 800d14a:	ab03      	add	r3, sp, #12
 800d14c:	9300      	str	r3, [sp, #0]
 800d14e:	462a      	mov	r2, r5
 800d150:	4b05      	ldr	r3, [pc, #20]	@ (800d168 <_vfiprintf_r+0x228>)
 800d152:	a904      	add	r1, sp, #16
 800d154:	4630      	mov	r0, r6
 800d156:	f7fd fe55 	bl	800ae04 <_printf_i>
 800d15a:	e7e4      	b.n	800d126 <_vfiprintf_r+0x1e6>
 800d15c:	0800e512 	.word	0x0800e512
 800d160:	0800e51c 	.word	0x0800e51c
 800d164:	0800a8d5 	.word	0x0800a8d5
 800d168:	0800cf1d 	.word	0x0800cf1d
 800d16c:	0800e518 	.word	0x0800e518

0800d170 <__swbuf_r>:
 800d170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d172:	460e      	mov	r6, r1
 800d174:	4614      	mov	r4, r2
 800d176:	4605      	mov	r5, r0
 800d178:	b118      	cbz	r0, 800d182 <__swbuf_r+0x12>
 800d17a:	6a03      	ldr	r3, [r0, #32]
 800d17c:	b90b      	cbnz	r3, 800d182 <__swbuf_r+0x12>
 800d17e:	f7fd ffeb 	bl	800b158 <__sinit>
 800d182:	69a3      	ldr	r3, [r4, #24]
 800d184:	60a3      	str	r3, [r4, #8]
 800d186:	89a3      	ldrh	r3, [r4, #12]
 800d188:	071a      	lsls	r2, r3, #28
 800d18a:	d501      	bpl.n	800d190 <__swbuf_r+0x20>
 800d18c:	6923      	ldr	r3, [r4, #16]
 800d18e:	b943      	cbnz	r3, 800d1a2 <__swbuf_r+0x32>
 800d190:	4621      	mov	r1, r4
 800d192:	4628      	mov	r0, r5
 800d194:	f000 f82a 	bl	800d1ec <__swsetup_r>
 800d198:	b118      	cbz	r0, 800d1a2 <__swbuf_r+0x32>
 800d19a:	f04f 37ff 	mov.w	r7, #4294967295
 800d19e:	4638      	mov	r0, r7
 800d1a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d1a2:	6823      	ldr	r3, [r4, #0]
 800d1a4:	6922      	ldr	r2, [r4, #16]
 800d1a6:	1a98      	subs	r0, r3, r2
 800d1a8:	6963      	ldr	r3, [r4, #20]
 800d1aa:	b2f6      	uxtb	r6, r6
 800d1ac:	4283      	cmp	r3, r0
 800d1ae:	4637      	mov	r7, r6
 800d1b0:	dc05      	bgt.n	800d1be <__swbuf_r+0x4e>
 800d1b2:	4621      	mov	r1, r4
 800d1b4:	4628      	mov	r0, r5
 800d1b6:	f7ff fd99 	bl	800ccec <_fflush_r>
 800d1ba:	2800      	cmp	r0, #0
 800d1bc:	d1ed      	bne.n	800d19a <__swbuf_r+0x2a>
 800d1be:	68a3      	ldr	r3, [r4, #8]
 800d1c0:	3b01      	subs	r3, #1
 800d1c2:	60a3      	str	r3, [r4, #8]
 800d1c4:	6823      	ldr	r3, [r4, #0]
 800d1c6:	1c5a      	adds	r2, r3, #1
 800d1c8:	6022      	str	r2, [r4, #0]
 800d1ca:	701e      	strb	r6, [r3, #0]
 800d1cc:	6962      	ldr	r2, [r4, #20]
 800d1ce:	1c43      	adds	r3, r0, #1
 800d1d0:	429a      	cmp	r2, r3
 800d1d2:	d004      	beq.n	800d1de <__swbuf_r+0x6e>
 800d1d4:	89a3      	ldrh	r3, [r4, #12]
 800d1d6:	07db      	lsls	r3, r3, #31
 800d1d8:	d5e1      	bpl.n	800d19e <__swbuf_r+0x2e>
 800d1da:	2e0a      	cmp	r6, #10
 800d1dc:	d1df      	bne.n	800d19e <__swbuf_r+0x2e>
 800d1de:	4621      	mov	r1, r4
 800d1e0:	4628      	mov	r0, r5
 800d1e2:	f7ff fd83 	bl	800ccec <_fflush_r>
 800d1e6:	2800      	cmp	r0, #0
 800d1e8:	d0d9      	beq.n	800d19e <__swbuf_r+0x2e>
 800d1ea:	e7d6      	b.n	800d19a <__swbuf_r+0x2a>

0800d1ec <__swsetup_r>:
 800d1ec:	b538      	push	{r3, r4, r5, lr}
 800d1ee:	4b29      	ldr	r3, [pc, #164]	@ (800d294 <__swsetup_r+0xa8>)
 800d1f0:	4605      	mov	r5, r0
 800d1f2:	6818      	ldr	r0, [r3, #0]
 800d1f4:	460c      	mov	r4, r1
 800d1f6:	b118      	cbz	r0, 800d200 <__swsetup_r+0x14>
 800d1f8:	6a03      	ldr	r3, [r0, #32]
 800d1fa:	b90b      	cbnz	r3, 800d200 <__swsetup_r+0x14>
 800d1fc:	f7fd ffac 	bl	800b158 <__sinit>
 800d200:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d204:	0719      	lsls	r1, r3, #28
 800d206:	d422      	bmi.n	800d24e <__swsetup_r+0x62>
 800d208:	06da      	lsls	r2, r3, #27
 800d20a:	d407      	bmi.n	800d21c <__swsetup_r+0x30>
 800d20c:	2209      	movs	r2, #9
 800d20e:	602a      	str	r2, [r5, #0]
 800d210:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d214:	81a3      	strh	r3, [r4, #12]
 800d216:	f04f 30ff 	mov.w	r0, #4294967295
 800d21a:	e033      	b.n	800d284 <__swsetup_r+0x98>
 800d21c:	0758      	lsls	r0, r3, #29
 800d21e:	d512      	bpl.n	800d246 <__swsetup_r+0x5a>
 800d220:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d222:	b141      	cbz	r1, 800d236 <__swsetup_r+0x4a>
 800d224:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d228:	4299      	cmp	r1, r3
 800d22a:	d002      	beq.n	800d232 <__swsetup_r+0x46>
 800d22c:	4628      	mov	r0, r5
 800d22e:	f7fe ff07 	bl	800c040 <_free_r>
 800d232:	2300      	movs	r3, #0
 800d234:	6363      	str	r3, [r4, #52]	@ 0x34
 800d236:	89a3      	ldrh	r3, [r4, #12]
 800d238:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d23c:	81a3      	strh	r3, [r4, #12]
 800d23e:	2300      	movs	r3, #0
 800d240:	6063      	str	r3, [r4, #4]
 800d242:	6923      	ldr	r3, [r4, #16]
 800d244:	6023      	str	r3, [r4, #0]
 800d246:	89a3      	ldrh	r3, [r4, #12]
 800d248:	f043 0308 	orr.w	r3, r3, #8
 800d24c:	81a3      	strh	r3, [r4, #12]
 800d24e:	6923      	ldr	r3, [r4, #16]
 800d250:	b94b      	cbnz	r3, 800d266 <__swsetup_r+0x7a>
 800d252:	89a3      	ldrh	r3, [r4, #12]
 800d254:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d258:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d25c:	d003      	beq.n	800d266 <__swsetup_r+0x7a>
 800d25e:	4621      	mov	r1, r4
 800d260:	4628      	mov	r0, r5
 800d262:	f000 f883 	bl	800d36c <__smakebuf_r>
 800d266:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d26a:	f013 0201 	ands.w	r2, r3, #1
 800d26e:	d00a      	beq.n	800d286 <__swsetup_r+0x9a>
 800d270:	2200      	movs	r2, #0
 800d272:	60a2      	str	r2, [r4, #8]
 800d274:	6962      	ldr	r2, [r4, #20]
 800d276:	4252      	negs	r2, r2
 800d278:	61a2      	str	r2, [r4, #24]
 800d27a:	6922      	ldr	r2, [r4, #16]
 800d27c:	b942      	cbnz	r2, 800d290 <__swsetup_r+0xa4>
 800d27e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d282:	d1c5      	bne.n	800d210 <__swsetup_r+0x24>
 800d284:	bd38      	pop	{r3, r4, r5, pc}
 800d286:	0799      	lsls	r1, r3, #30
 800d288:	bf58      	it	pl
 800d28a:	6962      	ldrpl	r2, [r4, #20]
 800d28c:	60a2      	str	r2, [r4, #8]
 800d28e:	e7f4      	b.n	800d27a <__swsetup_r+0x8e>
 800d290:	2000      	movs	r0, #0
 800d292:	e7f7      	b.n	800d284 <__swsetup_r+0x98>
 800d294:	200000a8 	.word	0x200000a8

0800d298 <_raise_r>:
 800d298:	291f      	cmp	r1, #31
 800d29a:	b538      	push	{r3, r4, r5, lr}
 800d29c:	4605      	mov	r5, r0
 800d29e:	460c      	mov	r4, r1
 800d2a0:	d904      	bls.n	800d2ac <_raise_r+0x14>
 800d2a2:	2316      	movs	r3, #22
 800d2a4:	6003      	str	r3, [r0, #0]
 800d2a6:	f04f 30ff 	mov.w	r0, #4294967295
 800d2aa:	bd38      	pop	{r3, r4, r5, pc}
 800d2ac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d2ae:	b112      	cbz	r2, 800d2b6 <_raise_r+0x1e>
 800d2b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d2b4:	b94b      	cbnz	r3, 800d2ca <_raise_r+0x32>
 800d2b6:	4628      	mov	r0, r5
 800d2b8:	f000 f830 	bl	800d31c <_getpid_r>
 800d2bc:	4622      	mov	r2, r4
 800d2be:	4601      	mov	r1, r0
 800d2c0:	4628      	mov	r0, r5
 800d2c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d2c6:	f000 b817 	b.w	800d2f8 <_kill_r>
 800d2ca:	2b01      	cmp	r3, #1
 800d2cc:	d00a      	beq.n	800d2e4 <_raise_r+0x4c>
 800d2ce:	1c59      	adds	r1, r3, #1
 800d2d0:	d103      	bne.n	800d2da <_raise_r+0x42>
 800d2d2:	2316      	movs	r3, #22
 800d2d4:	6003      	str	r3, [r0, #0]
 800d2d6:	2001      	movs	r0, #1
 800d2d8:	e7e7      	b.n	800d2aa <_raise_r+0x12>
 800d2da:	2100      	movs	r1, #0
 800d2dc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d2e0:	4620      	mov	r0, r4
 800d2e2:	4798      	blx	r3
 800d2e4:	2000      	movs	r0, #0
 800d2e6:	e7e0      	b.n	800d2aa <_raise_r+0x12>

0800d2e8 <raise>:
 800d2e8:	4b02      	ldr	r3, [pc, #8]	@ (800d2f4 <raise+0xc>)
 800d2ea:	4601      	mov	r1, r0
 800d2ec:	6818      	ldr	r0, [r3, #0]
 800d2ee:	f7ff bfd3 	b.w	800d298 <_raise_r>
 800d2f2:	bf00      	nop
 800d2f4:	200000a8 	.word	0x200000a8

0800d2f8 <_kill_r>:
 800d2f8:	b538      	push	{r3, r4, r5, lr}
 800d2fa:	4d07      	ldr	r5, [pc, #28]	@ (800d318 <_kill_r+0x20>)
 800d2fc:	2300      	movs	r3, #0
 800d2fe:	4604      	mov	r4, r0
 800d300:	4608      	mov	r0, r1
 800d302:	4611      	mov	r1, r2
 800d304:	602b      	str	r3, [r5, #0]
 800d306:	f7f6 f835 	bl	8003374 <_kill>
 800d30a:	1c43      	adds	r3, r0, #1
 800d30c:	d102      	bne.n	800d314 <_kill_r+0x1c>
 800d30e:	682b      	ldr	r3, [r5, #0]
 800d310:	b103      	cbz	r3, 800d314 <_kill_r+0x1c>
 800d312:	6023      	str	r3, [r4, #0]
 800d314:	bd38      	pop	{r3, r4, r5, pc}
 800d316:	bf00      	nop
 800d318:	20000970 	.word	0x20000970

0800d31c <_getpid_r>:
 800d31c:	f7f6 b822 	b.w	8003364 <_getpid>

0800d320 <__swhatbuf_r>:
 800d320:	b570      	push	{r4, r5, r6, lr}
 800d322:	460c      	mov	r4, r1
 800d324:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d328:	2900      	cmp	r1, #0
 800d32a:	b096      	sub	sp, #88	@ 0x58
 800d32c:	4615      	mov	r5, r2
 800d32e:	461e      	mov	r6, r3
 800d330:	da0d      	bge.n	800d34e <__swhatbuf_r+0x2e>
 800d332:	89a3      	ldrh	r3, [r4, #12]
 800d334:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d338:	f04f 0100 	mov.w	r1, #0
 800d33c:	bf14      	ite	ne
 800d33e:	2340      	movne	r3, #64	@ 0x40
 800d340:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d344:	2000      	movs	r0, #0
 800d346:	6031      	str	r1, [r6, #0]
 800d348:	602b      	str	r3, [r5, #0]
 800d34a:	b016      	add	sp, #88	@ 0x58
 800d34c:	bd70      	pop	{r4, r5, r6, pc}
 800d34e:	466a      	mov	r2, sp
 800d350:	f000 f848 	bl	800d3e4 <_fstat_r>
 800d354:	2800      	cmp	r0, #0
 800d356:	dbec      	blt.n	800d332 <__swhatbuf_r+0x12>
 800d358:	9901      	ldr	r1, [sp, #4]
 800d35a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d35e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d362:	4259      	negs	r1, r3
 800d364:	4159      	adcs	r1, r3
 800d366:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d36a:	e7eb      	b.n	800d344 <__swhatbuf_r+0x24>

0800d36c <__smakebuf_r>:
 800d36c:	898b      	ldrh	r3, [r1, #12]
 800d36e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d370:	079d      	lsls	r5, r3, #30
 800d372:	4606      	mov	r6, r0
 800d374:	460c      	mov	r4, r1
 800d376:	d507      	bpl.n	800d388 <__smakebuf_r+0x1c>
 800d378:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d37c:	6023      	str	r3, [r4, #0]
 800d37e:	6123      	str	r3, [r4, #16]
 800d380:	2301      	movs	r3, #1
 800d382:	6163      	str	r3, [r4, #20]
 800d384:	b003      	add	sp, #12
 800d386:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d388:	ab01      	add	r3, sp, #4
 800d38a:	466a      	mov	r2, sp
 800d38c:	f7ff ffc8 	bl	800d320 <__swhatbuf_r>
 800d390:	9f00      	ldr	r7, [sp, #0]
 800d392:	4605      	mov	r5, r0
 800d394:	4639      	mov	r1, r7
 800d396:	4630      	mov	r0, r6
 800d398:	f7fe fec6 	bl	800c128 <_malloc_r>
 800d39c:	b948      	cbnz	r0, 800d3b2 <__smakebuf_r+0x46>
 800d39e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d3a2:	059a      	lsls	r2, r3, #22
 800d3a4:	d4ee      	bmi.n	800d384 <__smakebuf_r+0x18>
 800d3a6:	f023 0303 	bic.w	r3, r3, #3
 800d3aa:	f043 0302 	orr.w	r3, r3, #2
 800d3ae:	81a3      	strh	r3, [r4, #12]
 800d3b0:	e7e2      	b.n	800d378 <__smakebuf_r+0xc>
 800d3b2:	89a3      	ldrh	r3, [r4, #12]
 800d3b4:	6020      	str	r0, [r4, #0]
 800d3b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d3ba:	81a3      	strh	r3, [r4, #12]
 800d3bc:	9b01      	ldr	r3, [sp, #4]
 800d3be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d3c2:	b15b      	cbz	r3, 800d3dc <__smakebuf_r+0x70>
 800d3c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d3c8:	4630      	mov	r0, r6
 800d3ca:	f000 f81d 	bl	800d408 <_isatty_r>
 800d3ce:	b128      	cbz	r0, 800d3dc <__smakebuf_r+0x70>
 800d3d0:	89a3      	ldrh	r3, [r4, #12]
 800d3d2:	f023 0303 	bic.w	r3, r3, #3
 800d3d6:	f043 0301 	orr.w	r3, r3, #1
 800d3da:	81a3      	strh	r3, [r4, #12]
 800d3dc:	89a3      	ldrh	r3, [r4, #12]
 800d3de:	431d      	orrs	r5, r3
 800d3e0:	81a5      	strh	r5, [r4, #12]
 800d3e2:	e7cf      	b.n	800d384 <__smakebuf_r+0x18>

0800d3e4 <_fstat_r>:
 800d3e4:	b538      	push	{r3, r4, r5, lr}
 800d3e6:	4d07      	ldr	r5, [pc, #28]	@ (800d404 <_fstat_r+0x20>)
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	4604      	mov	r4, r0
 800d3ec:	4608      	mov	r0, r1
 800d3ee:	4611      	mov	r1, r2
 800d3f0:	602b      	str	r3, [r5, #0]
 800d3f2:	f7f6 f81f 	bl	8003434 <_fstat>
 800d3f6:	1c43      	adds	r3, r0, #1
 800d3f8:	d102      	bne.n	800d400 <_fstat_r+0x1c>
 800d3fa:	682b      	ldr	r3, [r5, #0]
 800d3fc:	b103      	cbz	r3, 800d400 <_fstat_r+0x1c>
 800d3fe:	6023      	str	r3, [r4, #0]
 800d400:	bd38      	pop	{r3, r4, r5, pc}
 800d402:	bf00      	nop
 800d404:	20000970 	.word	0x20000970

0800d408 <_isatty_r>:
 800d408:	b538      	push	{r3, r4, r5, lr}
 800d40a:	4d06      	ldr	r5, [pc, #24]	@ (800d424 <_isatty_r+0x1c>)
 800d40c:	2300      	movs	r3, #0
 800d40e:	4604      	mov	r4, r0
 800d410:	4608      	mov	r0, r1
 800d412:	602b      	str	r3, [r5, #0]
 800d414:	f7f6 f81e 	bl	8003454 <_isatty>
 800d418:	1c43      	adds	r3, r0, #1
 800d41a:	d102      	bne.n	800d422 <_isatty_r+0x1a>
 800d41c:	682b      	ldr	r3, [r5, #0]
 800d41e:	b103      	cbz	r3, 800d422 <_isatty_r+0x1a>
 800d420:	6023      	str	r3, [r4, #0]
 800d422:	bd38      	pop	{r3, r4, r5, pc}
 800d424:	20000970 	.word	0x20000970

0800d428 <atan2f>:
 800d428:	f000 b96c 	b.w	800d704 <__ieee754_atan2f>

0800d42c <fmodf>:
 800d42c:	b508      	push	{r3, lr}
 800d42e:	ed2d 8b02 	vpush	{d8}
 800d432:	eef0 8a40 	vmov.f32	s17, s0
 800d436:	eeb0 8a60 	vmov.f32	s16, s1
 800d43a:	f000 fa03 	bl	800d844 <__ieee754_fmodf>
 800d43e:	eef4 8a48 	vcmp.f32	s17, s16
 800d442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d446:	d60c      	bvs.n	800d462 <fmodf+0x36>
 800d448:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800d468 <fmodf+0x3c>
 800d44c:	eeb4 8a68 	vcmp.f32	s16, s17
 800d450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d454:	d105      	bne.n	800d462 <fmodf+0x36>
 800d456:	f7fd ff6d 	bl	800b334 <__errno>
 800d45a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800d45e:	2321      	movs	r3, #33	@ 0x21
 800d460:	6003      	str	r3, [r0, #0]
 800d462:	ecbd 8b02 	vpop	{d8}
 800d466:	bd08      	pop	{r3, pc}
 800d468:	00000000 	.word	0x00000000

0800d46c <sqrtf>:
 800d46c:	b508      	push	{r3, lr}
 800d46e:	ed2d 8b02 	vpush	{d8}
 800d472:	eeb0 8a40 	vmov.f32	s16, s0
 800d476:	f000 f8a1 	bl	800d5bc <__ieee754_sqrtf>
 800d47a:	eeb4 8a48 	vcmp.f32	s16, s16
 800d47e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d482:	d60c      	bvs.n	800d49e <sqrtf+0x32>
 800d484:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800d4a4 <sqrtf+0x38>
 800d488:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d48c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d490:	d505      	bpl.n	800d49e <sqrtf+0x32>
 800d492:	f7fd ff4f 	bl	800b334 <__errno>
 800d496:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800d49a:	2321      	movs	r3, #33	@ 0x21
 800d49c:	6003      	str	r3, [r0, #0]
 800d49e:	ecbd 8b02 	vpop	{d8}
 800d4a2:	bd08      	pop	{r3, pc}
 800d4a4:	00000000 	.word	0x00000000

0800d4a8 <cosf>:
 800d4a8:	ee10 3a10 	vmov	r3, s0
 800d4ac:	b507      	push	{r0, r1, r2, lr}
 800d4ae:	4a1e      	ldr	r2, [pc, #120]	@ (800d528 <cosf+0x80>)
 800d4b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d4b4:	4293      	cmp	r3, r2
 800d4b6:	d806      	bhi.n	800d4c6 <cosf+0x1e>
 800d4b8:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800d52c <cosf+0x84>
 800d4bc:	b003      	add	sp, #12
 800d4be:	f85d eb04 	ldr.w	lr, [sp], #4
 800d4c2:	f000 b87f 	b.w	800d5c4 <__kernel_cosf>
 800d4c6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d4ca:	d304      	bcc.n	800d4d6 <cosf+0x2e>
 800d4cc:	ee30 0a40 	vsub.f32	s0, s0, s0
 800d4d0:	b003      	add	sp, #12
 800d4d2:	f85d fb04 	ldr.w	pc, [sp], #4
 800d4d6:	4668      	mov	r0, sp
 800d4d8:	f000 fa36 	bl	800d948 <__ieee754_rem_pio2f>
 800d4dc:	f000 0003 	and.w	r0, r0, #3
 800d4e0:	2801      	cmp	r0, #1
 800d4e2:	d009      	beq.n	800d4f8 <cosf+0x50>
 800d4e4:	2802      	cmp	r0, #2
 800d4e6:	d010      	beq.n	800d50a <cosf+0x62>
 800d4e8:	b9b0      	cbnz	r0, 800d518 <cosf+0x70>
 800d4ea:	eddd 0a01 	vldr	s1, [sp, #4]
 800d4ee:	ed9d 0a00 	vldr	s0, [sp]
 800d4f2:	f000 f867 	bl	800d5c4 <__kernel_cosf>
 800d4f6:	e7eb      	b.n	800d4d0 <cosf+0x28>
 800d4f8:	eddd 0a01 	vldr	s1, [sp, #4]
 800d4fc:	ed9d 0a00 	vldr	s0, [sp]
 800d500:	f000 f8b8 	bl	800d674 <__kernel_sinf>
 800d504:	eeb1 0a40 	vneg.f32	s0, s0
 800d508:	e7e2      	b.n	800d4d0 <cosf+0x28>
 800d50a:	eddd 0a01 	vldr	s1, [sp, #4]
 800d50e:	ed9d 0a00 	vldr	s0, [sp]
 800d512:	f000 f857 	bl	800d5c4 <__kernel_cosf>
 800d516:	e7f5      	b.n	800d504 <cosf+0x5c>
 800d518:	eddd 0a01 	vldr	s1, [sp, #4]
 800d51c:	ed9d 0a00 	vldr	s0, [sp]
 800d520:	2001      	movs	r0, #1
 800d522:	f000 f8a7 	bl	800d674 <__kernel_sinf>
 800d526:	e7d3      	b.n	800d4d0 <cosf+0x28>
 800d528:	3f490fd8 	.word	0x3f490fd8
 800d52c:	00000000 	.word	0x00000000

0800d530 <sinf>:
 800d530:	ee10 3a10 	vmov	r3, s0
 800d534:	b507      	push	{r0, r1, r2, lr}
 800d536:	4a1f      	ldr	r2, [pc, #124]	@ (800d5b4 <sinf+0x84>)
 800d538:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d53c:	4293      	cmp	r3, r2
 800d53e:	d807      	bhi.n	800d550 <sinf+0x20>
 800d540:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800d5b8 <sinf+0x88>
 800d544:	2000      	movs	r0, #0
 800d546:	b003      	add	sp, #12
 800d548:	f85d eb04 	ldr.w	lr, [sp], #4
 800d54c:	f000 b892 	b.w	800d674 <__kernel_sinf>
 800d550:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d554:	d304      	bcc.n	800d560 <sinf+0x30>
 800d556:	ee30 0a40 	vsub.f32	s0, s0, s0
 800d55a:	b003      	add	sp, #12
 800d55c:	f85d fb04 	ldr.w	pc, [sp], #4
 800d560:	4668      	mov	r0, sp
 800d562:	f000 f9f1 	bl	800d948 <__ieee754_rem_pio2f>
 800d566:	f000 0003 	and.w	r0, r0, #3
 800d56a:	2801      	cmp	r0, #1
 800d56c:	d00a      	beq.n	800d584 <sinf+0x54>
 800d56e:	2802      	cmp	r0, #2
 800d570:	d00f      	beq.n	800d592 <sinf+0x62>
 800d572:	b9c0      	cbnz	r0, 800d5a6 <sinf+0x76>
 800d574:	eddd 0a01 	vldr	s1, [sp, #4]
 800d578:	ed9d 0a00 	vldr	s0, [sp]
 800d57c:	2001      	movs	r0, #1
 800d57e:	f000 f879 	bl	800d674 <__kernel_sinf>
 800d582:	e7ea      	b.n	800d55a <sinf+0x2a>
 800d584:	eddd 0a01 	vldr	s1, [sp, #4]
 800d588:	ed9d 0a00 	vldr	s0, [sp]
 800d58c:	f000 f81a 	bl	800d5c4 <__kernel_cosf>
 800d590:	e7e3      	b.n	800d55a <sinf+0x2a>
 800d592:	eddd 0a01 	vldr	s1, [sp, #4]
 800d596:	ed9d 0a00 	vldr	s0, [sp]
 800d59a:	2001      	movs	r0, #1
 800d59c:	f000 f86a 	bl	800d674 <__kernel_sinf>
 800d5a0:	eeb1 0a40 	vneg.f32	s0, s0
 800d5a4:	e7d9      	b.n	800d55a <sinf+0x2a>
 800d5a6:	eddd 0a01 	vldr	s1, [sp, #4]
 800d5aa:	ed9d 0a00 	vldr	s0, [sp]
 800d5ae:	f000 f809 	bl	800d5c4 <__kernel_cosf>
 800d5b2:	e7f5      	b.n	800d5a0 <sinf+0x70>
 800d5b4:	3f490fd8 	.word	0x3f490fd8
 800d5b8:	00000000 	.word	0x00000000

0800d5bc <__ieee754_sqrtf>:
 800d5bc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d5c0:	4770      	bx	lr
	...

0800d5c4 <__kernel_cosf>:
 800d5c4:	ee10 3a10 	vmov	r3, s0
 800d5c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d5cc:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800d5d0:	eef0 6a40 	vmov.f32	s13, s0
 800d5d4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d5d8:	d204      	bcs.n	800d5e4 <__kernel_cosf+0x20>
 800d5da:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800d5de:	ee17 2a90 	vmov	r2, s15
 800d5e2:	b342      	cbz	r2, 800d636 <__kernel_cosf+0x72>
 800d5e4:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800d5e8:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800d654 <__kernel_cosf+0x90>
 800d5ec:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800d658 <__kernel_cosf+0x94>
 800d5f0:	4a1a      	ldr	r2, [pc, #104]	@ (800d65c <__kernel_cosf+0x98>)
 800d5f2:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d5f6:	4293      	cmp	r3, r2
 800d5f8:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d660 <__kernel_cosf+0x9c>
 800d5fc:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d600:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800d664 <__kernel_cosf+0xa0>
 800d604:	eea7 6a87 	vfma.f32	s12, s15, s14
 800d608:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800d668 <__kernel_cosf+0xa4>
 800d60c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d610:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800d66c <__kernel_cosf+0xa8>
 800d614:	eea7 6a87 	vfma.f32	s12, s15, s14
 800d618:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800d61c:	ee26 6a07 	vmul.f32	s12, s12, s14
 800d620:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d624:	eee7 0a06 	vfma.f32	s1, s14, s12
 800d628:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d62c:	d804      	bhi.n	800d638 <__kernel_cosf+0x74>
 800d62e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800d632:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d636:	4770      	bx	lr
 800d638:	4a0d      	ldr	r2, [pc, #52]	@ (800d670 <__kernel_cosf+0xac>)
 800d63a:	4293      	cmp	r3, r2
 800d63c:	bf9a      	itte	ls
 800d63e:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800d642:	ee07 3a10 	vmovls	s14, r3
 800d646:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800d64a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d64e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d652:	e7ec      	b.n	800d62e <__kernel_cosf+0x6a>
 800d654:	ad47d74e 	.word	0xad47d74e
 800d658:	310f74f6 	.word	0x310f74f6
 800d65c:	3e999999 	.word	0x3e999999
 800d660:	b493f27c 	.word	0xb493f27c
 800d664:	37d00d01 	.word	0x37d00d01
 800d668:	bab60b61 	.word	0xbab60b61
 800d66c:	3d2aaaab 	.word	0x3d2aaaab
 800d670:	3f480000 	.word	0x3f480000

0800d674 <__kernel_sinf>:
 800d674:	ee10 3a10 	vmov	r3, s0
 800d678:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d67c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800d680:	d204      	bcs.n	800d68c <__kernel_sinf+0x18>
 800d682:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800d686:	ee17 3a90 	vmov	r3, s15
 800d68a:	b35b      	cbz	r3, 800d6e4 <__kernel_sinf+0x70>
 800d68c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d690:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800d6e8 <__kernel_sinf+0x74>
 800d694:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800d6ec <__kernel_sinf+0x78>
 800d698:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d69c:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800d6f0 <__kernel_sinf+0x7c>
 800d6a0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d6a4:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800d6f4 <__kernel_sinf+0x80>
 800d6a8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800d6ac:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800d6f8 <__kernel_sinf+0x84>
 800d6b0:	ee60 6a07 	vmul.f32	s13, s0, s14
 800d6b4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d6b8:	b930      	cbnz	r0, 800d6c8 <__kernel_sinf+0x54>
 800d6ba:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800d6fc <__kernel_sinf+0x88>
 800d6be:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d6c2:	eea6 0a26 	vfma.f32	s0, s12, s13
 800d6c6:	4770      	bx	lr
 800d6c8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800d6cc:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800d6d0:	eee0 7a86 	vfma.f32	s15, s1, s12
 800d6d4:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800d6d8:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800d700 <__kernel_sinf+0x8c>
 800d6dc:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800d6e0:	ee30 0a60 	vsub.f32	s0, s0, s1
 800d6e4:	4770      	bx	lr
 800d6e6:	bf00      	nop
 800d6e8:	2f2ec9d3 	.word	0x2f2ec9d3
 800d6ec:	b2d72f34 	.word	0xb2d72f34
 800d6f0:	3638ef1b 	.word	0x3638ef1b
 800d6f4:	b9500d01 	.word	0xb9500d01
 800d6f8:	3c088889 	.word	0x3c088889
 800d6fc:	be2aaaab 	.word	0xbe2aaaab
 800d700:	3e2aaaab 	.word	0x3e2aaaab

0800d704 <__ieee754_atan2f>:
 800d704:	ee10 2a90 	vmov	r2, s1
 800d708:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800d70c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800d710:	b510      	push	{r4, lr}
 800d712:	eef0 7a40 	vmov.f32	s15, s0
 800d716:	d806      	bhi.n	800d726 <__ieee754_atan2f+0x22>
 800d718:	ee10 0a10 	vmov	r0, s0
 800d71c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800d720:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d724:	d904      	bls.n	800d730 <__ieee754_atan2f+0x2c>
 800d726:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800d72a:	eeb0 0a67 	vmov.f32	s0, s15
 800d72e:	bd10      	pop	{r4, pc}
 800d730:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800d734:	d103      	bne.n	800d73e <__ieee754_atan2f+0x3a>
 800d736:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d73a:	f000 ba35 	b.w	800dba8 <atanf>
 800d73e:	1794      	asrs	r4, r2, #30
 800d740:	f004 0402 	and.w	r4, r4, #2
 800d744:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800d748:	b943      	cbnz	r3, 800d75c <__ieee754_atan2f+0x58>
 800d74a:	2c02      	cmp	r4, #2
 800d74c:	d05e      	beq.n	800d80c <__ieee754_atan2f+0x108>
 800d74e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800d820 <__ieee754_atan2f+0x11c>
 800d752:	2c03      	cmp	r4, #3
 800d754:	bf08      	it	eq
 800d756:	eef0 7a47 	vmoveq.f32	s15, s14
 800d75a:	e7e6      	b.n	800d72a <__ieee754_atan2f+0x26>
 800d75c:	b941      	cbnz	r1, 800d770 <__ieee754_atan2f+0x6c>
 800d75e:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800d824 <__ieee754_atan2f+0x120>
 800d762:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800d828 <__ieee754_atan2f+0x124>
 800d766:	2800      	cmp	r0, #0
 800d768:	bfa8      	it	ge
 800d76a:	eef0 7a47 	vmovge.f32	s15, s14
 800d76e:	e7dc      	b.n	800d72a <__ieee754_atan2f+0x26>
 800d770:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800d774:	d110      	bne.n	800d798 <__ieee754_atan2f+0x94>
 800d776:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d77a:	f104 34ff 	add.w	r4, r4, #4294967295
 800d77e:	d107      	bne.n	800d790 <__ieee754_atan2f+0x8c>
 800d780:	2c02      	cmp	r4, #2
 800d782:	d846      	bhi.n	800d812 <__ieee754_atan2f+0x10e>
 800d784:	4b29      	ldr	r3, [pc, #164]	@ (800d82c <__ieee754_atan2f+0x128>)
 800d786:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d78a:	edd3 7a00 	vldr	s15, [r3]
 800d78e:	e7cc      	b.n	800d72a <__ieee754_atan2f+0x26>
 800d790:	2c02      	cmp	r4, #2
 800d792:	d841      	bhi.n	800d818 <__ieee754_atan2f+0x114>
 800d794:	4b26      	ldr	r3, [pc, #152]	@ (800d830 <__ieee754_atan2f+0x12c>)
 800d796:	e7f6      	b.n	800d786 <__ieee754_atan2f+0x82>
 800d798:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d79c:	d0df      	beq.n	800d75e <__ieee754_atan2f+0x5a>
 800d79e:	1a5b      	subs	r3, r3, r1
 800d7a0:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800d7a4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800d7a8:	da1a      	bge.n	800d7e0 <__ieee754_atan2f+0xdc>
 800d7aa:	2a00      	cmp	r2, #0
 800d7ac:	da01      	bge.n	800d7b2 <__ieee754_atan2f+0xae>
 800d7ae:	313c      	adds	r1, #60	@ 0x3c
 800d7b0:	db19      	blt.n	800d7e6 <__ieee754_atan2f+0xe2>
 800d7b2:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800d7b6:	f000 facb 	bl	800dd50 <fabsf>
 800d7ba:	f000 f9f5 	bl	800dba8 <atanf>
 800d7be:	eef0 7a40 	vmov.f32	s15, s0
 800d7c2:	2c01      	cmp	r4, #1
 800d7c4:	d012      	beq.n	800d7ec <__ieee754_atan2f+0xe8>
 800d7c6:	2c02      	cmp	r4, #2
 800d7c8:	d017      	beq.n	800d7fa <__ieee754_atan2f+0xf6>
 800d7ca:	2c00      	cmp	r4, #0
 800d7cc:	d0ad      	beq.n	800d72a <__ieee754_atan2f+0x26>
 800d7ce:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800d834 <__ieee754_atan2f+0x130>
 800d7d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d7d6:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800d838 <__ieee754_atan2f+0x134>
 800d7da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d7de:	e7a4      	b.n	800d72a <__ieee754_atan2f+0x26>
 800d7e0:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800d828 <__ieee754_atan2f+0x124>
 800d7e4:	e7ed      	b.n	800d7c2 <__ieee754_atan2f+0xbe>
 800d7e6:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800d83c <__ieee754_atan2f+0x138>
 800d7ea:	e7ea      	b.n	800d7c2 <__ieee754_atan2f+0xbe>
 800d7ec:	ee17 3a90 	vmov	r3, s15
 800d7f0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800d7f4:	ee07 3a90 	vmov	s15, r3
 800d7f8:	e797      	b.n	800d72a <__ieee754_atan2f+0x26>
 800d7fa:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800d834 <__ieee754_atan2f+0x130>
 800d7fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d802:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800d838 <__ieee754_atan2f+0x134>
 800d806:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d80a:	e78e      	b.n	800d72a <__ieee754_atan2f+0x26>
 800d80c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800d838 <__ieee754_atan2f+0x134>
 800d810:	e78b      	b.n	800d72a <__ieee754_atan2f+0x26>
 800d812:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800d840 <__ieee754_atan2f+0x13c>
 800d816:	e788      	b.n	800d72a <__ieee754_atan2f+0x26>
 800d818:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800d83c <__ieee754_atan2f+0x138>
 800d81c:	e785      	b.n	800d72a <__ieee754_atan2f+0x26>
 800d81e:	bf00      	nop
 800d820:	c0490fdb 	.word	0xc0490fdb
 800d824:	bfc90fdb 	.word	0xbfc90fdb
 800d828:	3fc90fdb 	.word	0x3fc90fdb
 800d82c:	0800e778 	.word	0x0800e778
 800d830:	0800e76c 	.word	0x0800e76c
 800d834:	33bbbd2e 	.word	0x33bbbd2e
 800d838:	40490fdb 	.word	0x40490fdb
 800d83c:	00000000 	.word	0x00000000
 800d840:	3f490fdb 	.word	0x3f490fdb

0800d844 <__ieee754_fmodf>:
 800d844:	b570      	push	{r4, r5, r6, lr}
 800d846:	ee10 6a90 	vmov	r6, s1
 800d84a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800d84e:	1e5a      	subs	r2, r3, #1
 800d850:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800d854:	d206      	bcs.n	800d864 <__ieee754_fmodf+0x20>
 800d856:	ee10 4a10 	vmov	r4, s0
 800d85a:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 800d85e:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800d862:	d304      	bcc.n	800d86e <__ieee754_fmodf+0x2a>
 800d864:	ee60 0a20 	vmul.f32	s1, s0, s1
 800d868:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800d86c:	bd70      	pop	{r4, r5, r6, pc}
 800d86e:	4299      	cmp	r1, r3
 800d870:	dbfc      	blt.n	800d86c <__ieee754_fmodf+0x28>
 800d872:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 800d876:	d105      	bne.n	800d884 <__ieee754_fmodf+0x40>
 800d878:	4b32      	ldr	r3, [pc, #200]	@ (800d944 <__ieee754_fmodf+0x100>)
 800d87a:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 800d87e:	ed93 0a00 	vldr	s0, [r3]
 800d882:	e7f3      	b.n	800d86c <__ieee754_fmodf+0x28>
 800d884:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 800d888:	d146      	bne.n	800d918 <__ieee754_fmodf+0xd4>
 800d88a:	020a      	lsls	r2, r1, #8
 800d88c:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 800d890:	2a00      	cmp	r2, #0
 800d892:	dc3e      	bgt.n	800d912 <__ieee754_fmodf+0xce>
 800d894:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800d898:	bf01      	itttt	eq
 800d89a:	021a      	lsleq	r2, r3, #8
 800d89c:	fab2 f282 	clzeq	r2, r2
 800d8a0:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 800d8a4:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 800d8a8:	bf16      	itet	ne
 800d8aa:	15da      	asrne	r2, r3, #23
 800d8ac:	3282      	addeq	r2, #130	@ 0x82
 800d8ae:	3a7f      	subne	r2, #127	@ 0x7f
 800d8b0:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 800d8b4:	bfbb      	ittet	lt
 800d8b6:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800d8ba:	1a24      	sublt	r4, r4, r0
 800d8bc:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 800d8c0:	40a1      	lsllt	r1, r4
 800d8c2:	bfa8      	it	ge
 800d8c4:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 800d8c8:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800d8cc:	bfb5      	itete	lt
 800d8ce:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800d8d2:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 800d8d6:	1aa4      	sublt	r4, r4, r2
 800d8d8:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 800d8dc:	bfb8      	it	lt
 800d8de:	fa03 f404 	lsllt.w	r4, r3, r4
 800d8e2:	1a80      	subs	r0, r0, r2
 800d8e4:	1b0b      	subs	r3, r1, r4
 800d8e6:	b9d0      	cbnz	r0, 800d91e <__ieee754_fmodf+0xda>
 800d8e8:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 800d8ec:	bf28      	it	cs
 800d8ee:	460b      	movcs	r3, r1
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d0c1      	beq.n	800d878 <__ieee754_fmodf+0x34>
 800d8f4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d8f8:	db19      	blt.n	800d92e <__ieee754_fmodf+0xea>
 800d8fa:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800d8fe:	db19      	blt.n	800d934 <__ieee754_fmodf+0xf0>
 800d900:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800d904:	327f      	adds	r2, #127	@ 0x7f
 800d906:	432b      	orrs	r3, r5
 800d908:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800d90c:	ee00 3a10 	vmov	s0, r3
 800d910:	e7ac      	b.n	800d86c <__ieee754_fmodf+0x28>
 800d912:	3801      	subs	r0, #1
 800d914:	0052      	lsls	r2, r2, #1
 800d916:	e7bb      	b.n	800d890 <__ieee754_fmodf+0x4c>
 800d918:	15c8      	asrs	r0, r1, #23
 800d91a:	387f      	subs	r0, #127	@ 0x7f
 800d91c:	e7ba      	b.n	800d894 <__ieee754_fmodf+0x50>
 800d91e:	2b00      	cmp	r3, #0
 800d920:	da02      	bge.n	800d928 <__ieee754_fmodf+0xe4>
 800d922:	0049      	lsls	r1, r1, #1
 800d924:	3801      	subs	r0, #1
 800d926:	e7dd      	b.n	800d8e4 <__ieee754_fmodf+0xa0>
 800d928:	d0a6      	beq.n	800d878 <__ieee754_fmodf+0x34>
 800d92a:	0059      	lsls	r1, r3, #1
 800d92c:	e7fa      	b.n	800d924 <__ieee754_fmodf+0xe0>
 800d92e:	005b      	lsls	r3, r3, #1
 800d930:	3a01      	subs	r2, #1
 800d932:	e7df      	b.n	800d8f4 <__ieee754_fmodf+0xb0>
 800d934:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 800d938:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 800d93c:	3282      	adds	r2, #130	@ 0x82
 800d93e:	4113      	asrs	r3, r2
 800d940:	432b      	orrs	r3, r5
 800d942:	e7e3      	b.n	800d90c <__ieee754_fmodf+0xc8>
 800d944:	0800e784 	.word	0x0800e784

0800d948 <__ieee754_rem_pio2f>:
 800d948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d94a:	ee10 6a10 	vmov	r6, s0
 800d94e:	4b88      	ldr	r3, [pc, #544]	@ (800db70 <__ieee754_rem_pio2f+0x228>)
 800d950:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800d954:	429d      	cmp	r5, r3
 800d956:	b087      	sub	sp, #28
 800d958:	4604      	mov	r4, r0
 800d95a:	d805      	bhi.n	800d968 <__ieee754_rem_pio2f+0x20>
 800d95c:	2300      	movs	r3, #0
 800d95e:	ed80 0a00 	vstr	s0, [r0]
 800d962:	6043      	str	r3, [r0, #4]
 800d964:	2000      	movs	r0, #0
 800d966:	e022      	b.n	800d9ae <__ieee754_rem_pio2f+0x66>
 800d968:	4b82      	ldr	r3, [pc, #520]	@ (800db74 <__ieee754_rem_pio2f+0x22c>)
 800d96a:	429d      	cmp	r5, r3
 800d96c:	d83a      	bhi.n	800d9e4 <__ieee754_rem_pio2f+0x9c>
 800d96e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800d972:	2e00      	cmp	r6, #0
 800d974:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800db78 <__ieee754_rem_pio2f+0x230>
 800d978:	4a80      	ldr	r2, [pc, #512]	@ (800db7c <__ieee754_rem_pio2f+0x234>)
 800d97a:	f023 030f 	bic.w	r3, r3, #15
 800d97e:	dd18      	ble.n	800d9b2 <__ieee754_rem_pio2f+0x6a>
 800d980:	4293      	cmp	r3, r2
 800d982:	ee70 7a47 	vsub.f32	s15, s0, s14
 800d986:	bf09      	itett	eq
 800d988:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800db80 <__ieee754_rem_pio2f+0x238>
 800d98c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800db84 <__ieee754_rem_pio2f+0x23c>
 800d990:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800db88 <__ieee754_rem_pio2f+0x240>
 800d994:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800d998:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800d99c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d9a0:	ed80 7a00 	vstr	s14, [r0]
 800d9a4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d9a8:	edc0 7a01 	vstr	s15, [r0, #4]
 800d9ac:	2001      	movs	r0, #1
 800d9ae:	b007      	add	sp, #28
 800d9b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9b2:	4293      	cmp	r3, r2
 800d9b4:	ee70 7a07 	vadd.f32	s15, s0, s14
 800d9b8:	bf09      	itett	eq
 800d9ba:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800db80 <__ieee754_rem_pio2f+0x238>
 800d9be:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800db84 <__ieee754_rem_pio2f+0x23c>
 800d9c2:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800db88 <__ieee754_rem_pio2f+0x240>
 800d9c6:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800d9ca:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d9ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d9d2:	ed80 7a00 	vstr	s14, [r0]
 800d9d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d9da:	edc0 7a01 	vstr	s15, [r0, #4]
 800d9de:	f04f 30ff 	mov.w	r0, #4294967295
 800d9e2:	e7e4      	b.n	800d9ae <__ieee754_rem_pio2f+0x66>
 800d9e4:	4b69      	ldr	r3, [pc, #420]	@ (800db8c <__ieee754_rem_pio2f+0x244>)
 800d9e6:	429d      	cmp	r5, r3
 800d9e8:	d873      	bhi.n	800dad2 <__ieee754_rem_pio2f+0x18a>
 800d9ea:	f000 f9b1 	bl	800dd50 <fabsf>
 800d9ee:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800db90 <__ieee754_rem_pio2f+0x248>
 800d9f2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d9f6:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d9fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d9fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800da02:	ee17 0a90 	vmov	r0, s15
 800da06:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800db78 <__ieee754_rem_pio2f+0x230>
 800da0a:	eea7 0a67 	vfms.f32	s0, s14, s15
 800da0e:	281f      	cmp	r0, #31
 800da10:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800db84 <__ieee754_rem_pio2f+0x23c>
 800da14:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da18:	eeb1 6a47 	vneg.f32	s12, s14
 800da1c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800da20:	ee16 1a90 	vmov	r1, s13
 800da24:	dc09      	bgt.n	800da3a <__ieee754_rem_pio2f+0xf2>
 800da26:	4a5b      	ldr	r2, [pc, #364]	@ (800db94 <__ieee754_rem_pio2f+0x24c>)
 800da28:	1e47      	subs	r7, r0, #1
 800da2a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800da2e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800da32:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800da36:	4293      	cmp	r3, r2
 800da38:	d107      	bne.n	800da4a <__ieee754_rem_pio2f+0x102>
 800da3a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800da3e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800da42:	2a08      	cmp	r2, #8
 800da44:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800da48:	dc14      	bgt.n	800da74 <__ieee754_rem_pio2f+0x12c>
 800da4a:	6021      	str	r1, [r4, #0]
 800da4c:	ed94 7a00 	vldr	s14, [r4]
 800da50:	ee30 0a47 	vsub.f32	s0, s0, s14
 800da54:	2e00      	cmp	r6, #0
 800da56:	ee30 0a67 	vsub.f32	s0, s0, s15
 800da5a:	ed84 0a01 	vstr	s0, [r4, #4]
 800da5e:	daa6      	bge.n	800d9ae <__ieee754_rem_pio2f+0x66>
 800da60:	eeb1 7a47 	vneg.f32	s14, s14
 800da64:	eeb1 0a40 	vneg.f32	s0, s0
 800da68:	ed84 7a00 	vstr	s14, [r4]
 800da6c:	ed84 0a01 	vstr	s0, [r4, #4]
 800da70:	4240      	negs	r0, r0
 800da72:	e79c      	b.n	800d9ae <__ieee754_rem_pio2f+0x66>
 800da74:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800db80 <__ieee754_rem_pio2f+0x238>
 800da78:	eef0 6a40 	vmov.f32	s13, s0
 800da7c:	eee6 6a25 	vfma.f32	s13, s12, s11
 800da80:	ee70 7a66 	vsub.f32	s15, s0, s13
 800da84:	eee6 7a25 	vfma.f32	s15, s12, s11
 800da88:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800db88 <__ieee754_rem_pio2f+0x240>
 800da8c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800da90:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800da94:	ee15 2a90 	vmov	r2, s11
 800da98:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800da9c:	1a5b      	subs	r3, r3, r1
 800da9e:	2b19      	cmp	r3, #25
 800daa0:	dc04      	bgt.n	800daac <__ieee754_rem_pio2f+0x164>
 800daa2:	edc4 5a00 	vstr	s11, [r4]
 800daa6:	eeb0 0a66 	vmov.f32	s0, s13
 800daaa:	e7cf      	b.n	800da4c <__ieee754_rem_pio2f+0x104>
 800daac:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800db98 <__ieee754_rem_pio2f+0x250>
 800dab0:	eeb0 0a66 	vmov.f32	s0, s13
 800dab4:	eea6 0a25 	vfma.f32	s0, s12, s11
 800dab8:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800dabc:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800db9c <__ieee754_rem_pio2f+0x254>
 800dac0:	eee6 7a25 	vfma.f32	s15, s12, s11
 800dac4:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800dac8:	ee30 7a67 	vsub.f32	s14, s0, s15
 800dacc:	ed84 7a00 	vstr	s14, [r4]
 800dad0:	e7bc      	b.n	800da4c <__ieee754_rem_pio2f+0x104>
 800dad2:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800dad6:	d306      	bcc.n	800dae6 <__ieee754_rem_pio2f+0x19e>
 800dad8:	ee70 7a40 	vsub.f32	s15, s0, s0
 800dadc:	edc0 7a01 	vstr	s15, [r0, #4]
 800dae0:	edc0 7a00 	vstr	s15, [r0]
 800dae4:	e73e      	b.n	800d964 <__ieee754_rem_pio2f+0x1c>
 800dae6:	15ea      	asrs	r2, r5, #23
 800dae8:	3a86      	subs	r2, #134	@ 0x86
 800daea:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800daee:	ee07 3a90 	vmov	s15, r3
 800daf2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800daf6:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800dba0 <__ieee754_rem_pio2f+0x258>
 800dafa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800dafe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800db02:	ed8d 7a03 	vstr	s14, [sp, #12]
 800db06:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800db0a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800db0e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800db12:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800db16:	ed8d 7a04 	vstr	s14, [sp, #16]
 800db1a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800db1e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800db22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db26:	edcd 7a05 	vstr	s15, [sp, #20]
 800db2a:	d11e      	bne.n	800db6a <__ieee754_rem_pio2f+0x222>
 800db2c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800db30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db34:	bf0c      	ite	eq
 800db36:	2301      	moveq	r3, #1
 800db38:	2302      	movne	r3, #2
 800db3a:	491a      	ldr	r1, [pc, #104]	@ (800dba4 <__ieee754_rem_pio2f+0x25c>)
 800db3c:	9101      	str	r1, [sp, #4]
 800db3e:	2102      	movs	r1, #2
 800db40:	9100      	str	r1, [sp, #0]
 800db42:	a803      	add	r0, sp, #12
 800db44:	4621      	mov	r1, r4
 800db46:	f000 f90b 	bl	800dd60 <__kernel_rem_pio2f>
 800db4a:	2e00      	cmp	r6, #0
 800db4c:	f6bf af2f 	bge.w	800d9ae <__ieee754_rem_pio2f+0x66>
 800db50:	edd4 7a00 	vldr	s15, [r4]
 800db54:	eef1 7a67 	vneg.f32	s15, s15
 800db58:	edc4 7a00 	vstr	s15, [r4]
 800db5c:	edd4 7a01 	vldr	s15, [r4, #4]
 800db60:	eef1 7a67 	vneg.f32	s15, s15
 800db64:	edc4 7a01 	vstr	s15, [r4, #4]
 800db68:	e782      	b.n	800da70 <__ieee754_rem_pio2f+0x128>
 800db6a:	2303      	movs	r3, #3
 800db6c:	e7e5      	b.n	800db3a <__ieee754_rem_pio2f+0x1f2>
 800db6e:	bf00      	nop
 800db70:	3f490fd8 	.word	0x3f490fd8
 800db74:	4016cbe3 	.word	0x4016cbe3
 800db78:	3fc90f80 	.word	0x3fc90f80
 800db7c:	3fc90fd0 	.word	0x3fc90fd0
 800db80:	37354400 	.word	0x37354400
 800db84:	37354443 	.word	0x37354443
 800db88:	2e85a308 	.word	0x2e85a308
 800db8c:	43490f80 	.word	0x43490f80
 800db90:	3f22f984 	.word	0x3f22f984
 800db94:	0800e78c 	.word	0x0800e78c
 800db98:	2e85a300 	.word	0x2e85a300
 800db9c:	248d3132 	.word	0x248d3132
 800dba0:	43800000 	.word	0x43800000
 800dba4:	0800e80c 	.word	0x0800e80c

0800dba8 <atanf>:
 800dba8:	b538      	push	{r3, r4, r5, lr}
 800dbaa:	ee10 5a10 	vmov	r5, s0
 800dbae:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800dbb2:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800dbb6:	eef0 7a40 	vmov.f32	s15, s0
 800dbba:	d310      	bcc.n	800dbde <atanf+0x36>
 800dbbc:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800dbc0:	d904      	bls.n	800dbcc <atanf+0x24>
 800dbc2:	ee70 7a00 	vadd.f32	s15, s0, s0
 800dbc6:	eeb0 0a67 	vmov.f32	s0, s15
 800dbca:	bd38      	pop	{r3, r4, r5, pc}
 800dbcc:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800dd04 <atanf+0x15c>
 800dbd0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800dd08 <atanf+0x160>
 800dbd4:	2d00      	cmp	r5, #0
 800dbd6:	bfc8      	it	gt
 800dbd8:	eef0 7a47 	vmovgt.f32	s15, s14
 800dbdc:	e7f3      	b.n	800dbc6 <atanf+0x1e>
 800dbde:	4b4b      	ldr	r3, [pc, #300]	@ (800dd0c <atanf+0x164>)
 800dbe0:	429c      	cmp	r4, r3
 800dbe2:	d810      	bhi.n	800dc06 <atanf+0x5e>
 800dbe4:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800dbe8:	d20a      	bcs.n	800dc00 <atanf+0x58>
 800dbea:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800dd10 <atanf+0x168>
 800dbee:	ee30 7a07 	vadd.f32	s14, s0, s14
 800dbf2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dbf6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800dbfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbfe:	dce2      	bgt.n	800dbc6 <atanf+0x1e>
 800dc00:	f04f 33ff 	mov.w	r3, #4294967295
 800dc04:	e013      	b.n	800dc2e <atanf+0x86>
 800dc06:	f000 f8a3 	bl	800dd50 <fabsf>
 800dc0a:	4b42      	ldr	r3, [pc, #264]	@ (800dd14 <atanf+0x16c>)
 800dc0c:	429c      	cmp	r4, r3
 800dc0e:	d84f      	bhi.n	800dcb0 <atanf+0x108>
 800dc10:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800dc14:	429c      	cmp	r4, r3
 800dc16:	d841      	bhi.n	800dc9c <atanf+0xf4>
 800dc18:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800dc1c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800dc20:	eea0 7a27 	vfma.f32	s14, s0, s15
 800dc24:	2300      	movs	r3, #0
 800dc26:	ee30 0a27 	vadd.f32	s0, s0, s15
 800dc2a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800dc2e:	1c5a      	adds	r2, r3, #1
 800dc30:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800dc34:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800dd18 <atanf+0x170>
 800dc38:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800dd1c <atanf+0x174>
 800dc3c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800dd20 <atanf+0x178>
 800dc40:	ee66 6a06 	vmul.f32	s13, s12, s12
 800dc44:	eee6 5a87 	vfma.f32	s11, s13, s14
 800dc48:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800dd24 <atanf+0x17c>
 800dc4c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800dc50:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800dd28 <atanf+0x180>
 800dc54:	eee7 5a26 	vfma.f32	s11, s14, s13
 800dc58:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800dd2c <atanf+0x184>
 800dc5c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800dc60:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800dd30 <atanf+0x188>
 800dc64:	eee7 5a26 	vfma.f32	s11, s14, s13
 800dc68:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800dd34 <atanf+0x18c>
 800dc6c:	eea6 5a87 	vfma.f32	s10, s13, s14
 800dc70:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800dd38 <atanf+0x190>
 800dc74:	eea5 7a26 	vfma.f32	s14, s10, s13
 800dc78:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800dd3c <atanf+0x194>
 800dc7c:	eea7 5a26 	vfma.f32	s10, s14, s13
 800dc80:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800dd40 <atanf+0x198>
 800dc84:	eea5 7a26 	vfma.f32	s14, s10, s13
 800dc88:	ee27 7a26 	vmul.f32	s14, s14, s13
 800dc8c:	eea5 7a86 	vfma.f32	s14, s11, s12
 800dc90:	ee27 7a87 	vmul.f32	s14, s15, s14
 800dc94:	d121      	bne.n	800dcda <atanf+0x132>
 800dc96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dc9a:	e794      	b.n	800dbc6 <atanf+0x1e>
 800dc9c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800dca0:	ee30 7a67 	vsub.f32	s14, s0, s15
 800dca4:	ee30 0a27 	vadd.f32	s0, s0, s15
 800dca8:	2301      	movs	r3, #1
 800dcaa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800dcae:	e7be      	b.n	800dc2e <atanf+0x86>
 800dcb0:	4b24      	ldr	r3, [pc, #144]	@ (800dd44 <atanf+0x19c>)
 800dcb2:	429c      	cmp	r4, r3
 800dcb4:	d80b      	bhi.n	800dcce <atanf+0x126>
 800dcb6:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800dcba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dcbe:	eea0 7a27 	vfma.f32	s14, s0, s15
 800dcc2:	2302      	movs	r3, #2
 800dcc4:	ee70 6a67 	vsub.f32	s13, s0, s15
 800dcc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dccc:	e7af      	b.n	800dc2e <atanf+0x86>
 800dcce:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800dcd2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800dcd6:	2303      	movs	r3, #3
 800dcd8:	e7a9      	b.n	800dc2e <atanf+0x86>
 800dcda:	4a1b      	ldr	r2, [pc, #108]	@ (800dd48 <atanf+0x1a0>)
 800dcdc:	491b      	ldr	r1, [pc, #108]	@ (800dd4c <atanf+0x1a4>)
 800dcde:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800dce2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800dce6:	edd3 6a00 	vldr	s13, [r3]
 800dcea:	ee37 7a66 	vsub.f32	s14, s14, s13
 800dcee:	2d00      	cmp	r5, #0
 800dcf0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dcf4:	edd2 7a00 	vldr	s15, [r2]
 800dcf8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dcfc:	bfb8      	it	lt
 800dcfe:	eef1 7a67 	vneglt.f32	s15, s15
 800dd02:	e760      	b.n	800dbc6 <atanf+0x1e>
 800dd04:	bfc90fdb 	.word	0xbfc90fdb
 800dd08:	3fc90fdb 	.word	0x3fc90fdb
 800dd0c:	3edfffff 	.word	0x3edfffff
 800dd10:	7149f2ca 	.word	0x7149f2ca
 800dd14:	3f97ffff 	.word	0x3f97ffff
 800dd18:	3c8569d7 	.word	0x3c8569d7
 800dd1c:	3d4bda59 	.word	0x3d4bda59
 800dd20:	bd6ef16b 	.word	0xbd6ef16b
 800dd24:	3d886b35 	.word	0x3d886b35
 800dd28:	3dba2e6e 	.word	0x3dba2e6e
 800dd2c:	3e124925 	.word	0x3e124925
 800dd30:	3eaaaaab 	.word	0x3eaaaaab
 800dd34:	bd15a221 	.word	0xbd15a221
 800dd38:	bd9d8795 	.word	0xbd9d8795
 800dd3c:	bde38e38 	.word	0xbde38e38
 800dd40:	be4ccccd 	.word	0xbe4ccccd
 800dd44:	401bffff 	.word	0x401bffff
 800dd48:	0800eb34 	.word	0x0800eb34
 800dd4c:	0800eb24 	.word	0x0800eb24

0800dd50 <fabsf>:
 800dd50:	ee10 3a10 	vmov	r3, s0
 800dd54:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dd58:	ee00 3a10 	vmov	s0, r3
 800dd5c:	4770      	bx	lr
	...

0800dd60 <__kernel_rem_pio2f>:
 800dd60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd64:	ed2d 8b04 	vpush	{d8-d9}
 800dd68:	b0d9      	sub	sp, #356	@ 0x164
 800dd6a:	4690      	mov	r8, r2
 800dd6c:	9001      	str	r0, [sp, #4]
 800dd6e:	4ab6      	ldr	r2, [pc, #728]	@ (800e048 <__kernel_rem_pio2f+0x2e8>)
 800dd70:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800dd72:	f118 0f04 	cmn.w	r8, #4
 800dd76:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800dd7a:	460f      	mov	r7, r1
 800dd7c:	f103 3bff 	add.w	fp, r3, #4294967295
 800dd80:	db26      	blt.n	800ddd0 <__kernel_rem_pio2f+0x70>
 800dd82:	f1b8 0203 	subs.w	r2, r8, #3
 800dd86:	bf48      	it	mi
 800dd88:	f108 0204 	addmi.w	r2, r8, #4
 800dd8c:	10d2      	asrs	r2, r2, #3
 800dd8e:	1c55      	adds	r5, r2, #1
 800dd90:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800dd92:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800e058 <__kernel_rem_pio2f+0x2f8>
 800dd96:	00e8      	lsls	r0, r5, #3
 800dd98:	eba2 060b 	sub.w	r6, r2, fp
 800dd9c:	9002      	str	r0, [sp, #8]
 800dd9e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800dda2:	eb0a 0c0b 	add.w	ip, sl, fp
 800dda6:	ac1c      	add	r4, sp, #112	@ 0x70
 800dda8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800ddac:	2000      	movs	r0, #0
 800ddae:	4560      	cmp	r0, ip
 800ddb0:	dd10      	ble.n	800ddd4 <__kernel_rem_pio2f+0x74>
 800ddb2:	a91c      	add	r1, sp, #112	@ 0x70
 800ddb4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800ddb8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800ddbc:	2600      	movs	r6, #0
 800ddbe:	4556      	cmp	r6, sl
 800ddc0:	dc24      	bgt.n	800de0c <__kernel_rem_pio2f+0xac>
 800ddc2:	f8dd e004 	ldr.w	lr, [sp, #4]
 800ddc6:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800e058 <__kernel_rem_pio2f+0x2f8>
 800ddca:	4684      	mov	ip, r0
 800ddcc:	2400      	movs	r4, #0
 800ddce:	e016      	b.n	800ddfe <__kernel_rem_pio2f+0x9e>
 800ddd0:	2200      	movs	r2, #0
 800ddd2:	e7dc      	b.n	800dd8e <__kernel_rem_pio2f+0x2e>
 800ddd4:	42c6      	cmn	r6, r0
 800ddd6:	bf5d      	ittte	pl
 800ddd8:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800dddc:	ee07 1a90 	vmovpl	s15, r1
 800dde0:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800dde4:	eef0 7a47 	vmovmi.f32	s15, s14
 800dde8:	ece4 7a01 	vstmia	r4!, {s15}
 800ddec:	3001      	adds	r0, #1
 800ddee:	e7de      	b.n	800ddae <__kernel_rem_pio2f+0x4e>
 800ddf0:	ecfe 6a01 	vldmia	lr!, {s13}
 800ddf4:	ed3c 7a01 	vldmdb	ip!, {s14}
 800ddf8:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ddfc:	3401      	adds	r4, #1
 800ddfe:	455c      	cmp	r4, fp
 800de00:	ddf6      	ble.n	800ddf0 <__kernel_rem_pio2f+0x90>
 800de02:	ece9 7a01 	vstmia	r9!, {s15}
 800de06:	3601      	adds	r6, #1
 800de08:	3004      	adds	r0, #4
 800de0a:	e7d8      	b.n	800ddbe <__kernel_rem_pio2f+0x5e>
 800de0c:	a908      	add	r1, sp, #32
 800de0e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800de12:	9104      	str	r1, [sp, #16]
 800de14:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800de16:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800e054 <__kernel_rem_pio2f+0x2f4>
 800de1a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800e050 <__kernel_rem_pio2f+0x2f0>
 800de1e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800de22:	9203      	str	r2, [sp, #12]
 800de24:	4654      	mov	r4, sl
 800de26:	00a2      	lsls	r2, r4, #2
 800de28:	9205      	str	r2, [sp, #20]
 800de2a:	aa58      	add	r2, sp, #352	@ 0x160
 800de2c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800de30:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800de34:	a944      	add	r1, sp, #272	@ 0x110
 800de36:	aa08      	add	r2, sp, #32
 800de38:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800de3c:	4694      	mov	ip, r2
 800de3e:	4626      	mov	r6, r4
 800de40:	2e00      	cmp	r6, #0
 800de42:	dc4c      	bgt.n	800dede <__kernel_rem_pio2f+0x17e>
 800de44:	4628      	mov	r0, r5
 800de46:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800de4a:	f000 f9f1 	bl	800e230 <scalbnf>
 800de4e:	eeb0 8a40 	vmov.f32	s16, s0
 800de52:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800de56:	ee28 0a00 	vmul.f32	s0, s16, s0
 800de5a:	f000 fa4f 	bl	800e2fc <floorf>
 800de5e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800de62:	eea0 8a67 	vfms.f32	s16, s0, s15
 800de66:	2d00      	cmp	r5, #0
 800de68:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800de6c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800de70:	ee17 9a90 	vmov	r9, s15
 800de74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800de78:	ee38 8a67 	vsub.f32	s16, s16, s15
 800de7c:	dd41      	ble.n	800df02 <__kernel_rem_pio2f+0x1a2>
 800de7e:	f104 3cff 	add.w	ip, r4, #4294967295
 800de82:	a908      	add	r1, sp, #32
 800de84:	f1c5 0e08 	rsb	lr, r5, #8
 800de88:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800de8c:	fa46 f00e 	asr.w	r0, r6, lr
 800de90:	4481      	add	r9, r0
 800de92:	fa00 f00e 	lsl.w	r0, r0, lr
 800de96:	1a36      	subs	r6, r6, r0
 800de98:	f1c5 0007 	rsb	r0, r5, #7
 800de9c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800dea0:	4106      	asrs	r6, r0
 800dea2:	2e00      	cmp	r6, #0
 800dea4:	dd3c      	ble.n	800df20 <__kernel_rem_pio2f+0x1c0>
 800dea6:	f04f 0e00 	mov.w	lr, #0
 800deaa:	f109 0901 	add.w	r9, r9, #1
 800deae:	4670      	mov	r0, lr
 800deb0:	4574      	cmp	r4, lr
 800deb2:	dc68      	bgt.n	800df86 <__kernel_rem_pio2f+0x226>
 800deb4:	2d00      	cmp	r5, #0
 800deb6:	dd03      	ble.n	800dec0 <__kernel_rem_pio2f+0x160>
 800deb8:	2d01      	cmp	r5, #1
 800deba:	d074      	beq.n	800dfa6 <__kernel_rem_pio2f+0x246>
 800debc:	2d02      	cmp	r5, #2
 800debe:	d07d      	beq.n	800dfbc <__kernel_rem_pio2f+0x25c>
 800dec0:	2e02      	cmp	r6, #2
 800dec2:	d12d      	bne.n	800df20 <__kernel_rem_pio2f+0x1c0>
 800dec4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800dec8:	ee30 8a48 	vsub.f32	s16, s0, s16
 800decc:	b340      	cbz	r0, 800df20 <__kernel_rem_pio2f+0x1c0>
 800dece:	4628      	mov	r0, r5
 800ded0:	9306      	str	r3, [sp, #24]
 800ded2:	f000 f9ad 	bl	800e230 <scalbnf>
 800ded6:	9b06      	ldr	r3, [sp, #24]
 800ded8:	ee38 8a40 	vsub.f32	s16, s16, s0
 800dedc:	e020      	b.n	800df20 <__kernel_rem_pio2f+0x1c0>
 800dede:	ee60 7a28 	vmul.f32	s15, s0, s17
 800dee2:	3e01      	subs	r6, #1
 800dee4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800dee8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800deec:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800def0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800def4:	ecac 0a01 	vstmia	ip!, {s0}
 800def8:	ed30 0a01 	vldmdb	r0!, {s0}
 800defc:	ee37 0a80 	vadd.f32	s0, s15, s0
 800df00:	e79e      	b.n	800de40 <__kernel_rem_pio2f+0xe0>
 800df02:	d105      	bne.n	800df10 <__kernel_rem_pio2f+0x1b0>
 800df04:	1e60      	subs	r0, r4, #1
 800df06:	a908      	add	r1, sp, #32
 800df08:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800df0c:	11f6      	asrs	r6, r6, #7
 800df0e:	e7c8      	b.n	800dea2 <__kernel_rem_pio2f+0x142>
 800df10:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800df14:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800df18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df1c:	da31      	bge.n	800df82 <__kernel_rem_pio2f+0x222>
 800df1e:	2600      	movs	r6, #0
 800df20:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800df24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df28:	f040 8098 	bne.w	800e05c <__kernel_rem_pio2f+0x2fc>
 800df2c:	1e60      	subs	r0, r4, #1
 800df2e:	2200      	movs	r2, #0
 800df30:	4550      	cmp	r0, sl
 800df32:	da4b      	bge.n	800dfcc <__kernel_rem_pio2f+0x26c>
 800df34:	2a00      	cmp	r2, #0
 800df36:	d065      	beq.n	800e004 <__kernel_rem_pio2f+0x2a4>
 800df38:	3c01      	subs	r4, #1
 800df3a:	ab08      	add	r3, sp, #32
 800df3c:	3d08      	subs	r5, #8
 800df3e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800df42:	2b00      	cmp	r3, #0
 800df44:	d0f8      	beq.n	800df38 <__kernel_rem_pio2f+0x1d8>
 800df46:	4628      	mov	r0, r5
 800df48:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800df4c:	f000 f970 	bl	800e230 <scalbnf>
 800df50:	1c63      	adds	r3, r4, #1
 800df52:	aa44      	add	r2, sp, #272	@ 0x110
 800df54:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800e054 <__kernel_rem_pio2f+0x2f4>
 800df58:	0099      	lsls	r1, r3, #2
 800df5a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800df5e:	4623      	mov	r3, r4
 800df60:	2b00      	cmp	r3, #0
 800df62:	f280 80a9 	bge.w	800e0b8 <__kernel_rem_pio2f+0x358>
 800df66:	4623      	mov	r3, r4
 800df68:	2b00      	cmp	r3, #0
 800df6a:	f2c0 80c7 	blt.w	800e0fc <__kernel_rem_pio2f+0x39c>
 800df6e:	aa44      	add	r2, sp, #272	@ 0x110
 800df70:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800df74:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800e04c <__kernel_rem_pio2f+0x2ec>
 800df78:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800e058 <__kernel_rem_pio2f+0x2f8>
 800df7c:	2000      	movs	r0, #0
 800df7e:	1ae2      	subs	r2, r4, r3
 800df80:	e0b1      	b.n	800e0e6 <__kernel_rem_pio2f+0x386>
 800df82:	2602      	movs	r6, #2
 800df84:	e78f      	b.n	800dea6 <__kernel_rem_pio2f+0x146>
 800df86:	f852 1b04 	ldr.w	r1, [r2], #4
 800df8a:	b948      	cbnz	r0, 800dfa0 <__kernel_rem_pio2f+0x240>
 800df8c:	b121      	cbz	r1, 800df98 <__kernel_rem_pio2f+0x238>
 800df8e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800df92:	f842 1c04 	str.w	r1, [r2, #-4]
 800df96:	2101      	movs	r1, #1
 800df98:	f10e 0e01 	add.w	lr, lr, #1
 800df9c:	4608      	mov	r0, r1
 800df9e:	e787      	b.n	800deb0 <__kernel_rem_pio2f+0x150>
 800dfa0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800dfa4:	e7f5      	b.n	800df92 <__kernel_rem_pio2f+0x232>
 800dfa6:	f104 3cff 	add.w	ip, r4, #4294967295
 800dfaa:	aa08      	add	r2, sp, #32
 800dfac:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800dfb0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dfb4:	a908      	add	r1, sp, #32
 800dfb6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800dfba:	e781      	b.n	800dec0 <__kernel_rem_pio2f+0x160>
 800dfbc:	f104 3cff 	add.w	ip, r4, #4294967295
 800dfc0:	aa08      	add	r2, sp, #32
 800dfc2:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800dfc6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800dfca:	e7f3      	b.n	800dfb4 <__kernel_rem_pio2f+0x254>
 800dfcc:	a908      	add	r1, sp, #32
 800dfce:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800dfd2:	3801      	subs	r0, #1
 800dfd4:	430a      	orrs	r2, r1
 800dfd6:	e7ab      	b.n	800df30 <__kernel_rem_pio2f+0x1d0>
 800dfd8:	3201      	adds	r2, #1
 800dfda:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800dfde:	2e00      	cmp	r6, #0
 800dfe0:	d0fa      	beq.n	800dfd8 <__kernel_rem_pio2f+0x278>
 800dfe2:	9905      	ldr	r1, [sp, #20]
 800dfe4:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800dfe8:	eb0d 0001 	add.w	r0, sp, r1
 800dfec:	18e6      	adds	r6, r4, r3
 800dfee:	a91c      	add	r1, sp, #112	@ 0x70
 800dff0:	f104 0c01 	add.w	ip, r4, #1
 800dff4:	384c      	subs	r0, #76	@ 0x4c
 800dff6:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800dffa:	4422      	add	r2, r4
 800dffc:	4562      	cmp	r2, ip
 800dffe:	da04      	bge.n	800e00a <__kernel_rem_pio2f+0x2aa>
 800e000:	4614      	mov	r4, r2
 800e002:	e710      	b.n	800de26 <__kernel_rem_pio2f+0xc6>
 800e004:	9804      	ldr	r0, [sp, #16]
 800e006:	2201      	movs	r2, #1
 800e008:	e7e7      	b.n	800dfda <__kernel_rem_pio2f+0x27a>
 800e00a:	9903      	ldr	r1, [sp, #12]
 800e00c:	f8dd e004 	ldr.w	lr, [sp, #4]
 800e010:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800e014:	9105      	str	r1, [sp, #20]
 800e016:	ee07 1a90 	vmov	s15, r1
 800e01a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e01e:	2400      	movs	r4, #0
 800e020:	ece6 7a01 	vstmia	r6!, {s15}
 800e024:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800e058 <__kernel_rem_pio2f+0x2f8>
 800e028:	46b1      	mov	r9, r6
 800e02a:	455c      	cmp	r4, fp
 800e02c:	dd04      	ble.n	800e038 <__kernel_rem_pio2f+0x2d8>
 800e02e:	ece0 7a01 	vstmia	r0!, {s15}
 800e032:	f10c 0c01 	add.w	ip, ip, #1
 800e036:	e7e1      	b.n	800dffc <__kernel_rem_pio2f+0x29c>
 800e038:	ecfe 6a01 	vldmia	lr!, {s13}
 800e03c:	ed39 7a01 	vldmdb	r9!, {s14}
 800e040:	3401      	adds	r4, #1
 800e042:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e046:	e7f0      	b.n	800e02a <__kernel_rem_pio2f+0x2ca>
 800e048:	0800eb70 	.word	0x0800eb70
 800e04c:	0800eb44 	.word	0x0800eb44
 800e050:	43800000 	.word	0x43800000
 800e054:	3b800000 	.word	0x3b800000
 800e058:	00000000 	.word	0x00000000
 800e05c:	9b02      	ldr	r3, [sp, #8]
 800e05e:	eeb0 0a48 	vmov.f32	s0, s16
 800e062:	eba3 0008 	sub.w	r0, r3, r8
 800e066:	f000 f8e3 	bl	800e230 <scalbnf>
 800e06a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800e050 <__kernel_rem_pio2f+0x2f0>
 800e06e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800e072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e076:	db19      	blt.n	800e0ac <__kernel_rem_pio2f+0x34c>
 800e078:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800e054 <__kernel_rem_pio2f+0x2f4>
 800e07c:	ee60 7a27 	vmul.f32	s15, s0, s15
 800e080:	aa08      	add	r2, sp, #32
 800e082:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e086:	3508      	adds	r5, #8
 800e088:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e08c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800e090:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e094:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e098:	ee10 3a10 	vmov	r3, s0
 800e09c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800e0a0:	ee17 3a90 	vmov	r3, s15
 800e0a4:	3401      	adds	r4, #1
 800e0a6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800e0aa:	e74c      	b.n	800df46 <__kernel_rem_pio2f+0x1e6>
 800e0ac:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e0b0:	aa08      	add	r2, sp, #32
 800e0b2:	ee10 3a10 	vmov	r3, s0
 800e0b6:	e7f6      	b.n	800e0a6 <__kernel_rem_pio2f+0x346>
 800e0b8:	a808      	add	r0, sp, #32
 800e0ba:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800e0be:	9001      	str	r0, [sp, #4]
 800e0c0:	ee07 0a90 	vmov	s15, r0
 800e0c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e0c8:	3b01      	subs	r3, #1
 800e0ca:	ee67 7a80 	vmul.f32	s15, s15, s0
 800e0ce:	ee20 0a07 	vmul.f32	s0, s0, s14
 800e0d2:	ed62 7a01 	vstmdb	r2!, {s15}
 800e0d6:	e743      	b.n	800df60 <__kernel_rem_pio2f+0x200>
 800e0d8:	ecfc 6a01 	vldmia	ip!, {s13}
 800e0dc:	ecb5 7a01 	vldmia	r5!, {s14}
 800e0e0:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e0e4:	3001      	adds	r0, #1
 800e0e6:	4550      	cmp	r0, sl
 800e0e8:	dc01      	bgt.n	800e0ee <__kernel_rem_pio2f+0x38e>
 800e0ea:	4290      	cmp	r0, r2
 800e0ec:	ddf4      	ble.n	800e0d8 <__kernel_rem_pio2f+0x378>
 800e0ee:	a858      	add	r0, sp, #352	@ 0x160
 800e0f0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800e0f4:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800e0f8:	3b01      	subs	r3, #1
 800e0fa:	e735      	b.n	800df68 <__kernel_rem_pio2f+0x208>
 800e0fc:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800e0fe:	2b02      	cmp	r3, #2
 800e100:	dc09      	bgt.n	800e116 <__kernel_rem_pio2f+0x3b6>
 800e102:	2b00      	cmp	r3, #0
 800e104:	dc27      	bgt.n	800e156 <__kernel_rem_pio2f+0x3f6>
 800e106:	d040      	beq.n	800e18a <__kernel_rem_pio2f+0x42a>
 800e108:	f009 0007 	and.w	r0, r9, #7
 800e10c:	b059      	add	sp, #356	@ 0x164
 800e10e:	ecbd 8b04 	vpop	{d8-d9}
 800e112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e116:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800e118:	2b03      	cmp	r3, #3
 800e11a:	d1f5      	bne.n	800e108 <__kernel_rem_pio2f+0x3a8>
 800e11c:	aa30      	add	r2, sp, #192	@ 0xc0
 800e11e:	1f0b      	subs	r3, r1, #4
 800e120:	4413      	add	r3, r2
 800e122:	461a      	mov	r2, r3
 800e124:	4620      	mov	r0, r4
 800e126:	2800      	cmp	r0, #0
 800e128:	dc50      	bgt.n	800e1cc <__kernel_rem_pio2f+0x46c>
 800e12a:	4622      	mov	r2, r4
 800e12c:	2a01      	cmp	r2, #1
 800e12e:	dc5d      	bgt.n	800e1ec <__kernel_rem_pio2f+0x48c>
 800e130:	ab30      	add	r3, sp, #192	@ 0xc0
 800e132:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800e058 <__kernel_rem_pio2f+0x2f8>
 800e136:	440b      	add	r3, r1
 800e138:	2c01      	cmp	r4, #1
 800e13a:	dc67      	bgt.n	800e20c <__kernel_rem_pio2f+0x4ac>
 800e13c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800e140:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800e144:	2e00      	cmp	r6, #0
 800e146:	d167      	bne.n	800e218 <__kernel_rem_pio2f+0x4b8>
 800e148:	edc7 6a00 	vstr	s13, [r7]
 800e14c:	ed87 7a01 	vstr	s14, [r7, #4]
 800e150:	edc7 7a02 	vstr	s15, [r7, #8]
 800e154:	e7d8      	b.n	800e108 <__kernel_rem_pio2f+0x3a8>
 800e156:	ab30      	add	r3, sp, #192	@ 0xc0
 800e158:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800e058 <__kernel_rem_pio2f+0x2f8>
 800e15c:	440b      	add	r3, r1
 800e15e:	4622      	mov	r2, r4
 800e160:	2a00      	cmp	r2, #0
 800e162:	da24      	bge.n	800e1ae <__kernel_rem_pio2f+0x44e>
 800e164:	b34e      	cbz	r6, 800e1ba <__kernel_rem_pio2f+0x45a>
 800e166:	eef1 7a47 	vneg.f32	s15, s14
 800e16a:	edc7 7a00 	vstr	s15, [r7]
 800e16e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800e172:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e176:	aa31      	add	r2, sp, #196	@ 0xc4
 800e178:	2301      	movs	r3, #1
 800e17a:	429c      	cmp	r4, r3
 800e17c:	da20      	bge.n	800e1c0 <__kernel_rem_pio2f+0x460>
 800e17e:	b10e      	cbz	r6, 800e184 <__kernel_rem_pio2f+0x424>
 800e180:	eef1 7a67 	vneg.f32	s15, s15
 800e184:	edc7 7a01 	vstr	s15, [r7, #4]
 800e188:	e7be      	b.n	800e108 <__kernel_rem_pio2f+0x3a8>
 800e18a:	ab30      	add	r3, sp, #192	@ 0xc0
 800e18c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800e058 <__kernel_rem_pio2f+0x2f8>
 800e190:	440b      	add	r3, r1
 800e192:	2c00      	cmp	r4, #0
 800e194:	da05      	bge.n	800e1a2 <__kernel_rem_pio2f+0x442>
 800e196:	b10e      	cbz	r6, 800e19c <__kernel_rem_pio2f+0x43c>
 800e198:	eef1 7a67 	vneg.f32	s15, s15
 800e19c:	edc7 7a00 	vstr	s15, [r7]
 800e1a0:	e7b2      	b.n	800e108 <__kernel_rem_pio2f+0x3a8>
 800e1a2:	ed33 7a01 	vldmdb	r3!, {s14}
 800e1a6:	3c01      	subs	r4, #1
 800e1a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e1ac:	e7f1      	b.n	800e192 <__kernel_rem_pio2f+0x432>
 800e1ae:	ed73 7a01 	vldmdb	r3!, {s15}
 800e1b2:	3a01      	subs	r2, #1
 800e1b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e1b8:	e7d2      	b.n	800e160 <__kernel_rem_pio2f+0x400>
 800e1ba:	eef0 7a47 	vmov.f32	s15, s14
 800e1be:	e7d4      	b.n	800e16a <__kernel_rem_pio2f+0x40a>
 800e1c0:	ecb2 7a01 	vldmia	r2!, {s14}
 800e1c4:	3301      	adds	r3, #1
 800e1c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e1ca:	e7d6      	b.n	800e17a <__kernel_rem_pio2f+0x41a>
 800e1cc:	ed72 7a01 	vldmdb	r2!, {s15}
 800e1d0:	edd2 6a01 	vldr	s13, [r2, #4]
 800e1d4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e1d8:	3801      	subs	r0, #1
 800e1da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e1de:	ed82 7a00 	vstr	s14, [r2]
 800e1e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e1e6:	edc2 7a01 	vstr	s15, [r2, #4]
 800e1ea:	e79c      	b.n	800e126 <__kernel_rem_pio2f+0x3c6>
 800e1ec:	ed73 7a01 	vldmdb	r3!, {s15}
 800e1f0:	edd3 6a01 	vldr	s13, [r3, #4]
 800e1f4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e1f8:	3a01      	subs	r2, #1
 800e1fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e1fe:	ed83 7a00 	vstr	s14, [r3]
 800e202:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e206:	edc3 7a01 	vstr	s15, [r3, #4]
 800e20a:	e78f      	b.n	800e12c <__kernel_rem_pio2f+0x3cc>
 800e20c:	ed33 7a01 	vldmdb	r3!, {s14}
 800e210:	3c01      	subs	r4, #1
 800e212:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e216:	e78f      	b.n	800e138 <__kernel_rem_pio2f+0x3d8>
 800e218:	eef1 6a66 	vneg.f32	s13, s13
 800e21c:	eeb1 7a47 	vneg.f32	s14, s14
 800e220:	edc7 6a00 	vstr	s13, [r7]
 800e224:	ed87 7a01 	vstr	s14, [r7, #4]
 800e228:	eef1 7a67 	vneg.f32	s15, s15
 800e22c:	e790      	b.n	800e150 <__kernel_rem_pio2f+0x3f0>
 800e22e:	bf00      	nop

0800e230 <scalbnf>:
 800e230:	ee10 3a10 	vmov	r3, s0
 800e234:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e238:	d02b      	beq.n	800e292 <scalbnf+0x62>
 800e23a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800e23e:	d302      	bcc.n	800e246 <scalbnf+0x16>
 800e240:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e244:	4770      	bx	lr
 800e246:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800e24a:	d123      	bne.n	800e294 <scalbnf+0x64>
 800e24c:	4b24      	ldr	r3, [pc, #144]	@ (800e2e0 <scalbnf+0xb0>)
 800e24e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800e2e4 <scalbnf+0xb4>
 800e252:	4298      	cmp	r0, r3
 800e254:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e258:	db17      	blt.n	800e28a <scalbnf+0x5a>
 800e25a:	ee10 3a10 	vmov	r3, s0
 800e25e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e262:	3a19      	subs	r2, #25
 800e264:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800e268:	4288      	cmp	r0, r1
 800e26a:	dd15      	ble.n	800e298 <scalbnf+0x68>
 800e26c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800e2e8 <scalbnf+0xb8>
 800e270:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800e2ec <scalbnf+0xbc>
 800e274:	ee10 3a10 	vmov	r3, s0
 800e278:	eeb0 7a67 	vmov.f32	s14, s15
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	bfb8      	it	lt
 800e280:	eef0 7a66 	vmovlt.f32	s15, s13
 800e284:	ee27 0a87 	vmul.f32	s0, s15, s14
 800e288:	4770      	bx	lr
 800e28a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e2f0 <scalbnf+0xc0>
 800e28e:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e292:	4770      	bx	lr
 800e294:	0dd2      	lsrs	r2, r2, #23
 800e296:	e7e5      	b.n	800e264 <scalbnf+0x34>
 800e298:	4410      	add	r0, r2
 800e29a:	28fe      	cmp	r0, #254	@ 0xfe
 800e29c:	dce6      	bgt.n	800e26c <scalbnf+0x3c>
 800e29e:	2800      	cmp	r0, #0
 800e2a0:	dd06      	ble.n	800e2b0 <scalbnf+0x80>
 800e2a2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e2a6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e2aa:	ee00 3a10 	vmov	s0, r3
 800e2ae:	4770      	bx	lr
 800e2b0:	f110 0f16 	cmn.w	r0, #22
 800e2b4:	da09      	bge.n	800e2ca <scalbnf+0x9a>
 800e2b6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800e2f0 <scalbnf+0xc0>
 800e2ba:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800e2f4 <scalbnf+0xc4>
 800e2be:	ee10 3a10 	vmov	r3, s0
 800e2c2:	eeb0 7a67 	vmov.f32	s14, s15
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	e7d9      	b.n	800e27e <scalbnf+0x4e>
 800e2ca:	3019      	adds	r0, #25
 800e2cc:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e2d0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e2d4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800e2f8 <scalbnf+0xc8>
 800e2d8:	ee07 3a90 	vmov	s15, r3
 800e2dc:	e7d7      	b.n	800e28e <scalbnf+0x5e>
 800e2de:	bf00      	nop
 800e2e0:	ffff3cb0 	.word	0xffff3cb0
 800e2e4:	4c000000 	.word	0x4c000000
 800e2e8:	7149f2ca 	.word	0x7149f2ca
 800e2ec:	f149f2ca 	.word	0xf149f2ca
 800e2f0:	0da24260 	.word	0x0da24260
 800e2f4:	8da24260 	.word	0x8da24260
 800e2f8:	33000000 	.word	0x33000000

0800e2fc <floorf>:
 800e2fc:	ee10 3a10 	vmov	r3, s0
 800e300:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e304:	3a7f      	subs	r2, #127	@ 0x7f
 800e306:	2a16      	cmp	r2, #22
 800e308:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e30c:	dc2b      	bgt.n	800e366 <floorf+0x6a>
 800e30e:	2a00      	cmp	r2, #0
 800e310:	da12      	bge.n	800e338 <floorf+0x3c>
 800e312:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e378 <floorf+0x7c>
 800e316:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e31a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e31e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e322:	dd06      	ble.n	800e332 <floorf+0x36>
 800e324:	2b00      	cmp	r3, #0
 800e326:	da24      	bge.n	800e372 <floorf+0x76>
 800e328:	2900      	cmp	r1, #0
 800e32a:	4b14      	ldr	r3, [pc, #80]	@ (800e37c <floorf+0x80>)
 800e32c:	bf08      	it	eq
 800e32e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800e332:	ee00 3a10 	vmov	s0, r3
 800e336:	4770      	bx	lr
 800e338:	4911      	ldr	r1, [pc, #68]	@ (800e380 <floorf+0x84>)
 800e33a:	4111      	asrs	r1, r2
 800e33c:	420b      	tst	r3, r1
 800e33e:	d0fa      	beq.n	800e336 <floorf+0x3a>
 800e340:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800e378 <floorf+0x7c>
 800e344:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e348:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e34c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e350:	ddef      	ble.n	800e332 <floorf+0x36>
 800e352:	2b00      	cmp	r3, #0
 800e354:	bfbe      	ittt	lt
 800e356:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800e35a:	fa40 f202 	asrlt.w	r2, r0, r2
 800e35e:	189b      	addlt	r3, r3, r2
 800e360:	ea23 0301 	bic.w	r3, r3, r1
 800e364:	e7e5      	b.n	800e332 <floorf+0x36>
 800e366:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800e36a:	d3e4      	bcc.n	800e336 <floorf+0x3a>
 800e36c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e370:	4770      	bx	lr
 800e372:	2300      	movs	r3, #0
 800e374:	e7dd      	b.n	800e332 <floorf+0x36>
 800e376:	bf00      	nop
 800e378:	7149f2ca 	.word	0x7149f2ca
 800e37c:	bf800000 	.word	0xbf800000
 800e380:	007fffff 	.word	0x007fffff

0800e384 <_init>:
 800e384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e386:	bf00      	nop
 800e388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e38a:	bc08      	pop	{r3}
 800e38c:	469e      	mov	lr, r3
 800e38e:	4770      	bx	lr

0800e390 <_fini>:
 800e390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e392:	bf00      	nop
 800e394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e396:	bc08      	pop	{r3}
 800e398:	469e      	mov	lr, r3
 800e39a:	4770      	bx	lr
