#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Thu Oct 25 16:04:59 2018
# Process ID: 9697
# Current directory: /home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Lab_8_Project/Lab_8_Project.runs/impl_1
# Command line: vivado -log Pixels.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Pixels.tcl -notrace
# Log file: /home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Lab_8_Project/Lab_8_Project.runs/impl_1/Pixels.vdi
# Journal file: /home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Lab_8_Project/Lab_8_Project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Pixels.tcl -notrace
Command: link_design -top Pixels -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'red[0]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[0]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[1]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[1]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:246]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:246]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[2]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:247]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:247]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[2]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:248]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:248]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[0]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[0]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[1]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[1]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:258]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:258]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[0]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[0]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:263]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:263]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[1]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:264]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:264]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[1]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:265]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:265]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[2]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:266]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:266]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[2]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:267]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc:267]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1619.863 ; gain = 250.051 ; free physical = 2038 ; free virtual = 21296
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1669.879 ; gain = 50.016 ; free physical = 2045 ; free virtual = 21303

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1222221a9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2127.379 ; gain = 457.500 ; free physical = 1668 ; free virtual = 20949

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1222221a9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2127.379 ; gain = 0.000 ; free physical = 1667 ; free virtual = 20948
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1222221a9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2127.379 ; gain = 0.000 ; free physical = 1667 ; free virtual = 20947
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18ffb4f86

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2127.379 ; gain = 0.000 ; free physical = 1666 ; free virtual = 20947
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18ffb4f86

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2127.379 ; gain = 0.000 ; free physical = 1665 ; free virtual = 20946
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: cb88ba8b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2127.379 ; gain = 0.000 ; free physical = 1664 ; free virtual = 20945
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: cb88ba8b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2127.379 ; gain = 0.000 ; free physical = 1664 ; free virtual = 20945
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2127.379 ; gain = 0.000 ; free physical = 1664 ; free virtual = 20945
Ending Logic Optimization Task | Checksum: cb88ba8b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2127.379 ; gain = 0.000 ; free physical = 1664 ; free virtual = 20945

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cb88ba8b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2127.379 ; gain = 0.000 ; free physical = 1661 ; free virtual = 20943

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cb88ba8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2127.379 ; gain = 0.000 ; free physical = 1661 ; free virtual = 20942
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2127.379 ; gain = 507.516 ; free physical = 1661 ; free virtual = 20942
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2159.395 ; gain = 0.000 ; free physical = 1655 ; free virtual = 20937
INFO: [Common 17-1381] The checkpoint '/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Lab_8_Project/Lab_8_Project.runs/impl_1/Pixels_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Pixels_drc_opted.rpt -pb Pixels_drc_opted.pb -rpx Pixels_drc_opted.rpx
Command: report_drc -file Pixels_drc_opted.rpt -pb Pixels_drc_opted.pb -rpx Pixels_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Lab_8_Project/Lab_8_Project.runs/impl_1/Pixels_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2199.414 ; gain = 0.000 ; free physical = 1619 ; free virtual = 20902
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a6fe5d1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2199.414 ; gain = 0.000 ; free physical = 1619 ; free virtual = 20902
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2199.414 ; gain = 0.000 ; free physical = 1619 ; free virtual = 20902

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 184fef87d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2199.414 ; gain = 0.000 ; free physical = 1615 ; free virtual = 20901

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19d0f878c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2199.414 ; gain = 0.000 ; free physical = 1615 ; free virtual = 20901

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19d0f878c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2199.414 ; gain = 0.000 ; free physical = 1615 ; free virtual = 20901
Phase 1 Placer Initialization | Checksum: 19d0f878c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2199.414 ; gain = 0.000 ; free physical = 1615 ; free virtual = 20901

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19d0f878c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2199.414 ; gain = 0.000 ; free physical = 1613 ; free virtual = 20900
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1c4cb0ee8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2207.418 ; gain = 8.004 ; free physical = 1604 ; free virtual = 20892

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c4cb0ee8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2207.418 ; gain = 8.004 ; free physical = 1604 ; free virtual = 20892

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 129b5a5cb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2207.418 ; gain = 8.004 ; free physical = 1604 ; free virtual = 20891

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17781e2c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2207.418 ; gain = 8.004 ; free physical = 1604 ; free virtual = 20891

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17781e2c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2207.418 ; gain = 8.004 ; free physical = 1604 ; free virtual = 20891

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fbd5cb93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2207.418 ; gain = 8.004 ; free physical = 1602 ; free virtual = 20890

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fbd5cb93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2207.418 ; gain = 8.004 ; free physical = 1602 ; free virtual = 20890

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fbd5cb93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2207.418 ; gain = 8.004 ; free physical = 1602 ; free virtual = 20890
Phase 3 Detail Placement | Checksum: 1fbd5cb93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2207.418 ; gain = 8.004 ; free physical = 1602 ; free virtual = 20890

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1fbd5cb93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2207.418 ; gain = 8.004 ; free physical = 1602 ; free virtual = 20890

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fbd5cb93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2207.418 ; gain = 8.004 ; free physical = 1603 ; free virtual = 20892

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fbd5cb93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2207.418 ; gain = 8.004 ; free physical = 1603 ; free virtual = 20892

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1665f54a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2207.418 ; gain = 8.004 ; free physical = 1603 ; free virtual = 20892
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1665f54a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2207.418 ; gain = 8.004 ; free physical = 1603 ; free virtual = 20892
Ending Placer Task | Checksum: f0062023

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2207.418 ; gain = 8.004 ; free physical = 1609 ; free virtual = 20897
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2207.418 ; gain = 0.000 ; free physical = 1606 ; free virtual = 20895
INFO: [Common 17-1381] The checkpoint '/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Lab_8_Project/Lab_8_Project.runs/impl_1/Pixels_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Pixels_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2207.418 ; gain = 0.000 ; free physical = 1601 ; free virtual = 20890
INFO: [runtcl-4] Executing : report_utilization -file Pixels_utilization_placed.rpt -pb Pixels_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2207.418 ; gain = 0.000 ; free physical = 1606 ; free virtual = 20895
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Pixels_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2207.418 ; gain = 0.000 ; free physical = 1605 ; free virtual = 20894
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: c3748406 ConstDB: 0 ShapeSum: 2c919c1d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: caa1bd7a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2260.070 ; gain = 52.652 ; free physical = 1490 ; free virtual = 20779
Post Restoration Checksum: NetGraph: 70d164e0 NumContArr: 59d0589a Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: caa1bd7a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2275.070 ; gain = 67.652 ; free physical = 1473 ; free virtual = 20762

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: caa1bd7a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2275.070 ; gain = 67.652 ; free physical = 1473 ; free virtual = 20762
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1241d89a9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2282.070 ; gain = 74.652 ; free physical = 1456 ; free virtual = 20745

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1342fd95c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2282.070 ; gain = 74.652 ; free physical = 1455 ; free virtual = 20744

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: bfbcb41c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2282.070 ; gain = 74.652 ; free physical = 1456 ; free virtual = 20745
Phase 4 Rip-up And Reroute | Checksum: bfbcb41c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2282.070 ; gain = 74.652 ; free physical = 1456 ; free virtual = 20745

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: bfbcb41c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2282.070 ; gain = 74.652 ; free physical = 1456 ; free virtual = 20745

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: bfbcb41c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2282.070 ; gain = 74.652 ; free physical = 1456 ; free virtual = 20745
Phase 6 Post Hold Fix | Checksum: bfbcb41c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2282.070 ; gain = 74.652 ; free physical = 1456 ; free virtual = 20745

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0786893 %
  Global Horizontal Routing Utilization  = 0.0714472 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 18.018%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 25%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 25%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: bfbcb41c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2282.070 ; gain = 74.652 ; free physical = 1456 ; free virtual = 20745

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: bfbcb41c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2284.070 ; gain = 76.652 ; free physical = 1455 ; free virtual = 20744

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fc8f5603

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2284.070 ; gain = 76.652 ; free physical = 1455 ; free virtual = 20744
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2284.070 ; gain = 76.652 ; free physical = 1471 ; free virtual = 20760

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2284.070 ; gain = 76.652 ; free physical = 1471 ; free virtual = 20760
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2284.070 ; gain = 0.000 ; free physical = 1467 ; free virtual = 20758
INFO: [Common 17-1381] The checkpoint '/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Lab_8_Project/Lab_8_Project.runs/impl_1/Pixels_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Pixels_drc_routed.rpt -pb Pixels_drc_routed.pb -rpx Pixels_drc_routed.rpx
Command: report_drc -file Pixels_drc_routed.rpt -pb Pixels_drc_routed.pb -rpx Pixels_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Lab_8_Project/Lab_8_Project.runs/impl_1/Pixels_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Pixels_methodology_drc_routed.rpt -pb Pixels_methodology_drc_routed.pb -rpx Pixels_methodology_drc_routed.rpx
Command: report_methodology -file Pixels_methodology_drc_routed.rpt -pb Pixels_methodology_drc_routed.pb -rpx Pixels_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/exposedbuckle48/Documents/Semester_5/DSD/Lab_8/Lab_8_Project/Lab_8_Project.runs/impl_1/Pixels_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Pixels_power_routed.rpt -pb Pixels_power_summary_routed.pb -rpx Pixels_power_routed.rpx
Command: report_power -file Pixels_power_routed.rpt -pb Pixels_power_summary_routed.pb -rpx Pixels_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 18 Warnings, 16 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Pixels_route_status.rpt -pb Pixels_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Pixels_timing_summary_routed.rpt -pb Pixels_timing_summary_routed.pb -rpx Pixels_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Pixels_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Pixels_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Pixels_bus_skew_routed.rpt -pb Pixels_bus_skew_routed.pb -rpx Pixels_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Oct 25 16:06:10 2018...
