Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Nov 11 00:28:28 2023
| Host             : peacewang running 64-bit major release  (build 9200)
| Command          : report_power -file top_shell_power_routed.rpt -pb top_shell_power_summary_routed.pb -rpx top_shell_power_routed.rpx
| Design           : top_shell
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.371        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.273        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.3         |
| Junction Temperature (C) | 26.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        6 |       --- |             --- |
| Slice Logic              |     0.053 |    69393 |       --- |             --- |
|   LUT as Logic           |     0.048 |    22055 |     63400 |           34.79 |
|   CARRY4                 |     0.005 |      650 |     15850 |            4.10 |
|   F7/F8 Muxes            |    <0.001 |    13213 |     63400 |           20.84 |
|   Register               |    <0.001 |    33052 |    126800 |           26.07 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   LUT as Distributed RAM |    <0.001 |       48 |     19000 |            0.25 |
|   Others                 |     0.000 |       24 |       --- |             --- |
| Signals                  |     0.082 |    42715 |       --- |             --- |
| MMCM                     |     0.122 |        1 |         6 |           16.67 |
| DSPs                     |    <0.001 |        3 |       240 |            1.25 |
| I/O                      |     0.014 |       37 |       210 |           17.62 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.371 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.154 |       0.138 |      0.016 |
| Vccaux    |       1.800 |     0.086 |       0.068 |      0.018 |
| Vcco33    |       3.300 |     0.008 |       0.004 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+--------------------------------------------+-----------------+
| Clock              | Domain                                     | Constraint (ns) |
+--------------------+--------------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0 |            15.4 |
| clkfbout_clk_wiz_0 | VGA_shell1/clk_wiz/inst/clkfbout_clk_wiz_0 |            50.0 |
| sys_clk_pin        | clk                                        |            10.0 |
| sys_clk_pin        | clk_IBUF_BUFG                              |            10.0 |
+--------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| top_shell                      |     0.273 |
|   VGA_shell1                   |     0.132 |
|     clk_wiz                    |     0.122 |
|       inst                     |     0.122 |
|     vga_display1               |     0.010 |
|       vga_sync_generator       |     0.010 |
|   datapath_1                   |     0.058 |
|     FPGADigit1                 |     0.001 |
|       cot                      |    <0.001 |
|       div                      |    <0.001 |
|     PC_reg                     |     0.038 |
|     adder1                     |    <0.001 |
|     adder2                     |    <0.001 |
|     adder3                     |    <0.001 |
|     adder4                     |    <0.001 |
|     alu1                       |     0.005 |
|     datashow_reg               |    <0.001 |
|     divider2                   |    <0.001 |
|     ram1                       |     0.002 |
|     regfile1                   |     0.005 |
|       memory_reg_r1_0_31_0_5   |    <0.001 |
|       memory_reg_r1_0_31_12_17 |    <0.001 |
|       memory_reg_r1_0_31_18_23 |    <0.001 |
|       memory_reg_r1_0_31_24_29 |    <0.001 |
|       memory_reg_r1_0_31_30_31 |    <0.001 |
|       memory_reg_r1_0_31_6_11  |    <0.001 |
|       memory_reg_r2_0_31_0_5   |    <0.001 |
|       memory_reg_r2_0_31_12_17 |    <0.001 |
|       memory_reg_r2_0_31_18_23 |    <0.001 |
|       memory_reg_r2_0_31_24_29 |    <0.001 |
|       memory_reg_r2_0_31_30_31 |    <0.001 |
|       memory_reg_r2_0_31_6_11  |    <0.001 |
+--------------------------------+-----------+


