ISim log file
Running: D:\Studia\UCiSW\PROJEKT\v1\v1_16.03.2015\modulTB_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Studia/UCiSW/PROJEKT/v1/v1_16.03.2015/modulTB_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Stopped at time : 19097430 ns : File "D:/Studia/UCiSW/PROJEKT/v1/v1_16.03.2015/modul.vhd" Line 52
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 19010120 ns : File "D:/Studia/UCiSW/PROJEKT/v1/v1_16.03.2015/modul.vhd" Line 51
