DEBUG:: Cycle           4
  PC: 00000000 Instr: 0000a102
  RegSel: RR1= 1 RR2= 2 WR= 1  RegData: RD1=00000000 RD2=00000000 WD=00000002 RegWrite=1
  ALU: Result=00000002 Flags=000  Imm=00000002
  Mem: Read=0 Write=0 Addr=00000002 Data=00000000
  Ctrl: RR1Mux=1 RR2Mux=0 ImmMux=2 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=1

DEBUG:: Cycle           5
  PC: 00000002 Instr: 0000b100
  RegSel: RR1= 1 RR2= 0 WR= 1  RegData: RD1=00000002 RD2=00000000 WD=00000002 RegWrite=1
  ALU: Result=00000002 Flags=000  Imm=00000000
  Mem: Read=0 Write=0 Addr=00000002 Data=00000000
  Ctrl: RR1Mux=1 RR2Mux=0 ImmMux=2 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=1

DEBUG:: Cycle           6
  PC: 00000004 Instr: 0000a201
  RegSel: RR1= 2 RR2= 1 WR= 2  RegData: RD1=00000000 RD2=00000002 WD=00000001 RegWrite=1
  ALU: Result=00000001 Flags=000  Imm=00000001
  Mem: Read=0 Write=0 Addr=00000001 Data=00000002
  Ctrl: RR1Mux=1 RR2Mux=0 ImmMux=2 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=0

DEBUG:: Cycle           7
  PC: 00000006 Instr: 0000b200
  RegSel: RR1= 2 RR2= 0 WR= 2  RegData: RD1=00000001 RD2=00000000 WD=00000001 RegWrite=1
  ALU: Result=00000001 Flags=000  Imm=00000000
  Mem: Read=0 Write=0 Addr=00000001 Data=00000000
  Ctrl: RR1Mux=1 RR2Mux=0 ImmMux=2 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=0

DEBUG:: Cycle           8
  PC: 00000008 Instr: 0000a604
  RegSel: RR1= 6 RR2= 4 WR= 6  RegData: RD1=00000000 RD2=00000000 WD=00000004 RegWrite=1
  ALU: Result=00000004 Flags=000  Imm=00000004
  Mem: Read=0 Write=0 Addr=00000004 Data=00000000
  Ctrl: RR1Mux=1 RR2Mux=0 ImmMux=2 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=0

DEBUG:: Cycle           9
  PC: 0000000a Instr: 0000b600
  RegSel: RR1= 6 RR2= 0 WR= 6  RegData: RD1=00000004 RD2=00000000 WD=00000004 RegWrite=1
  ALU: Result=00000004 Flags=000  Imm=00000000
  Mem: Read=0 Write=0 Addr=00000004 Data=00000000
  Ctrl: RR1Mux=1 RR2Mux=0 ImmMux=2 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=0

DEBUG:: Cycle          10
  PC: 0000000c Instr: 00001112
  RegSel: RR1= 1 RR2= 2 WR= 1  RegData: RD1=00000002 RD2=00000001 WD=00000001 RegWrite=1
  ALU: Result=00000001 Flags=000  Imm=00000002
  Mem: Read=0 Write=0 Addr=00000001 Data=00000001
  Ctrl: RR1Mux=0 RR2Mux=0 ImmMux=0 ALUSrcMux=0 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=1

DEBUG:: Cycle          11
  PC: 0000000e Instr: 0000e500
  RegSel: RR1= 0 RR2= 0 WR= 5  RegData: RD1=00000000 RD2=00000000 WD=00000010 RegWrite=1
  ALU: Result=00000000 Flags=000  Imm=00000000
  Mem: Read=0 Write=0 Addr=00000000 Data=00000000
  Ctrl: RR1Mux=0 RR2Mux=0 ImmMux=0 ALUSrcMux=0 MemtoRegMux=0
        PCSMux=1 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=1

DEBUG:: Cycle          12
  PC: 00000010 Instr: 0000c202
  RegSel: RR1= 0 RR2= 2 WR= 2  RegData: RD1=00000000 RD2=00000001 WD=00000000 RegWrite=0
  ALU: Result=00000000 Flags=000  Imm=00000002
  Mem: Read=0 Write=0 Addr=00000000 Data=00000001
  Ctrl: RR1Mux=0 RR2Mux=0 ImmMux=0 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=1 BranchTaken=0

DEBUG:: Cycle          13
  PC: 00000012 Instr: 0000de60
  RegSel: RR1= 6 RR2= 0 WR=14  RegData: RD1=00000004 RD2=00000000 WD=00000000 RegWrite=0
  ALU: Result=00000000 Flags=000  Imm=00000000
  Mem: Read=0 Write=0 Addr=00000000 Data=00000000
  Ctrl: RR1Mux=0 RR2Mux=0 ImmMux=0 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=1 BranchMux=0 BranchTaken=1

DEBUG:: Cycle          14
  PC: 00000004 Instr: 0000a201
  RegSel: RR1= 2 RR2= 1 WR= 2  RegData: RD1=00000001 RD2=00000001 WD=00000001 RegWrite=1
  ALU: Result=00000001 Flags=000  Imm=00000001
  Mem: Read=0 Write=0 Addr=00000001 Data=00000001
  Ctrl: RR1Mux=1 RR2Mux=0 ImmMux=2 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=0

DEBUG:: Cycle          15
  PC: 00000006 Instr: 0000b200
  RegSel: RR1= 2 RR2= 0 WR= 2  RegData: RD1=00000001 RD2=00000000 WD=00000001 RegWrite=1
  ALU: Result=00000001 Flags=000  Imm=00000000
  Mem: Read=0 Write=0 Addr=00000001 Data=00000000
  Ctrl: RR1Mux=1 RR2Mux=0 ImmMux=2 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=0

DEBUG:: Cycle          16
  PC: 00000008 Instr: 0000a604
  RegSel: RR1= 6 RR2= 4 WR= 6  RegData: RD1=00000004 RD2=00000000 WD=00000004 RegWrite=1
  ALU: Result=00000004 Flags=000  Imm=00000004
  Mem: Read=0 Write=0 Addr=00000004 Data=00000000
  Ctrl: RR1Mux=1 RR2Mux=0 ImmMux=2 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=0

DEBUG:: Cycle          17
  PC: 0000000a Instr: 0000b600
  RegSel: RR1= 6 RR2= 0 WR= 6  RegData: RD1=00000004 RD2=00000000 WD=00000004 RegWrite=1
  ALU: Result=00000004 Flags=000  Imm=00000000
  Mem: Read=0 Write=0 Addr=00000004 Data=00000000
  Ctrl: RR1Mux=1 RR2Mux=0 ImmMux=2 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=0

DEBUG:: Cycle          18
  PC: 0000000c Instr: 00001112
  RegSel: RR1= 1 RR2= 2 WR= 1  RegData: RD1=00000001 RD2=00000001 WD=00000000 RegWrite=1
  ALU: Result=00000000 Flags=000  Imm=00000002
  Mem: Read=0 Write=0 Addr=00000000 Data=00000001
  Ctrl: RR1Mux=0 RR2Mux=0 ImmMux=0 ALUSrcMux=0 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=1

DEBUG:: Cycle          19
  PC: 0000000e Instr: 0000e500
  RegSel: RR1= 0 RR2= 0 WR= 5  RegData: RD1=00000000 RD2=00000000 WD=00000010 RegWrite=1
  ALU: Result=00000000 Flags=010  Imm=00000000
  Mem: Read=0 Write=0 Addr=00000000 Data=00000000
  Ctrl: RR1Mux=0 RR2Mux=0 ImmMux=0 ALUSrcMux=0 MemtoRegMux=0
        PCSMux=1 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=0

DEBUG:: Cycle          20
  PC: 00000010 Instr: 0000c202
  RegSel: RR1= 0 RR2= 2 WR= 2  RegData: RD1=00000000 RD2=00000001 WD=00000000 RegWrite=0
  ALU: Result=00000000 Flags=010  Imm=00000002
  Mem: Read=0 Write=0 Addr=00000000 Data=00000001
  Ctrl: RR1Mux=0 RR2Mux=0 ImmMux=0 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=1 BranchTaken=1

DEBUG:: Cycle          21
  PC: 00000014 Instr: 0000f000
  RegSel: RR1= 0 RR2= 0 WR= 0  RegData: RD1=00000000 RD2=00000000 WD=00000000 RegWrite=0
  ALU: Result=00000000 Flags=010  Imm=00000000
  Mem: Read=0 Write=0 Addr=00000000 Data=00000000
  Ctrl: RR1Mux=0 RR2Mux=0 ImmMux=0 ALUSrcMux=0 MemtoRegMux=0
        PCSMux=0 HaltMux=1 BranchRegMux=0 BranchMux=0 BranchTaken=0

