var g_data = {"name":"/home/noname/Documents/project_tiny/Ex3/02_rtl/Question5/alu_8bit.sv","src":"module alu_8bit (\n    input  logic [7:0] A,\n    input  logic [7:0] B,\n    input  logic       S1,\n    input  logic       S0,\n    input  logic       Cin,\n    output logic [7:0] F,\n    output logic       Cout\n);\n    \n    logic [7:0] B_comp;\n    assign      B_comp = ~B;\n\n    logic  sel_op1; \n    assign sel_op1 = S1 & (~S0);\n\n    logic [7:0] Op1;\n\n    genvar i;\n    generate\n        for (i = 0; i < 8; i = i + 1) begin : OP1_MUX\n            assign Op1[i] = sel_op1 ? B_comp[i] : A[i];\n        end\n    endgenerate\n\n    logic [7:0] Op2;\n    always_comb begin\n        case ({S1, S0})\n            2'b00: Op2 = B;\n            2'b01: Op2 = 8'b0;\n            2'b10: Op2 = 8'b0;\n            2'b11: Op2 = B_comp;\n            default: Op2 = 8'b0;\n        endcase\n    end\n\n    cla_8bit u_adder (\n        .A   (Op1),\n        .B   (Op2),\n        .Cin (Cin),\n        .Sum (F),\n        .Cout(Cout)\n    );\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);