Analysis & Synthesis report for de0n-neorv32-blinky
Mon Sep  2 13:34:08 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.state
 11. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state
 12. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|arbiter.state
 13. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state
 14. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2
 15. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev
 16. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state
 17. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state_prev
 18. State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_0c81:auto_generated
 26. Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_esg1:auto_generated
 27. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_hf81:auto_generated
 28. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_ff81:auto_generated
 29. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_hf81:auto_generated
 30. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_ff81:auto_generated
 31. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_hf81:auto_generated
 32. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_ff81:auto_generated
 33. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_hf81:auto_generated
 34. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_ff81:auto_generated
 35. Source assignments for neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_3a01:auto_generated
 36. Parameter Settings for User Entity Instance: pll_sys:inst_pll_sys|altpll:altpll_component
 37. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst
 38. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst
 39. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst
 40. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst
 41. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst
 42. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst
 43. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst
 44. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1
 45. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2
 46. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst
 47. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst
 48. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst
 49. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst
 50. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst
 51. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst
 52. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst
 53. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst
 54. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst
 55. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst
 56. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst
 57. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst
 58. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst
 59. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst
 60. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst
 61. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst
 62. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0
 63. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0
 64. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0
 65. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0
 66. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0
 67. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0
 68. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0
 69. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0
 70. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0
 71. altpll Parameter Settings by Entity Instance
 72. altsyncram Parameter Settings by Entity Instance
 73. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst"
 74. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst"
 75. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst"
 76. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst"
 77. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst"
 78. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"
 79. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst"
 80. Port Connectivity Checks: "neorv32_top:neorv32_top_inst"
 81. Port Connectivity Checks: "pll_sys:inst_pll_sys"
 82. Post-Synthesis Netlist Statistics for Top Partition
 83. Elapsed Time Per Partition
 84. Analysis & Synthesis Messages
 85. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Sep  2 13:34:08 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; de0n-neorv32-blinky                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,200                                       ;
;     Total combinational functions  ; 3,678                                       ;
;     Dedicated logic registers      ; 1,889                                       ;
; Total registers                    ; 1889                                        ;
; Total pins                         ; 18                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 428,032                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                               ;
+------------------------------------------------------------------+--------------------+---------------------+
; Option                                                           ; Setting            ; Default Value       ;
+------------------------------------------------------------------+--------------------+---------------------+
; Device                                                           ; EP4CE22F17C6       ;                     ;
; Top-level entity name                                            ; top                ; de0n-neorv32-blinky ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V           ;
; Use smart compilation                                            ; Off                ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                  ;
; Enable compact report table                                      ; Off                ; Off                 ;
; Restructure Multiplexers                                         ; Auto               ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                 ;
; Preserve fewer node names                                        ; On                 ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable              ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                         ; Auto               ; Auto                ;
; Safe State Machine                                               ; Off                ; Off                 ;
; Extract Verilog State Machines                                   ; On                 ; On                  ;
; Extract VHDL State Machines                                      ; On                 ; On                  ;
; Ignore Verilog initial constructs                                ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                  ;
; Parallel Synthesis                                               ; On                 ; On                  ;
; DSP Block Balancing                                              ; Auto               ; Auto                ;
; NOT Gate Push-Back                                               ; On                 ; On                  ;
; Power-Up Don't Care                                              ; On                 ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                 ;
; Remove Duplicate Registers                                       ; On                 ; On                  ;
; Ignore CARRY Buffers                                             ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                ; Off                 ;
; Ignore SOFT Buffers                                              ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                 ;
; Optimization Technique                                           ; Balanced           ; Balanced            ;
; Carry Chain Length                                               ; 70                 ; 70                  ;
; Auto Carry Chains                                                ; On                 ; On                  ;
; Auto Open-Drain Pins                                             ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                 ;
; Auto ROM Replacement                                             ; On                 ; On                  ;
; Auto RAM Replacement                                             ; On                 ; On                  ;
; Auto DSP Block Replacement                                       ; On                 ; On                  ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                 ; On                  ;
; Strict RAM Replacement                                           ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                 ;
; Auto RAM Block Balancing                                         ; On                 ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                 ;
; Auto Resource Sharing                                            ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                 ;
; Timing-Driven Synthesis                                          ; On                 ; On                  ;
; Report Parameter Settings                                        ; On                 ; On                  ;
; Report Source Assignments                                        ; On                 ; On                  ;
; Report Connectivity Checks                                       ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                 ;
; Synchronization Register Chain Length                            ; 2                  ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation  ;
; HDL message level                                                ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                 ;
; Clock MUX Protection                                             ; On                 ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                 ;
; Block Design Naming                                              ; Auto               ; Auto                ;
; SDC constraint protection                                        ; Off                ; Off                 ;
; Synthesis Effort                                                 ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                  ;
+------------------------------------------------------------------+--------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                          ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                      ; Library ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; src/pll/pll_sys.vhd                                     ; yes             ; User Wizard-Generated File                            ; /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/src/pll/pll_sys.vhd                 ;         ;
; ../../../neorv32/rtl/core/neorv32_package.vhd           ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_package.vhd                                ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_application_image.vhd ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_application_image.vhd                      ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_bootloader_image.vhd  ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_bootloader_image.vhd                       ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_dmem.entity.vhd       ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dmem.entity.vhd                            ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_imem.entity.vhd       ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_imem.entity.vhd                            ; neorv32 ;
; ../../../neorv32/rtl/core/mem/neorv32_dmem.default.vhd  ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/mem/neorv32_dmem.default.vhd                       ; neorv32 ;
; ../../../neorv32/rtl/core/mem/neorv32_imem.default.vhd  ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/mem/neorv32_imem.default.vhd                       ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_top.vhd               ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd                                    ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_boot_rom.vhd          ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_boot_rom.vhd                               ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cfs.vhd               ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cfs.vhd                                    ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu.vhd               ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd                                    ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_alu.vhd           ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_alu.vhd                                ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_control.vhd       ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_control.vhd                            ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd   ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd                        ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd        ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd                             ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd        ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd                             ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd     ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd                          ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd    ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd                         ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_decompressor.vhd  ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_decompressor.vhd                       ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_lsu.vhd           ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_lsu.vhd                                ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_pmp.vhd           ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_pmp.vhd                                ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_cpu_regfile.vhd       ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_regfile.vhd                            ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_crc.vhd               ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_crc.vhd                                    ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_dcache.vhd            ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dcache.vhd                                 ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_debug_dm.vhd          ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_debug_dm.vhd                               ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_debug_dtm.vhd         ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_debug_dtm.vhd                              ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_dma.vhd               ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dma.vhd                                    ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_fifo.vhd              ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_fifo.vhd                                   ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_gpio.vhd              ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_gpio.vhd                                   ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_gptmr.vhd             ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_gptmr.vhd                                  ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_icache.vhd            ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_icache.vhd                                 ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_intercon.vhd          ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd                               ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_mtime.vhd             ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_mtime.vhd                                  ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_neoled.vhd            ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_neoled.vhd                                 ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_onewire.vhd           ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_onewire.vhd                                ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_pwm.vhd               ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_pwm.vhd                                    ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_sdi.vhd               ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_sdi.vhd                                    ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_slink.vhd             ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_slink.vhd                                  ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_spi.vhd               ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_spi.vhd                                    ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_sysinfo.vhd           ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_sysinfo.vhd                                ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_trng.vhd              ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_trng.vhd                                   ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_twi.vhd               ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_twi.vhd                                    ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_uart.vhd              ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_uart.vhd                                   ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_wdt.vhd               ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_wdt.vhd                                    ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_wishbone.vhd          ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_wishbone.vhd                               ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_xip.vhd               ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xip.vhd                                    ; neorv32 ;
; ../../../neorv32/rtl/core/neorv32_xirq.vhd              ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xirq.vhd                                   ; neorv32 ;
; src/top.vhd                                             ; yes             ; User VHDL File                                        ; /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/src/top.vhd                         ;         ;
; altpll.tdf                                              ; yes             ; Megafunction                                          ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                       ;         ;
; aglobal201.inc                                          ; yes             ; Megafunction                                          ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                   ;         ;
; stratix_pll.inc                                         ; yes             ; Megafunction                                          ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                  ;         ;
; stratixii_pll.inc                                       ; yes             ; Megafunction                                          ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                ;         ;
; cycloneii_pll.inc                                       ; yes             ; Megafunction                                          ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                ;         ;
; db/pll_sys_altpll.v                                     ; yes             ; Auto-Generated Megafunction                           ; /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/db/pll_sys_altpll.v                 ;         ;
; altsyncram.tdf                                          ; yes             ; Megafunction                                          ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;         ;
; stratix_ram_block.inc                                   ; yes             ; Megafunction                                          ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;         ;
; lpm_mux.inc                                             ; yes             ; Megafunction                                          ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                      ;         ;
; lpm_decode.inc                                          ; yes             ; Megafunction                                          ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                   ;         ;
; a_rdenreg.inc                                           ; yes             ; Megafunction                                          ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;         ;
; altrom.inc                                              ; yes             ; Megafunction                                          ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                       ;         ;
; altram.inc                                              ; yes             ; Megafunction                                          ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                                       ;         ;
; altdpram.inc                                            ; yes             ; Megafunction                                          ; /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                     ;         ;
; db/altsyncram_0c81.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/db/altsyncram_0c81.tdf              ;         ;
; db/altsyncram_esg1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/db/altsyncram_esg1.tdf              ;         ;
; db/altsyncram_hf81.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/db/altsyncram_hf81.tdf              ;         ;
; db/altsyncram_ff81.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/db/altsyncram_ff81.tdf              ;         ;
; db/altsyncram_3a01.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/db/altsyncram_3a01.tdf              ;         ;
; de0n-neorv32-blinky.top0.rtl.mif                        ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/db/de0n-neorv32-blinky.top0.rtl.mif ;         ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,200                                                                                       ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 3678                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 1829                                                                                        ;
;     -- 3 input functions                    ; 1206                                                                                        ;
;     -- <=2 input functions                  ; 643                                                                                         ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 3096                                                                                        ;
;     -- arithmetic mode                      ; 582                                                                                         ;
;                                             ;                                                                                             ;
; Total registers                             ; 1889                                                                                        ;
;     -- Dedicated logic registers            ; 1889                                                                                        ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 18                                                                                          ;
; Total memory bits                           ; 428032                                                                                      ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 1                                                                                           ;
;     -- PLLs                                 ; 1                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2051                                                                                        ;
; Total fan-out                               ; 21320                                                                                       ;
; Average fan-out                             ; 3.70                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                                                               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                  ; Entity Name              ; Library Name ;
+----------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |top                                                                                                     ; 3678 (2)            ; 1889 (3)                  ; 428032      ; 0            ; 0       ; 0         ; 18   ; 0            ; |top                                                                                                                                                                                                                 ; top                      ; work         ;
;    |neorv32_top:neorv32_top_inst|                                                                        ; 3676 (17)           ; 1886 (31)                 ; 428032      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst                                                                                                                                                                                    ; neorv32_top              ; neorv32      ;
;       |neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|                 ; 0 (0)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst                                                                                                   ; neorv32_boot_rom         ; neorv32      ;
;          |altsyncram:Mux0_rtl_0|                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0                                                                             ; altsyncram               ; work         ;
;             |altsyncram_3a01:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_3a01:auto_generated                                              ; altsyncram_3a01          ; work         ;
;       |neorv32_bus_gateway:neorv32_bus_gateway_inst|                                                     ; 141 (141)           ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst                                                                                                                                       ; neorv32_bus_gateway      ; neorv32      ;
;       |neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst|                                      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst                                                                                                                        ; neorv32_bus_io_switch    ; neorv32      ;
;       |neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|                                    ; 36 (36)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst                                                                                                                      ; neorv32_bus_switch       ; neorv32      ;
;       |neorv32_cpu:\core_complex:neorv32_cpu_inst|                                                       ; 2486 (0)            ; 1043 (0)                  ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst                                                                                                                                         ; neorv32_cpu              ; neorv32      ;
;          |neorv32_cpu_alu:neorv32_cpu_alu_inst|                                                          ; 675 (204)           ; 209 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst                                                                                                    ; neorv32_cpu_alu          ; neorv32      ;
;             |neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|          ; 429 (429)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst                  ; neorv32_cpu_cp_muldiv    ; neorv32      ;
;             |neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|                                         ; 42 (42)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst                                                 ; neorv32_cpu_cp_shifter   ; neorv32      ;
;          |neorv32_cpu_control:neorv32_cpu_control_inst|                                                  ; 1566 (1348)         ; 730 (654)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst                                                                                            ; neorv32_cpu_control      ; neorv32      ;
;             |neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst| ; 171 (171)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst ; neorv32_cpu_decompressor ; neorv32      ;
;             |neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|                                       ; 24 (24)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst                                       ; neorv32_fifo             ; neorv32      ;
;             |neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|                                       ; 23 (23)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst                                       ; neorv32_fifo             ; neorv32      ;
;          |neorv32_cpu_lsu:neorv32_cpu_lsu_inst|                                                          ; 79 (79)             ; 104 (104)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst                                                                                                    ; neorv32_cpu_lsu          ; neorv32      ;
;          |neorv32_cpu_regfile:neorv32_cpu_regfile_inst|                                                  ; 166 (166)           ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst                                                                                            ; neorv32_cpu_regfile      ; neorv32      ;
;             |altsyncram:reg_file[0][31]__1|                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1                                                              ; altsyncram               ; work         ;
;                |altsyncram_0c81:auto_generated|                                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_0c81:auto_generated                               ; altsyncram_0c81          ; work         ;
;             |altsyncram:reg_file[0][31]__2|                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2                                                              ; altsyncram               ; work         ;
;                |altsyncram_esg1:auto_generated|                                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_esg1:auto_generated                               ; altsyncram_esg1          ; work         ;
;       |neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|                            ; 357 (357)           ; 241 (241)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst                                                                                                              ; neorv32_debug_dm         ; neorv32      ;
;       |neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|                          ; 171 (171)           ; 219 (219)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst                                                                                                            ; neorv32_debug_dtm        ; neorv32      ;
;       |neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|                     ; 6 (6)               ; 2 (2)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst                                                                                                       ; neorv32_dmem             ; neorv32      ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0                                                                           ; altsyncram               ; work         ;
;             |altsyncram_ff81:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_ff81:auto_generated                                            ; altsyncram_ff81          ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0                                                                           ; altsyncram               ; work         ;
;             |altsyncram_ff81:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_ff81:auto_generated                                            ; altsyncram_ff81          ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0                                                                           ; altsyncram               ; work         ;
;             |altsyncram_ff81:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_ff81:auto_generated                                            ; altsyncram_ff81          ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0                                                                           ; altsyncram               ; work         ;
;             |altsyncram_ff81:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_ff81:auto_generated                                            ; altsyncram_ff81          ; work         ;
;       |neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|                                 ; 12 (12)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst                                                                                                                   ; neorv32_gpio             ; neorv32      ;
;       |neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|                     ; 6 (6)               ; 2 (2)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst                                                                                                       ; neorv32_imem             ; neorv32      ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0                                                                           ; altsyncram               ; work         ;
;             |altsyncram_hf81:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_hf81:auto_generated                                            ; altsyncram_hf81          ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0                                                                           ; altsyncram               ; work         ;
;             |altsyncram_hf81:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_hf81:auto_generated                                            ; altsyncram_hf81          ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0                                                                           ; altsyncram               ; work         ;
;             |altsyncram_hf81:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_hf81:auto_generated                                            ; altsyncram_hf81          ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0                                                                           ; altsyncram               ; work         ;
;             |altsyncram_hf81:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_hf81:auto_generated                                            ; altsyncram_hf81          ; work         ;
;       |neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst|                              ; 286 (286)           ; 166 (166)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst                                                                                                                ; neorv32_mtime            ; neorv32      ;
;       |neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|                                                  ; 5 (5)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst                                                                                                                                    ; neorv32_sysinfo          ; neorv32      ;
;       |neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|                               ; 144 (131)           ; 146 (106)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst                                                                                                                 ; neorv32_uart             ; neorv32      ;
;          |neorv32_fifo:rx_engine_fifo_inst|                                                              ; 6 (6)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst                                                                                ; neorv32_fifo             ; neorv32      ;
;          |neorv32_fifo:tx_engine_fifo_inst|                                                              ; 7 (7)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst                                                                                ; neorv32_fifo             ; neorv32      ;
;    |pll_sys:inst_pll_sys|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll_sys:inst_pll_sys                                                                                                                                                                                            ; pll_sys                  ; work         ;
;       |altpll:altpll_component|                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll_sys:inst_pll_sys|altpll:altpll_component                                                                                                                                                                    ; altpll                   ; work         ;
;          |pll_sys_altpll:auto_generated|                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated                                                                                                                                      ; pll_sys_altpll           ; work         ;
+----------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------+
; Name                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------+
; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_3a01:auto_generated|ALTSYNCRAM                ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768 ; de0n-neorv32-blinky.top0.rtl.mif ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_0c81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 32           ; 32           ; --           ; --           ; 1024  ; None                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_esg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                             ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_ff81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; 4096         ; 8            ; --           ; --           ; 32768 ; None                             ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_ff81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; 4096         ; 8            ; --           ; --           ; 32768 ; None                             ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_ff81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; 4096         ; 8            ; --           ; --           ; 32768 ; None                             ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_ff81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; 4096         ; 8            ; --           ; --           ; 32768 ; None                             ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_hf81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536 ; None                             ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_hf81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536 ; None                             ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_hf81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536 ; None                             ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_hf81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536 ; None                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------+
; Altera ; ALTPLL       ; 15.0    ; N/A          ; N/A          ; |top|pll_sys:inst_pll_sys ; src/pll/pll_sys.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.state                                                   ;
+---------------------------+-------------------------+------------------------+---------------------------+---------------------------+-------------------------+------------------------+
; Name                      ; dm_ctrl.state.CMD_ERROR ; dm_ctrl.state.CMD_BUSY ; dm_ctrl.state.CMD_TRIGGER ; dm_ctrl.state.CMD_PREPARE ; dm_ctrl.state.CMD_CHECK ; dm_ctrl.state.CMD_IDLE ;
+---------------------------+-------------------------+------------------------+---------------------------+---------------------------+-------------------------+------------------------+
; dm_ctrl.state.CMD_IDLE    ; 0                       ; 0                      ; 0                         ; 0                         ; 0                       ; 0                      ;
; dm_ctrl.state.CMD_CHECK   ; 0                       ; 0                      ; 0                         ; 0                         ; 1                       ; 1                      ;
; dm_ctrl.state.CMD_PREPARE ; 0                       ; 0                      ; 0                         ; 1                         ; 0                       ; 1                      ;
; dm_ctrl.state.CMD_TRIGGER ; 0                       ; 0                      ; 1                         ; 0                         ; 0                       ; 1                      ;
; dm_ctrl.state.CMD_BUSY    ; 0                       ; 1                      ; 0                         ; 0                         ; 0                       ; 1                      ;
; dm_ctrl.state.CMD_ERROR   ; 1                       ; 0                      ; 0                         ; 0                         ; 0                       ; 1                      ;
+---------------------------+-------------------------+------------------------+---------------------------+---------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state                                                                                                                                                                                                                                                                                                                          ;
+----------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+-------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+----------------------------+
; Name                       ; tap_ctrl_state.IR_UPDATE ; tap_ctrl_state.IR_EXIT2 ; tap_ctrl_state.IR_PAUSE ; tap_ctrl_state.IR_EXIT1 ; tap_ctrl_state.IR_SHIFT ; tap_ctrl_state.IR_CAPTURE ; tap_ctrl_state.IR_SCAN ; tap_ctrl_state.RUN_IDLE ; tap_ctrl_state.DR_UPDATE ; tap_ctrl_state.DR_EXIT2 ; tap_ctrl_state.DR_PAUSE ; tap_ctrl_state.DR_EXIT1 ; tap_ctrl_state.DR_SHIFT ; tap_ctrl_state.DR_CAPTURE ; tap_ctrl_state.DR_SCAN ; tap_ctrl_state.LOGIC_RESET ;
+----------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+-------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+----------------------------+
; tap_ctrl_state.LOGIC_RESET ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                          ;
; tap_ctrl_state.DR_SCAN     ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 1                      ; 1                          ;
; tap_ctrl_state.DR_CAPTURE  ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 1                         ; 0                      ; 1                          ;
; tap_ctrl_state.DR_SHIFT    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 1                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.DR_EXIT1    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.DR_PAUSE    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 1                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.DR_EXIT2    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 1                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.DR_UPDATE   ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 1                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.RUN_IDLE    ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_SCAN     ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 1                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_CAPTURE  ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 1                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_SHIFT    ; 0                        ; 0                       ; 0                       ; 0                       ; 1                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_EXIT1    ; 0                        ; 0                       ; 0                       ; 1                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_PAUSE    ; 0                        ; 0                       ; 1                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_EXIT2    ; 0                        ; 1                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
; tap_ctrl_state.IR_UPDATE   ; 1                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                      ; 1                          ;
+----------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+-------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+------------------------+----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|arbiter.state ;
+----------------------+----------------------+----------------------+----------------------------------------------------------+
; Name                 ; arbiter.state.BUSY_B ; arbiter.state.BUSY_A ; arbiter.state.IDLE                                       ;
+----------------------+----------------------+----------------------+----------------------------------------------------------+
; arbiter.state.IDLE   ; 0                    ; 0                    ; 0                                                        ;
; arbiter.state.BUSY_A ; 0                    ; 1                    ; 1                                                        ;
; arbiter.state.BUSY_B ; 1                    ; 0                    ; 1                                                        ;
+----------------------+----------------------+----------------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state ;
+-------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; ctrl.state.S_DONE ; ctrl.state.S_BUSY ; ctrl.state.S_IDLE                                                                                                                                                  ;
+-------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ctrl.state.S_IDLE ; 0                 ; 0                 ; 0                                                                                                                                                                  ;
; ctrl.state.S_BUSY ; 0                 ; 1                 ; 1                                                                                                                                                                  ;
; ctrl.state.S_DONE ; 1                 ; 0                 ; 1                                                                                                                                                                  ;
+-------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-------------------------------------+------------------------------------+-----------------------------------+-------------------------------------+-----------------------------------+-------------------------------------+------------------------------------+----------------------------------+----------------------------------+-----------------------------------------+--------------------------------------+---------------------------------------+-------------------------------------+
; Name                                    ; execute_engine.state_prev2.MEM_WAIT ; execute_engine.state_prev2.MEM_REQ ; execute_engine.state_prev2.SYSTEM ; execute_engine.state_prev2.DISPATCH ; execute_engine.state_prev2.BRANCH ; execute_engine.state_prev2.ALU_WAIT ; execute_engine.state_prev2.EXECUTE ; execute_engine.state_prev2.SLEEP ; execute_engine.state_prev2.FENCE ; execute_engine.state_prev2.TRAP_EXECUTE ; execute_engine.state_prev2.TRAP_EXIT ; execute_engine.state_prev2.TRAP_ENTER ; execute_engine.state_prev2.BRANCHED ;
+-----------------------------------------+-------------------------------------+------------------------------------+-----------------------------------+-------------------------------------+-----------------------------------+-------------------------------------+------------------------------------+----------------------------------+----------------------------------+-----------------------------------------+--------------------------------------+---------------------------------------+-------------------------------------+
; execute_engine.state_prev2.BRANCHED     ; 0                                   ; 0                                  ; 0                                 ; 0                                   ; 0                                 ; 0                                   ; 0                                  ; 0                                ; 0                                ; 0                                       ; 0                                    ; 0                                     ; 0                                   ;
; execute_engine.state_prev2.TRAP_ENTER   ; 0                                   ; 0                                  ; 0                                 ; 0                                   ; 0                                 ; 0                                   ; 0                                  ; 0                                ; 0                                ; 0                                       ; 0                                    ; 1                                     ; 1                                   ;
; execute_engine.state_prev2.TRAP_EXIT    ; 0                                   ; 0                                  ; 0                                 ; 0                                   ; 0                                 ; 0                                   ; 0                                  ; 0                                ; 0                                ; 0                                       ; 1                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.TRAP_EXECUTE ; 0                                   ; 0                                  ; 0                                 ; 0                                   ; 0                                 ; 0                                   ; 0                                  ; 0                                ; 0                                ; 1                                       ; 0                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.FENCE        ; 0                                   ; 0                                  ; 0                                 ; 0                                   ; 0                                 ; 0                                   ; 0                                  ; 0                                ; 1                                ; 0                                       ; 0                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.SLEEP        ; 0                                   ; 0                                  ; 0                                 ; 0                                   ; 0                                 ; 0                                   ; 0                                  ; 1                                ; 0                                ; 0                                       ; 0                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.EXECUTE      ; 0                                   ; 0                                  ; 0                                 ; 0                                   ; 0                                 ; 0                                   ; 1                                  ; 0                                ; 0                                ; 0                                       ; 0                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.ALU_WAIT     ; 0                                   ; 0                                  ; 0                                 ; 0                                   ; 0                                 ; 1                                   ; 0                                  ; 0                                ; 0                                ; 0                                       ; 0                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.BRANCH       ; 0                                   ; 0                                  ; 0                                 ; 0                                   ; 1                                 ; 0                                   ; 0                                  ; 0                                ; 0                                ; 0                                       ; 0                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.DISPATCH     ; 0                                   ; 0                                  ; 0                                 ; 1                                   ; 0                                 ; 0                                   ; 0                                  ; 0                                ; 0                                ; 0                                       ; 0                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.SYSTEM       ; 0                                   ; 0                                  ; 1                                 ; 0                                   ; 0                                 ; 0                                   ; 0                                  ; 0                                ; 0                                ; 0                                       ; 0                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.MEM_REQ      ; 0                                   ; 1                                  ; 0                                 ; 0                                   ; 0                                 ; 0                                   ; 0                                  ; 0                                ; 0                                ; 0                                       ; 0                                    ; 0                                     ; 1                                   ;
; execute_engine.state_prev2.MEM_WAIT     ; 1                                   ; 0                                  ; 0                                 ; 0                                   ; 0                                 ; 0                                   ; 0                                  ; 0                                ; 0                                ; 0                                       ; 0                                    ; 0                                     ; 1                                   ;
+-----------------------------------------+-------------------------------------+------------------------------------+-----------------------------------+-------------------------------------+-----------------------------------+-------------------------------------+------------------------------------+----------------------------------+----------------------------------+-----------------------------------------+--------------------------------------+---------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------+------------------------------------+-----------------------------------+----------------------------------+------------------------------------+----------------------------------+------------------------------------+-----------------------------------+---------------------------------+---------------------------------+----------------------------------------+-------------------------------------+--------------------------------------+------------------------------------+
; Name                                   ; execute_engine.state_prev.MEM_WAIT ; execute_engine.state_prev.MEM_REQ ; execute_engine.state_prev.SYSTEM ; execute_engine.state_prev.DISPATCH ; execute_engine.state_prev.BRANCH ; execute_engine.state_prev.ALU_WAIT ; execute_engine.state_prev.EXECUTE ; execute_engine.state_prev.SLEEP ; execute_engine.state_prev.FENCE ; execute_engine.state_prev.TRAP_EXECUTE ; execute_engine.state_prev.TRAP_EXIT ; execute_engine.state_prev.TRAP_ENTER ; execute_engine.state_prev.BRANCHED ;
+----------------------------------------+------------------------------------+-----------------------------------+----------------------------------+------------------------------------+----------------------------------+------------------------------------+-----------------------------------+---------------------------------+---------------------------------+----------------------------------------+-------------------------------------+--------------------------------------+------------------------------------+
; execute_engine.state_prev.BRANCHED     ; 0                                  ; 0                                 ; 0                                ; 0                                  ; 0                                ; 0                                  ; 0                                 ; 0                               ; 0                               ; 0                                      ; 0                                   ; 0                                    ; 0                                  ;
; execute_engine.state_prev.TRAP_ENTER   ; 0                                  ; 0                                 ; 0                                ; 0                                  ; 0                                ; 0                                  ; 0                                 ; 0                               ; 0                               ; 0                                      ; 0                                   ; 1                                    ; 1                                  ;
; execute_engine.state_prev.TRAP_EXIT    ; 0                                  ; 0                                 ; 0                                ; 0                                  ; 0                                ; 0                                  ; 0                                 ; 0                               ; 0                               ; 0                                      ; 1                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.TRAP_EXECUTE ; 0                                  ; 0                                 ; 0                                ; 0                                  ; 0                                ; 0                                  ; 0                                 ; 0                               ; 0                               ; 1                                      ; 0                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.FENCE        ; 0                                  ; 0                                 ; 0                                ; 0                                  ; 0                                ; 0                                  ; 0                                 ; 0                               ; 1                               ; 0                                      ; 0                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.SLEEP        ; 0                                  ; 0                                 ; 0                                ; 0                                  ; 0                                ; 0                                  ; 0                                 ; 1                               ; 0                               ; 0                                      ; 0                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.EXECUTE      ; 0                                  ; 0                                 ; 0                                ; 0                                  ; 0                                ; 0                                  ; 1                                 ; 0                               ; 0                               ; 0                                      ; 0                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.ALU_WAIT     ; 0                                  ; 0                                 ; 0                                ; 0                                  ; 0                                ; 1                                  ; 0                                 ; 0                               ; 0                               ; 0                                      ; 0                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.BRANCH       ; 0                                  ; 0                                 ; 0                                ; 0                                  ; 1                                ; 0                                  ; 0                                 ; 0                               ; 0                               ; 0                                      ; 0                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.DISPATCH     ; 0                                  ; 0                                 ; 0                                ; 1                                  ; 0                                ; 0                                  ; 0                                 ; 0                               ; 0                               ; 0                                      ; 0                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.SYSTEM       ; 0                                  ; 0                                 ; 1                                ; 0                                  ; 0                                ; 0                                  ; 0                                 ; 0                               ; 0                               ; 0                                      ; 0                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.MEM_REQ      ; 0                                  ; 1                                 ; 0                                ; 0                                  ; 0                                ; 0                                  ; 0                                 ; 0                               ; 0                               ; 0                                      ; 0                                   ; 0                                    ; 1                                  ;
; execute_engine.state_prev.MEM_WAIT     ; 1                                  ; 0                                 ; 0                                ; 0                                  ; 0                                ; 0                                  ; 0                                 ; 0                               ; 0                               ; 0                                      ; 0                                   ; 0                                    ; 1                                  ;
+----------------------------------------+------------------------------------+-----------------------------------+----------------------------------+------------------------------------+----------------------------------+------------------------------------+-----------------------------------+---------------------------------+---------------------------------+----------------------------------------+-------------------------------------+--------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state                                                                                                                                                                                                                                                                                               ;
+-----------------------------------+-------------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+----------------------------+----------------------------+-----------------------------------+--------------------------------+---------------------------------+-------------------------------+
; Name                              ; execute_engine.state.MEM_WAIT ; execute_engine.state.MEM_REQ ; execute_engine.state.SYSTEM ; execute_engine.state.DISPATCH ; execute_engine.state.BRANCH ; execute_engine.state.ALU_WAIT ; execute_engine.state.EXECUTE ; execute_engine.state.SLEEP ; execute_engine.state.FENCE ; execute_engine.state.TRAP_EXECUTE ; execute_engine.state.TRAP_EXIT ; execute_engine.state.TRAP_ENTER ; execute_engine.state.BRANCHED ;
+-----------------------------------+-------------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+----------------------------+----------------------------+-----------------------------------+--------------------------------+---------------------------------+-------------------------------+
; execute_engine.state.BRANCHED     ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                                 ; 0                              ; 0                               ; 0                             ;
; execute_engine.state.TRAP_ENTER   ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                                 ; 0                              ; 1                               ; 1                             ;
; execute_engine.state.TRAP_EXIT    ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                                 ; 1                              ; 0                               ; 1                             ;
; execute_engine.state.TRAP_EXECUTE ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 1                                 ; 0                              ; 0                               ; 1                             ;
; execute_engine.state.FENCE        ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 1                          ; 0                                 ; 0                              ; 0                               ; 1                             ;
; execute_engine.state.SLEEP        ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 1                          ; 0                          ; 0                                 ; 0                              ; 0                               ; 1                             ;
; execute_engine.state.EXECUTE      ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 1                            ; 0                          ; 0                          ; 0                                 ; 0                              ; 0                               ; 1                             ;
; execute_engine.state.ALU_WAIT     ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 1                             ; 0                            ; 0                          ; 0                          ; 0                                 ; 0                              ; 0                               ; 1                             ;
; execute_engine.state.BRANCH       ; 0                             ; 0                            ; 0                           ; 0                             ; 1                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                                 ; 0                              ; 0                               ; 1                             ;
; execute_engine.state.DISPATCH     ; 0                             ; 0                            ; 0                           ; 1                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                                 ; 0                              ; 0                               ; 1                             ;
; execute_engine.state.SYSTEM       ; 0                             ; 0                            ; 1                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                                 ; 0                              ; 0                               ; 1                             ;
; execute_engine.state.MEM_REQ      ; 0                             ; 1                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                                 ; 0                              ; 0                               ; 1                             ;
; execute_engine.state.MEM_WAIT     ; 1                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                                 ; 0                              ; 0                               ; 1                             ;
+-----------------------------------+-------------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+----------------------------+----------------------------+-----------------------------------+--------------------------------+---------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state_prev ;
+------------------------------------+------------------------------------+------------------------------------+----------------------------------------------------+
; Name                               ; fetch_engine.state_prev.IF_PENDING ; fetch_engine.state_prev.IF_REQUEST ; fetch_engine.state_prev.IF_RESTART                 ;
+------------------------------------+------------------------------------+------------------------------------+----------------------------------------------------+
; fetch_engine.state_prev.IF_RESTART ; 0                                  ; 0                                  ; 0                                                  ;
; fetch_engine.state_prev.IF_REQUEST ; 0                                  ; 1                                  ; 1                                                  ;
; fetch_engine.state_prev.IF_PENDING ; 1                                  ; 0                                  ; 1                                                  ;
+------------------------------------+------------------------------------+------------------------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state ;
+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------+
; Name                          ; fetch_engine.state.IF_PENDING ; fetch_engine.state.IF_REQUEST ; fetch_engine.state.IF_RESTART                                ;
+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------+
; fetch_engine.state.IF_RESTART ; 0                             ; 0                             ; 0                                                            ;
; fetch_engine.state.IF_REQUEST ; 0                             ; 1                             ; 1                                                            ;
; fetch_engine.state.IF_PENDING ; 1                             ; 0                             ; 1                                                            ;
+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[4..7,12,19,27..30]                                               ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.cts_sync[0,1]                                      ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[27..29]                                       ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|bus_rsp_o.data[8..31]                                          ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst|keeper.halt                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|b_wr_req_buf                                                      ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[0]                    ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[0,2]                  ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_mprv                        ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_tw                          ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.privilege                           ; Stuck at VCC due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcyclecfg_minh                      ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcyclecfg_uinh                      ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.minstretcfg_minh                    ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.minstretcfg_uinh                    ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dcsr_ebreaku                        ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|pll_lock_sync                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[1]                            ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[1]                                   ; Merged with neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[0]                 ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[3,6,14,16,17,19,26]                  ; Merged with neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[2]                 ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[15,18,25]                            ; Merged with neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[12]                ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[28]                                  ; Merged with neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[27]                ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[30,31]                               ; Merged with neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[29]                ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[17]                                                              ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[31]                                            ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[8,13,14,18,20..24]                                               ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[26]                                            ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[1,9..11]                                                         ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[25]                                            ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[15]                                                              ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[16]                                            ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[0,2]                                                             ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[3]                                             ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.state[2]                                           ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.state[1]                         ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|half_o                      ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|avail_o   ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst|half_o                      ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst|avail_o   ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[2]                    ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[10] ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[0]                    ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[2]  ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[12]                                  ; Merged with neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[2]                 ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[29]                                  ; Merged with neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[27]                ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[17]                                           ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[16]                         ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[20]                                           ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[19]                         ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[2]                                   ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[10]                   ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[3,4,7..18]            ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[2..4,7..18]           ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|din[0..7]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dpc[0]                              ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[0]                                   ; Stuck at VCC due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.BRANCHED     ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.BRANCHED      ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.TRAP_ENTER   ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.TRAP_ENTER    ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.TRAP_EXIT    ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.TRAP_EXIT     ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.TRAP_EXECUTE ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.TRAP_EXECUTE  ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.FENCE        ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.FENCE         ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.SLEEP        ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.SLEEP         ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.EXECUTE      ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.EXECUTE       ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.ALU_WAIT     ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.ALU_WAIT      ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.BRANCH       ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.BRANCH        ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.DISPATCH     ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.DISPATCH      ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.SYSTEM       ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.SYSTEM        ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.MEM_REQ      ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.MEM_REQ       ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.MEM_WAIT     ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.MEM_WAIT      ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state_prev.IF_RESTART      ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state_prev.IF_REQUEST      ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state_prev.IF_PENDING      ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|arbiter.state.BUSY_A                                              ; Lost fanout                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.SYSTEM             ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.re                ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[13]                                  ; Merged with neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[4]                 ;
; Total Number of Removed Registers = 167                                                                                                                      ;                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[4]                    ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[4]                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.MEM_WAIT     ; Lost Fanouts              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.MEM_WAIT     ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.MEM_REQ      ; Lost Fanouts              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.MEM_REQ      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.SYSTEM       ; Lost Fanouts              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.SYSTEM       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.DISPATCH     ; Lost Fanouts              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.DISPATCH     ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.BRANCH       ; Lost Fanouts              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.BRANCH       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.ALU_WAIT     ; Lost Fanouts              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.ALU_WAIT     ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.EXECUTE      ; Lost Fanouts              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.EXECUTE      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.SLEEP        ; Lost Fanouts              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.SLEEP        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.FENCE        ; Lost Fanouts              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.FENCE        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.TRAP_EXECUTE ; Lost Fanouts              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.TRAP_EXECUTE ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.TRAP_EXIT    ; Lost Fanouts              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.TRAP_EXIT    ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.TRAP_ENTER   ; Lost Fanouts              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.TRAP_ENTER   ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev2.BRANCHED     ; Lost Fanouts              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state_prev.BRANCHED     ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[3]                    ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[3]                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.cts_sync[0]                                        ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.cts_sync[1]                                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[7]                    ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[7]                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[8]                    ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[8]                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[9]                    ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[9]                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[10]                   ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[10]                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[11]                   ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[11]                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[12]                   ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[12]                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[13]                   ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[13]                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[14]                   ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[14]                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[15]                   ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[15]                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[16]                   ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[16]                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[17]                   ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[17]                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[18]                   ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[18]                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[2]                    ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[2]                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1889  ;
; Number of registers using Synchronous Clear  ; 56    ;
; Number of registers using Synchronous Load   ; 330   ;
; Number of registers using Asynchronous Clear ; 1385  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1245  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; reset_s3                                                                                                                                   ; 10      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.restart  ; 15      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[29] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[28] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[27] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[26] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[25] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[24] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[23] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[22] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[21] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[20] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[19] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[18] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[17] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[16] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[15] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[14] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[30] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[31] ; 5       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.dmihardreset                 ; 3       ;
; reset_s2                                                                                                                                   ; 1       ;
; reset_s1                                                                                                                                   ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dcsr_prv          ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[10]      ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[9]       ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[8]       ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[2]       ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[0][1]                    ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[1][1]                    ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[0][0]                    ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[1][0]                    ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[19]      ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[23]      ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[24]      ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[27]      ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[28]      ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[0][4]                    ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[1][4]                    ; 1       ;
; Total number of inverted registers = 39                                                                                                    ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                 ; Megafunction                                                                                                               ; Type ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_b0_rd[0..7]     ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b0_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0_rd[0..7] ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_b2_rd[0..7]     ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b2_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rd[0..7] ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_b3_rd[0..7]     ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b3_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3_rd[0..7] ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_b1_rd[0..7]     ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b1_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1_rd[0..7] ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|rdata[0..31]    ; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|Mux0_rtl_0   ; ROM  ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[13]                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.lsu_req_wr                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|rdata_o[14]                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|bus_req_o.data[27]                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|bus_req_o.ben[2]                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.reset_ack                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.w_pnt[0]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.r_pnt[0]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.w_pnt[1]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.r_pnt[1]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mip_firq_nclr[3]                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.cnt[0]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.ir[0]                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcause[4]                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.ireg[4]                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|arbiter.pend_wr                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dci.data_reg[22]                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.sreg[2]                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|bus_rsp_o.data[3]                                                                                                  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[29]      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[18]                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[4]                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.cnt[1]       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst|bus_rsp_o.data[12]                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[44]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.bitcnt[0]                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[8]   ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[12]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[29] ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[29]                                                                         ;
; 9:1                ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.bitcnt[2]                                                                                              ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.sreg[2]                                                                                                ;
; 5:1                ; 41 bits   ; 123 LEs       ; 41 LEs               ; 82 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dmi[3]                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.op[0]                                                                                              ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|rdata_o[6]                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.idcode[3]                                                                                           ;
; 5:1                ; 28 bits   ; 84 LEs        ; 28 LEs               ; 56 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dtmcs[21]                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dtmcs[10]                                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[20]                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[11]                                                                                      ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.baudcnt[4]                                                                                             ;
; 32:1               ; 4 bits    ; 84 LEs        ; 8 LEs                ; 76 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[4]                                                                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.state[0]                                                                                               ;
; 8:1                ; 9 bits    ; 45 LEs        ; 9 LEs                ; 36 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baudcnt[4]                                                                                             ;
; 128:1              ; 4 bits    ; 340 LEs       ; 32 LEs               ; 308 LEs                ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dmi_rsp_o.data[7]                                                                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dmi_rsp_o.data[18]                                                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[17]                                                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.cmderr[0]                                                                                             ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|bus_rsp_o.data[17]                                                                                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|bus_rsp_o.data[18]                                                                                            ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|bus_rsp_o.data[1]                                                                                             ;
; 10:1               ; 14 bits   ; 84 LEs        ; 70 LEs               ; 14 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|bus_rsp_o.data[20]                                                                                            ;
; 8:1                ; 25 bits   ; 125 LEs       ; 75 LEs               ; 50 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[10]                                                                  ;
; 9:1                ; 5 bits    ; 30 LEs        ; 25 LEs               ; 5 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[6]                                                                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[5]                                                                          ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dmi_rsp_o.data[9]                                                                                             ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[4]                                                                          ;
; 14:1               ; 4 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[14]                                                                               ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[6]                                                                                ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[27]                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Mux63                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.env_call                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|opa_addr[3]                                                                                 ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.we_lo[0]                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.we_hi[2]                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_ctrl_state                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|Selector0                                                                                                             ;
; 11:1               ; 31 bits   ; 217 LEs       ; 186 LEs              ; 31 LEs                 ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|Mux6                                                                                        ;
; 7:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|res_o[31]         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl                                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl                                                                                                       ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector71                                                                                  ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector73                                                                                  ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector70                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_0c81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_esg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_hf81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_ff81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_hf81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_ff81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_hf81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_ff81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_hf81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_ff81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_3a01:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_sys:inst_pll_sys|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_sys ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                        ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -1500                     ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; pll_sys_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst         ;
+------------------------------+----------------------------------+-----------------+
; Parameter Name               ; Value                            ; Type            ;
+------------------------------+----------------------------------+-----------------+
; clock_frequency              ; 100000000                        ; Signed Integer  ;
; hart_id                      ; 00000000000000000000000000000000 ; Unsigned Binary ;
; vendor_id                    ; 00000000000000000000000000000000 ; Unsigned Binary ;
; int_bootloader_en            ; true                             ; Enumerated      ;
; on_chip_debugger_en          ; true                             ; Enumerated      ;
; dm_legacy_mode               ; false                            ; Enumerated      ;
; cpu_extension_riscv_a        ; false                            ; Enumerated      ;
; cpu_extension_riscv_b        ; false                            ; Enumerated      ;
; cpu_extension_riscv_c        ; true                             ; Enumerated      ;
; cpu_extension_riscv_e        ; false                            ; Enumerated      ;
; cpu_extension_riscv_m        ; true                             ; Enumerated      ;
; cpu_extension_riscv_u        ; false                            ; Enumerated      ;
; cpu_extension_riscv_zfinx    ; false                            ; Enumerated      ;
; cpu_extension_riscv_zicntr   ; true                             ; Enumerated      ;
; cpu_extension_riscv_zihpm    ; false                            ; Enumerated      ;
; cpu_extension_riscv_zifencei ; true                             ; Enumerated      ;
; cpu_extension_riscv_zmmul    ; false                            ; Enumerated      ;
; cpu_extension_riscv_zxcfu    ; false                            ; Enumerated      ;
; fast_mul_en                  ; false                            ; Enumerated      ;
; fast_shift_en                ; false                            ; Enumerated      ;
; pmp_num_regions              ; 0                                ; Signed Integer  ;
; pmp_min_granularity          ; 4                                ; Signed Integer  ;
; hpm_num_cnts                 ; 0                                ; Signed Integer  ;
; hpm_cnt_width                ; 40                               ; Signed Integer  ;
; amo_rvs_granularity          ; 4                                ; Signed Integer  ;
; mem_int_imem_en              ; true                             ; Enumerated      ;
; mem_int_imem_size            ; 32768                            ; Signed Integer  ;
; mem_int_dmem_en              ; true                             ; Enumerated      ;
; mem_int_dmem_size            ; 16384                            ; Signed Integer  ;
; icache_en                    ; false                            ; Enumerated      ;
; icache_num_blocks            ; 4                                ; Signed Integer  ;
; icache_block_size            ; 64                               ; Signed Integer  ;
; icache_associativity         ; 1                                ; Signed Integer  ;
; dcache_en                    ; false                            ; Enumerated      ;
; dcache_num_blocks            ; 4                                ; Signed Integer  ;
; dcache_block_size            ; 64                               ; Signed Integer  ;
; mem_ext_en                   ; false                            ; Enumerated      ;
; mem_ext_timeout              ; 255                              ; Signed Integer  ;
; mem_ext_pipe_mode            ; false                            ; Enumerated      ;
; mem_ext_big_endian           ; false                            ; Enumerated      ;
; mem_ext_async_rx             ; false                            ; Enumerated      ;
; mem_ext_async_tx             ; false                            ; Enumerated      ;
; xirq_num_ch                  ; 0                                ; Signed Integer  ;
; xirq_trigger_type            ; 11111111111111111111111111111111 ; Unsigned Binary ;
; xirq_trigger_polarity        ; 11111111111111111111111111111111 ; Unsigned Binary ;
; io_gpio_num                  ; 8                                ; Signed Integer  ;
; io_mtime_en                  ; true                             ; Enumerated      ;
; io_uart0_en                  ; true                             ; Enumerated      ;
; io_uart0_rx_fifo             ; 1                                ; Signed Integer  ;
; io_uart0_tx_fifo             ; 1                                ; Signed Integer  ;
; io_uart1_en                  ; false                            ; Enumerated      ;
; io_uart1_rx_fifo             ; 1                                ; Signed Integer  ;
; io_uart1_tx_fifo             ; 1                                ; Signed Integer  ;
; io_spi_en                    ; false                            ; Enumerated      ;
; io_spi_fifo                  ; 1                                ; Signed Integer  ;
; io_sdi_en                    ; false                            ; Enumerated      ;
; io_sdi_fifo                  ; 1                                ; Signed Integer  ;
; io_twi_en                    ; false                            ; Enumerated      ;
; io_pwm_num_ch                ; 0                                ; Signed Integer  ;
; io_wdt_en                    ; false                            ; Enumerated      ;
; io_trng_en                   ; false                            ; Enumerated      ;
; io_trng_fifo                 ; 1                                ; Signed Integer  ;
; io_cfs_en                    ; false                            ; Enumerated      ;
; io_cfs_config                ; 00000000000000000000000000000000 ; Unsigned Binary ;
; io_cfs_in_size               ; 32                               ; Signed Integer  ;
; io_cfs_out_size              ; 32                               ; Signed Integer  ;
; io_neoled_en                 ; false                            ; Enumerated      ;
; io_neoled_tx_fifo            ; 1                                ; Signed Integer  ;
; io_gptmr_en                  ; false                            ; Enumerated      ;
; io_xip_en                    ; false                            ; Enumerated      ;
; io_onewire_en                ; false                            ; Enumerated      ;
; io_dma_en                    ; false                            ; Enumerated      ;
; io_slink_en                  ; false                            ; Enumerated      ;
; io_slink_rx_fifo             ; 1                                ; Signed Integer  ;
; io_slink_tx_fifo             ; 1                                ; Signed Integer  ;
; io_crc_en                    ; false                            ; Enumerated      ;
+------------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst ;
+------------------------------+----------------------------------+----------------------------------------------------+
; Parameter Name               ; Value                            ; Type                                               ;
+------------------------------+----------------------------------+----------------------------------------------------+
; hart_id                      ; 00000000000000000000000000000000 ; Unsigned Binary                                    ;
; vendor_id                    ; 00000000000000000000000000000000 ; Unsigned Binary                                    ;
; cpu_boot_addr                ; 11111111111111111100000000000000 ; Unsigned Binary                                    ;
; cpu_debug_park_addr          ; 11111111111111111111111100001000 ; Unsigned Binary                                    ;
; cpu_debug_exc_addr           ; 11111111111111111111111100000000 ; Unsigned Binary                                    ;
; cpu_extension_riscv_a        ; false                            ; Enumerated                                         ;
; cpu_extension_riscv_b        ; false                            ; Enumerated                                         ;
; cpu_extension_riscv_c        ; true                             ; Enumerated                                         ;
; cpu_extension_riscv_e        ; false                            ; Enumerated                                         ;
; cpu_extension_riscv_m        ; true                             ; Enumerated                                         ;
; cpu_extension_riscv_u        ; false                            ; Enumerated                                         ;
; cpu_extension_riscv_zfinx    ; false                            ; Enumerated                                         ;
; cpu_extension_riscv_zicntr   ; true                             ; Enumerated                                         ;
; cpu_extension_riscv_zihpm    ; false                            ; Enumerated                                         ;
; cpu_extension_riscv_zifencei ; true                             ; Enumerated                                         ;
; cpu_extension_riscv_zmmul    ; false                            ; Enumerated                                         ;
; cpu_extension_riscv_zxcfu    ; false                            ; Enumerated                                         ;
; cpu_extension_riscv_sdext    ; true                             ; Enumerated                                         ;
; cpu_extension_riscv_sdtrig   ; false                            ; Enumerated                                         ;
; fast_mul_en                  ; false                            ; Enumerated                                         ;
; fast_shift_en                ; false                            ; Enumerated                                         ;
; pmp_num_regions              ; 0                                ; Signed Integer                                     ;
; pmp_min_granularity          ; 4                                ; Signed Integer                                     ;
; hpm_num_cnts                 ; 0                                ; Signed Integer                                     ;
; hpm_cnt_width                ; 40                               ; Signed Integer                                     ;
+------------------------------+----------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst ;
+------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value                            ; Type                                                                                            ;
+------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+
; hart_id                      ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                 ;
; vendor_id                    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                 ;
; cpu_boot_addr                ; 11111111111111111100000000000000 ; Unsigned Binary                                                                                 ;
; cpu_debug_park_addr          ; 11111111111111111111111100001000 ; Unsigned Binary                                                                                 ;
; cpu_debug_exc_addr           ; 11111111111111111111111100000000 ; Unsigned Binary                                                                                 ;
; cpu_extension_riscv_a        ; false                            ; Enumerated                                                                                      ;
; cpu_extension_riscv_b        ; false                            ; Enumerated                                                                                      ;
; cpu_extension_riscv_c        ; true                             ; Enumerated                                                                                      ;
; cpu_extension_riscv_e        ; false                            ; Enumerated                                                                                      ;
; cpu_extension_riscv_m        ; true                             ; Enumerated                                                                                      ;
; cpu_extension_riscv_u        ; false                            ; Enumerated                                                                                      ;
; cpu_extension_riscv_zfinx    ; false                            ; Enumerated                                                                                      ;
; cpu_extension_riscv_zicntr   ; true                             ; Enumerated                                                                                      ;
; cpu_extension_riscv_zihpm    ; false                            ; Enumerated                                                                                      ;
; cpu_extension_riscv_zifencei ; true                             ; Enumerated                                                                                      ;
; cpu_extension_riscv_zmmul    ; false                            ; Enumerated                                                                                      ;
; cpu_extension_riscv_zxcfu    ; false                            ; Enumerated                                                                                      ;
; cpu_extension_riscv_sdext    ; true                             ; Enumerated                                                                                      ;
; cpu_extension_riscv_sdtrig   ; false                            ; Enumerated                                                                                      ;
; fast_mul_en                  ; false                            ; Enumerated                                                                                      ;
; fast_shift_en                ; false                            ; Enumerated                                                                                      ;
; pmp_en                       ; false                            ; Enumerated                                                                                      ;
; hpm_num_cnts                 ; 0                                ; Signed Integer                                                                                  ;
; hpm_cnt_width                ; 40                               ; Signed Integer                                                                                  ;
+------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 2     ; Signed Integer                                                                                                                                                                                ;
; fifo_width     ; 18    ; Signed Integer                                                                                                                                                                                ;
; fifo_rsync     ; false ; Enumerated                                                                                                                                                                                    ;
; fifo_safe      ; false ; Enumerated                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 2     ; Signed Integer                                                                                                                                                                                ;
; fifo_width     ; 18    ; Signed Integer                                                                                                                                                                                ;
; fifo_rsync     ; false ; Enumerated                                                                                                                                                                                    ;
; fifo_safe      ; false ; Enumerated                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fpu_enable     ; false ; Enumerated                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; rve            ; false ; Enumerated                                                                                                                               ;
; rs3_en         ; false ; Enumerated                                                                                                                               ;
; rs4_en         ; false ; Enumerated                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_0c81      ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_esg1      ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; cpu_extension_riscv_b     ; false ; Enumerated                                                                                                            ;
; cpu_extension_riscv_m     ; true  ; Enumerated                                                                                                            ;
; cpu_extension_riscv_zmmul ; false ; Enumerated                                                                                                            ;
; cpu_extension_riscv_zfinx ; false ; Enumerated                                                                                                            ;
; cpu_extension_riscv_zxcfu ; false ; Enumerated                                                                                                            ;
; fast_mul_en               ; false ; Enumerated                                                                                                            ;
; fast_shift_en             ; false ; Enumerated                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fast_shift_en  ; false ; Enumerated                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fast_mul_en    ; false ; Enumerated                                                                                                                                                                                                         ;
; division_en    ; true  ; Enumerated                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; amo_lrsc_enable ; false ; Enumerated                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                         ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; port_a_read_only ; false ; Enumerated                                                                                                   ;
; port_b_read_only ; true  ; Enumerated                                                                                                   ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst ;
+----------------+----------------------------------+--------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                               ;
+----------------+----------------------------------+--------------------------------------------------------------------+
; timeout        ; 15                               ; Signed Integer                                                     ;
; imem_enable    ; true                             ; Enumerated                                                         ;
; imem_base      ; 00000000000000000000000000000000 ; Unsigned Binary                                                    ;
; imem_size      ; 32768                            ; Signed Integer                                                     ;
; dmem_enable    ; true                             ; Enumerated                                                         ;
; dmem_base      ; 10000000000000000000000000000000 ; Unsigned Binary                                                    ;
; dmem_size      ; 16384                            ; Signed Integer                                                     ;
; xip_enable     ; false                            ; Enumerated                                                         ;
; xip_base       ; 11100000000000000000000000000000 ; Unsigned Binary                                                    ;
; xip_size       ; 268435456                        ; Signed Integer                                                     ;
; boot_enable    ; true                             ; Enumerated                                                         ;
; boot_base      ; 11111111111111111100000000000000 ; Unsigned Binary                                                    ;
; boot_size      ; 8192                             ; Signed Integer                                                     ;
; io_enable      ; true                             ; Enumerated                                                         ;
; io_base        ; 11111111111111111110000000000000 ; Unsigned Binary                                                    ;
; io_size        ; 8192                             ; Signed Integer                                                     ;
; ext_enable     ; false                            ; Enumerated                                                         ;
+----------------+----------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; imem_size      ; 32768 ; Signed Integer                                                                                                                ;
; imem_as_irom   ; false ; Enumerated                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; dmem_size      ; 16384 ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                              ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------+
; dev_size       ; 256                              ; Signed Integer                                                                    ;
; dev_00_en      ; true                             ; Enumerated                                                                        ;
; dev_00_base    ; 11111111111111111111111100000000 ; Unsigned Binary                                                                   ;
; dev_01_en      ; true                             ; Enumerated                                                                        ;
; dev_01_base    ; 11111111111111111111111000000000 ; Unsigned Binary                                                                   ;
; dev_02_en      ; false                            ; Enumerated                                                                        ;
; dev_02_base    ; 11111111111111111111110100000000 ; Unsigned Binary                                                                   ;
; dev_03_en      ; true                             ; Enumerated                                                                        ;
; dev_03_base    ; 11111111111111111111110000000000 ; Unsigned Binary                                                                   ;
; dev_04_en      ; false                            ; Enumerated                                                                        ;
; dev_04_base    ; 11111111111111111111101100000000 ; Unsigned Binary                                                                   ;
; dev_05_en      ; false                            ; Enumerated                                                                        ;
; dev_05_base    ; 11111111111111111111101000000000 ; Unsigned Binary                                                                   ;
; dev_06_en      ; false                            ; Enumerated                                                                        ;
; dev_06_base    ; 11111111111111111111100100000000 ; Unsigned Binary                                                                   ;
; dev_07_en      ; false                            ; Enumerated                                                                        ;
; dev_07_base    ; 11111111111111111111100000000000 ; Unsigned Binary                                                                   ;
; dev_08_en      ; false                            ; Enumerated                                                                        ;
; dev_08_base    ; 11111111111111111111011100000000 ; Unsigned Binary                                                                   ;
; dev_09_en      ; false                            ; Enumerated                                                                        ;
; dev_09_base    ; 11111111111111111111011000000000 ; Unsigned Binary                                                                   ;
; dev_10_en      ; true                             ; Enumerated                                                                        ;
; dev_10_base    ; 11111111111111111111010100000000 ; Unsigned Binary                                                                   ;
; dev_11_en      ; true                             ; Enumerated                                                                        ;
; dev_11_base    ; 11111111111111111111010000000000 ; Unsigned Binary                                                                   ;
; dev_12_en      ; false                            ; Enumerated                                                                        ;
; dev_12_base    ; 11111111111111111111001100000000 ; Unsigned Binary                                                                   ;
; dev_13_en      ; false                            ; Enumerated                                                                        ;
; dev_13_base    ; 11111111111111111111001000000000 ; Unsigned Binary                                                                   ;
; dev_14_en      ; false                            ; Enumerated                                                                        ;
; dev_14_base    ; 11111111111111111111000100000000 ; Unsigned Binary                                                                   ;
; dev_15_en      ; false                            ; Enumerated                                                                        ;
; dev_15_base    ; 11111111111111111111000000000000 ; Unsigned Binary                                                                   ;
; dev_16_en      ; false                            ; Enumerated                                                                        ;
; dev_16_base    ; 11111111111111111110111100000000 ; Unsigned Binary                                                                   ;
; dev_17_en      ; false                            ; Enumerated                                                                        ;
; dev_17_base    ; 11111111111111111110111000000000 ; Unsigned Binary                                                                   ;
; dev_18_en      ; false                            ; Enumerated                                                                        ;
; dev_18_base    ; 11111111111111111110110100000000 ; Unsigned Binary                                                                   ;
; dev_19_en      ; false                            ; Enumerated                                                                        ;
; dev_19_base    ; 11111111111111111110110000000000 ; Unsigned Binary                                                                   ;
; dev_20_en      ; false                            ; Enumerated                                                                        ;
; dev_20_base    ; 11111111111111111110101100000000 ; Unsigned Binary                                                                   ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; gpio_num       ; 8     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                      ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------+
; sim_log_file   ; neorv32.uart0.sim_mode.text.out ; String                                                                                    ;
; uart_rx_fifo   ; 1                               ; Signed Integer                                                                            ;
; uart_tx_fifo   ; 1                               ; Signed Integer                                                                            ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 1     ; Signed Integer                                                                                                                                       ;
; fifo_width     ; 8     ; Signed Integer                                                                                                                                       ;
; fifo_rsync     ; true  ; Enumerated                                                                                                                                           ;
; fifo_safe      ; true  ; Enumerated                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 1     ; Signed Integer                                                                                                                                       ;
; fifo_width     ; 8     ; Signed Integer                                                                                                                                       ;
; fifo_rsync     ; true  ; Enumerated                                                                                                                                           ;
; fifo_safe      ; true  ; Enumerated                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst ;
+----------------------+-----------+----------------------------------------------------------------------------------------+
; Parameter Name       ; Value     ; Type                                                                                   ;
+----------------------+-----------+----------------------------------------------------------------------------------------+
; clock_frequency      ; 100000000 ; Signed Integer                                                                         ;
; int_bootloader_en    ; true      ; Enumerated                                                                             ;
; mem_int_imem_en      ; true      ; Enumerated                                                                             ;
; mem_int_imem_size    ; 32768     ; Signed Integer                                                                         ;
; mem_int_dmem_en      ; true      ; Enumerated                                                                             ;
; mem_int_dmem_size    ; 16384     ; Signed Integer                                                                         ;
; amo_rvs_granularity  ; 4         ; Signed Integer                                                                         ;
; icache_en            ; false     ; Enumerated                                                                             ;
; icache_num_blocks    ; 4         ; Signed Integer                                                                         ;
; icache_block_size    ; 64        ; Signed Integer                                                                         ;
; icache_associativity ; 1         ; Signed Integer                                                                         ;
; dcache_en            ; false     ; Enumerated                                                                             ;
; dcache_num_blocks    ; 4         ; Signed Integer                                                                         ;
; dcache_block_size    ; 64        ; Signed Integer                                                                         ;
; mem_ext_en           ; false     ; Enumerated                                                                             ;
; mem_ext_big_endian   ; false     ; Enumerated                                                                             ;
; on_chip_debugger_en  ; true      ; Enumerated                                                                             ;
; io_gpio_en           ; true      ; Enumerated                                                                             ;
; io_mtime_en          ; true      ; Enumerated                                                                             ;
; io_uart0_en          ; true      ; Enumerated                                                                             ;
; io_uart1_en          ; false     ; Enumerated                                                                             ;
; io_spi_en            ; false     ; Enumerated                                                                             ;
; io_sdi_en            ; false     ; Enumerated                                                                             ;
; io_twi_en            ; false     ; Enumerated                                                                             ;
; io_pwm_en            ; false     ; Enumerated                                                                             ;
; io_wdt_en            ; false     ; Enumerated                                                                             ;
; io_trng_en           ; false     ; Enumerated                                                                             ;
; io_cfs_en            ; false     ; Enumerated                                                                             ;
; io_neoled_en         ; false     ; Enumerated                                                                             ;
; io_xirq_en           ; false     ; Enumerated                                                                             ;
; io_gptmr_en          ; false     ; Enumerated                                                                             ;
; io_xip_en            ; false     ; Enumerated                                                                             ;
; io_onewire_en        ; false     ; Enumerated                                                                             ;
; io_dma_en            ; false     ; Enumerated                                                                             ;
; io_slink_en          ; false     ; Enumerated                                                                             ;
; io_crc_en            ; false     ; Enumerated                                                                             ;
+----------------------+-----------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                          ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; idcode_version ; 0000             ; Unsigned Binary                                                                                               ;
; idcode_partid  ; 0000000000000000 ; Unsigned Binary                                                                                               ;
; idcode_manid   ; 00000000000      ; Unsigned Binary                                                                                               ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                        ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------+
; cpu_base_addr  ; 11111111111111111111111100000000 ; Unsigned Binary                                                                             ;
; legacy_mode    ; false                            ; Enumerated                                                                                  ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_hf81      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ff81      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_hf81      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ff81      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_hf81      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ff81      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_hf81      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ff81      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0 ;
+------------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                                                                         ;
+------------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                                                                                      ;
; WIDTH_A                            ; 32                               ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 10                               ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 1024                             ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                                ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                                ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                                ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                                                      ;
; INIT_FILE                          ; de0n-neorv32-blinky.top0.rtl.mif ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_3a01                  ; Untyped                                                                                                      ;
+------------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; pll_sys:inst_pll_sys|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                                                 ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                           ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst"   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dev_02_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_02_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_04_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_04_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_05_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_05_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_06_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_06_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_07_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_07_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_08_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_08_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_09_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_09_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_12_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_12_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_13_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_13_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_14_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_14_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_15_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_15_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_16_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_16_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_17_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_17_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_18_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_18_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_19_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_19_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_20_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_20_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst"               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; xip_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xip_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; ext_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ext_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst" ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                               ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; pmp_r_fault_i ; Input ; Info     ; Stuck at GND                                                                                          ;
; pmp_w_fault_i ; Input ; Info     ; Stuck at GND                                                                                          ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                             ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; half_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; wdata_i[16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; rdata_o[16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                             ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; half_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; wdata_i[16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; rdata_o[16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                      ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; i_pmp_fault_i ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; fetch_pc_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst"                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; sleep_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; firq_i[15..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; firq_i[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst"                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; wb_tag_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_adr_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_dat_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_we_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_sel_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_stb_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_cyc_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_ack_i       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_err_i       ; Input  ; Info     ; Stuck at GND                                                                        ;
; slink_rx_val_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; slink_rx_rdy_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_dat_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_val_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_rdy_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; fence_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fencei_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xip_csn_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xip_clk_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xip_dat_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; xip_dat_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_o[63..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart0_rts_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart0_cts_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; uart1_txd_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart1_rts_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart1_cts_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; spi_clk_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_dat_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_csn_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdi_dat_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdi_csn_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; twi_sda_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; twi_sda_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; twi_scl_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; twi_scl_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; onewire_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; onewire_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pwm_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cfs_out_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; neoled_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xirq_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; mtime_irq_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; msw_irq_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; mext_irq_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_sys:inst_pll_sys"                                                                                                                          ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 18                          ;
; cycloneiii_ff         ; 1889                        ;
;     CLR               ; 228                         ;
;     CLR SCLR          ; 50                          ;
;     CLR SLD           ; 133                         ;
;     ENA               ; 228                         ;
;     ENA CLR           ; 821                         ;
;     ENA CLR SCLR      ; 1                           ;
;     ENA CLR SLD       ; 152                         ;
;     ENA SCLR          ; 2                           ;
;     ENA SLD           ; 41                          ;
;     SCLR              ; 3                           ;
;     SLD               ; 4                           ;
;     plain             ; 226                         ;
; cycloneiii_lcell_comb ; 3678                        ;
;     arith             ; 582                         ;
;         2 data inputs ; 314                         ;
;         3 data inputs ; 268                         ;
;     normal            ; 3096                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 50                          ;
;         2 data inputs ; 274                         ;
;         3 data inputs ; 938                         ;
;         4 data inputs ; 1829                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 160                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 4.44                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Sep  2 13:33:54 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de0n-neorv32-blinky -c de0n-neorv32-blinky
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file src/pll/pll_sys.vhd
    Info (12022): Found design unit 1: pll_sys-SYN File: /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/src/pll/pll_sys.vhd Line: 55
    Info (12023): Found entity 1: pll_sys File: /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/src/pll/pll_sys.vhd Line: 43
Info (12021): Found 4 design units, including 0 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_package.vhd
    Info (12022): Found design unit 1: neorv32_package (neorv32) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_package.vhd Line: 39
    Info (12022): Found design unit 2: neorv32_package-body File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_package.vhd Line: 926
    Info (12022): Found design unit 3: neorv32_bootloader_image (neorv32) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_package.vhd Line: 1200
    Info (12022): Found design unit 4: neorv32_application_image (neorv32) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_package.vhd Line: 1217
Info (12021): Found 1 design units, including 0 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_application_image.vhd
    Info (12022): Found design unit 1: neorv32_application_image-body File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_application_image.vhd Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_bootloader_image.vhd
    Info (12022): Found design unit 1: neorv32_bootloader_image-body File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_bootloader_image.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dmem.entity.vhd
    Info (12023): Found entity 1: neorv32_dmem File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dmem.entity.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_imem.entity.vhd
    Info (12023): Found entity 1: neorv32_imem File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_imem.entity.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/mem/neorv32_dmem.default.vhd
    Info (12022): Found design unit 1: neorv32_dmem-neorv32_dmem_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/mem/neorv32_dmem.default.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/mem/neorv32_imem.default.vhd
    Info (12022): Found design unit 1: neorv32_imem-neorv32_imem_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/mem/neorv32_imem.default.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd
    Info (12022): Found design unit 1: neorv32_top-neorv32_top_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 253
    Info (12023): Found entity 1: neorv32_top File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_boot_rom.vhd
    Info (12022): Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_boot_rom.vhd Line: 51
    Info (12023): Found entity 1: neorv32_boot_rom File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_boot_rom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cfs.vhd
    Info (12022): Found design unit 1: neorv32_cfs-neorv32_cfs_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cfs.vhd Line: 68
    Info (12023): Found entity 1: neorv32_cfs File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cfs.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd
    Info (12022): Found design unit 1: neorv32_cpu-neorv32_cpu_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd Line: 98
    Info (12023): Found entity 1: neorv32_cpu File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_alu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 82
    Info (12023): Found entity 1: neorv32_cpu_alu File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_control.vhd
    Info (12022): Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 127
    Info (12023): Found entity 1: neorv32_cpu_control File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd Line: 72
    Info (12023): Found entity 1: neorv32_cpu_cp_bitmanip File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd Line: 69
    Info (12023): Found entity 1: neorv32_cpu_cp_cfu File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd Line: 46
Info (12021): Found 6 design units, including 3 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 81
    Info (12022): Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1272
    Info (12022): Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1671
    Info (12023): Found entity 1: neorv32_cpu_cp_fpu File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 58
    Info (12023): Found entity 2: neorv32_cpu_cp_fpu_normalizer File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1249
    Info (12023): Found entity 3: neorv32_cpu_cp_fpu_f2i File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1650
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd Line: 66
    Info (12023): Found entity 1: neorv32_cpu_cp_muldiv File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd Line: 64
    Info (12023): Found entity 1: neorv32_cpu_cp_shifter File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_decompressor.vhd
    Info (12022): Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_decompressor.vhd Line: 55
    Info (12023): Found entity 1: neorv32_cpu_decompressor File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_decompressor.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_lsu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_lsu-neorv32_cpu_lsu_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_lsu.vhd Line: 69
    Info (12023): Found entity 1: neorv32_cpu_lsu File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_lsu.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_pmp.vhd
    Info (12022): Found design unit 1: neorv32_cpu_pmp-neorv32_cpu_pmp_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_pmp.vhd Line: 67
    Info (12023): Found entity 1: neorv32_cpu_pmp File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_pmp.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_regfile.vhd
    Info (12022): Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_regfile.vhd Line: 77
    Info (12023): Found entity 1: neorv32_cpu_regfile File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_regfile.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_crc.vhd
    Info (12022): Found design unit 1: neorv32_crc-neorv32_crc_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_crc.vhd Line: 55
    Info (12023): Found entity 1: neorv32_crc File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_crc.vhd Line: 46
Info (12021): Found 4 design units, including 2 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dcache.vhd
    Info (12022): Found design unit 1: neorv32_dcache-neorv32_dcache_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dcache.vhd Line: 62
    Info (12022): Found design unit 2: neorv32_dcache_memory-neorv32_dcache_memory_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dcache.vhd Line: 403
    Info (12023): Found entity 1: neorv32_dcache File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dcache.vhd Line: 45
    Info (12023): Found entity 2: neorv32_dcache_memory File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dcache.vhd Line: 379
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_debug_dm.vhd
    Info (12022): Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_debug_dm.vhd Line: 74
    Info (12023): Found entity 1: neorv32_debug_dm File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_debug_dm.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_debug_dtm.vhd
    Info (12022): Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_debug_dtm.vhd Line: 66
    Info (12023): Found entity 1: neorv32_debug_dtm File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_debug_dtm.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dma.vhd
    Info (12022): Found design unit 1: neorv32_dma-neorv32_dma_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dma.vhd Line: 58
    Info (12023): Found entity 1: neorv32_dma File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_dma.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_fifo.vhd
    Info (12022): Found design unit 1: neorv32_fifo-neorv32_fifo_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_fifo.vhd Line: 66
    Info (12023): Found entity 1: neorv32_fifo File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_fifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_gpio.vhd
    Info (12022): Found design unit 1: neorv32_gpio-neorv32_gpio_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_gpio.vhd Line: 56
    Info (12023): Found entity 1: neorv32_gpio File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_gpio.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_gptmr.vhd
    Info (12022): Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_gptmr.vhd Line: 59
    Info (12023): Found entity 1: neorv32_gptmr File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_gptmr.vhd Line: 47
Info (12021): Found 4 design units, including 2 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_icache.vhd
    Info (12022): Found design unit 1: neorv32_icache-neorv32_icache_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_icache.vhd Line: 63
    Info (12022): Found design unit 2: neorv32_icache_memory-neorv32_icache_memory_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_icache.vhd Line: 376
    Info (12023): Found entity 1: neorv32_icache File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_icache.vhd Line: 45
    Info (12023): Found entity 2: neorv32_icache_memory File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_icache.vhd Line: 351
Info (12021): Found 8 design units, including 4 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd
    Info (12022): Found design unit 1: neorv32_bus_switch-neorv32_bus_switch_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd Line: 62
    Info (12022): Found design unit 2: neorv32_bus_gateway-neorv32_bus_gateway_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd Line: 308
    Info (12022): Found design unit 3: neorv32_bus_io_switch-neorv32_bus_io_switch_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd Line: 574
    Info (12022): Found design unit 4: neorv32_bus_reservation_set-neorv32_bus_reservation_set_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd Line: 770
    Info (12023): Found entity 1: neorv32_bus_switch File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd Line: 45
    Info (12023): Found entity 2: neorv32_bus_gateway File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd Line: 259
    Info (12023): Found entity 3: neorv32_bus_io_switch File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd Line: 519
    Info (12023): Found entity 4: neorv32_bus_reservation_set File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_intercon.vhd Line: 749
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_mtime.vhd
    Info (12022): Found design unit 1: neorv32_mtime-neorv32_mtime_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_mtime.vhd Line: 55
    Info (12023): Found entity 1: neorv32_mtime File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_mtime.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_neoled.vhd
    Info (12022): Found design unit 1: neorv32_neoled-neorv32_neoled_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_neoled.vhd Line: 72
    Info (12023): Found entity 1: neorv32_neoled File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_neoled.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_onewire.vhd
    Info (12022): Found design unit 1: neorv32_onewire-neorv32_onewire_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_onewire.vhd Line: 65
    Info (12023): Found entity 1: neorv32_onewire File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_onewire.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_pwm.vhd
    Info (12022): Found design unit 1: neorv32_pwm-neorv32_pwm_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_pwm.vhd Line: 60
    Info (12023): Found entity 1: neorv32_pwm File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_pwm.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_sdi.vhd
    Info (12022): Found design unit 1: neorv32_sdi-neorv32_sdi_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_sdi.vhd Line: 62
    Info (12023): Found entity 1: neorv32_sdi File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_sdi.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_slink.vhd
    Info (12022): Found design unit 1: neorv32_slink-neorv32_slink_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_slink.vhd Line: 68
    Info (12023): Found entity 1: neorv32_slink File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_slink.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_spi.vhd
    Info (12022): Found design unit 1: neorv32_spi-neorv32_spi_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_spi.vhd Line: 61
    Info (12023): Found entity 1: neorv32_spi File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_spi.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_sysinfo.vhd
    Info (12022): Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_sysinfo.vhd Line: 100
    Info (12023): Found entity 1: neorv32_sysinfo File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_sysinfo.vhd Line: 45
Info (12021): Found 6 design units, including 3 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_trng.vhd
    Info (12022): Found design unit 1: neorv32_trng-neorv32_trng_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_trng.vhd Line: 59
    Info (12022): Found design unit 2: neoTRNG-neoTRNG_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_trng.vhd Line: 323
    Info (12022): Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_trng.vhd Line: 650
    Info (12023): Found entity 1: neorv32_trng File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_trng.vhd Line: 46
    Info (12023): Found entity 2: neoTRNG File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_trng.vhd Line: 305
    Info (12023): Found entity 3: neoTRNG_cell File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_trng.vhd Line: 634
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_twi.vhd
    Info (12022): Found design unit 1: neorv32_twi-neorv32_twi_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_twi.vhd Line: 63
    Info (12023): Found entity 1: neorv32_twi File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_twi.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_uart.vhd
    Info (12022): Found design unit 1: neorv32_uart-neorv32_uart_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_uart.vhd Line: 82
    Info (12023): Found entity 1: neorv32_uart File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_uart.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_wdt.vhd
    Info (12022): Found design unit 1: neorv32_wdt-neorv32_wdt_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_wdt.vhd Line: 66
    Info (12023): Found entity 1: neorv32_wdt File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_wdt.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_wishbone.vhd
    Info (12022): Found design unit 1: neorv32_wishbone-neorv32_wishbone_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_wishbone.vhd Line: 77
    Info (12023): Found entity 1: neorv32_wishbone File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_wishbone.vhd Line: 49
Info (12021): Found 4 design units, including 2 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xip.vhd
    Info (12022): Found design unit 1: neorv32_xip-neorv32_xip_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xip.vhd Line: 65
    Info (12022): Found design unit 2: neorv32_xip_phy-neorv32_xip_phy_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xip.vhd Line: 461
    Info (12023): Found entity 1: neorv32_xip File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xip.vhd Line: 48
    Info (12023): Found entity 2: neorv32_xip_phy File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xip.vhd Line: 436
Info (12021): Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xirq.vhd
    Info (12022): Found design unit 1: neorv32_xirq-neorv32_xirq_rtl File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xirq.vhd Line: 65
    Info (12023): Found entity 1: neorv32_xirq File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_xirq.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file src/top.vhd
    Info (12022): Found design unit 1: top-syn File: /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/src/top.vhd Line: 90
    Info (12023): Found entity 1: top File: /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/src/top.vhd Line: 51
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "pll_sys" for hierarchy "pll_sys:inst_pll_sys" File: /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/src/top.vhd Line: 352
Info (12128): Elaborating entity "altpll" for hierarchy "pll_sys:inst_pll_sys|altpll:altpll_component" File: /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/src/pll/pll_sys.vhd Line: 149
Info (12130): Elaborated megafunction instantiation "pll_sys:inst_pll_sys|altpll:altpll_component" File: /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/src/pll/pll_sys.vhd Line: 149
Info (12133): Instantiated megafunction "pll_sys:inst_pll_sys|altpll:altpll_component" with the following parameter: File: /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/src/pll/pll_sys.vhd Line: 149
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-1500"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_sys"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_sys_altpll.v
    Info (12023): Found entity 1: pll_sys_altpll File: /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/db/pll_sys_altpll.v Line: 31
Info (12128): Elaborating entity "pll_sys_altpll" for hierarchy "pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated" File: /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "neorv32_top" for hierarchy "neorv32_top:neorv32_top_inst" File: /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/src/top.vhd Line: 394
Info (10544): VHDL Assertion Statement at neorv32_top.vhd(343): assertion is false - report "NEORV32 Processor Configuration: IMEM DMEM BOOTROM GPIO MTIME UART0 SYSINFO OCD " (NOTE) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 343
Info (12128): Elaborating entity "neorv32_cpu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 480
Info (10544): VHDL Assertion Statement at neorv32_cpu.vhd(144): assertion is false - report "The NEORV32 RISC-V Processor, Version 0x01080906 - github.com/stnolting/neorv32" (NOTE) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd Line: 144
Info (10544): VHDL Assertion Statement at neorv32_cpu.vhd(148): assertion is false - report "NEORV32 CPU Configuration: RV32IMC_Zicsr_Zicntr_Zifencei_Sdext" (NOTE) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd Line: 148
Info (12128): Elaborating entity "neorv32_cpu_control" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd Line: 187
Info (12128): Elaborating entity "neorv32_fifo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 452
Info (12128): Elaborating entity "neorv32_cpu_decompressor" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 485
Info (12128): Elaborating entity "neorv32_cpu_regfile" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd Line: 276
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "altsyncram" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1"
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0c81.tdf
    Info (12023): Found entity 1: altsyncram_0c81 File: /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/db/altsyncram_0c81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0c81" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_0c81:auto_generated" File: /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2"
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf
    Info (12023): Found entity 1: altsyncram_esg1 File: /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/db/altsyncram_esg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_esg1" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_esg1:auto_generated" File: /home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "neorv32_cpu_alu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd Line: 301
Info (12128): Elaborating entity "neorv32_cpu_cp_shifter" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 177
Info (12128): Elaborating entity "neorv32_cpu_cp_muldiv" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 200
Info (12128): Elaborating entity "neorv32_cpu_lsu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_cpu.vhd Line: 341
Info (12128): Elaborating entity "neorv32_bus_switch" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 618
Info (12128): Elaborating entity "neorv32_bus_gateway" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 719
Info (12128): Elaborating entity "neorv32_imem" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 778
Info (10544): VHDL Assertion Statement at neorv32_imem.default.vhd(92): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as blank RAM (32768 bytes)." (NOTE) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/mem/neorv32_imem.default.vhd Line: 92
Info (12128): Elaborating entity "neorv32_dmem" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 800
Info (10544): VHDL Assertion Statement at neorv32_dmem.default.vhd(71): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Implementing DEFAULT processor-internal DMEM (RAM, 16384 bytes)." (NOTE) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/mem/neorv32_dmem.default.vhd Line: 71
Info (12128): Elaborating entity "neorv32_boot_rom" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 821
Info (10544): VHDL Assertion Statement at neorv32_boot_rom.vhd(68): assertion is false - report "NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes)." (NOTE) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_boot_rom.vhd Line: 68
Info (12128): Elaborating entity "neorv32_bus_io_switch" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 922
Info (12128): Elaborating entity "neorv32_gpio" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 1042
Info (12128): Elaborating entity "neorv32_mtime" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 1096
Info (12128): Elaborating entity "neorv32_uart" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 1117
Info (12128): Elaborating entity "neorv32_fifo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_uart.vhd Line: 276
Info (12128): Elaborating entity "neorv32_sysinfo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 1468
Info (12128): Elaborating entity "neorv32_debug_dtm" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 1533
Info (12128): Elaborating entity "neorv32_debug_dm" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst" File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_top.vhd Line: 1556
Info (10544): VHDL Assertion Statement at neorv32_debug_dm.vhd(228): assertion is false - report "NEORV32 [OCD] on-chip debugger: DM compatible to debug spec. version 1.0" (NOTE) File: /home/victor/insper/capstone/neorv32-examples/neorv32/rtl/core/neorv32_debug_dm.vhd Line: 228
Info (19000): Inferred 9 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276031): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to de0n-neorv32-blinky.top0.rtl.mif
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hf81.tdf
    Info (12023): Found entity 1: altsyncram_hf81 File: /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/db/altsyncram_hf81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ff81.tdf
    Info (12023): Found entity 1: altsyncram_ff81 File: /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/db/altsyncram_ff81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "de0n-neorv32-blinky.top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3a01.tdf
    Info (12023): Found entity 1: altsyncram_3a01 File: /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/db/altsyncram_3a01.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/src/top.vhd Line: 337
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/output_files/de0n-neorv32-blinky.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/db/pll_sys_altpll.v Line: 51
Info (21057): Implemented 4518 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 4339 logic cells
    Info (21064): Implemented 160 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 493 megabytes
    Info: Processing ended: Mon Sep  2 13:34:08 2024
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/victor/insper/capstone/neorv32-examples/de0-nano/de0n-neorv32-blinky/hw/output_files/de0n-neorv32-blinky.map.smsg.


