# Function: <code>rdlbr_info</code>

## Status
<b>Regular</b>
<ul>
<li>
In <code>4.4</code>: Absent ⚠️
</li>
<li>
In <code>4.8</code>: Absent ⚠️
</li>
<li>
In <code>4.10</code>: Absent ⚠️
</li>
<li>
In <code>4.13</code>: Absent ⚠️
</li>
<li>
In <code>4.15</code>: Absent ⚠️
</li>
<li>
In <code>4.18</code>: Absent ⚠️
</li>
<li>
In <code>5.0</code>: Absent ⚠️
</li>
<li>
In <code>5.3</code>: Absent ⚠️
</li>
<li>
In <code>5.4</code>: Absent ⚠️
</li>
<li>
In <code>5.8</code>: Absent ⚠️
</li>
<li>
<details>
<summary>In <code>5.11</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81013d03)
Location: arch/x86/events/intel/lbr.c:402
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_store_lbr
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_read_64
  - arch/x86/events/intel/lbr.c:intel_pmu_arch_lbr_save
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_save
```
</details>
</li>
<li>
<details>
<summary>In <code>5.13</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81014ec4)
Location: arch/x86/events/intel/lbr.c:402
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_store_lbr
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_read_64
  - arch/x86/events/intel/lbr.c:intel_pmu_arch_lbr_save
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_save
```
</details>
</li>
<li>
<details>
<summary>In <code>5.15</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff810164dd)
Location: arch/x86/events/intel/lbr.c:402
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_store_lbr
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_read_64
  - arch/x86/events/intel/lbr.c:intel_pmu_arch_lbr_save
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_save
```
</details>
</li>
<li>
<details>
<summary>In <code>5.19</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101870e)
Location: arch/x86/events/intel/lbr.c:381
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_store_lbr
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_read_64
  - arch/x86/events/intel/lbr.c:intel_pmu_arch_lbr_save
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_save
```
</details>
</li>
<li>
<details>
<summary>In <code>6.2</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101c545)
Location: arch/x86/events/intel/lbr.c:321
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_store_lbr
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_read_64
  - arch/x86/events/intel/lbr.c:intel_pmu_arch_lbr_save
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_save
```
</details>
</li>
<li>
<details>
<summary>In <code>6.5</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101c205)
Location: arch/x86/events/intel/lbr.c:321
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_store_lbr
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_read_64
  - arch/x86/events/intel/lbr.c:intel_pmu_arch_lbr_save
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_save
```
</details>
</li>
<li>
<details>
<summary>In <code>6.8</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81022185)
Location: arch/x86/events/intel/lbr.c:321
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_store_lbr
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_read_64
  - arch/x86/events/intel/lbr.c:intel_pmu_arch_lbr_save
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_save
```
</details>
</li>
</ul>
<b>Arch</b>
<ul>
<li>
In <code>arm64</code>: Absent ⚠️
</li>
<li>
In <code>armhf</code>: Absent ⚠️
</li>
<li>
In <code>ppc64el</code>: Absent ⚠️
</li>
<li>
In <code>riscv64</code>: Absent ⚠️
</li>
</ul>
<b>Flavor</b>
<ul>
<li>
In <code>aws</code>: Absent ⚠️
</li>
<li>
In <code>azure</code>: Absent ⚠️
</li>
<li>
In <code>gcp</code>: Absent ⚠️
</li>
<li>
In <code>lowlatency</code>: Absent ⚠️
</li>
</ul>

## Differences
