# Side Channel Fault Injection Physical Attacks

**Last Updated**: 2025-11-29  
**Status**: Draft  
**Owner**: Security Team

## Problem Statement

1. **[CRITICAL]** Q: Hardware wallet manufacturers face critical physical attack vulnerability from side-channel attacks (power analysis, electromagnetic emissions) and fault injection (voltage glitching, laser injection) that enable attackers with physical device access to extract private keys within minutes, as demonstrated by 2019 Trezor One attack and 2025 TEE.Fail vulnerability, threatening billions in user assets despite offline storage security model. Formulate a structured problem statement using the following [Input] fields.
   
   A:
   - **Brief description of the problem to be analyzed**: 
     Side-channel and fault injection attacks bypass cryptographic protections through physical means: power analysis monitors device electricity consumption patterns to deduce operations, electromagnetic (EM) emissions leak information, voltage/clock glitching induce computation errors revealing secrets. 2019 Ledger Donjon demonstrated Trezor One PIN extraction in minutes and seed extraction in 5 minutes using low-cost equipment [Web: Ledger Blog, 2019]. 2025 TEE.Fail attack extracts secrets from Intel/AMD secure enclaves [Web: The Hacker News, 2025]. Need to achieve >99.9% resistance to physical attacks and reduce successful private key extraction from physical device access to <0.01% by Q2 2026 through secure element hardening, tamper detection, and side-channel countermeasures.
   
   - **Background and current situation**: 
     Hardware wallets store private keys in secure elements or general-purpose microcontrollers, protected by cryptographic algorithms [Web: Medium RocketMeUp, 2025]. Side-channel attacks exploit physical information leakage: timing analysis (execution duration), power analysis (SPA: Simple Power Analysis, DPA: Differential Power Analysis monitoring current consumption), electromagnetic analysis (EM emissions from circuits), acoustic cryptanalysis (sound patterns) [Web: Medium RocketMeUp, 2025; Web: Wikipedia, 2025]. Fault injection attacks deliberately introduce errors: voltage glitching (under/over-voltage causing computation errors), clock glitching (manipulating clock signal), electromagnetic fault injection (EMFI using EM pulses), laser fault injection (precise laser beam targeting chip regions) [Web: Medium RocketMeUp, 2025; Web: arXiv, 2025]. 2019 Trezor One vulnerability: Ledger Donjon extracted PIN code in minutes, seed phrase in ~5 minutes using side-channel analysis with low-cost setup (<$100 equipment) [Web: Ledger Blog Trezor, 2019; Web: Ledger Blog Seed Extraction, 2019; Web: Medium Sanpedro, 2025]. 2025 TEE.Fail attack: targets Intel/AMD DDR5 secure enclaves using interposition device to inspect memory traffic, extracting cryptographic keys even from fully updated machines [Web: The Hacker News, 2025]. Current defenses: secure elements (CC EAL5+/EAL6+ certified chips with built-in countermeasures like randomized execution timing, power consumption masking, electromagnetic shielding), tamper-evident enclosures, firmware integrity checks [Web: Trezor Learn, 2025]. Vulnerability landscape: devices without secure elements (Trezor One using general MCU) highly vulnerable; secure element devices (Ledger Nano S/X using ST33) offer stronger protection but not immune (theoretical attacks possible); emerging threat from advanced persistent attackers (nation-states, sophisticated criminals) with access to laboratory-grade equipment costing $10K-$100K [Web: Fraunhofer AISEC, 2022; Web: IACR ePrint, 2022]. Industry awareness growing but 10M+ deployed devices include vulnerable models; no standardized physical attack testing beyond CC certification; user education insufficient (many unaware of physical access risks).
   
   - **Goals and success criteria**: 
     Physical attack resistance: current variable (secure element devices ~99%, general MCU <80%) → >99.9% resist extraction attempts (target) / >99.99% (ideal) by Q2 2026; Private key extraction success rate from physical access: est. 20% vulnerable devices → <1% (min) / <0.1% (target) / <0.01% (ideal); Secure element adoption: est. 60% devices → >85% (min) / >95% (target) / 100% (ideal); Side-channel attack time to extract seed: Trezor One ~5 min → >48 hours (min) / infeasible within 1 week (target); Tamper detection coverage: est. 40% devices → >80% (min) / >95% (target); Physical security certification: est. 30% CC EAL5+ → >70% (min) / >90% (target); User awareness: <10% understand physical attack risks → >60% (min) / >80% (target).
   
   - **Key constraints and resources**: 
     Timeline: Q1 2025-Q2 2026 (18 months); Budget: $1M-$3M per manufacturer for secure element integration (chip procurement, firmware adaptation, supply chain), physical security R&D (tamper detection mechanisms, shielding materials, enclosure design), security testing (side-channel analysis lab equipment $100K-$500K, penetration testing services $50K-$200K, CC EAL5+ certification $200K-$500K); Team: 3-5 hardware engineers + 2-3 cryptography engineers + 2 security researchers + 1 certification specialist + 1 PM; Tech: secure element chips (ST33, NXP P60/P71, Microchip ATECC608, requires EAL5+ certification with side-channel resistance), side-channel countermeasures (power consumption masking, randomized execution timing, differential power analysis resistant algorithms), fault injection protection (voltage monitoring, clock integrity checks, EM shielding, glitch detection), tamper-evident enclosures (ultrasonic welding, epoxy potting, tamper sensors), firmware (secure boot, runtime integrity checks); Security: balance cost/performance vs. protection level (high-end secure elements add $5-$15 per device), maintain usability (tamper detection false positives frustrate users), backward compatibility (cannot patch existing vulnerable devices, require replacement); Supply: secure element chip availability constraints (lead times 6-12 months, limited suppliers ST, NXP).
   
   - **Stakeholders and roles**: 
     Hardware Wallet Users (10M+ globally, billions in assets at risk from physical theft enabling extraction, need assurance device remains secure even if stolen), Hardware Manufacturers (Ledger, Trezor, Tangem, KeepKey, need physical attack mitigation, CC EAL5+ certification for credibility, balance security vs. cost in $582.98M market), Secure Element Vendors (STMicroelectronics, NXP, Microchip, need production capacity for certified chips, maintain EAL5+/EAL6+ certification), Security Researchers (Ledger Donjon, academic institutions, responsible disclosure of vulnerabilities, penetration testing services), Certification Bodies (Common Criteria labs, FIPS labs, evaluate and certify physical security, test side-channel resistance), Thieves and Attackers (physical access through theft, $5M wrench attack, state-sponsored industrial espionage, need mitigation), Insurance Providers (crypto custody insurance, need physical security guarantees, reduced theft claims), Regulators (EU MiCA, US FinCEN, require security standards, consumer protection mandates).
   
   - **Time scale and impact scope**: 
     Timeline: Q1 2025-Q2 2026 (18 months for secure element transition); Long-term: 2027-2030 for ecosystem-wide adoption and legacy device replacement; Affected systems: hardware wallet secure elements, microcontrollers, firmware, tamper detection mechanisms, enclosure design, supply chain (chip procurement), certification process; User base: 10M+ hardware wallet users, billions in cryptocurrency at risk from physical theft; Financial impact: potential losses from successful physical attacks on stolen devices (difficult to quantify, but individual attacks range $100K-$10M+ per high-value target), manufacturer liability exposure, insurance claims; Technical debt: existing 4M-6M vulnerable devices without secure elements (estimated 40-60% of 10M+ total, including Trezor One, early models) cannot be patched, require user replacement program costing $200M-$300M (4M devices × $50-$75 replacement subsidy); Market impact: physical attack vulnerability undermines hardware wallet value proposition vs. software wallets, manufacturer reputation damage from publicized attacks (Trezor 2019 incident), CC EAL5+ certification becoming table stakes for premium market segment.
   
   - **Historical attempts and existing solutions (if any)**: 
     2019: Ledger Donjon discovered Trezor One side-channel vulnerabilities enabling PIN extraction in minutes, seed extraction in ~5 minutes using power analysis with $100 equipment [Web: Ledger Blog Trezor, 2019; Web: Ledger Blog Seed Extraction, 2019]. Trezor response: acknowledged vulnerability unfixable due to general-purpose MCU architecture, recommended physical security (passphrases, multisig, physical device protection) as mitigation. Secure element adoption: Ledger (ST33 chip since Nano S 2016), Tangem (Samsung S3D350A), Bitbox02 (Microchip ATECC608) use CC-certified chips with built-in side-channel countermeasures. Trezor Model T (2018+) improved physical security but still uses general MCU without secure element, relying on open-source firmware transparency. 2025: TEE.Fail attack demonstrated even Intel/AMD secure enclaves vulnerable to advanced side-channel attacks using DDR5 memory inspection [Web: The Hacker News, 2025]. Countermeasures implemented: power consumption masking (adding noise to power traces), clock randomization (varying execution timing), EM shielding (Faraday cage around sensitive components), tamper-evident enclosures (ultrasonic welding, epoxy potting), firmware integrity checks (secure boot, runtime verification). Research ongoing: post-quantum cryptography resistant to both quantum and physical attacks, secure multi-party computation (MPC) distributing key shares, trusted execution environments (TEE) with improved side-channel resistance. Key lessons: general-purpose MCUs insufficient for high-security applications despite encryption; secure elements necessary but add $5-$15 cost per device; open-source firmware helps detection but cannot fix hardware vulnerabilities; physical security involves cost/security tradeoff; user education critical (many believe offline storage immune to all attacks).
   
   - **Known facts, assumptions, and uncertainties**: 
     - **Facts**: Trezor One PIN extracted in minutes, seed in ~5 min via side-channel attack 2019 [Web: Ledger Blog Trezor, 2019; Web: Ledger Blog Seed Extraction, 2019]; TEE.Fail extracts secrets from Intel/AMD secure enclaves 2025 [Web: The Hacker News, 2025]; Side-channel attacks exploit timing, power, EM emissions, acoustic leakage [Web: Medium RocketMeUp, 2025; Web: Wikipedia, 2025]; Fault injection uses voltage/clock glitching, EMFI, laser injection [Web: Medium RocketMeUp, 2025; Web: arXiv, 2025]; Secure elements (CC EAL5+) offer side-channel resistance [Web: Trezor Learn, 2025]; Hardware wallet market 10M+ users, $582.98M (2025) [Web: CoinLaw, 2025]
     - **Assumptions**: Vulnerable device population est. 40-60% (4M-6M of 10M+ users, calculated from Trezor market share ~25-30% and other non-secure-element models, no official statistics); Private key extraction success rate est. 20% vulnerable devices (based on Trezor One attack success, assumes attacker physical access + $100-$10K equipment depending on target); Current secure element adoption est. 60% (Ledger ~40-50% market share with secure elements, plus Tangem, Bitbox, others, vs. Trezor ~25-30% without); User awareness <10% (inferred from lack of public education campaigns on physical attack risks, no surveys published); Tamper detection coverage est. 40% (ultrasonic welded devices, limited to premium models like Ledger Nano X, Bitbox02); Attack cost for sophisticated adversaries $10K-$100K (laboratory-grade power analysis equipment, EM probes, laser injection systems, skilled personnel); Replacement subsidy cost $50-$75 per device (manufacturer bulk pricing for encouraging vulnerable device upgrades)
     - **Uncertainties**: Exact vulnerable device count unknown (manufacturers do not disclose sales by model, secure element adoption by model generation); Real-world physical attack frequency unclear (successful thefts with key extraction not publicly reported, privacy concerns prevent disclosure); Optimal secure element cost/security tradeoff undefined (EAL5+ vs. EAL6+ vs. FIPS 140-3 Level 3 certification trade-offs); User physical security behavior unpredictable (do users store devices securely, use passphrases as second factor?); Emerging attack sophistication (will quantum computers enable new physical attack vectors?); Insurance coverage for physical attack losses unclear (policies vary, physical theft often excluded); Legal liability of manufacturers for vulnerable devices uncertain (no case law establishing duty to retrofit secure elements); Supply chain constraints for secure element chips (lead times, geopolitical risks in semiconductor manufacturing); Side-channel countermeasure effectiveness degradation (do countermeasures become obsolete as attack techniques improve?); Tamper detection false positive rate impact on UX (how often do legitimate users trigger tamper alerts?)

---

## Glossary

- **CC EAL (Common Criteria Evaluation Assurance Level)**: International security certification with levels 1-7, where EAL5+ requires rigorous design verification and testing against attack methodologies including side-channel analysis.
- **DPA (Differential Power Analysis)**: Side-channel attack analyzing statistical variations in power consumption across multiple cryptographic operations to deduce secret keys.
- **EMFI (Electromagnetic Fault Injection)**: Attack technique using electromagnetic pulses to induce faults in chip logic, causing computation errors that reveal secrets or bypass security.
- **Fault Injection**: Deliberate introduction of errors (voltage glitching, clock manipulation, EM pulses, laser) into hardware system to manipulate behavior or extract secrets.
- **Secure Element**: Tamper-resistant chip certified to Common Criteria EAL5+ or higher, providing isolated execution environment for cryptographic operations with built-in side-channel countermeasures.
- **Side-Channel Attack**: Exploitation of physical information leakage (timing, power consumption, EM emissions, acoustic) from cryptographic device to deduce secret keys without breaking encryption algorithm.
- **SPA (Simple Power Analysis)**: Side-channel attack directly observing power consumption trace during single cryptographic operation to identify patterns revealing secret key bits.
- **Tamper-Evident Enclosure**: Physical packaging designed to show visible evidence of opening or physical intrusion, alerting user to potential compromise (ultrasonic welding, epoxy potting, tamper sensors).
- **TEE (Trusted Execution Environment)**: Secure area within processor isolating code and data from main operating system, examples: Intel SGX, AMD SEV, ARM TrustZone, vulnerable to advanced side-channel attacks.
- **Voltage Glitching**: Fault injection technique momentarily under-volting or over-volting chip to induce computation errors, bypassing security checks or revealing intermediate cryptographic values.

---

## Reference

### Web Sources
- [Web: Ledger Blog Trezor, 2019] - Breaking Trezor One with Side Channel Attacks: PIN extraction in minutes (https://www.ledger.com/blog/breaking-trezor-one-with-sca)
- [Web: Ledger Blog Seed Extraction, 2019] - Unfixable Seed Extraction on Trezor: practical attack extracting seed in ~5 minutes (https://www.ledger.com/blog/unfixable-key-extraction-attack-on-trezor)
- [Web: The Hacker News, 2025] - New TEE.Fail Side-Channel Attack Extracts Secrets from Intel and AMD DDR5 Secure Enclaves (https://thehackernews.com/2025/10/new-teefail-side-channel-attack.html)
- [Web: Medium RocketMeUp, 2025] - Hardware Security: Protecting Against Side-Channel and Fault Injection Attacks (https://medium.com/@RocketMeUpCybersecurity/hardware-security-protecting-against-side-channel-and-fault-injection-attacks-a4dc9de8cedc)
- [Web: Wikipedia, 2025] - Side-channel attack: overview of timing, power, electromagnetic, acoustic analysis (https://en.wikipedia.org/wiki/Side-channel_attack)
- [Web: arXiv, 2025] - SoK: A Beginner-Friendly Introduction to Fault Injection Attacks (https://arxiv.org/html/2509.18341v1)
- [Web: Trezor Learn, 2025] - Common Security Threats: physical attack awareness and mitigation (https://trezor.io/learn/security-privacy/personal-security-standards/common-security-threats)
- [Web: Medium Sanpedro, 2025] - Details about the Side-Channel Attacks on Trezor One Hardware Wallet (https://medium.com/@manuel.sanpedro/details-about-the-side-channel-attacks-on-trezor-one-hardware-wallet-62e2d278e803)
- [Web: Fraunhofer AISEC, 2022] - A Study on Hardware Attacks against Microcontrollers (https://www.aisec.fraunhofer.de/content/dam/aisec/Dokumente/Publikationen/Studien_TechReports/englisch/Study-on-Hardware-Attacks-against-Microcontrollers.pdf)
- [Web: IACR ePrint, 2022] - How Practical are Fault Injection Attacks, Really? (https://eprint.iacr.org/2022/301.pdf)
- [Web: CoinLaw, 2025] - Hardware wallet market statistics: 10M+ users, $582.98M market size in 2025 (https://coinlaw.io/hardware-wallet-market-statistics)
