/* File autogenerated with svd2groov_multi */
#pragma once

#include <groov/groov.hpp>

#include <stm32/common/access.hpp>

namespace stm32::registers {

// CEC peripheral register templates
// Total unique registers: 15

// cec_cec_cfgr_v1: CEC_CFGR (version 1)
// Used by: HDMI_CEC.CEC_CFGR@stm32g051, HDMI_CEC.CEC_CFGR@stm32g061, HDMI_CEC.CEC_CFGR@stm32g0b1, HDMI_CEC.CEC_CFGR@stm32g0c1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using cec_cec_cfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"lstn", bool, 31, 31>,
             groov::field<"oar", std::uint16_t, 30, 16>,
             groov::field<"reserved0", std::uint8_t, 15, 9, access::ro>,
             groov::field<"sftop", bool, 8, 8>,
             groov::field<"brdnogen", bool, 7, 7>,
             groov::field<"lbpegen", bool, 6, 6>,
             groov::field<"bregen", bool, 5, 5>,
             groov::field<"brestp", bool, 4, 4>,
             groov::field<"rxtol", bool, 3, 3>,
             groov::field<"sft", std::uint8_t, 2, 0>>;

// cec_cec_cfgr_v2: CEC_CFGR (version 2)
// Used by: HDMI_CEC.CEC_CFGR@stm32g070, HDMI_CEC.CEC_CFGR@stm32g071, HDMI_CEC.CEC_CFGR@stm32g081, CEC.CEC_CFGR@stm32h750x, CEC.CEC_CFGR@stm32h7b0x, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using cec_cec_cfgr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"lstn", bool, 31, 31>,
             groov::field<"oar", std::uint16_t, 30, 16>,
             groov::field<"reserved0", std::uint8_t, 15, 9, access::ro>,
             groov::field<"sftopt", bool, 8, 8>,
             groov::field<"brdnogen", bool, 7, 7>,
             groov::field<"lbpegen", bool, 6, 6>,
             groov::field<"bregen", bool, 5, 5>,
             groov::field<"brestp", bool, 4, 4>,
             groov::field<"rxtol", bool, 3, 3>,
             groov::field<"sft", std::uint8_t, 2, 0>>;

// cec_cec_cr_v1: CEC_CR (version 1)
// Used by: HDMI_CEC.CEC_CR@stm32g051, HDMI_CEC.CEC_CR@stm32g061, HDMI_CEC.CEC_CR@stm32g070, HDMI_CEC.CEC_CR@stm32g071, HDMI_CEC.CEC_CR@stm32g081, ... +5 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using cec_cec_cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 3, access::ro>,
             groov::field<"txeom", bool, 2, 2>,
             groov::field<"txsom", bool, 1, 1>,
             groov::field<"cecen", bool, 0, 0>>;

// cec_cec_ier_v1: CEC_IER (version 1)
// Used by: HDMI_CEC.CEC_IER@stm32g051, HDMI_CEC.CEC_IER@stm32g061, HDMI_CEC.CEC_IER@stm32g070, HDMI_CEC.CEC_IER@stm32g071, HDMI_CEC.CEC_IER@stm32g081, ... +5 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using cec_cec_ier_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 13, access::ro>,
             groov::field<"txackie", bool, 12, 12>,
             groov::field<"txerrie", bool, 11, 11>,
             groov::field<"txudrie", bool, 10, 10>,
             groov::field<"txendie", bool, 9, 9>,
             groov::field<"txbrie", bool, 8, 8>,
             groov::field<"arblstie", bool, 7, 7>,
             groov::field<"rxackie", bool, 6, 6>,
             groov::field<"lbpeie", bool, 5, 5>,
             groov::field<"sbpeie", bool, 4, 4>,
             groov::field<"breie", bool, 3, 3>,
             groov::field<"rxovrie", bool, 2, 2>,
             groov::field<"rxendie", bool, 1, 1>,
             groov::field<"rxbrie", bool, 0, 0>>;

// cec_cec_isr_v1: CEC_ISR (version 1)
// Used by: HDMI_CEC.CEC_ISR@stm32g051, HDMI_CEC.CEC_ISR@stm32g061, HDMI_CEC.CEC_ISR@stm32g070, HDMI_CEC.CEC_ISR@stm32g071, HDMI_CEC.CEC_ISR@stm32g081, ... +5 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using cec_cec_isr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 13, access::ro>,
             groov::field<"txacke", bool, 12, 12>,
             groov::field<"txerr", bool, 11, 11>,
             groov::field<"txudr", bool, 10, 10>,
             groov::field<"txend", bool, 9, 9>,
             groov::field<"txbr", bool, 8, 8>,
             groov::field<"arblst", bool, 7, 7>,
             groov::field<"rxacke", bool, 6, 6>,
             groov::field<"lbpe", bool, 5, 5>,
             groov::field<"sbpe", bool, 4, 4>,
             groov::field<"bre", bool, 3, 3>,
             groov::field<"rxovr", bool, 2, 2>,
             groov::field<"rxend", bool, 1, 1>,
             groov::field<"rxbr", bool, 0, 0>>;

// cec_cec_rxdr_v1: CEC_RXDR (version 1)
// Used by: HDMI_CEC.CEC_RXDR@stm32g051, HDMI_CEC.CEC_RXDR@stm32g061, HDMI_CEC.CEC_RXDR@stm32g070, HDMI_CEC.CEC_RXDR@stm32g071, HDMI_CEC.CEC_RXDR@stm32g081, ... +5 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using cec_cec_rxdr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 8>,
             groov::field<"rxd", std::uint8_t, 7, 0>>;

// cec_cec_txdr_v1: CEC_TXDR (version 1)
// Used by: HDMI_CEC.CEC_TXDR@stm32g051, HDMI_CEC.CEC_TXDR@stm32g061, HDMI_CEC.CEC_TXDR@stm32g070, HDMI_CEC.CEC_TXDR@stm32g071, HDMI_CEC.CEC_TXDR@stm32g081, ... +5 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using cec_cec_txdr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved0", std::uint32_t, 31, 8, access::ro>,
             groov::field<"txd", std::uint8_t, 7, 0>>;

// cec_cfgr_v1: CFGR (version 1)
// Used by: CEC.CFGR@stm32f0x1, CEC.CFGR@stm32f0x2, CEC.CFGR@stm32f0x8, CEC.CFGR@stm32f373
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using cec_cfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 12, access::ro>,
             groov::field<"lbpegen", bool, 11, 11>,
             groov::field<"bregen", bool, 10, 10>,
             groov::field<"brestp", bool, 9, 9>,
             groov::field<"rxtol", bool, 8, 8>,
             groov::field<"sft", std::uint8_t, 7, 5>,
             groov::field<"lstn", bool, 4, 4>,
             groov::field<"oar", std::uint8_t, 3, 0>>;

// cec_cfgr_v2: CFGR (version 2)
// Used by: CEC.CFGR@stm32f100
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using cec_cfgr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 4, access::ro>,
             groov::field<"bpem", bool, 3, 3>,
             groov::field<"btem", bool, 2, 2>,
             groov::field<"ie", bool, 1, 1>,
             groov::field<"pe", bool, 0, 0>>;

// cec_csr_v1: CSR (version 1)
// Used by: CEC.CSR@stm32f100
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using cec_csr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 8, access::ro>,
             groov::field<"rbtf", bool, 7, 7>,
             groov::field<"rerr", bool, 6, 6>,
             groov::field<"reom", bool, 5, 5>,
             groov::field<"rsom", bool, 4, 4>,
             groov::field<"tbtrf", bool, 3, 3>,
             groov::field<"terr", bool, 2, 2>,
             groov::field<"teom", bool, 1, 1>,
             groov::field<"tsom", bool, 0, 0>>;

// cec_esr_v1: ESR (version 1)
// Used by: CEC.ESR@stm32f100
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using cec_esr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 7>,
             groov::field<"tbtfe", bool, 6, 6>,
             groov::field<"line", bool, 5, 5>,
             groov::field<"acke", bool, 4, 4>,
             groov::field<"sbe", bool, 3, 3>,
             groov::field<"rbtfe", bool, 2, 2>,
             groov::field<"bpe", bool, 1, 1>,
             groov::field<"bte", bool, 0, 0>>;

// cec_oar_v1: OAR (version 1)
// Used by: CEC.OAR@stm32f100
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using cec_oar_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 4, access::ro>,
             groov::field<"oa", std::uint8_t, 3, 0>>;

// cec_pres_v1: PRES (version 1)
// Used by: CEC.PRES@stm32f100
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using cec_pres_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 14, access::ro>,
             groov::field<"presc", std::uint16_t, 13, 0>>;

// cec_rxdr_v1: RXDR (version 1)
// Used by: CEC.RXDR@stm32f0x1, CEC.RXDR@stm32f0x2, CEC.RXDR@stm32f0x8, CEC.RXDR@stm32f373, CEC.RXDR@stm32f745, ... +10 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using cec_rxdr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 8>,
             groov::field<"rxdr", std::uint8_t, 7, 0>>;

// cec_txd_v1: TXD (version 1)
// Used by: CEC.TXD@stm32f100
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using cec_txd_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 8, access::ro>,
             groov::field<"txd", std::uint8_t, 7, 0>>;

} // namespace stm32::registers
