// Seed: 3542916193
module module_0 (
    input  wand id_0,
    output tri0 id_1,
    input  wor  id_2
);
  uwire id_4 = 1'b0;
  wire  id_5;
  module_2 modCall_1 (
      id_4,
      id_4
  );
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    input  wire id_0,
    input  wor  id_1,
    output wor  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0
  );
  integer id_5;
  id_6 :
  assert property (@(posedge 1) id_0)
  else $display;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  assign module_0.id_4 = 0;
  assign id_1 = 1'b0;
  assign id_3 = id_3;
endmodule
