// (c) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// (c) Copyright 2022-2024 Advanced Micro Devices, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of AMD and is protected under U.S. and international copyright
// and other intellectual property laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// AMD, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) AMD shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or AMD had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// AMD products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of AMD products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.


// IP VLNV: xilinx.com:ip:versal_cips:3.4
// IP Revision: 0

(* X_CORE_INFO = "bd_a532,Vivado 2023.2" *)
(* CHECK_LICENSE_TYPE = "cpm_qdma_ep_part_versal_cips_0_0,bd_a532,{}" *)
(* CORE_GENERATION_INFO = "cpm_qdma_ep_part_versal_cips_0_0,bd_a532,{x_ipProduct=Vivado 2023.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=versal_cips,x_ipVersion=3.4,x_ipCoreRevision=0,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,PS_PMC_CONFIG=AURORA_LINE_RATE_GPBS 12.5 BOOT_MODE Custom BOOT_SECONDARY_PCIE_ENABLE 0 CLOCK_MODE Custom COHERENCY_MODE Custom DDR_MEMORY_MODE Custom DEBUG_MODE Custom DESIGN_MODE 1 DEVICE_INTEGRITY_MODE Custom DIS_AUTO_POL_CHECK 0 GT_REFCLK_MHZ 156.25 INIT_CLK_MHZ 125 INV_POLARITY 0 IO_CONFIG_M\
ODE Custom PCIE_APERTURES_DUAL_ENABLE 0 PCIE_APERTURES_SINGLE_ENABLE 1 PERFORMANCE_MODE Custom PL_SEM_GPIO_ENABLE 0 PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_BANK_0_IO_STANDARD LVCMOS1.8 PMC_BANK_1_IO_STANDARD LVCMOS1.8 PMC_CIPS_MODE ADVANCE PMC_CORE_SUBSYSTEM_LOAD 0.0 PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_CFU_REF_CTRL_DIVISOR0 6 PMC_CRP_CFU_REF_CTRL_FREQMHZ 300 PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 3 PMC_CRP_DFT_OSC_RE\
F_CTRL_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 33.333000 PMC_CRP_HSM0_REF_CTRL_DIVISOR0 30 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.333 PMC_CRP_HSM0_REF_CTRL_SRCSEL NPLL PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 132.049957 PMC_CRP_HSM1_REF_CTRL_DIVISOR0 13 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.333 PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL PMC_CRP_I2C_REF_\
CTRL_ACT_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_DIVISOR0 12 PMC_CRP_I2C_REF_CTRL_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_SRCSEL PPLL PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 143.054123 PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 12 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 150 PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 999.989990 PMC_CRP_NOC_REF_CTRL_FREQMHZ 1000 PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_NPI_REF_CTRL_DIVISOR0 6 PMC_CRP_NPI_REF_CTRL_FREQMHZ 300 PMC_CRP_N\
PI_REF_CTRL_SRCSEL PPLL PMC_CRP_NPLL_CTRL_CLKOUTDIV 4 PMC_CRP_NPLL_CTRL_FBDIV 120 PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 429.162384 PMC_CRP_PL0_REF_CTRL_DIVISOR0 4 PMC_CRP_PL0_REF_CTRL_FREQMHZ 433 PMC_CRP_PL0_REF_CTRL_SRCSEL PPLL PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ 249.997498 PMC_CRP_PL1_REF_CTRL_DIV\
ISOR0 4 PMC_CRP_PL1_REF_CTRL_FREQMHZ 250 PMC_CRP_PL1_REF_CTRL_SRCSEL NPLL PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL2_REF_CTRL_DIVISOR0 3 PMC_CRP_PL2_REF_CTRL_FREQMHZ 400 PMC_CRP_PL2_REF_CTRL_SRCSEL PPLL PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL3_REF_CTRL_DIVISOR0 3 PMC_CRP_PL3_REF_CTRL_FREQMHZ 400 PMC_CRP_PL3_REF_CTRL_SRCSEL PPLL PMC_CRP_PL5_REF_CTRL_FREQMHZ 400 PMC_CRP_PPLL_CTRL_CLKOUTDIV 2 PMC_CRP_PPLL_CTRL_FBDIV 103 PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR\
0 3 PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_QSPI_REF_CTRL_DIVISOR0 6 PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300 PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO0_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO1_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_SRCSEL PPLL PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL\
_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ 1.000000 PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 100 PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ 1 PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_SYSMON_REF_CTRL_FREQMHZ 286.108246 PMC_CRP_SYSMON_REF_CTRL_SRCSEL NPI_REF_CLK PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6 PMC_CRP_TEST_PATTERN_R\
EF_CTRL_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ 0.200000 PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 500 PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ 0.2 PMC_CRP_USB_SUSPEND_CTRL_SRCSEL IRO_CLK/4 PMC_EXTERNAL_TAMPER __ENABLE 0_ _IO NONE__ PMC_GPIO0_MIO_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 0 .. 25___ PMC_GPIO1_MIO_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 26 .. 51___ PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0 PMC_GPIO_EMIO_WIDTH_HDL 64 PMC_HSM0_CLK_ENABLE 1 PMC_HSM1_CLK_ENABLE 1 PMC_\
I2CPMC_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 2 .. 3___ PMC_MIO0 __AUX_IO 0_ _DIRECTION out_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO1 __AUX_IO 0_ _DIRECTION inout_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO10 __AUX_IO 0_ _DIRECTION inout_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO11 __AUX_IO 0_ _DIRECTIO\
N inout_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO12 __AUX_IO 0_ _DIRECTION out_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO13 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO14 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slo\
w_ _USAGE Unassigned__ PMC_MIO15 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO16 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO17 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO18 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTP\
UT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO19 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO2 __AUX_IO 0_ _DIRECTION inout_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO20 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO21 \
__AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO22 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO23 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO24 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _S\
CHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO25 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO26 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO27 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO28 __AUX_IO 0_ _DIRECTION in_ _DRIVE_\
STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO29 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO3 __AUX_IO 0_ _DIRECTION inout_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO30 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unas\
signed__ PMC_MIO31 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO32 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO33 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO34 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA defaul\
t_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO35 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO36 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO37 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO38 __AUX_IO 0_ _DI\
RECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Reserved__ PMC_MIO39 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Reserved__ PMC_MIO4 __AUX_IO 0_ _DIRECTION inout_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO40 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW sl\
ow_ _USAGE Unassigned__ PMC_MIO41 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO42 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO43 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO44 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUT\
PUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO45 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO46 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO47 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO48 \
__AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO49 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO5 __AUX_IO 0_ _DIRECTION out_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO50 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SC\
HMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO51 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO6 __AUX_IO 0_ _DIRECTION out_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO7 __AUX_IO 0_ _DIRECTION out_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO8 __AUX_IO 0_ _DIRECTION inout_ _DRIVE\
_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO9 __AUX_IO 0_ _DIRECTION inout_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO_EN_FOR_PL_PCIE 0 PMC_MIO_TREE_PERIPHERALS QSPI#QSPI#QSPI#QSPI#QSPI#QSPI##QSPI#QSPI#QSPI#QSPI#QSPI#QSPI###########################PCIE###################################### PMC_MIO_TREE_SIGNALS qspi0_clk#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_io[0]#qspi0_cs\
_b##qspi1_cs_b#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#qspi1_clk###########################reset2_n###################################### PMC_NOC_PMC_ADDR_WIDTH 64 PMC_NOC_PMC_DATA_WIDTH 128 PMC_OSPI_COHERENCY 0 PMC_OSPI_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 0 .. 11__ _MODE Single__ PMC_OSPI_ROUTE_THROUGH_FPD 0 PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PMC_PMC_NOC_ADDR_WIDTH 64 PMC_PMC_NOC_DATA_WIDTH 128 PMC_QSPI_FBCLK __ENABLE 0_ _IO _PMC_MIO 6___ PMC_QSPI_PERIPHERAL_ENABLE 1 PMC_QSPI_PERIPHERAL_\
MODE _Dual Parallel_ PMC_REF_CLK_FREQMHZ 33.333 PMC_SD0 __CD_ENABLE 0_ _CD_IO _PMC_MIO 24__ _POW_ENABLE 0_ _POW_IO _PMC_MIO 17__ _RESET_ENABLE 0_ _RESET_IO _PMC_MIO 17__ _WP_ENABLE 0_ _WP_IO _PMC_MIO 25___ PMC_SD0_PERIPHERAL __CLK_100_SDR_OTAP_DLY 0x00_ _CLK_200_SDR_OTAP_DLY 0x00_ _CLK_50_DDR_ITAP_DLY 0x00_ _CLK_50_DDR_OTAP_DLY 0x00_ _CLK_50_SDR_ITAP_DLY 0x00_ _CLK_50_SDR_OTAP_DLY 0x00_ _ENABLE 0_ _IO _PMC_MIO 13 .. 25___ PMC_SD1 __CD_ENABLE 0_ _CD_IO _PMC_MIO 2__ _POW_ENABLE 0_ _POW_IO _PMC_MIO\
 12__ _RESET_ENABLE 0_ _RESET_IO _PMC_MIO 12__ _WP_ENABLE 0_ _WP_IO _PMC_MIO 1___ PMC_SD1_PERIPHERAL __CLK_100_SDR_OTAP_DLY 0x00_ _CLK_200_SDR_OTAP_DLY 0x00_ _CLK_50_DDR_ITAP_DLY 0x00_ _CLK_50_DDR_OTAP_DLY 0x00_ _CLK_50_SDR_ITAP_DLY 0x00_ _CLK_50_SDR_OTAP_DLY 0x00_ _ENABLE 0_ _IO _PMC_MIO 0 .. 11___ PMC_SHOW_CCI_SMMU_SETTINGS 0 PMC_SMAP_PERIPHERAL __ENABLE 0_ _IO _32 Bit___ PMC_TAMPER_EXTMIO_ENABLE 0 PMC_TAMPER_GLITCHDETECT_ENABLE 0 PMC_TAMPER_JTAGDETECT_ENABLE 0 PMC_TAMPER_TEMPERATURE_ENABLE 0 \
PMC_USE_CFU_SEU 0 PMC_USE_NOC_PMC_AXI0 0 PMC_USE_PL_PMC_AUX_REF_CLK 0 PMC_USE_PMC_NOC_AXI0 0 POWER_REPORTING_MODE Custom PSPMC_MANUAL_CLK_ENABLE 0 PS_A72_ACTIVE_BLOCKS 0 PS_A72_LOAD 0.0 PS_BANK_2_IO_STANDARD LVCMOS1.8 PS_BANK_3_IO_STANDARD LVCMOS1.8 PS_BOARD_INTERFACE Custom PS_CAN0_CLK __ENABLE 0_ _IO _PMC_MIO 0___ PS_CAN0_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 8 .. 9___ PS_CAN1_CLK __ENABLE 0_ _IO _PMC_MIO 0___ PS_CAN1_PERIPHERAL __ENABLE 0_ _IO _PS_MIO 16 .. 17___ PS_CRF_ACPU_CTRL_ACT_FREQMHZ 13\
49.986450 PS_CRF_ACPU_CTRL_DIVISOR0 1 PS_CRF_ACPU_CTRL_FREQMHZ 1350 PS_CRF_ACPU_CTRL_SRCSEL APLL PS_CRF_APLL_CTRL_CLKOUTDIV 2 PS_CRF_APLL_CTRL_FBDIV 81 PS_CRF_APLL_CTRL_SRCSEL REF_CLK PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 4 PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRF_DBG_FPD_CTRL_DIVISOR0 2 PS_CRF_DBG_FPD_CTRL_FREQMHZ 400 PS_CRF_DBG_FPD_CTRL_SRCSEL RPLL PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_DIVISOR0 3 PS_CRF_DBG_TRACE_CTRL_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL PS_C\
RF_FPD_LSBUS_CTRL_ACT_FREQMHZ 149.998489 PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 9 PS_CRF_FPD_LSBUS_CTRL_FREQMHZ 150 PS_CRF_FPD_LSBUS_CTRL_SRCSEL APLL PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 799.992004 PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ 825 PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL RPLL PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_DIVISOR0 12 PS_CRL_CAN0_REF_CTRL_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN1_REF_CTR\
L_DIVISOR0 12 PS_CRL_CAN1_REF_CTRL_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_SRCSEL PPLL PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 572.216492 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 1 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 600 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 572.216492 PS_CRL_CPU_R5_CTRL_DIVISOR0 1 PS_CRL_CPU_R5_CTRL_FREQMHZ 600 PS_CRL_CPU_R5_CTRL_SRCSEL PPLL PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_LPD_CTRL_DIVISOR0 4 PS_CRL_DBG_LPD_CTRL_FREQMHZ 400 PS_CRL_DBG_LPD_CTR\
L_SRCSEL RPLL PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 4 PS_CRL_DBG_TSTMP_CTRL_FREQMHZ 400 PS_CRL_DBG_TSTMP_CTRL_SRCSEL RPLL PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_DIVISOR0 12 PS_CRL_GEM0_REF_CTRL_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_SRCSEL RPLL PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_DIVISOR0 12 PS_CRL_GEM1_REF_CTRL_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_SRCSEL RPLL PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_DIVI\
SOR0 6 PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_SRCSEL RPLL PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_DIVISOR0 12 PS_CRL_I2C0_REF_CTRL_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_SRCSEL PPLL PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_DIVISOR0 12 PS_CRL_I2C1_REF_CTRL_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_SRCSEL PPLL PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ 249.997498 PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 1 PS_CRL_IOU_SWITCH_CTRL_FREQMHZ 250 PS_CRL_IOU_SWITCH_CTRL_SRCSEL NPLL\
 PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ 145.453094 PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 11 PS_CRL_LPD_LSBUS_CTRL_FREQMHZ 150 PS_CRL_LPD_LSBUS_CTRL_SRCSEL RPLL PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 572.216492 PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ 600 PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL PPLL PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_PSM_REF_CTRL_DIVISOR0 4 PS_CRL_PSM_REF_CTRL_FREQMHZ 400 PS_CRL_PSM_REF_CTRL_SRCSEL RPLL PS_CRL_RPLL_CTRL_CLKOUTDIV 2 PS_CRL_RPLL_CTRL_FB\
DIV 96 PS_CRL_RPLL_CTRL_SRCSEL REF_CLK PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 2 PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_DIVISOR0 6 PS_CRL_SPI0_REF_CTRL_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_SRCSEL PPLL PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_DIVISOR0 6 PS_CRL_SPI1_REF_CTRL_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_SRCSEL PPLL PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ 99.999001 PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 16 PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ 100 PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL\
 RPLL PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_DIVISOR0 12 PS_CRL_UART0_REF_CTRL_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_SRCSEL PPLL PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_DIVISOR0 12 PS_CRL_UART1_REF_CTRL_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_SRCSEL PPLL PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 60 PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_SRCSEL PPLL PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB3_DUAL_REF_CT\
RL_DIVISOR0 60 PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ 10 PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL PPLL PS_DDRC_ENABLE 1 PS_DDR_RAM_HIGHADDR_OFFSET 0x800000000 PS_DDR_RAM_LOWADDR_OFFSET 0x80000000 PS_ENET0_MDIO __ENABLE 0_ _IO _PMC_MIO 50 .. 51___ PS_ENET0_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 26 .. 37___ PS_ENET1_MDIO __ENABLE 0_ _IO _PMC_MIO 50 .. 51___ PS_ENET1_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 38 .. 49___ PS_EN_AXI_STATUS_PORTS 0 PS_EN_PORTS_CONTROLLER_BASED 0 PS_EXPAND_CORESIGHT 0 PS_EXPAND_FPD_SLAVES 0 \
PS_EXPAND_GIC 0 PS_EXPAND_LPD_SLAVES 0 PS_FPD_INTERCONNECT_LOAD 0.0 PS_FTM_CTI_IN0 0 PS_FTM_CTI_IN1 0 PS_FTM_CTI_IN2 0 PS_FTM_CTI_IN3 0 PS_FTM_CTI_OUT0 0 PS_FTM_CTI_OUT1 0 PS_FTM_CTI_OUT2 0 PS_FTM_CTI_OUT3 0 PS_GEM_TSU __ENABLE 0_ _IO _PS_MIO 24___ PS_GEN_IPI0_ENABLE 0 PS_GEN_IPI1_ENABLE 0 PS_GEN_IPI2_ENABLE 0 PS_GEN_IPI3_ENABLE 0 PS_GEN_IPI4_ENABLE 0 PS_GEN_IPI5_ENABLE 0 PS_GEN_IPI6_ENABLE 0 PS_GEN_IPI_PMCNOBUF_ENABLE 1 PS_GEN_IPI_PMCNOBUF_MASTER PMC PS_GEN_IPI_PMC_ENABLE 1 PS_GEN_IPI_PMC_MASTE\
R PMC PS_GEN_IPI_PSM_ENABLE 1 PS_GEN_IPI_PSM_MASTER PSM PS_GPIO2_MIO_PERIPHERAL __ENABLE 0_ _IO _PS_MIO 0 .. 25___ PS_GPIO_EMIO_PERIPHERAL_ENABLE 0 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC 1 PS_I2C0_PERIPHERAL __ENABLE 0_ _IO _PS_MIO 2 .. 3___ PS_I2C1_PERIPHERAL __ENABLE 0_ _IO _PS_MIO 0 .. 1___ PS_I2CSYSMON_PERIPHERAL __ENABLE 0_ _IO _PS_MIO 23 .. 24___ PS_IRQ_USAGE __CH0 0_ _CH1 0_ _CH1\
0 0_ _CH11 0_ _CH12 0_ _CH13 0_ _CH14 0_ _CH15 0_ _CH2 0_ _CH3 0_ _CH4 0_ _CH5 0_ _CH6 0_ _CH7 0_ _CH8 0_ _CH9 0__ PS_LPDMA0_COHERENCY 0 PS_LPDMA0_ROUTE_THROUGH_FPD 0 PS_LPDMA1_COHERENCY 0 PS_LPDMA1_ROUTE_THROUGH_FPD 0 PS_LPDMA2_COHERENCY 0 PS_LPDMA2_ROUTE_THROUGH_FPD 0 PS_LPDMA3_COHERENCY 0 PS_LPDMA3_ROUTE_THROUGH_FPD 0 PS_LPDMA4_COHERENCY 0 PS_LPDMA4_ROUTE_THROUGH_FPD 0 PS_LPDMA5_COHERENCY 0 PS_LPDMA5_ROUTE_THROUGH_FPD 0 PS_LPDMA6_COHERENCY 0 PS_LPDMA6_ROUTE_THROUGH_FPD 0 PS_LPDMA7_COHERENCY 0\
 PS_LPDMA7_ROUTE_THROUGH_FPD 0 PS_LPD_DMA_CHANNEL_ENABLE __CH0 0_ _CH1 0_ _CH2 0_ _CH3 0_ _CH4 0_ _CH5 0_ _CH6 0_ _CH7 0__ PS_LPD_DMA_CH_TZ __CH0 NonSecure_ _CH1 NonSecure_ _CH2 NonSecure_ _CH3 NonSecure_ _CH4 NonSecure_ _CH5 NonSecure_ _CH6 NonSecure_ _CH7 NonSecure__ PS_LPD_DMA_ENABLE 0 PS_LPD_INTERCONNECT_LOAD 0.0 PS_MIO0 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO1 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STR\
ENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO10 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO11 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO12 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned_\
_ PS_MIO13 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO14 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO15 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO16 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pu\
llup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO17 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO18 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO19 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO2 __AUX_IO 0_ _DIRECTION in_ _DRI\
VE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO20 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO21 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO22 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unass\
igned__ PS_MIO23 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO24 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO25 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO3 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PU\
LL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO4 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO5 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO6 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO7 __AUX_IO 0_ _DIRECTION in_ _D\
RIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO8 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO9 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_M_AXI_GP4_DATA_WIDTH 128 PS_NOC_PS_CCI_DATA_WIDTH 128 PS_NOC_PS_NCI_DATA_WIDTH 128 PS_NOC_PS_PCI_DATA_WIDTH 128 PS_NOC_PS_PMC_\
DATA_WIDTH 128 PS_NUM_F2P0_INTR_INPUTS 1 PS_NUM_F2P1_INTR_INPUTS 1 PS_NUM_FABRIC_RESETS 1 PS_OCM_ACTIVE_BLOCKS 0 PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 1 PS_PCIE_EP_RESET1_IO None PS_PCIE_EP_RESET2_IO _PMC_MIO 39_ PS_PCIE_PERIPHERAL_ENABLE 0 PS_PCIE_RESET __ENABLE 1__ PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET1_POLARITY _Active Low_ PS_PCIE_ROOT_RESET2_IO None PS_PCIE_ROOT_RESET2_POLARITY _Active Low_ PS_PL_CONNECTIVITY_MODE Custom PS_PL_DONE 0 PS_PMCPL_CLK0_BUF 1 PS_PMCPL_C\
LK1_BUF 1 PS_PMCPL_CLK2_BUF 1 PS_PMCPL_CLK3_BUF 1 PS_PMCPL_IRO_CLK_BUF 1 PS_PMU_PERIPHERAL_ENABLE 0 PS_PS_ENABLE 0 PS_PS_NOC_CCI_DATA_WIDTH 128 PS_PS_NOC_NCI_DATA_WIDTH 128 PS_PS_NOC_PCI_DATA_WIDTH 128 PS_PS_NOC_PMC_DATA_WIDTH 128 PS_PS_NOC_RPU_DATA_WIDTH 128 PS_R5_ACTIVE_BLOCKS 0 PS_R5_LOAD 0.0 PS_RPU_COHERENCY 0 PS_SLR_TYPE master PS_SMON_PL_PORTS_ENABLE 0 PS_SPI0 __GRP_SS0_ENABLE 0_ _GRP_SS0_IO _PMC_MIO 15__ _GRP_SS1_ENABLE 0_ _GRP_SS1_IO _PMC_MIO 14__ _GRP_SS2_ENABLE 0_ _GRP_SS2_IO _PMC_MIO \
13__ _PERIPHERAL_ENABLE 0_ _PERIPHERAL_IO _PMC_MIO 12 .. 17___ PS_SPI1 __GRP_SS0_ENABLE 0_ _GRP_SS0_IO _PS_MIO 9__ _GRP_SS1_ENABLE 0_ _GRP_SS1_IO _PS_MIO 8__ _GRP_SS2_ENABLE 0_ _GRP_SS2_IO _PS_MIO 7__ _PERIPHERAL_ENABLE 0_ _PERIPHERAL_IO _PS_MIO 6 .. 11___ PS_S_AXI_ACE_DATA_WIDTH 128 PS_S_AXI_ACP_DATA_WIDTH 128 PS_TCM_ACTIVE_BLOCKS 0 PS_TRACE_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 30 .. 47___ PS_TRISTATE_INVERTED 0 PS_TTC0_CLK __ENABLE 0_ _IO _PS_MIO 6___ PS_TTC0_PERIPHERAL_ENABLE 0 PS_TTC0_REF_CTR\
L_ACT_FREQMHZ 50 PS_TTC0_REF_CTRL_FREQMHZ 50 PS_TTC0_WAVEOUT __ENABLE 0_ _IO _PS_MIO 7___ PS_TTC1_CLK __ENABLE 0_ _IO _PS_MIO 12___ PS_TTC1_PERIPHERAL_ENABLE 0 PS_TTC1_REF_CTRL_ACT_FREQMHZ 50 PS_TTC1_REF_CTRL_FREQMHZ 50 PS_TTC1_WAVEOUT __ENABLE 0_ _IO _PS_MIO 13___ PS_TTC2_CLK __ENABLE 0_ _IO _PS_MIO 2___ PS_TTC2_PERIPHERAL_ENABLE 0 PS_TTC2_REF_CTRL_ACT_FREQMHZ 50 PS_TTC2_REF_CTRL_FREQMHZ 50 PS_TTC2_WAVEOUT __ENABLE 0_ _IO _PS_MIO 3___ PS_TTC3_CLK __ENABLE 0_ _IO _PS_MIO 16___ PS_TTC3_PERIPHERAL\
_ENABLE 0 PS_TTC3_REF_CTRL_ACT_FREQMHZ 50 PS_TTC3_REF_CTRL_FREQMHZ 50 PS_TTC3_WAVEOUT __ENABLE 0_ _IO _PS_MIO 17___ PS_TTC_APB_CLK_TTC0_SEL APB PS_TTC_APB_CLK_TTC1_SEL APB PS_TTC_APB_CLK_TTC2_SEL APB PS_TTC_APB_CLK_TTC3_SEL APB PS_UART0_PERIPHERAL __ENABLE 0_ _IO _PS_MIO 0 .. 1___ PS_UART0_RTS_CTS __ENABLE 0_ _IO _PS_MIO 2 .. 3___ PS_UART1_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 4 .. 5___ PS_UART1_RTS_CTS __ENABLE 0_ _IO _PMC_MIO 6 .. 7___ PS_UNITS_MODE Custom PS_USB3_PERIPHERAL __ENABLE 0_ _IO _PMC\
_MIO 13 .. 25___ PS_USE_ACE_LITE 0 PS_USE_APU_EVENT_BUS 0 PS_USE_APU_INTERRUPT 0 PS_USE_AXI4_EXT_USER_BITS 0 PS_USE_BSCAN_USER1 0 PS_USE_BSCAN_USER2 0 PS_USE_BSCAN_USER3 0 PS_USE_BSCAN_USER4 0 PS_USE_CAPTURE 0 PS_USE_CLK 0 PS_USE_DEBUG_TEST 0 PS_USE_DIFF_RW_CLK_S_AXI_FPD 0 PS_USE_DIFF_RW_CLK_S_AXI_GP2 0 PS_USE_DIFF_RW_CLK_S_AXI_LPD 0 PS_USE_ENET0_PTP 0 PS_USE_ENET1_PTP 0 PS_USE_FIFO_ENET0 0 PS_USE_FIFO_ENET1 0 PS_USE_FIXED_IO 0 PS_USE_FPD_AXI_NOC0 0 PS_USE_FPD_AXI_NOC1 0 PS_USE_FPD_CCI_NOC 0 PS_\
USE_FPD_CCI_NOC0 0 PS_USE_FPD_CCI_NOC1 0 PS_USE_FPD_CCI_NOC2 0 PS_USE_FPD_CCI_NOC3 0 PS_USE_FTM_GPI 0 PS_USE_FTM_GPO 0 PS_USE_HSDP_PL 0 PS_USE_M_AXI_FPD 1 PS_USE_M_AXI_LPD 0 PS_USE_NOC_FPD_AXI0 0 PS_USE_NOC_FPD_AXI1 0 PS_USE_NOC_FPD_CCI0 0 PS_USE_NOC_FPD_CCI1 0 PS_USE_NOC_LPD_AXI0 0 PS_USE_NOC_PS_PCI_0 0 PS_USE_NOC_PS_PMC_0 0 PS_USE_NPI_CLK 0 PS_USE_NPI_RST 0 PS_USE_PL_FPD_AUX_REF_CLK 0 PS_USE_PL_LPD_AUX_REF_CLK 0 PS_USE_PMC 0 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 1 PS_USE_PMCPL_CLK2 0 PS_USE_PM\
CPL_CLK3 0 PS_USE_PMCPL_IRO_CLK 0 PS_USE_PSPL_IRQ_FPD 0 PS_USE_PSPL_IRQ_LPD 0 PS_USE_PSPL_IRQ_PMC 0 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_PS_NOC_PMC_0 0 PS_USE_PS_NOC_PMC_1 0 PS_USE_RPU_EVENT 0 PS_USE_RPU_INTERRUPT 0 PS_USE_RTC 0 PS_USE_SMMU 0 PS_USE_STARTUP 0 PS_USE_STM 0 PS_USE_S_ACP_FPD 0 PS_USE_S_AXI_ACE 0 PS_USE_S_AXI_FPD 0 PS_USE_S_AXI_GP2 0 PS_USE_S_AXI_LPD 0 PS_USE_TRACE_ATB 0 PS_WDT0_REF_CTRL_ACT_FREQMHZ 100 PS_WDT0_REF_CTRL_FREQMHZ 100 PS_WDT0_REF_CTRL_SEL NONE PS_WDT1_REF\
_CTRL_ACT_FREQMHZ 100 PS_WDT1_REF_CTRL_FREQMHZ 100 PS_WDT1_REF_CTRL_SEL NONE PS_WWDT0_CLK __ENABLE 0_ _IO _PMC_MIO 0___ PS_WWDT0_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 0 .. 5___ PS_WWDT1_CLK __ENABLE 0_ _IO _PMC_MIO 6___ PS_WWDT1_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 6 .. 11___ SEM_ERROR_HANDLE_OPTIONS _Detect & Correct_ SEM_MEM_GOLDEN_ECC 0 SEM_MEM_GOLDEN_ECC_SW 0 SEM_MEM_SCAN 0 SEM_NPI_SCAN 0 SEM_TIME_INTERVAL_BETWEEN_SCANS 80 SMON_ALARMS Set_Alarms_On SMON_ENABLE_INT_VOLTAGE_MONITORING 0 SMON_ENAB\
LE_TEMP_AVERAGING 0 SMON_INTERFACE_TO_USE None SMON_MEAS0 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVCCAUX_202_ _SUPPLY_NUM 0__ SMON_MEAS1 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVCCAUX_203_ _SUPPLY_NUM 0__ SMON_MEAS10 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVTT_202_ _SUPPLY_N\
UM 0__ SMON_MEAS100 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS101 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS102 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS103 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _A\
LARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS104 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS105 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS106 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAM\
E GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS107 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS108 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS109 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS11 __ALARM_ENA\
BLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVTT_203_ _SUPPLY_NUM 0__ SMON_MEAS110 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS111 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS112 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE\
_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS113 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS114 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS115 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPP\
LY_NUM 0__ SMON_MEAS116 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS117 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS118 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS119 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00\
_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS12 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVTT_204_ _SUPPLY_NUM 0__ SMON_MEAS120 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS121 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE N\
one_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS122 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS123 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS124 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS125 _\
_ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS126 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS127 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS128 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVE\
RAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS129 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS13 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVTT_205_ _SUPPLY_NUM 0__ SMON_MEAS130 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_1\
03_ _SUPPLY_NUM 0__ SMON_MEAS131 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS132 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS133 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS134 __ALARM_ENABLE 0_ _ALARM_L\
OWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS135 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS136 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS137 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MO\
DE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS138 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS139 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS14 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVTT_206_ _SUPPLY_NUM 0__ SMON_\
MEAS140 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS141 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS142 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS143 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2\
.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS144 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS145 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS146 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_P\
KG_103_ _SUPPLY_NUM 0__ SMON_MEAS147 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS148 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS149 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS15 __ALARM_ENABLE 0_ _ALAR\
M_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCCAUX_102_ _SUPPLY_NUM 0__ SMON_MEAS150 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS151 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS152 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _\
ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS153 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS154 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS155 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0\
__ SMON_MEAS156 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS157 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS158 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS159 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM\
_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS16 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCCAUX_103_ _SUPPLY_NUM 0__ SMON_MEAS160 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS161 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX\
_PKG_103__ SMON_MEAS162 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCINT__ SMON_MEAS163 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCAUX__ SMON_MEAS164 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_RAM__ SMON_MEAS165 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE \
0_ _MODE _2 V unipolar__ _NAME VCC_SOC__ SMON_MEAS166 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_PSFP__ SMON_MEAS167 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_PSLP__ SMON_MEAS168 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCAUX_PMC__ SMON_MEAS169 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALAR\
M_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_PMC__ SMON_MEAS17 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCCAUX_104_ _SUPPLY_NUM 0__ SMON_MEAS170 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS171 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SM\
ON_MEAS172 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS173 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS174 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS175 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_\
 _NAME GT_AVAUX_PKG_103__ SMON_MEAS18 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCCAUX_105_ _SUPPLY_NUM 0__ SMON_MEAS19 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCCAUX_106_ _SUPPLY_NUM 0__ SMON_MEAS2 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVCCAUX_204_ _SUPPLY_NUM 0__ SMON_MEA\
S20 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCCAUX_200_ _SUPPLY_NUM 0__ SMON_MEAS21 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCCAUX_201_ _SUPPLY_NUM 0__ SMON_MEAS22 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCC_102_ _SUPPLY_NUM 0__ SMON_MEAS23 __ALARM_ENABLE 0_ _ALARM_LOWER \
0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCC_103_ _SUPPLY_NUM 0__ SMON_MEAS24 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCC_104_ _SUPPLY_NUM 0__ SMON_MEAS25 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCC_105_ _SUPPLY_NUM 0__ SMON_MEAS26 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _\
ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCC_106_ _SUPPLY_NUM 0__ SMON_MEAS27 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCC_200_ _SUPPLY_NUM 0__ SMON_MEAS28 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCC_201_ _SUPPLY_NUM 0__ SMON_MEAS29 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTY\
P_AVTT_102_ _SUPPLY_NUM 0__ SMON_MEAS3 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVCCAUX_205_ _SUPPLY_NUM 0__ SMON_MEAS30 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVTT_103_ _SUPPLY_NUM 0__ SMON_MEAS31 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVTT_104_ _SUPPLY_NUM 0__ SMON_MEAS32 \
__ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVTT_105_ _SUPPLY_NUM 0__ SMON_MEAS33 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVTT_106_ _SUPPLY_NUM 0__ SMON_MEAS34 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVTT_200_ _SUPPLY_NUM 0__ SMON_MEAS35 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALA\
RM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVTT_201_ _SUPPLY_NUM 0__ SMON_MEAS36 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCAUX_ _SUPPLY_NUM 0__ SMON_MEAS37 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCAUX_PMC_ _SUPPLY_NUM 0__ SMON_MEAS38 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V\
 unipolar__ _NAME VCCAUX_SMON_ _SUPPLY_NUM 0__ SMON_MEAS39 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCINT_ _SUPPLY_NUM 0__ SMON_MEAS4 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVCCAUX_206_ _SUPPLY_NUM 0__ SMON_MEAS40 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 4.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _4 V unipolar__ _NAME VCCO_500_ _SUPPLY_NUM 0__ SMON_\
MEAS41 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 4.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _4 V unipolar__ _NAME VCCO_501_ _SUPPLY_NUM 0__ SMON_MEAS42 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 4.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _4 V unipolar__ _NAME VCCO_502_ _SUPPLY_NUM 0__ SMON_MEAS43 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 4.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _4 V unipolar__ _NAME VCCO_503_ _SUPPLY_NUM 0__ SMON_MEAS44 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER\
 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_700_ _SUPPLY_NUM 0__ SMON_MEAS45 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_701_ _SUPPLY_NUM 0__ SMON_MEAS46 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_702_ _SUPPLY_NUM 0__ SMON_MEAS47 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _\
NAME VCCO_703_ _SUPPLY_NUM 0__ SMON_MEAS48 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_704_ _SUPPLY_NUM 0__ SMON_MEAS49 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_705_ _SUPPLY_NUM 0__ SMON_MEAS5 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVCC_202_ _SUPPLY_NUM 0__ SMON_MEAS50 __ALARM_EN\
ABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_706_ _SUPPLY_NUM 0__ SMON_MEAS51 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_707_ _SUPPLY_NUM 0__ SMON_MEAS52 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_708_ _SUPPLY_NUM 0__ SMON_MEAS53 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_E\
N 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_709_ _SUPPLY_NUM 0__ SMON_MEAS54 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_710_ _SUPPLY_NUM 0__ SMON_MEAS55 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_711_ _SUPPLY_NUM 0__ SMON_MEAS56 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_712_ _S\
UPPLY_NUM 0__ SMON_MEAS57 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_BATT_ _SUPPLY_NUM 0__ SMON_MEAS58 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_PMC_ _SUPPLY_NUM 0__ SMON_MEAS59 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_PSFP_ _SUPPLY_NUM 0__ SMON_MEAS6 __ALARM_ENABLE 0_ _ALARM_LOWER 0\
.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVCC_203_ _SUPPLY_NUM 0__ SMON_MEAS60 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_PSLP_ _SUPPLY_NUM 0__ SMON_MEAS61 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 1.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_RAM_ _SUPPLY_NUM 0__ SMON_MEAS62 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MO\
DE _2 V unipolar__ _NAME VCC_SOC_ _SUPPLY_NUM 0__ SMON_MEAS63 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VP_VN_ _SUPPLY_NUM 0__ SMON_MEAS64 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS65 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS66 _\
_ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS67 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS68 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS69 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAG\
E_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS7 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVCC_204_ _SUPPLY_NUM 0__ SMON_MEAS70 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS71 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _S\
UPPLY_NUM 0__ SMON_MEAS72 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS73 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS74 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS75 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_\
 _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS76 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS77 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS78 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAM\
E GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS79 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS8 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVCC_205_ _SUPPLY_NUM 0__ SMON_MEAS80 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS81 __ALARM_E\
NABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS82 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS83 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS84 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ \
_ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS85 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS86 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS87 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__\
 SMON_MEAS88 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS89 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS9 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVCC_206_ _SUPPLY_NUM 0__ SMON_MEAS90 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_\
UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS91 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS92 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS93 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVA\
UX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS94 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS95 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS96 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS97 __ALARM_ENABLE 0_ _ALA\
RM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS98 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS99 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEASUREMENT_COUNT 64 SMON_MEASUREMENT_LIST BANK_VOLTAGE_GTM_AVTT-GTM_AVTT_202_GTM_AVTT_203_\
GTM_AVTT_204_GTM_AVTT_205_GTM_AVTT_206#GTYP_AVTT-GTYP_AVTT_102_GTYP_AVTT_103_GTYP_AVTT_104_GTYP_AVTT_105_GTYP_AVTT_106_GTYP_AVTT_200_GTYP_AVTT_201#VCC-GTM_AVCC_202_GTM_AVCC_203_GTM_AVCC_204_GTM_AVCC_205_GTM_AVCC_206_GTYP_AVCC_102_GTYP_AVCC_103_GTYP_AVCC_104_GTYP_AVCC_105_GTYP_AVCC_106_GTYP_AVCC_200_GTYP_AVCC_201#VCCAUX-GTM_AVCCAUX_202_GTM_AVCCAUX_203_GTM_AVCCAUX_204_GTM_AVCCAUX_205_GTM_AVCCAUX_206_GTYP_AVCCAUX_102_GTYP_AVCCAUX_103_GTYP_AVCCAUX_104_GTYP_AVCCAUX_105_GTYP_AVCCAUX_106_GTYP_AVCCAUX_2\
00_GTYP_AVCCAUX_201#VCCO-VCCO_500_VCCO_501_VCCO_502_VCCO_503_VCCO_700_VCCO_701_VCCO_702_VCCO_703_VCCO_704_VCCO_705_VCCO_706_VCCO_707_VCCO_708_VCCO_709_VCCO_710_VCCO_711_VCCO_712|DEDICATED_PAD_VP-VP_VN|SUPPLY_VOLTAGE_VCC-VCC_BATT_VCC_PMC_VCC_PSFP_VCC_PSLP_VCC_RAM_VCC_SOC#VCCAUX-VCCAUX_VCCAUX_PMC_VCCAUX_SMON#VCCINT-VCCINT SMON_OT __THRESHOLD_LOWER -55_ _THRESHOLD_UPPER 125__ SMON_REFERENCE_SOURCE Internal SMON_TEMP_AVERAGING_SAMPLES 0 SMON_TEMP_THRESHOLD 0 SMON_USER_TEMP __THRESHOLD_LOWER 0_ _THRE\
SHOLD_UPPER 125_ _USER_ALARM_TYPE window__ SMON_VAUX_CH0 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH0_ _SUPPLY_NUM 0__ SMON_VAUX_CH1 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH1_ _SUPPLY_NUM 0__ SMON_VAUX_CH10 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0\
_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH10_ _SUPPLY_NUM 0__ SMON_VAUX_CH11 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH11_ _SUPPLY_NUM 0__ SMON_VAUX_CH12 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH12_ _SUPPLY_NUM 0__ SMON_VAUX_CH13 __ALARM_ENABLE 0\
_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH13_ _SUPPLY_NUM 0__ SMON_VAUX_CH14 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH14_ _SUPPLY_NUM 0__ SMON_VAUX_CH15 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME \
VAUX_CH15_ _SUPPLY_NUM 0__ SMON_VAUX_CH2 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH2_ _SUPPLY_NUM 0__ SMON_VAUX_CH3 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH3_ _SUPPLY_NUM 0__ SMON_VAUX_CH4 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_\
500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH4_ _SUPPLY_NUM 0__ SMON_VAUX_CH5 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH5_ _SUPPLY_NUM 0__ SMON_VAUX_CH6 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH6_ _SUPPLY_NUM 0__ SMON_VAUX_CH7 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALAR\
M_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH7_ _SUPPLY_NUM 0__ SMON_VAUX_CH8 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH8_ _SUPPLY_NUM 0__ SMON_VAUX_CH9 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH9_ _SUPPLY_NUM 0__ S\
MON_VAUX_IO_BANK MIO_BANK0 SMON_VOLTAGE_AVERAGING_SAMPLES None SPP_PSPMC_FROM_CORE_WIDTH 12000 SPP_PSPMC_TO_CORE_WIDTH 12000 SUBPRESET1 Custom USE_UART0_IN_DEVICE_BOOT 0,PS_PMC_CONFIG_INTERNAL=AURORA_LINE_RATE_GPBS 12.5 BOOT_MODE Custom BOOT_SECONDARY_PCIE_ENABLE 0 CLOCK_MODE Custom COHERENCY_MODE Custom CPM_PCIE0_MODES None CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH X4 CPM_PCIE0_TANDEM None CPM_PCIE1_MODES None CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH X4 DDR_MEMORY_MODE Custom DEBUG_MODE Custom DESIGN_MO\
DE 1 DEVICE_INTEGRITY_MODE Custom DIS_AUTO_POL_CHECK 0 GT_REFCLK_MHZ 156.25 INIT_CLK_MHZ 125 INV_POLARITY 0 IO_CONFIG_MODE Custom JTAG_USERCODE 0x0 OT_EAM_RESP SRST PCIE_APERTURES_DUAL_ENABLE 0 PCIE_APERTURES_SINGLE_ENABLE 1 PERFORMANCE_MODE Custom PL_SEM_GPIO_ENABLE 0 PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_BANK_0_IO_STANDARD LVCMOS1.8 PMC_BANK_1_IO_STANDARD LVCMOS1.8 PMC_CIPS_MODE ADVANCE PMC_CLKMON0_CONFIG __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_\
 _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON0_CONFIG_1 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON0_CONFIG_2 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON0_CONFIG_3 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON1_CONFIG __BASE\
 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON1_CONFIG_1 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON1_CONFIG_2 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON1_CONFIG_3 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL R\
EF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON2_CONFIG __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON2_CONFIG_1 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON2_CONFIG_2 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ \
PMC_CLKMON2_CONFIG_3 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON3_CONFIG __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON3_CONFIG_1 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON3_CONFIG_2 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CL\
KA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON3_CONFIG_3 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON4_CONFIG __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON4_CONFIG_1 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHO\
LD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON4_CONFIG_2 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON4_CONFIG_3 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON5_CONFIG __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON5_CONFIG_1 __BASE 10000_ _\
BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON5_CONFIG_2 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON5_CONFIG_3 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON6_CONFIG __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _EN\
ABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON6_CONFIG_1 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON6_CONFIG_2 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON6_CONFIG_3 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMO\
N7_CONFIG __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON7_CONFIG_1 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON7_CONFIG_2 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CLKMON7_CONFIG_3 __BASE 10000_ _BASE_CLK_SRC REF_CLK_ _CLKA_FREQ 1\
000_ _CLKA_SEL REF_CLK_ _ENABLE 0_ _INTR 0_ _THRESHOLD_L 0_ _THRESHOLD_U 0__ PMC_CORE_SUBSYSTEM_LOAD 0.0 PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_CFU_REF_CTRL_DIVISOR0 6 PMC_CRP_CFU_REF_CTRL_FREQMHZ 300 PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 3 PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_FREQMHZ 100.000000 PMC_CRP_EFUSE_\
REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 33.333000 PMC_CRP_HSM0_REF_CTRL_DIVISOR0 30 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.333 PMC_CRP_HSM0_REF_CTRL_SRCSEL NPLL PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 132.049957 PMC_CRP_HSM1_REF_CTRL_DIVISOR0 13 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.333 PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_DIVISOR0 12 PMC_CRP_I2C_REF_CTRL_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_SRCSEL PPLL PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 143\
.054123 PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 12 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 150 PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 999.989990 PMC_CRP_NOC_REF_CTRL_FREQMHZ 1000 PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_NPI_REF_CTRL_DIVISOR0 6 PMC_CRP_NPI_REF_CTRL_FREQMHZ 300 PMC_CRP_NPI_REF_CTRL_SRCSEL PPLL PMC_CRP_NPLL_CTRL_CLKOUTDIV 4 PMC_CRP_NPLL_CTRL_FBDIV 120 PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 4 PMC_CRP\
_OSPI_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 429.162384 PMC_CRP_PL0_REF_CTRL_DIVISOR0 4 PMC_CRP_PL0_REF_CTRL_FREQMHZ 433 PMC_CRP_PL0_REF_CTRL_SRCSEL PPLL PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ 249.997498 PMC_CRP_PL1_REF_CTRL_DIVISOR0 4 PMC_CRP_PL1_REF_CTRL_FREQMHZ 250 PMC_CRP_PL1_REF_CTRL_SRCSEL NPLL PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL2_REF_CTRL_DIVISOR0 3 PMC_CRP_PL2_REF\
_CTRL_FREQMHZ 400 PMC_CRP_PL2_REF_CTRL_SRCSEL PPLL PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL3_REF_CTRL_DIVISOR0 3 PMC_CRP_PL3_REF_CTRL_FREQMHZ 400 PMC_CRP_PL3_REF_CTRL_SRCSEL PPLL PMC_CRP_PL5_REF_CTRL_FREQMHZ 400 PMC_CRP_PPLL_CTRL_CLKOUTDIV 2 PMC_CRP_PPLL_CTRL_FBDIV 103 PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 3 PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_QSPI_REF_CTRL_DIVISOR0 6 PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300 PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_\
SDIO0_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO0_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO1_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_SRCSEL PPLL PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ 1.000000 PMC_CRP_SWITCH_TIMEOUT_C\
TRL_DIVISOR0 100 PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ 1 PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ 286.108246 PMC_CRP_SYSMON_REF_CTRL_FREQMHZ 286.108246 PMC_CRP_SYSMON_REF_CTRL_SRCSEL NPI_REF_CLK PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6 PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ 0.200000 PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 500 PMC_CRP_USB_\
SUSPEND_CTRL_FREQMHZ 0.2 PMC_CRP_USB_SUSPEND_CTRL_SRCSEL IRO_CLK/4 PMC_EXTERNAL_TAMPER __ENABLE 0_ _IO NONE__ PMC_EXTERNAL_TAMPER_1 __ENABLE 0_ _IO None__ PMC_EXTERNAL_TAMPER_2 __ENABLE 0_ _IO None__ PMC_EXTERNAL_TAMPER_3 __ENABLE 0_ _IO None__ PMC_GLITCH_CONFIG __DEPTH_SENSITIVITY 1_ _MIN_PULSE_WIDTH 0.5_ _TYPE EFUSE_ _VCC_PMC_VALUE 0.88__ PMC_GLITCH_CONFIG_1 __DEPTH_SENSITIVITY 1_ _MIN_PULSE_WIDTH 0.5_ _TYPE EFUSE_ _VCC_PMC_VALUE 0.88__ PMC_GLITCH_CONFIG_2 __DEPTH_SENSITIVITY 1_ _MIN_PULSE_WID\
TH 0.5_ _TYPE EFUSE_ _VCC_PMC_VALUE 0.88__ PMC_GLITCH_CONFIG_3 __DEPTH_SENSITIVITY 1_ _MIN_PULSE_WIDTH 0.5_ _TYPE EFUSE_ _VCC_PMC_VALUE 0.88__ PMC_GPIO0_MIO_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 0 .. 25___ PMC_GPIO1_MIO_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 26 .. 51___ PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0 PMC_GPIO_EMIO_WIDTH 64 PMC_GPIO_EMIO_WIDTH_HDL 64 PMC_GPI_ENABLE 0 PMC_GPI_WIDTH 32 PMC_GPO_ENABLE 0 PMC_GPO_WIDTH 32 PMC_HSM0_CLK_ENABLE 1 PMC_HSM0_CLK_OUT_ENABLE 0 PMC_HSM1_CLK_ENABLE 1 PMC_HSM1_CLK\
_OUT_ENABLE 0 PMC_I2CPMC_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 2 .. 3___ PMC_MIO0 __AUX_IO 0_ _DIRECTION out_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO1 __AUX_IO 0_ _DIRECTION inout_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO10 __AUX_IO 0_ _DIRECTION inout_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO11 __A\
UX_IO 0_ _DIRECTION inout_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO12 __AUX_IO 0_ _DIRECTION out_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO13 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO14 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SC\
HMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO15 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO16 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO17 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO18 __AUX_IO 0_ _DIRECTION in_ _DRIVE_S\
TRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO19 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO2 __AUX_IO 0_ _DIRECTION inout_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO20 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unass\
igned__ PMC_MIO21 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO22 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO23 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO24 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default\
_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO25 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO26 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO27 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO28 __AUX_IO 0_ _DIR\
ECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO29 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO3 __AUX_IO 0_ _DIRECTION inout_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO30 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW\
 slow_ _USAGE Unassigned__ PMC_MIO31 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO32 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO33 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO34 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _\
OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO35 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO36 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO37 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO\
38 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Reserved__ PMC_MIO39 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Reserved__ PMC_MIO4 __AUX_IO 0_ _DIRECTION inout_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO40 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _S\
CHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO41 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO42 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO43 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO44 __AUX_IO 0_ _DIRECTION in_ _DRIVE_\
STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO45 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO46 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO47 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unass\
igned__ PMC_MIO48 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO49 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO5 __AUX_IO 0_ _DIRECTION out_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO50 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_\
 _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO51 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO6 __AUX_IO 0_ _DIRECTION out_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW slow_ _USAGE Unassigned__ PMC_MIO7 __AUX_IO 0_ _DIRECTION out_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO8 __AUX_IO 0_ _DIREC\
TION inout_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO9 __AUX_IO 0_ _DIRECTION inout_ _DRIVE_STRENGTH 12mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 1_ _SLEW fast_ _USAGE Reserved__ PMC_MIO_EN_FOR_PL_PCIE 0 PMC_MIO_TREE_PERIPHERALS QSPI#QSPI#QSPI#QSPI#QSPI#QSPI##QSPI#QSPI#QSPI#QSPI#QSPI#QSPI###########################PCIE###################################### PMC_MIO_TREE_SIGNALS qspi0_clk#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qs\
pi0_io[0]#qspi0_cs_b##qspi1_cs_b#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#qspi1_clk###########################reset2_n###################################### PMC_NOC_PMC_ADDR_WIDTH 64 PMC_NOC_PMC_DATA_WIDTH 128 PMC_OSPI_COHERENCY 0 PMC_OSPI_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 0 .. 11__ _MODE Single__ PMC_OSPI_ROUTE_THROUGH_FPD 0 PMC_OT_CHECK __DELAY 0_ _ENABLE 1__ PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PMC_PMC_NOC_ADDR_WIDTH 64 PMC_PMC_NOC_DATA_WIDTH 128 PMC_QSPI_COHERENCY 0 PMC_QSPI_FBCLK __EN\
ABLE 0_ _IO _PMC_MIO 6___ PMC_QSPI_PERIPHERAL_DATA_MODE x4 PMC_QSPI_PERIPHERAL_ENABLE 1 PMC_QSPI_PERIPHERAL_MODE _Dual Parallel_ PMC_QSPI_ROUTE_THROUGH_FPD 0 PMC_RAM_CFU_REF_CTRL_CSCAN_ACT_FREQMHZ 100 PMC_RAM_CFU_REF_CTRL_CSCAN_DIVISOR0 3 PMC_RAM_CFU_REF_CTRL_CSCAN_FREQMHZ 300 PMC_RAM_CFU_REF_CTRL_CSCAN_SRCSEL PPLL PMC_REF_CLK_FREQMHZ 33.333 PMC_SD0 __CD_ENABLE 0_ _CD_IO _PMC_MIO 24__ _POW_ENABLE 0_ _POW_IO _PMC_MIO 17__ _RESET_ENABLE 0_ _RESET_IO _PMC_MIO 17__ _WP_ENABLE 0_ _WP_IO _PMC_MIO 25__\
_ PMC_SD0_COHERENCY 0 PMC_SD0_DATA_TRANSFER_MODE 4Bit PMC_SD0_PERIPHERAL __CLK_100_SDR_OTAP_DLY 0x00_ _CLK_200_SDR_OTAP_DLY 0x00_ _CLK_50_DDR_ITAP_DLY 0x00_ _CLK_50_DDR_OTAP_DLY 0x00_ _CLK_50_SDR_ITAP_DLY 0x00_ _CLK_50_SDR_OTAP_DLY 0x00_ _ENABLE 0_ _IO _PMC_MIO 13 .. 25___ PMC_SD0_ROUTE_THROUGH_FPD 0 PMC_SD0_SLOT_TYPE _SD 2.0_ PMC_SD0_SPEED_MODE _default speed_ PMC_SD1 __CD_ENABLE 0_ _CD_IO _PMC_MIO 2__ _POW_ENABLE 0_ _POW_IO _PMC_MIO 12__ _RESET_ENABLE 0_ _RESET_IO _PMC_MIO 12__ _WP_ENABLE 0_ _\
WP_IO _PMC_MIO 1___ PMC_SD1_COHERENCY 0 PMC_SD1_DATA_TRANSFER_MODE 4Bit PMC_SD1_PERIPHERAL __CLK_100_SDR_OTAP_DLY 0x00_ _CLK_200_SDR_OTAP_DLY 0x00_ _CLK_50_DDR_ITAP_DLY 0x00_ _CLK_50_DDR_OTAP_DLY 0x00_ _CLK_50_SDR_ITAP_DLY 0x00_ _CLK_50_SDR_OTAP_DLY 0x00_ _ENABLE 0_ _IO _PMC_MIO 0 .. 11___ PMC_SD1_ROUTE_THROUGH_FPD 0 PMC_SD1_SLOT_TYPE _SD 2.0_ PMC_SD1_SPEED_MODE _default speed_ PMC_SHOW_CCI_SMMU_SETTINGS 0 PMC_SMAP_PERIPHERAL __ENABLE 0_ _IO _32 Bit___ PMC_TAMPER_EXTMIO_ENABLE 0 PMC_TAMPER_EXTMI\
O_ERASE_BBRAM 0 PMC_TAMPER_EXTMIO_RESPONSE _SYS INTERRUPT_ PMC_TAMPER_GLITCHDETECT_ENABLE 0 PMC_TAMPER_GLITCHDETECT_ENABLE_1 0 PMC_TAMPER_GLITCHDETECT_ENABLE_2 0 PMC_TAMPER_GLITCHDETECT_ENABLE_3 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_GLITCHDETECT_RESPONSE _SYS INTERRUPT_ PMC_TAMPER_GLITCHDETECT_RESPONSE_1 _SYS INTERRUPT_ PMC_TAMPER_GLITCHDETECT_RESPONSE_2 _SYS INTER\
RUPT_ PMC_TAMPER_GLITCHDETECT_RESPONSE_3 _SYS INTERRUPT_ PMC_TAMPER_JTAGDETECT_ENABLE 0 PMC_TAMPER_JTAGDETECT_ENABLE_1 0 PMC_TAMPER_JTAGDETECT_ENABLE_2 0 PMC_TAMPER_JTAGDETECT_ENABLE_3 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_JTAGDETECT_RESPONSE _SYS INTERRUPT_ PMC_TAMPER_JTAGDETECT_RESPONSE_1 _SYS INTERRUPT_ PMC_TAMPER_JTAGDETECT_RESPONSE_2 _SYS INTERRUPT_ PMC_TAMPER_JTAGDET\
ECT_RESPONSE_3 _SYS INTERRUPT_ PMC_TAMPER_SUP0 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 0_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP0_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 0_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP0_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 0_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP0_3 __ADC_MODE none_ _\
AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 0_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 1_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP10 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 10_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP10_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 10_ _\
TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP10_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 10_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP10_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 10_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP11 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 11_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ P\
MC_TAMPER_SUP11_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 11_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP11_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 11_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP11_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 11_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP12 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ \
_SUPPLY_NUM 12_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP12_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 12_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP12_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 12_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP12_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 12_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TA\
MPER_SUP13 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 13_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP13_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 13_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP13_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 13_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP13_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPP\
LY_NUM 13_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP14 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 14_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP14_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 14_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP14_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 14_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLT\
AGE none__ PMC_TAMPER_SUP14_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 14_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP15 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 15_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP15_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 15_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP15_2 __ADC_MODE none_ _AVG_ENABLE 0_\
 _ENABLE 0_ _SUPPLY_NUM 15_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP15_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 15_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP16 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 16_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP16_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 16_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_\
 _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP16_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 16_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP16_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 16_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP17 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 17_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP17_1 __ADC_MODE non\
e_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 17_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP17_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 17_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP17_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 17_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP18 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 18_ _TH_HIGH 0_ _TH_\
LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP18_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 18_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP18_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 18_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP18_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 18_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP19 __ADC_MODE none_ _AVG\
_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 19_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP19_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 19_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP19_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 19_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP19_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 19_ _TH_HIGH 0_ _TH_LOW 0\
_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP1_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 1_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP1_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 1_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP1_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 1_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP2 __ADC_MODE none_ _AVG_ENABLE 0_ _\
ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 2_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP20 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 20_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP20_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 20_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP20_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 20_ _TH_HIGH 0_ \
_TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP20_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 20_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP21 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 21_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP21_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 21_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_S\
UP21_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 21_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP21_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 21_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP22 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 22_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP22_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM\
 22_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP22_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 22_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP22_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 22_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP23 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 23_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE no\
ne__ PMC_TAMPER_SUP23_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 23_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP23_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 23_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP23_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 23_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP24 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P \
none_ _SUPPLY_NUM 24_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP24_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 24_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP24_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 24_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP24_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 24_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ \
PMC_TAMPER_SUP25 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 25_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP25_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 25_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP25_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 25_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP25_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_\
 _SUPPLY_NUM 25_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP26 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 26_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP26_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 26_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP26_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 26_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_\
 _VOLTAGE none__ PMC_TAMPER_SUP26_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 26_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP27 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 27_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP27_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 27_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP27_2 __ADC_MODE none_ _AVG_ENA\
BLE 0_ _ENABLE 0_ _SUPPLY_NUM 27_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP27_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 27_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP28 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 28_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP28_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 28_ _TH_HIGH 0_ _TH_LOW 0_ _TH_\
MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP28_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 28_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP28_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 28_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP29 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 29_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP29_1 __ADC_MO\
DE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 29_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP29_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 29_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP29_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 29_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP2_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 2_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ \
_TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP2_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 2_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP2_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 2_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 3_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP30 __ADC_MODE none_ _AVG_E\
NABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 30_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP30_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 30_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP30_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 30_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP30_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 30_ _TH_HIGH 0_ _TH_LOW 0_ \
_TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP31 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 31_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP31_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 31_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP31_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 31_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP31_3 __AD\
C_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 31_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP3_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 3_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP3_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 3_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP3_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 3_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ \
_TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP4 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 4_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP4_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 4_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP4_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 4_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP4_3 __ADC_MODE none_ _AVG_\
ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 4_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP5 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 5_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP5_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 5_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP5_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 5_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX \
0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP5_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 5_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP6 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 6_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP6_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 6_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP6_2 __ADC_MODE none_ _A\
VG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 6_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP6_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 6_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP7 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 7_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP7_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 7_ _TH_HIGH 0_ _TH_LOW 0_ _TH_M\
AX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP7_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 7_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP7_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 7_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP8 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 8_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP8_1 __ADC_MODE none_\
 _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 8_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP8_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 8_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP8_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 8_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP9 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _IO_N none_ _IO_P none_ _SUPPLY_NUM 9_ _TH_HIGH 0_ _TH_LOW 0_ _T\
H_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP9_1 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 9_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP9_2 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 9_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP9_3 __ADC_MODE none_ _AVG_ENABLE 0_ _ENABLE 0_ _SUPPLY_NUM 9_ _TH_HIGH 0_ _TH_LOW 0_ _TH_MAX 0_ _TH_MIN 0_ _VOLTAGE none__ PMC_TAMPER_SUP_0_31_ENABLE 0 PMC_TAMPER_SUP_0_31_ENAB\
LE_1 0 PMC_TAMPER_SUP_0_31_ENABLE_2 0 PMC_TAMPER_SUP_0_31_ENABLE_3 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_1 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_2 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_3 0 PMC_TAMPER_SUP_0_31_RESPONSE _SYS INTERRUPT_ PMC_TAMPER_SUP_0_31_RESPONSE_1 _SYS INTERRUPT_ PMC_TAMPER_SUP_0_31_RESPONSE_2 _SYS INTERRUPT_ PMC_TAMPER_SUP_0_31_RESPONSE_3 _SYS INTERRUPT_ PMC_TAMPER_TEMPERATURE_ENABLE 0 PMC_TAMPER_TEMPERATURE_ENABLE_1 0 PMC_TAMPER_TEMPERATURE_ENABLE_2 0 PMC\
_TAMPER_TEMPERATURE_ENABLE_3 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_1 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_2 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_3 0 PMC_TAMPER_TEMPERATURE_RESPONSE _SYS INTERRUPT_ PMC_TAMPER_TEMPERATURE_RESPONSE_1 _SYS INTERRUPT_ PMC_TAMPER_TEMPERATURE_RESPONSE_2 _SYS INTERRUPT_ PMC_TAMPER_TEMPERATURE_RESPONSE_3 _SYS INTERRUPT_ PMC_USE_CFU_SEU 0 PMC_USE_NOC_PMC_AXI0 0 PMC_USE_NOC_PMC_AXI1 0 PMC_USE_NOC_PMC_AXI2 0 PMC_USE_NOC_PMC_AXI3 0 PMC_USE\
_PL_PMC_AUX_REF_CLK 0 PMC_USE_PMC_NOC_AXI0 0 PMC_USE_PMC_NOC_AXI1 0 PMC_USE_PMC_NOC_AXI2 0 PMC_USE_PMC_NOC_AXI3 0 PMC_WDT_PERIOD 100 PMC_WDT_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 0___ POWER_REPORTING_MODE Custom PSPMC_MANUAL_CLK_ENABLE 0 PS_A72_ACTIVE_BLOCKS 0 PS_A72_LOAD 0.0 PS_BANK_2_IO_STANDARD LVCMOS1.8 PS_BANK_3_IO_STANDARD LVCMOS1.8 PS_BOARD_INTERFACE Custom PS_CAN0_CLK __ENABLE 0_ _IO _PMC_MIO 0___ PS_CAN0_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 8 .. 9___ PS_CAN1_CLK __ENABLE 0_ _IO _PMC_MIO 0_\
__ PS_CAN1_PERIPHERAL __ENABLE 0_ _IO _PS_MIO 16 .. 17___ PS_CRF_ACPU_CTRL_ACT_FREQMHZ 1349.986450 PS_CRF_ACPU_CTRL_DIVISOR0 1 PS_CRF_ACPU_CTRL_FREQMHZ 1350 PS_CRF_ACPU_CTRL_SRCSEL APLL PS_CRF_APLL_CTRL_CLKOUTDIV 2 PS_CRF_APLL_CTRL_FBDIV 81 PS_CRF_APLL_CTRL_SRCSEL REF_CLK PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 4 PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRF_DBG_FPD_CTRL_DIVISOR0 2 PS_CRF_DBG_FPD_CTRL_FREQMHZ 400 PS_CRF_DBG_FPD_CTRL_SRCSEL RPLL PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ 300 PS_CRF_DBG_TRACE\
_CTRL_DIVISOR0 3 PS_CRF_DBG_TRACE_CTRL_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ 149.998489 PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 9 PS_CRF_FPD_LSBUS_CTRL_FREQMHZ 150 PS_CRF_FPD_LSBUS_CTRL_SRCSEL APLL PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 799.992004 PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ 825 PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL RPLL PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_DIVISOR0 12 PS_CRL_CAN0_REF_CTRL_FREQMHZ 100 \
PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_DIVISOR0 12 PS_CRL_CAN1_REF_CTRL_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_SRCSEL PPLL PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 572.216492 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 1 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 600 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 572.216492 PS_CRL_CPU_R5_CTRL_DIVISOR0 1 PS_CRL_CPU_R5_CTRL_FREQMHZ 600 PS_CRL_CPU_R5_CTRL_SRCSEL PPLL PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ 399\
.996002 PS_CRL_DBG_LPD_CTRL_DIVISOR0 4 PS_CRL_DBG_LPD_CTRL_FREQMHZ 400 PS_CRL_DBG_LPD_CTRL_SRCSEL RPLL PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 4 PS_CRL_DBG_TSTMP_CTRL_FREQMHZ 400 PS_CRL_DBG_TSTMP_CTRL_SRCSEL RPLL PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_DIVISOR0 12 PS_CRL_GEM0_REF_CTRL_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_SRCSEL RPLL PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_DIVISOR0 12 PS_CRL_GEM1_REF_CTRL_FREQMHZ 125 PS_CRL_GEM1_\
REF_CTRL_SRCSEL RPLL PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 6 PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_SRCSEL RPLL PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_DIVISOR0 12 PS_CRL_I2C0_REF_CTRL_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_SRCSEL PPLL PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_DIVISOR0 12 PS_CRL_I2C1_REF_CTRL_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_SRCSEL PPLL PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ 249.997498 PS_CRL_IOU_SWI\
TCH_CTRL_DIVISOR0 1 PS_CRL_IOU_SWITCH_CTRL_FREQMHZ 250 PS_CRL_IOU_SWITCH_CTRL_SRCSEL NPLL PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ 145.453094 PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 11 PS_CRL_LPD_LSBUS_CTRL_FREQMHZ 150 PS_CRL_LPD_LSBUS_CTRL_SRCSEL RPLL PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 572.216492 PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ 600 PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL PPLL PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_PSM_REF_CTRL_DIVISOR0 4 PS_CRL_PSM_REF_CTRL_FRE\
QMHZ 400 PS_CRL_PSM_REF_CTRL_SRCSEL RPLL PS_CRL_RPLL_CTRL_CLKOUTDIV 2 PS_CRL_RPLL_CTRL_FBDIV 96 PS_CRL_RPLL_CTRL_SRCSEL REF_CLK PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 2 PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_DIVISOR0 6 PS_CRL_SPI0_REF_CTRL_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_SRCSEL PPLL PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_DIVISOR0 6 PS_CRL_SPI1_REF_CTRL_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_SRCSEL PPLL PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ 99.999001 PS_CRL_TIMESTAMP_RE\
F_CTRL_DIVISOR0 16 PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ 100 PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL RPLL PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_DIVISOR0 12 PS_CRL_UART0_REF_CTRL_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_SRCSEL PPLL PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_DIVISOR0 12 PS_CRL_UART1_REF_CTRL_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_SRCSEL PPLL PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 60 PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ 20 PS_CRL_USB0_\
BUS_REF_CTRL_SRCSEL PPLL PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 60 PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ 10 PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL PPLL PS_DDRC_ENABLE 1 PS_DDR_RAM_HIGHADDR_OFFSET 0x800000000 PS_DDR_RAM_LOWADDR_OFFSET 0x80000000 PS_ENET0_MDIO __ENABLE 0_ _IO _PMC_MIO 50 .. 51___ PS_ENET0_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 26 .. 37___ PS_ENET1_MDIO __ENABLE 0_ _IO _PMC_MIO 50 .. 51___ PS_ENET1_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 38 .. 49___ PS_EN_AXI_ST\
ATUS_PORTS 0 PS_EN_PORTS_CONTROLLER_BASED 0 PS_EXPAND_CORESIGHT 0 PS_EXPAND_FPD_SLAVES 0 PS_EXPAND_GIC 0 PS_EXPAND_LPD_SLAVES 0 PS_FPD_INTERCONNECT_LOAD 0.0 PS_FTM_CTI_IN0 0 PS_FTM_CTI_IN1 0 PS_FTM_CTI_IN2 0 PS_FTM_CTI_IN3 0 PS_FTM_CTI_OUT0 0 PS_FTM_CTI_OUT1 0 PS_FTM_CTI_OUT2 0 PS_FTM_CTI_OUT3 0 PS_GEM0_COHERENCY 0 PS_GEM0_ROUTE_THROUGH_FPD 0 PS_GEM0_TSU_INC_CTRL 3 PS_GEM1_COHERENCY 0 PS_GEM1_ROUTE_THROUGH_FPD 0 PS_GEM_TSU __ENABLE 0_ _IO _PS_MIO 24___ PS_GEM_TSU_CLK_PORT_PAIR 0 PS_GEN_IPI0_ENAB\
LE 0 PS_GEN_IPI0_MASTER A72 PS_GEN_IPI1_ENABLE 0 PS_GEN_IPI1_MASTER A72 PS_GEN_IPI2_ENABLE 0 PS_GEN_IPI2_MASTER A72 PS_GEN_IPI3_ENABLE 0 PS_GEN_IPI3_MASTER A72 PS_GEN_IPI4_ENABLE 0 PS_GEN_IPI4_MASTER A72 PS_GEN_IPI5_ENABLE 0 PS_GEN_IPI5_MASTER A72 PS_GEN_IPI6_ENABLE 0 PS_GEN_IPI6_MASTER A72 PS_GEN_IPI_PMCNOBUF_ENABLE 1 PS_GEN_IPI_PMCNOBUF_MASTER PMC PS_GEN_IPI_PMC_ENABLE 1 PS_GEN_IPI_PMC_MASTER PMC PS_GEN_IPI_PSM_ENABLE 1 PS_GEN_IPI_PSM_MASTER PSM PS_GPIO2_MIO_PERIPHERAL __ENABLE 0_ _IO _PS_MIO \
0 .. 25___ PS_GPIO_EMIO_PERIPHERAL_ENABLE 0 PS_GPIO_EMIO_WIDTH 32 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC 1 PS_I2C0_PERIPHERAL __ENABLE 0_ _IO _PS_MIO 2 .. 3___ PS_I2C1_PERIPHERAL __ENABLE 0_ _IO _PS_MIO 0 .. 1___ PS_I2CSYSMON_PERIPHERAL __ENABLE 0_ _IO _PS_MIO 23 .. 24___ PS_IRQ_USAGE __CH0 0_ _CH1 0_ _CH10 0_ _CH11 0_ _CH12 0_ _CH13 0_ _CH14 0_ _CH15 0_ _CH2 0_ _CH3 0_ _CH4 0_ _CH5 0_ \
_CH6 0_ _CH7 0_ _CH8 0_ _CH9 0__ PS_KAT_ENABLE 1 PS_KAT_ENABLE_1 1 PS_KAT_ENABLE_2 1 PS_KAT_ENABLE_3 1 PS_LPDMA0_COHERENCY 0 PS_LPDMA0_ROUTE_THROUGH_FPD 0 PS_LPDMA1_COHERENCY 0 PS_LPDMA1_ROUTE_THROUGH_FPD 0 PS_LPDMA2_COHERENCY 0 PS_LPDMA2_ROUTE_THROUGH_FPD 0 PS_LPDMA3_COHERENCY 0 PS_LPDMA3_ROUTE_THROUGH_FPD 0 PS_LPDMA4_COHERENCY 0 PS_LPDMA4_ROUTE_THROUGH_FPD 0 PS_LPDMA5_COHERENCY 0 PS_LPDMA5_ROUTE_THROUGH_FPD 0 PS_LPDMA6_COHERENCY 0 PS_LPDMA6_ROUTE_THROUGH_FPD 0 PS_LPDMA7_COHERENCY 0 PS_LPDMA7_R\
OUTE_THROUGH_FPD 0 PS_LPD_DMA_CHANNEL_ENABLE __CH0 0_ _CH1 0_ _CH2 0_ _CH3 0_ _CH4 0_ _CH5 0_ _CH6 0_ _CH7 0__ PS_LPD_DMA_CH_TZ __CH0 NonSecure_ _CH1 NonSecure_ _CH2 NonSecure_ _CH3 NonSecure_ _CH4 NonSecure_ _CH5 NonSecure_ _CH6 NonSecure_ _CH7 NonSecure__ PS_LPD_DMA_ENABLE 0 PS_LPD_INTERCONNECT_LOAD 0.0 PS_MIO0 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO1 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _\
OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO10 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO11 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO12 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO13 _\
_AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO14 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO15 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO16 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMI\
TT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO17 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO18 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO19 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO2 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH \
8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO20 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO21 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO22 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_M\
IO23 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO24 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO25 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO3 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _\
SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO4 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO5 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO6 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO7 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGT\
H 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO8 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_MIO9 __AUX_IO 0_ _DIRECTION in_ _DRIVE_STRENGTH 8mA_ _OUTPUT_DATA default_ _PULL pullup_ _SCHMITT 0_ _SLEW slow_ _USAGE Unassigned__ PS_M_AXI_FPD_DATA_WIDTH 128 PS_M_AXI_GP4_DATA_WIDTH 128 PS_M_AXI_LPD_DATA_WIDTH 128 PS_NOC_PS_CCI_DATA_WIDTH 128 PS_NOC_PS_NCI_DATA_WIDTH 128\
 PS_NOC_PS_PCI_DATA_WIDTH 128 PS_NOC_PS_PMC_DATA_WIDTH 128 PS_NUM_F2P0_INTR_INPUTS 1 PS_NUM_F2P1_INTR_INPUTS 1 PS_NUM_FABRIC_RESETS 1 PS_OCM_ACTIVE_BLOCKS 0 PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 1 PS_PCIE_EP_RESET1_IO None PS_PCIE_EP_RESET2_IO _PMC_MIO 39_ PS_PCIE_PERIPHERAL_ENABLE 0 PS_PCIE_RESET __ENABLE 1__ PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET1_IO_DIR output PS_PCIE_ROOT_RESET1_POLARITY _Active Low_ PS_PCIE_ROOT_RESET2_IO None PS_PCIE_ROOT_RESET2_IO_DIR output PS_P\
CIE_ROOT_RESET2_POLARITY _Active Low_ PS_PL_CONNECTIVITY_MODE Custom PS_PL_DONE 0 PS_PL_PASS_AXPROT_VALUE 0 PS_PMCPL_CLK0_BUF 1 PS_PMCPL_CLK1_BUF 1 PS_PMCPL_CLK2_BUF 1 PS_PMCPL_CLK3_BUF 1 PS_PMCPL_IRO_CLK_BUF 1 PS_PMU_PERIPHERAL_ENABLE 0 PS_PS_ENABLE 0 PS_PS_NOC_CCI_DATA_WIDTH 128 PS_PS_NOC_NCI_DATA_WIDTH 128 PS_PS_NOC_PCI_DATA_WIDTH 128 PS_PS_NOC_PMC_DATA_WIDTH 128 PS_PS_NOC_RPU_DATA_WIDTH 128 PS_R5_ACTIVE_BLOCKS 0 PS_R5_LOAD 0.0 PS_RPU_COHERENCY 0 PS_SLR_TYPE master PS_SMON_PL_PORTS_ENABLE 0 P\
S_SPI0 __GRP_SS0_ENABLE 0_ _GRP_SS0_IO _PMC_MIO 15__ _GRP_SS1_ENABLE 0_ _GRP_SS1_IO _PMC_MIO 14__ _GRP_SS2_ENABLE 0_ _GRP_SS2_IO _PMC_MIO 13__ _PERIPHERAL_ENABLE 0_ _PERIPHERAL_IO _PMC_MIO 12 .. 17___ PS_SPI1 __GRP_SS0_ENABLE 0_ _GRP_SS0_IO _PS_MIO 9__ _GRP_SS1_ENABLE 0_ _GRP_SS1_IO _PS_MIO 8__ _GRP_SS2_ENABLE 0_ _GRP_SS2_IO _PS_MIO 7__ _PERIPHERAL_ENABLE 0_ _PERIPHERAL_IO _PS_MIO 6 .. 11___ PS_S_AXI_ACE_DATA_WIDTH 128 PS_S_AXI_ACP_DATA_WIDTH 128 PS_S_AXI_FPD_DATA_WIDTH 128 PS_S_AXI_GP2_DATA_WID\
TH 128 PS_S_AXI_LPD_DATA_WIDTH 128 PS_TCM_ACTIVE_BLOCKS 0 PS_TIE_MJTAG_TCK_TO_GND 1 PS_TRACE_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 30 .. 47___ PS_TRACE_WIDTH 2Bit PS_TRISTATE_INVERTED 0 PS_TTC0_CLK __ENABLE 0_ _IO _PS_MIO 6___ PS_TTC0_PERIPHERAL_ENABLE 0 PS_TTC0_REF_CTRL_ACT_FREQMHZ 50 PS_TTC0_REF_CTRL_FREQMHZ 50 PS_TTC0_WAVEOUT __ENABLE 0_ _IO _PS_MIO 7___ PS_TTC1_CLK __ENABLE 0_ _IO _PS_MIO 12___ PS_TTC1_PERIPHERAL_ENABLE 0 PS_TTC1_REF_CTRL_ACT_FREQMHZ 50 PS_TTC1_REF_CTRL_FREQMHZ 50 PS_TTC1_WAVE\
OUT __ENABLE 0_ _IO _PS_MIO 13___ PS_TTC2_CLK __ENABLE 0_ _IO _PS_MIO 2___ PS_TTC2_PERIPHERAL_ENABLE 0 PS_TTC2_REF_CTRL_ACT_FREQMHZ 50 PS_TTC2_REF_CTRL_FREQMHZ 50 PS_TTC2_WAVEOUT __ENABLE 0_ _IO _PS_MIO 3___ PS_TTC3_CLK __ENABLE 0_ _IO _PS_MIO 16___ PS_TTC3_PERIPHERAL_ENABLE 0 PS_TTC3_REF_CTRL_ACT_FREQMHZ 50 PS_TTC3_REF_CTRL_FREQMHZ 50 PS_TTC3_WAVEOUT __ENABLE 0_ _IO _PS_MIO 17___ PS_TTC_APB_CLK_TTC0_SEL APB PS_TTC_APB_CLK_TTC1_SEL APB PS_TTC_APB_CLK_TTC2_SEL APB PS_TTC_APB_CLK_TTC3_SEL APB PS_U\
ART0_BAUD_RATE 115200 PS_UART0_PERIPHERAL __ENABLE 0_ _IO _PS_MIO 0 .. 1___ PS_UART0_RTS_CTS __ENABLE 0_ _IO _PS_MIO 2 .. 3___ PS_UART1_BAUD_RATE 115200 PS_UART1_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 4 .. 5___ PS_UART1_RTS_CTS __ENABLE 0_ _IO _PMC_MIO 6 .. 7___ PS_UNITS_MODE Custom PS_USB3_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 13 .. 25___ PS_USB_COHERENCY 0 PS_USB_ROUTE_THROUGH_FPD 0 PS_USE_ACE_LITE 0 PS_USE_APU_EVENT_BUS 0 PS_USE_APU_INTERRUPT 0 PS_USE_AXI4_EXT_USER_BITS 0 PS_USE_BSCAN_USER1 0 PS_U\
SE_BSCAN_USER2 0 PS_USE_BSCAN_USER3 0 PS_USE_BSCAN_USER4 0 PS_USE_CAPTURE 0 PS_USE_CLK 0 PS_USE_DEBUG_TEST 0 PS_USE_DIFF_RW_CLK_S_AXI_FPD 0 PS_USE_DIFF_RW_CLK_S_AXI_GP2 0 PS_USE_DIFF_RW_CLK_S_AXI_LPD 0 PS_USE_ENET0_PTP 0 PS_USE_ENET1_PTP 0 PS_USE_FIFO_ENET0 0 PS_USE_FIFO_ENET1 0 PS_USE_FIXED_IO 0 PS_USE_FPD_AXI_NOC0 0 PS_USE_FPD_AXI_NOC1 0 PS_USE_FPD_CCI_NOC 0 PS_USE_FPD_CCI_NOC0 0 PS_USE_FPD_CCI_NOC1 0 PS_USE_FPD_CCI_NOC2 0 PS_USE_FPD_CCI_NOC3 0 PS_USE_FTM_GPI 0 PS_USE_FTM_GPO 0 PS_USE_HSDP_PL \
0 PS_USE_MJTAG_TCK_TIE_OFF 0 PS_USE_M_AXI_FPD 1 PS_USE_M_AXI_LPD 0 PS_USE_NOC_FPD_AXI0 0 PS_USE_NOC_FPD_AXI1 0 PS_USE_NOC_FPD_CCI0 0 PS_USE_NOC_FPD_CCI1 0 PS_USE_NOC_LPD_AXI0 0 PS_USE_NOC_PS_PCI_0 0 PS_USE_NOC_PS_PMC_0 0 PS_USE_NPI_CLK 0 PS_USE_NPI_RST 0 PS_USE_PL_FPD_AUX_REF_CLK 0 PS_USE_PL_LPD_AUX_REF_CLK 0 PS_USE_PMC 0 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 1 PS_USE_PMCPL_CLK2 0 PS_USE_PMCPL_CLK3 0 PS_USE_PMCPL_IRO_CLK 0 PS_USE_PSPL_IRQ_FPD 0 PS_USE_PSPL_IRQ_LPD 0 PS_USE_PSPL_IRQ_PMC 0 PS_USE_\
PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_PS_NOC_PMC_0 0 PS_USE_PS_NOC_PMC_1 0 PS_USE_RPU_EVENT 0 PS_USE_RPU_INTERRUPT 0 PS_USE_RTC 0 PS_USE_SMMU 0 PS_USE_STARTUP 0 PS_USE_STM 0 PS_USE_S_ACP_FPD 0 PS_USE_S_AXI_ACE 0 PS_USE_S_AXI_FPD 0 PS_USE_S_AXI_GP2 0 PS_USE_S_AXI_LPD 0 PS_USE_TRACE_ATB 0 PS_WDT0_REF_CTRL_ACT_FREQMHZ 100 PS_WDT0_REF_CTRL_FREQMHZ 100 PS_WDT0_REF_CTRL_SEL NONE PS_WDT1_REF_CTRL_ACT_FREQMHZ 100 PS_WDT1_REF_CTRL_FREQMHZ 100 PS_WDT1_REF_CTRL_SEL NONE PS_WWDT0_CLK __ENABLE 0_ _IO _\
PMC_MIO 0___ PS_WWDT0_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 0 .. 5___ PS_WWDT1_CLK __ENABLE 0_ _IO _PMC_MIO 6___ PS_WWDT1_PERIPHERAL __ENABLE 0_ _IO _PMC_MIO 6 .. 11___ SEM_ERROR_HANDLE_OPTIONS _Detect & Correct_ SEM_EVENT_LOG_OPTIONS _Log & Notify_ SEM_MEM_BUILT_IN_SELF_TEST 0 SEM_MEM_ENABLE_ALL_TEST_FEATURE 0 SEM_MEM_ENABLE_SCAN_AFTER _Immediate Start_ SEM_MEM_GOLDEN_ECC 0 SEM_MEM_GOLDEN_ECC_SW 0 SEM_MEM_SCAN 0 SEM_NPI_BUILT_IN_SELF_TEST 0 SEM_NPI_ENABLE_ALL_TEST_FEATURE 0 SEM_NPI_ENABLE_SCAN_AF\
TER _Immediate Start_ SEM_NPI_GOLDEN_CHECKSUM_SW 0 SEM_NPI_SCAN 0 SEM_TIME_INTERVAL_BETWEEN_SCANS 80 SLR1_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR1_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR1_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR1_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR1_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR1_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR1_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR1_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR1_PMC_HSM0_CLK_ENABLE 1 SLR1_PMC_HSM0_CLK_OUT_ENABLE 0 SLR1_PMC_HSM1\
_CLK_ENABLE 1 SLR1_PMC_HSM1_CLK_OUT_ENABLE 0 SLR2_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR2_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR2_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR2_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR2_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR2_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR2_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR2_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR2_PMC_HSM0_CLK_ENABLE 1 SLR2_PMC_HSM0_CLK_OUT_ENABLE 0 SLR2_PMC_HSM1_CLK_ENABLE 1 SLR2_PMC_HSM1_CLK_OUT_ENABLE 0 SLR3_PMC_CR\
P_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR3_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR3_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR3_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR3_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR3_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR3_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR3_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR3_PMC_HSM0_CLK_ENABLE 1 SLR3_PMC_HSM0_CLK_OUT_ENABLE 0 SLR3_PMC_HSM1_CLK_ENABLE 1 SLR3_PMC_HSM1_CLK_OUT_ENABLE 0 SMON_ALARMS Set_Alarms_On SMON_ENABLE_INT_VOLTAGE_MONITORING 0 SMON\
_ENABLE_TEMP_AVERAGING 0 SMON_HI_PERF_MODE 1 SMON_INTERFACE_TO_USE None SMON_INT_MEASUREMENT_ALARM_ENABLE 0 SMON_INT_MEASUREMENT_AVG_ENABLE 0 SMON_INT_MEASUREMENT_ENABLE 0 SMON_INT_MEASUREMENT_MODE 0 SMON_INT_MEASUREMENT_TH_HIGH 0 SMON_INT_MEASUREMENT_TH_LOW 0 SMON_MEAS0 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVCCAUX_202_ _SUPPLY_NUM 0__ SMON_MEAS1 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _EN\
ABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVCCAUX_203_ _SUPPLY_NUM 0__ SMON_MEAS10 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVTT_202_ _SUPPLY_NUM 0__ SMON_MEAS100 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS101 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _\
SUPPLY_NUM 0__ SMON_MEAS102 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS103 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS104 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS105 __ALARM_ENABLE 0_ _ALARM_LOWER \
0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS106 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS107 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS108 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE No\
ne_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS109 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS11 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVTT_203_ _SUPPLY_NUM 0__ SMON_MEAS110 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS1\
11 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS112 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS113 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS114 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ \
_AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS115 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS116 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS117 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_10\
3_ _SUPPLY_NUM 0__ SMON_MEAS118 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS119 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS12 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVTT_204_ _SUPPLY_NUM 0__ SMON_MEAS120 __ALARM_ENABLE 0_ _ALA\
RM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS121 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS122 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS123 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_\
 _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS124 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS125 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS126 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_M\
EAS127 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS128 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS129 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS13 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.0\
0_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVTT_205_ _SUPPLY_NUM 0__ SMON_MEAS130 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS131 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS132 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVA\
UX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS133 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS134 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS135 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS136 __ALARM_ENABLE 0_ \
_ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS137 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS138 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS139 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABL\
E 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS14 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVTT_206_ _SUPPLY_NUM 0__ SMON_MEAS140 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS141 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0\
__ SMON_MEAS142 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS143 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS144 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS145 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM\
_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS146 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS147 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS148 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT\
_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS149 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS15 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCCAUX_102_ _SUPPLY_NUM 0__ SMON_MEAS150 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS151 __ALA\
RM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS152 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS153 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS154 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE\
_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS155 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS156 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS157 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPP\
LY_NUM 0__ SMON_MEAS158 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS159 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS16 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCCAUX_103_ _SUPPLY_NUM 0__ SMON_MEAS160 __ALARM_ENABLE 0_ _ALARM_L\
OWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS161 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS162 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCINT__ SMON_MEAS163 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCAUX__ SMON_MEAS16\
4 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_RAM__ SMON_MEAS165 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_SOC__ SMON_MEAS166 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_PSFP__ SMON_MEAS167 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipo\
lar__ _NAME VCC_PSLP__ SMON_MEAS168 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCAUX_PMC__ SMON_MEAS169 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_PMC__ SMON_MEAS17 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCCAUX_104_ _SUPPLY_NUM 0__ SMON_MEAS170 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _A\
LARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS171 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS172 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS173 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS174 __ALARM_ENA\
BLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS175 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103__ SMON_MEAS18 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCCAUX_105_ _SUPPLY_NUM 0__ SMON_MEAS19 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V\
 unipolar__ _NAME GTYP_AVCCAUX_106_ _SUPPLY_NUM 0__ SMON_MEAS2 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVCCAUX_204_ _SUPPLY_NUM 0__ SMON_MEAS20 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCCAUX_200_ _SUPPLY_NUM 0__ SMON_MEAS21 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCCAUX_201\
_ _SUPPLY_NUM 0__ SMON_MEAS22 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCC_102_ _SUPPLY_NUM 0__ SMON_MEAS23 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCC_103_ _SUPPLY_NUM 0__ SMON_MEAS24 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCC_104_ _SUPPLY_NUM 0__ SMON_MEAS25 __ALARM_ENA\
BLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCC_105_ _SUPPLY_NUM 0__ SMON_MEAS26 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCC_106_ _SUPPLY_NUM 0__ SMON_MEAS27 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCC_200_ _SUPPLY_NUM 0__ SMON_MEAS28 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.\
00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVCC_201_ _SUPPLY_NUM 0__ SMON_MEAS29 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVTT_102_ _SUPPLY_NUM 0__ SMON_MEAS3 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVCCAUX_205_ _SUPPLY_NUM 0__ SMON_MEAS30 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V\
 unipolar__ _NAME GTYP_AVTT_103_ _SUPPLY_NUM 0__ SMON_MEAS31 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVTT_104_ _SUPPLY_NUM 0__ SMON_MEAS32 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVTT_105_ _SUPPLY_NUM 0__ SMON_MEAS33 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVTT_106_ _SUPPLY_\
NUM 0__ SMON_MEAS34 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVTT_200_ _SUPPLY_NUM 0__ SMON_MEAS35 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTYP_AVTT_201_ _SUPPLY_NUM 0__ SMON_MEAS36 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCAUX_ _SUPPLY_NUM 0__ SMON_MEAS37 __ALARM_ENABLE 0_ _ALARM_LOW\
ER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCAUX_PMC_ _SUPPLY_NUM 0__ SMON_MEAS38 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCAUX_SMON_ _SUPPLY_NUM 0__ SMON_MEAS39 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCINT_ _SUPPLY_NUM 0__ SMON_MEAS4 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ \
_MODE _2 V unipolar__ _NAME GTM_AVCCAUX_206_ _SUPPLY_NUM 0__ SMON_MEAS40 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 4.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _4 V unipolar__ _NAME VCCO_500_ _SUPPLY_NUM 0__ SMON_MEAS41 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 4.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _4 V unipolar__ _NAME VCCO_501_ _SUPPLY_NUM 0__ SMON_MEAS42 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 4.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _4 V unipolar__ _NAME VCCO_502_ _SUPPLY_NUM\
 0__ SMON_MEAS43 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 4.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _4 V unipolar__ _NAME VCCO_503_ _SUPPLY_NUM 0__ SMON_MEAS44 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_700_ _SUPPLY_NUM 0__ SMON_MEAS45 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_701_ _SUPPLY_NUM 0__ SMON_MEAS46 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _A\
LARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_702_ _SUPPLY_NUM 0__ SMON_MEAS47 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_703_ _SUPPLY_NUM 0__ SMON_MEAS48 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_704_ _SUPPLY_NUM 0__ SMON_MEAS49 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V un\
ipolar__ _NAME VCCO_705_ _SUPPLY_NUM 0__ SMON_MEAS5 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVCC_202_ _SUPPLY_NUM 0__ SMON_MEAS50 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_706_ _SUPPLY_NUM 0__ SMON_MEAS51 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_707_ _SUPPLY_NUM 0__ SMON_MEAS52 \
__ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_708_ _SUPPLY_NUM 0__ SMON_MEAS53 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_709_ _SUPPLY_NUM 0__ SMON_MEAS54 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_710_ _SUPPLY_NUM 0__ SMON_MEAS55 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ \
_AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_711_ _SUPPLY_NUM 0__ SMON_MEAS56 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCCO_712_ _SUPPLY_NUM 0__ SMON_MEAS57 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_BATT_ _SUPPLY_NUM 0__ SMON_MEAS58 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VC\
C_PMC_ _SUPPLY_NUM 0__ SMON_MEAS59 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_PSFP_ _SUPPLY_NUM 0__ SMON_MEAS6 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVCC_203_ _SUPPLY_NUM 0__ SMON_MEAS60 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_PSLP_ _SUPPLY_NUM 0__ SMON_MEAS61 __ALARM_ENABLE 0_ \
_ALARM_LOWER 0.00_ _ALARM_UPPER 1.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_RAM_ _SUPPLY_NUM 0__ SMON_MEAS62 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VCC_SOC_ _SUPPLY_NUM 0__ SMON_MEAS63 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME VP_VN_ _SUPPLY_NUM 0__ SMON_MEAS64 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE \
0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS65 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS66 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS67 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_ME\
AS68 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS69 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS7 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVCC_204_ _SUPPLY_NUM 0__ SMON_MEAS70 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.\
00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS71 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS72 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS73 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_1\
03_ _SUPPLY_NUM 0__ SMON_MEAS74 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS75 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS76 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS77 __ALARM_ENABLE 0_ _ALARM_LOWER\
 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS78 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS79 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS8 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V \
unipolar__ _NAME GTM_AVCC_205_ _SUPPLY_NUM 0__ SMON_MEAS80 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS81 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS82 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS83 __A\
LARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS84 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS85 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS86 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_\
EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS87 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS88 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS89 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_N\
UM 0__ SMON_MEAS9 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE _2 V unipolar__ _NAME GTM_AVCC_206_ _SUPPLY_NUM 0__ SMON_MEAS90 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS91 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS92 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _\
ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS93 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS94 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS95 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME \
GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS96 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS97 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS98 __ALARM_ENABLE 0_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEAS99 __ALARM_ENABLE 0\
_ _ALARM_LOWER 0.00_ _ALARM_UPPER 2.00_ _AVERAGE_EN 0_ _ENABLE 0_ _MODE None_ _NAME GT_AVAUX_PKG_103_ _SUPPLY_NUM 0__ SMON_MEASUREMENT_COUNT 64 SMON_MEASUREMENT_LIST BANK_VOLTAGE_GTM_AVTT-GTM_AVTT_202_GTM_AVTT_203_GTM_AVTT_204_GTM_AVTT_205_GTM_AVTT_206#GTYP_AVTT-GTYP_AVTT_102_GTYP_AVTT_103_GTYP_AVTT_104_GTYP_AVTT_105_GTYP_AVTT_106_GTYP_AVTT_200_GTYP_AVTT_201#VCC-GTM_AVCC_202_GTM_AVCC_203_GTM_AVCC_204_GTM_AVCC_205_GTM_AVCC_206_GTYP_AVCC_102_GTYP_AVCC_103_GTYP_AVCC_104_GTYP_AVCC_105_GTYP_AVCC_106_\
GTYP_AVCC_200_GTYP_AVCC_201#VCCAUX-GTM_AVCCAUX_202_GTM_AVCCAUX_203_GTM_AVCCAUX_204_GTM_AVCCAUX_205_GTM_AVCCAUX_206_GTYP_AVCCAUX_102_GTYP_AVCCAUX_103_GTYP_AVCCAUX_104_GTYP_AVCCAUX_105_GTYP_AVCCAUX_106_GTYP_AVCCAUX_200_GTYP_AVCCAUX_201#VCCO-VCCO_500_VCCO_501_VCCO_502_VCCO_503_VCCO_700_VCCO_701_VCCO_702_VCCO_703_VCCO_704_VCCO_705_VCCO_706_VCCO_707_VCCO_708_VCCO_709_VCCO_710_VCCO_711_VCCO_712|DEDICATED_PAD_VP-VP_VN|SUPPLY_VOLTAGE_VCC-VCC_BATT_VCC_PMC_VCC_PSFP_VCC_PSLP_VCC_RAM_VCC_SOC#VCCAUX-VCCAUX_V\
CCAUX_PMC_VCCAUX_SMON#VCCINT-VCCINT SMON_OT __THRESHOLD_LOWER -55_ _THRESHOLD_UPPER 125__ SMON_PMBUS_ADDRESS 0x0 SMON_PMBUS_UNRESTRICTED 0 SMON_REFERENCE_SOURCE Internal SMON_TEMP_AVERAGING_SAMPLES 0 SMON_TEMP_THRESHOLD 0 SMON_USER_TEMP __THRESHOLD_LOWER 0_ _THRESHOLD_UPPER 125_ _USER_ALARM_TYPE window__ SMON_VAUX_CH0 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH0_ _SUPPLY_NUM 0__ SMON_VAUX_\
CH1 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH1_ _SUPPLY_NUM 0__ SMON_VAUX_CH10 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH10_ _SUPPLY_NUM 0__ SMON_VAUX_CH11 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 \
V unipolar__ _NAME VAUX_CH11_ _SUPPLY_NUM 0__ SMON_VAUX_CH12 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH12_ _SUPPLY_NUM 0__ SMON_VAUX_CH13 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH13_ _SUPPLY_NUM 0__ SMON_VAUX_CH14 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _E\
NABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH14_ _SUPPLY_NUM 0__ SMON_VAUX_CH15 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH15_ _SUPPLY_NUM 0__ SMON_VAUX_CH2 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH2_ _SUPPLY_NUM 0__ SMON_VAUX_CH3 __ALARM_ENAB\
LE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH3_ _SUPPLY_NUM 0__ SMON_VAUX_CH4 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH4_ _SUPPLY_NUM 0__ SMON_VAUX_CH5 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME \
VAUX_CH5_ _SUPPLY_NUM 0__ SMON_VAUX_CH6 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH6_ _SUPPLY_NUM 0__ SMON_VAUX_CH7 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH7_ _SUPPLY_NUM 0__ SMON_VAUX_CH8 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_5\
00_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH8_ _SUPPLY_NUM 0__ SMON_VAUX_CH9 __ALARM_ENABLE 0_ _ALARM_LOWER 0_ _ALARM_UPPER 1_ _AVERAGE_EN 0_ _ENABLE 0_ _IO_N PMC_MIO1_500_ _IO_P PMC_MIO0_500_ _MODE _1 V unipolar__ _NAME VAUX_CH9_ _SUPPLY_NUM 0__ SMON_VAUX_IO_BANK MIO_BANK0 SMON_VOLTAGE_AVERAGING_SAMPLES None SPP_PSPMC_FROM_CORE_WIDTH 12000 SPP_PSPMC_TO_CORE_WIDTH 12000 SUBPRESET1 Custom USE_UART0_IN_DEVICE_BOOT 0 preset None,PS_PMC_CONFIG_APPLIED=0,CPM_CONFIG=AURORA_LINE_RATE_GPB\
S 12.5 BOOT_SECONDARY_PCIE_ENABLE 0 CPM_A0_REFCLK 0 CPM_A1_REFCLK 0 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_MULTQ_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_XDMA_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA_BASE_ADDRR_L 0x10020000 CPM_CCIX_HOOD_MODE_0 0 CPM_CCIX_HOOD_MODE_1 0 CPM_CCIX_IS_MM_ONLY 0 CPM_CCIX_PARTIAL_CACHELINE_SUPPORT 0 CPM_CCIX_PORT_AGGREGATION_ENABLE 0 CPM_CCIX_RP_EN 0 CPM_CCIX_RSVRD_MEMORY_A\
GENT_TYPE_0 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_10 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_11 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_12 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_13 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_14 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_15 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6 HA0 CPM_CCIX_R\
SVRD_MEMORY_AGENT_TYPE_7 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_8 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_9 HA0 CPM_CCIX_RSVRD_MEMORY_ATTRIB_0 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_1 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_10 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_11 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_12 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_13 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_14 Nor\
mal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_15 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_2 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_3 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_4 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_5 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_6 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_7 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_8 Normal_Non_Cacheable_Memory CP\
M_CCIX_RSVRD_MEMORY_ATTRIB_9 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_10 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_11 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_12 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_13 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_14 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_15 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2 0x00000000 CPM_CCIX_RSVRD\
_MEMORY_BASEADDRESS_3 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_8 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_9 0x00000000 CPM_CCIX_RSVRD_MEMORY_REGION_0 0 CPM_CCIX_RSVRD_MEMORY_REGION_1 0 CPM_CCIX_RSVRD_MEMORY_REGION_10 0 CPM_CCIX_RSVRD_MEMORY_REGION_11 0 CPM_CCIX_RSVRD_MEMORY_REGION_12 0 CPM_CCIX_RSVRD_ME\
MORY_REGION_13 0 CPM_CCIX_RSVRD_MEMORY_REGION_14 0 CPM_CCIX_RSVRD_MEMORY_REGION_15 0 CPM_CCIX_RSVRD_MEMORY_REGION_2 0 CPM_CCIX_RSVRD_MEMORY_REGION_3 0 CPM_CCIX_RSVRD_MEMORY_REGION_4 0 CPM_CCIX_RSVRD_MEMORY_REGION_5 0 CPM_CCIX_RSVRD_MEMORY_REGION_6 0 CPM_CCIX_RSVRD_MEMORY_REGION_7 0 CPM_CCIX_RSVRD_MEMORY_REGION_8 0 CPM_CCIX_RSVRD_MEMORY_REGION_9 0 CPM_CCIX_RSVRD_MEMORY_SIZE_0 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_1 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_10 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_11 4GB CPM_CCIX_RSVRD_ME\
MORY_SIZE_12 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_13 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_14 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_15 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_2 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_3 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_4 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_5 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_6 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_7 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_8 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_9 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_0 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_1 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_1\
0 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_11 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_12 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_13 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_14 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_15 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_2 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_3 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_4 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_5 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_6 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_7 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_8 1\
6GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_9 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_0 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_1 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_10 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_11 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_12 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_13 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_14 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_15 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_2 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_3 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_4 \
0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_5 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_6 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_7 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_8 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_9 0 CPM_CCIX_RSVRD_MEMORY_TYPE_0 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_1 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_10 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_11 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_12 Other\
_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_13 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_14 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_15 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_2 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_3 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_4 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_5 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMO\
RY_TYPE_6 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_7 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_8 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_9 Other_or_Non_Specified_Memory_Type CPM_CCIX_SELECT_AGENT None CPM_CDO_EN 0 CPM_CLRERR_LANE_MARGIN 0 CPM_CORE_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_CORE_REF_CTRL_DIVISOR0 2 CPM_CORE_REF_CTRL_FREQMHZ 900 CPM_CPLL_CTRL_FBDIV 108 CPM_CPLL_CTRL_SRCSEL REF_CLK CPM_DBG_REF_CTRL_ACT_FREQMHZ 299.997009 CPM_D\
BG_REF_CTRL_DIVISOR0 6 CPM_DBG_REF_CTRL_FREQMHZ 300 CPM_DESIGN_USE_MODE 0 CPM_DMA_CREDIT_INIT_DEMUX 1 CPM_DMA_IS_MM_ONLY 0 CPM_LSBUS_REF_CTRL_ACT_FREQMHZ 149.998505 CPM_LSBUS_REF_CTRL_DIVISOR0 12 CPM_LSBUS_REF_CTRL_FREQMHZ 150 CPM_NUM_CCIX_CREDIT_LINKS 0 CPM_NUM_HNF_AGENTS 0 CPM_NUM_HOME_OR_SLAVE_AGENTS 0 CPM_NUM_REQ_AGENTS 0 CPM_NUM_SLAVE_AGENTS 0 CPM_PCIE0_AER_CAP_ENABLED 1 CPM_PCIE0_ARI_CAP_ENABLED 1 CPM_PCIE0_ASYNC_MODE SRNS CPM_PCIE0_ATS_PRI_CAP_ON 0 CPM_PCIE0_AXIBAR_NUM 1 CPM_PCIE0_AXISTEN\
_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE0_\
AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE0_AXISTEN_IF_EXT_512 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE 1 CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_R\
X_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_WIDTH 512 CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE0_AXISTEN_USER_SPARE 0 CPM_PCIE0_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE0_CCIX_EN 0 CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE0_CCIX_VENDOR_ID 0 CPM_PCIE0_CFG_CTL_IF 0 CPM_PCIE0_CFG_EXT_IF 0 CPM_PCIE0_CFG_FC_IF 0 CPM_PCIE0_CFG_MGMT_IF 0 CPM_PCIE0_CFG_SPEC_4_0 0 CPM_PCIE0_CFG_STS_IF 0 CPM_PCIE0_CFG_VEND\
_ID 10EE CPM_PCIE0_CONTROLLER_ENABLE 0 CPM_PCIE0_COPY_PF0_ENABLED 0 CPM_PCIE0_COPY_PF0_QDMA_ENABLED 1 CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENABLED 1 CPM_PCIE0_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE0_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE0_CORE_CLK_FREQ 500 CPM_PCIE0_CORE_EDR_CLK_FREQ 625 CPM_PCIE0_DMA_DATA_WIDTH 256bits CPM_PCIE0_DMA_ENABLE_SECURE 0 CPM_PCIE0_DMA_INTF AXI4 CPM_PCIE0_DMA_MASK 256bits CPM_PCIE0_DMA_METERING_ENABLE 1 CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE0_DMA_ROOT_PORT 0 CPM_PCIE0_DSC_BYPA\
SS_RD 0 CPM_PCIE0_DSC_BYPASS_WR 0 CPM_PCIE0_EDR_IF 0 CPM_PCIE0_EDR_LINK_SPEED None CPM_PCIE0_EN_PARITY 0 CPM_PCIE0_EXT_CFG_SPACE_MODE None CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE0_FUNCTIONAL_MODE None CPM_PCIE0_LANE_REVERSAL_EN 0 CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE0_LINK_DEBUG_AXIST_EN 0 CPM_PCIE0_LINK_DEBUG_EN 0 CPM_PCIE0_LINK_SPEED0_FOR_POWER GEN3 CPM_PCIE0_LINK_WIDTH0_FOR_POWER 2 CPM_PCIE0_MAILBOX_ENABLE 0 CPM_PCIE0_MCAP_ENABLE 0 CPM_PCIE0_MESG_RSVD_IF 0 CPM_PCIE\
0_MESG_TRANSMIT_IF 0 CPM_PCIE0_MODE0_FOR_POWER NONE CPM_PCIE0_MODES None CPM_PCIE0_MODE_SELECTION Basic CPM_PCIE0_MSIX_RP_ENABLED 1 CPM_PCIE0_MSI_X_OPTIONS MSI-X_External CPM_PCIE0_NUM_USR_IRQ 1 CPM_PCIE0_PASID_IF 0 CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE0_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF0_ARI_CAP_VER 1 CPM_PCIE0_PF0_ATS_CAP_ON 0 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEAD\
DR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5 0x0\
000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF0_AXILITE_MASTER\
_SCALE Kilobytes CPM_PCIE0_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF0_BAR0_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE Memory C\
PM_PCIE0_PF0_BAR0_ENABLED 0 CPM_PCIE0_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE\
 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_TYPE Memory CPM_PCIE0_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_64BIT 0 CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE0_\
PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR1_ENABLED 0 CPM_PCIE0_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SIZE 4 CPM_PCIE0_PF0_BA\
R1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_TYPE Memory CPM_PCIE0_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF0_BA\
R1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR2_ENABLED 0 CPM_PCIE0_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BA\
R2_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_TYPE Memory CPM_PCIE0_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF0_B\
AR2_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_64BIT 0 CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR3_ENABLED 0 CPM_PCIE0_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_\
QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QD\
MA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_TYPE Memory CPM_PCIE0_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PC\
IE0_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR4_ENABLED 0 CPM_PCIE0_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BA\
R4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_TYPE Memory CPM_PCIE0_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCI\
E0_PF0_BAR5_64BIT 0 CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR5_ENABLED 0 CPM_PCIE0_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_P\
F0_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_TYPE Memory CPM_PCIE0_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_XD\
MA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF0_BASE_CLASS_VALUE 05 CPM_PCIE0_PF0_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_CFG_DEV_ID B03F CPM_PCIE0_PF0_CFG_REV_ID 0 CPM_PCIE0_PF0_CFG_SUBSYS_ID 7 CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF0_CLASS_CODE 0x058000 CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1\
S_LATENCY less_than_1us CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE0_PF0_DSN_CAP_ENABLE 0 CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF0_EXPANSION_ROM_SCALE Ki\
lobytes CPM_PCIE0_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF0_INTERFACE_VALUE 00 CPM_PCIE0_PF0_INTERRUPT_PIN NONE CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE0_PF0_MARGINING_CAP_ID 0 CPM_PCIE0_PF0_MARGINING_CAP_ON 0 CPM_PCIE0_PF0_MARGINING_CAP_VER 1 CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_P\
F0_MSIX_ENABLED 1 CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF0_MSI_ENABLED 1 CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE0_PF0_PASID_CAP_ON 0 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE0_\
PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0\
_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA\
_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PL16_CAP_ID 0 CPM_PCIE0_PF0_PL16_CAP_ON 0 CPM_PCIE0_PF0_PL16_CAP_VER 1 CPM_PCIE0_PF0_PM_CAP_ID 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE0_\
PF0_PM_CAP_VER_ID 3 CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE0_PF0_PRI_CAP_ON 0 CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_\
PCIE0_PF0_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR3_TYPE \
Memory CPM_PCIE0_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF0_SRIOV_\
CAP_INITIAL_VF 4 CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF0_SRIOV_CAP_VER 1 CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF0_SUB_CLASS_VALUE 80 CPM_PCIE0_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE0_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_\
PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE0_PF0_TPHR_CAP_VER 1 CPM_PCIE0_PF0_TPHR_ENABLE 0 CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE0_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE0_PF0_VC_CAP_ENABLED 0 CPM_PCIE0_PF0_VC_CAP_VER 1 CPM_PCIE0_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE0_PF0_XDMA_64BIT 0 CPM_PCIE0_PF0_XDMA_ENABLED 0 CPM_PCIE0_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_XDMA_SIZE 128\
 CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF1_ATS_CAP_ON 0 CPM_PCIE0_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF1_BAR0_64BIT 0 CPM_PCIE0_PF1_B\
AR0_ENABLED 0 CPM_PCIE0_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_P\
F1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_TYPE Memory CPM_PCIE0_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_64BIT 0 CPM_PCIE0_PF1_BAR1_ENABLED 0 CPM_PCIE0_PF1_BAR1_PREFETCHABLE\
 0 CPM_PCIE0_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_\
PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_TYPE Memory CPM_PCIE0_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_64BIT 0 CPM_PCIE0_PF1_BAR2_ENABLED 0 CPM_PCIE0_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_64BIT 0 CPM_PCIE0_\
PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2\
_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_TYPE Memory CPM_PCIE0_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_64BIT 0 CPM_PCIE0_PF1_BAR3_ENABLED 0 CPM_PCIE0_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_QD\
MA_ENABLED 0 CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_\
PF1_BAR3_TYPE Memory CPM_PCIE0_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_64BIT 0 CPM_PCIE0_PF1_BAR4_ENABLED 0 CPM_PCIE0_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_QDMA_PREFETCH\
ABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_TYPE Memory CPM_PCIE0_PF1_BAR4_XDMA_\
64BIT 0 CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_64BIT 0 CPM_PCIE0_PF1_BAR5_ENABLED 0 CPM_PCIE0_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_SCALE Kilobyte\
s CPM_PCIE0_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_TYPE Memory CPM_PCIE0_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE 0 CPM\
_PCIE0_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF1_BASE_CLASS_VALUE 05 CPM_PCIE0_PF1_CAPABILITY_POINTER 80 CPM_PCIE0_PF1_CFG_DEV_ID 0 CPM_PCIE0_PF1_CFG_REV_ID 0 CPM_PCIE0_PF1_CFG_SUBSYS_ID 0 CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF1_CLASS_CODE 0x058000 CPM_PCIE0_PF1_DSN_CAP_ENABLE 0 CPM_PCIE0_\
PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF1_INTERFACE_VALUE 00 CPM_PCIE0_PF1_INTERRUPT_PIN NONE CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_P\
CIE0_PF1_MSIX_ENABLED 1 CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF1_MSI_ENABLED 0 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIB\
AR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0 0x000000000000\
0000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PRI_CAP_ON 0 CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR0_SCALE Kilobyt\
es CPM_PCIE0_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR2_\
TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF1_S\
RIOV_BAR5_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF1_SRIOV_CAP_VER 1 CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF1_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU Other_\
memory_controller CPM_PCIE0_PF1_SUB_CLASS_VALUE 80 CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF1_VEND_ID 10EE CPM_PCIE0_PF1_XDMA_64BIT 0 CPM_PCIE0_PF1_XDMA_ENABLED 0 CPM_PCIE0_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_XDMA_SIZE 128 CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF2_ATS_CAP_ON 0 CPM_PCIE0_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF2_AXILITE_MASTER_SCALE Kilob\
ytes CPM_PCIE0_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF2_BAR0_64BIT 0 CPM_PCIE0_PF2_BAR0_ENABLED 0 CPM_PCIE0_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_SCALE Kilob\
ytes CPM_PCIE0_PF2_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_TYPE Memory CPM_PCIE0_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE 1 \
CPM_PCIE0_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_64BIT 0 CPM_PCIE0_PF2_BAR1_ENABLED 0 CPM_PCIE0_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE0\
_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_TYPE Memory CPM_PCIE0_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE0_P\
F2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_64BIT 0 CPM_PCIE0_PF2_BAR2_ENABLED 0 CPM_PCIE0_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCI\
E0_PF2_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_TYPE Memory CPM_PCIE0_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR\
2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_64BIT 0 CPM_PCIE0_PF2_BAR3_ENABLED 0 CPM_PCIE0_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_BAR\
3_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_TYPE Memory CPM_PCIE0_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_XDM\
A_SIZE 4 CPM_PCIE0_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_64BIT 0 CPM_PCIE0_PF2_BAR4_ENABLED 0 CPM_PCIE0_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT \
0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_TYPE Memory CPM_PCIE0_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_XDMA_TYPE AXI_Bri\
dge_Master CPM_PCIE0_PF2_BAR5_64BIT 0 CPM_PCIE0_PF2_BAR5_ENABLED 0 CPM_PCIE0_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM\
_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_TYPE Memory CPM_PCIE0_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BASE_CLASS_MENU Memo\
ry_controller CPM_PCIE0_PF2_BASE_CLASS_VALUE 05 CPM_PCIE0_PF2_CAPABILITY_POINTER 80 CPM_PCIE0_PF2_CFG_DEV_ID 0 CPM_PCIE0_PF2_CFG_REV_ID 0 CPM_PCIE0_PF2_CFG_SUBSYS_ID 0 CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF2_CLASS_CODE 0x058000 CPM_PCIE0_PF2_DSN_CAP_ENABLE 0 CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF2_EXPA\
NSION_ROM_SIZE 2 CPM_PCIE0_PF2_INTERFACE_VALUE 00 CPM_PCIE0_PF2_INTERRUPT_PIN NONE CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF2_MSIX_ENABLED 1 CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF2_MSI_ENABLED 0 CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000\
000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_\
QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_\
PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PRI_CAP_ON 0 CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE 0 \
CPM_PCIE0_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV\
_BAR3_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE\
0_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF2_SRIOV_CAP_VER 1 CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF2_SUB_CLASS_VALUE 80 CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF2_VEND_ID 10EE CPM_PCIE0_PF2_XDMA_64BIT 0 CPM_PCIE0_PF2_XDMA_ENABLED\
 0 CPM_PCIE0_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_XDMA_SIZE 128 CPM_PCIE0_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF3_ATS_CAP_ON 0 CPM_PCIE0_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF3_AXIST_BY\
PASS_SCALE Kilobytes CPM_PCIE0_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF3_BAR0_64BIT 0 CPM_PCIE0_PF3_BAR0_ENABLED 0 CPM_PCIE0_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT\
 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_TYPE Memory CPM_PCIE0_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_XDMA_TYPE AXI_Br\
idge_Master CPM_PCIE0_PF3_BAR1_64BIT 0 CPM_PCIE0_PF3_BAR1_ENABLED 0 CPM_PCIE0_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CP\
M_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_TYPE Memory CPM_PCIE0_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_64BIT 0 CPM_PC\
IE0_PF3_BAR2_ENABLED 0 CPM_PCIE0_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CP\
M_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_TYPE Memory CPM_PCIE0_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_64BIT 0 CPM_PCIE0_PF3_BAR3_ENABLED 0 CPM_PCIE0_PF3_BAR3_PRE\
FETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes C\
PM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_TYPE Memory CPM_PCIE0_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_64BIT 0 CPM_PCIE0_PF3_BAR4_ENABLED 0 CPM_PCIE0_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_64BIT 0 C\
PM_PCIE0_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0\
_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_TYPE Memory CPM_PCIE0_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_64BIT 0 CPM_PCIE0_PF3_BAR5_ENABLED 0 CPM_PCIE0_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF\
3_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master C\
PM_PCIE0_PF3_BAR5_TYPE Memory CPM_PCIE0_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF3_BASE_CLASS_VALUE 05 CPM_PCIE0_PF3_CAPABILITY_POINTER 80 CPM_PCIE0_PF3_CFG_DEV_ID 0 CPM_PCIE0_PF3_CFG_REV_ID 0 CPM_PCIE0_PF3_CFG_SUBSYS_ID 0 CPM_PCIE0_P\
F3_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF3_CLASS_CODE 0x058000 CPM_PCIE0_PF3_DSN_CAP_ENABLE 0 CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF3_INTERFACE_VALUE 00 CPM_PCIE0_PF3_INTERRUPT_PIN NONE CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF3_MSIX_CAP\
_TABLE_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF3_MSIX_ENABLED 1 CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF3_MSI_ENABLED 0 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2 0\
x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF\
3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PRI_CAP_ON 0 CPM_PCIE0_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF3_\
SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE 0 C\
PM_PCIE0_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_\
BAR4_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF3_SRIOV_CAP_VER 1 CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF3_SRIOV\
_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF3_SUB_CLASS_VALUE 80 CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF3_VEND_ID 10EE CPM_PCIE0_PF3_XDMA_64BIT 0 CPM_PCIE0_PF3_XDMA_ENABLED 0 CPM_PCIE0_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_XDMA_SIZE 128 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE0_PL_UPSTREAM_FACING 1 CPM_PC\
IE0_PL_USER_SPARE 0 CPM_PCIE0_PM_ASPML0S_TIMEOUT 0 CPM_PCIE0_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE0_PM_ENABLE_L23_ENTRY 0 CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE0_PM_L1_REENTRY_DELAY 0 CPM_PCIE0_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE0_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE0_QDMA_MULTQ_MAX 2048 CPM_PCIE0_QDMA_PARITY_SETTINGS None CPM_PCIE0_REF_CLK_FREQ 100_MHz CPM_PCIE0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE0_TL_NP_FIFO_NUM_TLPS 0 \
CPM_PCIE0_TL_PF_ENABLE_REG 1 CPM_PCIE0_TL_POSTED_RAM_SIZE 0 CPM_PCIE0_TL_USER_SPARE 0 CPM_PCIE0_TX_FC_IF 0 CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Enabled CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT 64bit_Enabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE0_USER_CLK2_FREQ 250_MHz CPM_PCIE0_USER_CLK_FREQ 500_MHz CPM_PCIE0_VC0_CAPABILITY_POINTER 80 CPM_PCIE0_VC1_BASE_DISABLE 0 CPM_PCIE0_VFG0_ATS_CAP_ON 0 CPM_PCIE0\
_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG0_MSIX_ENABLED 0 CPM_PCIE0_VFG0_PRI_CAP_ON 0 CPM_PCIE0_VFG1_ATS_CAP_ON 0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG1_MSIX_ENABLED 0 CPM_PCI\
E0_VFG1_PRI_CAP_ON 0 CPM_PCIE0_VFG2_ATS_CAP_ON 0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG2_MSIX_ENABLED 0 CPM_PCIE0_VFG2_PRI_CAP_ON 0 CPM_PCIE0_VFG3_ATS_CAP_ON 0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG3_M\
SIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG3_MSIX_ENABLED 0 CPM_PCIE0_VFG3_PRI_CAP_ON 0 CPM_PCIE0_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE0_XDMA_AXI_ID_WIDTH 2 CPM_PCIE0_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE0_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE0_XDMA_IRQ 1 CPM_PCIE0_XDMA_PARITY_SETTINGS None CPM_PCIE0_XDMA_RNUM_CHNL 1 CPM_PCIE0_XDMA_RNUM_RIDS 2 CPM_PCIE0_XDMA_STS_PORTS 0 CPM_PCIE0_XDMA_WNUM_CHNL 1 CPM_PCIE0_XDMA_WNUM_RIDS 2 CPM_PCIE1_ACS_CAP_ON 1 CPM_PCIE1_AER_CAP_ENABLED 1 CPM_PCIE1_ARI_CAP_ENABLED 1 CPM_PCIE1_ASYNC_MO\
DE SRNS CPM_PCIE1_ATS_PRI_CAP_ON 0 CPM_PCIE1_AXIBAR_NUM 1 CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE Address_Aligned CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE Address_Aligned CPM_PCIE1_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG 1 CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE1_AXISTEN_I\
F_ENABLE_RX_MSG_INTFC 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE1_AXISTEN_IF_EXT_512 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RC_STRADDL\
E 0 CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_WIDTH 512 CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE1_AXISTEN_USER_SPARE 0 CPM_PCIE1_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE1_CCIX_EN 0 CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE1_CCIX_VENDOR_ID 0 CPM_PCIE1_CFG_CTL_IF 0 CPM_PCIE1_CFG_EXT_IF 0 CPM_PCIE1_CFG_FC_IF 0 CPM_PCIE1_C\
FG_MGMT_IF 0 CPM_PCIE1_CFG_SPEC_4_0 0 CPM_PCIE1_CFG_STS_IF 0 CPM_PCIE1_CFG_VEND_ID 10EE CPM_PCIE1_CONTROLLER_ENABLE 1 CPM_PCIE1_COPY_PF0_ENABLED 0 CPM_PCIE1_COPY_PF0_QDMA_ENABLED 0 CPM_PCIE1_COPY_PF0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_COPY_SRIOV_PF0_ENABLED 0 CPM_PCIE1_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE1_CORE_CLK_FREQ 1000 CPM_PCIE1_CORE_EDR_CLK_FREQ 625 CPM_PCIE1_DMA_DATA_WIDTH 512bits CPM_PCIE1_DMA_ENABLE_SECURE 0 CPM_PCIE1_DMA_INTF AXI_MM_and_AXI_Stream CPM_PCIE1_DMA_MASK 256bits CPM_PCIE1_DMA_METE\
RING_ENABLE 1 CPM_PCIE1_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE1_DMA_ROOT_PORT 0 CPM_PCIE1_DSC_BYPASS_RD 1 CPM_PCIE1_DSC_BYPASS_WR 1 CPM_PCIE1_EDR_IF 0 CPM_PCIE1_EDR_LINK_SPEED None CPM_PCIE1_EN_PARITY 0 CPM_PCIE1_EXT_CFG_SPACE_MODE None CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE1_FUNCTIONAL_MODE QDMA CPM_PCIE1_LANE_REVERSAL_EN 1 CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE1_LINK_DEBUG_AXIST_EN 0 CPM_PCIE1_LINK_DEBUG_EN 0 CPM_PCIE1_LINK_SPEED1_FOR_POWER GEN5 CPM_PCIE1_LINK_WIDTH1\
_FOR_POWER 8 CPM_PCIE1_MAILBOX_ENABLE 1 CPM_PCIE1_MAX_LINK_SPEED 32.0_GT/s CPM_PCIE1_MCAP_ENABLE 0 CPM_PCIE1_MESG_RSVD_IF 0 CPM_PCIE1_MESG_TRANSMIT_IF 0 CPM_PCIE1_MODE1_FOR_POWER CPM5_DMA CPM_PCIE1_MODES DMA CPM_PCIE1_MODE_SELECTION Advanced CPM_PCIE1_MSIX_RP_ENABLED 0 CPM_PCIE1_MSI_X_OPTIONS MSI-X_Internal CPM_PCIE1_NUM_USR_IRQ 0 CPM_PCIE1_PASID_IF 0 CPM_PCIE1_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF0_ARI_CAP_VER 1 CPM_PCIE1_PF0_ATS_CAP_ON 0 CPM_PC\
IE1_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE\
1_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE1_\
PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF0_BAR0_64BIT 1 CPM_PCIE1_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR\
0_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR0_ENABLED 1 CPM_PCIE1_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF0_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF0_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_S\
IZE 512 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF0_BAR0_TYPE Memory CPM_PCIE1_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_XDMA_SIZE 4 CPM_P\
CIE1_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_64BIT 0 CPM_PCIE1_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR1_ENABLED 0 CPM_PCIE1_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE1\
_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SIZE 4 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_TYPE Memory CPM_PCIE1_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE1_P\
F0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_64BIT 1 CPM_PCIE1_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR2_ENABLED 1 CPM_PCIE1_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_QDMA_64BIT 1 CPM_PCIE\
1_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SIZE 4 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BA\
R2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_TYPE Memory CPM_PCIE1_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_64BIT 0 CPM_PCIE1_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR3_BRIDGE_TYPE Memory\
 CPM_PCIE1_PF0_BAR3_ENABLED 0 CPM_PCIE1_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SIZE 4 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_PREFETCHAB\
LE 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_TYPE Memory CPM_PCIE1_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_64BIT 0 CPM_PCIE1_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE1_\
PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR4_ENABLED 0 CPM_PCIE1_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master \
CPM_PCIE1_PF0_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SIZE 4 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_TYPE Memory CPM_PCIE1_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_\
PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_64BIT 0 CPM_PCIE1_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR5_ENABLED 0 CPM_PCIE1_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_\
BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SIZE 4 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_TYPE Memory CPM_PCIE1_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF0\
_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF0_BASE_CLASS_VALUE 05 CPM_PCIE1_PF0_CAPABILITY_POINTER 80 CPM_PCIE1_PF0_CFG_DEV_ID B03F CPM_PCIE1_PF0_CFG_REV_ID 0 CPM_PCIE1_PF0_CFG_SUBSYS_ID 7 CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF0_CLASS_CODE 0x058000 CPM_PCIE1_P\
F0_DEV_CAP_10B_TAG_EN 1 CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN 1 CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 1 CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD 512_bytes CPM_PCIE1_PF0_DLL_FEATURE_CAP_ID 0x0025 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON 1 CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE1_PF0_DSN_CAP_ENABLE 0 CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PC\
IE1_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF0_INTERFACE_VALUE 00 CPM_PCIE1_PF0_INTERRUPT_PIN NONE CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE1_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE1_PF0_MARGINING_CAP_ID 0 CPM_PCIE1_PF0_MARGINING_CAP_ON 1 CPM_PCIE1_PF0_MARGINING_CAP_VER 1 CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR BAR_1_0 CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET 54000 CPM\
_PCIE1_PF0_MSIX_CAP_TABLE_BIR BAR_1_0 CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF0_MSIX_ENABLED 1 CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF0_MSI_ENABLED 0 CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE1_PF0_PASID_CAP_ON 0 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x00000000000000\
00 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000020800000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_3 0x000000000\
0000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020840000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PC\
IEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PL16_CAP_ID 0 CPM_PCIE1_PF0_PL16_CAP_ON 1 CPM_PCIE1_PF0_PL16_CAP_VER 1 CPM_PCIE1_PF0_PM_CAP_ID 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1 1 C\
PM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE1_PF0_PM_CAP_VER_ID 3 CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE1_PF0_PRI_CAP_ON 0 CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF0_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR1_\
64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF0_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF0_SRIOV_B\
AR3_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_\
PCIE1_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF0_SRIOV_CAP_VER 1 CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET 16 CPM_PCIE1_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF0_SUB_CLASS_VALUE 80 CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CP\
M_PCIE1_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE1_PF0_TPHR_CAP_VER 1 CPM_PCIE1_PF0_TPHR_ENABLE 0 CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE1_PF0_VC_CAP_ENABLED 0 CPM_PCIE1_PF0_VC_CAP_VER 1 CPM_PCIE1_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE1_PF0_XDMA_64BI\
T 0 CPM_PCIE1_PF0_XDMA_ENABLED 0 CPM_PCIE1_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_XDMA_SIZE 128 CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF1_ATS_CAP_ON 0 CPM_PCIE1_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF1_AXIST_BYPASS_PREFETC\
HABLE 0 CPM_PCIE1_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF1_BAR0_64BIT 1 CPM_PCIE1_PF1_BAR0_ENABLED 1 CPM_PCIE1_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF1_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF1_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SIZE 512 CPM_PCIE1_PF1_B\
AR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF1_BAR0_TYPE Memory CPM_PCIE1_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR0_XDMA_TYPE\
 AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_64BIT 0 CPM_PCIE1_PF1_BAR1_ENABLED 0 CPM_PCIE1_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SIZE 4 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_ENABL\
ED 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_TYPE Memory CPM_PCIE1_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_64BIT 1\
 CPM_PCIE1_PF1_BAR2_ENABLED 1 CPM_PCIE1_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SIZE 4 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_PREFETCHAB\
LE 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_TYPE Memory CPM_PCIE1_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_64BIT 0 CPM_PCIE1_PF1_BAR3_ENABLED 0 CPM_PCIE1_PF1_B\
AR3_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SIZE 4 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_SCALE Kilo\
bytes CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_TYPE Memory CPM_PCIE1_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_64BIT 0 CPM_PCIE1_PF1_BAR4_ENABLED 0 CPM_PCIE1_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_QDMA_64\
BIT 0 CPM_PCIE1_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SIZE 4 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_SIZE 4 CP\
M_PCIE1_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_TYPE Memory CPM_PCIE1_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_64BIT 0 CPM_PCIE1_PF1_BAR5_ENABLED 0 CPM_PCIE1_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_QDMA_AXCACHE 0 CPM_P\
CIE1_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SIZE 4 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_M\
aster CPM_PCIE1_PF1_BAR5_TYPE Memory CPM_PCIE1_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF1_BASE_CLASS_VALUE 05 CPM_PCIE1_PF1_CAPABILITY_POINTER 80 CPM_PCIE1_PF1_CFG_DEV_ID B13F CPM_PCIE1_PF1_CFG_REV_ID 0 CPM_PCIE1_PF1_CFG_SUBSYS_ID 7 C\
PM_PCIE1_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF1_CLASS_CODE 0x058000 CPM_PCIE1_PF1_DSN_CAP_ENABLE 0 CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF1_INTERFACE_VALUE 00 CPM_PCIE1_PF1_INTERRUPT_PIN NONE CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR BAR_1_0 CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET 54000 CPM_\
PCIE1_PF1_MSIX_CAP_TABLE_BIR BAR_1_0 CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF1_MSIX_ENABLED 1 CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF1_MSI_ENABLED 0 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000020804000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PC\
IEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020844000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x00000000\
00000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PRI_CAP_ON 0 CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF1_SRIOV_BAR0_6\
4BIT 1 CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF1_SRIOV_B\
AR2_PREFETCHABLE 1 CPM_PCIE1_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_\
PCIE1_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF1_SRIOV_CAP_VER 1 CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET 19 CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCI\
E1_PF1_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF1_SUB_CLASS_VALUE 80 CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF1_VEND_ID 10EE CPM_PCIE1_PF1_XDMA_64BIT 0 CPM_PCIE1_PF1_XDMA_ENABLED 0 CPM_PCIE1_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_XDMA_SIZE 128 CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF2_ATS_CAP_ON 0 CPM_PCIE1_PF2_AXILITE_MASTER_64BIT 0 C\
PM_PCIE1_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF2_BAR0_64BIT 1 CPM_PCIE1_PF2_BAR0_ENABLED 1 CPM_PCIE1_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR0_Q\
DMA_AXCACHE 0 CPM_PCIE1_PF2_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF2_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF2_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SIZE 512 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_TYPE DM\
A CPM_PCIE1_PF2_BAR0_TYPE Memory CPM_PCIE1_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_64BIT 0 CPM_PCIE1_PF2_BAR1_ENABLED 0 CPM_PCIE1_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_Q\
DMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SIZE 4 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_TYPE Memory CPM_PCIE1_PF\
2_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_64BIT 1 CPM_PCIE1_PF2_BAR2_ENABLED 1 CPM_PCIE1_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_QDMA_SC\
ALE Kilobytes CPM_PCIE1_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SIZE 4 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_TYPE Memory CPM_PCIE1_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR2_XDMA_A\
XCACHE 0 CPM_PCIE1_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_64BIT 0 CPM_PCIE1_PF2_BAR3_ENABLED 0 CPM_PCIE1_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_QDMA_SIZE 4 \
CPM_PCIE1_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SIZE 4 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_TYPE Memory CPM_PCIE1_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR3_XDMA_ENABLED 0 CP\
M_PCIE1_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_64BIT 0 CPM_PCIE1_PF2_BAR4_ENABLED 0 CPM_PCIE1_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_QDMA_TYPE AXI_Bridge_Maste\
r CPM_PCIE1_PF2_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SIZE 4 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_TYPE Memory CPM_PCIE1_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE\
1_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_64BIT 0 CPM_PCIE1_PF2_BAR5_ENABLED 0 CPM_PCIE1_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_SCALE Kilobytes CPM_PCIE\
1_PF2_BAR5_SIZE 4 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_TYPE Memory CPM_PCIE1_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF2\
_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF2_BASE_CLASS_VALUE 05 CPM_PCIE1_PF2_CAPABILITY_POINTER 80 CPM_PCIE1_PF2_CFG_DEV_ID B23F CPM_PCIE1_PF2_CFG_REV_ID 0 CPM_PCIE1_PF2_CFG_SUBSYS_ID 7 CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF2_CLASS_CODE 0x058000 CPM_PCIE1_PF2_DSN_CAP_ENABLE 0 CPM_PCIE1_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_SCALE Kilobyt\
es CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF2_INTERFACE_VALUE 00 CPM_PCIE1_PF2_INTERRUPT_PIN NONE CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR BAR_1_0 CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR BAR_1_0 CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF2_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF2_MSIX_ENABLED 1 CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_\
PCIE1_PF2_MSI_ENABLED 0 CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000020808000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_5 0x\
0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020848000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCI\
E1_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PRI_CAP_ON 0 CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF2_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF2_SRIOV_BAR0_TYPE M\
emory CPM_PCIE1_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR3_\
ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_\
SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF2_SRIOV_CAP_VER 1 CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET 22 CPM_PCIE1_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF2_SUB_CLASS_VALUE 80 CPM_PCIE1_PF2_\
USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF2_VEND_ID 10EE CPM_PCIE1_PF2_XDMA_64BIT 0 CPM_PCIE1_PF2_XDMA_ENABLED 0 CPM_PCIE1_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_XDMA_SIZE 128 CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF3_ATS_CAP_ON 0 CPM_PCIE1_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF3_AXIST_BY\
PASS_64BIT 0 CPM_PCIE1_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF3_BAR0_64BIT 1 CPM_PCIE1_PF3_BAR0_ENABLED 1 CPM_PCIE1_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF3_BAR0_QDMA_TYP\
E DMA CPM_PCIE1_PF3_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SIZE 512 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF3_BAR0_TYPE Memory CPM_PCIE1_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_B\
AR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_64BIT 0 CPM_PCIE1_PF3_BAR1_ENABLED 0 CPM_PCIE1_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_B\
AR1_SIZE 4 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_TYPE Memory CPM_PCIE1_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_X\
DMA_SIZE 4 CPM_PCIE1_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_64BIT 1 CPM_PCIE1_PF3_BAR2_ENABLED 1 CPM_PCIE1_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SIZE 4 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_64BI\
T 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_TYPE Memory CPM_PCIE1_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_XDMA_TYPE AXI_B\
ridge_Master CPM_PCIE1_PF3_BAR3_64BIT 0 CPM_PCIE1_PF3_BAR3_ENABLED 0 CPM_PCIE1_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SIZE 4 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_ENABLED 0 C\
PM_PCIE1_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_TYPE Memory CPM_PCIE1_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_64BIT 0 CPM_P\
CIE1_PF3_BAR4_ENABLED 0 CPM_PCIE1_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SIZE 4 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 C\
PM_PCIE1_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_TYPE Memory CPM_PCIE1_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_64BIT 0 CPM_PCIE1_PF3_BAR5_ENABLED 0 CPM_PCIE1_PF3_BAR5_PR\
EFETCHABLE 0 CPM_PCIE1_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SIZE 4 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes \
CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_TYPE Memory CPM_PCIE1_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF3_BASE_CLASS_VALUE 05 CPM_PCIE1_PF3_CAPABILITY_POINTER 80 CPM_\
PCIE1_PF3_CFG_DEV_ID B33F CPM_PCIE1_PF3_CFG_REV_ID 0 CPM_PCIE1_PF3_CFG_SUBSYS_ID 7 CPM_PCIE1_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF3_CLASS_CODE 0x058000 CPM_PCIE1_PF3_DSN_CAP_ENABLE 0 CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF3_INTERFACE_VALUE 00 CPM_PCIE1_PF3_INTERRUPT_PIN NONE\
 CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR BAR_1_0 CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR BAR_1_0 CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF3_MSIX_ENABLED 1 CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF3_MSI_ENABLED 0 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_0 0x0000\
02080C000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x000002084C000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_\
SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PR\
I_CAP_ON 0 CPM_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF3_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR1_TYPE Memory CPM_P\
CIE1_PF3_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED 0 C\
PM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF3_SRIOV_CAP_VER \
1 CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET 25 CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF3_SUB_CLASS_VALUE 80 CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF3_VEND_ID 10EE CPM_PCIE1_PF3_XDMA_64BIT 0 CPM_PCIE1_PF3_XDMA_ENABLED 0 CPM_PCIE1_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_XDMA_SIZE 128 CPM_PCIE1_PL_LI\
NK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH X8 CPM_PCIE1_PL_UPSTREAM_FACING 1 CPM_PCIE1_PL_USER_SPARE 0 CPM_PCIE1_PM_ASPML0S_TIMEOUT 0 CPM_PCIE1_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE1_PM_ENABLE_L23_ENTRY 0 CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE1_PM_L1_REENTRY_DELAY 0 CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE1_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE1_QDMA_FABDEMUX_OPT 0 CPM_PCIE1_QDMA_MULTQ_MAX 4095 CPM_PCIE1_QDMA_PARITY_SETTINGS None CPM_PCIE1_REF_CLK_FREQ 10\
0_MHz CPM_PCIE1_SRIOV_CAP_ENABLE 1 CPM_PCIE1_SRIOV_FIRST_VF_OFFSET 16 CPM_PCIE1_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE1_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE1_TL_PF_ENABLE_REG 4 CPM_PCIE1_TL_POSTED_RAM_SIZE 0 CPM_PCIE1_TL_USER_SPARE 0 CPM_PCIE1_TX_FC_IF 0 CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Enabled CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT 64bit_Enabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE1_USER_CLK2_FREQ 250_MHz\
 CPM_PCIE1_USER_CLK_FREQ 500_MHz CPM_PCIE1_VC0_CAPABILITY_POINTER 80 CPM_PCIE1_VC1_BASE_DISABLE 0 CPM_PCIE1_VFG0_ATS_CAP_ON 0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR BAR_1_0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR BAR_1_0 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG0_MSIX_ENABLED 1 CPM_PCIE1_VFG0_PRI_CAP_ON 0 CPM_PCIE1_VFG1_ATS_CAP_ON 0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR BAR_1_0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET 4800 CPM_PCI\
E1_VFG1_MSIX_CAP_TABLE_BIR BAR_1_0 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG1_MSIX_ENABLED 1 CPM_PCIE1_VFG1_PRI_CAP_ON 0 CPM_PCIE1_VFG2_ATS_CAP_ON 0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR BAR_1_0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR BAR_1_0 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG2_MSIX_ENABLED 1 CPM_PCIE1_VFG2_PRI_CAP_ON 0 CPM_PCIE1_VFG3_ATS_CAP_ON 0 CPM_PCIE1_VFG\
3_MSIX_CAP_PBA_BIR BAR_1_0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR BAR_1_0 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG3_MSIX_ENABLED 1 CPM_PCIE1_VFG3_PRI_CAP_ON 0 CPM_PCIE1_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE1_XDMA_AXI_ID_WIDTH 2 CPM_PCIE1_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE1_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE1_XDMA_IRQ 1 CPM_PCIE1_XDMA_PARITY_SETTINGS None CPM_PCIE1_XDMA_RNUM_CHNL 1 CPM_PCIE1_XDMA_RNUM_RIDS 2 CPM_PCIE1_X\
DMA_STS_PORTS 0 CPM_PCIE1_XDMA_WNUM_CHNL 1 CPM_PCIE1_XDMA_WNUM_RIDS 2 CPM_PCIE_CHANNELS_FOR_POWER 1 CPM_PERIPHERAL_EN 1 CPM_PERIPHERAL_TEST_EN 0 CPM_PIPE_INTF_EN 1 CPM_PIPE_LOOPBACK_EN 0 CPM_PL_AXI0_EN 0 CPM_PL_AXI1_EN 0 CPM_REQ_AGENTS_0_ENABLE 0 CPM_REQ_AGENTS_0_L2_ENABLE 0 CPM_REQ_AGENTS_1_ENABLE 0 CPM_REQ_AGENTS_1_L2_ENABLE 0 CPM_SELECT_GTOUTCLK TXOUTCLK CPM_TYPE1_MEMBASE_MEMLIMIT_ENABLE Enabled CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT 64bit_Enabled CPM_USE_MODES None CPM_XDMA_2PF_INTERRUPT_EN\
ABLE 0 CPM_XDMA_TL_PF_VISIBLE 1 CPM_XPIPE_0_CLKDLY_CFG 536870912 CPM_XPIPE_0_CLK_CFG 0 CPM_XPIPE_0_INSTANTIATED 1 CPM_XPIPE_0_LINK0_CFG X16 CPM_XPIPE_0_LINK1_CFG DISABLE CPM_XPIPE_0_LOC QUAD0 CPM_XPIPE_0_MODE 3 CPM_XPIPE_0_REG_CFG 8164 CPM_XPIPE_0_RSVD 16 CPM_XPIPE_1_CLKDLY_CFG 570427392 CPM_XPIPE_1_CLK_CFG 983040 CPM_XPIPE_1_INSTANTIATED 1 CPM_XPIPE_1_LINK0_CFG X16 CPM_XPIPE_1_LINK1_CFG DISABLE CPM_XPIPE_1_LOC QUAD1 CPM_XPIPE_1_MODE 3 CPM_XPIPE_1_REG_CFG 8155 CPM_XPIPE_1_RSVD 16 CPM_XPIPE_2_CLK\
DLY_CFG 50331778 CPM_XPIPE_2_CLK_CFG 1044480 CPM_XPIPE_2_INSTANTIATED 1 CPM_XPIPE_2_LINK0_CFG X16 CPM_XPIPE_2_LINK1_CFG DISABLE CPM_XPIPE_2_LOC QUAD2 CPM_XPIPE_2_MODE 3 CPM_XPIPE_2_REG_CFG 8146 CPM_XPIPE_2_RSVD 16 CPM_XPIPE_3_CLKDLY_CFG 16777218 CPM_XPIPE_3_CLK_CFG 1048320 CPM_XPIPE_3_INSTANTIATED 1 CPM_XPIPE_3_LINK0_CFG X16 CPM_XPIPE_3_LINK1_CFG DISABLE CPM_XPIPE_3_LOC QUAD3 CPM_XPIPE_3_MODE 3 CPM_XPIPE_3_REG_CFG 8137 CPM_XPIPE_3_RSVD 16 GT_REFCLK_MHZ 156.25 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 \
PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_USE_NOC_PS_PCI_0 0 PS_USE_PS_NOC_PCI_0 1 PS_USE_PS_NOC_PCI_1 1,CPM_CONFIG_INTERNAL=AURORA_LINE_RATE_GPBS 12.5 BOOT_SECONDARY_PCIE_ENABLE 0 CPM_4K_VF_EN 0 CPM_A0_REFCLK 0 CPM_A1_REFCLK 0 CPM_AUX0_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_AUX0_REF_CTRL_DIVISOR0 2 CPM_AUX0_REF_CTRL_FREQMHZ 1200 CPM_AUX1_REF_CTRL_ACT_FREQMHZ 119.998802 CPM_AUX1_REF_CTRL_DIVISOR0 15 CPM_AUX1_REF_CTRL_FREQMHZ 120 CPM_AXI_SLV_BRIDGE0_BASE_ADDRR_H 0\
x00000006 CPM_AXI_SLV_BRIDGE0_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_BRIDGE1_BASE_ADDRR_H 0x00000007 CPM_AXI_SLV_BRIDGE1_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_ECAM0_BASE_ADDRR_H 0x00000000 CPM_AXI_SLV_ECAM0_BASE_ADDRR_L 0xE0000000 CPM_AXI_SLV_ECAM1_BASE_ADDRR_H 0x00000000 CPM_AXI_SLV_ECAM1_BASE_ADDRR_L 0xE0000000 CPM_AXI_SLV_MULTQ0_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ0_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_MULTQ1\
_BASE_ADDRR_H 0x00000007 CPM_AXI_SLV_MULTQ1_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_MULTQ_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_XDMA0_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA0_BASE_ADDRR_L 0x11000000 CPM_AXI_SLV_XDMA1_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA1_BASE_ADDRR_L 0x11000000 CPM_AXI_SLV_XDMA_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA_BASE_ADDRR_L 0x10020000 CPM_CCIX_GUI_EN 0 CPM_CCIX_HOOD_MODE_0 0 CPM_CCIX_HOOD_MODE_1 0 CPM_CCIX_IS_MM_ONLY 0 CPM_CCIX_PAR\
TIAL_CACHELINE_SUPPORT 0 CPM_CCIX_PORT_AGGREGATION_ENABLE 0 CPM_CCIX_RP_EN 0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_10 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_11 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_12 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_13 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_14 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_15 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT\
_TYPE_4 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_8 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_9 HA0 CPM_CCIX_RSVRD_MEMORY_ATTRIB_0 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_1 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_10 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_11 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_12 Normal_Non_Cacheable_Me\
mory CPM_CCIX_RSVRD_MEMORY_ATTRIB_13 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_14 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_15 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_2 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_3 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_4 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_5 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_6 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMOR\
Y_ATTRIB_7 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_8 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_9 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_10 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_11 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_12 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_13 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_14 0x00000000 CPM_CCIX_\
RSVRD_MEMORY_BASEADDRESS_15 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_8 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_9 0x00000000 CPM_CCIX_RSVRD_MEMORY_REGION_0 0 CPM_CCIX_RSVRD_MEMORY_REGION_1 0 CPM_CCIX_RSVRD_MEMO\
RY_REGION_10 0 CPM_CCIX_RSVRD_MEMORY_REGION_11 0 CPM_CCIX_RSVRD_MEMORY_REGION_12 0 CPM_CCIX_RSVRD_MEMORY_REGION_13 0 CPM_CCIX_RSVRD_MEMORY_REGION_14 0 CPM_CCIX_RSVRD_MEMORY_REGION_15 0 CPM_CCIX_RSVRD_MEMORY_REGION_2 0 CPM_CCIX_RSVRD_MEMORY_REGION_3 0 CPM_CCIX_RSVRD_MEMORY_REGION_4 0 CPM_CCIX_RSVRD_MEMORY_REGION_5 0 CPM_CCIX_RSVRD_MEMORY_REGION_6 0 CPM_CCIX_RSVRD_MEMORY_REGION_7 0 CPM_CCIX_RSVRD_MEMORY_REGION_8 0 CPM_CCIX_RSVRD_MEMORY_REGION_9 0 CPM_CCIX_RSVRD_MEMORY_SIZE_0 4GB CPM_CCIX_RSVRD_MEM\
ORY_SIZE_1 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_10 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_11 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_12 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_13 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_14 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_15 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_2 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_3 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_4 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_5 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_6 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_7 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_8 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_9 4GB CPM_CCIX_RSVRD_ME\
MORY_SIZE_OVERWR_0 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_1 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_10 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_11 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_12 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_13 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_14 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_15 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_2 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_3 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_4 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_5 16GB CPM_CCIX_RSVRD_MEMO\
RY_SIZE_OVERWR_6 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_7 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_8 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_9 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_0 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_1 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_10 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_11 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_12 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_13 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_14 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_15 0 CPM_CCIX_RSVRD_MEMORY\
_SIZE_OVERWR_EN_2 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_3 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_4 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_5 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_6 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_7 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_8 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_9 0 CPM_CCIX_RSVRD_MEMORY_TYPE_0 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_1 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_10 Other_or_Non_Specified_Memory_Type \
CPM_CCIX_RSVRD_MEMORY_TYPE_11 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_12 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_13 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_14 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_15 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_2 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_3 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_4 Other_or_Non_Speci\
fied_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_5 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_6 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_7 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_8 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_9 Other_or_Non_Specified_Memory_Type CPM_CCIX_SELECT_AGENT None CPM_CDO_EN 0 CPM_CLRERR_LANE_MARGIN 0 CPM_CORE_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_CORE_REF_CTRL_DIVISOR0 2 CPM_CORE_REF_CTRL_FREQMHZ 90\
0 CPM_CPLL_CTRL_FBDIV 108 CPM_CPLL_CTRL_SRCSEL REF_CLK CPM_CXS0_MODE CHI_AXI CPM_CXS1_MODE CHI_AXI CPM_DBG_REF_CTRL_ACT_FREQMHZ 299.997009 CPM_DBG_REF_CTRL_DIVISOR0 6 CPM_DBG_REF_CTRL_FREQMHZ 300 CPM_DESIGN_USE_MODE 0 CPM_DMA_CREDIT_INIT_DEMUX 1 CPM_DMA_IS_MM_ONLY 0 CPM_FUNCTIONAL_MODE_XDMA_EN 0 CPM_LSBUS_REF_CTRL_ACT_FREQMHZ 149.998505 CPM_LSBUS_REF_CTRL_DIVISOR0 12 CPM_LSBUS_REF_CTRL_FREQMHZ 150 CPM_NUM_CCIX_CREDIT_LINKS 0 CPM_NUM_HNF_AGENTS 0 CPM_NUM_HOME_OR_SLAVE_AGENTS 0 CPM_NUM_REQ_AGENTS \
0 CPM_NUM_SLAVE_AGENTS 0 CPM_PCIE0_ACS_CAP_ON 1 CPM_PCIE0_AER_CAP_ENABLED 1 CPM_PCIE0_ALL_VFS 64 CPM_PCIE0_ARI_CAP_ENABLED 1 CPM_PCIE0_ASYNC_MODE SRNS CPM_PCIE0_ATS_PRI_CAP_ON 0 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_0_H 0x00000000 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_0_L 0xE0000000 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_1_H 0x00000006 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_1_L 0x00000000 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_2_H 0x00000080 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_2_L 0x00000000 CPM_PCIE0_AXIBAR2PCIE_FIELDS_0 0x00000000 CPM_\
PCIE0_AXIBAR2PCIE_FIELDS_1 0x00000000 CPM_PCIE0_AXIBAR2PCIE_FIELDS_2 0x00000000 CPM_PCIE0_AXIBAR_NUM 1 CPM_PCIE0_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE0_AXISTEN_\
IF_ENABLE_MSG_ROUTE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE0_AXISTEN_IF_EXT_512 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE 1 CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE DWOR\
D_Aligned CPM_PCIE0_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_WIDTH 512 CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE0_AXISTEN_USER_SPARE 0 CPM_PCIE0_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE0_CCIX_EN 0 CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE0_CCIX_VENDOR_ID 0 CPM_PCIE0_CC_STRADDLE_SIZE None CPM_PC\
IE0_CFG_CTL_IF 0 CPM_PCIE0_CFG_EXT_IF 0 CPM_PCIE0_CFG_FC_IF 0 CPM_PCIE0_CFG_MGMT_IF 0 CPM_PCIE0_CFG_SPEC_4_0 0 CPM_PCIE0_CFG_STS_IF 0 CPM_PCIE0_CFG_VEND_ID 10EE CPM_PCIE0_CONTROLLER_ENABLE 0 CPM_PCIE0_COPY_PF0_ENABLED 0 CPM_PCIE0_COPY_PF0_QDMA_ENABLED 1 CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENABLED 1 CPM_PCIE0_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE0_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE0_CORE_CLK_FREQ 500 CPM_PCIE0_CORE_EDR_CLK_FREQ 625 CPM_PCIE0_CQ_STRADDLE_SIZE None CPM_PCIE0_DMA_DATA_WIDTH 256bits CPM_PCIE0_DM\
A_ENABLE_SECURE 0 CPM_PCIE0_DMA_INTF AXI4 CPM_PCIE0_DMA_MASK 256bits CPM_PCIE0_DMA_METERING_ENABLE 1 CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE0_DMA_ROOT_PORT 0 CPM_PCIE0_DPLL_INT_DIVOUT 2 CPM_PCIE0_DSC_BYPASS_RD 0 CPM_PCIE0_DSC_BYPASS_WR 0 CPM_PCIE0_EDR_IF 0 CPM_PCIE0_EDR_LINK_SPEED None CPM_PCIE0_EN_PARITY 0 CPM_PCIE0_EXT_CFG_SPACE_MODE None CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE0_FUNCTIONAL_MODE None CPM_PCIE0_LANE_REVERSAL_EN 0 CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 C\
PM_PCIE0_LINK_DEBUG_AXIST_EN 0 CPM_PCIE0_LINK_DEBUG_EN 0 CPM_PCIE0_LINK_SPEED0_FOR_POWER GEN3 CPM_PCIE0_LINK_WIDTH0_FOR_POWER 2 CPM_PCIE0_MAILBOX_ENABLE 0 CPM_PCIE0_MAX_LINK_SPEED 8.0_GT/s CPM_PCIE0_MCAP_ENABLE 0 CPM_PCIE0_MESG_RSVD_IF 0 CPM_PCIE0_MESG_TRANSMIT_IF 0 CPM_PCIE0_MODE0_FOR_POWER NONE CPM_PCIE0_MODES None CPM_PCIE0_MODE_SELECTION Basic CPM_PCIE0_MSIX_RP_ENABLED 1 CPM_PCIE0_MSI_X_OPTIONS MSI-X_External CPM_PCIE0_NUM_USR_IRQ 1 CPM_PCIE0_PASID_IF 0 CPM_PCIE0_PCIE_REGION_0_EN 0 CPM_PCIE0\
_PCIE_REGION_0_NUM_WINDOW 0 CPM_PCIE0_PCIE_REGION_0_SCALE Kilobytes CPM_PCIE0_PCIE_REGION_0_SIZE 4 CPM_PCIE0_PCIE_REGION_1_EN 0 CPM_PCIE0_PCIE_REGION_1_NUM_WINDOW 0 CPM_PCIE0_PCIE_REGION_1_SCALE Kilobytes CPM_PCIE0_PCIE_REGION_1_SIZE 4 CPM_PCIE0_PCIE_REGION_2_EN 0 CPM_PCIE0_PCIE_REGION_2_NUM_WINDOW 0 CPM_PCIE0_PCIE_REGION_2_SCALE Kilobytes CPM_PCIE0_PCIE_REGION_2_SIZE 4 CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE0_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF0_ARI_CAP_VER 1 CPM_PCIE0_PF0_\
ATS_CAP_ON 0 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2 0x000000\
0000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5 0x00000000\
00000000 CPM_PCIE0_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF0_BAR0_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_AXCACHE \
1 CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR0_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR0_ENABLED 0 CPM_PCIE0_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BA\
R0_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA\
_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_TYPE Memory CPM_PCIE0_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_64BIT 0 CPM_PCIE0_PF0_BAR1_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR1_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCI\
E0_PF0_BAR1_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR1_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR1_ENABLED 0 CPM_PCIE0_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_QDMA_STEERI\
NG CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_TY\
PE Memory CPM_PCIE0_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_P\
F0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR2_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR2_ENABLED 0 CPM_PCIE0_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR2_QDMA_TYP\
E AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_TYPE Memory CPM_PCIE0_PF0_BAR2_XDMA_64BIT 0 CPM\
_PCIE0_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_64BIT 0 CPM_PCIE0_PF0_BAR3_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR3_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR3_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_\
BAR3_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR3_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR3_ENABLED 0 CPM_PCIE0_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_SCALE \
Kilobytes CPM_PCIE0_PF0_BAR3_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_TYPE Memory CPM_PCIE0_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF0_\
BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR4_BRIDGE_\
STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR4_ENABLED 0 CPM_PCIE0_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SIZE 4 CPM_PCIE0\
_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_TYPE Memory CPM_PCIE0_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_XDMA_P\
REFETCHABLE 0 CPM_PCIE0_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_64BIT 0 CPM_PCIE0_PF0_BAR5_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR5_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR5_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR5_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR5_BR\
IDGE_TYPE Memory CPM_PCIE0_PF0_BAR5_ENABLED 0 CPM_PCIE0_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BA\
R5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_TYPE Memory CPM_PCIE0_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_XDMA_SCALE K\
ilobytes CPM_PCIE0_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF0_BASE_CLASS_VALUE 05 CPM_PCIE0_PF0_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_CFG_DEV_ID B03F CPM_PCIE0_PF0_CFG_REV_ID 0 CPM_PCIE0_PF0_CFG_SUBSYS_ID 7 CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF0_CLASS_CODE 0x058000 CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_\
64ns CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE0_PF0_DSN_CAP_ENABLE 0 CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE \
2 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF0_INTERFACE_VALUE 00 CPM_PCIE0_PF0_INTERRUPT_PIN NONE CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE0_PF0_MARGINING_CAP_ID 0 CPM_PCIE0_PF0_MARGINING_CAP_ON 0 CPM_PCIE0_PF0_MARGINING_CAP_VER 1 CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF0_MSIX_CAP_TABLE_BIR\
 BAR_0 CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF0_MSIX_ENABLED 1 CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF0_MSI_ENABLED 1 CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE0_PF0_PASID_CAP_ON 0 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_\
BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF\
0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 \
0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PL16_CAP_ID 0 CPM_PCIE0_PF0_PL16_CAP_ON 0 CPM_PCIE0_PF0_PL16_CAP_VER 1 CPM_PCIE0_PF0_PM_CAP_ID 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0 1 CPM\
_PCIE0_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE0_PF0_PM_CAP_VER_ID 3 CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE0_PF0_PRI_CAP_ON 0 CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF0_SRIOV_BAR0_TYP\
E Memory CPM_PCIE0_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF0_SRIO\
V_BAR3_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM\
_PCIE0_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF0_SRIOV_CAP_VER 1 CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF0_SUB_CLASS_VALUE 80 CPM_PCIE0_PF\
0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE0_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE0_PF0_TPHR_CAP_VER 1 CPM_PCIE0_PF0_TPHR_ENABLE 0 CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE0_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE0_PF0_VC_CAP_ENABLED 0 CPM_PCIE0_PF0_VC_CAP_VER 1 CPM_PCIE0_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDE\
D_COUNT 0 CPM_PCIE0_PF0_XDMA_64BIT 0 CPM_PCIE0_PF0_XDMA_ENABLED 0 CPM_PCIE0_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_XDMA_SIZE 128 CPM_PCIE0_PF10_BAR0_64BIT 0 CPM_PCIE0_PF10_BAR0_ENABLED 0 CPM_PCIE0_PF10_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR0_QDMA_STE\
ERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR0_SCALE Kilobytes CPM_PCIE0_PF10_BAR0_SIZE 4 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCI\
E0_PF10_BAR0_TYPE Memory CPM_PCIE0_PF10_BAR1_64BIT 0 CPM_PCIE0_PF10_BAR1_ENABLED 0 CPM_PCIE0_PF10_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR1_SCALE Kilobytes CPM_PCIE0_PF10_BAR1_SIZE 4 CPM_PC\
IE0_PF10_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR1_TYPE Memory CPM_PCIE0_PF10_BAR2_64BIT 0 CPM_PCIE0_PF10_BAR2_ENABLED 0 CPM_PCIE0_PF10_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR2_\
QDMA_64BIT 0 CPM_PCIE0_PF10_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR2_SCALE Kilobytes CPM_PCIE0_PF10_BAR2_SIZE 4 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR2_SRI\
OV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR2_TYPE Memory CPM_PCIE0_PF10_BAR3_64BIT 0 CPM_PCIE0_PF10_BAR3_ENABLED 0 CPM_PCIE0_PF10_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_\
BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR3_SCALE Kilobytes CPM_PCIE0_PF10_BAR3_SIZE 4 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA\
_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR3_TYPE Memory CPM_PCIE0_PF10_BAR4_64BIT 0 CPM_PCIE0_PF10_BAR4_ENABLED 0 CPM_PCIE0_PF10_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR4_QDMA_TYPE A\
XI_Bridge_Master CPM_PCIE0_PF10_BAR4_SCALE Kilobytes CPM_PCIE0_PF10_BAR4_SIZE 4 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR4_TYPE Memory CPM_PCIE0_PF10_BAR5_64BIT 0\
 CPM_PCIE0_PF10_BAR5_ENABLED 0 CPM_PCIE0_PF10_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR5_SCALE Kilobytes CPM_PCIE0_PF10_BAR5_SIZE 4 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR5\
_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR5_TYPE Memory CPM_PCIE0_PF10_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF10_BASE_CLASS_VALUE 05 CPM_PCIE0_PF10_CAPABILITY_POINTER 80 CPM_PCIE0_PF10_CFG_DEV_ID 0 CPM_PCIE0_PF10_C\
FG_REV_ID 0 CPM_PCIE0_PF10_CFG_SUBSYS_ID 0 CPM_PCIE0_PF10_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF10_CLASS_CODE 0x058000 CPM_PCIE0_PF10_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF10_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF10_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF10_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF10_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF10_INTERFACE_VALUE 00 CPM_PCIE0_PF10_INTERRUPT_PIN NONE CPM_P\
CIE0_PF10_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF10_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF10_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF10_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF10_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF10_MSIX_ENABLED 1 CPM_PCIE0_PF10_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF10_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF10_MSI_ENABLED 0 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_1 0x00000\
00000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF10_P\
CIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF10_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF10_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0\
_PF10_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF10_SRIO\
V_BAR3_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR5_TYPE Memory \
CPM_PCIE0_PF10_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF10_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF10_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF10_SRIOV_CAP_VER 1 CPM_PCIE0_PF10_SRIOV_FIRST_VF_OFFSET 34 CPM_PCIE0_PF10_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF10_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF10_SRIOV_VF_DEVICE_ID CA3F CPM_PCIE0_PF10_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF10_SUB_CLASS_VALUE 80 CPM_PCIE0_PF10_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF10_VEND_ID 10EE CPM_PCIE0_PF11_BAR0_64BIT 0 CP\
M_PCIE0_PF11_BAR0_ENABLED 0 CPM_PCIE0_PF11_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR0_SCALE Kilobytes CPM_PCIE0_PF11_BAR0_SIZE 4 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR0_SR\
IOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR0_TYPE Memory CPM_PCIE0_PF11_BAR1_64BIT 0 CPM_PCIE0_PF11_BAR1_ENABLED 0 CPM_PCIE0_PF11_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR1_QDMA_AXCACHE 1 CPM_PCI\
E0_PF11_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR1_SCALE Kilobytes CPM_PCIE0_PF11_BAR1_SIZE 4 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_S\
CALE Kilobytes CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR1_TYPE Memory CPM_PCIE0_PF11_BAR2_64BIT 0 CPM_PCIE0_PF11_BAR2_ENABLED 0 CPM_PCIE0_PF11_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR2_QDMA_SIZE\
 4 CPM_PCIE0_PF11_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR2_SCALE Kilobytes CPM_PCIE0_PF11_BAR2_SIZE 4 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA\
_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR2_TYPE Memory CPM_PCIE0_PF11_BAR3_64BIT 0 CPM_PCIE0_PF11_BAR3_ENABLED 0 CPM_PCIE0_PF11_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR3_SCALE Kilobytes CP\
M_PCIE0_PF11_BAR3_SIZE 4 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR3_TYPE Memory CPM_PCIE0_PF11_BAR4_64BIT 0 CPM_PCIE0_PF11_BAR4_ENABLED 0 CPM_PCIE0_PF11_BAR4_PREF\
ETCHABLE 0 CPM_PCIE0_PF11_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR4_SCALE Kilobytes CPM_PCIE0_PF11_BAR4_SIZE 4 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_EN\
ABLED 0 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR4_TYPE Memory CPM_PCIE0_PF11_BAR5_64BIT 0 CPM_PCIE0_PF11_BAR5_ENABLED 0 CPM_PCIE0_PF11_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR5_QDMA\
_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR5_SCALE Kilobytes CPM_PCIE0_PF11_BAR5_SIZE 4 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_SIZE 4\
 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR5_TYPE Memory CPM_PCIE0_PF11_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF11_BASE_CLASS_VALUE 05 CPM_PCIE0_PF11_CAPABILITY_POINTER 80 CPM_PCIE0_PF11_CFG_DEV_ID 0 CPM_PCIE0_PF11_CFG_REV_ID 0 CPM_PCIE0_PF11_CFG_SUBSYS_ID 0 CPM_PCIE0_PF11_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF11_CLASS_CODE 0x058000 CPM_PCIE0_PF11_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF11_EXPANSION_ROM_QDMA_ENABLE\
D 0 CPM_PCIE0_PF11_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF11_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF11_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF11_INTERFACE_VALUE 00 CPM_PCIE0_PF11_INTERRUPT_PIN NONE CPM_PCIE0_PF11_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF11_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF11_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF11_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF11_MSIX_CAP_TABLE_SIZE 007 CPM\
_PCIE0_PF11_MSIX_ENABLED 1 CPM_PCIE0_PF11_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF11_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF11_MSI_ENABLED 0 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1\
1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF11_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF11_SRIOV_BAR0_64BIT 0 CPM\
_PCIE0_PF11_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF11_SRIO\
V_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR4_SCAL\
E Kilobytes CPM_PCIE0_PF11_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF11_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF11_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF11_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF11_SRIOV_CAP_VER 1 CPM_PCIE0_PF11_SRIOV_FIRST_VF_OFFSET 37 CPM_PCIE0_PF11\
_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF11_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF11_SRIOV_VF_DEVICE_ID CB3F CPM_PCIE0_PF11_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF11_SUB_CLASS_VALUE 80 CPM_PCIE0_PF11_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF11_VEND_ID 10EE CPM_PCIE0_PF12_BAR0_64BIT 0 CPM_PCIE0_PF12_BAR0_ENABLED 0 CPM_PCIE0_PF12_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR0_QDMA_PR\
EFETCHABLE 0 CPM_PCIE0_PF12_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR0_SCALE Kilobytes CPM_PCIE0_PF12_BAR0_SIZE 4 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_SIZE 4 CP\
M_PCIE0_PF12_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR0_TYPE Memory CPM_PCIE0_PF12_BAR1_64BIT 0 CPM_PCIE0_PF12_BAR1_ENABLED 0 CPM_PCIE0_PF12_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM\
_PCIE0_PF12_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR1_SCALE Kilobytes CPM_PCIE0_PF12_BAR1_SIZE 4 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR1_TYPE Memory\
 CPM_PCIE0_PF12_BAR2_64BIT 0 CPM_PCIE0_PF12_BAR2_ENABLED 0 CPM_PCIE0_PF12_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR2_SCALE Kilobytes CPM_PCIE0_PF12_BAR2_SIZE 4 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA\
_64BIT 0 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR2_TYPE Memory CPM_PCIE0_PF12_BAR3_64BIT 0 CPM_PCIE0_PF12_BAR3_ENABLED 0 CPM_PCIE0_PF12_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR3_QDMA_64BIT 0 CPM_PCIE0_P\
F12_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR3_SCALE Kilobytes CPM_PCIE0_PF12_BAR3_SIZE 4 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_PREFETCHABLE 0 C\
PM_PCIE0_PF12_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR3_TYPE Memory CPM_PCIE0_PF12_BAR4_64BIT 0 CPM_PCIE0_PF12_BAR4_ENABLED 0 CPM_PCIE0_PF12_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR4_QDMA_SCALE Kilobyte\
s CPM_PCIE0_PF12_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR4_SCALE Kilobytes CPM_PCIE0_PF12_BAR4_SIZE 4 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0\
 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR4_TYPE Memory CPM_PCIE0_PF12_BAR5_64BIT 0 CPM_PCIE0_PF12_BAR5_ENABLED 0 CPM_PCIE0_PF12_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCI\
E0_PF12_BAR5_SCALE Kilobytes CPM_PCIE0_PF12_BAR5_SIZE 4 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR5_TYPE Memory CPM_PCIE0_PF12_BASE_CLASS_MENU Memory_controller CP\
M_PCIE0_PF12_BASE_CLASS_VALUE 05 CPM_PCIE0_PF12_CAPABILITY_POINTER 80 CPM_PCIE0_PF12_CFG_DEV_ID 0 CPM_PCIE0_PF12_CFG_REV_ID 0 CPM_PCIE0_PF12_CFG_SUBSYS_ID 0 CPM_PCIE0_PF12_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF12_CLASS_CODE 0x058000 CPM_PCIE0_PF12_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF12_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF12_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF12_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_EXPANSION_ROM_SCALE Kilob\
ytes CPM_PCIE0_PF12_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF12_INTERFACE_VALUE 00 CPM_PCIE0_PF12_INTERRUPT_PIN NONE CPM_PCIE0_PF12_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF12_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF12_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF12_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF12_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF12_MSIX_ENABLED 1 CPM_PCIE0_PF12_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF12_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF12_MSI_ENABLED 0 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x000\
0000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXI\
BAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF12_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF12_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR0_TYPE Memory CPM_PC\
IE0_PF12_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR\
3_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR5_PREFETCHABLE 0\
 CPM_PCIE0_PF12_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF12_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF12_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF12_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF12_SRIOV_CAP_VER 1 CPM_PCIE0_PF12_SRIOV_FIRST_VF_OFFSET 40 CPM_PCIE0_PF12_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF12_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF12_SRIOV_VF_DEVICE_ID CC3F CPM_PCIE0_PF12_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF12_SUB_CLASS_VA\
LUE 80 CPM_PCIE0_PF12_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF12_VEND_ID 10EE CPM_PCIE0_PF13_BAR0_64BIT 0 CPM_PCIE0_PF13_BAR0_ENABLED 0 CPM_PCIE0_PF13_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_\
PF13_BAR0_SCALE Kilobytes CPM_PCIE0_PF13_BAR0_SIZE 4 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR0_TYPE Memory CPM_PCIE0_PF13_BAR1_64BIT 0 CPM_PCIE0_PF13_BAR1_ENABLE\
D 0 CPM_PCIE0_PF13_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR1_SCALE Kilobytes CPM_PCIE0_PF13_BAR1_SIZE 4 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_P\
CIE0_PF13_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR1_TYPE Memory CPM_PCIE0_PF13_BAR2_64BIT 0 CPM_PCIE0_PF13_BAR2_ENABLED 0 CPM_PCIE0_PF13_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR2_QDMA_ENABLE\
D 0 CPM_PCIE0_PF13_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR2_SCALE Kilobytes CPM_PCIE0_PF13_BAR2_SIZE 4 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0\
_PF13_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR2_TYPE Memory CPM_PCIE0_PF13_BAR3_64BIT 0 CPM_PCIE0_PF13_BAR3_ENABLED 0 CPM_PCIE0_PF13_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR3_Q\
DMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR3_SCALE Kilobytes CPM_PCIE0_PF13_BAR3_SIZE 4 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master \
CPM_PCIE0_PF13_BAR3_TYPE Memory CPM_PCIE0_PF13_BAR4_64BIT 0 CPM_PCIE0_PF13_BAR4_ENABLED 0 CPM_PCIE0_PF13_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR4_SCALE Kilobytes CPM_PCIE0_PF13_BAR4_SIZE 4\
 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR4_TYPE Memory CPM_PCIE0_PF13_BAR5_64BIT 0 CPM_PCIE0_PF13_BAR5_ENABLED 0 CPM_PCIE0_PF13_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1\
3_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR5_SCALE Kilobytes CPM_PCIE0_PF13_BAR5_SIZE 4 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_B\
AR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR5_TYPE Memory CPM_PCIE0_PF13_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF13_BASE_CLASS_VALUE 05 CPM_PCIE0_PF13_CAPABILITY_POINTER 80 CPM_PCIE0_PF13_CFG_DEV_ID 0 CPM_PCIE0_PF13_CFG_REV_ID 0 CPM_PCIE0_PF13_CFG_SUBSYS_ID 0 CPM_PCIE0_PF13_CFG_SUBSYS_VEND_ID 0 \
CPM_PCIE0_PF13_CLASS_CODE 0x058000 CPM_PCIE0_PF13_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF13_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF13_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF13_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF13_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF13_INTERFACE_VALUE 00 CPM_PCIE0_PF13_INTERRUPT_PIN NONE CPM_PCIE0_PF13_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF13_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE\
0_PF13_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF13_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF13_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF13_MSIX_ENABLED 1 CPM_PCIE0_PF13_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF13_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF13_MSI_ENABLED 0 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_P\
F13_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRI\
OV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF13_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF13_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF1\
3_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR4_6\
4BIT 0 CPM_PCIE0_PF13_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF13_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF13_SRIOV_CAP_INITIAL_VF 4 CPM_PCI\
E0_PF13_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF13_SRIOV_CAP_VER 1 CPM_PCIE0_PF13_SRIOV_FIRST_VF_OFFSET 43 CPM_PCIE0_PF13_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF13_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF13_SRIOV_VF_DEVICE_ID CD3F CPM_PCIE0_PF13_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF13_SUB_CLASS_VALUE 80 CPM_PCIE0_PF13_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF13_VEND_ID 10EE CPM_PCIE0_PF14_BAR0_64BIT 0 CPM_PCIE0_PF14_BAR0_ENABLED 0 CPM_PCIE0_PF14_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF14_B\
AR0_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR0_SCALE Kilobytes CPM_PCIE0_PF14_BAR0_SIZE 4 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR0\
_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR0_TYPE Memory CPM_PCIE0_PF14_BAR1_64BIT 0 CPM_PCIE0_PF14_BAR1_ENABLED 0 CPM_PCIE0_PF14_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_P\
F14_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR1_SCALE Kilobytes CPM_PCIE0_PF14_BAR1_SIZE 4 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR1_SRIOV_\
QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR1_TYPE Memory CPM_PCIE0_PF14_BAR2_64BIT 0 CPM_PCIE0_PF14_BAR2_ENABLED 0 CPM_PCIE0_PF14_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR2_QDMA_TY\
PE AXI_Bridge_Master CPM_PCIE0_PF14_BAR2_SCALE Kilobytes CPM_PCIE0_PF14_BAR2_SIZE 4 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR2_TYPE Memory CPM_PCIE0_PF14_BAR3_64B\
IT 0 CPM_PCIE0_PF14_BAR3_ENABLED 0 CPM_PCIE0_PF14_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR3_SCALE Kilobytes CPM_PCIE0_PF14_BAR3_SIZE 4 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_\
BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR3_TYPE Memory CPM_PCIE0_PF14_BAR4_64BIT 0 CPM_PCIE0_PF14_BAR4_ENABLED 0 CPM_PCIE0_PF14_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR4_QDMA_AXCACHE 1 \
CPM_PCIE0_PF14_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR4_SCALE Kilobytes CPM_PCIE0_PF14_BAR4_SIZE 4 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR4_SRIOV\
_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR4_TYPE Memory CPM_PCIE0_PF14_BAR5_64BIT 0 CPM_PCIE0_PF14_BAR5_ENABLED 0 CPM_PCIE0_PF14_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR5_QD\
MA_SIZE 4 CPM_PCIE0_PF14_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR5_SCALE Kilobytes CPM_PCIE0_PF14_BAR5_SIZE 4 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR5_SRI\
OV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR5_TYPE Memory CPM_PCIE0_PF14_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF14_BASE_CLASS_VALUE 05 CPM_PCIE0_PF14_CAPABILITY_POINTER 80 CPM_PCIE0_PF14_CFG_DEV_ID 0 CPM_PCIE0_PF14_CFG_REV_ID 0 CPM_PCIE0_PF14_CFG_SUBSYS_ID 0 CPM_PCIE0_PF14_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF14_CLASS_CODE 0x058000 CPM_PCIE0_PF14_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF14_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF14_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_EXPANSION_\
ROM_QDMA_SIZE 2 CPM_PCIE0_PF14_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF14_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF14_INTERFACE_VALUE 00 CPM_PCIE0_PF14_INTERRUPT_PIN NONE CPM_PCIE0_PF14_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF14_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF14_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF14_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF14_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF14_MSIX_ENABLED 1 CPM_PCIE0_PF14_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE\
0_PF14_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF14_MSI_ENABLED 0 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_\
QDMA_0 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF14_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF14_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR0_PREFETCHABLE 0 CPM_P\
CIE0_PF14_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF14_\
SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR4_TYPE Mem\
ory CPM_PCIE0_PF14_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF14_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF14_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF14_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF14_SRIOV_CAP_VER 1 CPM_PCIE0_PF14_SRIOV_FIRST_VF_OFFSET 46 CPM_PCIE0_PF14_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF14_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_P\
F14_SRIOV_VF_DEVICE_ID CE3F CPM_PCIE0_PF14_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF14_SUB_CLASS_VALUE 80 CPM_PCIE0_PF14_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF14_VEND_ID 10EE CPM_PCIE0_PF15_BAR0_64BIT 0 CPM_PCIE0_PF15_BAR0_ENABLED 0 CPM_PCIE0_PF15_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR0_QDMA_\
SIZE 4 CPM_PCIE0_PF15_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR0_SCALE Kilobytes CPM_PCIE0_PF15_BAR0_SIZE 4 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR0_SRIOV_\
QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR0_TYPE Memory CPM_PCIE0_PF15_BAR1_64BIT 0 CPM_PCIE0_PF15_BAR1_ENABLED 0 CPM_PCIE0_PF15_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR1_SCALE Kilobyte\
s CPM_PCIE0_PF15_BAR1_SIZE 4 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR1_TYPE Memory CPM_PCIE0_PF15_BAR2_64BIT 0 CPM_PCIE0_PF15_BAR2_ENABLED 0 CPM_PCIE0_PF15_BAR2_\
PREFETCHABLE 0 CPM_PCIE0_PF15_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR2_SCALE Kilobytes CPM_PCIE0_PF15_BAR2_SIZE 4 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR2_SRIOV_QDM\
A_ENABLED 0 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR2_TYPE Memory CPM_PCIE0_PF15_BAR3_64BIT 0 CPM_PCIE0_PF15_BAR3_ENABLED 0 CPM_PCIE0_PF15_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR3_\
QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR3_SCALE Kilobytes CPM_PCIE0_PF15_BAR3_SIZE 4 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_SI\
ZE 4 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR3_TYPE Memory CPM_PCIE0_PF15_BAR4_64BIT 0 CPM_PCIE0_PF15_BAR4_ENABLED 0 CPM_PCIE0_PF15_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR4_QDMA_STEERING CPM_PCIE_NO\
C_0 CPM_PCIE0_PF15_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR4_SCALE Kilobytes CPM_PCIE0_PF15_BAR4_SIZE 4 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR4_TYPE\
 Memory CPM_PCIE0_PF15_BAR5_64BIT 0 CPM_PCIE0_PF15_BAR5_ENABLED 0 CPM_PCIE0_PF15_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR5_SCALE Kilobytes CPM_PCIE0_PF15_BAR5_SIZE 4 CPM_PCIE0_PF15_BAR5_SRI\
OV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR5_TYPE Memory CPM_PCIE0_PF15_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF15_BASE_CLASS_VALUE 05 CPM_PCIE0_PF15_CAPABILITY_POINTER 80 CPM_PCIE0\
_PF15_CFG_DEV_ID 0 CPM_PCIE0_PF15_CFG_REV_ID 0 CPM_PCIE0_PF15_CFG_SUBSYS_ID 0 CPM_PCIE0_PF15_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF15_CLASS_CODE 0x058000 CPM_PCIE0_PF15_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF15_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF15_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF15_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF15_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF15_INTERFACE_VALUE 00 CPM_\
PCIE0_PF15_INTERRUPT_PIN NONE CPM_PCIE0_PF15_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF15_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF15_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF15_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF15_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF15_MSIX_ENABLED 1 CPM_PCIE0_PF15_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF15_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF15_MSI_ENABLED 0 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0\
_PF15_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_3 \
0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF15_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF15_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF15_\
SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR3_\
SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR5_SIZE 2 CPM\
_PCIE0_PF15_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF15_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF15_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF15_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF15_SRIOV_CAP_VER 1 CPM_PCIE0_PF15_SRIOV_FIRST_VF_OFFSET 49 CPM_PCIE0_PF15_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF15_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF15_SRIOV_VF_DEVICE_ID CF3F CPM_PCIE0_PF15_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF15_SUB_CLASS_VALUE 80 CPM_PCIE0_PF15_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF15_VEND_ID \
10EE CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF1_ATS_CAP_ON 0 CPM_PCIE0_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF1_BAR0_64BIT 0 CPM_PCIE0_P\
F1_BAR0_ENABLED 0 CPM_PCIE0_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_\
PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_TYPE Memory CPM_PCIE0_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_\
XDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_64BIT 0 CPM_PCIE0_PF1_BAR1_ENABLED 0 CPM_PCIE0_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR1_QDMA_TYPE AXI_Bridge_Maste\
r CPM_PCIE0_PF1_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_TYPE Memory CPM_PCIE0_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_XD\
MA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_64BIT 0 CPM_PCIE0_PF1_BAR2_ENABLED 0 CPM_PCIE0_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_\
QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_STEERING CPM_PCI\
E_NOC_0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_TYPE Memory CPM_PCIE0_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_64BIT 0 CPM_PCIE0_PF1_BAR3_ENABLED 0 CPM_PCIE0_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1\
_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA\
_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_TYPE Memory CPM_PCIE0_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_P\
CIE0_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_64BIT 0 CPM_PCIE0_PF1_BAR4_ENABLED 0 CPM_PCIE0_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SIZE 4 CP\
M_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_TYPE Memory CPM_PCIE0_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4\
_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_64BIT 0 CPM_PCIE0_PF1_BAR5_ENABLED 0 CPM_PCIE0_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF1\
_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_\
PCIE0_PF1_BAR5_TYPE Memory CPM_PCIE0_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF1_BASE_CLASS_VALUE 05 CPM_PCIE0_PF1_CAPABILITY_POINTER 80 CPM_PCIE0_PF1_CFG_DEV_ID 0 CPM_PCIE0_PF1_CFG_REV_I\
D 0 CPM_PCIE0_PF1_CFG_SUBSYS_ID 0 CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF1_CLASS_CODE 0x058000 CPM_PCIE0_PF1_DSN_CAP_ENABLE 0 CPM_PCIE0_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF1_INTERFACE_VALUE 00 CPM_PCIE0_PF1_INTERRUPT_PIN\
 NONE CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF1_MSIX_ENABLED 1 CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF1_MSI_ENABLED 0 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_EXPANSION_ROM_QD\
MA 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIB\
AR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCI\
E0_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PRI_CAP_ON 0 CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_P\
F1_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR3_TYPE Memory \
CPM_PCIE0_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF1_SRIOV_CAP_INI\
TIAL_VF 4 CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF1_SRIOV_CAP_VER 1 CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF1_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF1_SUB_CLASS_VALUE 80 CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF1_VEND_ID 10EE CPM_PCIE0_PF1_XDMA_64BIT 0 CPM_PCIE0_PF1_XDMA_ENABLED 0 CPM_PCIE0_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_XD\
MA_SCALE Kilobytes CPM_PCIE0_PF1_XDMA_SIZE 128 CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF2_ATS_CAP_ON 0 CPM_PCIE0_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF2_AXIST_BYPASS_SIZE \
128 CPM_PCIE0_PF2_BAR0_64BIT 0 CPM_PCIE0_PF2_BAR0_ENABLED 0 CPM_PCIE0_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT 0 CP\
M_PCIE0_PF2_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_TYPE Memory CPM_PCIE0_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR\
0_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_64BIT 0 CPM_PCIE0_PF2_BAR1_ENABLED 0 CPM_PCIE0_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM\
_PCIE0_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_TYPE Memory CPM_PCIE0_P\
F2_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_64BIT 0 CPM_PCIE0_PF2_BAR2_ENABLED 0 CPM_PCIE0_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF2_BA\
R2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_\
PCIE0_PF2_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_TYPE Memory CPM_PCIE0_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_64BIT 0 CPM_PCIE0_PF2_BAR3_ENABLED 0 CPM_P\
CIE0_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR3_SRIOV_QD\
MA_ENABLED 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_TYPE Memory CPM_PCIE0_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE0_P\
F2_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_64BIT 0 CPM_PCIE0_PF2_BAR4_ENABLED 0 CPM_PCIE0_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_SC\
ALE Kilobytes CPM_PCIE0_PF2_BAR4_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_TYPE Memory CPM_PCIE0_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_\
PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_64BIT 0 CPM_PCIE0_PF2_BAR5_ENABLED 0 CPM_PCIE0_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_SCALE Kilobytes CP\
M_PCIE0_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_B\
AR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_TYPE Memory CPM_PCIE0_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF2_BASE_CLASS_VALUE 05 CPM_PCIE0_PF2_CAPABILITY_POINTER 80 CPM_PCIE\
0_PF2_CFG_DEV_ID 0 CPM_PCIE0_PF2_CFG_REV_ID 0 CPM_PCIE0_PF2_CFG_SUBSYS_ID 0 CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF2_CLASS_CODE 0x058000 CPM_PCIE0_PF2_DSN_CAP_ENABLE 0 CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF2_INTE\
RFACE_VALUE 00 CPM_PCIE0_PF2_INTERRUPT_PIN NONE CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF2_MSIX_ENABLED 1 CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF2_MSI_ENABLED 0 CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2\
AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM\
_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA\
_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PRI_CAP_ON 0 CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE\
0_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR3_SCA\
LE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF2\
_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF2_SRIOV_CAP_VER 1 CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF2_SUB_CLASS_VALUE 80 CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF2_VEND_ID 10EE CPM_PCIE0_PF2_XDMA_64\
BIT 0 CPM_PCIE0_PF2_XDMA_ENABLED 0 CPM_PCIE0_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_XDMA_SIZE 128 CPM_PCIE0_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF3_ATS_CAP_ON 0 CPM_PCIE0_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF3_AXIST_BYPASS_PREFE\
TCHABLE 0 CPM_PCIE0_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF3_BAR0_64BIT 0 CPM_PCIE0_PF3_BAR0_ENABLED 0 CPM_PCIE0_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BA\
R0_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_TYPE Memory CPM_PCIE0_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE 1 CPM_P\
CIE0_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_64BIT 0 CPM_PCIE0_PF3_BAR1_ENABLED 0 CPM_PCIE0_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_SCALE Kilobyt\
es CPM_PCIE0_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_\
PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_TYPE Memory CPM_PCIE0_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_64BIT 0 CPM_PCIE0_PF3_BAR2_ENABLED 0 CPM_PCIE0_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_64BIT 0\
 CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CP\
M_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_TYPE Memory CPM_PCIE0_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR2_XDMA\
_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_64BIT 0 CPM_PCIE0_PF3_BAR3_ENABLED 0 CPM_PCIE0_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SIZE 4 CPM_PCIE0_PF3_BAR3_S\
RIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_TYPE Memory CPM_PCIE0_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE\
 0 CPM_PCIE0_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_64BIT 0 CPM_PCIE0_PF3_BAR4_ENABLED 0 CPM_PCIE0_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_QDMA_STEERIN\
G CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_TYP\
E Memory CPM_PCIE0_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_64BIT 0 CPM_PCIE0_PF3_BAR5_ENABLED 0 CPM_PCIE0_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_QDMA_ENABLE\
D 0 CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SR\
IOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_TYPE Memory CPM_PCIE0_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BASE_CLASS_MENU Memory_cont\
roller CPM_PCIE0_PF3_BASE_CLASS_VALUE 05 CPM_PCIE0_PF3_CAPABILITY_POINTER 80 CPM_PCIE0_PF3_CFG_DEV_ID 0 CPM_PCIE0_PF3_CFG_REV_ID 0 CPM_PCIE0_PF3_CFG_SUBSYS_ID 0 CPM_PCIE0_PF3_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF3_CLASS_CODE 0x058000 CPM_PCIE0_PF3_DSN_CAP_ENABLE 0 CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF\
3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF3_INTERFACE_VALUE 00 CPM_PCIE0_PF3_INTERRUPT_PIN NONE CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF3_MSIX_ENABLED 1 CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF3_MSI_ENABLED 0 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTE\
R 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR\
2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000\
000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PRI_CAP_ON 0 CPM_PCIE0_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR1_64BIT 0 \
CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR1_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR2_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR3_\
PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR3_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR4_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_\
PCIE0_PF3_SRIOV_BAR5_SIZE 128 CPM_PCIE0_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF3_SRIOV_CAP_VER 1 CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID 0 CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF3_SUB_CLASS_VALUE 80 CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_P\
CIE0_PF3_VEND_ID 10EE CPM_PCIE0_PF3_XDMA_64BIT 0 CPM_PCIE0_PF3_XDMA_ENABLED 0 CPM_PCIE0_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_XDMA_SIZE 128 CPM_PCIE0_PF4_BAR0_64BIT 0 CPM_PCIE0_PF4_BAR0_ENABLED 0 CPM_PCIE0_PF4_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR0_QDMA_S\
TEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR0_SCALE Kilobytes CPM_PCIE0_PF4_BAR0_SIZE 4 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BA\
R0_TYPE Memory CPM_PCIE0_PF4_BAR1_64BIT 0 CPM_PCIE0_PF4_BAR1_ENABLED 0 CPM_PCIE0_PF4_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR1_SCALE Kilobytes CPM_PCIE0_PF4_BAR1_SIZE 4 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA\
_64BIT 0 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR1_TYPE Memory CPM_PCIE0_PF4_BAR2_64BIT 0 CPM_PCIE0_PF4_BAR2_ENABLED 0 CPM_PCIE0_PF4_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR2_QDMA\
_AXCACHE 1 CPM_PCIE0_PF4_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR2_SCALE Kilobytes CPM_PCIE0_PF4_BAR2_SIZE 4 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR2_SRIOV_Q\
DMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR2_TYPE Memory CPM_PCIE0_PF4_BAR3_64BIT 0 CPM_PCIE0_PF4_BAR3_ENABLED 0 CPM_PCIE0_PF4_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR3_QDMA_SIZE 4 CPM_P\
CIE0_PF4_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR3_SCALE Kilobytes CPM_PCIE0_PF4_BAR3_SIZE 4 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Mas\
ter CPM_PCIE0_PF4_BAR3_TYPE Memory CPM_PCIE0_PF4_BAR4_64BIT 0 CPM_PCIE0_PF4_BAR4_ENABLED 0 CPM_PCIE0_PF4_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR4_SCALE Kilobytes CPM_PCIE0_PF4_BAR4_SIZE 4 CPM_PCIE0\
_PF4_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR4_TYPE Memory CPM_PCIE0_PF4_BAR5_64BIT 0 CPM_PCIE0_PF4_BAR5_ENABLED 0 CPM_PCIE0_PF4_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR5_QDMA_64BIT 0 CPM\
_PCIE0_PF4_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR5_SCALE Kilobytes CPM_PCIE0_PF4_BAR5_SIZE 4 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PC\
IE0_PF4_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR5_TYPE Memory CPM_PCIE0_PF4_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF4_BASE_CLASS_VALUE 05 CPM_PCIE0_PF4_CAPABILITY_POINTER 80 CPM_PCIE0_PF4_CFG_DEV_ID 0 CPM_PCIE0_PF4_CFG_REV_ID 0 CPM_PCIE0_PF4_CFG_SUBSYS_ID 0 CPM_PCIE0_PF4_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF4_CLASS_CODE 0x058000 CPM_PCIE0_PF4_\
EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF4_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF4_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF4_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF4_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF4_INTERFACE_VALUE 00 CPM_PCIE0_PF4_INTERRUPT_PIN NONE CPM_PCIE0_PF4_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF4_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF4_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF4_MSIX_CAP_TABLE_\
OFFSET 40 CPM_PCIE0_PF4_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF4_MSIX_ENABLED 1 CPM_PCIE0_PF4_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF4_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF4_MSI_ENABLED 0 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBA\
R_QDMA_4 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF4_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_\
PCIE0_PF4_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR2_ENABLED 0 \
CPM_PCIE0_PF4_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR4\
_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF4_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF4_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF4_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF4_SRIOV_CAP_VER 1 CPM_PCIE0_PF4_SRIOV_FIRST_VF_OFFSET 16 CPM_PCIE0_PF4_SRIOV_FU\
NC_DEP_LINK 0 CPM_PCIE0_PF4_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF4_SRIOV_VF_DEVICE_ID C43F CPM_PCIE0_PF4_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF4_SUB_CLASS_VALUE 80 CPM_PCIE0_PF4_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF4_VEND_ID 10EE CPM_PCIE0_PF5_BAR0_64BIT 0 CPM_PCIE0_PF5_BAR0_ENABLED 0 CPM_PCIE0_PF5_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0\
_PF5_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR0_SCALE Kilobytes CPM_PCIE0_PF5_BAR0_SIZE 4 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_STEERI\
NG CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR0_TYPE Memory CPM_PCIE0_PF5_BAR1_64BIT 0 CPM_PCIE0_PF5_BAR1_ENABLED 0 CPM_PCIE0_PF5_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR1_QDMA_TYPE AXI_Bridge_Master CPM\
_PCIE0_PF5_BAR1_SCALE Kilobytes CPM_PCIE0_PF5_BAR1_SIZE 4 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR1_TYPE Memory CPM_PCIE0_PF5_BAR2_64BIT 0 CPM_PCIE0_PF5_BAR2_ENABLED 0 CP\
M_PCIE0_PF5_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR2_SCALE Kilobytes CPM_PCIE0_PF5_BAR2_SIZE 4 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR2_SRIOV\
_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR2_TYPE Memory CPM_PCIE0_PF5_BAR3_64BIT 0 CPM_PCIE0_PF5_BAR3_ENABLED 0 CPM_PCIE0_PF5_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR3_QDMA_PREF\
ETCHABLE 0 CPM_PCIE0_PF5_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR3_SCALE Kilobytes CPM_PCIE0_PF5_BAR3_SIZE 4 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BA\
R3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR3_TYPE Memory CPM_PCIE0_PF5_BAR4_64BIT 0 CPM_PCIE0_PF5_BAR4_ENABLED 0 CPM_PCIE0_PF5_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR4_QDMA_TYPE A\
XI_Bridge_Master CPM_PCIE0_PF5_BAR4_SCALE Kilobytes CPM_PCIE0_PF5_BAR4_SIZE 4 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR4_TYPE Memory CPM_PCIE0_PF5_BAR5_64BIT 0 CPM_PCIE0_P\
F5_BAR5_ENABLED 0 CPM_PCIE0_PF5_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR5_SCALE Kilobytes CPM_PCIE0_PF5_BAR5_SIZE 4 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_\
PCIE0_PF5_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR5_TYPE Memory CPM_PCIE0_PF5_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF5_BASE_CLASS_VALUE 05 CPM_PCIE0_PF5_CAPABILITY_POINTER 80 CPM_PCIE0_PF5_CFG_DEV_ID 0 CPM_PCIE0_PF5_CFG_REV_ID 0 CPM_PCIE0_PF5_CFG_SUBSYS_I\
D 0 CPM_PCIE0_PF5_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF5_CLASS_CODE 0x058000 CPM_PCIE0_PF5_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF5_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF5_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF5_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF5_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF5_INTERFACE_VALUE 00 CPM_PCIE0_PF5_INTERRUPT_PIN NONE CPM_PCIE0_PF5_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF5_MSIX\
_CAP_PBA_OFFSET 50 CPM_PCIE0_PF5_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF5_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF5_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF5_MSIX_ENABLED 1 CPM_PCIE0_PF5_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF5_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF5_MSI_ENABLED 0 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_2 0x000000000000\
0000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXI\
BAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF5_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF5_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF5_SRIO\
V_BAR1_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF\
5_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF5_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF5_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF5_SRIOV_CAP_TOTAL_VF 0 CPM_\
PCIE0_PF5_SRIOV_CAP_VER 1 CPM_PCIE0_PF5_SRIOV_FIRST_VF_OFFSET 19 CPM_PCIE0_PF5_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF5_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF5_SRIOV_VF_DEVICE_ID C53F CPM_PCIE0_PF5_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF5_SUB_CLASS_VALUE 80 CPM_PCIE0_PF5_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF5_VEND_ID 10EE CPM_PCIE0_PF6_BAR0_64BIT 0 CPM_PCIE0_PF6_BAR0_ENABLED 0 CPM_PCIE0_PF6_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR0_QDMA_AXCAC\
HE 1 CPM_PCIE0_PF6_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR0_SCALE Kilobytes CPM_PCIE0_PF6_BAR0_SIZE 4 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_SC\
ALE Kilobytes CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR0_TYPE Memory CPM_PCIE0_PF6_BAR1_64BIT 0 CPM_PCIE0_PF6_BAR1_ENABLED 0 CPM_PCIE0_PF6_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR1_QDMA_SIZE 4 CPM_PCIE0_P\
F6_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR1_SCALE Kilobytes CPM_PCIE0_PF6_BAR1_SIZE 4 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CP\
M_PCIE0_PF6_BAR1_TYPE Memory CPM_PCIE0_PF6_BAR2_64BIT 0 CPM_PCIE0_PF6_BAR2_ENABLED 0 CPM_PCIE0_PF6_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR2_SCALE Kilobytes CPM_PCIE0_PF6_BAR2_SIZE 4 CPM_PCIE0_PF6_B\
AR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR2_TYPE Memory CPM_PCIE0_PF6_BAR3_64BIT 0 CPM_PCIE0_PF6_BAR3_ENABLED 0 CPM_PCIE0_PF6_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR3_QDMA_64BIT 0 CPM_PCIE0\
_PF6_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR3_SCALE Kilobytes CPM_PCIE0_PF6_BAR3_SIZE 4 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF\
6_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR3_TYPE Memory CPM_PCIE0_PF6_BAR4_64BIT 0 CPM_PCIE0_PF6_BAR4_ENABLED 0 CPM_PCIE0_PF6_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR4_QDM\
A_SIZE 4 CPM_PCIE0_PF6_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR4_SCALE Kilobytes CPM_PCIE0_PF6_BAR4_SIZE 4 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_TYPE \
AXI_Bridge_Master CPM_PCIE0_PF6_BAR4_TYPE Memory CPM_PCIE0_PF6_BAR5_64BIT 0 CPM_PCIE0_PF6_BAR5_ENABLED 0 CPM_PCIE0_PF6_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR5_SCALE Kilobytes CPM_PCIE0_PF6_BAR5_SI\
ZE 4 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR5_TYPE Memory CPM_PCIE0_PF6_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF6_BASE_CLASS_VALUE 05 CPM_PCIE0_PF6_CAPABILITY_POIN\
TER 80 CPM_PCIE0_PF6_CFG_DEV_ID 0 CPM_PCIE0_PF6_CFG_REV_ID 0 CPM_PCIE0_PF6_CFG_SUBSYS_ID 0 CPM_PCIE0_PF6_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF6_CLASS_CODE 0x058000 CPM_PCIE0_PF6_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF6_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF6_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF6_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF6_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF6_INTERFACE_VALUE 00 C\
PM_PCIE0_PF6_INTERRUPT_PIN NONE CPM_PCIE0_PF6_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF6_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF6_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF6_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF6_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF6_MSIX_ENABLED 1 CPM_PCIE0_PF6_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF6_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF6_MSI_ENABLED 0 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF6_PCIE\
BAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000\
 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF6_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF6_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR1_PREFETCHABLE 0 CPM_\
PCIE0_PF6_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR3_SI\
ZE 2 CPM_PCIE0_PF6_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF6_SRIOV_CA\
P_ENABLE 0 CPM_PCIE0_PF6_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF6_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF6_SRIOV_CAP_VER 1 CPM_PCIE0_PF6_SRIOV_FIRST_VF_OFFSET 22 CPM_PCIE0_PF6_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF6_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF6_SRIOV_VF_DEVICE_ID C63F CPM_PCIE0_PF6_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF6_SUB_CLASS_VALUE 80 CPM_PCIE0_PF6_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF6_VEND_ID 10EE CPM_PCIE0_PF7_BAR0_64BIT 0 CPM_PCIE0_PF7_BAR0_ENABLED 0 CPM_PCIE\
0_PF7_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR0_SCALE Kilobytes CPM_PCIE0_PF7_BAR0_SIZE 4 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_\
ENABLED 0 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR0_TYPE Memory CPM_PCIE0_PF7_BAR1_64BIT 0 CPM_PCIE0_PF7_BAR1_ENABLED 0 CPM_PCIE0_PF7_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR1_QDMA_PREFETCHAB\
LE 0 CPM_PCIE0_PF7_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR1_SCALE Kilobytes CPM_PCIE0_PF7_BAR1_SIZE 4 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR1_SRI\
OV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR1_TYPE Memory CPM_PCIE0_PF7_BAR2_64BIT 0 CPM_PCIE0_PF7_BAR2_ENABLED 0 CPM_PCIE0_PF7_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR2_QDMA_TYPE AXI_Bri\
dge_Master CPM_PCIE0_PF7_BAR2_SCALE Kilobytes CPM_PCIE0_PF7_BAR2_SIZE 4 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR2_TYPE Memory CPM_PCIE0_PF7_BAR3_64BIT 0 CPM_PCIE0_PF7_BAR\
3_ENABLED 0 CPM_PCIE0_PF7_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR3_SCALE Kilobytes CPM_PCIE0_PF7_BAR3_SIZE 4 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_\
PF7_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR3_TYPE Memory CPM_PCIE0_PF7_BAR4_64BIT 0 CPM_PCIE0_PF7_BAR4_ENABLED 0 CPM_PCIE0_PF7_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF7_\
BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR4_SCALE Kilobytes CPM_PCIE0_PF7_BAR4_SIZE 4 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_SIZE 4 CP\
M_PCIE0_PF7_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR4_TYPE Memory CPM_PCIE0_PF7_BAR5_64BIT 0 CPM_PCIE0_PF7_BAR5_ENABLED 0 CPM_PCIE0_PF7_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BA\
R5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR5_SCALE Kilobytes CPM_PCIE0_PF7_BAR5_SIZE 4 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR5_TYPE Memory CPM_PCIE0_PF7_BASE_CLASS\
_MENU Memory_controller CPM_PCIE0_PF7_BASE_CLASS_VALUE 05 CPM_PCIE0_PF7_CAPABILITY_POINTER 80 CPM_PCIE0_PF7_CFG_DEV_ID 0 CPM_PCIE0_PF7_CFG_REV_ID 0 CPM_PCIE0_PF7_CFG_SUBSYS_ID 0 CPM_PCIE0_PF7_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF7_CLASS_CODE 0x058000 CPM_PCIE0_PF7_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF7_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF7_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF7_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_EXPANSION_RO\
M_SCALE Kilobytes CPM_PCIE0_PF7_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF7_INTERFACE_VALUE 00 CPM_PCIE0_PF7_INTERRUPT_PIN NONE CPM_PCIE0_PF7_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF7_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF7_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF7_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF7_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF7_MSIX_ENABLED 1 CPM_PCIE0_PF7_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF7_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF7_MSI_ENABLED 0 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x000\
0000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV\
_QDMA_2 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF7_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF7_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR1_\
64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF7_SRIOV_B\
AR3_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR5_SCALE Kilobytes CPM_\
PCIE0_PF7_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF7_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF7_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF7_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF7_SRIOV_CAP_VER 1 CPM_PCIE0_PF7_SRIOV_FIRST_VF_OFFSET 25 CPM_PCIE0_PF7_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF7_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF7_SRIOV_VF_DEVICE_ID C73F CPM_PCIE0_PF7_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF7_SUB_CLASS_VALUE 80 CPM_PCIE0_PF7_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_\
PCIE0_PF7_VEND_ID 10EE CPM_PCIE0_PF8_BAR0_64BIT 0 CPM_PCIE0_PF8_BAR0_ENABLED 0 CPM_PCIE0_PF8_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR0_SCALE Kilobytes CPM_PCIE0_PF8_BAR0_SIZE 4 CPM_PCIE0_PF8_BAR0_SR\
IOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR0_TYPE Memory CPM_PCIE0_PF8_BAR1_64BIT 0 CPM_PCIE0_PF8_BAR1_ENABLED 0 CPM_PCIE0_PF8_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF8_B\
AR1_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR1_SCALE Kilobytes CPM_PCIE0_PF8_BAR1_SIZE 4 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR1\
_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR1_TYPE Memory CPM_PCIE0_PF8_BAR2_64BIT 0 CPM_PCIE0_PF8_BAR2_ENABLED 0 CPM_PCIE0_PF8_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR2_QDMA_SIZE\
 4 CPM_PCIE0_PF8_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR2_SCALE Kilobytes CPM_PCIE0_PF8_BAR2_SIZE 4 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_TYPE AXI_Br\
idge_Master CPM_PCIE0_PF8_BAR2_TYPE Memory CPM_PCIE0_PF8_BAR3_64BIT 0 CPM_PCIE0_PF8_BAR3_ENABLED 0 CPM_PCIE0_PF8_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR3_SCALE Kilobytes CPM_PCIE0_PF8_BAR3_SIZE 4 C\
PM_PCIE0_PF8_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR3_TYPE Memory CPM_PCIE0_PF8_BAR4_64BIT 0 CPM_PCIE0_PF8_BAR4_ENABLED 0 CPM_PCIE0_PF8_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR4_QDMA_64B\
IT 0 CPM_PCIE0_PF8_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR4_SCALE Kilobytes CPM_PCIE0_PF8_BAR4_SIZE 4 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_PREFETCHABLE \
0 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR4_TYPE Memory CPM_PCIE0_PF8_BAR5_64BIT 0 CPM_PCIE0_PF8_BAR5_ENABLED 0 CPM_PCIE0_PF8_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR5_QDMA_SCALE Kilobytes CPM_PCIE\
0_PF8_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR5_SCALE Kilobytes CPM_PCIE0_PF8_BAR5_SIZE 4 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR5_SR\
IOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR5_TYPE Memory CPM_PCIE0_PF8_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF8_BASE_CLASS_VALUE 05 CPM_PCIE0_PF8_CAPABILITY_POINTER 80 CPM_PCIE0_PF8_CFG_DEV_ID 0 CPM_PCIE0_PF8_CFG_REV_ID 0 CPM_PCIE0_PF8_CFG_SUBSYS_ID 0 CPM_PCIE0_PF8_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF8_CLASS_CODE 0x058000 CPM_PCIE0_PF8_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF8_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF8_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_EXPANSION_ROM_QDMA_SIZ\
E 2 CPM_PCIE0_PF8_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF8_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF8_INTERFACE_VALUE 00 CPM_PCIE0_PF8_INTERRUPT_PIN NONE CPM_PCIE0_PF8_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF8_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF8_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF8_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF8_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF8_MSIX_ENABLED 1 CPM_PCIE0_PF8_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF8_MSI_CAP_PERVECMASK\
CAP 0 CPM_PCIE0_PF8_MSI_ENABLED 0 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE\
0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF8_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF8_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR0_SCALE Kilobytes CPM_PCI\
E0_PF8_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR2_TYPE Memory CP\
M_PCIE0_PF8_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR5_ENABLED \
0 CPM_PCIE0_PF8_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF8_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF8_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF8_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF8_SRIOV_CAP_VER 1 CPM_PCIE0_PF8_SRIOV_FIRST_VF_OFFSET 28 CPM_PCIE0_PF8_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF8_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF8_SRIOV_VF_DEVICE_ID C83F CPM_PCIE0_PF8_SUB_CLASS_INTF_MENU Other_memory_controlle\
r CPM_PCIE0_PF8_SUB_CLASS_VALUE 80 CPM_PCIE0_PF8_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF8_VEND_ID 10EE CPM_PCIE0_PF9_BAR0_64BIT 0 CPM_PCIE0_PF9_BAR0_ENABLED 0 CPM_PCIE0_PF9_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR0_QDMA_TYPE AXI_Bridge_Ma\
ster CPM_PCIE0_PF9_BAR0_SCALE Kilobytes CPM_PCIE0_PF9_BAR0_SIZE 4 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR0_TYPE Memory CPM_PCIE0_PF9_BAR1_64BIT 0 CPM_PCIE0_PF9_BAR1_ENAB\
LED 0 CPM_PCIE0_PF9_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR1_SCALE Kilobytes CPM_PCIE0_PF9_BAR1_SIZE 4 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BA\
R1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR1_TYPE Memory CPM_PCIE0_PF9_BAR2_64BIT 0 CPM_PCIE0_PF9_BAR2_ENABLED 0 CPM_PCIE0_PF9_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR2_Q\
DMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR2_SCALE Kilobytes CPM_PCIE0_PF9_BAR2_SIZE 4 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE\
0_PF9_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR2_TYPE Memory CPM_PCIE0_PF9_BAR3_64BIT 0 CPM_PCIE0_PF9_BAR3_ENABLED 0 CPM_PCIE0_PF9_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR3_QDM\
A_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR3_SCALE Kilobytes CPM_PCIE0_PF9_BAR3_SIZE 4 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR3_TYPE Memory CPM_PCIE0_PF9_BAR4_64BIT 0 CPM\
_PCIE0_PF9_BAR4_ENABLED 0 CPM_PCIE0_PF9_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR4_SCALE Kilobytes CPM_PCIE0_PF9_BAR4_SIZE 4 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_AXCACH\
E 1 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR4_TYPE Memory CPM_PCIE0_PF9_BAR5_64BIT 0 CPM_PCIE0_PF9_BAR5_ENABLED 0 CPM_PCIE0_PF9_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR5_QDMA_ENABLED 0 \
CPM_PCIE0_PF9_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR5_SCALE Kilobytes CPM_PCIE0_PF9_BAR5_SIZE 4 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR5_SRIOV_\
QDMA_SIZE 4 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR5_TYPE Memory CPM_PCIE0_PF9_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF9_BASE_CLASS_VALUE 05 CPM_PCIE0_PF9_CAPABILITY_POINTER 80 CPM_PCIE0_PF9_CFG_DEV_ID 0 CPM_PCIE0_PF9_CFG_REV_ID 0 CPM_PCIE0_PF9_CFG_SUBSYS_ID 0 CPM_PCIE0_PF9_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF9_CLASS_CODE 0x058000 CPM_PCIE0_PF9_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF9_EXPANSION_ROM_QDMA_ENABLED \
0 CPM_PCIE0_PF9_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF9_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF9_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF9_INTERFACE_VALUE 00 CPM_PCIE0_PF9_INTERRUPT_PIN NONE CPM_PCIE0_PF9_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF9_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF9_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF9_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF9_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF9_MSI\
X_ENABLED 1 CPM_PCIE0_PF9_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF9_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF9_MSI_ENABLED 0 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_5 0\
x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF9_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF9_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR0_ENABLED 0 C\
PM_PCIE0_PF9_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR2_\
SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF9_SR\
IOV_BAR4_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF9_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF9_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF9_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF9_SRIOV_CAP_VER 1 CPM_PCIE0_PF9_SRIOV_FIRST_VF_OFFSET 31 CPM_PCIE0_PF9_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF9_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCI\
E0_PF9_SRIOV_VF_DEVICE_ID C93F CPM_PCIE0_PF9_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF9_SUB_CLASS_VALUE 80 CPM_PCIE0_PF9_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF9_VEND_ID 10EE CPM_PCIE0_PFx_MSI_ENABLED 1 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE0_PL_UPSTREAM_FACING 1 CPM_PCIE0_PL_USER_SPARE 0 CPM_PCIE0_PM_ASPML0S_TIMEOUT 0 CPM_PCIE0_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE0_PM_ENABLE_L23_ENTRY 0 CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTUR\
E 1 CPM_PCIE0_PM_L1_REENTRY_DELAY 0 CPM_PCIE0_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE0_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE0_QDMA_FABDEMUX_OPT 0 CPM_PCIE0_QDMA_MULTQ_MAX 2048 CPM_PCIE0_QDMA_PARITY_SETTINGS None CPM_PCIE0_RC_STRADDLE_SIZE None CPM_PCIE0_REF_CLK_FREQ 100_MHz CPM_PCIE0_RQ_STRADDLE_SIZE 2_TLP CPM_PCIE0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_TANDEM None CPM_PCIE0_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE0_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE0_TL_PF_ENABLE_REG 1 CPM_PCIE\
0_TL_POSTED_RAM_SIZE 0 CPM_PCIE0_TL_USER_SPARE 0 CPM_PCIE0_TOTAL_WINDOWS 0 CPM_PCIE0_TX_FC_IF 0 CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Enabled CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT 64bit_Enabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE0_USER_CLK2_FREQ 250_MHz CPM_PCIE0_USER_CLK_FREQ 500_MHz CPM_PCIE0_USER_EDR_CLK2_FREQ 156.25_MHz CPM_PCIE0_USER_EDR_CLK_FREQ 156.25_MHz CPM_PCIE0_VC0_CAPABILITY_POINTER 8\
0 CPM_PCIE0_VC1_BASE_DISABLE 0 CPM_PCIE0_VFG0_ATS_CAP_ON 0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG0_MSIX_ENABLED 0 CPM_PCIE0_VFG0_PRI_CAP_ON 0 CPM_PCIE0_VFG10_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG10_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG10_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG10_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG10_MSIX_CAP_TABLE\
_SIZE 1 CPM_PCIE0_VFG10_MSIX_ENABLED 0 CPM_PCIE0_VFG11_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG11_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG11_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG11_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG11_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG11_MSIX_ENABLED 0 CPM_PCIE0_VFG12_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG12_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG12_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG12_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG12_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG12_MSIX_ENABLED 0 CPM\
_PCIE0_VFG13_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG13_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG13_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG13_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG13_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG13_MSIX_ENABLED 0 CPM_PCIE0_VFG14_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG14_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG14_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG14_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG14_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG14_MSIX_ENABLED 0 CPM_PCIE0_VFG15_MSIX_CAP_PBA_BIR BAR_0 CPM_PC\
IE0_VFG15_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG15_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG15_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG15_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG15_MSIX_ENABLED 0 CPM_PCIE0_VFG1_ATS_CAP_ON 0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG1_MSIX_ENABLED 0 CPM_PCIE0_VFG1_PRI_CAP_ON 0 CPM_PCIE0_VFG2_ATS_CAP_ON 0 CPM_PCIE0\
_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG2_MSIX_ENABLED 0 CPM_PCIE0_VFG2_PRI_CAP_ON 0 CPM_PCIE0_VFG3_ATS_CAP_ON 0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG3_MSIX_ENABLED 0 CPM_PCI\
E0_VFG3_PRI_CAP_ON 0 CPM_PCIE0_VFG4_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG4_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG4_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG4_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG4_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG4_MSIX_ENABLED 0 CPM_PCIE0_VFG5_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG5_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG5_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG5_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG5_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG5_MSIX_ENABLED 0 CPM_PCIE0_VFG6_MSIX_CAP_PBA_BIR B\
AR_0 CPM_PCIE0_VFG6_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG6_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG6_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG6_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG6_MSIX_ENABLED 0 CPM_PCIE0_VFG7_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG7_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG7_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG7_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG7_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG7_MSIX_ENABLED 0 CPM_PCIE0_VFG8_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG8_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_V\
FG8_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG8_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG8_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG8_MSIX_ENABLED 0 CPM_PCIE0_VFG9_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG9_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG9_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG9_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG9_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG9_MSIX_ENABLED 0 CPM_PCIE0_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE0_XDMA_AXI_ID_WIDTH 2 CPM_PCIE0_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE0_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE0\
_XDMA_EDGE_INTERRUPT 0 CPM_PCIE0_XDMA_IRQ 1 CPM_PCIE0_XDMA_PARITY_SETTINGS None CPM_PCIE0_XDMA_RNUM_CHNL 1 CPM_PCIE0_XDMA_RNUM_RIDS 2 CPM_PCIE0_XDMA_STS_PORTS 0 CPM_PCIE0_XDMA_WNUM_CHNL 1 CPM_PCIE0_XDMA_WNUM_RIDS 2 CPM_PCIE1_ACS_CAP_ON 1 CPM_PCIE1_AER_CAP_ENABLED 1 CPM_PCIE1_ALL_VFS 16 CPM_PCIE1_ARI_CAP_ENABLED 1 CPM_PCIE1_ASYNC_MODE SRNS CPM_PCIE1_ATS_PRI_CAP_ON 0 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_0_H 0x00000000 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_0_L 0xE0000000 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_1_H 0x000\
00006 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_1_L 0x00000000 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_2_H 0x00000080 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_2_L 0x00000000 CPM_PCIE1_AXIBAR2PCIE_FIELDS_0 0x00000000 CPM_PCIE1_AXIBAR2PCIE_FIELDS_1 0x00000000 CPM_PCIE1_AXIBAR2PCIE_FIELDS_2 0x00000000 CPM_PCIE1_AXIBAR_NUM 1 CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE Address_Aligned CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE Address_Aligned CP\
M_PCIE1_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG 1 CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE1_AXISTEN_IF_EXT_512 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_5\
12_CQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_WIDTH 512 CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE1_AXIS\
TEN_USER_SPARE 0 CPM_PCIE1_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE1_CCIX_EN 0 CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE1_CCIX_VENDOR_ID 0 CPM_PCIE1_CC_STRADDLE_SIZE None CPM_PCIE1_CFG_CTL_IF 0 CPM_PCIE1_CFG_EXT_IF 0 CPM_PCIE1_CFG_FC_IF 0 CPM_PCIE1_CFG_MGMT_IF 0 CPM_PCIE1_CFG_SPEC_4_0 0 CPM_PCIE1_CFG_STS_IF 0 CPM_PCIE1_CFG_VEND_ID 10EE CPM_PCIE1_CONTROLLER_ENABLE 1 CPM_PCIE1_COPY_PF0_ENABLED 0 CPM_PCIE1_COPY_PF0_QDMA_ENABLED 0 CPM_PCIE1_COPY_PF0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_CO\
PY_SRIOV_PF0_ENABLED 0 CPM_PCIE1_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE1_CORE_CLK_FREQ 1000 CPM_PCIE1_CORE_EDR_CLK_FREQ 625 CPM_PCIE1_CQ_STRADDLE_SIZE None CPM_PCIE1_DMA_DATA_WIDTH 512bits CPM_PCIE1_DMA_ENABLE_SECURE 0 CPM_PCIE1_DMA_INTF AXI_MM_and_AXI_Stream CPM_PCIE1_DMA_MASK 256bits CPM_PCIE1_DMA_METERING_ENABLE 1 CPM_PCIE1_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE1_DMA_ROOT_PORT 0 CPM_PCIE1_DPLL_INT_DIVOUT 2 CPM_PCIE1_DSC_BYPASS_RD 1 CPM_PCIE1_DSC_BYPASS_WR 1 CPM_PCIE1_EDR_IF 0 CPM_PCIE1_EDR_LINK_SPEE\
D None CPM_PCIE1_EN_PARITY 0 CPM_PCIE1_EXT_CFG_SPACE_MODE None CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE1_FUNCTIONAL_MODE QDMA CPM_PCIE1_LANE_REVERSAL_EN 1 CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE1_LINK_DEBUG_AXIST_EN 0 CPM_PCIE1_LINK_DEBUG_EN 0 CPM_PCIE1_LINK_SPEED1_FOR_POWER GEN5 CPM_PCIE1_LINK_WIDTH1_FOR_POWER 8 CPM_PCIE1_MAILBOX_ENABLE 1 CPM_PCIE1_MAX_LINK_SPEED 32.0_GT/s CPM_PCIE1_MCAP_ENABLE 0 CPM_PCIE1_MESG_RSVD_IF 0 CPM_PCIE1_MESG_TRANSMIT_IF 0 CPM_PCIE1_MODE1_FOR_\
POWER CPM5_DMA CPM_PCIE1_MODES DMA CPM_PCIE1_MODE_SELECTION Advanced CPM_PCIE1_MSIX_RP_ENABLED 0 CPM_PCIE1_MSI_X_OPTIONS MSI-X_Internal CPM_PCIE1_NUM_USR_IRQ 0 CPM_PCIE1_PASID_IF 0 CPM_PCIE1_PCIE_REGION_0_EN 0 CPM_PCIE1_PCIE_REGION_0_NUM_WINDOW 0 CPM_PCIE1_PCIE_REGION_0_SCALE Kilobytes CPM_PCIE1_PCIE_REGION_0_SIZE 4 CPM_PCIE1_PCIE_REGION_1_EN 0 CPM_PCIE1_PCIE_REGION_1_NUM_WINDOW 0 CPM_PCIE1_PCIE_REGION_1_SCALE Kilobytes CPM_PCIE1_PCIE_REGION_1_SIZE 4 CPM_PCIE1_PCIE_REGION_2_EN 0 CPM_PCIE1_PCIE_R\
EGION_2_NUM_WINDOW 0 CPM_PCIE1_PCIE_REGION_2_SCALE Kilobytes CPM_PCIE1_PCIE_REGION_2_SIZE 4 CPM_PCIE1_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF0_ARI_CAP_VER 1 CPM_PCIE1_PF0_ATS_CAP_ON 0 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_4 0x00000\
00000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000\
000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE1_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF0_AXIST_BYPASS_ENABLED\
 0 CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF0_BAR0_64BIT 1 CPM_PCIE1_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR0_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR0_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR0_ENABLED 1 CPM_PCIE1_\
PF0_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF0_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF0_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SIZE 512 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_ENABLED 1 CP\
M_PCIE1_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF0_BAR0_TYPE Memory CPM_PCIE1_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR0_XDMA_STEERING CPM_PC\
IE_NOC_0 CPM_PCIE1_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_64BIT 0 CPM_PCIE1_PF0_BAR1_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR1_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR1_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR1_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR1_ENABLED 0 CPM_PCIE1_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF\
0_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SIZE 4 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_B\
AR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_TYPE Memory CPM_PCIE1_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR1_XDMA_TYPE AXI_Bri\
dge_Master CPM_PCIE1_PF0_BAR2_64BIT 1 CPM_PCIE1_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR2_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR2_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR2_ENABLED 1 CPM_PCIE1_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR2_QDMA\
_ENABLED 1 CPM_PCIE1_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SIZE 4 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_\
BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_TYPE Memory CPM_PCIE1_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_64BIT 0 CPM_PCI\
E1_PF0_BAR3_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR3_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR3_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR3_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR3_ENABLED 0 CPM_PCIE1_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_QDMA_PREFETCHAB\
LE 0 CPM_PCIE1_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SIZE 4 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_SRI\
OV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_TYPE Memory CPM_PCIE1_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_64BIT 0 CPM_PCIE1_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR4\
_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR4_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR4_ENABLED 0 CPM_PCIE1_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_QDMA_SCALE Kilobytes \
CPM_PCIE1_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SIZE 4 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0\
_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_TYPE Memory CPM_PCIE1_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_64BIT 0 CPM_PCIE1_PF0_BAR5_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR5_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR5_BRIDGE_E\
NABLED 0 CPM_PCIE1_PF0_BAR5_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR5_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR5_ENABLED 0 CPM_PCIE1_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF0_\
BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SIZE 4 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_P\
CIE1_PF0_BAR5_TYPE Memory CPM_PCIE1_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF0_BASE_CLASS_VALUE 05 CPM_PCIE1_PF0_CAPABILITY_POINTER 80 CPM_PCIE1_PF0_CFG_DEV_ID B03F CPM_PCIE1_PF0_CFG_REV\
_ID 0 CPM_PCIE1_PF0_CFG_SUBSYS_ID 7 CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF0_CLASS_CODE 0x058000 CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN 1 CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN 1 CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 1 CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD 512_bytes CPM_PCIE1_PF0_DLL_FEATURE_CAP_ID 0x0025 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON 1 CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER 1\
 CPM_PCIE1_PF0_DSN_CAP_ENABLE 0 CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF0_INTERFACE_VALUE 00 CPM_PCIE1_PF0_INTERRUPT_PIN NONE CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE1_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PC\
IE1_PF0_MARGINING_CAP_ID 0 CPM_PCIE1_PF0_MARGINING_CAP_ON 1 CPM_PCIE1_PF0_MARGINING_CAP_VER 1 CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR BAR_1_0 CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF0_MSIX_CAP_TABLE_BIR BAR_1_0 CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF0_MSIX_ENABLED 1 CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF0_MSI_ENABLED 0 CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE1_PF0_PASID_CAP_ON 0\
 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_EXPANSI\
ON_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000020800000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020840000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCI\
EBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_4 0x000000000000000\
0 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PL16_CAP_ID 0 CPM_PCIE1_PF0_PL16_CAP_ON 1 CPM_PCIE1_PF0_PL16_CAP_VER 1 CPM_PCIE1_PF0_PM_CAP_ID 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE1_PF0_PM_CAP_VER_ID 3 CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE1_PF0_PRI_CAP_ON 0 CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 C\
PM_PCIE1_PF0_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF0_SRIOV_BAR2_ENABLE\
D 1 CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_\
BAR4_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF0_SRIOV_CAP_VER 1 CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET 16 CPM_PCIE1_PF0_SRIO\
V_FUNC_DEP_LINK 0 CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF0_SUB_CLASS_VALUE 80 CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE1_PF0_TPHR_CAP_VER 1 CPM_PCIE1_PF0_TPHR_ENABLE 0 CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP\
_ASSISTANT 0 CPM_PCIE1_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE1_PF0_VC_CAP_ENABLED 0 CPM_PCIE1_PF0_VC_CAP_VER 1 CPM_PCIE1_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE1_PF0_XDMA_64BIT 0 CPM_PCIE1_PF0_XDMA_ENABLED 0 CPM_PCIE1_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_XDMA_SIZE 128 CPM_PCIE1_PF10_BAR0_64BIT 0 CPM_PCIE1_PF10_BAR0_ENABLED 0 CPM_PCIE1_PF10_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR0_QDMA_64BIT 0 C\
PM_PCIE1_PF10_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR0_SCALE Kilobytes CPM_PCIE1_PF10_BAR0_SIZE 4 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_PREFET\
CHABLE 0 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR0_TYPE Memory CPM_PCIE1_PF10_BAR1_64BIT 0 CPM_PCIE1_PF10_BAR1_ENABLED 0 CPM_PCIE1_PF10_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR1_QDMA_SCAL\
E Kilobytes CPM_PCIE1_PF10_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR1_SCALE Kilobytes CPM_PCIE1_PF10_BAR1_SIZE 4 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_STEERING CPM_\
PCIE_NOC_0 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR1_TYPE Memory CPM_PCIE1_PF10_BAR2_64BIT 0 CPM_PCIE1_PF10_BAR2_ENABLED 0 CPM_PCIE1_PF10_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR2_QDMA_TYPE AXI_Bridge_Mast\
er CPM_PCIE1_PF10_BAR2_SCALE Kilobytes CPM_PCIE1_PF10_BAR2_SIZE 4 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR2_TYPE Memory CPM_PCIE1_PF10_BAR3_64BIT 0 CPM_PCIE1_PF1\
0_BAR3_ENABLED 0 CPM_PCIE1_PF10_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR3_SCALE Kilobytes CPM_PCIE1_PF10_BAR3_SIZE 4 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_AX\
CACHE 1 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR3_TYPE Memory CPM_PCIE1_PF10_BAR4_64BIT 0 CPM_PCIE1_PF10_BAR4_ENABLED 0 CPM_PCIE1_PF10_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR\
4_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR4_SCALE Kilobytes CPM_PCIE1_PF10_BAR4_SIZE 4 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_SCALE Kiloby\
tes CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR4_TYPE Memory CPM_PCIE1_PF10_BAR5_64BIT 0 CPM_PCIE1_PF10_BAR5_ENABLED 0 CPM_PCIE1_PF10_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR5_QDMA_SIZE 4 CPM_PCIE\
1_PF10_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR5_SCALE Kilobytes CPM_PCIE1_PF10_BAR5_SIZE 4 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_TYPE AXI_B\
ridge_Master CPM_PCIE1_PF10_BAR5_TYPE Memory CPM_PCIE1_PF10_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF10_BASE_CLASS_VALUE 05 CPM_PCIE1_PF10_CAPABILITY_POINTER 80 CPM_PCIE1_PF10_CFG_DEV_ID 0 CPM_PCIE1_PF10_CFG_REV_ID 0 CPM_PCIE1_PF10_CFG_SUBSYS_ID 0 CPM_PCIE1_PF10_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF10_CLASS_CODE 0x058000 CPM_PCIE1_PF10_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF10_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF10_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_EXPANSION_ROM_QDMA_SIZE 2 CP\
M_PCIE1_PF10_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF10_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF10_INTERFACE_VALUE 00 CPM_PCIE1_PF10_INTERRUPT_PIN NONE CPM_PCIE1_PF10_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF10_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF10_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF10_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF10_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF10_MSIX_ENABLED 1 CPM_PCIE1_PF10_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF10_MSI_CAP_PER\
VECMASKCAP 0 CPM_PCIE1_PF10_MSI_ENABLED 0 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x000000000\
0000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF10_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF10_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BA\
R0_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR2_SIZE 2 \
CPM_PCIE1_PF10_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF10\
_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF10_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF10_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF10_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF10_SRIOV_CAP_VER 1 CPM_PCIE1_PF10_SRIOV_FIRST_VF_OFFSET 22 CPM_PCIE1_PF10_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF10_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF10_SRIOV_VF_DEVIC\
E_ID CA3F CPM_PCIE1_PF10_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF10_SUB_CLASS_VALUE 80 CPM_PCIE1_PF10_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF10_VEND_ID 0 CPM_PCIE1_PF11_BAR0_64BIT 0 CPM_PCIE1_PF11_BAR0_ENABLED 0 CPM_PCIE1_PF11_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR0_QDMA_STEERING \
CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR0_SCALE Kilobytes CPM_PCIE1_PF11_BAR0_SIZE 4 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1\
1_BAR0_TYPE Memory CPM_PCIE1_PF11_BAR1_64BIT 0 CPM_PCIE1_PF11_BAR1_ENABLED 0 CPM_PCIE1_PF11_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR1_SCALE Kilobytes CPM_PCIE1_PF11_BAR1_SIZE 4 CPM_PCIE1_PF\
11_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR1_TYPE Memory CPM_PCIE1_PF11_BAR2_64BIT 0 CPM_PCIE1_PF11_BAR2_ENABLED 0 CPM_PCIE1_PF11_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR2_QDMA_6\
4BIT 0 CPM_PCIE1_PF11_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR2_SCALE Kilobytes CPM_PCIE1_PF11_BAR2_SIZE 4 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR2_SRIOV_QDM\
A_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR2_TYPE Memory CPM_PCIE1_PF11_BAR3_64BIT 0 CPM_PCIE1_PF11_BAR3_ENABLED 0 CPM_PCIE1_PF11_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR3_Q\
DMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR3_SCALE Kilobytes CPM_PCIE1_PF11_BAR3_SIZE 4 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_STEER\
ING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR3_TYPE Memory CPM_PCIE1_PF11_BAR4_64BIT 0 CPM_PCIE1_PF11_BAR4_ENABLED 0 CPM_PCIE1_PF11_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR4_QDMA_TYPE AXI_Bri\
dge_Master CPM_PCIE1_PF11_BAR4_SCALE Kilobytes CPM_PCIE1_PF11_BAR4_SIZE 4 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR4_TYPE Memory CPM_PCIE1_PF11_BAR5_64BIT 0 CPM_P\
CIE1_PF11_BAR5_ENABLED 0 CPM_PCIE1_PF11_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR5_SCALE Kilobytes CPM_PCIE1_PF11_BAR5_SIZE 4 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR5_SRIOV\
_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR5_TYPE Memory CPM_PCIE1_PF11_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF11_BASE_CLASS_VALUE 05 CPM_PCIE1_PF11_CAPABILITY_POINTER 80 CPM_PCIE1_PF11_CFG_DEV_ID 0 CPM_PCIE1_PF11_CFG_REV\
_ID 0 CPM_PCIE1_PF11_CFG_SUBSYS_ID 0 CPM_PCIE1_PF11_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF11_CLASS_CODE 0x058000 CPM_PCIE1_PF11_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF11_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF11_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF11_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF11_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF11_INTERFACE_VALUE 00 CPM_PCIE1_PF11_INTERRUPT_PIN NONE CPM_PCIE1_P\
F11_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF11_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF11_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF11_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF11_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF11_MSIX_ENABLED 1 CPM_PCIE1_PF11_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF11_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF11_MSI_ENABLED 0 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_1 0x00000000000\
00000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR\
2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF11_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF11_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF11_\
SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR3\
_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR5_TYPE Memory CPM_PC\
IE1_PF11_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF11_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF11_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF11_SRIOV_CAP_VER 1 CPM_PCIE1_PF11_SRIOV_FIRST_VF_OFFSET 21 CPM_PCIE1_PF11_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF11_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF11_SRIOV_VF_DEVICE_ID CB3F CPM_PCIE1_PF11_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF11_SUB_CLASS_VALUE 80 CPM_PCIE1_PF11_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF11_VEND_ID 0 CPM_PCIE1_PF12_BAR0_64BIT 0 CPM_PCIE1_PF12_BAR0_ENABLED 0 C\
PM_PCIE1_PF12_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR0_SCALE Kilobytes CPM_PCIE1_PF12_BAR0_SIZE 4 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_\
PF12_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR0_TYPE Memory CPM_PCIE1_PF12_BAR1_64BIT 0 CPM_PCIE1_PF12_BAR1_ENABLED 0 CPM_PCIE1_PF12_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR1_QDMA_ENABLED 0 C\
PM_PCIE1_PF12_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR1_SCALE Kilobytes CPM_PCIE1_PF12_BAR1_SIZE 4 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12\
_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR1_TYPE Memory CPM_PCIE1_PF12_BAR2_64BIT 0 CPM_PCIE1_PF12_BAR2_ENABLED 0 CPM_PCIE1_PF12_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR2_QDMA_S\
TEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR2_SCALE Kilobytes CPM_PCIE1_PF12_BAR2_SIZE 4 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_P\
CIE1_PF12_BAR2_TYPE Memory CPM_PCIE1_PF12_BAR3_64BIT 0 CPM_PCIE1_PF12_BAR3_ENABLED 0 CPM_PCIE1_PF12_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR3_SCALE Kilobytes CPM_PCIE1_PF12_BAR3_SIZE 4 CPM_\
PCIE1_PF12_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR3_TYPE Memory CPM_PCIE1_PF12_BAR4_64BIT 0 CPM_PCIE1_PF12_BAR4_ENABLED 0 CPM_PCIE1_PF12_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR\
4_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR4_SCALE Kilobytes CPM_PCIE1_PF12_BAR4_SIZE 4 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR4_S\
RIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR4_TYPE Memory CPM_PCIE1_PF12_BAR5_64BIT 0 CPM_PCIE1_PF12_BAR5_ENABLED 0 CPM_PCIE1_PF12_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1\
2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR5_SCALE Kilobytes CPM_PCIE1_PF12_BAR5_SIZE 4 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR5_SRIOV_QD\
MA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR5_TYPE Memory CPM_PCIE1_PF12_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF12_BASE_CLASS_VALUE 05 CPM_PCIE1_PF12_CAPABILITY_POINTER 80 CPM_PCIE1_PF12_CFG_DEV_ID 0 CPM_PCIE1_PF12_CFG_REV_ID 0 CPM_PCIE1_PF12_CFG_SUBSYS_ID 0 CPM_PCIE1_PF12_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF12_CLASS_CODE 0x058000 CPM_PCIE1_PF12_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF12_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF12_EXPANSION_\
ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF12_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF12_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF12_INTERFACE_VALUE 00 CPM_PCIE1_PF12_INTERRUPT_PIN NONE CPM_PCIE1_PF12_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF12_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF12_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF12_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF12_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF12_MSIX_ENABLED 1 CP\
M_PCIE1_PF12_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF12_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF12_MSI_ENABLED 0 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_5 0x000\
0000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF12_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF12_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR0_ENABLE\
D 0 CPM_PCIE1_PF12_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCI\
E1_PF12_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF12_SR\
IOV_BAR4_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF12_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF12_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF12_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF12_SRIOV_CAP_VER 1 CPM_PCIE1_PF12_SRIOV_FIRST_VF_OFFSET 20 CPM_PCIE1_PF12_SRIOV_FUNC_DEP_LINK 0 CPM_PC\
IE1_PF12_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF12_SRIOV_VF_DEVICE_ID CC3F CPM_PCIE1_PF12_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF12_SUB_CLASS_VALUE 80 CPM_PCIE1_PF12_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF12_VEND_ID 0 CPM_PCIE1_PF13_BAR0_64BIT 0 CPM_PCIE1_PF13_BAR0_ENABLED 0 CPM_PCIE1_PF13_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR0_QDMA_SCALE Kilobyte\
s CPM_PCIE1_PF13_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR0_SCALE Kilobytes CPM_PCIE1_PF13_BAR0_SIZE 4 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0\
 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR0_TYPE Memory CPM_PCIE1_PF13_BAR1_64BIT 0 CPM_PCIE1_PF13_BAR1_ENABLED 0 CPM_PCIE1_PF13_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCI\
E1_PF13_BAR1_SCALE Kilobytes CPM_PCIE1_PF13_BAR1_SIZE 4 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR1_TYPE Memory CPM_PCIE1_PF13_BAR2_64BIT 0 CPM_PCIE1_PF13_BAR2_ENA\
BLED 0 CPM_PCIE1_PF13_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR2_SCALE Kilobytes CPM_PCIE1_PF13_BAR2_SIZE 4 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_AXCACHE 1 CP\
M_PCIE1_PF13_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR2_TYPE Memory CPM_PCIE1_PF13_BAR3_64BIT 0 CPM_PCIE1_PF13_BAR3_ENABLED 0 CPM_PCIE1_PF13_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR3_QDMA_ENA\
BLED 0 CPM_PCIE1_PF13_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR3_SCALE Kilobytes CPM_PCIE1_PF13_BAR3_SIZE 4 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PC\
IE1_PF13_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR3_TYPE Memory CPM_PCIE1_PF13_BAR4_64BIT 0 CPM_PCIE1_PF13_BAR4_ENABLED 0 CPM_PCIE1_PF13_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR\
4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR4_SCALE Kilobytes CPM_PCIE1_PF13_BAR4_SIZE 4 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Mast\
er CPM_PCIE1_PF13_BAR4_TYPE Memory CPM_PCIE1_PF13_BAR5_64BIT 0 CPM_PCIE1_PF13_BAR5_ENABLED 0 CPM_PCIE1_PF13_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR5_SCALE Kilobytes CPM_PCIE1_PF13_BAR5_SIZ\
E 4 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR5_TYPE Memory CPM_PCIE1_PF13_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF13_BASE_CLASS_VALUE 05 CPM_PCIE1_PF13_CAPA\
BILITY_POINTER 80 CPM_PCIE1_PF13_CFG_DEV_ID 0 CPM_PCIE1_PF13_CFG_REV_ID 0 CPM_PCIE1_PF13_CFG_SUBSYS_ID 0 CPM_PCIE1_PF13_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF13_CLASS_CODE 0x058000 CPM_PCIE1_PF13_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF13_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF13_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF13_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF13_EXPANSION_ROM_SIZE 2 CPM_PCIE1_P\
F13_INTERFACE_VALUE 00 CPM_PCIE1_PF13_INTERRUPT_PIN NONE CPM_PCIE1_PF13_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF13_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF13_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF13_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF13_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF13_MSIX_ENABLED 1 CPM_PCIE1_PF13_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF13_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF13_MSI_ENABLED 0 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_0 0\
x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF13_P\
CIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF13_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF13_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR\
1_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR3_PREFETCHABLE 0\
 CPM_PCIE1_PF13_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1\
_PF13_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF13_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF13_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF13_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF13_SRIOV_CAP_VER 1 CPM_PCIE1_PF13_SRIOV_FIRST_VF_OFFSET 19 CPM_PCIE1_PF13_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF13_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF13_SRIOV_VF_DEVICE_ID CD3F CPM_PCIE1_PF13_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF13_SUB_CLASS_VALUE 80 CPM_PCIE1_PF13_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF13_V\
END_ID 0 CPM_PCIE1_PF14_BAR0_64BIT 0 CPM_PCIE1_PF14_BAR0_ENABLED 0 CPM_PCIE1_PF14_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR0_SCALE Kilobytes CPM_PCIE1_PF14_BAR0_SIZE 4 CPM_PCIE1_PF14_BAR0_SR\
IOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR0_TYPE Memory CPM_PCIE1_PF14_BAR1_64BIT 0 CPM_PCIE1_PF14_BAR1_ENABLED 0 CPM_PCIE1_PF14_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR1_QDMA_64BIT 0 CPM\
_PCIE1_PF14_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR1_SCALE Kilobytes CPM_PCIE1_PF14_BAR1_SIZE 4 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_PREFETCH\
ABLE 0 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR1_TYPE Memory CPM_PCIE1_PF14_BAR2_64BIT 0 CPM_PCIE1_PF14_BAR2_ENABLED 0 CPM_PCIE1_PF14_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR2_QDMA_SCALE \
Kilobytes CPM_PCIE1_PF14_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR2_SCALE Kilobytes CPM_PCIE1_PF14_BAR2_SIZE 4 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_STEERING CPM_PC\
IE_NOC_0 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR2_TYPE Memory CPM_PCIE1_PF14_BAR3_64BIT 0 CPM_PCIE1_PF14_BAR3_ENABLED 0 CPM_PCIE1_PF14_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR3_QDMA_TYPE AXI_Bridge_Master\
 CPM_PCIE1_PF14_BAR3_SCALE Kilobytes CPM_PCIE1_PF14_BAR3_SIZE 4 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR3_TYPE Memory CPM_PCIE1_PF14_BAR4_64BIT 0 CPM_PCIE1_PF14_\
BAR4_ENABLED 0 CPM_PCIE1_PF14_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR4_SCALE Kilobytes CPM_PCIE1_PF14_BAR4_SIZE 4 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_AXCA\
CHE 1 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR4_TYPE Memory CPM_PCIE1_PF14_BAR5_64BIT 0 CPM_PCIE1_PF14_BAR5_ENABLED 0 CPM_PCIE1_PF14_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR5_\
QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR5_SCALE Kilobytes CPM_PCIE1_PF14_BAR5_SIZE 4 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_SCALE Kilobyte\
s CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR5_TYPE Memory CPM_PCIE1_PF14_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF14_BASE_CLASS_VALUE 05 CPM_PCIE1_PF14_CAPABILITY_POINTER 80 CPM_PCIE1_PF14_CFG_DEV_ID 0 CPM_PCIE1_PF14_CFG_REV_ID 0 CPM_PCIE1_PF14_CFG_SUBSYS_ID 0 CPM_PCIE1_PF14_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF14_CLASS_CODE 0x058000 CPM_PCIE1_PF14_EXPANSION_ROM_ENABLED 0 C\
PM_PCIE1_PF14_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF14_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF14_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF14_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF14_INTERFACE_VALUE 00 CPM_PCIE1_PF14_INTERRUPT_PIN NONE CPM_PCIE1_PF14_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF14_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF14_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF14_MSIX_CAP_TABLE_OFFSET 40 CPM\
_PCIE1_PF14_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF14_MSIX_ENABLED 1 CPM_PCIE1_PF14_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF14_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF14_MSI_ENABLED 0 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_\
QDMA_4 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF14_SRIOV_ARI_CAPBL_HIER_PRESERVED \
0 CPM_PCIE1_PF14_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF14_S\
RIOV_BAR2_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR4_PREFET\
CHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF14_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF14_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF14_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF14_SRIOV_CAP_VER 1 CPM_PCIE1_PF14_\
SRIOV_FIRST_VF_OFFSET 18 CPM_PCIE1_PF14_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF14_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF14_SRIOV_VF_DEVICE_ID CE3F CPM_PCIE1_PF14_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF14_SUB_CLASS_VALUE 80 CPM_PCIE1_PF14_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF14_VEND_ID 0 CPM_PCIE1_PF15_BAR0_64BIT 0 CPM_PCIE1_PF15_BAR0_ENABLED 0 CPM_PCIE1_PF15_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR0_QDMA_ENABLED 0 CPM_PCIE1_P\
F15_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR0_SCALE Kilobytes CPM_PCIE1_PF15_BAR0_SIZE 4 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR0_SRIO\
V_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR0_TYPE Memory CPM_PCIE1_PF15_BAR1_64BIT 0 CPM_PCIE1_PF15_BAR1_ENABLED 0 CPM_PCIE1_PF15_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR1_QDMA_STEERING CP\
M_PCIE_NOC_0 CPM_PCIE1_PF15_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR1_SCALE Kilobytes CPM_PCIE1_PF15_BAR1_SIZE 4 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_\
BAR1_TYPE Memory CPM_PCIE1_PF15_BAR2_64BIT 0 CPM_PCIE1_PF15_BAR2_ENABLED 0 CPM_PCIE1_PF15_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR2_SCALE Kilobytes CPM_PCIE1_PF15_BAR2_SIZE 4 CPM_PCIE1_PF15\
_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR2_TYPE Memory CPM_PCIE1_PF15_BAR3_64BIT 0 CPM_PCIE1_PF15_BAR3_ENABLED 0 CPM_PCIE1_PF15_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR3_QDMA_64B\
IT 0 CPM_PCIE1_PF15_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR3_SCALE Kilobytes CPM_PCIE1_PF15_BAR3_SIZE 4 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_\
PREFETCHABLE 0 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR3_TYPE Memory CPM_PCIE1_PF15_BAR4_64BIT 0 CPM_PCIE1_PF15_BAR4_ENABLED 0 CPM_PCIE1_PF15_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR4_QDM\
A_SCALE Kilobytes CPM_PCIE1_PF15_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR4_SCALE Kilobytes CPM_PCIE1_PF15_BAR4_SIZE 4 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_STEERIN\
G CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR4_TYPE Memory CPM_PCIE1_PF15_BAR5_64BIT 0 CPM_PCIE1_PF15_BAR5_ENABLED 0 CPM_PCIE1_PF15_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR5_QDMA_TYPE AXI_Bridg\
e_Master CPM_PCIE1_PF15_BAR5_SCALE Kilobytes CPM_PCIE1_PF15_BAR5_SIZE 4 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR5_TYPE Memory CPM_PCIE1_PF15_BASE_CLASS_MENU Memo\
ry_controller CPM_PCIE1_PF15_BASE_CLASS_VALUE 05 CPM_PCIE1_PF15_CAPABILITY_POINTER 80 CPM_PCIE1_PF15_CFG_DEV_ID 0 CPM_PCIE1_PF15_CFG_REV_ID 0 CPM_PCIE1_PF15_CFG_SUBSYS_ID 0 CPM_PCIE1_PF15_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF15_CLASS_CODE 0x058000 CPM_PCIE1_PF15_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF15_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF15_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF15_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_EXPANSION\
_ROM_SCALE Kilobytes CPM_PCIE1_PF15_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF15_INTERFACE_VALUE 00 CPM_PCIE1_PF15_INTERRUPT_PIN NONE CPM_PCIE1_PF15_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF15_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF15_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF15_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF15_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF15_MSIX_ENABLED 1 CPM_PCIE1_PF15_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF15_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF15_MSI_ENABLED 0 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_EXPANSIO\
N_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_\
PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF15_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF15_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR0_TY\
PE Memory CPM_PCIE1_PF15_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF15_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF15_SRIOV_BAR3_64BIT 0 CPM_PCIE\
1_PF15_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF15_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF15_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR\
5_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF15_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF15_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF15_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF15_SRIOV_CAP_VER 1 CPM_PCIE1_PF15_SRIOV_FIRST_VF_OFFSET 17 CPM_PCIE1_PF15_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF15_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF15_SRIOV_VF_DEVICE_ID CF3F CPM_PCIE1_PF15_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF15_SUB_CLASS_VALUE \
80 CPM_PCIE1_PF15_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF15_VEND_ID 0 CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF1_ATS_CAP_ON 0 CPM_PCIE1_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF1_AXIST_BYPASS_SCALE Kilobytes CP\
M_PCIE1_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF1_BAR0_64BIT 1 CPM_PCIE1_PF1_BAR0_ENABLED 1 CPM_PCIE1_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF1_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF1_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SIZE 512 CPM_PCIE1_PF1_BAR0_S\
RIOV_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF1_BAR0_TYPE Memory CPM_PCIE1_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_\
PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_64BIT 0 CPM_PCIE1_PF1_BAR1_ENABLED 0 CPM_PCIE1_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_QDMA_STEERING CPM_PCIE_NO\
C_0 CPM_PCIE1_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SIZE 4 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_TYPE Memory CPM_\
PCIE1_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_64BIT 1 CPM_PCIE1_PF1_BAR2_ENABLED 1 CPM_PCIE1_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR2_QDMA_ENABLED 1 CPM_PCIE1\
_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SIZE 4 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_SIZE\
 4 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_TYPE Memory CPM_PCIE1_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_64BIT 0 CPM_PCIE1_PF1_BAR3_ENABLED \
0 CPM_PCIE1_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SIZE 4 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR3_S\
RIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_TYPE Memory CPM_PCIE1_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_XDMA_SIZE 4 CPM_\
PCIE1_PF1_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_64BIT 0 CPM_PCIE1_PF1_BAR4_ENABLED 0 CPM_PCIE1_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_\
BAR4_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SIZE 4 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_TYPE Memory CPM_PCIE1_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_XDMA_AXCACHE 0 CPM\
_PCIE1_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_64BIT 0 CPM_PCIE1_PF1_BAR5_ENABLED 0 CPM_PCIE1_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_QDMA_SCALE Kilob\
ytes CPM_PCIE1_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SIZE 4 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE\
1_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_TYPE Memory CPM_PCIE1_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF1_BASE_CLASS_VALUE 05 CPM_PCIE1_PF1_CAPABILITY_POINTER 80 C\
PM_PCIE1_PF1_CFG_DEV_ID B13F CPM_PCIE1_PF1_CFG_REV_ID 0 CPM_PCIE1_PF1_CFG_SUBSYS_ID 7 CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF1_CLASS_CODE 0x058000 CPM_PCIE1_PF1_DSN_CAP_ENABLE 0 CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_SIZE 2 CPM_P\
CIE1_PF1_INTERFACE_VALUE 00 CPM_PCIE1_PF1_INTERRUPT_PIN NONE CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR BAR_1_0 CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF1_MSIX_CAP_TABLE_BIR BAR_1_0 CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF1_MSIX_ENABLED 1 CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF1_MSI_ENABLED 0 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0\
x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000020804000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020844000000 CPM_PCIE1_PF1_PCIEBAR2AX\
IBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000\
 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PRI_CAP_ON 0 CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF1_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR1_PRE\
FETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_P\
F1_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR5_TYPE Memory CPM_PC\
IE1_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF1_SRIOV_CAP_VER 1 CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET 19 CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF1_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF1_SUB_CLASS_VALUE 80 CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF1_VEND_ID 10EE CPM_PCIE1_PF1_XDMA_64BIT 0 CPM_PCIE1_PF1_\
XDMA_ENABLED 0 CPM_PCIE1_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_XDMA_SIZE 128 CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF2_ATS_CAP_ON 0 CPM_PCIE1_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_\
PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF2_BAR0_64BIT 1 CPM_PCIE1_PF2_BAR0_ENABLED 1 CPM_PCIE1_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF2_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF2_BAR0_SCALE Kilobytes CPM_PCIE1_PF2\
_BAR0_SIZE 512 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF2_BAR0_TYPE Memory CPM_PCIE1_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF2_\
BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_64BIT 0 CPM_PCIE1_PF2_BAR1_ENABLED 0 CPM_PCIE1_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE1\
_PF2_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SIZE 4 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master \
CPM_PCIE1_PF2_BAR1_TYPE Memory CPM_PCIE1_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_64BIT 1 CPM_PCIE1_PF2_BAR2_ENABLED 1 CPM_PCIE1_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE\
1_PF2_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SIZE 4 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes\
 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_TYPE Memory CPM_PCIE1_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_\
64BIT 0 CPM_PCIE1_PF2_BAR3_ENABLED 0 CPM_PCIE1_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SIZE 4 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_SRIOV_\
QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_TYPE Memory CPM_PCIE1_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_XDMA_SCALE Kilobytes \
CPM_PCIE1_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_64BIT 0 CPM_PCIE1_PF2_BAR4_ENABLED 0 CPM_PCIE1_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR4_QDMA_TY\
PE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SIZE 4 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_TYPE Memory CPM_PCIE1_PF2_BAR4_XDMA_64BIT 0 CP\
M_PCIE1_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_64BIT 0 CPM_PCIE1_PF2_BAR5_ENABLED 0 CPM_PCIE1_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_QDMA_PREFETCHABLE 0 \
CPM_PCIE1_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SIZE 4 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_SRIOV_QD\
MA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_TYPE Memory CPM_PCIE1_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF2_BASE_CLASS_VALUE 05 CP\
M_PCIE1_PF2_CAPABILITY_POINTER 80 CPM_PCIE1_PF2_CFG_DEV_ID B23F CPM_PCIE1_PF2_CFG_REV_ID 0 CPM_PCIE1_PF2_CFG_SUBSYS_ID 7 CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF2_CLASS_CODE 0x058000 CPM_PCIE1_PF2_DSN_CAP_ENABLE 0 CPM_PCIE1_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_P\
CIE1_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF2_INTERFACE_VALUE 00 CPM_PCIE1_PF2_INTERRUPT_PIN NONE CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR BAR_1_0 CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR BAR_1_0 CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF2_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF2_MSIX_ENABLED 1 CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF2_MSI_ENABLED 0 CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH 1 CPM_PCIE1_PF2_PCIEBAR2AXIB\
AR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000020808000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE\
1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000020848000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDM\
A_2 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PRI_CAP_ON 0 CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF2_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF2_SRIOV\
_BAR1_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF2_S\
RIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR5_SCALE Kilobyte\
s CPM_PCIE1_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF2_SRIOV_CAP_VER 1 CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET 22 CPM_PCIE1_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF2_SUB_CLASS_VALUE 80 CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASS\
ISTANT 0 CPM_PCIE1_PF2_VEND_ID 10EE CPM_PCIE1_PF2_XDMA_64BIT 0 CPM_PCIE1_PF2_XDMA_ENABLED 0 CPM_PCIE1_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_XDMA_SIZE 128 CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF3_ATS_CAP_ON 0 CPM_PCIE1_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF\
3_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF3_BAR0_64BIT 1 CPM_PCIE1_PF3_BAR0_ENABLED 1 CPM_PCIE1_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR0_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR0_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_QDMA_SIZE 512 CPM_PCIE1_PF3_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_\
PCIE1_PF3_BAR0_QDMA_TYPE DMA CPM_PCIE1_PF3_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SIZE 512 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_SIZE 32 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_TYPE DMA CPM_PCIE1_PF3_BAR0_TYPE Memory CPM_PCIE1_PF3_BAR0_XDMA_64BIT 0 CPM_P\
CIE1_PF3_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_64BIT 0 CPM_PCIE1_PF3_BAR1_ENABLED 0 CPM_PCIE1_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM\
_PCIE1_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SIZE 4 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_\
STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_TYPE Memory CPM_PCIE1_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_64BIT 1 CPM_PCIE1_PF3_BAR2_ENABLED 1 CPM_PCIE1_PF3_BAR2_PREFETCHABLE\
 0 CPM_PCIE1_PF3_BAR2_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR2_QDMA_ENABLED 1 CPM_PCIE1_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SIZE 4 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_64BIT 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_PF3\
_BAR2_SRIOV_QDMA_PREFETCHABLE 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_TYPE Memory CPM_PCIE1_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_XDMA_STEERING CPM_\
PCIE_NOC_0 CPM_PCIE1_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_64BIT 0 CPM_PCIE1_PF3_BAR3_ENABLED 0 CPM_PCIE1_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_SCALE Kilobytes CPM_PCIE1_PF\
3_BAR3_SIZE 4 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_TYPE Memory CPM_PCIE1_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR3_XDMA_ENABLED 0 CP\
M_PCIE1_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_64BIT 0 CPM_PCIE1_PF3_BAR4_ENABLED 0 CPM_PCIE1_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_QDMA_SIZE\
 4 CPM_PCIE1_PF3_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SIZE 4 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Br\
idge_Master CPM_PCIE1_PF3_BAR4_TYPE Memory CPM_PCIE1_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_64BIT 0 CPM_PCIE1_PF3_BAR5_ENABLED 0 CPM_PCIE1_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_QDMA_AXCACH\
E 0 CPM_PCIE1_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SIZE 4 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_SCA\
LE Kilobytes CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_TYPE Memory CPM_PCIE1_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE1_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCI\
E1_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF3_BASE_CLASS_VALUE 05 CPM_PCIE1_PF3_CAPABILITY_POINTER 80 CPM_PCIE1_PF3_CFG_DEV_ID B33F CPM_PCIE1_PF3_CFG_REV_ID 0 CPM_PCIE1_PF3_CFG_SUBSYS_ID 7 CPM_PCIE1_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF3_CLASS_CODE 0x058000 CPM_PCIE1_PF3_DSN_CAP_ENABLE 0 CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF3_EXPANSION_ROM_Q\
DMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF3_INTERFACE_VALUE 00 CPM_PCIE1_PF3_INTERRUPT_PIN NONE CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR BAR_1_0 CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET 54000 CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR BAR_1_0 CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_PF3_MSIX_ENABLED 1 CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF3_MSI_E\
NABLED 0 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_0 0x000002080C000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000020180000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR\
_QDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x000002084C000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000020180000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_1 0x00000000000000\
00 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PRI_CAP_ON 0 CPM_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF3_SRIOV_BAR0_64BIT 1 CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR0_SIZE 32 CPM_PCIE1_PF3_SRIOV_B\
AR0_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR2_64BIT 1 CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF3_S\
RIOV_BAR3_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_\
PCIE1_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF3_SRIOV_CAP_VER 1 CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET 25 CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE 0x00000553 CPM_PCIE1_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF3_SUB_CLASS_VALUE 80 CPM_\
PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF3_VEND_ID 10EE CPM_PCIE1_PF3_XDMA_64BIT 0 CPM_PCIE1_PF3_XDMA_ENABLED 0 CPM_PCIE1_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_XDMA_SIZE 128 CPM_PCIE1_PF4_BAR0_64BIT 0 CPM_PCIE1_PF4_BAR0_ENABLED 0 CPM_PCIE1_PF4_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR0_QDMA_SCALE Kilobytes CPM_PCI\
E1_PF4_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR0_SCALE Kilobytes CPM_PCIE1_PF4_BAR0_SIZE 4 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR0_S\
RIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR0_TYPE Memory CPM_PCIE1_PF4_BAR1_64BIT 0 CPM_PCIE1_PF4_BAR1_ENABLED 0 CPM_PCIE1_PF4_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR1_SCALE Kilobytes CPM_PC\
IE1_PF4_BAR1_SIZE 4 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR1_TYPE Memory CPM_PCIE1_PF4_BAR2_64BIT 0 CPM_PCIE1_PF4_BAR2_ENABLED 0 CPM_PCIE1_PF4_BAR2_PREFETCHABLE 0 CPM_PC\
IE1_PF4_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR2_SCALE Kilobytes CPM_PCIE1_PF4_BAR2_SIZE 4 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR2_SRI\
OV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR2_TYPE Memory CPM_PCIE1_PF4_BAR3_64BIT 0 CPM_PCIE1_PF4_BAR3_ENABLED 0 CPM_PCIE1_PF4_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR3_QDMA_SCA\
LE Kilobytes CPM_PCIE1_PF4_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR3_SCALE Kilobytes CPM_PCIE1_PF4_BAR3_SIZE 4 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 \
CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR3_TYPE Memory CPM_PCIE1_PF4_BAR4_64BIT 0 CPM_PCIE1_PF4_BAR4_ENABLED 0 CPM_PCIE1_PF4_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR4_SC\
ALE Kilobytes CPM_PCIE1_PF4_BAR4_SIZE 4 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR4_TYPE Memory CPM_PCIE1_PF4_BAR5_64BIT 0 CPM_PCIE1_PF4_BAR5_ENABLED 0 CPM_PCIE1_PF4_BAR5_P\
REFETCHABLE 0 CPM_PCIE1_PF4_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR5_SCALE Kilobytes CPM_PCIE1_PF4_BAR5_SIZE 4 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_ENABLED 0 CP\
M_PCIE1_PF4_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR5_TYPE Memory CPM_PCIE1_PF4_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF4_BASE_CLASS_VALUE 05 CPM_PCIE1_PF4_CAPABILITY_POINTER 80 CPM_PCIE1_PF4_CFG_DEV_ID 0 CPM_PCIE1_PF4_CFG_REV_ID 0 CPM_PCIE1_PF4_CFG_SUBSYS_ID 0 CPM_PCIE1_PF4_CFG_SUBSYS_VEND_ID 0\
 CPM_PCIE1_PF4_CLASS_CODE 0x058000 CPM_PCIE1_PF4_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF4_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF4_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF4_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF4_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF4_INTERFACE_VALUE 00 CPM_PCIE1_PF4_INTERRUPT_PIN NONE CPM_PCIE1_PF4_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF4_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF4_MSIX_\
CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF4_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF4_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF4_MSIX_ENABLED 1 CPM_PCIE1_PF4_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF4_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF4_MSI_ENABLED 0 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA\
_3 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CP\
M_PCIE1_PF4_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF4_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF4_SRIOV\
_BAR2_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF4_S\
RIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF4_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF4_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF4_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF4_SRIOV_CAP_VER 1 CPM_PCIE1_PF\
4_SRIOV_FIRST_VF_OFFSET 28 CPM_PCIE1_PF4_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF4_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF4_SRIOV_VF_DEVICE_ID C43F CPM_PCIE1_PF4_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF4_SUB_CLASS_VALUE 80 CPM_PCIE1_PF4_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF4_VEND_ID 0 CPM_PCIE1_PF5_BAR0_64BIT 0 CPM_PCIE1_PF5_BAR0_ENABLED 0 CPM_PCIE1_PF5_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR0_QDM\
A_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR0_SCALE Kilobytes CPM_PCIE1_PF5_BAR0_SIZE 4 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_\
PF5_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR0_TYPE Memory CPM_PCIE1_PF5_BAR1_64BIT 0 CPM_PCIE1_PF5_BAR1_ENABLED 0 CPM_PCIE1_PF5_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR1_QDMA_\
TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR1_SCALE Kilobytes CPM_PCIE1_PF5_BAR1_SIZE 4 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR1_TYPE Memory CPM_PCIE1_PF5_BAR2_64BIT 0 CPM_P\
CIE1_PF5_BAR2_ENABLED 0 CPM_PCIE1_PF5_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR2_SCALE Kilobytes CPM_PCIE1_PF5_BAR2_SIZE 4 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_AXCACHE \
1 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR2_TYPE Memory CPM_PCIE1_PF5_BAR3_64BIT 0 CPM_PCIE1_PF5_BAR3_ENABLED 0 CPM_PCIE1_PF5_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR3_QDMA_ENABLED 0 CP\
M_PCIE1_PF5_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR3_SCALE Kilobytes CPM_PCIE1_PF5_BAR3_SIZE 4 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR3_SRIOV_QD\
MA_SIZE 4 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR3_TYPE Memory CPM_PCIE1_PF5_BAR4_64BIT 0 CPM_PCIE1_PF5_BAR4_ENABLED 0 CPM_PCIE1_PF5_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_\
PCIE1_PF5_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR4_SCALE Kilobytes CPM_PCIE1_PF5_BAR4_SIZE 4 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR4_TYPE Memory CPM_PCIE1_PF\
5_BAR5_64BIT 0 CPM_PCIE1_PF5_BAR5_ENABLED 0 CPM_PCIE1_PF5_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR5_SCALE Kilobytes CPM_PCIE1_PF5_BAR5_SIZE 4 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR5\
_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR5_TYPE Memory CPM_PCIE1_PF5_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF5_BASE_CLASS_VALUE 05 CPM_PCIE1_PF5_CAPABILITY_POINTER 80 CPM_PCIE1_PF5_CFG_DEV_ID 0 CPM_PCIE1_PF5_CFG_REV_ID 0 \
CPM_PCIE1_PF5_CFG_SUBSYS_ID 0 CPM_PCIE1_PF5_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF5_CLASS_CODE 0x058000 CPM_PCIE1_PF5_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF5_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF5_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF5_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF5_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF5_INTERFACE_VALUE 00 CPM_PCIE1_PF5_INTERRUPT_PIN NONE CPM_PCIE1_PF5_MSIX_CAP_PBA_BI\
R BAR_0 CPM_PCIE1_PF5_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF5_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF5_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF5_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF5_MSIX_ENABLED 1 CPM_PCIE1_PF5_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF5_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF5_MSI_ENABLED 0 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AX\
IBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000\
 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF5_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF5_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR1\
_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF5_SRIOV\
_BAR4_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF5_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF5_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF5\
_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF5_SRIOV_CAP_VER 1 CPM_PCIE1_PF5_SRIOV_FIRST_VF_OFFSET 27 CPM_PCIE1_PF5_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF5_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF5_SRIOV_VF_DEVICE_ID C53F CPM_PCIE1_PF5_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF5_SUB_CLASS_VALUE 80 CPM_PCIE1_PF5_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF5_VEND_ID 0 CPM_PCIE1_PF6_BAR0_64BIT 0 CPM_PCIE1_PF6_BAR0_ENABLED 0 CPM_PCIE1_PF6_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR0_QDMA_AX\
CACHE 1 CPM_PCIE1_PF6_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR0_SCALE Kilobytes CPM_PCIE1_PF6_BAR0_SIZE 4 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA\
_SCALE Kilobytes CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR0_TYPE Memory CPM_PCIE1_PF6_BAR1_64BIT 0 CPM_PCIE1_PF6_BAR1_ENABLED 0 CPM_PCIE1_PF6_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR1_QDMA_SIZE 4 CPM_PCIE\
1_PF6_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR1_SCALE Kilobytes CPM_PCIE1_PF6_BAR1_SIZE 4 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master\
 CPM_PCIE1_PF6_BAR1_TYPE Memory CPM_PCIE1_PF6_BAR2_64BIT 0 CPM_PCIE1_PF6_BAR2_ENABLED 0 CPM_PCIE1_PF6_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR2_SCALE Kilobytes CPM_PCIE1_PF6_BAR2_SIZE 4 CPM_PCIE1_PF\
6_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR2_TYPE Memory CPM_PCIE1_PF6_BAR3_64BIT 0 CPM_PCIE1_PF6_BAR3_ENABLED 0 CPM_PCIE1_PF6_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR3_QDMA_64BIT 0 CPM_PC\
IE1_PF6_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR3_SCALE Kilobytes CPM_PCIE1_PF6_BAR3_SIZE 4 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1\
_PF6_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR3_TYPE Memory CPM_PCIE1_PF6_BAR4_64BIT 0 CPM_PCIE1_PF6_BAR4_ENABLED 0 CPM_PCIE1_PF6_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR4_\
QDMA_SIZE 4 CPM_PCIE1_PF6_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR4_SCALE Kilobytes CPM_PCIE1_PF6_BAR4_SIZE 4 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_TY\
PE AXI_Bridge_Master CPM_PCIE1_PF6_BAR4_TYPE Memory CPM_PCIE1_PF6_BAR5_64BIT 0 CPM_PCIE1_PF6_BAR5_ENABLED 0 CPM_PCIE1_PF6_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR5_SCALE Kilobytes CPM_PCIE1_PF6_BAR5\
_SIZE 4 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR5_TYPE Memory CPM_PCIE1_PF6_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF6_BASE_CLASS_VALUE 05 CPM_PCIE1_PF6_CAPABILITY_P\
OINTER 80 CPM_PCIE1_PF6_CFG_DEV_ID 0 CPM_PCIE1_PF6_CFG_REV_ID 0 CPM_PCIE1_PF6_CFG_SUBSYS_ID 0 CPM_PCIE1_PF6_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF6_CLASS_CODE 0x058000 CPM_PCIE1_PF6_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF6_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF6_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF6_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF6_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF6_INTERFACE_VALUE 0\
0 CPM_PCIE1_PF6_INTERRUPT_PIN NONE CPM_PCIE1_PF6_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF6_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF6_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF6_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF6_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF6_MSIX_ENABLED 1 CPM_PCIE1_PF6_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF6_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF6_MSI_ENABLED 0 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF6_P\
CIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000\
000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF6_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF6_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR1_PREFETCHABLE 0 C\
PM_PCIE1_PF6_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR3\
_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF6_SRIOV\
_CAP_ENABLE 0 CPM_PCIE1_PF6_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF6_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF6_SRIOV_CAP_VER 1 CPM_PCIE1_PF6_SRIOV_FIRST_VF_OFFSET 26 CPM_PCIE1_PF6_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF6_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF6_SRIOV_VF_DEVICE_ID C63F CPM_PCIE1_PF6_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF6_SUB_CLASS_VALUE 80 CPM_PCIE1_PF6_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF6_VEND_ID 0 CPM_PCIE1_PF7_BAR0_64BIT 0 CPM_PCIE1_PF7_BAR0_ENABLED 0 CPM_PCIE1_PF7_BAR0_PREFETCHA\
BLE 0 CPM_PCIE1_PF7_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR0_SCALE Kilobytes CPM_PCIE1_PF7_BAR0_SIZE 4 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_\
PF7_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR0_TYPE Memory CPM_PCIE1_PF7_BAR1_64BIT 0 CPM_PCIE1_PF7_BAR1_ENABLED 0 CPM_PCIE1_PF7_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_B\
AR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR1_SCALE Kilobytes CPM_PCIE1_PF7_BAR1_SIZE 4 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_STEERING CPM\
_PCIE_NOC_0 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR1_TYPE Memory CPM_PCIE1_PF7_BAR2_64BIT 0 CPM_PCIE1_PF7_BAR2_ENABLED 0 CPM_PCIE1_PF7_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1\
_PF7_BAR2_SCALE Kilobytes CPM_PCIE1_PF7_BAR2_SIZE 4 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR2_TYPE Memory CPM_PCIE1_PF7_BAR3_64BIT 0 CPM_PCIE1_PF7_BAR3_ENABLED 0 CPM_PCIE\
1_PF7_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR3_SCALE Kilobytes CPM_PCIE1_PF7_BAR3_SIZE 4 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_\
ENABLED 0 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR3_TYPE Memory CPM_PCIE1_PF7_BAR4_64BIT 0 CPM_PCIE1_PF7_BAR4_ENABLED 0 CPM_PCIE1_PF7_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR4_QDMA_PREFETCHAB\
LE 0 CPM_PCIE1_PF7_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR4_SCALE Kilobytes CPM_PCIE1_PF7_BAR4_SIZE 4 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR4_SRI\
OV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR4_TYPE Memory CPM_PCIE1_PF7_BAR5_64BIT 0 CPM_PCIE1_PF7_BAR5_ENABLED 0 CPM_PCIE1_PF7_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR5_QDMA_TYPE AXI_Bri\
dge_Master CPM_PCIE1_PF7_BAR5_SCALE Kilobytes CPM_PCIE1_PF7_BAR5_SIZE 4 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR5_TYPE Memory CPM_PCIE1_PF7_BASE_CLASS_MENU Memory_control\
ler CPM_PCIE1_PF7_BASE_CLASS_VALUE 05 CPM_PCIE1_PF7_CAPABILITY_POINTER 80 CPM_PCIE1_PF7_CFG_DEV_ID 0 CPM_PCIE1_PF7_CFG_REV_ID 0 CPM_PCIE1_PF7_CFG_SUBSYS_ID 0 CPM_PCIE1_PF7_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF7_CLASS_CODE 0x058000 CPM_PCIE1_PF7_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF7_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF7_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF7_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_EXPANSION_ROM_SCALE Kilobytes CP\
M_PCIE1_PF7_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF7_INTERFACE_VALUE 00 CPM_PCIE1_PF7_INTERRUPT_PIN NONE CPM_PCIE1_PF7_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF7_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF7_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF7_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF7_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF7_MSIX_ENABLED 1 CPM_PCIE1_PF7_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF7_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF7_MSI_ENABLED 0 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PC\
IE1_PF7_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000\
000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF7_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF7_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF\
7_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR3_PREFETCHABLE 0 C\
PM_PCIE1_PF7_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR5\
_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF7_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF7_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF7_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF7_SRIOV_CAP_VER 1 CPM_PCIE1_PF7_SRIOV_FIRST_VF_OFFSET 25 CPM_PCIE1_PF7_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF7_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF7_SRIOV_VF_DEVICE_ID C73F CPM_PCIE1_PF7_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF7_SUB_CLASS_VALUE 80 CPM_PCIE1_PF7_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF7_VEND_ID 0 CPM_PCIE1_PF8_BAR0_6\
4BIT 0 CPM_PCIE1_PF8_BAR0_ENABLED 0 CPM_PCIE1_PF8_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR0_SCALE Kilobytes CPM_PCIE1_PF8_BAR0_SIZE 4 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR0_SRIOV_Q\
DMA_AXCACHE 1 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR0_TYPE Memory CPM_PCIE1_PF8_BAR1_64BIT 0 CPM_PCIE1_PF8_BAR1_ENABLED 0 CPM_PCIE1_PF8_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR1_QDMA_\
ENABLED 0 CPM_PCIE1_PF8_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR1_SCALE Kilobytes CPM_PCIE1_PF8_BAR1_SIZE 4 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_B\
AR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR1_TYPE Memory CPM_PCIE1_PF8_BAR2_64BIT 0 CPM_PCIE1_PF8_BAR2_ENABLED 0 CPM_PCIE1_PF8_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR2_QDMA_STEERING CPM_PCI\
E_NOC_0 CPM_PCIE1_PF8_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR2_SCALE Kilobytes CPM_PCIE1_PF8_BAR2_SIZE 4 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR2_TYPE Memory \
CPM_PCIE1_PF8_BAR3_64BIT 0 CPM_PCIE1_PF8_BAR3_ENABLED 0 CPM_PCIE1_PF8_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR3_SCALE Kilobytes CPM_PCIE1_PF8_BAR3_SIZE 4 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_64BIT 0 CPM_PC\
IE1_PF8_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR3_TYPE Memory CPM_PCIE1_PF8_BAR4_64BIT 0 CPM_PCIE1_PF8_BAR4_ENABLED 0 CPM_PCIE1_PF8_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR4_QDMA_AXCACHE 1 CPM_\
PCIE1_PF8_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR4_SCALE Kilobytes CPM_PCIE1_PF8_BAR4_SIZE 4 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_SCALE Kilob\
ytes CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR4_TYPE Memory CPM_PCIE1_PF8_BAR5_64BIT 0 CPM_PCIE1_PF8_BAR5_ENABLED 0 CPM_PCIE1_PF8_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR5_Q\
DMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR5_SCALE Kilobytes CPM_PCIE1_PF8_BAR5_SIZE 4 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_P\
F8_BAR5_TYPE Memory CPM_PCIE1_PF8_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF8_BASE_CLASS_VALUE 05 CPM_PCIE1_PF8_CAPABILITY_POINTER 80 CPM_PCIE1_PF8_CFG_DEV_ID 0 CPM_PCIE1_PF8_CFG_REV_ID 0 CPM_PCIE1_PF8_CFG_SUBSYS_ID 0 CPM_PCIE1_PF8_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF8_CLASS_CODE 0x058000 CPM_PCIE1_PF8_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF8_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF8_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF8_EXPANSION_ROM_QDMA_STEERI\
NG CPM_PCIE_NOC_0 CPM_PCIE1_PF8_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF8_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF8_INTERFACE_VALUE 00 CPM_PCIE1_PF8_INTERRUPT_PIN NONE CPM_PCIE1_PF8_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF8_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF8_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF8_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF8_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF8_MSIX_ENABLED 1 CPM_PCIE1_PF8_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF8_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF8_MSI_ENABLED 0 CPM_PCIE1\
_PF8_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000\
000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF8_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF8_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF8_SRIO\
V_BAR0_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF\
8_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR5_PREFETCHABLE 0 C\
PM_PCIE1_PF8_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF8_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF8_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF8_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF8_SRIOV_CAP_VER 1 CPM_PCIE1_PF8_SRIOV_FIRST_VF_OFFSET 24 CPM_PCIE1_PF8_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF8_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF8_SRIOV_VF_DEVICE_ID C83F CPM_PCIE1_PF8_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF8_SUB_CLASS_VALUE 80 CPM_PCIE1_PF8_USE_CLASS_CODE\
_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF8_VEND_ID 0 CPM_PCIE1_PF9_BAR0_64BIT 0 CPM_PCIE1_PF9_BAR0_ENABLED 0 CPM_PCIE1_PF9_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR0_SCALE Kilobytes CPM_PCIE1_PF9_BAR0_SIZE 4 \
CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR0_TYPE Memory CPM_PCIE1_PF9_BAR1_64BIT 0 CPM_PCIE1_PF9_BAR1_ENABLED 0 CPM_PCIE1_PF9_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR1_QDMA_64\
BIT 0 CPM_PCIE1_PF9_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR1_SCALE Kilobytes CPM_PCIE1_PF9_BAR1_SIZE 4 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_PREFETCHABLE\
 0 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR1_TYPE Memory CPM_PCIE1_PF9_BAR2_64BIT 0 CPM_PCIE1_PF9_BAR2_ENABLED 0 CPM_PCIE1_PF9_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR2_QDMA_SCALE Kilobytes CPM_PCI\
E1_PF9_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR2_SCALE Kilobytes CPM_PCIE1_PF9_BAR2_SIZE 4 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR2_S\
RIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR2_TYPE Memory CPM_PCIE1_PF9_BAR3_64BIT 0 CPM_PCIE1_PF9_BAR3_ENABLED 0 CPM_PCIE1_PF9_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR3_SCALE Kilobytes CPM_PC\
IE1_PF9_BAR3_SIZE 4 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR3_TYPE Memory CPM_PCIE1_PF9_BAR4_64BIT 0 CPM_PCIE1_PF9_BAR4_ENABLED 0 CPM_PCIE1_PF9_BAR4_PREFETCHABLE 0 CPM_PC\
IE1_PF9_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR4_SCALE Kilobytes CPM_PCIE1_PF9_BAR4_SIZE 4 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR4_SRI\
OV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR4_TYPE Memory CPM_PCIE1_PF9_BAR5_64BIT 0 CPM_PCIE1_PF9_BAR5_ENABLED 0 CPM_PCIE1_PF9_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR5_QDMA_SCA\
LE Kilobytes CPM_PCIE1_PF9_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR5_SCALE Kilobytes CPM_PCIE1_PF9_BAR5_SIZE 4 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 \
CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR5_TYPE Memory CPM_PCIE1_PF9_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF9_BASE_CLASS_VALUE 05 CPM_PCIE1_PF9_CAPABILITY_POINTER 80 CPM_PCIE1_PF9_CFG_DEV_ID 0 CPM_PCIE1_PF9_CFG_REV_ID 0 CPM_PCIE1_PF9_CFG_SUBSYS_ID 0 CPM_PCIE1_PF9_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF9_CLASS_CODE 0x058000 CPM_PCIE1_PF9_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF9_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF9_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_E\
XPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF9_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF9_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF9_INTERFACE_VALUE 00 CPM_PCIE1_PF9_INTERRUPT_PIN NONE CPM_PCIE1_PF9_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF9_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF9_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF9_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF9_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF9_MSIX_ENABLED 1 CPM_PCIE1_PF9_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_P\
F9_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF9_MSI_ENABLED 0 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000\
000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF9_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF9_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR0_SC\
ALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF9_SRIO\
V_BAR2_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF\
9_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF9_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF9_SRIOV_CAP_INITIAL_VF 0 CPM_PCIE1_PF9_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF9_SRIOV_CAP_VER 1 CPM_PCIE1_PF9_SRIOV_FIRST_VF_OFFSET 23 CPM_PCIE1_PF9_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF9_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF9_SRIOV_VF_DEVICE_ID C93F CPM_PCIE1_PF9_SUB_CLASS_INTF_MENU R\
AM CPM_PCIE1_PF9_SUB_CLASS_VALUE 80 CPM_PCIE1_PF9_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF9_VEND_ID 0 CPM_PCIE1_PFx_MSI_ENABLED 0 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH X8 CPM_PCIE1_PL_UPSTREAM_FACING 1 CPM_PCIE1_PL_USER_SPARE 0 CPM_PCIE1_PM_ASPML0S_TIMEOUT 0 CPM_PCIE1_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE1_PM_ENABLE_L23_ENTRY 0 CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE1_PM_L1_REENTRY_DELAY 0 CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE1_PORT_TYP\
E PCI_Express_Endpoint_device CPM_PCIE1_QDMA_FABDEMUX_OPT 0 CPM_PCIE1_QDMA_MULTQ_MAX 4095 CPM_PCIE1_QDMA_PARITY_SETTINGS None CPM_PCIE1_RC_STRADDLE_SIZE 2_TLP CPM_PCIE1_REF_CLK_FREQ 100_MHz CPM_PCIE1_RQ_STRADDLE_SIZE 2_TLP CPM_PCIE1_SRIOV_CAP_ENABLE 1 CPM_PCIE1_SRIOV_FIRST_VF_OFFSET 16 CPM_PCIE1_TANDEM None CPM_PCIE1_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE1_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE1_TL_PF_ENABLE_REG 4 CPM_PCIE1_TL_POSTED_RAM_SIZE 0 CPM_PCIE1_TL_USER_SPARE 0 CPM_PCIE1_TOTAL_WINDOWS 0 CPM_PCIE1_TX_F\
C_IF 0 CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Enabled CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT 64bit_Enabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE1_USER_CLK2_FREQ 250_MHz CPM_PCIE1_USER_CLK_FREQ 500_MHz CPM_PCIE1_USER_EDR_CLK2_FREQ 156.25_MHz CPM_PCIE1_USER_EDR_CLK_FREQ 156.25_MHz CPM_PCIE1_VC0_CAPABILITY_POINTER 80 CPM_PCIE1_VC1_BASE_DISABLE 0 CPM_PCIE1_VFG0_ATS_CAP_ON 0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_BI\
R BAR_1_0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR BAR_1_0 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG0_MSIX_ENABLED 1 CPM_PCIE1_VFG0_PRI_CAP_ON 0 CPM_PCIE1_VFG10_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG10_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG10_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG10_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG10_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG10_MSIX_ENABLED 1 CPM_PCIE1_VFG11_MSIX_CAP_PBA_BIR BAR_0 C\
PM_PCIE1_VFG11_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG11_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG11_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG11_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG11_MSIX_ENABLED 1 CPM_PCIE1_VFG12_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG12_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG12_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG12_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG12_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG12_MSIX_ENABLED 1 CPM_PCIE1_VFG13_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG13_MSIX_CAP_PBA_OFFSET 50 \
CPM_PCIE1_VFG13_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG13_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG13_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG13_MSIX_ENABLED 1 CPM_PCIE1_VFG14_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG14_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG14_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG14_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG14_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG14_MSIX_ENABLED 1 CPM_PCIE1_VFG15_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG15_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG15_MSIX_CAP_TABLE_BIR BAR\
_0 CPM_PCIE1_VFG15_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG15_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG15_MSIX_ENABLED 1 CPM_PCIE1_VFG1_ATS_CAP_ON 0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR BAR_1_0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR BAR_1_0 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG1_MSIX_ENABLED 1 CPM_PCIE1_VFG1_PRI_CAP_ON 0 CPM_PCIE1_VFG2_ATS_CAP_ON 0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR BAR_1_0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_OF\
FSET 4800 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR BAR_1_0 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG2_MSIX_ENABLED 1 CPM_PCIE1_VFG2_PRI_CAP_ON 0 CPM_PCIE1_VFG3_ATS_CAP_ON 0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_BIR BAR_1_0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET 4800 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR BAR_1_0 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET 4000 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE 7 CPM_PCIE1_VFG3_MSIX_ENABLED 1 CPM_PCIE1_VFG3_PRI_CAP_ON 0 CPM_PCIE1_VFG4_MSIX_CAP_\
PBA_BIR BAR_0 CPM_PCIE1_VFG4_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG4_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG4_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG4_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG4_MSIX_ENABLED 1 CPM_PCIE1_VFG5_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG5_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG5_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG5_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG5_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG5_MSIX_ENABLED 1 CPM_PCIE1_VFG6_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG6_MSIX_CAP_PBA_OFFSET 5\
0 CPM_PCIE1_VFG6_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG6_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG6_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG6_MSIX_ENABLED 1 CPM_PCIE1_VFG7_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG7_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG7_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG7_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG7_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG7_MSIX_ENABLED 1 CPM_PCIE1_VFG8_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG8_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG8_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE\
1_VFG8_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG8_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG8_MSIX_ENABLED 1 CPM_PCIE1_VFG9_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG9_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG9_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG9_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG9_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG9_MSIX_ENABLED 1 CPM_PCIE1_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE1_XDMA_AXI_ID_WIDTH 2 CPM_PCIE1_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE1_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE1_XDMA_EDGE_INTERRUPT 0 CPM_PCIE1_\
XDMA_IRQ 1 CPM_PCIE1_XDMA_PARITY_SETTINGS None CPM_PCIE1_XDMA_RNUM_CHNL 1 CPM_PCIE1_XDMA_RNUM_RIDS 2 CPM_PCIE1_XDMA_STS_PORTS 0 CPM_PCIE1_XDMA_WNUM_CHNL 1 CPM_PCIE1_XDMA_WNUM_RIDS 2 CPM_PCIE_CHANNELS_FOR_POWER 1 CPM_PERIPHERAL_EN 1 CPM_PERIPHERAL_TEST_EN 0 CPM_PIPESIM_CLK_MASTER 0 CPM_PIPE_INTF_EN 1 CPM_PIPE_LOOPBACK_EN 0 CPM_PL_AXI0_EN 0 CPM_PL_AXI1_EN 0 CPM_PRESET Custom CPM_REQ_AGENTS_0_ENABLE 0 CPM_REQ_AGENTS_0_L2_ENABLE 0 CPM_REQ_AGENTS_1_ENABLE 0 CPM_REQ_AGENTS_1_L2_ENABLE 0 CPM_SELECT_GTO\
UTCLK TXOUTCLK CPM_SHARE_GTREFCLK 0 CPM_SRIOV_DMA_BAR_SIZE 256 CPM_TYPE1_MEMBASE_MEMLIMIT_ENABLE Enabled CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT 64bit_Enabled CPM_USE_MODES None CPM_XDMA_2PF_INTERRUPT_ENABLE 0 CPM_XDMA_TL_PF_VISIBLE 1 CPM_XILINX_RP_XILINX_EP 0 CPM_XPIPE_0_CLKDLY_CFG 536870912 CPM_XPIPE_0_CLK_CFG 0 CPM_XPIPE_0_INSTANTIATED 1 CPM_XPIPE_0_LINK0_CFG X16 CPM_XPIPE_0_LINK1_CFG DISABLE CPM_XPIPE_0_LOC QUAD0 CPM_XPIPE_0_MODE 3 CPM_XPIPE_0_REG_CFG 8164 CPM_XPIPE_0_RSVD 16 CPM_XPIPE_1_CLK\
DLY_CFG 570427392 CPM_XPIPE_1_CLK_CFG 983040 CPM_XPIPE_1_INSTANTIATED 1 CPM_XPIPE_1_LINK0_CFG X16 CPM_XPIPE_1_LINK1_CFG DISABLE CPM_XPIPE_1_LOC QUAD1 CPM_XPIPE_1_MODE 3 CPM_XPIPE_1_REG_CFG 8155 CPM_XPIPE_1_RSVD 16 CPM_XPIPE_2_CLKDLY_CFG 50331778 CPM_XPIPE_2_CLK_CFG 1044480 CPM_XPIPE_2_INSTANTIATED 1 CPM_XPIPE_2_LINK0_CFG X16 CPM_XPIPE_2_LINK1_CFG DISABLE CPM_XPIPE_2_LOC QUAD2 CPM_XPIPE_2_MODE 3 CPM_XPIPE_2_REG_CFG 8146 CPM_XPIPE_2_RSVD 16 CPM_XPIPE_3_CLKDLY_CFG 16777218 CPM_XPIPE_3_CLK_CFG 10483\
20 CPM_XPIPE_3_INSTANTIATED 1 CPM_XPIPE_3_LINK0_CFG X16 CPM_XPIPE_3_LINK1_CFG DISABLE CPM_XPIPE_3_LOC QUAD3 CPM_XPIPE_3_MODE 3 CPM_XPIPE_3_REG_CFG 8137 CPM_XPIPE_3_RSVD 16 GT_REFCLK_MHZ 156.25 PMC_REF_CLK_FREQMHZ 33.333 PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 100 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_HSDP_REFC\
LK_LOC Auto PS_PCIE_RESET_ENABLE 0 PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET2_IO None PS_USE_NOC_PS_PCI_0 0 PS_USE_PS_NOC_PCI_0 1 PS_USE_PS_NOC_PCI_1 1,XRAM_CONFIG=XRAM_USE_S_AXI_XRAM0 0,XRAM_CONFIG_INTERNAL=XRAM_USE_S_AXI_XRAM0 0,PS_BOARD_INTERFACE=Custom,DESIGN_MODE=1,BOOT_MODE=Custom,CLOCK_MODE=Custom,DDR_MEMORY_MODE=Custom,DDR_MEMORY_MODE_1=Custom,DEBUG_MODE=Custom,IO_CONFIG_MODE=Custom,PS_PL_CONNECTIVITY_MODE=Custom,DEVICE_INTEGRITY_MODE=Custom,preset=None,Component_Name=cpm_qdma_ep_pa\
rt_versal_cips_0_0}" *)
(* DowngradeIPIdentifiedWarnings = "yes" *)
(* DONT_TOUCH = "true" *)
module cpm_qdma_ep_part_versal_cips_0_0 (
  pl0_ref_clk,
  pl1_ref_clk,
  pl0_resetn,
  m_axi_fpd_aclk,
  cpm_pcie_noc_axi0_clk,
  cpm_pcie_noc_axi1_clk,
  dma1_intrfc_clk,
  cpm_misc_irq,
  cpm_cor_irq,
  cpm_uncor_irq,
  cpm_irq0,
  cpm_irq1,
  dma1_axi_aresetn,
  dma1_intrfc_resetn,
  M_AXI_FPD_awid,
  M_AXI_FPD_awaddr,
  M_AXI_FPD_awlen,
  M_AXI_FPD_awsize,
  M_AXI_FPD_awburst,
  M_AXI_FPD_awlock,
  M_AXI_FPD_awcache,
  M_AXI_FPD_awprot,
  M_AXI_FPD_awvalid,
  M_AXI_FPD_awuser,
  M_AXI_FPD_awready,
  M_AXI_FPD_wlast,
  M_AXI_FPD_wvalid,
  M_AXI_FPD_wready,
  M_AXI_FPD_bid,
  M_AXI_FPD_bresp,
  M_AXI_FPD_bvalid,
  M_AXI_FPD_bready,
  M_AXI_FPD_arid,
  M_AXI_FPD_araddr,
  M_AXI_FPD_arlen,
  M_AXI_FPD_arsize,
  M_AXI_FPD_arburst,
  M_AXI_FPD_arlock,
  M_AXI_FPD_arcache,
  M_AXI_FPD_arprot,
  M_AXI_FPD_arvalid,
  M_AXI_FPD_aruser,
  M_AXI_FPD_arready,
  M_AXI_FPD_rid,
  M_AXI_FPD_rresp,
  M_AXI_FPD_rlast,
  M_AXI_FPD_rvalid,
  M_AXI_FPD_rready,
  M_AXI_FPD_awqos,
  M_AXI_FPD_arqos,
  M_AXI_FPD_wdata,
  M_AXI_FPD_wstrb,
  M_AXI_FPD_rdata,
  CPM_PCIE_NOC_0_araddr,
  CPM_PCIE_NOC_0_arburst,
  CPM_PCIE_NOC_0_arcache,
  CPM_PCIE_NOC_0_arid,
  CPM_PCIE_NOC_0_arlen,
  CPM_PCIE_NOC_0_arlock,
  CPM_PCIE_NOC_0_arprot,
  CPM_PCIE_NOC_0_arqos,
  CPM_PCIE_NOC_0_arsize,
  CPM_PCIE_NOC_0_aruser,
  CPM_PCIE_NOC_0_arvalid,
  CPM_PCIE_NOC_0_awaddr,
  CPM_PCIE_NOC_0_awburst,
  CPM_PCIE_NOC_0_awcache,
  CPM_PCIE_NOC_0_awid,
  CPM_PCIE_NOC_0_awlen,
  CPM_PCIE_NOC_0_awlock,
  CPM_PCIE_NOC_0_awprot,
  CPM_PCIE_NOC_0_awqos,
  CPM_PCIE_NOC_0_awsize,
  CPM_PCIE_NOC_0_awuser,
  CPM_PCIE_NOC_0_awvalid,
  CPM_PCIE_NOC_0_bready,
  CPM_PCIE_NOC_0_rready,
  CPM_PCIE_NOC_0_wdata,
  CPM_PCIE_NOC_0_wlast,
  CPM_PCIE_NOC_0_wstrb,
  CPM_PCIE_NOC_0_wvalid,
  CPM_PCIE_NOC_0_arready,
  CPM_PCIE_NOC_0_awready,
  CPM_PCIE_NOC_0_bid,
  CPM_PCIE_NOC_0_bresp,
  CPM_PCIE_NOC_0_bvalid,
  CPM_PCIE_NOC_0_rdata,
  CPM_PCIE_NOC_0_rid,
  CPM_PCIE_NOC_0_rlast,
  CPM_PCIE_NOC_0_rresp,
  CPM_PCIE_NOC_0_rvalid,
  CPM_PCIE_NOC_0_ruser,
  CPM_PCIE_NOC_0_wuser,
  CPM_PCIE_NOC_0_wready,
  CPM_PCIE_NOC_1_araddr,
  CPM_PCIE_NOC_1_arburst,
  CPM_PCIE_NOC_1_arcache,
  CPM_PCIE_NOC_1_arid,
  CPM_PCIE_NOC_1_arlen,
  CPM_PCIE_NOC_1_arlock,
  CPM_PCIE_NOC_1_arprot,
  CPM_PCIE_NOC_1_arqos,
  CPM_PCIE_NOC_1_arsize,
  CPM_PCIE_NOC_1_aruser,
  CPM_PCIE_NOC_1_arvalid,
  CPM_PCIE_NOC_1_awaddr,
  CPM_PCIE_NOC_1_awburst,
  CPM_PCIE_NOC_1_awcache,
  CPM_PCIE_NOC_1_awid,
  CPM_PCIE_NOC_1_awlen,
  CPM_PCIE_NOC_1_awlock,
  CPM_PCIE_NOC_1_awprot,
  CPM_PCIE_NOC_1_awqos,
  CPM_PCIE_NOC_1_awsize,
  CPM_PCIE_NOC_1_awuser,
  CPM_PCIE_NOC_1_awvalid,
  CPM_PCIE_NOC_1_bready,
  CPM_PCIE_NOC_1_rready,
  CPM_PCIE_NOC_1_wdata,
  CPM_PCIE_NOC_1_wlast,
  CPM_PCIE_NOC_1_wstrb,
  CPM_PCIE_NOC_1_wvalid,
  CPM_PCIE_NOC_1_arready,
  CPM_PCIE_NOC_1_awready,
  CPM_PCIE_NOC_1_bid,
  CPM_PCIE_NOC_1_bresp,
  CPM_PCIE_NOC_1_bvalid,
  CPM_PCIE_NOC_1_rdata,
  CPM_PCIE_NOC_1_rid,
  CPM_PCIE_NOC_1_rlast,
  CPM_PCIE_NOC_1_rresp,
  CPM_PCIE_NOC_1_rvalid,
  CPM_PCIE_NOC_1_ruser,
  CPM_PCIE_NOC_1_wuser,
  CPM_PCIE_NOC_1_wready,
  dma1_mgmt_cpl_vld,
  dma1_mgmt_req_rdy,
  dma1_mgmt_cpl_rdy,
  dma1_mgmt_req_vld,
  dma1_mgmt_cpl_sts,
  dma1_mgmt_cpl_dat,
  dma1_mgmt_req_cmd,
  dma1_mgmt_req_fnc,
  dma1_mgmt_req_msc,
  dma1_mgmt_req_adr,
  dma1_mgmt_req_dat,
  dma1_st_rx_msg_tlast,
  dma1_st_rx_msg_tvalid,
  dma1_st_rx_msg_tready,
  dma1_st_rx_msg_tdata,
  dma1_c2h_byp_in_mm_0_ready,
  dma1_c2h_byp_in_mm_0_sdi,
  dma1_c2h_byp_in_mm_0_valid,
  dma1_c2h_byp_in_mm_0_error,
  dma1_c2h_byp_in_mm_0_no_dma,
  dma1_c2h_byp_in_mm_0_mrkr_req,
  dma1_c2h_byp_in_mm_0_len,
  dma1_c2h_byp_in_mm_0_qid,
  dma1_c2h_byp_in_mm_0_func,
  dma1_c2h_byp_in_mm_0_cidx,
  dma1_c2h_byp_in_mm_0_radr,
  dma1_c2h_byp_in_mm_0_wadr,
  dma1_c2h_byp_in_mm_0_port_id,
  dma1_c2h_byp_in_mm_1_ready,
  dma1_c2h_byp_in_mm_1_sdi,
  dma1_c2h_byp_in_mm_1_valid,
  dma1_c2h_byp_in_mm_1_error,
  dma1_c2h_byp_in_mm_1_no_dma,
  dma1_c2h_byp_in_mm_1_mrkr_req,
  dma1_c2h_byp_in_mm_1_len,
  dma1_c2h_byp_in_mm_1_qid,
  dma1_c2h_byp_in_mm_1_func,
  dma1_c2h_byp_in_mm_1_cidx,
  dma1_c2h_byp_in_mm_1_radr,
  dma1_c2h_byp_in_mm_1_wadr,
  dma1_c2h_byp_in_mm_1_port_id,
  dma1_c2h_byp_in_st_csh_ready,
  dma1_c2h_byp_in_st_csh_valid,
  dma1_c2h_byp_in_st_csh_error,
  dma1_c2h_byp_in_st_csh_qid,
  dma1_c2h_byp_in_st_csh_func,
  dma1_c2h_byp_in_st_csh_addr,
  dma1_c2h_byp_in_st_csh_port_id,
  dma1_c2h_byp_in_st_csh_pfch_tag,
  dma1_c2h_byp_out_valid,
  dma1_c2h_byp_out_error,
  dma1_c2h_byp_out_st_mm,
  dma1_c2h_byp_out_mm_chn,
  dma1_c2h_byp_out_ready,
  dma1_c2h_byp_out_fmt,
  dma1_c2h_byp_out_qid,
  dma1_c2h_byp_out_dsc,
  dma1_c2h_byp_out_func,
  dma1_c2h_byp_out_cidx,
  dma1_c2h_byp_out_dsc_sz,
  dma1_c2h_byp_out_port_id,
  dma1_c2h_byp_out_pfch_tag,
  dma1_h2c_byp_in_mm_0_ready,
  dma1_h2c_byp_in_mm_0_sdi,
  dma1_h2c_byp_in_mm_0_valid,
  dma1_h2c_byp_in_mm_0_error,
  dma1_h2c_byp_in_mm_0_no_dma,
  dma1_h2c_byp_in_mm_0_mrkr_req,
  dma1_h2c_byp_in_mm_0_len,
  dma1_h2c_byp_in_mm_0_qid,
  dma1_h2c_byp_in_mm_0_func,
  dma1_h2c_byp_in_mm_0_cidx,
  dma1_h2c_byp_in_mm_0_radr,
  dma1_h2c_byp_in_mm_0_wadr,
  dma1_h2c_byp_in_mm_0_port_id,
  dma1_h2c_byp_in_mm_1_ready,
  dma1_h2c_byp_in_mm_1_sdi,
  dma1_h2c_byp_in_mm_1_valid,
  dma1_h2c_byp_in_mm_1_error,
  dma1_h2c_byp_in_mm_1_no_dma,
  dma1_h2c_byp_in_mm_1_mrkr_req,
  dma1_h2c_byp_in_mm_1_len,
  dma1_h2c_byp_in_mm_1_qid,
  dma1_h2c_byp_in_mm_1_func,
  dma1_h2c_byp_in_mm_1_cidx,
  dma1_h2c_byp_in_mm_1_radr,
  dma1_h2c_byp_in_mm_1_wadr,
  dma1_h2c_byp_in_mm_1_port_id,
  dma1_h2c_byp_in_st_ready,
  dma1_h2c_byp_in_st_eop,
  dma1_h2c_byp_in_st_sdi,
  dma1_h2c_byp_in_st_sop,
  dma1_h2c_byp_in_st_valid,
  dma1_h2c_byp_in_st_error,
  dma1_h2c_byp_in_st_no_dma,
  dma1_h2c_byp_in_st_mrkr_req,
  dma1_h2c_byp_in_st_len,
  dma1_h2c_byp_in_st_qid,
  dma1_h2c_byp_in_st_func,
  dma1_h2c_byp_in_st_addr,
  dma1_h2c_byp_in_st_cidx,
  dma1_h2c_byp_in_st_port_id,
  dma1_h2c_byp_out_valid,
  dma1_h2c_byp_out_error,
  dma1_h2c_byp_out_st_mm,
  dma1_h2c_byp_out_mm_chn,
  dma1_h2c_byp_out_ready,
  dma1_h2c_byp_out_fmt,
  dma1_h2c_byp_out_qid,
  dma1_h2c_byp_out_dsc,
  dma1_h2c_byp_out_func,
  dma1_h2c_byp_out_cidx,
  dma1_h2c_byp_out_dsc_sz,
  dma1_h2c_byp_out_port_id,
  dma1_axis_c2h_dmawr_cmp,
  dma1_axis_c2h_dmawr_target_vch,
  dma1_axis_c2h_dmawr_port_id,
  dma1_s_axis_c2h_tready,
  dma1_s_axis_c2h_tlast,
  dma1_s_axis_c2h_tvalid,
  dma1_s_axis_c2h_tcrc,
  dma1_s_axis_c2h_tdata,
  dma1_s_axis_c2h_mty,
  dma1_s_axis_c2h_ecc,
  dma1_s_axis_c2h_ctrl_marker,
  dma1_s_axis_c2h_ctrl_has_cmpt,
  dma1_s_axis_c2h_ctrl_len,
  dma1_s_axis_c2h_ctrl_qid,
  dma1_s_axis_c2h_ctrl_port_id,
  dma1_s_axis_c2h_cmpt_marker,
  dma1_s_axis_c2h_cmpt_user_trig,
  dma1_s_axis_c2h_cmpt_size,
  dma1_s_axis_c2h_cmpt_qid,
  dma1_s_axis_c2h_cmpt_no_wrb_marker,
  dma1_s_axis_c2h_cmpt_port_id,
  dma1_s_axis_c2h_cmpt_col_idx,
  dma1_s_axis_c2h_cmpt_err_idx,
  dma1_s_axis_c2h_cmpt_wait_pld_pkt_id,
  dma1_s_axis_c2h_cmpt_tready,
  dma1_s_axis_c2h_cmpt_tvalid,
  dma1_s_axis_c2h_cmpt_dpar,
  dma1_s_axis_c2h_cmpt_data,
  dma1_s_axis_c2h_cmpt_cmpt_type,
  dma1_m_axis_h2c_tlast,
  dma1_m_axis_h2c_err,
  dma1_m_axis_h2c_tvalid,
  dma1_m_axis_h2c_tdata,
  dma1_m_axis_h2c_zero_byte,
  dma1_m_axis_h2c_tready,
  dma1_m_axis_h2c_tcrc,
  dma1_m_axis_h2c_mty,
  dma1_m_axis_h2c_qid,
  dma1_m_axis_h2c_mdata,
  dma1_m_axis_h2c_port_id,
  dma1_axis_c2h_status_last,
  dma1_axis_c2h_status_drop,
  dma1_axis_c2h_status_error,
  dma1_axis_c2h_status_valid,
  dma1_axis_c2h_status_status_cmp,
  dma1_axis_c2h_status_qid,
  dma1_qsts_out_vld,
  dma1_qsts_out_op,
  dma1_qsts_out_rdy,
  dma1_qsts_out_qid,
  dma1_qsts_out_data,
  dma1_qsts_out_port_id,
  dma1_dsc_crdt_in_rdy,
  dma1_dsc_crdt_in_dir,
  dma1_dsc_crdt_in_valid,
  dma1_dsc_crdt_in_fence,
  dma1_dsc_crdt_in_qid,
  dma1_dsc_crdt_in_crdt,
  dma1_usr_irq_ack,
  dma1_usr_irq_fail,
  dma1_usr_irq_valid,
  dma1_usr_irq_vec,
  dma1_usr_irq_fnc,
  dma1_tm_dsc_sts_mm,
  dma1_tm_dsc_sts_qen,
  dma1_tm_dsc_sts_byp,
  dma1_tm_dsc_sts_dir,
  dma1_tm_dsc_sts_error,
  dma1_tm_dsc_sts_valid,
  dma1_tm_dsc_sts_qinv,
  dma1_tm_dsc_sts_irq_arm,
  dma1_tm_dsc_sts_rdy,
  dma1_tm_dsc_sts_qid,
  dma1_tm_dsc_sts_avl,
  dma1_tm_dsc_sts_pidx,
  dma1_tm_dsc_sts_port_id,
  dma1_usr_flr_set,
  dma1_usr_flr_clear,
  dma1_usr_flr_fnc,
  dma1_usr_flr_done_vld,
  dma1_usr_flr_done_fnc,
  PCIE1_GT_grx_n,
  PCIE1_GT_gtx_n,
  PCIE1_GT_grx_p,
  PCIE1_GT_gtx_p,
  gt_refclk1_clk_n,
  gt_refclk1_clk_p,
  pcie1_pipe_ep_tx_0,
  pcie1_pipe_ep_rx_0,
  pcie1_pipe_ep_tx_1,
  pcie1_pipe_ep_rx_1,
  pcie1_pipe_ep_tx_2,
  pcie1_pipe_ep_rx_2,
  pcie1_pipe_ep_tx_3,
  pcie1_pipe_ep_rx_3,
  pcie1_pipe_ep_tx_4,
  pcie1_pipe_ep_rx_4,
  pcie1_pipe_ep_tx_5,
  pcie1_pipe_ep_rx_5,
  pcie1_pipe_ep_tx_6,
  pcie1_pipe_ep_rx_6,
  pcie1_pipe_ep_tx_7,
  pcie1_pipe_ep_rx_7,
  pcie1_pipe_ep_tx_8,
  pcie1_pipe_ep_rx_8,
  pcie1_pipe_ep_tx_9,
  pcie1_pipe_ep_rx_9,
  pcie1_pipe_ep_tx_10,
  pcie1_pipe_ep_rx_10,
  pcie1_pipe_ep_tx_11,
  pcie1_pipe_ep_rx_11,
  pcie1_pipe_ep_tx_12,
  pcie1_pipe_ep_rx_12,
  pcie1_pipe_ep_tx_13,
  pcie1_pipe_ep_rx_13,
  pcie1_pipe_ep_tx_14,
  pcie1_pipe_ep_rx_14,
  pcie1_pipe_ep_tx_15,
  pcie1_pipe_ep_rx_15,
  pcie1_pipe_ep_commands_in,
  pcie1_pipe_ep_commands_out
);

(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.pl0_ref_clk, FREQ_HZ 429162384, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_a532_pspmc_0_0_pl0_ref_clk, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.pl0_ref_clk CLK" *)
output wire pl0_ref_clk;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.pl1_ref_clk, FREQ_HZ 249997498, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_a532_pspmc_0_0_pl1_ref_clk, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.pl1_ref_clk CLK" *)
output wire pl1_ref_clk;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.pl0_resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.pl0_resetn RST" *)
output wire pl0_resetn;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.m_axi_fpd_aclk, FREQ_HZ 429162384, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_a532_pspmc_0_0_pl0_ref_clk, ASSOCIATED_BUSIF M_AXI_FPD, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.m_axi_fpd_aclk CLK" *)
input wire m_axi_fpd_aclk;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.cpm_pcie_noc_axi0_clk, FREQ_HZ 1000000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_a532_pspmc_0_0_cpm_pcie_noc_axi0_clk, ASSOCIATED_BUSIF CPM_PCIE_NOC_0, INSERT_VIP 0, PHYSICAL_CHANNEL PS_PCIE_TO_NOC_NMU" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.cpm_pcie_noc_axi0_clk CLK" *)
output wire cpm_pcie_noc_axi0_clk;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.cpm_pcie_noc_axi1_clk, FREQ_HZ 1000000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_a532_pspmc_0_0_cpm_pcie_noc_axi1_clk, ASSOCIATED_BUSIF CPM_PCIE_NOC_1, INSERT_VIP 0, PHYSICAL_CHANNEL PS_PCIE_TO_NOC_NMU" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.cpm_pcie_noc_axi1_clk CLK" *)
output wire cpm_pcie_noc_axi1_clk;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.dma1_intrfc_clk, FREQ_HZ 429162384, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_a532_pspmc_0_0_pl0_ref_clk, ASSOCIATED_BUSIF dma1_m_axis_h2c:dma1_s_axis_c2h:dma1_s_axis_c2h_cmpt:dma1_st_rx_msg, ASSOCIATED_RESET dma1_axi_aresetn, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.dma1_intrfc_clk CLK" *)
input wire dma1_intrfc_clk;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INTR.cpm_misc_irq, SENSITIVITY LEVEL_HIGH, PortWidth 1" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 INTR.cpm_misc_irq INTERRUPT" *)
output wire cpm_misc_irq;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INTR.cpm_cor_irq, SENSITIVITY LEVEL_HIGH, PortWidth 1" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 INTR.cpm_cor_irq INTERRUPT" *)
output wire cpm_cor_irq;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INTR.cpm_uncor_irq, SENSITIVITY LEVEL_HIGH, PortWidth 1" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 INTR.cpm_uncor_irq INTERRUPT" *)
output wire cpm_uncor_irq;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INTR.cpm_irq0, SENSITIVITY LEVEL_HIGH, PortWidth 1" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 INTR.cpm_irq0 INTERRUPT" *)
input wire cpm_irq0;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INTR.cpm_irq1, SENSITIVITY LEVEL_HIGH, PortWidth 1" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 INTR.cpm_irq1 INTERRUPT" *)
input wire cpm_irq1;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.dma1_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.dma1_axi_aresetn RST" *)
output wire dma1_axi_aresetn;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.dma1_intrfc_resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.dma1_intrfc_resetn RST" *)
input wire dma1_intrfc_resetn;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWID" *)
output wire [15 : 0] M_AXI_FPD_awid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWADDR" *)
output wire [43 : 0] M_AXI_FPD_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWLEN" *)
output wire [7 : 0] M_AXI_FPD_awlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWSIZE" *)
output wire [2 : 0] M_AXI_FPD_awsize;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWBURST" *)
output wire [1 : 0] M_AXI_FPD_awburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWLOCK" *)
output wire M_AXI_FPD_awlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWCACHE" *)
output wire [3 : 0] M_AXI_FPD_awcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWPROT" *)
output wire [2 : 0] M_AXI_FPD_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWVALID" *)
output wire M_AXI_FPD_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWUSER" *)
output wire [15 : 0] M_AXI_FPD_awuser;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWREADY" *)
input wire M_AXI_FPD_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD WLAST" *)
output wire M_AXI_FPD_wlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD WVALID" *)
output wire M_AXI_FPD_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD WREADY" *)
input wire M_AXI_FPD_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD BID" *)
input wire [15 : 0] M_AXI_FPD_bid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD BRESP" *)
input wire [1 : 0] M_AXI_FPD_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD BVALID" *)
input wire M_AXI_FPD_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD BREADY" *)
output wire M_AXI_FPD_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARID" *)
output wire [15 : 0] M_AXI_FPD_arid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARADDR" *)
output wire [43 : 0] M_AXI_FPD_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARLEN" *)
output wire [7 : 0] M_AXI_FPD_arlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARSIZE" *)
output wire [2 : 0] M_AXI_FPD_arsize;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARBURST" *)
output wire [1 : 0] M_AXI_FPD_arburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARLOCK" *)
output wire M_AXI_FPD_arlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARCACHE" *)
output wire [3 : 0] M_AXI_FPD_arcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARPROT" *)
output wire [2 : 0] M_AXI_FPD_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARVALID" *)
output wire M_AXI_FPD_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARUSER" *)
output wire [15 : 0] M_AXI_FPD_aruser;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARREADY" *)
input wire M_AXI_FPD_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD RID" *)
input wire [15 : 0] M_AXI_FPD_rid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD RRESP" *)
input wire [1 : 0] M_AXI_FPD_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD RLAST" *)
input wire M_AXI_FPD_rlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD RVALID" *)
input wire M_AXI_FPD_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD RREADY" *)
output wire M_AXI_FPD_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD AWQOS" *)
output wire [3 : 0] M_AXI_FPD_awqos;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD ARQOS" *)
output wire [3 : 0] M_AXI_FPD_arqos;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD WDATA" *)
output wire [127 : 0] M_AXI_FPD_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD WSTRB" *)
output wire [15 : 0] M_AXI_FPD_wstrb;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXI_FPD, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 429162384, ID_WIDTH 16, ADDR_WIDTH 44, AWUSER_WIDTH 16, ARUSER_WIDTH 16, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN bd_a532_pspmc_0_0_pl0_ref_clk, NUM_READ_THREADS 1, NUM\
_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, CATEGORY pl, MY_CATEGORY ps" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_FPD RDATA" *)
input wire [127 : 0] M_AXI_FPD_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 ARADDR" *)
output wire [63 : 0] CPM_PCIE_NOC_0_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 ARBURST" *)
output wire [1 : 0] CPM_PCIE_NOC_0_arburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 ARCACHE" *)
output wire [3 : 0] CPM_PCIE_NOC_0_arcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 ARID" *)
output wire [15 : 0] CPM_PCIE_NOC_0_arid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 ARLEN" *)
output wire [7 : 0] CPM_PCIE_NOC_0_arlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 ARLOCK" *)
output wire CPM_PCIE_NOC_0_arlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 ARPROT" *)
output wire [2 : 0] CPM_PCIE_NOC_0_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 ARQOS" *)
output wire [3 : 0] CPM_PCIE_NOC_0_arqos;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 ARSIZE" *)
output wire [2 : 0] CPM_PCIE_NOC_0_arsize;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 ARUSER" *)
output wire [17 : 0] CPM_PCIE_NOC_0_aruser;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 ARVALID" *)
output wire CPM_PCIE_NOC_0_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 AWADDR" *)
output wire [63 : 0] CPM_PCIE_NOC_0_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 AWBURST" *)
output wire [1 : 0] CPM_PCIE_NOC_0_awburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 AWCACHE" *)
output wire [3 : 0] CPM_PCIE_NOC_0_awcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 AWID" *)
output wire [15 : 0] CPM_PCIE_NOC_0_awid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 AWLEN" *)
output wire [7 : 0] CPM_PCIE_NOC_0_awlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 AWLOCK" *)
output wire CPM_PCIE_NOC_0_awlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 AWPROT" *)
output wire [2 : 0] CPM_PCIE_NOC_0_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 AWQOS" *)
output wire [3 : 0] CPM_PCIE_NOC_0_awqos;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 AWSIZE" *)
output wire [2 : 0] CPM_PCIE_NOC_0_awsize;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 AWUSER" *)
output wire [17 : 0] CPM_PCIE_NOC_0_awuser;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 AWVALID" *)
output wire CPM_PCIE_NOC_0_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 BREADY" *)
output wire CPM_PCIE_NOC_0_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 RREADY" *)
output wire CPM_PCIE_NOC_0_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 WDATA" *)
output wire [127 : 0] CPM_PCIE_NOC_0_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 WLAST" *)
output wire CPM_PCIE_NOC_0_wlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 WSTRB" *)
output wire [15 : 0] CPM_PCIE_NOC_0_wstrb;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 WVALID" *)
output wire CPM_PCIE_NOC_0_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 ARREADY" *)
input wire CPM_PCIE_NOC_0_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 AWREADY" *)
input wire CPM_PCIE_NOC_0_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 BID" *)
input wire [15 : 0] CPM_PCIE_NOC_0_bid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 BRESP" *)
input wire [1 : 0] CPM_PCIE_NOC_0_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 BVALID" *)
input wire CPM_PCIE_NOC_0_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 RDATA" *)
input wire [127 : 0] CPM_PCIE_NOC_0_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 RID" *)
input wire [15 : 0] CPM_PCIE_NOC_0_rid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 RLAST" *)
input wire CPM_PCIE_NOC_0_rlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 RRESP" *)
input wire [1 : 0] CPM_PCIE_NOC_0_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 RVALID" *)
input wire CPM_PCIE_NOC_0_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 RUSER" *)
input wire [16 : 0] CPM_PCIE_NOC_0_ruser;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 WUSER" *)
output wire [16 : 0] CPM_PCIE_NOC_0_wuser;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CPM_PCIE_NOC_0, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 1000000000, ID_WIDTH 16, ADDR_WIDTH 64, AWUSER_WIDTH 18, ARUSER_WIDTH 18, WUSER_WIDTH 17, RUSER_WIDTH 17, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 64, NUM_WRITE_OUTSTANDING 64, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN bd_a532_pspmc_0_0_cpm_pcie_noc_axi0_clk, NUM\
_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, CATEGORY noc, MY_CATEGORY ps_pcie, PHYSICAL_CHANNEL PS_PCIE_TO_NOC_NMU, HD_TANDEM 0, INDEX 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_0 WREADY" *)
input wire CPM_PCIE_NOC_0_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 ARADDR" *)
output wire [63 : 0] CPM_PCIE_NOC_1_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 ARBURST" *)
output wire [1 : 0] CPM_PCIE_NOC_1_arburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 ARCACHE" *)
output wire [3 : 0] CPM_PCIE_NOC_1_arcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 ARID" *)
output wire [15 : 0] CPM_PCIE_NOC_1_arid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 ARLEN" *)
output wire [7 : 0] CPM_PCIE_NOC_1_arlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 ARLOCK" *)
output wire CPM_PCIE_NOC_1_arlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 ARPROT" *)
output wire [2 : 0] CPM_PCIE_NOC_1_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 ARQOS" *)
output wire [3 : 0] CPM_PCIE_NOC_1_arqos;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 ARSIZE" *)
output wire [2 : 0] CPM_PCIE_NOC_1_arsize;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 ARUSER" *)
output wire [17 : 0] CPM_PCIE_NOC_1_aruser;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 ARVALID" *)
output wire CPM_PCIE_NOC_1_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 AWADDR" *)
output wire [63 : 0] CPM_PCIE_NOC_1_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 AWBURST" *)
output wire [1 : 0] CPM_PCIE_NOC_1_awburst;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 AWCACHE" *)
output wire [3 : 0] CPM_PCIE_NOC_1_awcache;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 AWID" *)
output wire [15 : 0] CPM_PCIE_NOC_1_awid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 AWLEN" *)
output wire [7 : 0] CPM_PCIE_NOC_1_awlen;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 AWLOCK" *)
output wire CPM_PCIE_NOC_1_awlock;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 AWPROT" *)
output wire [2 : 0] CPM_PCIE_NOC_1_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 AWQOS" *)
output wire [3 : 0] CPM_PCIE_NOC_1_awqos;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 AWSIZE" *)
output wire [2 : 0] CPM_PCIE_NOC_1_awsize;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 AWUSER" *)
output wire [17 : 0] CPM_PCIE_NOC_1_awuser;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 AWVALID" *)
output wire CPM_PCIE_NOC_1_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 BREADY" *)
output wire CPM_PCIE_NOC_1_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 RREADY" *)
output wire CPM_PCIE_NOC_1_rready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 WDATA" *)
output wire [127 : 0] CPM_PCIE_NOC_1_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 WLAST" *)
output wire CPM_PCIE_NOC_1_wlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 WSTRB" *)
output wire [15 : 0] CPM_PCIE_NOC_1_wstrb;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 WVALID" *)
output wire CPM_PCIE_NOC_1_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 ARREADY" *)
input wire CPM_PCIE_NOC_1_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 AWREADY" *)
input wire CPM_PCIE_NOC_1_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 BID" *)
input wire [15 : 0] CPM_PCIE_NOC_1_bid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 BRESP" *)
input wire [1 : 0] CPM_PCIE_NOC_1_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 BVALID" *)
input wire CPM_PCIE_NOC_1_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 RDATA" *)
input wire [127 : 0] CPM_PCIE_NOC_1_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 RID" *)
input wire [15 : 0] CPM_PCIE_NOC_1_rid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 RLAST" *)
input wire CPM_PCIE_NOC_1_rlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 RRESP" *)
input wire [1 : 0] CPM_PCIE_NOC_1_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 RVALID" *)
input wire CPM_PCIE_NOC_1_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 RUSER" *)
input wire [16 : 0] CPM_PCIE_NOC_1_ruser;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 WUSER" *)
output wire [16 : 0] CPM_PCIE_NOC_1_wuser;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CPM_PCIE_NOC_1, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 1000000000, ID_WIDTH 16, ADDR_WIDTH 64, AWUSER_WIDTH 18, ARUSER_WIDTH 18, WUSER_WIDTH 17, RUSER_WIDTH 17, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 64, NUM_WRITE_OUTSTANDING 64, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN bd_a532_pspmc_0_0_cpm_pcie_noc_axi1_clk, NUM\
_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, CATEGORY noc, MY_CATEGORY ps_pcie, PHYSICAL_CHANNEL PS_PCIE_TO_NOC_NMU, HD_TANDEM 0, INDEX 1" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CPM_PCIE_NOC_1 WREADY" *)
input wire CPM_PCIE_NOC_1_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:cpm_dma_mgmt:1.0 dma1_mgmt cpl_vld" *)
output wire dma1_mgmt_cpl_vld;
(* X_INTERFACE_INFO = "xilinx.com:interface:cpm_dma_mgmt:1.0 dma1_mgmt req_rdy" *)
output wire dma1_mgmt_req_rdy;
(* X_INTERFACE_INFO = "xilinx.com:interface:cpm_dma_mgmt:1.0 dma1_mgmt cpl_rdy" *)
input wire dma1_mgmt_cpl_rdy;
(* X_INTERFACE_INFO = "xilinx.com:interface:cpm_dma_mgmt:1.0 dma1_mgmt req_vld" *)
input wire dma1_mgmt_req_vld;
(* X_INTERFACE_INFO = "xilinx.com:interface:cpm_dma_mgmt:1.0 dma1_mgmt cpl_sts" *)
output wire [1 : 0] dma1_mgmt_cpl_sts;
(* X_INTERFACE_INFO = "xilinx.com:interface:cpm_dma_mgmt:1.0 dma1_mgmt cpl_dat" *)
output wire [31 : 0] dma1_mgmt_cpl_dat;
(* X_INTERFACE_INFO = "xilinx.com:interface:cpm_dma_mgmt:1.0 dma1_mgmt req_cmd" *)
input wire [1 : 0] dma1_mgmt_req_cmd;
(* X_INTERFACE_INFO = "xilinx.com:interface:cpm_dma_mgmt:1.0 dma1_mgmt req_fnc" *)
input wire [12 : 0] dma1_mgmt_req_fnc;
(* X_INTERFACE_INFO = "xilinx.com:interface:cpm_dma_mgmt:1.0 dma1_mgmt req_msc" *)
input wire [5 : 0] dma1_mgmt_req_msc;
(* X_INTERFACE_INFO = "xilinx.com:interface:cpm_dma_mgmt:1.0 dma1_mgmt req_adr" *)
input wire [31 : 0] dma1_mgmt_req_adr;
(* X_INTERFACE_INFO = "xilinx.com:interface:cpm_dma_mgmt:1.0 dma1_mgmt req_dat" *)
input wire [31 : 0] dma1_mgmt_req_dat;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dma1_st_rx_msg TLAST" *)
output wire dma1_st_rx_msg_tlast;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dma1_st_rx_msg TVALID" *)
output wire dma1_st_rx_msg_tvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dma1_st_rx_msg TREADY" *)
input wire dma1_st_rx_msg_tready;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dma1_st_rx_msg, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 429162384, PHASE 0.0, CLK_DOMAIN bd_a532_pspmc_0_0_pl0_ref_clk, LAYERED_METADATA undef, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dma1_st_rx_msg TDATA" *)
output wire [31 : 0] dma1_st_rx_msg_tdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_0 ready" *)
output wire dma1_c2h_byp_in_mm_0_ready;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_0 sdi" *)
input wire dma1_c2h_byp_in_mm_0_sdi;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_0 valid" *)
input wire dma1_c2h_byp_in_mm_0_valid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_0 error" *)
input wire dma1_c2h_byp_in_mm_0_error;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_0 no_dma" *)
input wire dma1_c2h_byp_in_mm_0_no_dma;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_0 mrkr_req" *)
input wire dma1_c2h_byp_in_mm_0_mrkr_req;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_0 len" *)
input wire [15 : 0] dma1_c2h_byp_in_mm_0_len;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_0 qid" *)
input wire [11 : 0] dma1_c2h_byp_in_mm_0_qid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_0 func" *)
input wire [11 : 0] dma1_c2h_byp_in_mm_0_func;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_0 cidx" *)
input wire [15 : 0] dma1_c2h_byp_in_mm_0_cidx;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_0 radr" *)
input wire [63 : 0] dma1_c2h_byp_in_mm_0_radr;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_0 wadr" *)
input wire [63 : 0] dma1_c2h_byp_in_mm_0_wadr;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_0 port_id" *)
input wire [2 : 0] dma1_c2h_byp_in_mm_0_port_id;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_1 ready" *)
output wire dma1_c2h_byp_in_mm_1_ready;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_1 sdi" *)
input wire dma1_c2h_byp_in_mm_1_sdi;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_1 valid" *)
input wire dma1_c2h_byp_in_mm_1_valid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_1 error" *)
input wire dma1_c2h_byp_in_mm_1_error;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_1 no_dma" *)
input wire dma1_c2h_byp_in_mm_1_no_dma;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_1 mrkr_req" *)
input wire dma1_c2h_byp_in_mm_1_mrkr_req;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_1 len" *)
input wire [15 : 0] dma1_c2h_byp_in_mm_1_len;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_1 qid" *)
input wire [11 : 0] dma1_c2h_byp_in_mm_1_qid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_1 func" *)
input wire [11 : 0] dma1_c2h_byp_in_mm_1_func;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_1 cidx" *)
input wire [15 : 0] dma1_c2h_byp_in_mm_1_cidx;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_1 radr" *)
input wire [63 : 0] dma1_c2h_byp_in_mm_1_radr;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_1 wadr" *)
input wire [63 : 0] dma1_c2h_byp_in_mm_1_wadr;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_mm_1 port_id" *)
input wire [2 : 0] dma1_c2h_byp_in_mm_1_port_id;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_st_csh ready" *)
output wire dma1_c2h_byp_in_st_csh_ready;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_st_csh valid" *)
input wire dma1_c2h_byp_in_st_csh_valid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_st_csh error" *)
input wire dma1_c2h_byp_in_st_csh_error;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_st_csh qid" *)
input wire [11 : 0] dma1_c2h_byp_in_st_csh_qid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_st_csh func" *)
input wire [11 : 0] dma1_c2h_byp_in_st_csh_func;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_st_csh addr" *)
input wire [63 : 0] dma1_c2h_byp_in_st_csh_addr;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_st_csh port_id" *)
input wire [2 : 0] dma1_c2h_byp_in_st_csh_port_id;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_in_st_csh pfch_tag" *)
input wire [6 : 0] dma1_c2h_byp_in_st_csh_pfch_tag;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_out valid" *)
output wire dma1_c2h_byp_out_valid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_out error" *)
output wire dma1_c2h_byp_out_error;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_out st_mm" *)
output wire dma1_c2h_byp_out_st_mm;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_out mm_chn" *)
output wire dma1_c2h_byp_out_mm_chn;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_out ready" *)
input wire dma1_c2h_byp_out_ready;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_out fmt" *)
output wire [2 : 0] dma1_c2h_byp_out_fmt;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_out qid" *)
output wire [11 : 0] dma1_c2h_byp_out_qid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_out dsc" *)
output wire [255 : 0] dma1_c2h_byp_out_dsc;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_out func" *)
output wire [11 : 0] dma1_c2h_byp_out_func;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_out cidx" *)
output wire [15 : 0] dma1_c2h_byp_out_cidx;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_out dsc_sz" *)
output wire [1 : 0] dma1_c2h_byp_out_dsc_sz;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_out port_id" *)
output wire [2 : 0] dma1_c2h_byp_out_port_id;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_c2h_byp_out pfch_tag" *)
output wire [6 : 0] dma1_c2h_byp_out_pfch_tag;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_0 ready" *)
output wire dma1_h2c_byp_in_mm_0_ready;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_0 sdi" *)
input wire dma1_h2c_byp_in_mm_0_sdi;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_0 valid" *)
input wire dma1_h2c_byp_in_mm_0_valid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_0 error" *)
input wire dma1_h2c_byp_in_mm_0_error;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_0 no_dma" *)
input wire dma1_h2c_byp_in_mm_0_no_dma;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_0 mrkr_req" *)
input wire dma1_h2c_byp_in_mm_0_mrkr_req;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_0 len" *)
input wire [15 : 0] dma1_h2c_byp_in_mm_0_len;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_0 qid" *)
input wire [11 : 0] dma1_h2c_byp_in_mm_0_qid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_0 func" *)
input wire [11 : 0] dma1_h2c_byp_in_mm_0_func;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_0 cidx" *)
input wire [15 : 0] dma1_h2c_byp_in_mm_0_cidx;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_0 radr" *)
input wire [63 : 0] dma1_h2c_byp_in_mm_0_radr;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_0 wadr" *)
input wire [63 : 0] dma1_h2c_byp_in_mm_0_wadr;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_0 port_id" *)
input wire [2 : 0] dma1_h2c_byp_in_mm_0_port_id;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_1 ready" *)
output wire dma1_h2c_byp_in_mm_1_ready;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_1 sdi" *)
input wire dma1_h2c_byp_in_mm_1_sdi;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_1 valid" *)
input wire dma1_h2c_byp_in_mm_1_valid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_1 error" *)
input wire dma1_h2c_byp_in_mm_1_error;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_1 no_dma" *)
input wire dma1_h2c_byp_in_mm_1_no_dma;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_1 mrkr_req" *)
input wire dma1_h2c_byp_in_mm_1_mrkr_req;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_1 len" *)
input wire [15 : 0] dma1_h2c_byp_in_mm_1_len;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_1 qid" *)
input wire [11 : 0] dma1_h2c_byp_in_mm_1_qid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_1 func" *)
input wire [11 : 0] dma1_h2c_byp_in_mm_1_func;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_1 cidx" *)
input wire [15 : 0] dma1_h2c_byp_in_mm_1_cidx;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_1 radr" *)
input wire [63 : 0] dma1_h2c_byp_in_mm_1_radr;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_1 wadr" *)
input wire [63 : 0] dma1_h2c_byp_in_mm_1_wadr;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_mm_1 port_id" *)
input wire [2 : 0] dma1_h2c_byp_in_mm_1_port_id;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_st ready" *)
output wire dma1_h2c_byp_in_st_ready;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_st eop" *)
input wire dma1_h2c_byp_in_st_eop;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_st sdi" *)
input wire dma1_h2c_byp_in_st_sdi;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_st sop" *)
input wire dma1_h2c_byp_in_st_sop;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_st valid" *)
input wire dma1_h2c_byp_in_st_valid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_st error" *)
input wire dma1_h2c_byp_in_st_error;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_st no_dma" *)
input wire dma1_h2c_byp_in_st_no_dma;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_st mrkr_req" *)
input wire dma1_h2c_byp_in_st_mrkr_req;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_st len" *)
input wire [15 : 0] dma1_h2c_byp_in_st_len;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_st qid" *)
input wire [11 : 0] dma1_h2c_byp_in_st_qid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_st func" *)
input wire [11 : 0] dma1_h2c_byp_in_st_func;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_st addr" *)
input wire [63 : 0] dma1_h2c_byp_in_st_addr;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_st cidx" *)
input wire [15 : 0] dma1_h2c_byp_in_st_cidx;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_in_st port_id" *)
input wire [2 : 0] dma1_h2c_byp_in_st_port_id;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_out valid" *)
output wire dma1_h2c_byp_out_valid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_out error" *)
output wire dma1_h2c_byp_out_error;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_out st_mm" *)
output wire dma1_h2c_byp_out_st_mm;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_out mm_chn" *)
output wire dma1_h2c_byp_out_mm_chn;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_out ready" *)
input wire dma1_h2c_byp_out_ready;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_out fmt" *)
output wire [2 : 0] dma1_h2c_byp_out_fmt;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_out qid" *)
output wire [11 : 0] dma1_h2c_byp_out_qid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_out dsc" *)
output wire [255 : 0] dma1_h2c_byp_out_dsc;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_out func" *)
output wire [11 : 0] dma1_h2c_byp_out_func;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_out cidx" *)
output wire [15 : 0] dma1_h2c_byp_out_cidx;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_out dsc_sz" *)
output wire [1 : 0] dma1_h2c_byp_out_dsc_sz;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_byp:1.0 dma1_h2c_byp_out port_id" *)
output wire [2 : 0] dma1_h2c_byp_out_port_id;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:axis_c2h_dmawr:1.0 dma1_axis_c2h_dmawr cmp" *)
output wire dma1_axis_c2h_dmawr_cmp;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:axis_c2h_dmawr:1.0 dma1_axis_c2h_dmawr target_vch" *)
output wire dma1_axis_c2h_dmawr_target_vch;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:axis_c2h_dmawr:1.0 dma1_axis_c2h_dmawr port_id" *)
output wire [2 : 0] dma1_axis_c2h_dmawr_port_id;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h:1.0 dma1_s_axis_c2h tready" *)
output wire dma1_s_axis_c2h_tready;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h:1.0 dma1_s_axis_c2h tlast" *)
input wire dma1_s_axis_c2h_tlast;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h:1.0 dma1_s_axis_c2h tvalid" *)
input wire dma1_s_axis_c2h_tvalid;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h:1.0 dma1_s_axis_c2h tcrc" *)
input wire [31 : 0] dma1_s_axis_c2h_tcrc;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h:1.0 dma1_s_axis_c2h tdata" *)
input wire [511 : 0] dma1_s_axis_c2h_tdata;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h:1.0 dma1_s_axis_c2h mty" *)
input wire [5 : 0] dma1_s_axis_c2h_mty;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h:1.0 dma1_s_axis_c2h ecc" *)
input wire [6 : 0] dma1_s_axis_c2h_ecc;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h:1.0 dma1_s_axis_c2h ctrl_marker" *)
input wire dma1_s_axis_c2h_ctrl_marker;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h:1.0 dma1_s_axis_c2h ctrl_has_cmpt" *)
input wire dma1_s_axis_c2h_ctrl_has_cmpt;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h:1.0 dma1_s_axis_c2h ctrl_len" *)
input wire [15 : 0] dma1_s_axis_c2h_ctrl_len;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h:1.0 dma1_s_axis_c2h ctrl_qid" *)
input wire [11 : 0] dma1_s_axis_c2h_ctrl_qid;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h:1.0 dma1_s_axis_c2h ctrl_port_id" *)
input wire [2 : 0] dma1_s_axis_c2h_ctrl_port_id;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h_cmpt:1.0 dma1_s_axis_c2h_cmpt marker" *)
input wire dma1_s_axis_c2h_cmpt_marker;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h_cmpt:1.0 dma1_s_axis_c2h_cmpt user_trig" *)
input wire dma1_s_axis_c2h_cmpt_user_trig;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h_cmpt:1.0 dma1_s_axis_c2h_cmpt size" *)
input wire [1 : 0] dma1_s_axis_c2h_cmpt_size;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h_cmpt:1.0 dma1_s_axis_c2h_cmpt qid" *)
input wire [12 : 0] dma1_s_axis_c2h_cmpt_qid;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h_cmpt:1.0 dma1_s_axis_c2h_cmpt no_wrb_marker" *)
input wire dma1_s_axis_c2h_cmpt_no_wrb_marker;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h_cmpt:1.0 dma1_s_axis_c2h_cmpt port_id" *)
input wire [2 : 0] dma1_s_axis_c2h_cmpt_port_id;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h_cmpt:1.0 dma1_s_axis_c2h_cmpt col_idx" *)
input wire [2 : 0] dma1_s_axis_c2h_cmpt_col_idx;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h_cmpt:1.0 dma1_s_axis_c2h_cmpt err_idx" *)
input wire [2 : 0] dma1_s_axis_c2h_cmpt_err_idx;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h_cmpt:1.0 dma1_s_axis_c2h_cmpt wait_pld_pkt_id" *)
input wire [15 : 0] dma1_s_axis_c2h_cmpt_wait_pld_pkt_id;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h_cmpt:1.0 dma1_s_axis_c2h_cmpt tready" *)
output wire dma1_s_axis_c2h_cmpt_tready;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h_cmpt:1.0 dma1_s_axis_c2h_cmpt tvalid" *)
input wire dma1_s_axis_c2h_cmpt_tvalid;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h_cmpt:1.0 dma1_s_axis_c2h_cmpt dpar" *)
input wire [15 : 0] dma1_s_axis_c2h_cmpt_dpar;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h_cmpt:1.0 dma1_s_axis_c2h_cmpt data" *)
input wire [511 : 0] dma1_s_axis_c2h_cmpt_data;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:s_axis_c2h_cmpt:1.0 dma1_s_axis_c2h_cmpt cmpt_type" *)
input wire [1 : 0] dma1_s_axis_c2h_cmpt_cmpt_type;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:m_axis_h2c:1.0 dma1_m_axis_h2c tlast" *)
output wire dma1_m_axis_h2c_tlast;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:m_axis_h2c:1.0 dma1_m_axis_h2c err" *)
output wire dma1_m_axis_h2c_err;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:m_axis_h2c:1.0 dma1_m_axis_h2c tvalid" *)
output wire dma1_m_axis_h2c_tvalid;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:m_axis_h2c:1.0 dma1_m_axis_h2c tdata" *)
output wire [511 : 0] dma1_m_axis_h2c_tdata;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:m_axis_h2c:1.0 dma1_m_axis_h2c zero_byte" *)
output wire dma1_m_axis_h2c_zero_byte;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:m_axis_h2c:1.0 dma1_m_axis_h2c tready" *)
input wire dma1_m_axis_h2c_tready;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:m_axis_h2c:1.0 dma1_m_axis_h2c tcrc" *)
output wire [31 : 0] dma1_m_axis_h2c_tcrc;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:m_axis_h2c:1.0 dma1_m_axis_h2c mty" *)
output wire [5 : 0] dma1_m_axis_h2c_mty;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:m_axis_h2c:1.0 dma1_m_axis_h2c qid" *)
output wire [11 : 0] dma1_m_axis_h2c_qid;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:m_axis_h2c:1.0 dma1_m_axis_h2c mdata" *)
output wire [31 : 0] dma1_m_axis_h2c_mdata;
(* X_INTERFACE_INFO = "xilinx.com:display_eqdma:m_axis_h2c:1.0 dma1_m_axis_h2c port_id" *)
output wire [2 : 0] dma1_m_axis_h2c_port_id;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_c2h_status:1.0 dma1_axis_c2h_status last" *)
output wire dma1_axis_c2h_status_last;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_c2h_status:1.0 dma1_axis_c2h_status drop" *)
output wire dma1_axis_c2h_status_drop;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_c2h_status:1.0 dma1_axis_c2h_status error" *)
output wire dma1_axis_c2h_status_error;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_c2h_status:1.0 dma1_axis_c2h_status valid" *)
output wire dma1_axis_c2h_status_valid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_c2h_status:1.0 dma1_axis_c2h_status status_cmp" *)
output wire dma1_axis_c2h_status_status_cmp;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_c2h_status:1.0 dma1_axis_c2h_status qid" *)
output wire [11 : 0] dma1_axis_c2h_status_qid;
(* X_INTERFACE_INFO = "xilinx.com:interface:eqdma_qsts:1.0 dma1_qsts_out vld" *)
output wire dma1_qsts_out_vld;
(* X_INTERFACE_INFO = "xilinx.com:interface:eqdma_qsts:1.0 dma1_qsts_out op" *)
output wire [7 : 0] dma1_qsts_out_op;
(* X_INTERFACE_INFO = "xilinx.com:interface:eqdma_qsts:1.0 dma1_qsts_out rdy" *)
input wire dma1_qsts_out_rdy;
(* X_INTERFACE_INFO = "xilinx.com:interface:eqdma_qsts:1.0 dma1_qsts_out qid" *)
output wire [12 : 0] dma1_qsts_out_qid;
(* X_INTERFACE_INFO = "xilinx.com:interface:eqdma_qsts:1.0 dma1_qsts_out data" *)
output wire [63 : 0] dma1_qsts_out_data;
(* X_INTERFACE_INFO = "xilinx.com:interface:eqdma_qsts:1.0 dma1_qsts_out port_id" *)
output wire [2 : 0] dma1_qsts_out_port_id;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_crdt_in:1.0 dma1_dsc_crdt_in rdy" *)
output wire dma1_dsc_crdt_in_rdy;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_crdt_in:1.0 dma1_dsc_crdt_in dir" *)
input wire dma1_dsc_crdt_in_dir;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_crdt_in:1.0 dma1_dsc_crdt_in valid" *)
input wire dma1_dsc_crdt_in_valid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_crdt_in:1.0 dma1_dsc_crdt_in fence" *)
input wire dma1_dsc_crdt_in_fence;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_crdt_in:1.0 dma1_dsc_crdt_in qid" *)
input wire [11 : 0] dma1_dsc_crdt_in_qid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_dsc_crdt_in:1.0 dma1_dsc_crdt_in crdt" *)
input wire [15 : 0] dma1_dsc_crdt_in_crdt;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_usr_irq:1.0 dma1_usr_irq ack" *)
output wire dma1_usr_irq_ack;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_usr_irq:1.0 dma1_usr_irq fail" *)
output wire dma1_usr_irq_fail;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_usr_irq:1.0 dma1_usr_irq valid" *)
input wire dma1_usr_irq_valid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_usr_irq:1.0 dma1_usr_irq vec" *)
input wire [10 : 0] dma1_usr_irq_vec;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_usr_irq:1.0 dma1_usr_irq fnc" *)
input wire [12 : 0] dma1_usr_irq_fnc;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_tm_dsc_sts:1.0 dma1_tm_dsc_sts mm" *)
output wire dma1_tm_dsc_sts_mm;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_tm_dsc_sts:1.0 dma1_tm_dsc_sts qen" *)
output wire dma1_tm_dsc_sts_qen;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_tm_dsc_sts:1.0 dma1_tm_dsc_sts byp" *)
output wire dma1_tm_dsc_sts_byp;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_tm_dsc_sts:1.0 dma1_tm_dsc_sts dir" *)
output wire dma1_tm_dsc_sts_dir;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_tm_dsc_sts:1.0 dma1_tm_dsc_sts error" *)
output wire dma1_tm_dsc_sts_error;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_tm_dsc_sts:1.0 dma1_tm_dsc_sts valid" *)
output wire dma1_tm_dsc_sts_valid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_tm_dsc_sts:1.0 dma1_tm_dsc_sts qinv" *)
output wire dma1_tm_dsc_sts_qinv;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_tm_dsc_sts:1.0 dma1_tm_dsc_sts irq_arm" *)
output wire dma1_tm_dsc_sts_irq_arm;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_tm_dsc_sts:1.0 dma1_tm_dsc_sts rdy" *)
input wire dma1_tm_dsc_sts_rdy;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_tm_dsc_sts:1.0 dma1_tm_dsc_sts qid" *)
output wire [11 : 0] dma1_tm_dsc_sts_qid;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_tm_dsc_sts:1.0 dma1_tm_dsc_sts avl" *)
output wire [15 : 0] dma1_tm_dsc_sts_avl;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_tm_dsc_sts:1.0 dma1_tm_dsc_sts pidx" *)
output wire [15 : 0] dma1_tm_dsc_sts_pidx;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_tm_dsc_sts:1.0 dma1_tm_dsc_sts port_id" *)
output wire [2 : 0] dma1_tm_dsc_sts_port_id;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_usr_flr:1.0 dma1_usr_flr set" *)
output wire dma1_usr_flr_set;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_usr_flr:1.0 dma1_usr_flr clear" *)
output wire dma1_usr_flr_clear;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_usr_flr:1.0 dma1_usr_flr fnc" *)
output wire [12 : 0] dma1_usr_flr_fnc;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_usr_flr:1.0 dma1_usr_flr done_vld" *)
input wire dma1_usr_flr_done_vld;
(* X_INTERFACE_INFO = "xilinx.com:interface:qdma_usr_flr:1.0 dma1_usr_flr done_fnc" *)
input wire [12 : 0] dma1_usr_flr_done_fnc;
(* X_INTERFACE_INFO = "xilinx.com:interface:gt:1.0 PCIE1_GT GRX_N" *)
input wire [7 : 0] PCIE1_GT_grx_n;
(* X_INTERFACE_INFO = "xilinx.com:interface:gt:1.0 PCIE1_GT GTX_N" *)
output wire [7 : 0] PCIE1_GT_gtx_n;
(* X_INTERFACE_INFO = "xilinx.com:interface:gt:1.0 PCIE1_GT GRX_P" *)
input wire [7 : 0] PCIE1_GT_grx_p;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PCIE1_GT, CAN_DEBUG false" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:gt:1.0 PCIE1_GT GTX_P" *)
output wire [7 : 0] PCIE1_GT_gtx_p;
(* X_INTERFACE_INFO = "xilinx.com:interface:diff_clock:1.0 gt_refclk1 CLK_N" *)
input wire gt_refclk1_clk_n;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME gt_refclk1, CAN_DEBUG false, FREQ_HZ 100000000" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:diff_clock:1.0 gt_refclk1 CLK_P" *)
input wire gt_refclk1_clk_p;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep TX_0" *)
output wire [41 : 0] pcie1_pipe_ep_tx_0;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep RX_0" *)
input wire [41 : 0] pcie1_pipe_ep_rx_0;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep TX_1" *)
output wire [41 : 0] pcie1_pipe_ep_tx_1;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep RX_1" *)
input wire [41 : 0] pcie1_pipe_ep_rx_1;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep TX_2" *)
output wire [41 : 0] pcie1_pipe_ep_tx_2;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep RX_2" *)
input wire [41 : 0] pcie1_pipe_ep_rx_2;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep TX_3" *)
output wire [41 : 0] pcie1_pipe_ep_tx_3;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep RX_3" *)
input wire [41 : 0] pcie1_pipe_ep_rx_3;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep TX_4" *)
output wire [41 : 0] pcie1_pipe_ep_tx_4;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep RX_4" *)
input wire [41 : 0] pcie1_pipe_ep_rx_4;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep TX_5" *)
output wire [41 : 0] pcie1_pipe_ep_tx_5;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep RX_5" *)
input wire [41 : 0] pcie1_pipe_ep_rx_5;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep TX_6" *)
output wire [41 : 0] pcie1_pipe_ep_tx_6;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep RX_6" *)
input wire [41 : 0] pcie1_pipe_ep_rx_6;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep TX_7" *)
output wire [41 : 0] pcie1_pipe_ep_tx_7;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep RX_7" *)
input wire [41 : 0] pcie1_pipe_ep_rx_7;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep TX_8" *)
output wire [41 : 0] pcie1_pipe_ep_tx_8;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep RX_8" *)
input wire [41 : 0] pcie1_pipe_ep_rx_8;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep TX_9" *)
output wire [41 : 0] pcie1_pipe_ep_tx_9;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep RX_9" *)
input wire [41 : 0] pcie1_pipe_ep_rx_9;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep TX_10" *)
output wire [41 : 0] pcie1_pipe_ep_tx_10;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep RX_10" *)
input wire [41 : 0] pcie1_pipe_ep_rx_10;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep TX_11" *)
output wire [41 : 0] pcie1_pipe_ep_tx_11;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep RX_11" *)
input wire [41 : 0] pcie1_pipe_ep_rx_11;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep TX_12" *)
output wire [41 : 0] pcie1_pipe_ep_tx_12;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep RX_12" *)
input wire [41 : 0] pcie1_pipe_ep_rx_12;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep TX_13" *)
output wire [41 : 0] pcie1_pipe_ep_tx_13;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep RX_13" *)
input wire [41 : 0] pcie1_pipe_ep_rx_13;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep TX_14" *)
output wire [41 : 0] pcie1_pipe_ep_tx_14;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep RX_14" *)
input wire [41 : 0] pcie1_pipe_ep_rx_14;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep TX_15" *)
output wire [41 : 0] pcie1_pipe_ep_tx_15;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep RX_15" *)
input wire [41 : 0] pcie1_pipe_ep_rx_15;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep COMMANDS_IN" *)
input wire [13 : 0] pcie1_pipe_ep_commands_in;
(* X_INTERFACE_INFO = "xilinx.com:interface:pcie_ext_pipe:1.0 pcie1_pipe_ep COMMANDS_OUT" *)
output wire [13 : 0] pcie1_pipe_ep_commands_out;

  bd_a532 inst (
    .pl0_ref_clk(pl0_ref_clk),
    .pl1_ref_clk(pl1_ref_clk),
    .pl0_resetn(pl0_resetn),
    .m_axi_fpd_aclk(m_axi_fpd_aclk),
    .cpm_pcie_noc_axi0_clk(cpm_pcie_noc_axi0_clk),
    .cpm_pcie_noc_axi1_clk(cpm_pcie_noc_axi1_clk),
    .dma1_intrfc_clk(dma1_intrfc_clk),
    .cpm_misc_irq(cpm_misc_irq),
    .cpm_cor_irq(cpm_cor_irq),
    .cpm_uncor_irq(cpm_uncor_irq),
    .cpm_irq0(cpm_irq0),
    .cpm_irq1(cpm_irq1),
    .dma1_axi_aresetn(dma1_axi_aresetn),
    .dma1_intrfc_resetn(dma1_intrfc_resetn),
    .M_AXI_FPD_awid(M_AXI_FPD_awid),
    .M_AXI_FPD_awaddr(M_AXI_FPD_awaddr),
    .M_AXI_FPD_awlen(M_AXI_FPD_awlen),
    .M_AXI_FPD_awsize(M_AXI_FPD_awsize),
    .M_AXI_FPD_awburst(M_AXI_FPD_awburst),
    .M_AXI_FPD_awlock(M_AXI_FPD_awlock),
    .M_AXI_FPD_awcache(M_AXI_FPD_awcache),
    .M_AXI_FPD_awprot(M_AXI_FPD_awprot),
    .M_AXI_FPD_awvalid(M_AXI_FPD_awvalid),
    .M_AXI_FPD_awuser(M_AXI_FPD_awuser),
    .M_AXI_FPD_awready(M_AXI_FPD_awready),
    .M_AXI_FPD_wlast(M_AXI_FPD_wlast),
    .M_AXI_FPD_wvalid(M_AXI_FPD_wvalid),
    .M_AXI_FPD_wready(M_AXI_FPD_wready),
    .M_AXI_FPD_bid(M_AXI_FPD_bid),
    .M_AXI_FPD_bresp(M_AXI_FPD_bresp),
    .M_AXI_FPD_bvalid(M_AXI_FPD_bvalid),
    .M_AXI_FPD_bready(M_AXI_FPD_bready),
    .M_AXI_FPD_arid(M_AXI_FPD_arid),
    .M_AXI_FPD_araddr(M_AXI_FPD_araddr),
    .M_AXI_FPD_arlen(M_AXI_FPD_arlen),
    .M_AXI_FPD_arsize(M_AXI_FPD_arsize),
    .M_AXI_FPD_arburst(M_AXI_FPD_arburst),
    .M_AXI_FPD_arlock(M_AXI_FPD_arlock),
    .M_AXI_FPD_arcache(M_AXI_FPD_arcache),
    .M_AXI_FPD_arprot(M_AXI_FPD_arprot),
    .M_AXI_FPD_arvalid(M_AXI_FPD_arvalid),
    .M_AXI_FPD_aruser(M_AXI_FPD_aruser),
    .M_AXI_FPD_arready(M_AXI_FPD_arready),
    .M_AXI_FPD_rid(M_AXI_FPD_rid),
    .M_AXI_FPD_rresp(M_AXI_FPD_rresp),
    .M_AXI_FPD_rlast(M_AXI_FPD_rlast),
    .M_AXI_FPD_rvalid(M_AXI_FPD_rvalid),
    .M_AXI_FPD_rready(M_AXI_FPD_rready),
    .M_AXI_FPD_awqos(M_AXI_FPD_awqos),
    .M_AXI_FPD_arqos(M_AXI_FPD_arqos),
    .M_AXI_FPD_wdata(M_AXI_FPD_wdata),
    .M_AXI_FPD_wstrb(M_AXI_FPD_wstrb),
    .M_AXI_FPD_rdata(M_AXI_FPD_rdata),
    .CPM_PCIE_NOC_0_araddr(CPM_PCIE_NOC_0_araddr),
    .CPM_PCIE_NOC_0_arburst(CPM_PCIE_NOC_0_arburst),
    .CPM_PCIE_NOC_0_arcache(CPM_PCIE_NOC_0_arcache),
    .CPM_PCIE_NOC_0_arid(CPM_PCIE_NOC_0_arid),
    .CPM_PCIE_NOC_0_arlen(CPM_PCIE_NOC_0_arlen),
    .CPM_PCIE_NOC_0_arlock(CPM_PCIE_NOC_0_arlock),
    .CPM_PCIE_NOC_0_arprot(CPM_PCIE_NOC_0_arprot),
    .CPM_PCIE_NOC_0_arqos(CPM_PCIE_NOC_0_arqos),
    .CPM_PCIE_NOC_0_arsize(CPM_PCIE_NOC_0_arsize),
    .CPM_PCIE_NOC_0_aruser(CPM_PCIE_NOC_0_aruser),
    .CPM_PCIE_NOC_0_arvalid(CPM_PCIE_NOC_0_arvalid),
    .CPM_PCIE_NOC_0_awaddr(CPM_PCIE_NOC_0_awaddr),
    .CPM_PCIE_NOC_0_awburst(CPM_PCIE_NOC_0_awburst),
    .CPM_PCIE_NOC_0_awcache(CPM_PCIE_NOC_0_awcache),
    .CPM_PCIE_NOC_0_awid(CPM_PCIE_NOC_0_awid),
    .CPM_PCIE_NOC_0_awlen(CPM_PCIE_NOC_0_awlen),
    .CPM_PCIE_NOC_0_awlock(CPM_PCIE_NOC_0_awlock),
    .CPM_PCIE_NOC_0_awprot(CPM_PCIE_NOC_0_awprot),
    .CPM_PCIE_NOC_0_awqos(CPM_PCIE_NOC_0_awqos),
    .CPM_PCIE_NOC_0_awsize(CPM_PCIE_NOC_0_awsize),
    .CPM_PCIE_NOC_0_awuser(CPM_PCIE_NOC_0_awuser),
    .CPM_PCIE_NOC_0_awvalid(CPM_PCIE_NOC_0_awvalid),
    .CPM_PCIE_NOC_0_bready(CPM_PCIE_NOC_0_bready),
    .CPM_PCIE_NOC_0_rready(CPM_PCIE_NOC_0_rready),
    .CPM_PCIE_NOC_0_wdata(CPM_PCIE_NOC_0_wdata),
    .CPM_PCIE_NOC_0_wlast(CPM_PCIE_NOC_0_wlast),
    .CPM_PCIE_NOC_0_wstrb(CPM_PCIE_NOC_0_wstrb),
    .CPM_PCIE_NOC_0_wvalid(CPM_PCIE_NOC_0_wvalid),
    .CPM_PCIE_NOC_0_arready(CPM_PCIE_NOC_0_arready),
    .CPM_PCIE_NOC_0_awready(CPM_PCIE_NOC_0_awready),
    .CPM_PCIE_NOC_0_bid(CPM_PCIE_NOC_0_bid),
    .CPM_PCIE_NOC_0_bresp(CPM_PCIE_NOC_0_bresp),
    .CPM_PCIE_NOC_0_bvalid(CPM_PCIE_NOC_0_bvalid),
    .CPM_PCIE_NOC_0_rdata(CPM_PCIE_NOC_0_rdata),
    .CPM_PCIE_NOC_0_rid(CPM_PCIE_NOC_0_rid),
    .CPM_PCIE_NOC_0_rlast(CPM_PCIE_NOC_0_rlast),
    .CPM_PCIE_NOC_0_rresp(CPM_PCIE_NOC_0_rresp),
    .CPM_PCIE_NOC_0_rvalid(CPM_PCIE_NOC_0_rvalid),
    .CPM_PCIE_NOC_0_ruser(CPM_PCIE_NOC_0_ruser),
    .CPM_PCIE_NOC_0_wuser(CPM_PCIE_NOC_0_wuser),
    .CPM_PCIE_NOC_0_wready(CPM_PCIE_NOC_0_wready),
    .CPM_PCIE_NOC_1_araddr(CPM_PCIE_NOC_1_araddr),
    .CPM_PCIE_NOC_1_arburst(CPM_PCIE_NOC_1_arburst),
    .CPM_PCIE_NOC_1_arcache(CPM_PCIE_NOC_1_arcache),
    .CPM_PCIE_NOC_1_arid(CPM_PCIE_NOC_1_arid),
    .CPM_PCIE_NOC_1_arlen(CPM_PCIE_NOC_1_arlen),
    .CPM_PCIE_NOC_1_arlock(CPM_PCIE_NOC_1_arlock),
    .CPM_PCIE_NOC_1_arprot(CPM_PCIE_NOC_1_arprot),
    .CPM_PCIE_NOC_1_arqos(CPM_PCIE_NOC_1_arqos),
    .CPM_PCIE_NOC_1_arsize(CPM_PCIE_NOC_1_arsize),
    .CPM_PCIE_NOC_1_aruser(CPM_PCIE_NOC_1_aruser),
    .CPM_PCIE_NOC_1_arvalid(CPM_PCIE_NOC_1_arvalid),
    .CPM_PCIE_NOC_1_awaddr(CPM_PCIE_NOC_1_awaddr),
    .CPM_PCIE_NOC_1_awburst(CPM_PCIE_NOC_1_awburst),
    .CPM_PCIE_NOC_1_awcache(CPM_PCIE_NOC_1_awcache),
    .CPM_PCIE_NOC_1_awid(CPM_PCIE_NOC_1_awid),
    .CPM_PCIE_NOC_1_awlen(CPM_PCIE_NOC_1_awlen),
    .CPM_PCIE_NOC_1_awlock(CPM_PCIE_NOC_1_awlock),
    .CPM_PCIE_NOC_1_awprot(CPM_PCIE_NOC_1_awprot),
    .CPM_PCIE_NOC_1_awqos(CPM_PCIE_NOC_1_awqos),
    .CPM_PCIE_NOC_1_awsize(CPM_PCIE_NOC_1_awsize),
    .CPM_PCIE_NOC_1_awuser(CPM_PCIE_NOC_1_awuser),
    .CPM_PCIE_NOC_1_awvalid(CPM_PCIE_NOC_1_awvalid),
    .CPM_PCIE_NOC_1_bready(CPM_PCIE_NOC_1_bready),
    .CPM_PCIE_NOC_1_rready(CPM_PCIE_NOC_1_rready),
    .CPM_PCIE_NOC_1_wdata(CPM_PCIE_NOC_1_wdata),
    .CPM_PCIE_NOC_1_wlast(CPM_PCIE_NOC_1_wlast),
    .CPM_PCIE_NOC_1_wstrb(CPM_PCIE_NOC_1_wstrb),
    .CPM_PCIE_NOC_1_wvalid(CPM_PCIE_NOC_1_wvalid),
    .CPM_PCIE_NOC_1_arready(CPM_PCIE_NOC_1_arready),
    .CPM_PCIE_NOC_1_awready(CPM_PCIE_NOC_1_awready),
    .CPM_PCIE_NOC_1_bid(CPM_PCIE_NOC_1_bid),
    .CPM_PCIE_NOC_1_bresp(CPM_PCIE_NOC_1_bresp),
    .CPM_PCIE_NOC_1_bvalid(CPM_PCIE_NOC_1_bvalid),
    .CPM_PCIE_NOC_1_rdata(CPM_PCIE_NOC_1_rdata),
    .CPM_PCIE_NOC_1_rid(CPM_PCIE_NOC_1_rid),
    .CPM_PCIE_NOC_1_rlast(CPM_PCIE_NOC_1_rlast),
    .CPM_PCIE_NOC_1_rresp(CPM_PCIE_NOC_1_rresp),
    .CPM_PCIE_NOC_1_rvalid(CPM_PCIE_NOC_1_rvalid),
    .CPM_PCIE_NOC_1_ruser(CPM_PCIE_NOC_1_ruser),
    .CPM_PCIE_NOC_1_wuser(CPM_PCIE_NOC_1_wuser),
    .CPM_PCIE_NOC_1_wready(CPM_PCIE_NOC_1_wready),
    .dma1_mgmt_cpl_vld(dma1_mgmt_cpl_vld),
    .dma1_mgmt_req_rdy(dma1_mgmt_req_rdy),
    .dma1_mgmt_cpl_rdy(dma1_mgmt_cpl_rdy),
    .dma1_mgmt_req_vld(dma1_mgmt_req_vld),
    .dma1_mgmt_cpl_sts(dma1_mgmt_cpl_sts),
    .dma1_mgmt_cpl_dat(dma1_mgmt_cpl_dat),
    .dma1_mgmt_req_cmd(dma1_mgmt_req_cmd),
    .dma1_mgmt_req_fnc(dma1_mgmt_req_fnc),
    .dma1_mgmt_req_msc(dma1_mgmt_req_msc),
    .dma1_mgmt_req_adr(dma1_mgmt_req_adr),
    .dma1_mgmt_req_dat(dma1_mgmt_req_dat),
    .dma1_st_rx_msg_tlast(dma1_st_rx_msg_tlast),
    .dma1_st_rx_msg_tvalid(dma1_st_rx_msg_tvalid),
    .dma1_st_rx_msg_tready(dma1_st_rx_msg_tready),
    .dma1_st_rx_msg_tdata(dma1_st_rx_msg_tdata),
    .dma1_c2h_byp_in_mm_0_ready(dma1_c2h_byp_in_mm_0_ready),
    .dma1_c2h_byp_in_mm_0_sdi(dma1_c2h_byp_in_mm_0_sdi),
    .dma1_c2h_byp_in_mm_0_valid(dma1_c2h_byp_in_mm_0_valid),
    .dma1_c2h_byp_in_mm_0_error(dma1_c2h_byp_in_mm_0_error),
    .dma1_c2h_byp_in_mm_0_no_dma(dma1_c2h_byp_in_mm_0_no_dma),
    .dma1_c2h_byp_in_mm_0_mrkr_req(dma1_c2h_byp_in_mm_0_mrkr_req),
    .dma1_c2h_byp_in_mm_0_len(dma1_c2h_byp_in_mm_0_len),
    .dma1_c2h_byp_in_mm_0_qid(dma1_c2h_byp_in_mm_0_qid),
    .dma1_c2h_byp_in_mm_0_func(dma1_c2h_byp_in_mm_0_func),
    .dma1_c2h_byp_in_mm_0_cidx(dma1_c2h_byp_in_mm_0_cidx),
    .dma1_c2h_byp_in_mm_0_radr(dma1_c2h_byp_in_mm_0_radr),
    .dma1_c2h_byp_in_mm_0_wadr(dma1_c2h_byp_in_mm_0_wadr),
    .dma1_c2h_byp_in_mm_0_port_id(dma1_c2h_byp_in_mm_0_port_id),
    .dma1_c2h_byp_in_mm_1_ready(dma1_c2h_byp_in_mm_1_ready),
    .dma1_c2h_byp_in_mm_1_sdi(dma1_c2h_byp_in_mm_1_sdi),
    .dma1_c2h_byp_in_mm_1_valid(dma1_c2h_byp_in_mm_1_valid),
    .dma1_c2h_byp_in_mm_1_error(dma1_c2h_byp_in_mm_1_error),
    .dma1_c2h_byp_in_mm_1_no_dma(dma1_c2h_byp_in_mm_1_no_dma),
    .dma1_c2h_byp_in_mm_1_mrkr_req(dma1_c2h_byp_in_mm_1_mrkr_req),
    .dma1_c2h_byp_in_mm_1_len(dma1_c2h_byp_in_mm_1_len),
    .dma1_c2h_byp_in_mm_1_qid(dma1_c2h_byp_in_mm_1_qid),
    .dma1_c2h_byp_in_mm_1_func(dma1_c2h_byp_in_mm_1_func),
    .dma1_c2h_byp_in_mm_1_cidx(dma1_c2h_byp_in_mm_1_cidx),
    .dma1_c2h_byp_in_mm_1_radr(dma1_c2h_byp_in_mm_1_radr),
    .dma1_c2h_byp_in_mm_1_wadr(dma1_c2h_byp_in_mm_1_wadr),
    .dma1_c2h_byp_in_mm_1_port_id(dma1_c2h_byp_in_mm_1_port_id),
    .dma1_c2h_byp_in_st_csh_ready(dma1_c2h_byp_in_st_csh_ready),
    .dma1_c2h_byp_in_st_csh_valid(dma1_c2h_byp_in_st_csh_valid),
    .dma1_c2h_byp_in_st_csh_error(dma1_c2h_byp_in_st_csh_error),
    .dma1_c2h_byp_in_st_csh_qid(dma1_c2h_byp_in_st_csh_qid),
    .dma1_c2h_byp_in_st_csh_func(dma1_c2h_byp_in_st_csh_func),
    .dma1_c2h_byp_in_st_csh_addr(dma1_c2h_byp_in_st_csh_addr),
    .dma1_c2h_byp_in_st_csh_port_id(dma1_c2h_byp_in_st_csh_port_id),
    .dma1_c2h_byp_in_st_csh_pfch_tag(dma1_c2h_byp_in_st_csh_pfch_tag),
    .dma1_c2h_byp_out_valid(dma1_c2h_byp_out_valid),
    .dma1_c2h_byp_out_error(dma1_c2h_byp_out_error),
    .dma1_c2h_byp_out_st_mm(dma1_c2h_byp_out_st_mm),
    .dma1_c2h_byp_out_mm_chn(dma1_c2h_byp_out_mm_chn),
    .dma1_c2h_byp_out_ready(dma1_c2h_byp_out_ready),
    .dma1_c2h_byp_out_fmt(dma1_c2h_byp_out_fmt),
    .dma1_c2h_byp_out_qid(dma1_c2h_byp_out_qid),
    .dma1_c2h_byp_out_dsc(dma1_c2h_byp_out_dsc),
    .dma1_c2h_byp_out_func(dma1_c2h_byp_out_func),
    .dma1_c2h_byp_out_cidx(dma1_c2h_byp_out_cidx),
    .dma1_c2h_byp_out_dsc_sz(dma1_c2h_byp_out_dsc_sz),
    .dma1_c2h_byp_out_port_id(dma1_c2h_byp_out_port_id),
    .dma1_c2h_byp_out_pfch_tag(dma1_c2h_byp_out_pfch_tag),
    .dma1_h2c_byp_in_mm_0_ready(dma1_h2c_byp_in_mm_0_ready),
    .dma1_h2c_byp_in_mm_0_sdi(dma1_h2c_byp_in_mm_0_sdi),
    .dma1_h2c_byp_in_mm_0_valid(dma1_h2c_byp_in_mm_0_valid),
    .dma1_h2c_byp_in_mm_0_error(dma1_h2c_byp_in_mm_0_error),
    .dma1_h2c_byp_in_mm_0_no_dma(dma1_h2c_byp_in_mm_0_no_dma),
    .dma1_h2c_byp_in_mm_0_mrkr_req(dma1_h2c_byp_in_mm_0_mrkr_req),
    .dma1_h2c_byp_in_mm_0_len(dma1_h2c_byp_in_mm_0_len),
    .dma1_h2c_byp_in_mm_0_qid(dma1_h2c_byp_in_mm_0_qid),
    .dma1_h2c_byp_in_mm_0_func(dma1_h2c_byp_in_mm_0_func),
    .dma1_h2c_byp_in_mm_0_cidx(dma1_h2c_byp_in_mm_0_cidx),
    .dma1_h2c_byp_in_mm_0_radr(dma1_h2c_byp_in_mm_0_radr),
    .dma1_h2c_byp_in_mm_0_wadr(dma1_h2c_byp_in_mm_0_wadr),
    .dma1_h2c_byp_in_mm_0_port_id(dma1_h2c_byp_in_mm_0_port_id),
    .dma1_h2c_byp_in_mm_1_ready(dma1_h2c_byp_in_mm_1_ready),
    .dma1_h2c_byp_in_mm_1_sdi(dma1_h2c_byp_in_mm_1_sdi),
    .dma1_h2c_byp_in_mm_1_valid(dma1_h2c_byp_in_mm_1_valid),
    .dma1_h2c_byp_in_mm_1_error(dma1_h2c_byp_in_mm_1_error),
    .dma1_h2c_byp_in_mm_1_no_dma(dma1_h2c_byp_in_mm_1_no_dma),
    .dma1_h2c_byp_in_mm_1_mrkr_req(dma1_h2c_byp_in_mm_1_mrkr_req),
    .dma1_h2c_byp_in_mm_1_len(dma1_h2c_byp_in_mm_1_len),
    .dma1_h2c_byp_in_mm_1_qid(dma1_h2c_byp_in_mm_1_qid),
    .dma1_h2c_byp_in_mm_1_func(dma1_h2c_byp_in_mm_1_func),
    .dma1_h2c_byp_in_mm_1_cidx(dma1_h2c_byp_in_mm_1_cidx),
    .dma1_h2c_byp_in_mm_1_radr(dma1_h2c_byp_in_mm_1_radr),
    .dma1_h2c_byp_in_mm_1_wadr(dma1_h2c_byp_in_mm_1_wadr),
    .dma1_h2c_byp_in_mm_1_port_id(dma1_h2c_byp_in_mm_1_port_id),
    .dma1_h2c_byp_in_st_ready(dma1_h2c_byp_in_st_ready),
    .dma1_h2c_byp_in_st_eop(dma1_h2c_byp_in_st_eop),
    .dma1_h2c_byp_in_st_sdi(dma1_h2c_byp_in_st_sdi),
    .dma1_h2c_byp_in_st_sop(dma1_h2c_byp_in_st_sop),
    .dma1_h2c_byp_in_st_valid(dma1_h2c_byp_in_st_valid),
    .dma1_h2c_byp_in_st_error(dma1_h2c_byp_in_st_error),
    .dma1_h2c_byp_in_st_no_dma(dma1_h2c_byp_in_st_no_dma),
    .dma1_h2c_byp_in_st_mrkr_req(dma1_h2c_byp_in_st_mrkr_req),
    .dma1_h2c_byp_in_st_len(dma1_h2c_byp_in_st_len),
    .dma1_h2c_byp_in_st_qid(dma1_h2c_byp_in_st_qid),
    .dma1_h2c_byp_in_st_func(dma1_h2c_byp_in_st_func),
    .dma1_h2c_byp_in_st_addr(dma1_h2c_byp_in_st_addr),
    .dma1_h2c_byp_in_st_cidx(dma1_h2c_byp_in_st_cidx),
    .dma1_h2c_byp_in_st_port_id(dma1_h2c_byp_in_st_port_id),
    .dma1_h2c_byp_out_valid(dma1_h2c_byp_out_valid),
    .dma1_h2c_byp_out_error(dma1_h2c_byp_out_error),
    .dma1_h2c_byp_out_st_mm(dma1_h2c_byp_out_st_mm),
    .dma1_h2c_byp_out_mm_chn(dma1_h2c_byp_out_mm_chn),
    .dma1_h2c_byp_out_ready(dma1_h2c_byp_out_ready),
    .dma1_h2c_byp_out_fmt(dma1_h2c_byp_out_fmt),
    .dma1_h2c_byp_out_qid(dma1_h2c_byp_out_qid),
    .dma1_h2c_byp_out_dsc(dma1_h2c_byp_out_dsc),
    .dma1_h2c_byp_out_func(dma1_h2c_byp_out_func),
    .dma1_h2c_byp_out_cidx(dma1_h2c_byp_out_cidx),
    .dma1_h2c_byp_out_dsc_sz(dma1_h2c_byp_out_dsc_sz),
    .dma1_h2c_byp_out_port_id(dma1_h2c_byp_out_port_id),
    .dma1_axis_c2h_dmawr_cmp(dma1_axis_c2h_dmawr_cmp),
    .dma1_axis_c2h_dmawr_target_vch(dma1_axis_c2h_dmawr_target_vch),
    .dma1_axis_c2h_dmawr_port_id(dma1_axis_c2h_dmawr_port_id),
    .dma1_s_axis_c2h_tready(dma1_s_axis_c2h_tready),
    .dma1_s_axis_c2h_tlast(dma1_s_axis_c2h_tlast),
    .dma1_s_axis_c2h_tvalid(dma1_s_axis_c2h_tvalid),
    .dma1_s_axis_c2h_tcrc(dma1_s_axis_c2h_tcrc),
    .dma1_s_axis_c2h_tdata(dma1_s_axis_c2h_tdata),
    .dma1_s_axis_c2h_mty(dma1_s_axis_c2h_mty),
    .dma1_s_axis_c2h_ecc(dma1_s_axis_c2h_ecc),
    .dma1_s_axis_c2h_ctrl_marker(dma1_s_axis_c2h_ctrl_marker),
    .dma1_s_axis_c2h_ctrl_has_cmpt(dma1_s_axis_c2h_ctrl_has_cmpt),
    .dma1_s_axis_c2h_ctrl_len(dma1_s_axis_c2h_ctrl_len),
    .dma1_s_axis_c2h_ctrl_qid(dma1_s_axis_c2h_ctrl_qid),
    .dma1_s_axis_c2h_ctrl_port_id(dma1_s_axis_c2h_ctrl_port_id),
    .dma1_s_axis_c2h_cmpt_marker(dma1_s_axis_c2h_cmpt_marker),
    .dma1_s_axis_c2h_cmpt_user_trig(dma1_s_axis_c2h_cmpt_user_trig),
    .dma1_s_axis_c2h_cmpt_size(dma1_s_axis_c2h_cmpt_size),
    .dma1_s_axis_c2h_cmpt_qid(dma1_s_axis_c2h_cmpt_qid),
    .dma1_s_axis_c2h_cmpt_no_wrb_marker(dma1_s_axis_c2h_cmpt_no_wrb_marker),
    .dma1_s_axis_c2h_cmpt_port_id(dma1_s_axis_c2h_cmpt_port_id),
    .dma1_s_axis_c2h_cmpt_col_idx(dma1_s_axis_c2h_cmpt_col_idx),
    .dma1_s_axis_c2h_cmpt_err_idx(dma1_s_axis_c2h_cmpt_err_idx),
    .dma1_s_axis_c2h_cmpt_wait_pld_pkt_id(dma1_s_axis_c2h_cmpt_wait_pld_pkt_id),
    .dma1_s_axis_c2h_cmpt_tready(dma1_s_axis_c2h_cmpt_tready),
    .dma1_s_axis_c2h_cmpt_tvalid(dma1_s_axis_c2h_cmpt_tvalid),
    .dma1_s_axis_c2h_cmpt_dpar(dma1_s_axis_c2h_cmpt_dpar),
    .dma1_s_axis_c2h_cmpt_data(dma1_s_axis_c2h_cmpt_data),
    .dma1_s_axis_c2h_cmpt_cmpt_type(dma1_s_axis_c2h_cmpt_cmpt_type),
    .dma1_m_axis_h2c_tlast(dma1_m_axis_h2c_tlast),
    .dma1_m_axis_h2c_err(dma1_m_axis_h2c_err),
    .dma1_m_axis_h2c_tvalid(dma1_m_axis_h2c_tvalid),
    .dma1_m_axis_h2c_tdata(dma1_m_axis_h2c_tdata),
    .dma1_m_axis_h2c_zero_byte(dma1_m_axis_h2c_zero_byte),
    .dma1_m_axis_h2c_tready(dma1_m_axis_h2c_tready),
    .dma1_m_axis_h2c_tcrc(dma1_m_axis_h2c_tcrc),
    .dma1_m_axis_h2c_mty(dma1_m_axis_h2c_mty),
    .dma1_m_axis_h2c_qid(dma1_m_axis_h2c_qid),
    .dma1_m_axis_h2c_mdata(dma1_m_axis_h2c_mdata),
    .dma1_m_axis_h2c_port_id(dma1_m_axis_h2c_port_id),
    .dma1_axis_c2h_status_last(dma1_axis_c2h_status_last),
    .dma1_axis_c2h_status_drop(dma1_axis_c2h_status_drop),
    .dma1_axis_c2h_status_error(dma1_axis_c2h_status_error),
    .dma1_axis_c2h_status_valid(dma1_axis_c2h_status_valid),
    .dma1_axis_c2h_status_status_cmp(dma1_axis_c2h_status_status_cmp),
    .dma1_axis_c2h_status_qid(dma1_axis_c2h_status_qid),
    .dma1_qsts_out_vld(dma1_qsts_out_vld),
    .dma1_qsts_out_op(dma1_qsts_out_op),
    .dma1_qsts_out_rdy(dma1_qsts_out_rdy),
    .dma1_qsts_out_qid(dma1_qsts_out_qid),
    .dma1_qsts_out_data(dma1_qsts_out_data),
    .dma1_qsts_out_port_id(dma1_qsts_out_port_id),
    .dma1_dsc_crdt_in_rdy(dma1_dsc_crdt_in_rdy),
    .dma1_dsc_crdt_in_dir(dma1_dsc_crdt_in_dir),
    .dma1_dsc_crdt_in_valid(dma1_dsc_crdt_in_valid),
    .dma1_dsc_crdt_in_fence(dma1_dsc_crdt_in_fence),
    .dma1_dsc_crdt_in_qid(dma1_dsc_crdt_in_qid),
    .dma1_dsc_crdt_in_crdt(dma1_dsc_crdt_in_crdt),
    .dma1_usr_irq_ack(dma1_usr_irq_ack),
    .dma1_usr_irq_fail(dma1_usr_irq_fail),
    .dma1_usr_irq_valid(dma1_usr_irq_valid),
    .dma1_usr_irq_vec(dma1_usr_irq_vec),
    .dma1_usr_irq_fnc(dma1_usr_irq_fnc),
    .dma1_tm_dsc_sts_mm(dma1_tm_dsc_sts_mm),
    .dma1_tm_dsc_sts_qen(dma1_tm_dsc_sts_qen),
    .dma1_tm_dsc_sts_byp(dma1_tm_dsc_sts_byp),
    .dma1_tm_dsc_sts_dir(dma1_tm_dsc_sts_dir),
    .dma1_tm_dsc_sts_error(dma1_tm_dsc_sts_error),
    .dma1_tm_dsc_sts_valid(dma1_tm_dsc_sts_valid),
    .dma1_tm_dsc_sts_qinv(dma1_tm_dsc_sts_qinv),
    .dma1_tm_dsc_sts_irq_arm(dma1_tm_dsc_sts_irq_arm),
    .dma1_tm_dsc_sts_rdy(dma1_tm_dsc_sts_rdy),
    .dma1_tm_dsc_sts_qid(dma1_tm_dsc_sts_qid),
    .dma1_tm_dsc_sts_avl(dma1_tm_dsc_sts_avl),
    .dma1_tm_dsc_sts_pidx(dma1_tm_dsc_sts_pidx),
    .dma1_tm_dsc_sts_port_id(dma1_tm_dsc_sts_port_id),
    .dma1_usr_flr_set(dma1_usr_flr_set),
    .dma1_usr_flr_clear(dma1_usr_flr_clear),
    .dma1_usr_flr_fnc(dma1_usr_flr_fnc),
    .dma1_usr_flr_done_vld(dma1_usr_flr_done_vld),
    .dma1_usr_flr_done_fnc(dma1_usr_flr_done_fnc),
    .PCIE1_GT_grx_n(PCIE1_GT_grx_n),
    .PCIE1_GT_gtx_n(PCIE1_GT_gtx_n),
    .PCIE1_GT_grx_p(PCIE1_GT_grx_p),
    .PCIE1_GT_gtx_p(PCIE1_GT_gtx_p),
    .gt_refclk1_clk_n(gt_refclk1_clk_n),
    .gt_refclk1_clk_p(gt_refclk1_clk_p),
    .pcie1_pipe_ep_tx_0(pcie1_pipe_ep_tx_0),
    .pcie1_pipe_ep_rx_0(pcie1_pipe_ep_rx_0),
    .pcie1_pipe_ep_tx_1(pcie1_pipe_ep_tx_1),
    .pcie1_pipe_ep_rx_1(pcie1_pipe_ep_rx_1),
    .pcie1_pipe_ep_tx_2(pcie1_pipe_ep_tx_2),
    .pcie1_pipe_ep_rx_2(pcie1_pipe_ep_rx_2),
    .pcie1_pipe_ep_tx_3(pcie1_pipe_ep_tx_3),
    .pcie1_pipe_ep_rx_3(pcie1_pipe_ep_rx_3),
    .pcie1_pipe_ep_tx_4(pcie1_pipe_ep_tx_4),
    .pcie1_pipe_ep_rx_4(pcie1_pipe_ep_rx_4),
    .pcie1_pipe_ep_tx_5(pcie1_pipe_ep_tx_5),
    .pcie1_pipe_ep_rx_5(pcie1_pipe_ep_rx_5),
    .pcie1_pipe_ep_tx_6(pcie1_pipe_ep_tx_6),
    .pcie1_pipe_ep_rx_6(pcie1_pipe_ep_rx_6),
    .pcie1_pipe_ep_tx_7(pcie1_pipe_ep_tx_7),
    .pcie1_pipe_ep_rx_7(pcie1_pipe_ep_rx_7),
    .pcie1_pipe_ep_tx_8(pcie1_pipe_ep_tx_8),
    .pcie1_pipe_ep_rx_8(pcie1_pipe_ep_rx_8),
    .pcie1_pipe_ep_tx_9(pcie1_pipe_ep_tx_9),
    .pcie1_pipe_ep_rx_9(pcie1_pipe_ep_rx_9),
    .pcie1_pipe_ep_tx_10(pcie1_pipe_ep_tx_10),
    .pcie1_pipe_ep_rx_10(pcie1_pipe_ep_rx_10),
    .pcie1_pipe_ep_tx_11(pcie1_pipe_ep_tx_11),
    .pcie1_pipe_ep_rx_11(pcie1_pipe_ep_rx_11),
    .pcie1_pipe_ep_tx_12(pcie1_pipe_ep_tx_12),
    .pcie1_pipe_ep_rx_12(pcie1_pipe_ep_rx_12),
    .pcie1_pipe_ep_tx_13(pcie1_pipe_ep_tx_13),
    .pcie1_pipe_ep_rx_13(pcie1_pipe_ep_rx_13),
    .pcie1_pipe_ep_tx_14(pcie1_pipe_ep_tx_14),
    .pcie1_pipe_ep_rx_14(pcie1_pipe_ep_rx_14),
    .pcie1_pipe_ep_tx_15(pcie1_pipe_ep_tx_15),
    .pcie1_pipe_ep_rx_15(pcie1_pipe_ep_rx_15),
    .pcie1_pipe_ep_commands_in(pcie1_pipe_ep_commands_in),
    .pcie1_pipe_ep_commands_out(pcie1_pipe_ep_commands_out)
  );
endmodule
