// Seed: 1913413222
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    output logic id_5,
    output tri0 id_6,
    input tri id_7,
    input tri1 id_8,
    output supply1 id_9
);
  logic [1 : 1] id_11, id_12;
  parameter id_13 = 1;
  always @(1'b0 or negedge 1) id_5 = id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_11
  );
endmodule
