# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/interrupt-controller/marvell,armada-8k-pic.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Marvell Armada 7K/8K PIC Interrupt controller

maintainers:
  - Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
description: |+
  This is the Device Tree binding for the PIC, a secondary interrupt
  controller available on the Marvell Armada 7K/8K ARM64 SoCs, and
  typically connected to the GIC as the primary interrupt controller.

             

properties:
  compatible:
    items:
      - const: marvell,armada-8k-pic
    minItems: 1
    maxItems: 1
    additionalItems: false
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  '#interrupt-cells':
    const: 0x1
  interrupt-controller: {}
  interrupts: {}
examples:
  - |
    pic: interrupt-controller@3f0100 {
      compatible = "marvell,armada-8k-pic";
      reg = <0x3f0100 0x10>;
      #interrupt-cells = <1>;
      interrupt-controller;
      interrupts = <GIC_PPI 15 IRQ_TYPE_LEVEL_HIGH>;
    };
historical: |+
  Marvell Armada 7K/8K PIC Interrupt controller
  ---------------------------------------------

  This is the Device Tree binding for the PIC, a secondary interrupt
  controller available on the Marvell Armada 7K/8K ARM64 SoCs, and
  typically connected to the GIC as the primary interrupt controller.

  Required properties:
  - compatible: should be "marvell,armada-8k-pic"
  - interrupt-controller: identifies the node as an interrupt controller
  - #interrupt-cells: the number of cells to define interrupts on this
    controller. Should be 1
  - reg: the register area for the PIC interrupt controller
  - interrupts: the interrupt to the primary interrupt controller,
    typically the GIC

...
