Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fec283eab1864cf4b607f805e98a6eab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AND_3_tb_behav xil_defaultlib.AND_3_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture boolean_function of entity xil_defaultlib.AND_3 [and_3_default]
Compiling architecture bench of entity xil_defaultlib.and_3_tb
Built simulation snapshot AND_3_tb_behav
