$date
	Tue Nov  9 12:08:48 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module systemx_tb $end
$var wire 1 ! Y_TB $end
$var reg 1 " A_TB $end
$var reg 1 # B_TB $end
$var reg 1 $ C_TB $end
$var reg 1 % D_TB $end
$scope module DUT $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 & E $end
$var wire 1 ' F $end
$var wire 1 ( F0 $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
0%
0$
0#
0"
x!
$end
#5000
1(
0&
#7000
0'
#10000
1%
#12000
0!
#15000
1&
#20000
1!
0%
1$
#25000
0&
#30000
0!
1%
#35000
1&
#40000
1!
0%
0$
1#
#45000
0&
#50000
0!
1%
#55000
1&
#60000
1!
0%
1$
#65000
0&
#70000
0!
1%
#75000
1&
#80000
1!
0%
0$
0#
1"
#85000
0(
0&
#87000
1'
#90000
1%
#95000
1&
#100000
0!
0%
1$
#105000
1(
0&
#107000
0'
#110000
1%
#115000
1&
#120000
1!
0%
0$
1#
#125000
0&
#130000
0!
1%
#135000
1&
#140000
1!
0%
1$
#150000
1%
#160000
0%
0$
0#
0"
#165000
0&
#170000
0!
