// Seed: 445697897
`define pp_0 0
typedef reg ['b0 : 1] `pp_0;
`default_nettype `pp_0 `timescale 1 ps / 1ps
`define pp_1 0
`define pp_2 0
module module_0;
  logic id_0;
  logic id_1;
endmodule
`define pp_3 0
`define pp_4 0
`default_nettype `pp_2 `default_nettype wire `default_nettype `pp_0 `timescale 1ps / 1ps
`define pp_5 0
`default_nettype `pp_1 `timescale 1 ps / 1 ps
`define pp_6 0
