
read_verilog -sv testbench/dualh_tb.v

prep -top dualh_tb
sim -n 10000 -clock clk -resetn resetn -vcd testbench/vcd/dualh.vcd
