// Seed: 3584008352
module module_0;
  wire [1  ==  -1 : 1] id_1;
  assign module_2.id_10 = 0;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    input wor id_2,
    output supply0 id_3,
    output tri0 id_4
);
  assign id_4 = 1'd0;
  module_0 modCall_1 ();
  wire id_6, id_7, id_8, id_9;
endmodule
module module_2 #(
    parameter id_1 = 32'd52
) (
    input wor id_0,
    input tri1 _id_1,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    output wire id_5,
    output tri id_6,
    output wire id_7,
    output tri0 id_8,
    input tri id_9,
    output wand id_10,
    input tri id_11,
    input tri0 id_12,
    output tri id_13,
    input wor id_14,
    input wand id_15,
    output supply1 id_16
);
  wire [id_1 : -1] id_18;
  module_0 modCall_1 ();
endmodule
