// Seed: 563456476
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input wire id_2,
    output supply0 id_3,
    output uwire id_4,
    input wire id_5,
    input tri1 id_6,
    input wand id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wire id_10,
    output wand id_11,
    input tri1 id_12,
    input wor id_13,
    output tri id_14,
    input supply1 id_15,
    output tri1 id_16,
    input wire id_17,
    input tri id_18,
    input wand id_19,
    input supply0 id_20,
    output uwire id_21,
    input uwire id_22,
    input uwire id_23,
    input wire id_24,
    output uwire id_25
);
  wire id_27;
  assign id_25 = 1'h0;
endmodule
module module_1 (
    input  wire id_0,
    input  tri0 id_1,
    output wand id_2,
    output tri0 id_3,
    input  tri1 id_4,
    output tri  id_5,
    output wand id_6
);
  localparam id_8 = (1'b0 ^ 1);
  assign id_5 = 1'b0;
  parameter id_9 = id_8 | id_8;
  bit [-1 : 1] id_10;
  wire id_11;
  wire id_12;
  always @(posedge id_10) begin : LABEL_0
    id_10 <= 1;
  end
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_2,
      id_6,
      id_4,
      id_0,
      id_1,
      id_1,
      id_4,
      id_1,
      id_6,
      id_0,
      id_4,
      id_3,
      id_0,
      id_6,
      id_1,
      id_0,
      id_0,
      id_1,
      id_5,
      id_0,
      id_1,
      id_1,
      id_2
  );
endmodule
