module bank_register (
				src_reg, dst_reg, clk, read_reg,
				res_reg, wr_en, a, b
);

// Inputs 
input		[ 3: 0]	src_reg; 	//Register to send to A
input		[ 3: 0]	dst_reg;		//Register to send to B
input 	[15: 0]  res_reg;		//Result to be written in dst_reg
input 				clk;			//System clock
input					read_reg;	//Signal to search for registers
input 				wr_en;		//Signal to write result on register

// Outputs
output	[15: 0] 	a;
output 	[15: 0]	b;

// Registers

end module
