{"version":"1.1.0","info":[["/home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc_tb.sv",[[[[[["parity_calc",["file:///home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv",[[0,0],[0,58]]],["file:///home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv",[[0,7],[0,18]]],[],["module"]],["file:///home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv",[0,25]]],[[["WIDTH",["file:///home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv",[[0,21],[0,39]]],["file:///home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv",[[0,31],[0,36]]],["parity_calc"],["parameter-port","parameter"]],["stream",["file:///home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv",[[1,10],[1,28]]],["file:///home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv",[[1,22],[1,28]]],["parity_calc"],["port"]],["clk",["file:///home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv",[[0,49],[0,52]]],["file:///home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv",[[0,49],[0,52]]],["parity_calc"],["port","stream"]],["out",["file:///home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv",[[0,53],[0,56]]],["file:///home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv",[[0,53],[0,56]]],["parity_calc"],["port","clk"]],["clk",["file:///home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv",[[2,10],[2,13]]],["file:///home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv",[[2,10],[2,13]]],["parity_calc"],["port"]],["out",["file:///home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv",[[3,11],[3,20]]],["file:///home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv",[[3,17],[3,20]]],["parity_calc"],["port","logic"]],["tmp",["file:///home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv",[[4,4],[4,15]]],["file:///home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv",[[4,10],[4,13]]],["parity_calc"],["variable","logic"]]]]],[[["parity_calc_tb",[[1,0],[1,22]],[[1,7],[1,21]],[],["module"]],[23,8]],[[["WIDTH",[[2,0],[2,19]],[[2,10],[2,15]],["parity_calc_tb"],["parameter"]],["clk",[[4,0],[4,7]],[[4,4],[4,7]],["parity_calc_tb"],["variable","reg"]],["stream",[[5,0],[5,21]],[[5,15],[5,21]],["parity_calc_tb"],["variable","reg"]],["out",[[6,0],[6,8]],[[6,5],[6,8]],["parity_calc_tb"],["variable","wire"]],["p1",[[10,0],[10,30]],[[10,12],[10,14]],["parity_calc_tb"],["instance","parity_calc"]]]]]],["/home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv"]],null,0]],["/home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.sv",[[[[[["parity_calc_tb",[[1,0],[1,22]],[[1,7],[1,21]],[],["module"]],[23,8]],[[["WIDTH",[[2,0],[2,19]],[[2,10],[2,15]],["parity_calc_tb"],["parameter"]],["clk",[[4,0],[4,7]],[[4,4],[4,7]],["parity_calc_tb"],["variable","reg"]],["stream",[[5,0],[5,21]],[[5,15],[5,21]],["parity_calc_tb"],["variable","reg"]],["out",[[6,0],[6,8]],[[6,5],[6,8]],["parity_calc_tb"],["variable","wire"]],["p1",[[10,0],[10,30]],[[10,12],[10,14]],["parity_calc_tb"],["instance","parity_calc"]]]]]]],null,0]],["/home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc_tb.v",[[[[[["parity_calc_tb",[[1,0],[1,22]],[[1,7],[1,21]],[],["module"]],[23,8]],[[["WIDTH",[[2,0],[2,19]],[[2,10],[2,15]],["parity_calc_tb"],["parameter"]],["clk",[[4,0],[4,7]],[[4,4],[4,7]],["parity_calc_tb"],["variable","reg"]],["stream",[[5,0],[5,21]],[[5,15],[5,21]],["parity_calc_tb"],["variable","reg"]],["out",[[6,0],[6,8]],[[6,5],[6,8]],["parity_calc_tb"],["variable","wire"]],["p1",[[10,0],[10,30]],[[10,12],[10,14]],["parity_calc_tb"],["instance","parity_calc"]]]]]]],null,0]]]}