// Seed: 759697416
module module_0 (
    output wire id_0,
    output wor id_1,
    input supply1 id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input wand id_6
);
  string id_8;
  always deassign id_0;
  wire id_9;
  assign id_8 = "";
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output supply1 id_2,
    input wire id_3,
    output supply1 id_4,
    output wor id_5,
    input wor id_6,
    input supply1 id_7
);
  assign id_5 = 1;
  module_0(
      id_2, id_5, id_6, id_0, id_6, id_6, id_1
  );
endmodule
