// Seed: 1111985387
module module_0 ();
  always_comb @(*) id_1 <= "";
  id_2 :
  assert property (@(1) 1)
  else begin : LABEL_0
    #1 begin : LABEL_0
      assume (1);
    end
  end
  always_ff @(posedge $display) id_2 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_9(
      .id_0(id_4), .id_1(1), .id_2(1), .id_3(1), .id_4(id_6), .id_5(id_5)
  ); id_10(
      .id_0(1), .id_1(1), .id_2("")
  );
  wire id_11;
  wire id_12;
  module_0 modCall_1 ();
  wire id_13;
  assign id_6 = 1 & 1 & id_8;
  wire id_14;
  wire id_15 = id_12;
endmodule
