bool F_1 ( struct V_1 * V_2 )
{
struct V_3 * V_4 = (struct V_3 * ) V_2 ;
T_1 V_5 , V_6 , V_7 , V_8 , V_9 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 16 ) )
return true ;
V_5 = F_3 ( V_4 , 0x0e ) ;
V_6 = F_3 ( V_4 , 0x0f ) ;
V_7 = F_3 ( V_4 , 0xea ) ;
V_8 = F_3 ( V_4 , 0xeb ) ;
V_9 = F_3 ( V_4 , 0x156 ) ;
if ( ( V_5 == 0 ) && ( V_6 == 0x4000 ) && ( V_7 == 0x1fe0 ) &&
( V_8 == 0 ) && ( V_9 == 0 ) )
return true ;
return false ;
}
static void F_4 ( struct V_3 * V_4 )
{
T_2 V_12 , V_13 ;
V_13 = 0x1e1f ;
for ( V_12 = ( V_14 + V_15 ) ;
V_12 <= ( V_14 + V_16 ) ; V_12 ++ ) {
F_5 ( V_4 , V_12 , V_13 ) ;
if ( V_12 == ( V_14 + 0x97 ) )
V_13 = 0x3e3f ;
else
V_13 -= 0x0202 ;
}
F_5 ( V_4 , V_14 + V_17 , 0x668 ) ;
}
void
F_6 ( struct V_3 * V_4 , T_1 V_18 , T_1 V_19 , T_1 V_20 ,
T_1 V_21 , const void * V_22 )
{
struct V_23 V_24 ;
V_24 . V_25 = V_18 ;
V_24 . V_26 = V_19 ;
V_24 . V_27 = V_20 ;
V_24 . V_28 = V_21 ;
V_24 . V_29 = V_22 ;
F_7 ( V_4 , & V_24 ) ;
}
void
F_8 ( struct V_3 * V_4 , T_1 V_18 , T_1 V_19 , T_1 V_20 ,
T_1 V_21 , void * V_22 )
{
struct V_23 V_24 ;
V_24 . V_25 = V_18 ;
V_24 . V_26 = V_19 ;
V_24 . V_27 = V_20 ;
V_24 . V_28 = V_21 ;
V_24 . V_29 = V_22 ;
F_9 ( V_4 , & V_24 ) ;
}
static void
F_10 ( struct V_3 * V_4 )
{
T_3 V_30 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 16 ) ) {
for ( V_30 = 0 ; V_30 < V_31 ; V_30 ++ )
F_7 ( V_4 ,
& V_32 [ V_30 ] ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_30 = 0 ; V_30 < V_33 ; V_30 ++ )
F_7 ( V_4 ,
& V_34 [ V_30 ] ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
for ( V_30 = 0 ; V_30 < V_35 ; V_30 ++ )
F_7 ( V_4 ,
& V_36 [ V_30 ] ) ;
} else {
for ( V_30 = 0 ; V_30 < V_37 ; V_30 ++ )
F_7 ( V_4 ,
& V_38 [ V_30 ] ) ;
}
}
static void F_11 ( struct V_3 * V_4 )
{
T_3 V_30 = 0 ;
T_4 V_39 ;
if ( V_4 -> V_40 )
F_10 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_39 = F_12 ( V_4 -> V_41 ) ?
V_4 -> V_42 . V_39 : V_4 -> V_43 .
V_39 ;
switch ( V_39 ) {
case 0 :
break;
case 1 :
if ( V_4 -> V_44 == 7 )
F_6 (
V_4 ,
V_45 ,
2 , 0x21 , 8 ,
& V_46 [ 0 ] ) ;
else
F_6 (
V_4 ,
V_45 ,
2 , 0x21 , 8 ,
& V_47
[ 0 ] ) ;
F_6 ( V_4 , V_45 ,
2 , 0x25 , 8 ,
& V_47 [ 2 ] ) ;
F_6 ( V_4 , V_45 ,
2 , 0x29 , 8 ,
& V_47 [ 4 ] ) ;
break;
case 2 :
F_6 (
V_4 , V_45 ,
2 , 0x1 , 8 ,
& V_48 [ 0 ] ) ;
F_6 (
V_4 , V_45 ,
2 , 0x5 , 8 ,
& V_48 [ 2 ] ) ;
F_6 (
V_4 , V_45 ,
2 , 0x9 , 8 ,
& V_48 [ 4 ] ) ;
F_6 (
V_4 , V_45 ,
2 , 0x21 , 8 ,
& V_49 [ 0 ] ) ;
F_6 (
V_4 , V_45 ,
2 , 0x25 , 8 ,
& V_49 [ 2 ] ) ;
F_6 (
V_4 , V_45 ,
2 , 0x29 , 8 ,
& V_49 [ 4 ] ) ;
break;
default:
break;
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
for ( V_30 = 0 ; V_30 < V_50 ; V_30 ++ ) {
if ( V_30 == V_51 ) {
V_39 =
F_12 ( V_4 -> V_41 ) ?
V_4 -> V_42 . V_39 :
V_4 -> V_43 . V_39 ;
switch ( V_39 ) {
case 0 :
F_7 (
V_4 ,
& V_52
[ V_30 ] ) ;
break;
case 1 :
F_7 (
V_4 ,
& V_53
[ V_30 ] ) ;
break;
case 2 :
F_7 (
V_4 ,
& V_54
[ V_30 ] ) ;
break;
case 3 :
F_7 (
V_4 ,
& V_55
[ V_30 ] ) ;
break;
default:
break;
}
} else {
F_7 (
V_4 ,
& V_52 [ V_30 ] ) ;
}
}
} else {
for ( V_30 = 0 ; V_30 < V_56 ; V_30 ++ )
F_7 ( V_4 ,
& V_57
[ V_30 ] ) ;
}
}
static void
F_13 ( struct V_3 * V_4 , T_2 V_58 , T_2 V_59 )
{
F_5 ( V_4 , 0x77 , V_58 ) ;
F_5 ( V_4 , 0xb4 , V_59 ) ;
}
void F_14 ( struct V_3 * V_4 , T_4 V_60 )
{
T_2 V_58 , V_59 ;
if ( V_60 ) {
V_58 = 0x10 ;
V_59 = 0x258 ;
} else {
V_58 = 0x15 ;
V_59 = 0x320 ;
}
F_13 ( V_4 , V_58 , V_59 ) ;
if ( V_4 && V_4 -> V_61 && ( V_4 -> V_61 -> V_62 != V_60 ) )
V_4 -> V_61 -> V_62 = V_60 ;
}
static void F_15 ( struct V_3 * V_4 )
{
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_4 -> V_63 = V_64 ;
V_4 -> V_65 = true ;
return;
}
V_4 -> V_63 = V_66 ;
V_4 -> V_65 = false ;
if ( ( V_4 -> V_61 -> V_67 & V_68 ) &&
F_2 ( V_4 -> V_10 . V_11 , 2 ) && ( V_4 -> V_61 -> V_69 >= 4 ) )
V_4 -> V_63 = V_64 ;
else if ( ( V_4 -> V_61 -> V_69 >= 4 )
&& ( V_4 -> V_61 -> V_67 & V_70 ) )
V_4 -> V_65 = true ;
}
static void F_16 ( struct V_3 * V_4 )
{
T_2 V_71 , V_72 , V_73 , V_74 ;
T_3 V_75 ;
struct V_76 * V_77 = V_4 -> V_61 -> V_78 ;
if ( V_4 -> V_61 -> V_69 >= 9 )
return;
V_71 = ( T_2 ) F_17 ( V_77 , V_79 ) ;
V_4 -> V_80 = V_71 & 0xf ;
V_4 -> V_81 = ( V_71 & 0xf0 ) >> 4 ;
V_4 -> V_82 = ( V_71 & 0xf00 ) >> 8 ;
V_4 -> V_83 = ( V_71 & 0xf000 ) >> 12 ;
V_72 = ( T_2 ) F_17 ( V_77 , V_84 ) ;
V_4 -> V_85 = V_72 & 0xf ;
V_4 -> V_86 = ( V_72 & 0xf0 ) >> 4 ;
V_4 -> V_87 = ( V_72 & 0xf00 ) >> 8 ;
V_4 -> V_88 = ( V_72 & 0xf000 ) >> 12 ;
V_73 = ( T_2 ) F_17 ( V_77 , V_89 ) ;
V_4 -> V_90 = V_73 & 0xf ;
V_4 -> V_91 = ( V_73 & 0xf0 ) >> 4 ;
V_4 -> V_92 = ( V_73 & 0xf00 ) >> 8 ;
V_4 -> V_93 = ( V_73 & 0xf000 ) >> 12 ;
V_74 = ( T_2 ) F_17 ( V_77 , V_94 ) ;
V_4 -> V_95 = V_74 & 0xf ;
V_4 -> V_96 = ( V_74 & 0xf0 ) >> 4 ;
V_4 -> V_97 = ( V_74 & 0xf00 ) >> 8 ;
V_4 -> V_98 = ( V_74 & 0xf000 ) >> 12 ;
for ( V_75 = 0 ; V_75 < ( V_99 + V_100 ) ;
V_75 ++ ) {
switch ( V_75 ) {
case 0 :
V_4 -> V_101 [ V_102 ] =
( T_4 ) F_17 ( V_77 ,
V_103 ) ;
V_4 -> V_101 [ V_104 ] =
( T_4 ) F_17 ( V_77 ,
V_105 ) ;
V_4 -> V_106 [ V_102 ] . V_107 =
( V_108 ) F_17 ( V_77 ,
V_109 ) ;
V_4 -> V_106 [ V_104 ] . V_107 =
( V_108 ) F_17 ( V_77 ,
V_110 ) ;
V_4 -> V_106 [ V_102 ] . V_111 =
( V_112 ) F_17 ( V_77 ,
V_113 ) ;
V_4 -> V_106 [ V_104 ] . V_111 =
( V_112 ) F_17 ( V_77 ,
V_114 ) ;
V_4 -> V_106 [ V_102 ] . V_115 =
( V_112 ) F_17 ( V_77 ,
V_116 ) ;
V_4 -> V_106 [ V_104 ] . V_115 =
( V_112 ) F_17 ( V_77 ,
V_117 ) ;
V_4 -> V_106 [ V_102 ] . V_118 =
( V_112 ) F_17 ( V_77 ,
V_119 ) ;
V_4 -> V_106 [ V_104 ] . V_118 =
( V_112 ) F_17 ( V_77 ,
V_120 ) ;
V_4 -> V_106 [ V_102 ] . V_121 =
( V_108 ) F_17 ( V_77 , V_122 ) ;
V_4 -> V_106 [ V_104 ] . V_121 =
( V_108 ) F_17 ( V_77 , V_123 ) ;
V_4 -> V_124 = ( T_2 ) F_17 ( V_77 ,
V_125 ) ;
V_4 -> V_126 =
( T_1 ) F_17 ( V_77 ,
V_127 ) ;
V_4 -> V_128 [ 0 ] =
( T_2 ) F_17 ( V_77 ,
V_129 ) ;
V_4 -> V_128 [ 1 ] =
( T_2 ) F_17 ( V_77 ,
V_130 ) ;
V_4 -> V_128 [ 2 ] =
( T_2 ) F_17 ( V_77 ,
V_131 ) ;
V_4 -> V_128 [ 3 ] =
( T_2 ) F_17 ( V_77 ,
V_132 ) ;
V_4 -> V_128 [ 4 ] =
( T_2 ) F_17 ( V_77 ,
V_133 ) ;
V_4 -> V_128 [ 5 ] =
( T_2 ) F_17 ( V_77 ,
V_134 ) ;
V_4 -> V_128 [ 6 ] =
( T_2 ) F_17 ( V_77 ,
V_135 ) ;
V_4 -> V_128 [ 7 ] =
( T_2 ) F_17 ( V_77 ,
V_136 ) ;
break;
case 1 :
V_4 -> V_137 [ V_102 ] =
( T_4 ) F_17 ( V_77 ,
V_138 ) ;
V_4 -> V_137 [ V_104 ] =
( T_4 ) F_17 ( V_77 ,
V_139 ) ;
V_4 -> V_106 [ V_102 ] . V_140 =
( V_108 ) F_17 ( V_77 , V_141 ) ;
V_4 -> V_106 [ V_104 ] . V_140 =
( V_108 ) F_17 ( V_77 ,
V_142 ) ;
V_4 -> V_106 [ V_102 ] . V_143 =
( V_112 ) F_17 ( V_77 ,
V_144 ) ;
V_4 -> V_106 [ V_104 ] . V_143 =
( V_112 ) F_17 ( V_77 ,
V_145 ) ;
V_4 -> V_106 [ V_102 ] . V_146 =
( V_112 ) F_17 ( V_77 ,
V_147 ) ;
V_4 -> V_106 [ V_104 ] . V_146 =
( V_112 ) F_17 ( V_77 ,
V_148 ) ;
V_4 -> V_106 [ V_102 ] . V_149 =
( V_112 ) F_17 ( V_77 ,
V_150 ) ;
V_4 -> V_106 [ V_104 ] . V_149 =
( V_112 ) F_17 ( V_77 ,
V_151 ) ;
V_4 -> V_106 [ V_102 ] . V_152 =
( V_108 ) F_17 ( V_77 , V_153 ) ;
V_4 -> V_106 [ V_104 ] . V_152 =
( V_108 ) F_17 ( V_77 , V_154 ) ;
V_4 -> V_155 =
( T_1 ) F_17 ( V_77 ,
V_156 ) ;
V_4 -> V_157 [ 0 ] =
( T_2 ) F_17 ( V_77 ,
V_158 ) ;
V_4 -> V_157 [ 1 ] =
( T_2 ) F_17 ( V_77 ,
V_159 ) ;
V_4 -> V_157 [ 2 ] =
( T_2 ) F_17 ( V_77 ,
V_160 ) ;
V_4 -> V_157 [ 3 ] =
( T_2 ) F_17 ( V_77 ,
V_161 ) ;
V_4 -> V_157 [ 4 ] =
( T_2 ) F_17 ( V_77 ,
V_162 ) ;
V_4 -> V_157 [ 5 ] =
( T_2 ) F_17 ( V_77 ,
V_163 ) ;
V_4 -> V_157 [ 6 ] =
( T_2 ) F_17 ( V_77 ,
V_164 ) ;
V_4 -> V_157 [ 7 ] =
( T_2 ) F_17 ( V_77 ,
V_165 ) ;
break;
case 2 :
V_4 -> V_166 [ 0 ] =
( T_4 ) F_17 ( V_77 ,
V_167 ) ;
V_4 -> V_166 [ 1 ] =
( T_4 ) F_17 ( V_77 ,
V_168 ) ;
V_4 -> V_106 [ 0 ] . V_169 =
( V_108 ) F_17 ( V_77 ,
V_170 ) ;
V_4 -> V_106 [ 1 ] . V_169 =
( V_108 ) F_17 ( V_77 ,
V_171 ) ;
V_4 -> V_106 [ 0 ] . V_172 =
( V_112 ) F_17 ( V_77 ,
V_173 ) ;
V_4 -> V_106 [ 1 ] . V_172 =
( V_112 ) F_17 ( V_77 ,
V_174 ) ;
V_4 -> V_106 [ 0 ] . V_175 =
( V_112 ) F_17 ( V_77 ,
V_176 ) ;
V_4 -> V_106 [ 1 ] . V_175 =
( V_112 ) F_17 ( V_77 ,
V_177 ) ;
V_4 -> V_106 [ 0 ] . V_178 =
( V_112 ) F_17 ( V_77 ,
V_179 ) ;
V_4 -> V_106 [ 1 ] . V_178 =
( V_112 ) F_17 ( V_77 ,
V_180 ) ;
V_4 -> V_106 [ 0 ] . V_181 = 0 ;
V_4 -> V_106 [ 1 ] . V_181 = 0 ;
V_4 -> V_182 =
( T_1 ) F_17 ( V_77 ,
V_183 ) ;
V_4 -> V_184 [ 0 ] =
( T_2 ) F_17 ( V_77 ,
V_185 ) ;
V_4 -> V_184 [ 1 ] =
( T_2 ) F_17 ( V_77 ,
V_186 ) ;
V_4 -> V_184 [ 2 ] =
( T_2 ) F_17 ( V_77 ,
V_187 ) ;
V_4 -> V_184 [ 3 ] =
( T_2 ) F_17 ( V_77 ,
V_188 ) ;
V_4 -> V_184 [ 4 ] =
( T_2 ) F_17 ( V_77 ,
V_189 ) ;
V_4 -> V_184 [ 5 ] =
( T_2 ) F_17 ( V_77 ,
V_190 ) ;
V_4 -> V_184 [ 6 ] =
( T_2 ) F_17 ( V_77 ,
V_191 ) ;
V_4 -> V_184 [ 7 ] =
( T_2 ) F_17 ( V_77 ,
V_192 ) ;
break;
case 3 :
V_4 -> V_193 [ 0 ] =
( T_4 ) F_17 ( V_77 ,
V_194 ) ;
V_4 -> V_193 [ 1 ] =
( T_4 ) F_17 ( V_77 ,
V_195 ) ;
V_4 -> V_106 [ 0 ] . V_196 =
( V_108 ) F_17 ( V_77 ,
V_197 ) ;
V_4 -> V_106 [ 1 ] . V_196 =
( V_108 ) F_17 ( V_77 ,
V_198 ) ;
V_4 -> V_106 [ 0 ] . V_199 =
( V_112 ) F_17 ( V_77 ,
V_200 ) ;
V_4 -> V_106 [ 1 ] . V_199 =
( V_112 ) F_17 ( V_77 ,
V_201 ) ;
V_4 -> V_106 [ 0 ] . V_202 =
( V_112 ) F_17 ( V_77 ,
V_203 ) ;
V_4 -> V_106 [ 1 ] . V_202 =
( V_112 ) F_17 ( V_77 ,
V_204 ) ;
V_4 -> V_106 [ 0 ] . V_205 =
( V_112 ) F_17 ( V_77 ,
V_206 ) ;
V_4 -> V_106 [ 1 ] . V_205 =
( V_112 ) F_17 ( V_77 ,
V_207 ) ;
V_4 -> V_106 [ 0 ] . V_208 = 0 ;
V_4 -> V_106 [ 1 ] . V_208 = 0 ;
V_4 -> V_209 =
( T_1 ) F_17 ( V_77 ,
V_210 ) ;
V_4 -> V_211 [ 0 ] =
( T_2 ) F_17 ( V_77 ,
V_212 ) ;
V_4 -> V_211 [ 1 ] =
( T_2 ) F_17 ( V_77 ,
V_213 ) ;
V_4 -> V_211 [ 2 ] =
( T_2 ) F_17 ( V_77 ,
V_214 ) ;
V_4 -> V_211 [ 3 ] =
( T_2 ) F_17 ( V_77 ,
V_215 ) ;
V_4 -> V_211 [ 4 ] =
( T_2 ) F_17 ( V_77 ,
V_216 ) ;
V_4 -> V_211 [ 5 ] =
( T_2 ) F_17 ( V_77 ,
V_217 ) ;
V_4 -> V_211 [ 6 ] =
( T_2 ) F_17 ( V_77 ,
V_218 ) ;
V_4 -> V_211 [ 7 ] =
( T_2 ) F_17 ( V_77 ,
V_219 ) ;
break;
}
}
F_18 ( V_4 ) ;
}
static bool F_19 ( struct V_3 * V_4 )
{
struct V_76 * V_77 = V_4 -> V_61 -> V_78 ;
V_4 -> V_220 = ( T_4 ) F_17 ( V_77 , V_221 ) ;
V_4 -> V_44 = ( T_4 ) F_17 ( V_77 , V_222 ) ;
V_4 -> V_223 = ( T_4 ) F_17 ( V_77 , V_224 ) ;
V_4 -> V_42 . V_225 = ( T_4 ) F_17 ( V_77 ,
V_226 ) ;
V_4 -> V_42 . V_227 = ( T_4 ) F_17 ( V_77 ,
V_228 ) ;
V_4 -> V_42 . V_229 = ( T_4 ) F_17 ( V_77 ,
V_230 ) ;
V_4 -> V_42 . V_231 = ( T_4 ) F_17 ( V_77 , V_232 ) ;
V_4 -> V_42 . V_39 =
( T_4 ) F_17 ( V_77 , V_233 ) ;
V_4 -> V_43 . V_225 = ( T_4 ) F_17 ( V_77 ,
V_234 ) ;
V_4 -> V_43 . V_227 = ( T_4 ) F_17 ( V_77 ,
V_235 ) ;
V_4 -> V_43 . V_229 = ( T_4 ) F_17 ( V_77 ,
V_236 ) ;
V_4 -> V_43 . V_231 = ( T_4 ) F_17 ( V_77 , V_237 ) ;
if ( F_20 ( V_77 , V_238 ) )
V_4 -> V_43 . V_39 =
( T_4 ) F_17 ( V_77 , V_238 ) ;
else
V_4 -> V_43 . V_39 =
( T_4 ) F_17 ( V_77 , V_233 ) ;
F_21 ( V_4 ) ;
V_4 -> V_239 =
( V_112 ) F_17 ( V_77 , V_240 ) ;
if ( V_4 -> V_239 == 0 )
V_4 -> V_239 = V_241 ;
V_4 -> V_242 = ( V_108 ) F_17 ( V_77 ,
V_243 ) ;
if ( V_4 -> V_242 != 0 ) {
if ( V_4 -> V_242 >
( V_244 + V_245 ) )
V_4 -> V_242 = V_245 ;
else if ( V_4 -> V_242 < ( V_244 +
V_246 ) )
V_4 -> V_242 = V_246 ;
else
V_4 -> V_242 -= V_244 ;
}
V_4 -> V_247 =
V_4 -> V_239 - V_248 ;
V_4 -> V_249 =
( T_4 ) F_17 ( V_77 , V_250 ) ;
if ( V_4 -> V_249 > V_251 )
V_4 -> V_249 = 0 ;
F_16 ( V_4 ) ;
return true ;
}
bool F_22 ( struct V_3 * V_4 )
{
T_3 V_252 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) && F_23 ( V_4 -> V_10 . V_11 , 6 ) )
V_4 -> V_253 = true ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) && F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_4 -> V_254 = true ;
if ( V_4 -> V_61 -> V_67 & V_255 )
V_4 -> V_256 = true ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) && F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_4 -> V_61 -> V_67 & V_257 )
V_4 -> V_258 = true ;
}
V_4 -> V_259 = AUTO ;
if ( F_24 ( V_4 -> V_10 . V_11 , 3 ) || F_24 ( V_4 -> V_10 . V_11 , 4 ) )
V_4 -> V_259 = V_260 ;
V_4 -> V_261 = AUTO ;
V_4 -> V_262 = AUTO ;
V_4 -> V_263 = 0x010100B5 ;
V_4 -> V_264 = V_265 ;
V_4 -> V_266 = V_267 ;
V_4 -> V_268 = V_269 ;
V_4 -> V_270 = true ;
V_4 -> V_271 = false ;
V_4 -> V_272 = false ;
for ( V_252 = 0 ; V_252 < V_4 -> V_10 . V_273 ; V_252 ++ )
V_4 -> V_274 [ V_252 ] . V_275 = AUTO ;
F_15 ( V_4 ) ;
if ( V_4 -> V_63 == V_64 )
V_4 -> V_276 = true ;
V_4 -> V_277 . V_278 = V_279 ;
V_4 -> V_277 . V_280 = V_281 ;
V_4 -> V_277 . V_282 = V_283 ;
V_4 -> V_277 . V_284 = V_285 ;
if ( ! F_19 ( V_4 ) )
return false ;
return true ;
}
static T_5 F_25 ( struct V_3 * V_4 , V_112 V_286 , V_112 V_287 )
{
T_5 V_288 = 0 ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( ( V_4 -> V_10 . V_289 == 3 ) ||
( V_4 -> V_10 . V_289 == 4 ) ||
( V_4 -> V_10 . V_289 == 6 ) )
V_288 = ( V_112 )
V_290
[ V_287 ] ;
else if ( V_4 -> V_10 . V_289 == 5 )
V_288 = ( V_112 )
V_291
[ V_287 ] ;
else if ( ( V_4 -> V_10 . V_289 == 7 )
|| ( V_4 -> V_10 . V_289 ==
8 ) )
V_288 = ( V_112 )
V_292
[ V_287 ] ;
} else {
if ( ( V_4 -> V_10 . V_289 == 3 ) ||
( V_4 -> V_10 . V_289 == 4 ) ||
( V_4 -> V_10 . V_289 == 6 ) )
V_288 = ( V_112 )
V_293
[ V_286 ] ;
else if ( ( V_4 -> V_10 . V_289 == 7 )
|| ( V_4 -> V_10 . V_289 ==
8 ) )
V_288 = ( V_112 )
V_294
[ V_286 ] ;
}
return V_288 ;
}
static void F_26 ( struct V_3 * V_4 , T_5 V_295 )
{
bool V_296 = false ;
T_2 V_13 ;
if ( V_295 == V_297 )
V_296 = true ;
V_13 = F_3 ( V_4 , 0xed ) ;
V_13 |= V_298 ;
V_13 &= ~ V_299 ;
if ( V_296 )
V_13 |= V_299 ;
F_5 ( V_4 , 0xed , V_13 ) ;
}
static void F_27 ( struct V_3 * V_4 )
{
int V_300 , type ;
T_2 V_301 [] = { 0x186 , 0x195 , 0x2c5 } ;
for ( type = 0 ; type < 3 ; type ++ ) {
for ( V_300 = 0 ; V_300 < V_302 ; V_300 ++ )
F_5 ( V_4 , V_301 [ type ] + V_300 ,
V_303 [ type ] [ V_300 ] ) ;
}
if ( V_4 -> V_304 == V_305 ) {
for ( V_300 = 0 ; V_300 < V_302 ; V_300 ++ )
F_5 ( V_4 , 0x186 + V_300 ,
V_303 [ 3 ] [ V_300 ] ) ;
} else {
if ( F_28 ( V_4 -> V_41 ) ) {
for ( V_300 = 0 ; V_300 < V_302 ; V_300 ++ )
F_5 ( V_4 , 0x186 + V_300 ,
V_303 [ 5 ] [ V_300 ] ) ;
}
if ( F_29 ( V_4 -> V_41 ) == 14 ) {
for ( V_300 = 0 ; V_300 < V_302 ; V_300 ++ )
F_5 ( V_4 , 0x2c5 + V_300 ,
V_303 [ 6 ] [ V_300 ] ) ;
}
}
}
static void F_30 ( struct V_3 * V_4 )
{
int V_300 ;
if ( V_4 -> V_304 == V_305 ) {
for ( V_300 = 0 ; V_300 < V_302 ; V_300 ++ )
F_5 ( V_4 , 0x195 + V_300 ,
V_303 [ 4 ] [ V_300 ] ) ;
} else {
for ( V_300 = 0 ; V_300 < V_302 ; V_300 ++ )
F_5 ( V_4 , 0x186 + V_300 ,
V_303 [ 3 ] [ V_300 ] ) ;
}
}
static void
F_31 ( struct V_3 * V_4 , T_4 V_306 , T_4 * V_307 , T_4 * V_308 ,
T_4 V_19 )
{
T_1 V_309 , V_310 ;
T_4 V_311 ;
T_4 V_312 =
F_2 ( V_4 -> V_10 . V_11 ,
3 ) ? V_313 : V_314 ;
T_4 V_315 = 1 ;
if ( V_4 -> V_253 )
F_32 ( V_4 , true ) ;
V_309 = V_306 << 4 ;
F_6 ( V_4 , V_316 , V_19 , V_309 , 8 ,
V_307 ) ;
V_310 = V_309 + 0x080 ;
F_6 ( V_4 , V_316 , V_19 , V_310 , 8 ,
V_308 ) ;
for ( V_311 = V_19 ; V_311 < 16 ; V_311 ++ ) {
F_6 ( V_4 , V_316 , 1 ,
V_309 + V_311 , 8 , & V_312 ) ;
F_6 ( V_4 , V_316 , 1 ,
V_310 + V_311 , 8 , & V_315 ) ;
}
if ( V_4 -> V_253 )
F_32 ( V_4 , false ) ;
}
static T_2 F_33 ( struct V_3 * V_4 , T_2 V_20 )
{
T_2 V_317 = 0 ;
T_2 V_318 = 0 ;
if ( V_20 == 0 ) {
if ( F_34 ( V_4 -> V_41 ) )
V_318 = 0x159 ;
else
V_318 = 0x154 ;
} else {
V_318 = V_20 ;
}
F_8 ( V_4 , V_316 , 1 ,
( T_1 ) V_318 , 16 ,
& V_317 ) ;
V_317 = V_317 & 0x7 ;
return V_317 ;
}
static void
F_35 ( struct V_3 * V_4 , T_2 V_319 , T_2 V_320 ,
T_4 V_321 , T_4 V_322 , T_4 V_323 )
{
T_4 V_324 ;
T_2 V_12 = 0 , V_325 = 0 , V_326 = 0 , V_327 = 0 , V_328 = 0 ;
T_4 V_329 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_327 = V_319 ;
for ( V_324 = 0 ; V_324 < 2 ; V_324 ++ ) {
if ( V_323 == V_330 ) {
switch ( V_319 ) {
case ( 0x1 << 2 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7a :
0x7d ;
V_328 = ( 0x1 << 1 ) ;
V_329 = 1 ;
break;
case ( 0x1 << 3 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7a :
0x7d ;
V_328 = ( 0x1 << 2 ) ;
V_329 = 2 ;
break;
case ( 0x1 << 4 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7a :
0x7d ;
V_328 = ( 0x1 << 4 ) ;
V_329 = 4 ;
break;
case ( 0x1 << 5 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7a :
0x7d ;
V_328 = ( 0x1 << 5 ) ;
V_329 = 5 ;
break;
case ( 0x1 << 6 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7a :
0x7d ;
V_328 = ( 0x1 << 6 ) ;
V_329 = 6 ;
break;
case ( 0x1 << 7 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7a :
0x7d ;
V_328 = ( 0x1 << 7 ) ;
V_329 = 7 ;
break;
case ( 0x1 << 10 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0xf8 :
0xfa ;
V_328 = ( 0x7 << 4 ) ;
V_329 = 4 ;
break;
case ( 0x1 << 11 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7b :
0x7e ;
V_328 = ( 0xffff << 0 ) ;
V_329 = 0 ;
break;
case ( 0x1 << 12 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7c :
0x7f ;
V_328 = ( 0xffff << 0 ) ;
V_329 = 0 ;
break;
case ( 0x3 << 13 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x348 :
0x349 ;
V_328 = ( 0xff << 0 ) ;
V_329 = 0 ;
break;
case ( 0x1 << 13 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x348 :
0x349 ;
V_328 = ( 0xf << 0 ) ;
V_329 = 0 ;
break;
default:
V_12 = 0xffff ;
break;
}
} else if ( V_323 ==
V_331 ) {
switch ( V_319 ) {
case ( 0x1 << 1 ) :
V_325 = ( V_324 == 0 ) ? 0x342 :
0x343 ;
V_326 = ( V_324 == 0 ) ? 0x340 :
0x341 ;
V_328 = ( 0x1 << 1 ) ;
V_329 = 1 ;
break;
case ( 0x1 << 3 ) :
V_325 = ( V_324 == 0 ) ? 0x342 :
0x343 ;
V_326 = ( V_324 == 0 ) ? 0x340 :
0x341 ;
V_328 = ( 0x1 << 3 ) ;
V_329 = 3 ;
break;
case ( 0x1 << 5 ) :
V_325 = ( V_324 == 0 ) ? 0x342 :
0x343 ;
V_326 = ( V_324 == 0 ) ? 0x340 :
0x341 ;
V_328 = ( 0x1 << 5 ) ;
V_329 = 5 ;
break;
case ( 0x1 << 4 ) :
V_325 = ( V_324 == 0 ) ? 0x342 :
0x343 ;
V_326 = ( V_324 == 0 ) ? 0x340 :
0x341 ;
V_328 = ( 0x1 << 4 ) ;
V_329 = 4 ;
break;
case ( 0x1 << 2 ) :
V_325 = ( V_324 == 0 ) ? 0x342 :
0x343 ;
V_326 = ( V_324 == 0 ) ? 0x340 :
0x341 ;
V_328 = ( 0x1 << 2 ) ;
V_329 = 2 ;
break;
case ( 0x1 << 7 ) :
V_325 = ( V_324 == 0 ) ? 0x342 :
0x343 ;
V_326 = ( V_324 == 0 ) ? 0x340 :
0x341 ;
V_328 = ( 0x7 << 8 ) ;
V_329 = 8 ;
break;
case ( 0x1 << 11 ) :
V_325 = ( V_324 == 0 ) ? 0x342 :
0x343 ;
V_326 = ( V_324 == 0 ) ? 0x340 :
0x341 ;
V_328 = ( 0x1 << 14 ) ;
V_329 = 14 ;
break;
case ( 0x1 << 10 ) :
V_325 = ( V_324 == 0 ) ? 0x342 :
0x343 ;
V_326 = ( V_324 == 0 ) ? 0x340 :
0x341 ;
V_328 = ( 0x1 << 13 ) ;
V_329 = 13 ;
break;
case ( 0x1 << 9 ) :
V_325 = ( V_324 == 0 ) ? 0x342 :
0x343 ;
V_326 = ( V_324 == 0 ) ? 0x340 :
0x341 ;
V_328 = ( 0x1 << 12 ) ;
V_329 = 12 ;
break;
case ( 0x1 << 8 ) :
V_325 = ( V_324 == 0 ) ? 0x342 :
0x343 ;
V_326 = ( V_324 == 0 ) ? 0x340 :
0x341 ;
V_328 = ( 0x1 << 11 ) ;
V_329 = 11 ;
break;
case ( 0x1 << 6 ) :
V_325 = ( V_324 == 0 ) ? 0x342 :
0x343 ;
V_326 = ( V_324 == 0 ) ? 0x340 :
0x341 ;
V_328 = ( 0x1 << 6 ) ;
V_329 = 6 ;
break;
case ( 0x1 << 0 ) :
V_325 = ( V_324 == 0 ) ? 0x342 :
0x343 ;
V_326 = ( V_324 == 0 ) ? 0x340 :
0x341 ;
V_328 = ( 0x1 << 0 ) ;
V_329 = 0 ;
break;
default:
V_12 = 0xffff ;
break;
}
} else if ( V_323 ==
V_332 ) {
switch ( V_319 ) {
case ( 0x1 << 3 ) :
V_325 = ( V_324 == 0 ) ? 0x346 :
0x347 ;
V_326 = ( V_324 == 0 ) ? 0x344 :
0x345 ;
V_328 = ( 0x1 << 3 ) ;
V_329 = 3 ;
break;
case ( 0x1 << 1 ) :
V_325 = ( V_324 == 0 ) ? 0x346 :
0x347 ;
V_326 = ( V_324 == 0 ) ? 0x344 :
0x345 ;
V_328 = ( 0x1 << 1 ) ;
V_329 = 1 ;
break;
case ( 0x1 << 0 ) :
V_325 = ( V_324 == 0 ) ? 0x346 :
0x347 ;
V_326 = ( V_324 == 0 ) ? 0x344 :
0x345 ;
V_328 = ( 0x1 << 0 ) ;
V_329 = 0 ;
break;
case ( 0x1 << 2 ) :
V_325 = ( V_324 == 0 ) ? 0x346 :
0x347 ;
V_326 = ( V_324 == 0 ) ? 0x344 :
0x345 ;
V_328 = ( 0x1 << 2 ) ;
V_329 = 2 ;
break;
case ( 0x1 << 4 ) :
V_325 = ( V_324 == 0 ) ? 0x346 :
0x347 ;
V_326 = ( V_324 == 0 ) ? 0x344 :
0x345 ;
V_328 = ( 0x1 << 4 ) ;
V_329 = 4 ;
break;
default:
V_12 = 0xffff ;
break;
}
}
if ( V_322 ) {
F_36 ( V_4 , V_325 , ~ V_327 ) ;
F_36 ( V_4 , V_326 , ~ V_328 ) ;
} else {
if ( ( V_321 == 0 )
|| ( V_321 & ( 1 << V_324 ) ) ) {
F_37 ( V_4 , V_325 , V_327 ) ;
if ( V_12 != 0xffff )
F_38 ( V_4 , V_326 ,
V_328 ,
( V_320 <<
V_329 ) ) ;
}
}
}
}
}
static void F_39 ( struct V_3 * V_4 )
{
T_3 V_333 ;
int V_311 ;
V_112 V_334 [ 2 ] ;
T_4 V_335 ;
T_2 V_336 [ 2 ] ;
T_2 V_337 [ 4 ] ;
if ( V_4 -> V_253 )
F_32 ( V_4 , true ) ;
if ( V_4 -> V_270 ) {
if ( ( F_12 ( V_4 -> V_41 ) ) ) {
V_334 [ 0 ] = 6 ;
V_334 [ 1 ] = 6 ;
} else {
V_335 = F_29 ( V_4 -> V_41 ) ;
V_334 [ 0 ] =
( V_112 )
F_40 ( ( ( V_338 [ 0 ] *
V_335 ) +
V_338 [ 1 ] ) , 13 ) ;
V_334 [ 1 ] =
( V_112 )
F_40 ( ( ( V_339 [ 0 ] *
V_335 ) +
V_339 [ 1 ] ) , 13 ) ;
}
} else {
V_334 [ 0 ] = 0 ;
V_334 [ 1 ] = 0 ;
}
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ; V_333 ++ ) {
if ( V_4 -> V_271 ) {
V_337 [ 0 ] = V_340 [ 2 ] + V_334 [ V_333 ] ;
V_337 [ 1 ] = V_340 [ 3 ] + V_334 [ V_333 ] ;
V_337 [ 2 ] = V_340 [ 3 ] + V_334 [ V_333 ] ;
V_337 [ 3 ] = V_340 [ 3 ] + V_334 [ V_333 ] ;
} else {
for ( V_311 = 0 ; V_311 < 4 ; V_311 ++ )
V_337 [ V_311 ] =
V_340 [ V_311 ] +
V_334 [ V_333 ] ;
}
F_6 ( V_4 , V_333 , 4 , 8 , 16 , V_337 ) ;
V_336 [ V_333 ] =
( T_2 ) ( V_340 [ 2 ] + V_334 [ V_333 ] + 4 ) ;
}
F_38 ( V_4 , 0x1e , ( 0xff << 0 ) , ( V_336 [ 0 ] << 0 ) ) ;
F_38 ( V_4 , 0x34 , ( 0xff << 0 ) , ( V_336 [ 1 ] << 0 ) ) ;
if ( V_4 -> V_253 )
F_32 ( V_4 , false ) ;
}
static void
F_41 ( struct V_3 * V_4 , T_4 V_333 )
{
if ( V_333 == V_102 ) {
F_5 ( V_4 , 0x38 , 0x4 ) ;
if ( F_12 ( V_4 -> V_41 ) )
F_5 ( V_4 , 0x37 , 0x0060 ) ;
else
F_5 ( V_4 , 0x37 , 0x1080 ) ;
} else if ( V_333 == V_104 ) {
F_5 ( V_4 , 0x2ae , 0x4 ) ;
if ( F_12 ( V_4 -> V_41 ) )
F_5 ( V_4 , 0x2ad , 0x0060 ) ;
else
F_5 ( V_4 , 0x2ad , 0x1080 ) ;
}
}
static void F_42 ( struct V_3 * V_4 , T_4 V_341 )
{
T_4 V_342 , V_343 ;
V_342 = V_341 & 0x1 ;
V_343 = ( V_341 & 0x2 ) >> 1 ;
if ( ! V_342 )
F_41 ( V_4 , V_102 ) ;
if ( ! V_343 )
F_41 ( V_4 , V_104 ) ;
}
static void F_43 ( struct V_3 * V_4 )
{
V_108 V_344 [] = { 8 , 13 , 17 , 22 } ;
V_108 V_345 [] = { - 2 , 7 , 11 , 15 } ;
V_108 V_346 [] = { - 4 , - 1 , 2 , 5 , 5 , 5 , 5 , 5 , 5 , 5 } ;
V_108 V_347 [] = {
0x0 , 0x01 , 0x02 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 } ;
F_38 ( V_4 , 0x1c , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_38 ( V_4 , 0x32 , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_38 ( V_4 , 0x289 , ( 0xff << 0 ) , ( 0x46 << 0 ) ) ;
F_38 ( V_4 , 0x283 , ( 0xff << 0 ) , ( 0x3c << 0 ) ) ;
F_38 ( V_4 , 0x280 , ( 0xff << 0 ) , ( 0x3c << 0 ) ) ;
F_6 ( V_4 , V_348 , 4 , 0x8 , 8 ,
V_344 ) ;
F_6 ( V_4 , V_349 , 4 , 0x8 , 8 ,
V_344 ) ;
F_6 ( V_4 , V_348 , 4 , 0x10 , 8 ,
V_345 ) ;
F_6 ( V_4 , V_349 , 4 , 0x10 , 8 ,
V_345 ) ;
F_6 ( V_4 , V_348 , 10 , 0x20 , 8 ,
V_346 ) ;
F_6 ( V_4 , V_349 , 10 , 0x20 , 8 ,
V_346 ) ;
F_6 ( V_4 , V_350 , 10 , 0x20 , 8 ,
V_347 ) ;
F_6 ( V_4 , V_351 , 10 , 0x20 , 8 ,
V_347 ) ;
F_5 ( V_4 , 0x37 , 0x74 ) ;
F_5 ( V_4 , 0x2ad , 0x74 ) ;
F_5 ( V_4 , 0x38 , 0x18 ) ;
F_5 ( V_4 , 0x2ae , 0x18 ) ;
F_5 ( V_4 , 0x2b , 0xe8 ) ;
F_5 ( V_4 , 0x41 , 0xe8 ) ;
if ( F_44 ( V_4 -> V_41 ) ) {
F_38 ( V_4 , 0x300 , ( 0x3f << 0 ) , ( 0x12 << 0 ) ) ;
F_38 ( V_4 , 0x301 , ( 0x3f << 0 ) , ( 0x12 << 0 ) ) ;
} else {
F_38 ( V_4 , 0x300 , ( 0x3f << 0 ) , ( 0x10 << 0 ) ) ;
F_38 ( V_4 , 0x301 , ( 0x3f << 0 ) , ( 0x10 << 0 ) ) ;
}
}
static void F_45 ( struct V_3 * V_4 )
{
T_2 V_352 ;
V_108 V_353 [] = { 9 , 14 , 19 , 24 } ;
V_108 * V_344 = NULL ;
V_108 * V_354 = NULL ;
V_108 * V_345 = NULL ;
V_108 V_355 [] = { - 9 , - 6 , - 3 , 0 , 3 , 3 , 3 , 3 , 3 , 3 } ;
V_108 * V_346 ;
V_108 V_356 [] = { 0 , 1 , 2 , 3 , 4 , 4 , 4 , 4 , 4 , 4 } ;
V_108 * V_347 ;
T_2 V_357 [] = { 0x624f , 0x624f } ;
T_2 * V_358 ;
T_2 V_359 ;
T_2 V_360 ;
T_2 V_361 = 0 ;
T_2 V_362 ;
T_2 V_363 ;
T_2 V_364 ;
T_4 V_365 = 0 ;
T_4 V_366 ;
T_2 V_367 = 0 ;
T_4 V_368 ;
T_2 V_369 ;
V_108 V_370 = 0 , V_371 = 0 ;
T_4 V_372 = 0 ;
F_38 ( V_4 , 0x1c , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_38 ( V_4 , 0x32 , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
V_352 = F_3 ( V_4 , 0x09 ) & V_373 ;
if ( V_352 == 0 ) {
V_344 = V_353 ;
F_6 ( V_4 , V_348 , 4 , 8 , 8 ,
V_344 ) ;
F_6 ( V_4 , V_349 , 4 , 8 , 8 ,
V_344 ) ;
F_38 ( V_4 , 0x283 , ( 0xff << 0 ) , ( 0x40 << 0 ) ) ;
if ( F_34 ( V_4 -> V_41 ) ) {
F_38 ( V_4 , 0x280 , ( 0xff << 0 ) , ( 0x3e << 0 ) ) ;
F_38 ( V_4 , 0x283 , ( 0xff << 0 ) , ( 0x3e << 0 ) ) ;
}
F_38 ( V_4 , 0x289 , ( 0xff << 0 ) , ( 0x46 << 0 ) ) ;
if ( F_44 ( V_4 -> V_41 ) ) {
F_38 ( V_4 , 0x300 , ( 0x3f << 0 ) , ( 13 << 0 ) ) ;
F_38 ( V_4 , 0x301 , ( 0x3f << 0 ) , ( 13 << 0 ) ) ;
}
} else {
V_359 = 0x9e ;
V_360 = 0x9e ;
V_362 = 0x24 ;
V_363 = 0x8a ;
V_364 = 8 ;
V_358 = V_357 ;
V_346 = V_355 ;
V_347 = V_356 ;
V_369 = F_46 ( F_29 ( V_4 -> V_41 ) ) ;
if ( F_44 ( V_4 -> V_41 ) ) {
V_368 = 25 ;
V_361 = 0x82 ;
if ( ( V_369 <= 5080 ) || ( V_369 == 5825 ) ) {
V_108 V_374 [] = { 11 , 16 , 20 , 24 } ;
V_108 V_375 [] = {
11 , 17 , 22 , 25 } ;
V_108 V_376 [] = { - 1 , 6 , 10 , 14 } ;
V_366 = 0x3e ;
V_344 = V_374 ;
V_354 = V_375 ;
V_345 = V_376 ;
} else if ( ( V_369 >= 5500 ) && ( V_369 <= 5700 ) ) {
V_108 V_374 [] = { 11 , 17 , 21 , 25 } ;
V_108 V_375 [] = {
12 , 18 , 22 , 26 } ;
V_108 V_376 [] = { 1 , 8 , 12 , 16 } ;
V_366 = 0x45 ;
V_362 = 0x14 ;
V_367 = 0xff ;
V_372 = 1 ;
V_344 = V_374 ;
V_354 = V_375 ;
V_345 = V_376 ;
} else {
V_108 V_374 [] = { 12 , 18 , 22 , 26 } ;
V_108 V_375 [] = {
12 , 18 , 22 , 26 } ;
V_108 V_376 [] = { - 1 , 6 , 10 , 14 } ;
V_366 = 0x41 ;
V_344 = V_374 ;
V_354 = V_375 ;
V_345 = V_376 ;
}
if ( V_369 <= 4920 ) {
V_370 = 5 ;
V_371 = 5 ;
} else if ( ( V_369 > 4920 ) && ( V_369 <= 5320 ) ) {
V_370 = 3 ;
V_371 = 5 ;
} else if ( ( V_369 > 5320 ) && ( V_369 <= 5700 ) ) {
V_370 = 3 ;
V_371 = 2 ;
} else {
V_370 = 4 ;
V_371 = 0 ;
}
} else {
V_366 = 0x3a ;
V_365 = 0x3a ;
V_368 = 20 ;
if ( ( V_369 >= 4920 ) && ( V_369 <= 5320 ) ) {
V_370 = 4 ;
V_371 = 5 ;
} else if ( ( V_369 > 5320 ) && ( V_369 <= 5550 ) ) {
V_370 = 4 ;
V_371 = 2 ;
} else {
V_370 = 5 ;
V_371 = 3 ;
}
}
F_5 ( V_4 , 0x20 , V_359 ) ;
F_5 ( V_4 , 0x2a7 , V_359 ) ;
F_6 ( V_4 , V_316 ,
V_4 -> V_10 . V_273 , 0x106 , 16 ,
V_358 ) ;
F_5 ( V_4 , 0x22 , V_360 ) ;
F_5 ( V_4 , 0x2a9 , V_360 ) ;
F_5 ( V_4 , 0x36 , V_362 ) ;
F_5 ( V_4 , 0x2ac , V_362 ) ;
F_5 ( V_4 , 0x37 , V_363 ) ;
F_5 ( V_4 , 0x2ad , V_363 ) ;
F_5 ( V_4 , 0x38 , V_364 ) ;
F_5 ( V_4 , 0x2ae , V_364 ) ;
F_6 ( V_4 , V_348 , 10 , 0x20 , 8 ,
V_346 ) ;
F_6 ( V_4 , V_349 , 10 , 0x20 , 8 ,
V_346 ) ;
F_6 ( V_4 , V_350 , 10 , 0x20 , 8 ,
V_347 ) ;
F_6 ( V_4 , V_351 , 10 , 0x20 , 8 ,
V_347 ) ;
F_38 ( V_4 , 0x283 , ( 0xff << 0 ) , ( V_366 << 0 ) ) ;
if ( V_372 == 1 ) {
F_5 ( V_4 , 0x2b , V_367 ) ;
F_5 ( V_4 , 0x41 , V_367 ) ;
}
F_38 ( V_4 , 0x300 , ( 0x3f << 0 ) , ( V_368 << 0 ) ) ;
F_38 ( V_4 , 0x301 , ( 0x3f << 0 ) , ( V_368 << 0 ) ) ;
F_38 ( V_4 , 0x2e4 ,
( 0x3f << 0 ) , ( V_370 << 0 ) ) ;
F_38 ( V_4 , 0x2e4 ,
( 0x3f << 6 ) , ( V_371 << 6 ) ) ;
if ( F_44 ( V_4 -> V_41 ) ) {
F_6 ( V_4 , V_348 , 4 , 8 , 8 ,
V_344 ) ;
F_6 ( V_4 , V_349 , 4 , 8 , 8 ,
V_354 ) ;
F_6 ( V_4 , V_348 , 4 , 0x10 ,
8 , V_345 ) ;
F_6 ( V_4 , V_349 , 4 , 0x10 ,
8 , V_345 ) ;
F_5 ( V_4 , 0x24 , V_361 ) ;
F_5 ( V_4 , 0x2ab , V_361 ) ;
} else {
F_38 ( V_4 , 0x280 , ( 0xff << 0 ) , ( V_365 << 0 ) ) ;
}
}
}
static void F_47 ( struct V_3 * V_4 )
{
T_2 V_377 , V_378 , V_352 ;
int V_311 ;
T_4 V_379 [] = {
V_380 ,
V_381 ,
V_382
} ;
T_4 V_383 [] = { 10 , 30 , 1 } ;
V_108 V_384 [] = { 7 , 11 , 16 , 23 } ;
V_108 V_385 [] = { 8 , 12 , 17 , 25 } ;
V_108 V_386 [] = { 9 , 13 , 18 , 26 } ;
V_108 V_387 [] = { 8 , 13 , 18 , 25 } ;
V_108 V_388 [] = { 10 , 14 , 19 , 27 } ;
V_108 V_389 [] = { 7 , 11 , 17 , 23 } ;
V_108 V_390 [] = { 8 , 12 , 18 , 23 } ;
V_108 V_391 [] = { 6 , 10 , 16 , 21 } ;
V_108 V_392 [] = { 6 , 10 , 16 , 21 } ;
V_108 * V_344 = NULL ;
V_108 V_393 [] = { - 5 , 6 , 10 , 14 } ;
V_108 V_394 [] = { - 3 , 7 , 11 , 16 } ;
V_108 V_395 [] = { - 5 , 6 , 10 , 14 } ;
V_108 V_396 [] = { - 5 , 6 , 10 , 15 } ;
V_108 V_397 [] = { - 6 , 2 , 6 , 10 } ;
V_108 V_398 [] = { - 5 , 2 , 6 , 10 } ;
V_108 V_399 [] = { - 7 , 0 , 4 , 8 } ;
V_108 V_400 [] = { - 7 , 0 , 4 , 8 } ;
V_108 * V_345 = NULL ;
V_108 V_401 [] = {
0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A } ;
V_108 V_402 [] = {
0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 } ;
V_108 V_403 [] = {
0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d } ;
V_108 V_404 [] = {
0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d } ;
V_108 V_405 [] = {
0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d } ;
V_108 * V_346 ;
V_108 V_406 [] = {
0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 } ;
V_108 V_407 [] = {
0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 } ;
V_108 V_408 [] = {
0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 } ;
V_108 V_409 [] = {
0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 } ;
V_108 V_410 [] = {
0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 } ;
V_108 * V_347 ;
V_108 V_411 [] = { 0x00 , 0x06 , 0x0c , 0x12 , 0x12 , 0x12 } ;
V_108 V_412 [] = { 0x00 , 0x01 , 0x02 , 0x03 , 0x03 , 0x03 } ;
T_2 V_413 [] = { 0x613f , 0x613f , 0x613f , 0x613f } ;
T_2 V_414 [] = { 0x513f , 0x513f , 0x513f , 0x513f } ;
T_2 V_415 [] = { 0x413f , 0x413f , 0x413f , 0x413f } ;
T_2 V_416 [] = {
0x013f , 0x013f , 0x013f , 0x013f } ;
T_2 V_417 [] = { 0x513f , 0x513f } ;
T_2 V_418 [] = { 0x413f , 0x413f } ;
T_2 V_419 [] = { 0x113f , 0x113f } ;
T_2 V_420 [] = { 0x516f , 0x516f , 0x516f , 0x516f } ;
T_2 V_421 [] = { 0x614f , 0x614f , 0x614f , 0x614f } ;
T_2 V_422 [] = {
0x314f , 0x314f , 0x314f , 0x314f } ;
T_2 V_423 [] = { 0x714f , 0x714f , 0x714f , 0x714f } ;
T_2 V_424 [] = { 0x714f , 0x714f } ;
T_2 * V_358 ;
T_2 V_425 = 0x627e ;
T_2 V_426 = 0x527e ;
T_2 V_427 = 0x427e ;
T_2 V_428 = 0x027e ;
T_2 V_429 = 0x527e ;
T_2 V_430 = 0x427e ;
T_2 V_431 = 0x127e ;
T_2 V_432 = 0x52de ;
T_2 V_433 = 0x629e ;
T_2 V_434 = 0x329e ;
T_2 V_435 = 0x729e ;
T_2 V_436 = 0x729e ;
T_2 V_359 ;
T_2 V_437 = 0x107e ;
T_2 V_438 = 0x007e ;
T_2 V_439 = 0x1076 ;
T_2 V_440 = 0x007e ;
T_2 V_441 = 0x00de ;
T_2 V_442 = 0x029e ;
T_2 V_443 = 0x029e ;
T_2 V_444 = 0x029e ;
T_2 V_360 ;
T_2 V_445 = 0x0066 ;
T_2 V_446 = 0x00ca ;
T_2 V_447 = 0x1084 ;
T_2 V_448 = 0x2084 ;
T_2 V_449 = 0x2084 ;
T_2 V_361 = 0 ;
T_2 V_450 = 0x0074 ;
T_2 V_451 [] = {
0x0062 , 0x0064 , 0x006a , 0x106a , 0x106c , 0x1074 , 0x107c , 0x207c
} ;
T_2 V_452 [] = {
0x106a , 0x106c , 0x1074 , 0x107c , 0x007e , 0x107e , 0x207e , 0x307e
} ;
T_2 V_453 = 0x1074 ;
T_2 V_454 = 0x00cc ;
T_2 V_455 = 0x0086 ;
T_2 V_456 = 0x2086 ;
T_2 V_457 = 0x2086 ;
T_2 V_363 ;
T_4 V_458 = 0x18 ;
T_4 V_459 = 0x18 ;
T_4 V_460 = 0x18 ;
T_4 V_461 = 0x1e ;
T_4 V_462 = 0x24 ;
T_4 V_463 = 0x24 ;
T_4 V_464 = 0x24 ;
T_4 V_465 ;
T_4 V_466 = 0x18 ;
T_4 V_467 = 0x18 ;
T_4 V_468 = 0x18 ;
T_4 V_469 = 0x1e ;
T_4 V_470 = 0x24 ;
T_4 V_471 = 0x24 ;
T_4 V_472 = 0x24 ;
T_4 V_365 = 0 ;
T_4 V_473 = 0x18 ;
T_4 V_474 = 0x18 ;
T_4 V_475 = 0x18 ;
T_4 V_476 = 0x1e ;
T_4 V_477 = 0x24 ;
T_4 V_478 = 0x24 ;
T_4 V_479 = 0x24 ;
T_4 V_480 = 0x2d ;
T_4 V_366 ;
T_2 V_481 = 0x20d ;
T_2 V_482 = 0x1a1 ;
T_2 V_483 = 0x1d0 ;
T_2 V_484 = 0x1d0 ;
T_2 V_485 = 0x1a1 ;
T_2 V_486 = 0x107 ;
T_2 V_487 = 0x0a9 ;
T_2 V_488 = 0x0f0 ;
T_2 V_367 = 0 ;
T_4 V_489 = 5 ;
T_4 V_490 = 9 ;
T_4 V_491 = 5 ;
T_4 V_492 = 25 , V_368 ;
T_4 V_493 = 0x50 ;
T_4 V_494 = 0x50 ;
T_4 V_495 = 0x90 ;
T_4 V_496 = 0x90 ;
T_4 V_497 ;
T_2 V_337 [ 21 ] ;
T_4 V_231 ;
V_231 = ( F_28 ( V_4 -> V_41 ) ) ? V_4 -> V_43 . V_231 :
V_4 -> V_42 . V_231 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_4 -> V_10 . V_289 == 5 ) {
F_43 ( V_4 ) ;
} else if ( V_4 -> V_10 . V_289 == 7 ) {
F_45 ( V_4 ) ;
F_38 ( V_4 , 0x283 , ( 0xff << 0 ) , ( 0x44 << 0 ) ) ;
F_38 ( V_4 , 0x280 , ( 0xff << 0 ) , ( 0x44 << 0 ) ) ;
} else if ( ( V_4 -> V_10 . V_289 == 3 )
|| ( V_4 -> V_10 . V_289 == 8 ) ) {
F_45 ( V_4 ) ;
if ( V_4 -> V_10 . V_289 == 8 ) {
F_38 ( V_4 , 0x283 ,
( 0xff << 0 ) , ( 0x44 << 0 ) ) ;
F_38 ( V_4 , 0x280 ,
( 0xff << 0 ) , ( 0x44 << 0 ) ) ;
}
} else {
F_45 ( V_4 ) ;
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_38 ( V_4 , 0xa0 , ( 0x1 << 6 ) , ( 1 << 6 ) ) ;
F_38 ( V_4 , 0x1c , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_38 ( V_4 , 0x32 , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
V_352 =
F_3 ( V_4 , 0x09 ) & V_373 ;
if ( V_352 == 0 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
if ( V_4 -> V_10 . V_289 == 11 ) {
V_344 = V_388 ;
V_345 = V_396 ;
V_358 =
V_418 ;
V_359 =
V_430 ;
V_360 =
V_440 ;
V_363 =
V_453 ;
V_367 = V_484 ;
V_368 = V_491 ;
V_465 = V_460 ;
V_365 = V_468 ;
V_366 = V_475 ;
V_497 = V_494 ;
} else {
V_344 = V_387 ;
V_345 = V_395 ;
if ( V_4 -> V_61 -> V_498 & V_499 ) {
V_358 =
V_419 ;
V_359 =
V_431 ;
} else {
V_358 =
V_417 ;
V_359 =
V_429 ;
}
V_360 =
V_440 ;
switch ( V_231 ) {
case 0 :
V_363 =
V_452
[ 0 ] ;
break;
case 1 :
V_363 =
V_452
[ 1 ] ;
break;
case 2 :
V_363 =
V_452
[ 2 ] ;
break;
case 3 :
default:
V_363 =
V_452
[ 3 ] ;
break;
case 4 :
V_363 =
V_452
[ 4 ] ;
break;
case 5 :
V_363 =
V_452
[ 5 ] ;
break;
case 6 :
V_363 =
V_452
[ 6 ] ;
break;
case 7 :
V_363 =
V_452
[ 7 ] ;
break;
}
V_367 = V_484 ;
V_368 = V_491 ;
V_465 = V_460 ;
V_365 = V_468 ;
V_366 = V_475 ;
V_497 = V_493 ;
}
} else if ( F_24 ( V_4 -> V_10 . V_11 , 5 ) ) {
V_344 = V_386 ;
V_345 = V_394 ;
if ( V_4 -> V_61 -> V_498 & V_499 ) {
V_358 =
V_416 ;
V_359 =
V_428 ;
} else {
V_358 = V_415 ;
V_359 = V_427 ;
}
V_360 = V_439 ;
switch ( V_231 ) {
case 0 :
V_363 =
V_451 [ 0 ] ;
break;
case 1 :
V_363 =
V_451 [ 1 ] ;
break;
case 2 :
V_363 =
V_451 [ 2 ] ;
break;
case 3 :
V_363 =
V_451 [ 3 ] ;
break;
case 4 :
V_363 =
V_451 [ 4 ] ;
break;
case 5 :
V_363 =
V_451 [ 5 ] ;
break;
case 6 :
V_363 =
V_451 [ 6 ] ;
break;
case 7 :
V_363 =
V_451 [ 7 ] ;
break;
default:
V_363 =
V_451 [ 3 ] ;
break;
}
V_367 = V_483 ;
V_368 = V_490 ;
V_465 = V_459 ;
V_365 = V_467 ;
V_366 = V_474 ;
V_497 = V_493 ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_344 = V_385 ;
V_345 = V_393 ;
V_358 = V_414 ;
V_359 = V_426 ;
V_360 = V_438 ;
V_363 = V_450 ;
V_367 = V_482 ;
V_368 = V_489 ;
V_465 = V_458 ;
V_365 = V_466 ;
V_366 = V_473 ;
V_497 = V_493 ;
} else {
V_344 = V_384 ;
V_345 = V_393 ;
V_358 = V_413 ;
V_359 = V_425 ;
V_360 = V_437 ;
V_363 = V_450 ;
V_367 = V_481 ;
V_368 = V_489 ;
V_465 = V_458 ;
V_365 = V_466 ;
V_366 = V_473 ;
V_497 = V_493 ;
}
V_346 = V_401 ;
V_347 = V_406 ;
V_361 = V_445 ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
V_344 = V_392 ;
V_345 = V_400 ;
V_346 = V_405 ;
V_347 = V_410 ;
V_358 = V_424 ;
V_359 = V_436 ;
V_360 = V_444 ;
V_361 = V_449 ;
V_363 = V_457 ;
V_465 = V_464 ;
V_365 = V_472 ;
if ( ( V_4 -> V_10 . V_289 == 11 ) &&
( F_34 ( V_4 -> V_41 ) == 0 ) )
V_366 = V_480 ;
else
V_366 = V_479 ;
V_367 = V_488 ;
V_497 = V_496 ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 5 ) ) {
V_344 = V_391 ;
V_345 = V_399 ;
V_346 = V_404 ;
V_347 = V_409 ;
V_358 = V_423 ;
V_359 = V_435 ;
V_360 = V_443 ;
V_361 = V_448 ;
V_363 = V_456 ;
V_465 = V_463 ;
V_365 = V_471 ;
V_366 = V_478 ;
V_367 = V_487 ;
V_497 = V_495 ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_344 = V_390 ;
V_345 = V_398 ;
V_346 = V_403 ;
V_347 = V_408 ;
if ( V_4 -> V_61 -> V_498 & V_500 ) {
V_358 =
V_422 ;
V_359 =
V_434 ;
} else {
V_358 = V_421 ;
V_359 = V_433 ;
}
V_360 = V_442 ;
V_361 = V_447 ;
V_363 = V_455 ;
V_465 = V_462 ;
V_365 = V_470 ;
V_366 = V_477 ;
V_367 = V_486 ;
V_497 = V_493 ;
} else {
V_344 = V_389 ;
V_345 = V_397 ;
V_346 = V_402 ;
V_347 = V_407 ;
V_358 = V_420 ;
V_359 = V_432 ;
V_360 = V_441 ;
V_361 = V_446 ;
V_363 = V_454 ;
V_465 = V_461 ;
V_365 = V_469 ;
V_366 = V_476 ;
V_367 = V_485 ;
V_497 = V_493 ;
}
V_368 = V_492 ;
}
F_48 ( V_4 ,
( V_501 |
V_502 ) , 0x17 ) ;
F_48 ( V_4 ,
( V_501 |
V_503 ) , 0x17 ) ;
F_48 ( V_4 , ( V_504 | V_502 ) ,
0xf0 ) ;
F_48 ( V_4 , ( V_504 | V_503 ) ,
0xf0 ) ;
F_48 ( V_4 , ( V_505 | V_502 ) ,
0x0 ) ;
F_48 ( V_4 , ( V_505 | V_503 ) ,
0x0 ) ;
F_48 ( V_4 , ( V_506 | V_502 ) ,
V_497 ) ;
F_48 ( V_4 , ( V_506 | V_503 ) ,
V_497 ) ;
F_48 ( V_4 ,
( V_507 |
V_502 ) , 0x17 ) ;
F_48 ( V_4 ,
( V_507 |
V_503 ) , 0x17 ) ;
F_48 ( V_4 , ( V_508 | V_502 ) ,
0xFF ) ;
F_48 ( V_4 , ( V_508 | V_503 ) ,
0xFF ) ;
F_6 ( V_4 , V_348 , 4 , 8 ,
8 , V_344 ) ;
F_6 ( V_4 , V_349 , 4 , 8 ,
8 , V_344 ) ;
F_6 ( V_4 , V_348 , 4 , 0x10 ,
8 , V_345 ) ;
F_6 ( V_4 , V_349 , 4 , 0x10 ,
8 , V_345 ) ;
F_6 ( V_4 , V_348 , 10 , 0x20 ,
8 , V_346 ) ;
F_6 ( V_4 , V_349 , 10 , 0x20 ,
8 , V_346 ) ;
F_6 ( V_4 , V_350 , 10 , 0x20 ,
8 , V_347 ) ;
F_6 ( V_4 , V_351 , 10 , 0x20 ,
8 , V_347 ) ;
F_6 ( V_4 , V_348 , 6 , 0x40 ,
8 , & V_411 ) ;
F_6 ( V_4 , V_349 , 6 , 0x40 ,
8 , & V_411 ) ;
F_6 ( V_4 , V_350 , 6 , 0x40 ,
8 , & V_412 ) ;
F_6 ( V_4 , V_351 , 6 , 0x40 ,
8 , & V_412 ) ;
F_5 ( V_4 , 0x20 , V_359 ) ;
F_5 ( V_4 , 0x2a7 , V_359 ) ;
F_6 ( V_4 , V_316 ,
V_4 -> V_10 . V_273 , 0x106 , 16 ,
V_358 ) ;
F_5 ( V_4 , 0x22 , V_360 ) ;
F_5 ( V_4 , 0x2a9 , V_360 ) ;
F_5 ( V_4 , 0x24 , V_361 ) ;
F_5 ( V_4 , 0x2ab , V_361 ) ;
F_5 ( V_4 , 0x37 , V_363 ) ;
F_5 ( V_4 , 0x2ad , V_363 ) ;
F_38 ( V_4 , 0x27d , ( 0xff << 0 ) , ( V_465 << 0 ) ) ;
F_38 ( V_4 , 0x280 , ( 0xff << 0 ) , ( V_365 << 0 ) ) ;
F_38 ( V_4 , 0x283 , ( 0xff << 0 ) , ( V_366 << 0 ) ) ;
F_5 ( V_4 , 0x2b , V_367 ) ;
F_5 ( V_4 , 0x41 , V_367 ) ;
F_38 ( V_4 , 0x27 , ( 0x3f << 0 ) , ( V_368 << 0 ) ) ;
F_38 ( V_4 , 0x3d , ( 0x3f << 0 ) , ( V_368 << 0 ) ) ;
F_5 ( V_4 , 0x150 , 0x809c ) ;
} else {
F_38 ( V_4 , 0x1c , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_38 ( V_4 , 0x32 , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_5 ( V_4 , 0x2b , 0x84 ) ;
F_5 ( V_4 , 0x41 , 0x84 ) ;
if ( F_44 ( V_4 -> V_41 ) ) {
F_5 ( V_4 , 0x6b , 0x2b ) ;
F_5 ( V_4 , 0x6c , 0x2b ) ;
F_5 ( V_4 , 0x6d , 0x9 ) ;
F_5 ( V_4 , 0x6e , 0x9 ) ;
}
V_377 = V_509 - 4 ;
F_38 ( V_4 , 0x27 , ( 0x3f << 0 ) , ( V_377 << 0 ) ) ;
F_38 ( V_4 , 0x3d , ( 0x3f << 0 ) , ( V_377 << 0 ) ) ;
if ( F_44 ( V_4 -> V_41 ) ) {
F_38 ( V_4 , 0x1c , ( 0x1f << 0 ) , ( 0x1 << 0 ) ) ;
F_38 ( V_4 , 0x32 , ( 0x1f << 0 ) , ( 0x1 << 0 ) ) ;
F_38 ( V_4 , 0x1d , ( 0x1f << 0 ) , ( 0x1 << 0 ) ) ;
F_38 ( V_4 , 0x33 , ( 0x1f << 0 ) , ( 0x1 << 0 ) ) ;
}
F_5 ( V_4 , 0x150 , 0x809c ) ;
if ( V_4 -> V_270 )
if ( ( F_12 ( V_4 -> V_41 ) ) &&
( F_34 ( V_4 -> V_41 ) ) )
V_378 = 4 ;
else
V_378 = 5 ;
else if ( F_34 ( V_4 -> V_41 ) )
V_378 = 6 ;
else
V_378 = 7 ;
F_38 ( V_4 , 0x20 , ( 0x1f << 7 ) , ( V_378 << 7 ) ) ;
F_38 ( V_4 , 0x36 , ( 0x1f << 7 ) , ( V_378 << 7 ) ) ;
for ( V_311 = 0 ; V_311 < 4 ; V_311 ++ )
V_337 [ V_311 ] = ( V_378 << 8 ) | 0x7c ;
F_6 ( V_4 , 7 , 4 , 0x106 , 16 , V_337 ) ;
F_39 ( V_4 ) ;
if ( V_4 -> V_271 ) {
V_337 [ 0 ] = 0 ;
V_337 [ 1 ] = 1 ;
V_337 [ 2 ] = 1 ;
V_337 [ 3 ] = 1 ;
F_6 ( V_4 , 2 , 4 , 8 , 16 , V_337 ) ;
F_6 ( V_4 , 3 , 4 , 8 , 16 , V_337 ) ;
for ( V_311 = 0 ; V_311 < 4 ; V_311 ++ )
V_337 [ V_311 ] = ( V_378 << 8 ) | 0x74 ;
F_6 ( V_4 , 7 , 4 , 0x106 , 16 , V_337 ) ;
}
if ( F_24 ( V_4 -> V_10 . V_11 , 2 ) ) {
for ( V_311 = 0 ; V_311 < 21 ; V_311 ++ )
V_337 [ V_311 ] = 3 * V_311 ;
F_6 ( V_4 , 0 , 21 , 32 , 16 , V_337 ) ;
F_6 ( V_4 , 1 , 21 , 32 , 16 , V_337 ) ;
for ( V_311 = 0 ; V_311 < 21 ; V_311 ++ )
V_337 [ V_311 ] = ( T_2 ) V_311 ;
F_6 ( V_4 , 2 , 21 , 32 , 16 , V_337 ) ;
F_6 ( V_4 , 3 , 21 , 32 , 16 , V_337 ) ;
}
F_31 ( V_4 , V_510 ,
V_379 ,
V_383 ,
sizeof( V_379 ) /
sizeof( V_379 [ 0 ] ) ) ;
F_38 ( V_4 , 0x153 , ( 0xff << 8 ) , ( 90 << 8 ) ) ;
if ( F_12 ( V_4 -> V_41 ) )
F_38 ( V_4 ,
( V_14 + V_511 ) ,
0x7f , 0x4 ) ;
}
}
static void F_49 ( struct V_3 * V_4 )
{
T_4 V_512 [] = {
V_513 ,
V_514 ,
V_515 ,
V_381 ,
V_516 ,
V_517 ,
V_518
} ;
T_4 V_519 [] = { 8 , 6 , 6 , 2 , 4 , 60 , 1 } ;
T_4 V_520 [] = {
V_513 ,
V_518 ,
V_517 ,
V_516 ,
V_515 ,
V_514 ,
V_381
} ;
T_4 V_521 [] = { 8 , 6 , 2 , 4 , 4 , 6 , 1 } ;
T_4 V_522 [] = {
V_523 ,
V_524 ,
V_525 ,
V_526 ,
V_527 ,
V_528 ,
V_529 ,
V_313
} ;
T_4 V_530 [] = { 8 , 4 , 2 , 2 , 4 , 4 , 6 , 1 } ;
T_4 V_531 [] = {
V_532 ,
V_528 ,
V_527 ,
V_529 ,
V_526 ,
V_525 ,
V_524 ,
V_523 ,
V_313
} ;
T_4 V_533 [] = { 8 , 6 , 6 , 4 , 4 , 18 , 42 , 1 , 1 } ;
T_4 V_534 [] = {
V_532 ,
V_528 ,
V_527 ,
V_529 ,
V_526 ,
V_525 ,
V_535 ,
V_524 ,
V_313
} ;
T_4 V_536 [] = { 8 , 6 , 6 , 4 , 4 , 16 , 43 , 1 , 1 } ;
T_2 V_537 [] = { 0x10f , 0x10f } ;
V_112 V_538 , V_539 , V_540 ;
V_112 V_541 , V_542 , V_543 ;
T_1 V_544 , V_545 , V_546 ,
V_547 ;
T_4 V_548 = 0 ;
T_2 V_549 = 0x0002 ;
T_2 V_550 [] = { 0x8e , 0x96 , 0x96 , 0x96 } ;
T_2 V_551 [] = { 0x8f , 0x9f , 0x9f , 0x96 } ;
T_2 V_552 [] = { 0xa2 , 0xb4 , 0xb4 , 0x89 } ;
T_2 V_553 [] = { 0xa2 , 0xb4 , 0xb4 , 0x89 } ;
T_2 * V_554 ;
T_2 V_555 [] = { 0x02 , 0x02 , 0x02 , 0x02 } ;
T_2 V_556 [] = { 0x02 , 0x02 , 0x02 , 0x00 } ;
T_2 V_557 [] = { 0x02 , 0x02 , 0x02 , 0x00 } ;
T_2 * V_558 ;
T_2 V_559 [] = { 0xb4 , 0xb4 , 0xb4 , 0x24 } ;
T_2 V_560 [] = { 0x02 , 0x02 , 0x02 , 0x02 } ;
T_5 V_561 = 0x18d ;
T_5 V_562 = 20 ;
T_4 V_229 ;
T_4 V_231 ;
T_2 V_337 ;
T_2 V_563 = 0x20 ;
T_2 V_564 = 0x0 ;
T_2 V_565 = 0x77 ;
T_2 V_566 = 0x77 ;
T_2 V_567 = 0x77 ;
T_2 V_568 [] = { 0x77 , 0x11 , 0x11 } ;
T_2 V_569 [] = { 0x11 , 0x11 } ;
T_2 V_570 [] = { 0x11 , 0x11 } ;
T_2 V_571 = 0 ;
T_2 V_572 , V_573 ;
T_2 V_574 = 0 ;
T_2 V_575 = 0 ;
T_2 V_576 = 0 ;
T_2 V_577 = 0 ;
T_2 V_578 = 0 ;
T_2 V_579 = 0 ;
T_2 V_580 = 0 ;
T_2 V_581 = 0 ;
T_2 V_582 = 0 ;
T_2 V_583 = 0 ;
T_2 V_584 = 0 ;
T_2 V_585 = 0 ;
T_2 V_586 , V_587 , V_588 ;
T_2 V_589 = 0 ;
bool V_590 = false ;
T_2 V_369 ;
int V_591 ;
if ( F_28 ( V_4 -> V_41 ) )
F_50 ( V_4 , V_592 , 0 ) ;
else
F_50 ( V_4 , V_592 , 1 ) ;
if ( V_4 -> V_253 )
F_32 ( V_4 , true ) ;
F_37 ( V_4 , 0xb1 , V_593 | V_594 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_24 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_38 ( V_4 , 0x221 , ( 0x1 << 4 ) , ( 1 << 4 ) ) ;
F_38 ( V_4 , 0x160 , ( 0x7f << 0 ) , ( 32 << 0 ) ) ;
F_38 ( V_4 , 0x160 , ( 0x7f << 8 ) , ( 39 << 8 ) ) ;
F_38 ( V_4 , 0x161 , ( 0x7f << 0 ) , ( 46 << 0 ) ) ;
F_38 ( V_4 , 0x161 , ( 0x7f << 8 ) , ( 51 << 8 ) ) ;
F_38 ( V_4 , 0x162 , ( 0x7f << 0 ) , ( 55 << 0 ) ) ;
F_38 ( V_4 , 0x162 , ( 0x7f << 8 ) , ( 58 << 8 ) ) ;
F_38 ( V_4 , 0x163 , ( 0x7f << 0 ) , ( 60 << 0 ) ) ;
F_38 ( V_4 , 0x163 , ( 0x7f << 8 ) , ( 62 << 8 ) ) ;
F_38 ( V_4 , 0x164 , ( 0x7f << 0 ) , ( 62 << 0 ) ) ;
F_38 ( V_4 , 0x164 , ( 0x7f << 8 ) , ( 63 << 8 ) ) ;
F_38 ( V_4 , 0x165 , ( 0x7f << 0 ) , ( 63 << 0 ) ) ;
F_38 ( V_4 , 0x165 , ( 0x7f << 8 ) , ( 64 << 8 ) ) ;
F_38 ( V_4 , 0x166 , ( 0x7f << 0 ) , ( 64 << 0 ) ) ;
F_38 ( V_4 , 0x166 , ( 0x7f << 8 ) , ( 64 << 8 ) ) ;
F_38 ( V_4 , 0x167 , ( 0x7f << 0 ) , ( 64 << 0 ) ) ;
F_38 ( V_4 , 0x167 , ( 0x7f << 8 ) , ( 64 << 8 ) ) ;
}
if ( F_51 ( V_4 -> V_10 . V_11 , 8 ) ) {
F_5 ( V_4 , 0x23f , 0x1b0 ) ;
F_5 ( V_4 , 0x240 , 0x1b0 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 8 ) )
F_38 ( V_4 , 0xbd , ( 0xff << 0 ) , ( 114 << 0 ) ) ;
F_6 ( V_4 , V_595 , 1 , 0x00 , 16 ,
& V_549 ) ;
F_6 ( V_4 , V_595 , 1 , 0x10 , 16 ,
& V_549 ) ;
F_8 ( V_4 , V_596 ,
1 , 0 , 32 , & V_544 ) ;
V_544 = V_544 & 0xffffff ;
F_6 ( V_4 , V_596 ,
1 , 0 , 32 , & V_544 ) ;
F_6 ( V_4 , V_316 ,
2 , 0x15e , 16 ,
V_537 ) ;
F_6 ( V_4 , V_316 , 2 , 0x16e , 16 ,
V_537 ) ;
if ( F_52 ( V_4 ) )
F_31 ( V_4 , V_597 ,
V_534 ,
V_536 ,
sizeof
( V_534 ) /
sizeof
( V_534
[ 0 ] ) ) ;
F_38 ( V_4 , 0x299 , ( 0x3 << 14 ) , ( 0x1 << 14 ) ) ;
F_38 ( V_4 , 0x29d , ( 0x3 << 14 ) , ( 0x1 << 14 ) ) ;
V_583 = F_33 ( V_4 , 0x154 ) ;
V_584 = F_33 ( V_4 , 0x159 ) ;
V_585 = F_33 ( V_4 , 0x152 ) ;
if ( F_52 ( V_4 ) ) {
if ( ( ( V_4 -> V_10 . V_289 == 5 )
&& ( F_34 ( V_4 -> V_41 ) == 1 ) )
|| ( V_4 -> V_10 . V_289 == 7 )
|| ( V_4 -> V_10 . V_289 == 8 ) ) {
V_572 =
F_53 (
V_4 ,
V_598 ) ;
V_573 =
F_53 (
V_4 ,
V_599 ) ;
V_574 = V_572 ;
V_575 = V_573 ;
if ( ( V_4 -> V_10 . V_289 == 5 ) &&
( F_34 ( V_4 -> V_41 ) == 1 ) ) {
V_576 = V_572 ;
V_577 = V_573 ;
V_578 = 0xc ;
V_579 = 0xc ;
V_590 = true ;
} else if ( ( V_4 -> V_10 . V_289 == 7 )
|| ( V_4 -> V_10 . V_289 == 8 ) ) {
V_583 = 4 ;
V_585 = 1 ;
if ( F_12 ( V_4 -> V_41 ) ) {
V_576 = 0xc ;
V_577 = 0xc ;
V_578 = 0xa ;
V_579 = 0xa ;
} else {
V_576 = 0x14 ;
V_577 = 0x14 ;
V_578 = 0xf ;
V_579 = 0xf ;
}
V_590 = true ;
}
}
} else {
if ( V_4 -> V_10 . V_289 == 5 ) {
V_583 = 1 ;
V_584 = 3 ;
V_572 =
F_53 (
V_4 ,
V_598 ) ;
V_573 =
F_53 (
V_4 ,
V_599 ) ;
V_574 = V_572 ;
V_575 = V_573 ;
V_576 = 0x13 ;
V_577 = 0x11 ;
V_578 = 0x13 ;
V_579 = 0x11 ;
V_590 = true ;
}
}
if ( V_590 ) {
V_580 =
( V_574 << 8 ) |
( V_575 << 3 ) |
V_585 ;
V_581 =
( V_576 << 8 ) |
( V_577 << 3 ) |
V_583 ;
V_582 =
( V_578 << 8 ) |
( V_579 << 3 ) |
V_584 ;
for ( V_591 = 0 ; V_591 <= 1 ; V_591 ++ ) {
F_6 (
V_4 , V_316 ,
1 ,
0x152 + V_591 * 0x10 ,
16 ,
& V_580 ) ;
F_6 (
V_4 , V_316 ,
1 ,
0x153 + V_591 * 0x10 ,
16 ,
& V_581 ) ;
F_6 (
V_4 , V_316 ,
1 ,
0x154 + V_591 * 0x10 ,
16 ,
& V_581 ) ;
F_6 (
V_4 , V_316 ,
1 ,
0x155 + V_591 * 0x10 ,
16 ,
& V_582 ) ;
F_6 (
V_4 , V_316 ,
1 ,
0x156 + V_591 * 0x10 ,
16 ,
& V_582 ) ;
F_6 (
V_4 , V_316 ,
1 ,
0x157 + V_591 * 0x10 ,
16 ,
& V_582 ) ;
F_6 (
V_4 , V_316 ,
1 ,
0x158 + V_591 * 0x10 ,
16 ,
& V_582 ) ;
F_6 (
V_4 , V_316 ,
1 ,
0x159 + V_591 * 0x10 ,
16 ,
& V_582 ) ;
}
F_35 (
V_4 , ( 0x1 << 4 ) ,
1 , 0x3 , 0 ,
V_332 ) ;
}
F_5 ( V_4 , 0x32f , 0x3 ) ;
if ( ( V_4 -> V_10 . V_289 == 4 ) || ( V_4 -> V_10 . V_289 == 6 ) )
F_35 (
V_4 , ( 0x1 << 2 ) ,
1 , 0x3 , 0 ,
V_330 ) ;
if ( ( V_4 -> V_10 . V_289 == 3 ) || ( V_4 -> V_10 . V_289 == 4 ) ||
( V_4 -> V_10 . V_289 == 6 ) ) {
if ( ( V_4 -> V_61 -> V_69 >= 8 )
&& ( V_4 -> V_61 -> V_67 & V_600 ) )
V_571 = 1 ;
if ( V_571 ) {
F_48 ( V_4 , V_601 ,
0x5 ) ;
F_48 ( V_4 , V_602 ,
0x30 ) ;
F_48 ( V_4 , V_603 , 0x0 ) ;
F_54 ( V_4 ,
V_604 ,
0x1 ) ;
F_54 ( V_4 ,
V_605 ,
0x1 ) ;
V_586 = 0x1f ;
V_587 = 0x6f ;
V_588 = 0xaa ;
} else {
V_586 = 0x2b ;
V_587 = 0x7f ;
V_588 = 0xee ;
}
if ( F_12 ( V_4 -> V_41 ) ) {
for ( V_591 = 0 ; V_591 <= 1 ; V_591 ++ ) {
F_55 ( V_4 , V_606 , V_607 ,
V_591 , V_608 ,
V_586 ) ;
F_55 ( V_4 , V_606 , V_607 ,
V_591 , V_609 ,
V_587 ) ;
F_55 ( V_4 , V_606 , V_607 ,
V_591 ,
V_610 ,
V_588 ) ;
}
}
}
if ( F_52 ( V_4 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
if ( ( V_4 -> V_10 . V_289 == 3 )
|| ( V_4 -> V_10 . V_289 == 4 )
|| ( V_4 -> V_10 . V_289 == 6 ) )
V_589 = 0x7f ;
for ( V_591 = 0 ; V_591 <= 1 ; V_591 ++ ) {
if ( V_589 != 0 )
F_55 (
V_4 , V_606 ,
V_607 , V_591 ,
V_611 ,
V_589 ) ;
}
if ( V_4 -> V_10 . V_289 == 5 ) {
for ( V_591 = 0 ; V_591 <= 1 ;
V_591 ++ ) {
F_55 ( V_4 , V_606 ,
V_607 , V_591 ,
V_609 ,
0x13 ) ;
F_55 ( V_4 , V_606 ,
V_607 , V_591 ,
V_608 ,
0x1f ) ;
F_55 (
V_4 , V_606 ,
V_607 , V_591 ,
V_610 ,
0xee ) ;
F_55 ( V_4 , V_606 ,
V_607 , V_591 ,
V_612 ,
0x8a ) ;
F_55 (
V_4 , V_606 ,
V_607 , V_591 ,
V_613 ,
0x3e ) ;
}
} else if ( ( V_4 -> V_10 . V_289 == 7 )
|| ( V_4 -> V_10 . V_289 == 8 ) ) {
if ( F_34 ( V_4 -> V_41 ) ==
0 ) {
F_55 ( V_4 , V_606 ,
V_607 , 0 ,
V_608 ,
0x14 ) ;
F_55 ( V_4 , V_606 ,
V_607 , 1 ,
V_608 ,
0x12 ) ;
} else {
F_55 ( V_4 , V_606 ,
V_607 , 0 ,
V_608 ,
0x16 ) ;
F_55 ( V_4 , V_606 ,
V_607 , 1 ,
V_608 ,
0x16 ) ;
}
}
} else {
V_369 = F_46 ( F_29 (
V_4 -> V_41 ) ) ;
if ( ( ( V_369 >= 5180 ) && ( V_369 <= 5230 ) )
|| ( ( V_369 >= 5745 ) && ( V_369 <= 5805 ) ) ) {
F_55 ( V_4 , V_606 , V_607 ,
0 , V_614 ,
0xff ) ;
F_55 ( V_4 , V_606 , V_607 ,
1 , V_614 ,
0xff ) ;
}
}
} else {
if ( V_4 -> V_10 . V_289 != 5 ) {
for ( V_591 = 0 ; V_591 <= 1 ; V_591 ++ ) {
F_55 ( V_4 , V_606 , V_607 ,
V_591 ,
V_615 ,
0x61 ) ;
F_55 ( V_4 , V_606 , V_607 ,
V_591 ,
V_611 , 0x70 ) ;
}
}
}
if ( V_4 -> V_10 . V_289 == 4 ) {
F_6 ( V_4 , V_595 , 1 ,
0x05 , 16 ,
& V_563 ) ;
F_6 ( V_4 , V_595 , 1 ,
0x15 , 16 ,
& V_563 ) ;
for ( V_591 = 0 ; V_591 <= 1 ; V_591 ++ ) {
F_55 ( V_4 , V_606 , V_607 , V_591 ,
V_616 , 0x0 ) ;
F_55 ( V_4 , V_606 , V_607 , V_591 ,
V_617 , 0x3f ) ;
F_55 ( V_4 , V_606 , V_607 , V_591 ,
V_618 , 0x3f ) ;
}
} else {
F_38 ( V_4 , 0xa6 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_38 ( V_4 , 0x8f , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_38 ( V_4 , 0xa7 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_38 ( V_4 , 0xa6 , ( 0x1 << 0 ) , 0 ) ;
F_38 ( V_4 , 0x8f , ( 0x1 << 0 ) , ( 0x1 << 0 ) ) ;
F_38 ( V_4 , 0xa7 , ( 0x1 << 0 ) , 0 ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 0 ) , ( 0x1 << 0 ) ) ;
F_6 ( V_4 , V_595 , 1 ,
0x05 , 16 ,
& V_564 ) ;
F_6 ( V_4 , V_595 , 1 ,
0x15 , 16 ,
& V_564 ) ;
F_38 ( V_4 , 0xa6 , ( 0x1 << 2 ) , 0 ) ;
F_38 ( V_4 , 0x8f , ( 0x1 << 2 ) , 0 ) ;
F_38 ( V_4 , 0xa7 , ( 0x1 << 2 ) , 0 ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 2 ) , 0 ) ;
}
F_5 ( V_4 , 0x6a , 0x2 ) ;
F_6 ( V_4 , V_619 , 1 , 256 , 32 ,
& V_562 ) ;
F_6 ( V_4 , V_316 , 2 , 0x138 , 16 ,
& V_569 ) ;
F_6 ( V_4 , V_316 , 1 , 0x141 , 16 ,
& V_567 ) ;
F_6 ( V_4 , V_316 , 3 , 0x133 , 16 ,
& V_568 ) ;
F_6 ( V_4 , V_316 , 2 , 0x146 , 16 ,
& V_570 ) ;
F_6 ( V_4 , V_316 , 1 , 0x123 , 16 ,
& V_566 ) ;
F_6 ( V_4 , V_316 , 1 , 0x12A , 16 ,
& V_565 ) ;
if ( F_34 ( V_4 -> V_41 ) == 0 ) {
F_6 ( V_4 , V_619 , 1 , 3 ,
32 , & V_561 ) ;
F_6 ( V_4 , V_619 , 1 ,
127 , 32 , & V_561 ) ;
} else {
V_561 = V_620 [ 3 ] ;
F_6 ( V_4 , V_619 , 1 , 3 ,
32 , & V_561 ) ;
V_561 = V_620 [ 127 ] ;
F_6 ( V_4 , V_619 , 1 ,
127 , 32 , & V_561 ) ;
}
F_47 ( V_4 ) ;
V_229 =
( F_28 ( V_4 -> V_41 ) ) ? V_4 -> V_43 .
V_229 : V_4 -> V_42 . V_229 ;
if ( V_229 == 0 ) {
V_548 =
F_56 ( V_4 , 0 ) ;
if ( V_548 != V_621 ) {
V_550 [ 3 ] = 0x70 ;
V_551 [ 3 ] = 0x70 ;
V_555 [ 3 ] = 2 ;
} else {
V_550 [ 3 ] = 0x80 ;
V_551 [ 3 ] = 0x80 ;
V_555 [ 3 ] = 3 ;
}
} else if ( V_229 == 1 ) {
if ( V_548 != V_621 ) {
V_550 [ 3 ] = 0x7c ;
V_551 [ 3 ] = 0x7c ;
V_555 [ 3 ] = 2 ;
} else {
V_550 [ 3 ] = 0x8c ;
V_551 [ 3 ] = 0x8c ;
V_555 [ 3 ] = 1 ;
}
} else if ( V_229 == 2 ) {
if ( V_4 -> V_10 . V_622 == V_623 ) {
if ( ( V_4 -> V_10 . V_289 == 5 )
|| ( V_4 -> V_10 . V_289 == 7 )
|| ( V_4 -> V_10 . V_289 == 8 ) ) {
if ( V_548 ==
V_621 ) {
V_550 [ 3 ] =
0x8c ;
V_551 [ 3 ] =
0x8c ;
V_555 [ 3 ] = 0 ;
} else {
V_550 [ 3 ] =
0x96 ;
V_551 [ 3 ] =
0x96 ;
V_555 [ 3 ] = 0 ;
}
}
}
} else if ( V_229 == 3 ) {
if ( V_548 == V_621 ) {
V_550 [ 3 ] = 0x89 ;
V_551 [ 3 ] = 0x89 ;
V_555 [ 3 ] = 0 ;
}
} else if ( V_229 == 5 ) {
if ( V_548 != V_621 ) {
V_550 [ 3 ] = 0x80 ;
V_551 [ 3 ] = 0x80 ;
V_555 [ 3 ] = 3 ;
} else {
V_550 [ 3 ] = 0x70 ;
V_551 [ 3 ] = 0x70 ;
V_555 [ 3 ] = 2 ;
}
}
F_6 ( V_4 , V_595 , 4 , 0x08 , 16 ,
& V_550 ) ;
F_6 ( V_4 , V_595 , 4 , 0x18 , 16 ,
& V_551 ) ;
F_6 ( V_4 , V_595 , 4 , 0x0c , 16 ,
& V_555 ) ;
F_6 ( V_4 , V_595 , 4 , 0x1c , 16 ,
& V_555 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_5 ( V_4 , 0x23f , 0x1f8 ) ;
F_5 ( V_4 , 0x240 , 0x1f8 ) ;
F_8 ( V_4 , V_596 ,
1 , 0 , 32 , & V_544 ) ;
V_544 = V_544 & 0xffffff ;
F_6 ( V_4 , V_596 ,
1 , 0 , 32 , & V_544 ) ;
V_538 = 293 ;
V_539 = 435 ;
V_540 = 261 ;
V_541 = 366 ;
V_542 = 205 ;
V_543 = 32 ;
F_5 ( V_4 , 0x145 , V_538 ) ;
F_5 ( V_4 , 0x146 , V_539 ) ;
F_5 ( V_4 , 0x147 , V_540 ) ;
F_5 ( V_4 , 0x148 , V_541 ) ;
F_5 ( V_4 , 0x149 , V_542 ) ;
F_5 ( V_4 , 0x14a , V_543 ) ;
F_5 ( V_4 , 0x38 , 0xC ) ;
F_5 ( V_4 , 0x2ae , 0xC ) ;
F_31 ( V_4 , V_624 ,
V_522 ,
V_530 ,
sizeof( V_522 ) /
sizeof( V_522 [ 0 ] ) ) ;
if ( F_52 ( V_4 ) )
F_31 ( V_4 , V_597 ,
V_534 ,
V_536 ,
sizeof
( V_534 ) /
sizeof
( V_534
[ 0 ] ) ) ;
if ( ( V_4 -> V_61 -> V_625 != 0x3 ) &&
( V_4 -> V_61 -> V_625 != V_4 -> V_61 -> V_626 ) ) {
if ( F_52 ( V_4 ) ) {
V_533 [ 5 ] = 59 ;
V_533 [ 6 ] = 1 ;
V_531 [ 7 ] =
V_313 ;
}
F_31 (
V_4 , V_597 ,
V_531 ,
V_533 ,
sizeof( V_531 ) /
sizeof( V_531 [ 0 ] ) ) ;
}
if ( F_12 ( V_4 -> V_41 ) )
F_5 ( V_4 , 0x6a , 0x2 ) ;
else
F_5 ( V_4 , 0x6a , 0x9c40 ) ;
F_38 ( V_4 , 0x294 , ( 0xf << 8 ) , ( 7 << 8 ) ) ;
if ( F_34 ( V_4 -> V_41 ) == 0 ) {
F_6 ( V_4 , V_619 , 1 , 3 ,
32 , & V_561 ) ;
F_6 ( V_4 , V_619 , 1 ,
127 , 32 , & V_561 ) ;
} else {
V_561 = V_627 [ 3 ] ;
F_6 ( V_4 , V_619 , 1 , 3 ,
32 , & V_561 ) ;
V_561 = V_627 [ 127 ] ;
F_6 ( V_4 , V_619 , 1 ,
127 , 32 , & V_561 ) ;
}
F_47 ( V_4 ) ;
F_6 ( V_4 , V_595 , 1 , 0x00 , 16 ,
& V_549 ) ;
F_6 ( V_4 , V_595 , 1 , 0x10 , 16 ,
& V_549 ) ;
V_229 =
( F_28 ( V_4 -> V_41 ) ) ? V_4 -> V_43 .
V_229 : V_4 -> V_42 . V_229 ;
if ( V_229 == 0 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_554 = V_552 ;
V_558 = V_556 ;
} else {
V_554 = V_553 ;
V_558 = V_557 ;
}
V_548 =
F_56 ( V_4 , 0 ) ;
if ( V_548 != V_621 ) {
switch ( V_548 ) {
case V_628 :
V_554 [ 3 ] = 0x89 ;
V_558 [ 3 ] = 0 ;
break;
case V_629 :
V_554 [ 3 ] = 0x89 ;
V_558 [ 3 ] = 0 ;
break;
case V_630 :
V_554 [ 3 ] = 0x89 ;
V_558 [ 3 ] = 0 ;
break;
default:
break;
}
}
F_6 ( V_4 , V_595 , 4 ,
0x08 , 16 , V_554 ) ;
F_6 ( V_4 , V_595 , 4 ,
0x18 , 16 , V_554 ) ;
F_6 ( V_4 , V_595 , 4 ,
0x0c , 16 , V_558 ) ;
F_6 ( V_4 , V_595 , 4 ,
0x1c , 16 , V_558 ) ;
} else if ( V_229 == 1 ) {
F_6 ( V_4 , V_595 , 4 ,
0x08 , 16 , V_559 ) ;
F_6 ( V_4 , V_595 , 4 ,
0x18 , 16 , V_559 ) ;
F_6 ( V_4 , V_595 , 4 ,
0x0c , 16 , V_560 ) ;
F_6 ( V_4 , V_595 , 4 ,
0x1c , 16 , V_560 ) ;
} else if ( V_229 == 2 ) {
T_2 V_631 [] = { 0xa2 , 0xb4 , 0xb4 , 0x74 } ;
T_2 V_632 [] = { 0x02 , 0x02 , 0x02 , 0x04 } ;
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
V_548 =
F_56 ( V_4 , 0 ) ;
if ( V_548 != V_621 ) {
V_631 [ 3 ] = 0x8e ;
V_632 [ 3 ] = 0x03 ;
} else {
V_631 [ 3 ] = 0x94 ;
V_632 [ 3 ] = 0x03 ;
}
} else if ( F_24 ( V_4 -> V_10 . V_11 , 5 ) ) {
V_631 [ 3 ] = 0x84 ;
V_632 [ 3 ] = 0x02 ;
}
F_6 ( V_4 , V_595 , 4 ,
0x08 , 16 , V_631 ) ;
F_6 ( V_4 , V_595 , 4 ,
0x18 , 16 , V_631 ) ;
F_6 ( V_4 , V_595 , 4 ,
0x0c , 16 , V_632 ) ;
F_6 ( V_4 , V_595 , 4 ,
0x1c , 16 , V_632 ) ;
} else if ( V_229 == 3 ) {
V_548 =
F_56 ( V_4 , 0 ) ;
if ( ( F_2 ( V_4 -> V_10 . V_11 , 4 ) )
&& ( V_548 == V_621 ) ) {
T_2 V_633 [] = {
0xa2 , 0xb4 , 0xb4 , 0x270
} ;
T_2 V_634 [] = {
0x02 , 0x02 , 0x02 , 0x00
} ;
F_6 ( V_4 ,
V_595 , 4 ,
0x08 , 16 , V_633 ) ;
F_6 ( V_4 ,
V_595 , 4 ,
0x18 , 16 , V_633 ) ;
F_6 ( V_4 ,
V_595 , 4 ,
0x0c , 16 , V_634 ) ;
F_6 ( V_4 ,
V_595 , 4 ,
0x1c , 16 , V_634 ) ;
}
} else if ( ( V_229 == 4 ) || ( V_229 == 5 ) ) {
T_2 V_631 [] = { 0xa2 , 0xb4 , 0xb4 , 0x0 } ;
T_2 V_632 [] = { 0x02 , 0x02 , 0x02 , 0x0 } ;
T_2 V_635 [ 2 ] , V_636 [ 2 ] ;
V_548 =
F_56 ( V_4 , 0 ) ;
if ( V_548 != V_621 ) {
V_635 [ 0 ] = ( V_229 == 4 ) ? 0x8e : 0x89 ;
V_635 [ 1 ] = ( V_229 == 4 ) ? 0x96 : 0x89 ;
V_636 [ 0 ] = ( V_229 == 4 ) ? 2 : 0 ;
V_636 [ 1 ] = ( V_229 == 4 ) ? 2 : 0 ;
} else {
V_635 [ 0 ] = ( V_229 == 4 ) ? 0x89 : 0x74 ;
V_635 [ 1 ] = ( V_229 == 4 ) ? 0x8b : 0x70 ;
V_636 [ 0 ] = ( V_229 == 4 ) ? 2 : 0 ;
V_636 [ 1 ] = ( V_229 == 4 ) ? 2 : 0 ;
}
V_631 [ 3 ] = V_635 [ 0 ] ;
V_632 [ 3 ] = V_636 [ 0 ] ;
F_6 ( V_4 , V_595 , 4 ,
0x08 , 16 , V_631 ) ;
F_6 ( V_4 , V_595 , 4 ,
0x0c , 16 , V_632 ) ;
V_631 [ 3 ] = V_635 [ 1 ] ;
V_632 [ 3 ] = V_636 [ 1 ] ;
F_6 ( V_4 , V_595 , 4 ,
0x18 , 16 , V_631 ) ;
F_6 ( V_4 , V_595 , 4 ,
0x1c , 16 , V_632 ) ;
}
F_48 ( V_4 ,
( V_637 | V_502 ) ,
0x0 ) ;
F_48 ( V_4 ,
( V_637 | V_503 ) ,
0x0 ) ;
F_48 ( V_4 ,
( V_638 | V_502 ) ,
0x6 ) ;
F_48 ( V_4 ,
( V_638 | V_503 ) ,
0x6 ) ;
F_48 ( V_4 ,
( V_639 | V_502 ) ,
0x7 ) ;
F_48 ( V_4 ,
( V_639 | V_503 ) ,
0x7 ) ;
F_48 ( V_4 ,
( V_640 | V_502 ) ,
0x88 ) ;
F_48 ( V_4 ,
( V_640 | V_503 ) ,
0x88 ) ;
F_48 ( V_4 ,
( V_641 | V_502 ) ,
0x0 ) ;
F_48 ( V_4 ,
( V_641 | V_503 ) ,
0x0 ) ;
F_48 ( V_4 ,
( V_642 | V_502 ) ,
0x0 ) ;
F_48 ( V_4 ,
( V_642 | V_503 ) ,
0x0 ) ;
V_231 =
( F_28 ( V_4 -> V_41 ) ) ? V_4 -> V_43 .
V_231 : V_4 -> V_42 . V_231 ;
if ( V_231 == 7 ) {
F_41 ( V_4 , V_102 ) ;
F_41 ( V_4 , V_104 ) ;
}
F_42 ( V_4 , V_4 -> V_61 -> V_626 ) ;
if ( ( ( V_4 -> V_61 -> V_67 & V_643 ) &&
( F_28 ( V_4 -> V_41 ) ) ) ||
( ( ( V_4 -> V_61 -> V_67 & V_644 ) ||
( V_4 -> V_61 -> V_67 & V_645 ) ) &&
( F_12 ( V_4 -> V_41 ) ) ) ) {
V_546 = 0x00088888 ;
V_545 = 0x00088888 ;
V_547 = 0x00088888 ;
} else {
V_546 = 0x88888888 ;
V_545 = 0x88888888 ;
V_547 = 0x88888888 ;
}
F_6 ( V_4 , V_596 ,
1 , 1 , 32 , & V_546 ) ;
F_6 ( V_4 , V_596 ,
1 , 2 , 32 , & V_545 ) ;
F_6 ( V_4 , V_596 ,
1 , 3 , 32 , & V_547 ) ;
if ( F_24 ( V_4 -> V_10 . V_11 , 4 ) ) {
if ( F_28 ( V_4 -> V_41 ) ) {
F_48 ( V_4 ,
V_646 |
V_647 , 0x70 ) ;
F_48 ( V_4 ,
V_646 |
V_648 , 0x70 ) ;
}
}
if ( ! V_4 -> V_649 ) {
F_5 ( V_4 , 0x224 , 0x3eb ) ;
F_5 ( V_4 , 0x225 , 0x3eb ) ;
F_5 ( V_4 , 0x226 , 0x341 ) ;
F_5 ( V_4 , 0x227 , 0x341 ) ;
F_5 ( V_4 , 0x228 , 0x42b ) ;
F_5 ( V_4 , 0x229 , 0x42b ) ;
F_5 ( V_4 , 0x22a , 0x381 ) ;
F_5 ( V_4 , 0x22b , 0x381 ) ;
F_5 ( V_4 , 0x22c , 0x42b ) ;
F_5 ( V_4 , 0x22d , 0x42b ) ;
F_5 ( V_4 , 0x22e , 0x381 ) ;
F_5 ( V_4 , 0x22f , 0x381 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
if ( V_4 -> V_61 -> V_67 & V_650 )
F_57 ( V_4 -> V_61 -> V_78 , V_651 ,
V_652 ,
V_652 , V_653 ) ;
}
} else {
if ( V_4 -> V_61 -> V_67 & V_654 ||
( V_4 -> V_61 -> V_655 == 0x8b ) ) {
T_3 V_252 ;
T_4 V_656 [] = { 1 , 6 , 6 , 2 , 4 , 20 , 1 } ;
for ( V_252 = 0 ; V_252 < F_58 ( V_519 ) ; V_252 ++ )
V_519 [ V_252 ] = V_656 [ V_252 ] ;
}
if ( F_28 ( V_4 -> V_41 ) && V_4 -> V_65 ) {
F_59 ( V_4 , V_657 , 0xf7 ) ;
F_59 ( V_4 , V_658 , 0xf7 ) ;
} else {
F_54 ( V_4 , V_657 , 0x8 ) ;
F_54 ( V_4 , V_658 , 0x8 ) ;
}
V_337 = 0x000a ;
F_6 ( V_4 , 8 , 1 , 0 , 16 , & V_337 ) ;
F_6 ( V_4 , 8 , 1 , 0x10 , 16 , & V_337 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_337 = 0xcdaa ;
F_6 ( V_4 , 8 , 1 , 0x02 , 16 , & V_337 ) ;
F_6 ( V_4 , 8 , 1 , 0x12 , 16 , & V_337 ) ;
}
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) ) {
V_337 = 0x0000 ;
F_6 ( V_4 , 8 , 1 , 0x08 , 16 , & V_337 ) ;
F_6 ( V_4 , 8 , 1 , 0x18 , 16 , & V_337 ) ;
V_337 = 0x7aab ;
F_6 ( V_4 , 8 , 1 , 0x07 , 16 , & V_337 ) ;
F_6 ( V_4 , 8 , 1 , 0x17 , 16 , & V_337 ) ;
V_337 = 0x0800 ;
F_6 ( V_4 , 8 , 1 , 0x06 , 16 , & V_337 ) ;
F_6 ( V_4 , 8 , 1 , 0x16 , 16 , & V_337 ) ;
}
F_5 ( V_4 , 0xf8 , 0x02d8 ) ;
F_5 ( V_4 , 0xf9 , 0x0301 ) ;
F_5 ( V_4 , 0xfa , 0x02d8 ) ;
F_5 ( V_4 , 0xfb , 0x0301 ) ;
F_31 ( V_4 , V_597 , V_512 ,
V_519 ,
sizeof( V_512 ) /
sizeof( V_512 [ 0 ] ) ) ;
F_31 ( V_4 , V_624 , V_520 ,
V_521 ,
sizeof( V_520 ) /
sizeof( V_520 [ 0 ] ) ) ;
F_47 ( V_4 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) ) {
if ( F_3 ( V_4 , 0xa0 ) & V_659 )
F_57 ( V_4 -> V_61 -> V_78 , V_660 ,
V_661 ,
V_661 ,
V_653 ) ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 2 ) ) {
F_5 ( V_4 , 0x1e3 , 0x0 ) ;
F_5 ( V_4 , 0x1e4 , 0x0 ) ;
}
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) )
F_38 ( V_4 , 0x90 , ( 0x1 << 7 ) , 0 ) ;
V_538 = 293 ;
V_539 = 435 ;
V_540 = 261 ;
V_541 = 366 ;
V_542 = 205 ;
V_543 = 32 ;
F_5 ( V_4 , 0x145 , V_538 ) ;
F_5 ( V_4 , 0x146 , V_539 ) ;
F_5 ( V_4 , 0x147 , V_540 ) ;
F_5 ( V_4 , 0x148 , V_541 ) ;
F_5 ( V_4 , 0x149 , V_542 ) ;
F_5 ( V_4 , 0x14a , V_543 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_38 ( V_4 , 0x142 , ( 0xf << 12 ) , 0 ) ;
F_5 ( V_4 , 0x192 , 0xb5 ) ;
F_5 ( V_4 , 0x193 , 0xa4 ) ;
F_5 ( V_4 , 0x194 , 0x0 ) ;
}
if ( F_24 ( V_4 -> V_10 . V_11 , 2 ) )
F_38 ( V_4 , 0x221 ,
V_662 ,
V_662 ) ;
}
if ( V_4 -> V_253 )
F_32 ( V_4 , false ) ;
}
static void F_60 ( struct V_3 * V_4 )
{
int V_300 , type = 2 ;
T_2 V_301 = 0x2c5 ;
for ( V_300 = 0 ; V_300 < V_302 ; V_300 ++ )
F_5 ( V_4 , V_301 + V_300 ,
V_303 [ type ] [ V_300 ] ) ;
}
static void F_61 ( struct V_3 * V_4 , T_4 V_663 , T_2 * V_664 )
{
if ( V_663 == 0 ) {
V_664 [ 0 ] = F_3 ( V_4 , 0x2c ) ;
V_664 [ 1 ] = F_3 ( V_4 , 0x42 ) ;
} else {
F_5 ( V_4 , 0x2c , V_664 [ 0 ] ) ;
F_5 ( V_4 , 0x42 , V_664 [ 1 ] ) ;
}
}
static void F_62 ( struct V_3 * V_4 )
{
T_4 V_333 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ; V_333 ++ ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_666 , 0x5 ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_667 , 0xe ) ;
if ( V_4 -> V_10 . V_289 != 5 )
F_63 ( V_4 , V_606 , V_665 ,
V_333 , V_668 , 0 ) ;
if ( ! F_24 ( V_4 -> V_10 . V_11 , 7 ) )
F_63 ( V_4 , V_606 , V_665 ,
V_333 , V_669 , 0x1 ) ;
else
F_63 ( V_4 , V_606 , V_665 ,
V_333 , V_669 , 0x31 ) ;
} else {
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_666 , 0x9 ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_667 , 0xc ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_669 , 0 ) ;
if ( V_4 -> V_10 . V_289 != 5 ) {
if ( ! F_24 ( V_4 -> V_10 . V_11 , 7 ) )
F_63 ( V_4 , V_606 ,
V_665 , V_333 ,
V_668 , 0x1 ) ;
else
F_63 ( V_4 , V_606 ,
V_665 , V_333 ,
V_668 , 0x31 ) ;
}
}
F_63 ( V_4 , V_606 , V_665 , V_333 , V_670 ,
0 ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 , V_671 ,
0 ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 , V_672 ,
0x3 ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 , V_673 ,
0x0 ) ;
}
} else {
F_64 ( V_4 , V_674 , V_675 ,
( F_12 ( V_4 -> V_41 ) ) ? 0x128 :
0x80 ) ;
F_64 ( V_4 , V_674 , V_676 , 0x0 ) ;
F_64 ( V_4 , V_674 , V_677 , 0x29 ) ;
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ; V_333 ++ ) {
F_65 ( V_4 , V_674 , V_665 , V_333 , V_670 ,
0x0 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 , V_671 ,
0x0 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 , V_672 ,
0x3 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 , V_678 ,
0x0 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 , V_673 ,
0x8 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 , V_679 ,
0x0 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 , V_680 ,
0x0 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_666 , 0x5 ) ;
if ( V_4 -> V_10 . V_289 != 5 )
F_65 ( V_4 , V_674 , V_665 ,
V_333 , V_668 , 0x0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 5 ) )
F_65 ( V_4 , V_674 , V_665 ,
V_333 , V_669 , 0x31 ) ;
else
F_65 ( V_4 , V_674 , V_665 ,
V_333 , V_669 , 0x11 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_667 , 0xe ) ;
} else {
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_666 , 0x9 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_668 , 0x31 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_669 , 0x0 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_667 , 0xc ) ;
}
}
}
}
static void
F_66 ( struct V_3 * V_4 , T_2 V_319 , T_2 V_320 ,
T_4 V_321 , T_4 V_322 )
{
T_4 V_324 ;
T_2 V_12 = 0 , V_681 = 0 , V_325 = 0 , V_326 = 0 , V_327 =
0 , V_328 = 0 ;
T_4 V_682 = 0 , V_329 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) && F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_327 = V_319 ;
for ( V_324 = 0 ; V_324 < 2 ; V_324 ++ ) {
switch ( V_319 ) {
case ( 0x1 << 1 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7a : 0x7d ;
V_328 = ( 0x1 << 0 ) ;
V_329 = 0 ;
break;
case ( 0x1 << 2 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7a : 0x7d ;
V_328 = ( 0x1 << 1 ) ;
V_329 = 1 ;
break;
case ( 0x1 << 3 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7a : 0x7d ;
V_328 = ( 0x1 << 2 ) ;
V_329 = 2 ;
break;
case ( 0x1 << 4 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7a : 0x7d ;
V_328 = ( 0x1 << 4 ) ;
V_329 = 4 ;
break;
case ( 0x1 << 5 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7a : 0x7d ;
V_328 = ( 0x1 << 5 ) ;
V_329 = 5 ;
break;
case ( 0x1 << 6 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7a : 0x7d ;
V_328 = ( 0x1 << 6 ) ;
V_329 = 6 ;
break;
case ( 0x1 << 7 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7a : 0x7d ;
V_328 = ( 0x1 << 7 ) ;
V_329 = 7 ;
break;
case ( 0x1 << 8 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7a : 0x7d ;
V_328 = ( 0x7 << 8 ) ;
V_329 = 8 ;
break;
case ( 0x1 << 11 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7a : 0x7d ;
V_328 = ( 0x7 << 13 ) ;
V_329 = 13 ;
break;
case ( 0x1 << 9 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0xf8 : 0xfa ;
V_328 = ( 0x7 << 0 ) ;
V_329 = 0 ;
break;
case ( 0x1 << 10 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0xf8 : 0xfa ;
V_328 = ( 0x7 << 4 ) ;
V_329 = 4 ;
break;
case ( 0x1 << 12 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7b : 0x7e ;
V_328 = ( 0xffff << 0 ) ;
V_329 = 0 ;
break;
case ( 0x1 << 13 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0x7c : 0x7f ;
V_328 = ( 0xffff << 0 ) ;
V_329 = 0 ;
break;
case ( 0x1 << 14 ) :
V_325 = ( V_324 == 0 ) ? 0xe7 : 0xec ;
V_326 = ( V_324 == 0 ) ? 0xf9 : 0xfb ;
V_328 = ( 0x3 << 6 ) ;
V_329 = 6 ;
break;
case ( 0x1 << 0 ) :
V_325 = ( V_324 == 0 ) ? 0xe5 : 0xe6 ;
V_326 = ( V_324 == 0 ) ? 0xf9 : 0xfb ;
V_328 = ( 0x1 << 15 ) ;
V_329 = 15 ;
break;
default:
V_12 = 0xffff ;
break;
}
if ( V_322 ) {
F_36 ( V_4 , V_325 , ~ V_327 ) ;
F_36 ( V_4 , V_326 , ~ V_328 ) ;
} else {
if ( ( V_321 == 0 )
|| ( V_321 & ( 1 << V_324 ) ) ) {
F_37 ( V_4 , V_325 , V_327 ) ;
if ( V_12 != 0xffff )
F_38 ( V_4 , V_326 ,
V_328 ,
( V_320 <<
V_329 ) ) ;
}
}
}
} else {
if ( V_322 ) {
F_36 ( V_4 , 0xec , ~ V_319 ) ;
V_320 = 0x0 ;
} else {
F_37 ( V_4 , 0xec , V_319 ) ;
}
for ( V_324 = 0 ; V_324 < 2 ; V_324 ++ ) {
switch ( V_319 ) {
case ( 0x1 << 1 ) :
case ( 0x1 << 9 ) :
case ( 0x1 << 12 ) :
case ( 0x1 << 13 ) :
case ( 0x1 << 14 ) :
V_12 = 0x78 ;
V_321 = 0x1 ;
break;
case ( 0x1 << 2 ) :
case ( 0x1 << 3 ) :
case ( 0x1 << 4 ) :
case ( 0x1 << 5 ) :
case ( 0x1 << 6 ) :
case ( 0x1 << 7 ) :
case ( 0x1 << 8 ) :
V_12 = ( V_324 == 0 ) ? 0x7a : 0x7d ;
break;
case ( 0x1 << 10 ) :
V_12 = ( V_324 == 0 ) ? 0x7b : 0x7e ;
break;
case ( 0x1 << 11 ) :
V_12 = ( V_324 == 0 ) ? 0x7c : 0x7f ;
break;
default:
V_12 = 0xffff ;
}
switch ( V_319 ) {
case ( 0x1 << 1 ) :
V_681 = ( 0x7 << 3 ) ;
V_682 = 3 ;
break;
case ( 0x1 << 9 ) :
V_681 = ( 0x1 << 2 ) ;
V_682 = 2 ;
break;
case ( 0x1 << 12 ) :
V_681 = ( 0x1 << 8 ) ;
V_682 = 8 ;
break;
case ( 0x1 << 13 ) :
V_681 = ( 0x1 << 9 ) ;
V_682 = 9 ;
break;
case ( 0x1 << 14 ) :
V_681 = ( 0xf << 12 ) ;
V_682 = 12 ;
break;
case ( 0x1 << 2 ) :
V_681 = ( 0x1 << 0 ) ;
V_682 = 0 ;
break;
case ( 0x1 << 3 ) :
V_681 = ( 0x1 << 1 ) ;
V_682 = 1 ;
break;
case ( 0x1 << 4 ) :
V_681 = ( 0x1 << 2 ) ;
V_682 = 2 ;
break;
case ( 0x1 << 5 ) :
V_681 = ( 0x3 << 4 ) ;
V_682 = 4 ;
break;
case ( 0x1 << 6 ) :
V_681 = ( 0x3 << 6 ) ;
V_682 = 6 ;
break;
case ( 0x1 << 7 ) :
V_681 = ( 0x1 << 8 ) ;
V_682 = 8 ;
break;
case ( 0x1 << 8 ) :
V_681 = ( 0x1 << 9 ) ;
V_682 = 9 ;
break;
case ( 0x1 << 10 ) :
V_681 = 0x1fff ;
V_682 = 0x0 ;
break;
case ( 0x1 << 11 ) :
V_681 = 0x1fff ;
V_682 = 0x0 ;
break;
default:
V_681 = 0x0 ;
V_682 = 0x0 ;
break;
}
if ( ( V_12 != 0xffff ) && ( V_321 & ( 1 << V_324 ) ) )
F_38 ( V_4 , V_12 , V_681 , ( V_320 << V_682 ) ) ;
}
F_37 ( V_4 , 0xec , ( 0x1 << 0 ) ) ;
F_37 ( V_4 , 0x78 , ( 0x1 << 0 ) ) ;
F_67 ( 1 ) ;
F_36 ( V_4 , 0xec , ~ ( 0x1 << 0 ) ) ;
}
}
static void F_68 ( struct V_3 * V_4 )
{
T_5 V_683 [ 4 ] ;
T_5 V_684 ;
if ( F_69 ( V_4 ) || F_70 ( V_4 ) || F_71 ( V_4 ) )
return;
if ( F_52 ( V_4 ) )
F_62 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_35 ( V_4 , ( 0x1 << 12 ) ,
0 , 0x3 , 0 ,
V_330 ) ;
else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_66 ( V_4 , ( 0x1 << 13 ) , 0 , 3 , 0 ) ;
F_72 ( V_4 ) ;
F_73 ( V_4 , 4000 , 0 , 0 , 0 , false ) ;
F_67 ( 20 ) ;
V_684 =
F_74 ( V_4 , ( T_4 ) V_685 , V_683 ,
1 ) ;
F_72 ( V_4 ) ;
F_75 ( V_4 , V_686 , 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_35 ( V_4 , ( 0x1 << 12 ) ,
0 , 0x3 , 1 ,
V_330 ) ;
else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_66 ( V_4 , ( 0x1 << 13 ) , 0 , 3 , 1 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_4 -> V_106 [ V_102 ] . V_687 =
( T_4 ) ( ( V_684 >> 24 ) & 0xff ) ;
V_4 -> V_106 [ V_102 ] . V_688 =
( T_4 ) ( ( V_684 >> 24 ) & 0xff ) ;
V_4 -> V_106 [ V_104 ] . V_687 =
( T_4 ) ( ( V_684 >> 8 ) & 0xff ) ;
V_4 -> V_106 [ V_104 ] . V_688 =
( T_4 ) ( ( V_684 >> 8 ) & 0xff ) ;
} else {
V_4 -> V_106 [ V_102 ] . V_687 =
( T_4 ) ( ( V_684 >> 24 ) & 0xff ) ;
V_4 -> V_106 [ V_104 ] . V_687 =
( T_4 ) ( ( V_684 >> 8 ) & 0xff ) ;
V_4 -> V_106 [ V_102 ] . V_688 =
( T_4 ) ( ( V_684 >> 16 ) & 0xff ) ;
V_4 -> V_106 [ V_104 ] . V_688 =
( T_4 ) ( ( V_684 ) & 0xff ) ;
}
}
static void F_76 ( struct V_3 * V_4 )
{
T_4 V_30 , V_689 , V_252 , V_690 ;
for ( V_30 = V_691 ; V_30 <= V_692 ; V_30 ++ )
V_4 -> V_693 [ V_30 ] = V_4 -> V_694 [ V_30 ] ;
for ( V_252 = 0 ; V_252 < 4 ; V_252 ++ ) {
V_689 = 0 ;
V_690 = 0 ;
switch ( V_252 ) {
case 0 :
if ( F_34 ( V_4 -> V_41 )
&& V_695 ) {
V_30 = V_696 ;
} else {
V_30 = ( F_34 ( V_4 -> V_41 ) ) ?
V_697 : V_698 ;
V_690 = 1 ;
}
break;
case 1 :
V_30 = ( F_34 ( V_4 -> V_41 ) ) ?
V_699 : V_700 ;
break;
case 2 :
V_30 = ( F_34 ( V_4 -> V_41 ) ) ?
V_701 : V_702 ;
break;
case 3 :
V_30 = ( F_34 ( V_4 -> V_41 ) ) ?
V_703 : V_704 ;
break;
}
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ] ;
V_30 = V_30 + V_690 ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ] ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ] ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ++ ] ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ++ ] ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ] ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ] ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ++ ] ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ++ ] ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ] ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ] ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ++ ] ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ] ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ++ ] ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ] ;
V_30 = V_30 + 1 - V_690 ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ] ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ] ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ] ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ] ;
V_4 -> V_693 [ 4 + 4 * ( V_689 ++ ) + V_252 ] =
V_4 -> V_694 [ V_30 ] ;
}
}
static void F_77 ( struct V_3 * V_4 )
{
T_1 V_30 ;
V_112 V_705 [ 2 ] , V_706 [ 2 ] , V_707 [ 2 ] ;
V_108 V_708 [ 2 ] ;
T_5 V_709 , V_710 , V_711 ;
T_4 V_548 ;
T_4 V_712 [ 2 ] ;
T_1 V_25 , V_26 , V_27 ;
T_1 V_337 [ 64 ] ;
T_4 V_333 ;
if ( F_78 ( V_4 -> V_61 -> V_713 , 11 ) || F_78 ( V_4 -> V_61 -> V_713 , 12 ) ) {
F_79 ( V_4 -> V_61 -> V_78 , V_714 , V_714 ) ;
( void ) F_80 ( & V_4 -> V_715 -> V_716 ) ;
F_67 ( 1 ) ;
}
if ( V_4 -> V_253 )
F_32 ( V_4 , true ) ;
F_37 ( V_4 , 0x122 , ( 0x1 << 0 ) ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_36 ( V_4 , 0x1e7 , ( T_2 ) ( ~ ( 0x1 << 15 ) ) ) ;
else
F_37 ( V_4 , 0x1e7 , ( 0x1 << 15 ) ) ;
if ( F_78 ( V_4 -> V_61 -> V_713 , 11 ) || F_78 ( V_4 -> V_61 -> V_713 , 12 ) )
F_79 ( V_4 -> V_61 -> V_78 , V_714 , 0 ) ;
if ( V_4 -> V_61 -> V_69 < 4 ) {
V_712 [ 0 ] = V_4 -> V_106 [ 0 ] . V_687 ;
V_712 [ 1 ] = V_4 -> V_106 [ 1 ] . V_687 ;
V_708 [ 0 ] = 13 * 4 ;
V_708 [ 1 ] = 13 * 4 ;
V_705 [ 0 ] = - 424 ;
V_705 [ 1 ] = - 424 ;
V_706 [ 0 ] = 5612 ;
V_706 [ 1 ] = 5612 ;
V_707 [ 1 ] = - 1393 ;
V_707 [ 0 ] = - 1393 ;
} else {
V_548 = F_56 ( V_4 , 0 ) ;
switch ( V_548 ) {
case V_621 :
V_712 [ 0 ] = V_4 -> V_106 [ 0 ] . V_687 ;
V_712 [ 1 ] = V_4 -> V_106 [ 1 ] . V_687 ;
V_708 [ 0 ] =
V_4 -> V_106 [ 0 ] . V_107 ;
V_708 [ 1 ] =
V_4 -> V_106 [ 1 ] . V_107 ;
V_705 [ 0 ] = V_4 -> V_106 [ 0 ] . V_111 ;
V_705 [ 1 ] = V_4 -> V_106 [ 1 ] . V_111 ;
V_706 [ 0 ] = V_4 -> V_106 [ 0 ] . V_115 ;
V_706 [ 1 ] = V_4 -> V_106 [ 1 ] . V_115 ;
V_707 [ 0 ] = V_4 -> V_106 [ 0 ] . V_118 ;
V_707 [ 1 ] = V_4 -> V_106 [ 1 ] . V_118 ;
break;
case V_628 :
V_712 [ 0 ] = V_4 -> V_106 [ 0 ] . V_688 ;
V_712 [ 1 ] = V_4 -> V_106 [ 1 ] . V_688 ;
V_708 [ 0 ] =
V_4 -> V_106 [ 0 ] . V_169 ;
V_708 [ 1 ] =
V_4 -> V_106 [ 1 ] . V_169 ;
V_705 [ 0 ] = V_4 -> V_106 [ 0 ] . V_172 ;
V_705 [ 1 ] = V_4 -> V_106 [ 1 ] . V_172 ;
V_706 [ 0 ] = V_4 -> V_106 [ 0 ] . V_175 ;
V_706 [ 1 ] = V_4 -> V_106 [ 1 ] . V_175 ;
V_707 [ 0 ] = V_4 -> V_106 [ 0 ] . V_178 ;
V_707 [ 1 ] = V_4 -> V_106 [ 1 ] . V_178 ;
break;
case V_629 :
V_712 [ 0 ] = V_4 -> V_106 [ 0 ] . V_688 ;
V_712 [ 1 ] = V_4 -> V_106 [ 1 ] . V_688 ;
V_708 [ 0 ] =
V_4 -> V_106 [ 0 ] . V_140 ;
V_708 [ 1 ] =
V_4 -> V_106 [ 1 ] . V_140 ;
V_705 [ 0 ] = V_4 -> V_106 [ 0 ] . V_143 ;
V_705 [ 1 ] = V_4 -> V_106 [ 1 ] . V_143 ;
V_706 [ 0 ] = V_4 -> V_106 [ 0 ] . V_146 ;
V_706 [ 1 ] = V_4 -> V_106 [ 1 ] . V_146 ;
V_707 [ 0 ] = V_4 -> V_106 [ 0 ] . V_149 ;
V_707 [ 1 ] = V_4 -> V_106 [ 1 ] . V_149 ;
break;
case V_630 :
V_712 [ 0 ] = V_4 -> V_106 [ 0 ] . V_688 ;
V_712 [ 1 ] = V_4 -> V_106 [ 1 ] . V_688 ;
V_708 [ 0 ] =
V_4 -> V_106 [ 0 ] . V_196 ;
V_708 [ 1 ] =
V_4 -> V_106 [ 1 ] . V_196 ;
V_705 [ 0 ] = V_4 -> V_106 [ 0 ] . V_199 ;
V_705 [ 1 ] = V_4 -> V_106 [ 1 ] . V_199 ;
V_706 [ 0 ] = V_4 -> V_106 [ 0 ] . V_202 ;
V_706 [ 1 ] = V_4 -> V_106 [ 1 ] . V_202 ;
V_707 [ 0 ] = V_4 -> V_106 [ 0 ] . V_205 ;
V_707 [ 1 ] = V_4 -> V_106 [ 1 ] . V_205 ;
break;
default:
V_712 [ 0 ] = V_4 -> V_106 [ 0 ] . V_687 ;
V_712 [ 1 ] = V_4 -> V_106 [ 1 ] . V_687 ;
V_708 [ 0 ] = 13 * 4 ;
V_708 [ 1 ] = 13 * 4 ;
V_705 [ 0 ] = - 424 ;
V_705 [ 1 ] = - 424 ;
V_706 [ 0 ] = 5612 ;
V_706 [ 1 ] = 5612 ;
V_707 [ 1 ] = - 1393 ;
V_707 [ 0 ] = - 1393 ;
break;
}
}
V_708 [ 0 ] = ( V_108 ) V_4 -> V_717 ;
V_708 [ 1 ] = ( V_108 ) V_4 -> V_717 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_4 -> V_42 . V_225 )
F_37 ( V_4 , 0x1e9 , ( 0x1 << 14 ) ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_333 = 0 ; V_333 <= 1 ; V_333 ++ ) {
if ( F_52 ( V_4 ) ) {
if ( F_12 ( V_4 -> V_41 ) )
F_63 ( V_4 , V_606 ,
V_665 , V_333 ,
V_667 ,
0xe ) ;
else
F_63 ( V_4 , V_606 ,
V_665 , V_333 ,
V_667 ,
0xc ) ;
}
}
} else {
if ( F_52 ( V_4 ) ) {
F_48 ( V_4 , V_718 |
V_647 ,
( F_28
( V_4 -> V_41 ) ) ?
0xc : 0xe ) ;
F_48 ( V_4 ,
V_718 |
V_648 ,
( F_28
( V_4 -> V_41 ) ) ?
0xc : 0xe ) ;
} else {
F_48 ( V_4 , V_718 |
V_647 , 0x11 ) ;
F_48 ( V_4 , V_718 |
V_648 , 0x11 ) ;
}
}
}
if ( F_78 ( V_4 -> V_61 -> V_713 , 11 ) || F_78 ( V_4 -> V_61 -> V_713 , 12 ) ) {
F_79 ( V_4 -> V_61 -> V_78 , V_714 , V_714 ) ;
( void ) F_80 ( & V_4 -> V_715 -> V_716 ) ;
F_67 ( 1 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_38 ( V_4 , 0x1e7 , ( 0x7f << 0 ) ,
( V_719 << 0 ) ) ;
else
F_38 ( V_4 , 0x1e7 , ( 0x7f << 0 ) ,
( V_720 << 0 ) ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_38 ( V_4 , 0x222 , ( 0xff << 0 ) ,
( V_719 << 0 ) ) ;
else if ( F_81 ( V_4 -> V_10 . V_11 , 1 ) )
F_38 ( V_4 , 0x222 , ( 0xff << 0 ) ,
( V_720 << 0 ) ) ;
if ( F_78 ( V_4 -> V_61 -> V_713 , 11 ) || F_78 ( V_4 -> V_61 -> V_713 , 12 ) )
F_79 ( V_4 -> V_61 -> V_78 , V_714 , 0 ) ;
F_5 ( V_4 , 0x1e8 , ( 0x3 << 8 ) | ( 240 << 0 ) ) ;
F_5 ( V_4 , 0x1e9 ,
( 1 << 15 ) | ( V_712 [ 0 ] << 0 ) | ( V_712 [ 1 ] << 8 ) ) ;
F_5 ( V_4 , 0x1ea ,
( V_708 [ 0 ] << 0 ) |
( V_708 [ 1 ] << 8 ) ) ;
V_26 = 64 ;
V_27 = 0 ;
for ( V_25 = V_721 ;
V_25 <= V_722 ; V_25 ++ ) {
for ( V_30 = 0 ; V_30 < V_26 ; V_30 ++ ) {
V_709 = 8 *
( 16 * V_706 [ V_25 - 26 ] + V_707 [ V_25 - 26 ] * V_30 ) ;
V_710 = 32768 + V_705 [ V_25 - 26 ] * V_30 ;
V_711 = F_82 ( ( ( 4 * V_709 + V_710 / 2 ) / V_710 ) , - 8 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_30 <=
( T_3 ) ( 31 - V_712 [ V_25 - 26 ] + 1 ) )
V_711 =
F_82 ( V_711 ,
V_708
[ V_25 - 26 ] + 1 ) ;
}
V_337 [ V_30 ] = ( T_1 ) V_711 ;
}
F_6 ( V_4 , V_25 , V_26 , V_27 , 32 ,
V_337 ) ;
}
F_76 ( V_4 ) ;
F_6 ( V_4 , V_721 , 84 , 64 , 8 ,
V_4 -> V_693 ) ;
F_6 ( V_4 , V_722 , 84 , 64 , 8 ,
V_4 -> V_693 ) ;
if ( V_4 -> V_253 )
F_32 ( V_4 , false ) ;
}
static T_1 * F_83 ( struct V_3 * V_4 )
{
T_1 * V_723 = NULL ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( V_4 -> V_10 . V_289 == 4 )
|| ( V_4 -> V_10 . V_289 == 6 ) )
V_723 =
V_724 ;
else if ( V_4 -> V_10 . V_289 == 3 )
V_723 =
V_725 ;
else if ( V_4 -> V_10 . V_289 == 5 )
V_723 =
V_726 ;
else if ( ( V_4 -> V_10 . V_289 == 7 )
|| ( V_4 -> V_10 . V_289 == 8 ) )
V_723 =
V_727 ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 6 ) ) {
V_723 = V_728 ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 5 ) ) {
V_723 = V_729 ;
} else {
V_723 = V_730 ;
}
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( V_4 -> V_10 . V_289 == 3 ) ||
( V_4 -> V_10 . V_289 == 4 ) ||
( V_4 -> V_10 . V_289 == 6 ) )
V_723 = V_731 ;
else if ( ( V_4 -> V_10 . V_289 == 7 )
|| ( V_4 -> V_10 . V_289 == 8 ) )
V_723 =
V_732 ;
} else {
V_723 = V_733 ;
}
}
return V_723 ;
}
static void F_84 ( struct V_3 * V_4 )
{
if ( F_12 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_734 == 0 )
return;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_85 ( V_4 , V_735 ,
V_736 ,
V_4 -> V_737 .
V_738 [ 0 ] ) ;
F_85 ( V_4 , V_739 ,
V_736 ,
V_4 -> V_737 .
V_738 [ 1 ] ) ;
} else {
F_85 ( V_4 ,
V_740 | V_502 ,
V_741 ,
V_4 -> V_737 .
V_738 [ 0 ] ) ;
F_85 ( V_4 ,
V_740 | V_503 ,
V_741 ,
V_4 -> V_737 .
V_738 [ 1 ] ) ;
}
F_5 ( V_4 , 0x1a6 ,
V_4 -> V_737 . V_742 [ 0 ] ) ;
F_5 ( V_4 , 0x1ac ,
V_4 -> V_737 . V_742 [ 1 ] ) ;
F_5 ( V_4 , 0x1b2 ,
V_4 -> V_737 . V_742 [ 2 ] ) ;
F_5 ( V_4 , 0x1b8 ,
V_4 -> V_737 . V_742 [ 3 ] ) ;
F_5 ( V_4 , 0x1a4 ,
V_4 -> V_737 . V_742 [ 4 ] ) ;
F_5 ( V_4 , 0x1aa ,
V_4 -> V_737 . V_742 [ 5 ] ) ;
F_5 ( V_4 , 0x1b0 ,
V_4 -> V_737 . V_742 [ 6 ] ) ;
F_5 ( V_4 , 0x1b6 ,
V_4 -> V_737 . V_742 [ 7 ] ) ;
F_5 ( V_4 , 0x1a5 ,
V_4 -> V_737 . V_742 [ 8 ] ) ;
F_5 ( V_4 , 0x1ab ,
V_4 -> V_737 . V_742 [ 9 ] ) ;
F_5 ( V_4 , 0x1b1 ,
V_4 -> V_737 . V_742 [ 10 ] ) ;
F_5 ( V_4 , 0x1b7 ,
V_4 -> V_737 . V_742 [ 11 ] ) ;
} else {
if ( V_4 -> V_743 == 0 )
return;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_85 ( V_4 , V_735 ,
V_736 ,
V_4 -> V_737 .
V_744 [ 0 ] ) ;
F_85 ( V_4 , V_739 ,
V_736 ,
V_4 -> V_737 .
V_744 [ 1 ] ) ;
} else {
F_85 ( V_4 ,
V_740 | V_502 ,
V_741 ,
V_4 -> V_737 .
V_744 [ 0 ] ) ;
F_85 ( V_4 ,
V_740 | V_503 ,
V_741 ,
V_4 -> V_737 .
V_744 [ 1 ] ) ;
}
F_5 ( V_4 , 0x1a6 ,
V_4 -> V_737 . V_745 [ 0 ] ) ;
F_5 ( V_4 , 0x1ac ,
V_4 -> V_737 . V_745 [ 1 ] ) ;
F_5 ( V_4 , 0x1b2 ,
V_4 -> V_737 . V_745 [ 2 ] ) ;
F_5 ( V_4 , 0x1b8 ,
V_4 -> V_737 . V_745 [ 3 ] ) ;
F_5 ( V_4 , 0x1a4 ,
V_4 -> V_737 . V_745 [ 4 ] ) ;
F_5 ( V_4 , 0x1aa ,
V_4 -> V_737 . V_745 [ 5 ] ) ;
F_5 ( V_4 , 0x1b0 ,
V_4 -> V_737 . V_745 [ 6 ] ) ;
F_5 ( V_4 , 0x1b6 ,
V_4 -> V_737 . V_745 [ 7 ] ) ;
F_5 ( V_4 , 0x1a5 ,
V_4 -> V_737 . V_745 [ 8 ] ) ;
F_5 ( V_4 , 0x1ab ,
V_4 -> V_737 . V_745 [ 9 ] ) ;
F_5 ( V_4 , 0x1b1 ,
V_4 -> V_737 . V_745 [ 10 ] ) ;
F_5 ( V_4 , 0x1b7 ,
V_4 -> V_737 . V_745 [ 11 ] ) ;
}
}
static void F_86 ( struct V_3 * V_4 )
{
T_2 V_746 [ 2 ] ;
V_4 -> V_747 [ 0 ] = V_4 -> V_748 [ 0 ] ;
V_4 -> V_747 [ 1 ] = V_4 -> V_748 [ 0 ] ;
F_87 ( V_4 , 1 , V_4 -> V_748 [ 0 ] , true ) ;
F_87 ( V_4 , 2 , V_4 -> V_748 [ 1 ] , true ) ;
F_8 ( V_4 , V_316 , 2 , 0x110 , 16 ,
V_746 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
V_746 [ 0 ] = ( V_746 [ 0 ] & 0xF000 ) | 0x0F40 ;
V_746 [ 1 ] = ( V_746 [ 1 ] & 0xF000 ) | 0x0F40 ;
} else {
V_746 [ 0 ] = ( V_746 [ 0 ] & 0xF000 ) | 0x0F60 ;
V_746 [ 1 ] = ( V_746 [ 1 ] & 0xF000 ) | 0x0F60 ;
}
F_6 ( V_4 , V_316 , 2 , 0x110 , 16 ,
V_746 ) ;
}
static void F_88 ( struct V_3 * V_4 )
{
bool V_749 = false ;
T_4 V_750 = 0 ;
T_4 V_751 = 10 ;
if ( V_4 -> V_752 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( V_4 -> V_10 . V_289 == 3 ) ||
( V_4 -> V_10 . V_289 == 4 ) ||
( V_4 -> V_10 . V_289 == 6 ) ) {
V_4 -> V_747 [ 0 ] =
V_751 ;
V_4 -> V_747 [ 1 ] =
V_751 ;
F_87 (
V_4 , 3 ,
V_751 ,
false ) ;
} else {
V_4 -> V_747 [ 0 ] =
V_750 ;
V_4 -> V_747 [ 1 ] =
V_750 ;
F_87 (
V_4 , 3 ,
V_750 ,
false ) ;
}
V_749 = true ;
} else if ( F_23 ( V_4 -> V_10 . V_11 , 5 ) ) {
F_89 ( V_4 , 11 , false ) ;
if ( V_4 -> V_61 -> V_626 != 3 ) {
V_4 -> V_747 [ 1 ] =
V_4 -> V_747 [ 0 ] ;
F_87 ( V_4 , 3 ,
V_4 ->
V_747 [ 0 ] ,
true ) ;
V_749 = true ;
}
} else if ( F_24 ( V_4 -> V_10 . V_11 , 5 ) ) {
if ( F_52 ( V_4 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_89 ( V_4 , 12 ,
false ) ;
} else {
V_4 -> V_747 [ 0 ] = 80 ;
V_4 -> V_747 [ 1 ] = 80 ;
F_87 ( V_4 , 3 , 80 ,
false ) ;
V_749 = true ;
}
} else {
F_86 ( V_4 ) ;
V_749 = true ;
}
} else if ( F_24 ( V_4 -> V_10 . V_11 , 6 ) ) {
if ( F_52 ( V_4 ) ) {
if ( F_12 ( V_4 -> V_41 ) )
F_89 ( V_4 , 12 ,
false ) ;
else
F_89 ( V_4 , 14 ,
false ) ;
} else {
F_86 ( V_4 ) ;
V_749 = true ;
}
}
} else {
F_89 ( V_4 , 10 , false ) ;
}
if ( V_749 )
F_8 ( V_4 , 15 , 1 , 87 , 16 ,
& V_4 -> V_753 ) ;
}
static void
F_90 ( struct V_3 * V_4 , T_4 V_319 , T_2 V_320 ,
T_4 V_754 )
{
T_2 V_681 ;
T_2 V_13 ;
T_4 V_333 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ; V_333 ++ ) {
if ( V_754 == V_755
&& V_333 == V_104 )
continue;
else if ( V_754 == V_756
&& V_333 == V_102 )
continue;
if ( F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_681 = ( 0x1 << 10 ) ;
V_13 = 1 << 10 ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x91 :
0x92 , V_681 , V_13 ) ;
}
if ( V_319 == V_757 ) {
F_5 ( V_4 , ( V_333 == V_102 ) ? 0x91 :
0x92 , 0 ) ;
F_91 ( V_4 ,
V_758 ) ;
} else if ( V_319 == V_759 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_681 = ( 0x1 << 6 ) | ( 0x1 << 7 ) ;
V_13 = V_320 << 6 ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0x91 : 0x92 ,
V_681 , V_13 ) ;
F_37 ( V_4 ,
( V_333 ==
V_102 ) ? 0x91 : 0x92 ,
( 0x1 << 10 ) ) ;
F_36 ( V_4 , 0x2ff , ( T_2 )
~ ( 0x3 << 14 ) ) ;
F_37 ( V_4 , 0x2ff , ( 0x1 << 13 ) ) ;
F_37 ( V_4 , 0x2ff , ( 0x1 << 0 ) ) ;
} else {
V_681 = ( 0x1 << 6 ) |
( 0x1 << 7 ) |
( 0x1 << 8 ) | ( 0x1 << 9 ) ;
V_13 = V_320 << 6 ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0x91 : 0x92 ,
V_681 , V_13 ) ;
V_681 = ( 0x1 << 0 ) ;
V_13 = 1 << 0 ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0xe7 : 0xec ,
V_681 , V_13 ) ;
V_681 = ( V_333 == V_102 ) ?
( 0x1 << 0 ) : ( 0x1 << 1 ) ;
V_13 = 1 << ( ( V_333 == V_102 ) ?
0 : 1 ) ;
F_38 ( V_4 , 0x78 , V_681 , V_13 ) ;
F_92 ( ( ( F_3 ( V_4 , 0x78 ) & V_13 )
!= 0 ) , 10000 ) ;
if ( F_93 ( F_3 ( V_4 , 0x78 ) & V_13 ,
L_1 ) )
return;
V_681 = ( 0x1 << 0 ) ;
V_13 = 0 << 0 ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0xe7 : 0xec ,
V_681 , V_13 ) ;
}
} else if ( V_319 == V_760 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_681 = ( 0x1 << 4 ) | ( 0x1 << 5 ) ;
if ( F_28 ( V_4 -> V_41 ) )
V_13 = V_320 << 5 ;
else
V_13 = V_320 << 4 ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0x91 : 0x92 ,
V_681 , V_13 ) ;
F_37 ( V_4 ,
( V_333 ==
V_102 ) ? 0x91 : 0x92 ,
( 0x1 << 12 ) ) ;
} else {
if ( F_28 ( V_4 -> V_41 ) ) {
V_681 = ( 0x1 << 5 ) ;
V_13 = V_320 << 5 ;
} else {
V_681 = ( 0x1 << 4 ) ;
V_13 = V_320 << 4 ;
}
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0x91 : 0x92 ,
V_681 , V_13 ) ;
}
} else if ( V_319 ==
V_761 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_28 ( V_4 -> V_41 ) ) {
V_681 = ( 0x1 << 0 ) ;
V_13 = V_320 << 0 ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0x91
: 0x92 , V_681 , V_13 ) ;
V_681 = ( 0x1 << 2 ) ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0x91
: 0x92 , V_681 , 0 ) ;
} else {
V_681 = ( 0x1 << 2 ) ;
V_13 = V_320 << 2 ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0x91
: 0x92 , V_681 , V_13 ) ;
V_681 = ( 0x1 << 0 ) ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0x91
: 0x92 , V_681 , 0 ) ;
}
V_681 = ( 0x1 << 11 ) ;
V_13 = 1 << 11 ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0x91 : 0x92 ,
V_681 , V_13 ) ;
} else {
if ( F_28 ( V_4 -> V_41 ) ) {
V_681 = ( 0x1 << 0 ) ;
V_13 = V_320 << 0 ;
} else {
V_681 = ( 0x1 << 2 ) ;
V_13 = V_320 << 2 ;
}
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0x91 : 0x92 ,
V_681 , V_13 ) ;
}
} else if ( V_319 ==
V_762 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_28 ( V_4 -> V_41 ) ) {
V_681 = ( 0x1 << 1 ) ;
V_13 = V_320 << 1 ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0x91
: 0x92 , V_681 , V_13 ) ;
V_681 = ( 0x1 << 3 ) ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0x91
: 0x92 , V_681 , 0 ) ;
} else {
V_681 = ( 0x1 << 3 ) ;
V_13 = V_320 << 3 ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0x91
: 0x92 , V_681 , V_13 ) ;
V_681 = ( 0x1 << 1 ) ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0x91
: 0x92 , V_681 , 0 ) ;
}
V_681 = ( 0x1 << 11 ) ;
V_13 = 1 << 11 ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0x91 : 0x92 ,
V_681 , V_13 ) ;
} else {
if ( F_28 ( V_4 -> V_41 ) ) {
V_681 = ( 0x1 << 1 ) ;
V_13 = V_320 << 1 ;
} else {
V_681 = ( 0x1 << 3 ) ;
V_13 = V_320 << 3 ;
}
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0x91 : 0x92 ,
V_681 , V_13 ) ;
}
}
}
}
}
void
F_89 ( struct V_3 * V_4 , T_5 V_763 ,
bool V_764 )
{
int V_765 ;
T_3 V_333 ;
T_2 V_766 , V_767 ;
T_5 V_768 ;
T_5 V_769 ;
T_5 V_770 [ 2 ] ;
T_2 V_771 ;
T_2 V_772 [ 4 ] ;
T_1 V_773 ;
T_2 V_774 = 250 ;
T_3 V_775 ;
bool V_776 = false ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_775 = 2 ;
else
V_775 = 1 ;
if ( F_34 ( V_4 -> V_41 ) )
V_773 = 5000 ;
else
V_773 = 2500 ;
F_87 ( V_4 , 1 , V_4 -> V_748 [ 0 ] , true ) ;
F_87 ( V_4 , 2 , V_4 -> V_748 [ 1 ] , true ) ;
if ( V_4 -> V_253 )
F_32 ( V_4 , true ) ;
V_776 = V_4 -> V_253 ;
V_4 -> V_253 = false ;
V_772 [ 0 ] = F_3 ( V_4 , 0x91 ) ;
V_772 [ 1 ] = F_3 ( V_4 , 0x92 ) ;
V_772 [ 2 ] = F_3 ( V_4 , 0xe7 ) ;
V_772 [ 3 ] = F_3 ( V_4 , 0xec ) ;
F_90 ( V_4 , V_760 , 1 ,
V_755 |
V_756 ) ;
if ( ! V_764 ) {
F_90 ( V_4 ,
V_759 ,
0x2 , V_755 ) ;
F_90 ( V_4 ,
V_759 ,
0x8 , V_756 ) ;
} else {
F_90 ( V_4 ,
V_759 ,
0x1 , V_755 ) ;
F_90 ( V_4 ,
V_759 ,
0x7 , V_756 ) ;
}
V_771 = F_3 ( V_4 , 0x01 ) ;
F_38 ( V_4 , 0x01 , ( 0x1 << 15 ) , 0 ) ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_766 ) ;
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ; V_333 ++ ) {
V_769 = ( T_5 ) V_4 -> V_748 [ V_333 ] ;
for ( V_765 = 0 ; V_765 < 2 ;
V_765 ++ ) {
F_73 ( V_4 , V_773 , V_774 , 0 , 0 ,
false ) ;
if ( V_333 == V_102 )
V_767 = V_766 & 0xff00 ;
else
V_767 = V_766 & 0x00ff ;
F_6 ( V_4 , 15 , 1 , 87 , 16 , & V_767 ) ;
F_6 ( V_4 , 15 , 1 , 95 , 16 , & V_767 ) ;
F_67 ( 50 ) ;
F_94 ( V_4 , V_770 ,
V_777 ) ;
V_4 -> V_778 = 0 ;
F_72 ( V_4 ) ;
V_768 = ( V_763 * 4 ) - V_770 [ V_333 ] ;
V_769 -= V_775 * V_768 ;
if ( V_769 < 0 )
V_769 = 0 ;
else if ( V_769 > 127 )
V_769 = 127 ;
if ( F_28 ( V_4 -> V_41 ) ) {
if ( F_24 ( V_4 -> V_10 . V_11 , 4 ) &&
( V_4 -> V_43 . V_227 == 3 ) ) {
if ( V_769 < 30 )
V_769 = 30 ;
}
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 5 ) &&
( V_4 -> V_42 . V_227 == 3 ) ) {
if ( V_769 < 50 )
V_769 = 50 ;
}
}
F_87 ( V_4 , ( 1 << V_333 ) ,
( T_4 ) V_769 , true ) ;
}
V_4 -> V_747 [ V_333 ] = ( T_4 ) V_769 ;
if ( V_764 ) {
T_2 V_779 ;
T_2 V_780 ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_780 ) ;
F_73 ( V_4 , V_773 , V_774 , 0 , 0 ,
false ) ;
F_6 ( V_4 , 15 , 1 , 87 , 16 , & V_780 ) ;
F_6 ( V_4 , 15 , 1 , 95 , 16 , & V_780 ) ;
F_67 ( 100 ) ;
F_94 ( V_4 , V_770 ,
V_777 ) ;
F_8 ( V_4 , 7 , 1 , ( 0x110 + V_333 ) , 16 ,
& V_779 ) ;
F_95 ( 4000 ) ;
V_4 -> V_778 = 0 ;
F_72 ( V_4 ) ;
}
}
F_87 ( V_4 , 1 , V_4 -> V_747 [ 0 ] , true ) ;
F_87 ( V_4 , 2 , V_4 -> V_747 [ 1 ] , true ) ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_4 -> V_753 ) ;
F_5 ( V_4 , 0x01 , V_771 ) ;
F_5 ( V_4 , 0x91 , V_772 [ 0 ] ) ;
F_5 ( V_4 , 0x92 , V_772 [ 1 ] ) ;
F_5 ( V_4 , 0xe7 , V_772 [ 2 ] ) ;
F_5 ( V_4 , 0xec , V_772 [ 3 ] ) ;
V_4 -> V_253 = V_776 ;
if ( V_4 -> V_253 )
F_32 ( V_4 , false ) ;
}
static void F_96 ( struct V_3 * V_4 )
{
void * V_29 ;
int V_591 ;
T_2 * V_781 = NULL ;
if ( V_4 -> V_253 )
F_32 ( V_4 , true ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
F_97 ( V_4 , 0 ,
& V_4 -> V_782 .
V_783 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_781 =
V_4 -> V_782 . V_784 ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_4 -> V_782 . V_784 [ 0 ] =
F_53 ( V_4 ,
V_785 |
V_647 ) ;
V_4 -> V_782 . V_784 [ 1 ] =
F_53 ( V_4 ,
V_786 |
V_647 ) ;
V_4 -> V_782 . V_784 [ 2 ] =
F_53 ( V_4 ,
V_785 |
V_648 ) ;
V_4 -> V_782 . V_784 [ 3 ] =
F_53 ( V_4 ,
V_786 |
V_648 ) ;
V_4 -> V_782 . V_784 [ 4 ] =
F_53 ( V_4 ,
V_787 |
V_647 ) ;
V_4 -> V_782 . V_784 [ 5 ] =
F_53 ( V_4 ,
V_788 |
V_647 ) ;
V_4 -> V_782 . V_784 [ 6 ] =
F_53 ( V_4 ,
V_787 |
V_648 ) ;
V_4 -> V_782 . V_784 [ 7 ] =
F_53 ( V_4 ,
V_788 |
V_648 ) ;
} else {
V_4 -> V_782 . V_784 [ 0 ] =
F_53 ( V_4 , V_789 ) ;
V_4 -> V_782 . V_784 [ 1 ] =
F_53 ( V_4 , V_790 ) ;
V_4 -> V_782 . V_784 [ 2 ] =
F_53 ( V_4 , V_791 ) ;
V_4 -> V_782 . V_784 [ 3 ] =
F_53 ( V_4 , V_792 ) ;
}
V_4 -> V_793 = V_4 -> V_41 ;
V_29 = V_4 -> V_782 . V_794 ;
} else {
F_97 ( V_4 , 0 ,
& V_4 -> V_782 .
V_795 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_781 =
V_4 -> V_782 . V_796 ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_4 -> V_782 . V_796 [ 0 ] =
F_53 ( V_4 ,
V_785 |
V_647 ) ;
V_4 -> V_782 . V_796 [ 1 ] =
F_53 ( V_4 ,
V_786 |
V_647 ) ;
V_4 -> V_782 . V_796 [ 2 ] =
F_53 ( V_4 ,
V_785 |
V_648 ) ;
V_4 -> V_782 . V_796 [ 3 ] =
F_53 ( V_4 ,
V_786 |
V_648 ) ;
V_4 -> V_782 . V_796 [ 4 ] =
F_53 ( V_4 ,
V_787 |
V_647 ) ;
V_4 -> V_782 . V_796 [ 5 ] =
F_53 ( V_4 ,
V_788 |
V_647 ) ;
V_4 -> V_782 . V_796 [ 6 ] =
F_53 ( V_4 ,
V_787 |
V_648 ) ;
V_4 -> V_782 . V_796 [ 7 ] =
F_53 ( V_4 ,
V_788 |
V_648 ) ;
} else {
V_4 -> V_782 . V_796 [ 0 ] =
F_53 ( V_4 , V_789 ) ;
V_4 -> V_782 . V_796 [ 1 ] =
F_53 ( V_4 , V_790 ) ;
V_4 -> V_782 . V_796 [ 2 ] =
F_53 ( V_4 , V_791 ) ;
V_4 -> V_782 . V_796 [ 3 ] =
F_53 ( V_4 , V_792 ) ;
}
V_4 -> V_797 = V_4 -> V_41 ;
V_29 = V_4 -> V_782 . V_798 ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_591 = 0 ; V_591 <= 1 ; V_591 ++ ) {
V_781 [ 2 * V_591 ] =
F_98 ( V_4 , V_606 , V_665 , V_591 ,
V_799 ) ;
V_781 [ 2 * V_591 + 1 ] =
F_98 ( V_4 , V_606 , V_665 , V_591 ,
V_800 ) ;
V_781 [ 2 * V_591 + 4 ] =
F_98 ( V_4 , V_606 , V_665 , V_591 ,
V_801 ) ;
V_781 [ 2 * V_591 + 5 ] =
F_98 ( V_4 , V_606 , V_665 , V_591 ,
V_802 ) ;
}
}
F_8 ( V_4 , V_803 , 8 , 80 , 16 , V_29 ) ;
if ( V_4 -> V_253 )
F_32 ( V_4 , false ) ;
}
static void F_99 ( struct V_3 * V_4 )
{
struct V_804 V_805 ;
F_8 ( V_4 , 15 , 4 , 0x50 , 16 , & V_805 ) ;
F_100 ( V_4 -> V_61 -> V_78 , V_806 , V_805 . V_807 ) ;
F_100 ( V_4 -> V_61 -> V_78 , V_806 + 2 , V_805 . V_706 ) ;
F_100 ( V_4 -> V_61 -> V_78 , V_806 + 4 , V_805 . V_705 ) ;
F_100 ( V_4 -> V_61 -> V_78 , V_806 + 6 , V_805 . V_707 ) ;
}
static void F_101 ( struct V_3 * V_4 )
{
T_2 * V_808 ;
T_2 V_809 [ 4 ] ;
T_2 * V_29 ;
int V_591 ;
T_2 * V_781 = NULL ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_793 == 0 )
return;
V_29 = V_4 -> V_782 . V_794 ;
V_808 = & V_4 -> V_782 . V_794 [ 5 ] ;
} else {
if ( V_4 -> V_797 == 0 )
return;
V_29 = V_4 -> V_782 . V_798 ;
V_808 = & V_4 -> V_782 . V_798 [ 5 ] ;
}
F_6 ( V_4 , V_803 , 4 , 80 , 16 , V_29 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_809 [ 0 ] = V_29 [ 0 ] ;
V_809 [ 1 ] = V_29 [ 1 ] ;
V_809 [ 2 ] = V_29 [ 2 ] ;
V_809 [ 3 ] = V_29 [ 3 ] ;
} else {
V_809 [ 0 ] = 0 ;
V_809 [ 1 ] = 0 ;
V_809 [ 2 ] = 0 ;
V_809 [ 3 ] = 0 ;
}
F_6 ( V_4 , V_803 , 4 , 88 , 16 ,
V_809 ) ;
F_6 ( V_4 , V_803 , 2 , 85 , 16 , V_808 ) ;
F_6 ( V_4 , V_803 , 2 , 93 , 16 , V_808 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) )
F_99 ( V_4 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_781 =
V_4 -> V_782 . V_784 ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_48 ( V_4 ,
V_785 |
V_647 ,
V_4 -> V_782 .
V_784 [ 0 ] ) ;
F_48 ( V_4 ,
V_786 |
V_647 ,
V_4 -> V_782 .
V_784 [ 1 ] ) ;
F_48 ( V_4 ,
V_785 |
V_648 ,
V_4 -> V_782 .
V_784 [ 2 ] ) ;
F_48 ( V_4 ,
V_786 |
V_648 ,
V_4 -> V_782 .
V_784 [ 3 ] ) ;
F_48 ( V_4 ,
V_787 |
V_647 ,
V_4 -> V_782 .
V_784 [ 4 ] ) ;
F_48 ( V_4 ,
V_788 |
V_647 ,
V_4 -> V_782 .
V_784 [ 5 ] ) ;
F_48 ( V_4 ,
V_787 |
V_648 ,
V_4 -> V_782 .
V_784 [ 6 ] ) ;
F_48 ( V_4 ,
V_788 |
V_648 ,
V_4 -> V_782 .
V_784 [ 7 ] ) ;
} else {
F_48 ( V_4 , V_789 ,
V_4 -> V_782 .
V_784 [ 0 ] ) ;
F_48 ( V_4 , V_790 ,
V_4 -> V_782 .
V_784 [ 1 ] ) ;
F_48 ( V_4 , V_791 ,
V_4 -> V_782 .
V_784 [ 2 ] ) ;
F_48 ( V_4 , V_792 ,
V_4 -> V_782 .
V_784 [ 3 ] ) ;
}
F_97 ( V_4 , 1 ,
& V_4 -> V_782 .
V_783 ) ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_781 =
V_4 -> V_782 . V_796 ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_48 ( V_4 ,
V_785 |
V_647 ,
V_4 -> V_782 .
V_796 [ 0 ] ) ;
F_48 ( V_4 ,
V_786 |
V_647 ,
V_4 -> V_782 .
V_796 [ 1 ] ) ;
F_48 ( V_4 ,
V_785 |
V_648 ,
V_4 -> V_782 .
V_796 [ 2 ] ) ;
F_48 ( V_4 ,
V_786 |
V_648 ,
V_4 -> V_782 .
V_796 [ 3 ] ) ;
F_48 ( V_4 ,
V_787 |
V_647 ,
V_4 -> V_782 .
V_796 [ 4 ] ) ;
F_48 ( V_4 ,
V_788 |
V_647 ,
V_4 -> V_782 .
V_796 [ 5 ] ) ;
F_48 ( V_4 ,
V_787 |
V_648 ,
V_4 -> V_782 .
V_796 [ 6 ] ) ;
F_48 ( V_4 ,
V_788 |
V_648 ,
V_4 -> V_782 .
V_796 [ 7 ] ) ;
} else {
F_48 ( V_4 , V_789 ,
V_4 -> V_782 .
V_796 [ 0 ] ) ;
F_48 ( V_4 , V_790 ,
V_4 -> V_782 .
V_796 [ 1 ] ) ;
F_48 ( V_4 , V_791 ,
V_4 -> V_782 .
V_796 [ 2 ] ) ;
F_48 ( V_4 , V_792 ,
V_4 -> V_782 .
V_796 [ 3 ] ) ;
}
F_97 ( V_4 , 1 ,
& V_4 -> V_782 .
V_795 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_591 = 0 ; V_591 <= 1 ; V_591 ++ ) {
F_63 ( V_4 , V_606 , V_665 , V_591 ,
V_799 ,
V_781 [ 2 * V_591 ] ) ;
F_63 ( V_4 , V_606 , V_665 , V_591 ,
V_800 ,
V_781 [ 2 * V_591 + 1 ] ) ;
F_63 ( V_4 , V_606 , V_665 , V_591 ,
V_801 ,
V_781 [ 2 * V_591 + 4 ] ) ;
F_63 ( V_4 , V_606 , V_665 , V_591 ,
V_802 ,
V_781 [ 2 * V_591 + 5 ] ) ;
}
}
}
static void F_102 ( struct V_3 * V_4 )
{
T_1 V_30 ;
T_2 V_810 [ 7 ] ;
T_1 V_811 , V_812 , V_813 ;
V_108 V_814 , V_815 ;
V_108 V_816 , V_817 ;
T_1 V_25 , V_26 , V_27 ;
T_1 V_337 [ 128 ] ;
if ( V_4 -> V_253 )
F_32 ( V_4 , true ) ;
F_8 ( V_4 , 15 , 7 , 80 , 16 , V_810 ) ;
V_26 = 128 ;
V_27 = 320 ;
for ( V_25 = V_721 ;
V_25 <= V_722 ; V_25 ++ ) {
V_811 =
( V_25 ==
26 ) ? ( ( ( T_1 ) ( V_810 [ 0 ] & 0x3ff ) ) << 10 ) |
( V_810 [ 1 ] & 0x3ff )
: ( ( ( T_1 ) ( V_810 [ 2 ] & 0x3ff ) ) << 10 ) |
( V_810 [ 3 ] & 0x3ff ) ;
for ( V_30 = 0 ; V_30 < V_26 ; V_30 ++ )
V_337 [ V_30 ] = V_811 ;
F_6 ( V_4 , V_25 , V_26 , V_27 , 32 ,
V_337 ) ;
}
V_27 = 448 ;
for ( V_25 = V_721 ;
V_25 <= V_722 ; V_25 ++ ) {
V_812 =
( T_1 ) ( ( V_25 == 26 ) ? V_810 [ 5 ] : V_810 [ 6 ] ) ;
V_814 = ( V_108 ) ( ( V_812 >> 8 ) & 0xff ) ;
V_815 = ( V_108 ) ( ( V_812 ) & 0xff ) ;
for ( V_30 = 0 ; V_30 < V_26 ; V_30 ++ ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_816 = V_814 ;
V_817 = V_815 ;
} else {
V_816 = ( V_108 ) ( ( V_814 *
V_818 [ V_30 ] +
128 ) >> 8 ) ;
V_817 =
( V_108 ) ( ( V_815 *
V_818 [ V_30 ] +
128 ) >> 8 ) ;
}
V_813 = ( T_1 ) ( ( V_816 & 0xff ) << 8 ) ;
V_813 |= ( T_1 ) ( V_817 & 0xff ) ;
V_337 [ V_30 ] = V_813 ;
}
F_6 ( V_4 , V_25 , V_26 , V_27 , 32 ,
V_337 ) ;
}
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) ) {
F_100 ( V_4 -> V_61 -> V_78 , V_819 , 0xFFFF ) ;
F_100 ( V_4 -> V_61 -> V_78 , V_820 , 0xFFFF ) ;
}
if ( V_4 -> V_253 )
F_32 ( V_4 , false ) ;
}
static void F_103 ( struct V_3 * V_4 )
{
T_4 V_821 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) && F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_34 ( V_4 -> V_41 ) )
V_821 = 3 ;
else
V_821 = 1 ;
if ( F_52 ( V_4 ) ) {
if ( F_34 ( V_4 -> V_41 ) )
V_821 = 5 ;
else
V_821 = 4 ;
}
F_5 ( V_4 , 0xe8 ,
( V_821 << 0 ) |
( V_821 << 3 ) |
( V_821 << 6 ) | ( V_821 << 9 ) ) ;
if ( F_52 ( V_4 ) ) {
if ( F_34 ( V_4 -> V_41 ) )
V_821 = 4 ;
else
V_821 = 1 ;
F_5 ( V_4 , 0xe9 ,
( V_821 << 0 ) |
( V_821 << 3 ) |
( V_821 << 6 ) | ( V_821 << 9 ) ) ;
}
}
}
static void
F_104 ( struct V_3 * V_4 , T_2 V_822 )
{
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) && F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( F_29 ( V_4 -> V_41 ) == 11 ) &&
F_34 ( V_4 -> V_41 ) ) {
if ( ! V_4 -> V_823 ) {
F_48 ( V_4 ,
( V_824 |
V_502 ) ,
( ( V_4 -> V_825 +
V_822 ) | 0x80 ) ) ;
V_4 -> V_823 = true ;
}
} else {
if ( V_4 -> V_823 ) {
F_48 ( V_4 ,
( V_824 |
V_502 ) ,
( V_4 -> V_825 | 0x80 ) ) ;
V_4 -> V_823 = false ;
}
}
}
}
static void
F_105 ( struct V_3 * V_4 , int V_826 ,
int * V_827 , T_1 * V_828 )
{
int V_252 ;
T_1 V_20 ;
int V_829 ;
int V_830 =
F_34 ( V_4 -> V_41 ) ?
V_831 : V_832 ;
if ( V_4 -> V_833 ) {
for ( V_252 = 0 ; V_252 < V_4 -> V_834 . V_835 ; V_252 ++ ) {
V_829 = V_4 -> V_834 . V_829 [ V_252 ] ;
V_20 = ( V_829 >= 0 ) ?
( ( V_829 *
2 ) + 1 ) : ( V_830 + ( V_829 * 2 ) + 1 ) ;
F_6 (
V_4 , V_619 , 1 ,
V_20 , 32 ,
& V_4 -> V_834 . V_836 [ V_252 ] ) ;
}
V_4 -> V_834 . V_835 = 0 ;
V_4 -> V_833 = false ;
}
if ( ( V_828 != NULL ) && ( V_827 != NULL ) ) {
V_4 -> V_834 . V_835 = 0 ;
for ( V_252 = 0 ; V_252 < V_826 ; V_252 ++ ) {
V_829 = V_827 [ V_252 ] ;
V_20 = ( V_829 >= 0 ) ?
( ( V_829 * 2 ) + 1 ) :
( V_830 + ( V_829 * 2 ) + 1 ) ;
V_4 -> V_834 . V_829 [ V_252 ] = V_829 ;
F_8 ( V_4 , V_619 , 1 ,
V_20 , 32 ,
& V_4 -> V_834 .
V_836 [ V_252 ] ) ;
F_6 ( V_4 , V_619 , 1 ,
V_20 , 32 , & V_828 [ V_252 ] ) ;
V_4 -> V_834 . V_835 ++ ;
}
V_4 -> V_833 = true ;
}
}
static void F_106 ( struct V_3 * V_4 , T_4 V_837 )
{
T_2 V_337 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( ( F_29 ( V_4 -> V_41 ) == 11 ) &&
F_34 ( V_4 -> V_41 ) ) {
if ( ! V_4 -> V_838 ) {
V_337 = F_3 ( V_4 , 0x27d ) ;
V_4 -> V_839 [ 0 ] = V_337 & 0xff ;
V_337 &= 0xff00 ;
V_337 |= ( T_2 ) V_837 ;
F_5 ( V_4 , 0x27d , V_337 ) ;
V_337 = F_3 ( V_4 , 0x280 ) ;
V_4 -> V_839 [ 1 ] = V_337 & 0xff ;
V_337 &= 0xff00 ;
V_337 |= ( T_2 ) V_837 ;
F_5 ( V_4 , 0x280 , V_337 ) ;
V_337 = F_3 ( V_4 , 0x283 ) ;
V_4 -> V_839 [ 2 ] = V_337 & 0xff ;
V_337 &= 0xff00 ;
V_337 |= ( T_2 ) V_837 ;
F_5 ( V_4 , 0x283 , V_337 ) ;
V_4 -> V_838 = true ;
}
} else {
if ( V_4 -> V_838 ) {
V_337 = F_3 ( V_4 , 0x27d ) ;
V_337 &= 0xff00 ;
V_337 |= V_4 -> V_839 [ 0 ] ;
F_5 ( V_4 , 0x27d , V_337 ) ;
V_337 = F_3 ( V_4 , 0x280 ) ;
V_337 &= 0xff00 ;
V_337 |= V_4 -> V_839 [ 1 ] ;
F_5 ( V_4 , 0x280 , V_337 ) ;
V_337 = F_3 ( V_4 , 0x283 ) ;
V_337 &= 0xff00 ;
V_337 |= V_4 -> V_839 [ 2 ] ;
F_5 ( V_4 , 0x283 , V_337 ) ;
V_4 -> V_838 = false ;
}
}
}
}
static void F_107 ( struct V_3 * V_4 )
{
T_2 V_840 = 0 ;
int V_841 [] = { 57 , 58 } ;
T_1 V_842 [] = { 0x3ff , 0x3ff } ;
bool V_843 = false ;
T_3 V_844 = 0 ;
T_1 V_845 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_4 -> V_253 )
F_32 ( V_4 , true ) ;
V_840 = F_29 ( V_4 -> V_41 ) ;
if ( V_4 -> V_254 ) {
F_104 (
V_4 ,
V_846 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( ( V_840 == 11 )
&& F_34 ( V_4 -> V_41 ) )
F_105 (
V_4 , 2 ,
V_841 ,
V_842 ) ;
else
F_105 ( V_4 , 0 ,
NULL ,
NULL ) ;
}
F_106 ( V_4 ,
V_847 ) ;
}
if ( ( V_4 -> V_258 )
&& F_12 ( V_4 -> V_41 ) ) {
if ( F_34 ( V_4 -> V_41 ) ) {
switch ( V_840 ) {
case 3 :
V_841 [ 0 ] = 57 ;
V_841 [ 1 ] = 58 ;
V_842 [ 0 ] = 0x22f ;
V_842 [ 1 ] = 0x25f ;
V_843 = true ;
break;
case 4 :
V_841 [ 0 ] = 41 ;
V_841 [ 1 ] = 42 ;
V_842 [ 0 ] = 0x22f ;
V_842 [ 1 ] = 0x25f ;
V_843 = true ;
break;
case 5 :
V_841 [ 0 ] = 25 ;
V_841 [ 1 ] = 26 ;
V_842 [ 0 ] = 0x24f ;
V_842 [ 1 ] = 0x25f ;
V_843 = true ;
break;
case 6 :
V_841 [ 0 ] = 9 ;
V_841 [ 1 ] = 10 ;
V_842 [ 0 ] = 0x22f ;
V_842 [ 1 ] = 0x24f ;
V_843 = true ;
break;
case 7 :
V_841 [ 0 ] = 121 ;
V_841 [ 1 ] = 122 ;
V_842 [ 0 ] = 0x18f ;
V_842 [ 1 ] = 0x24f ;
V_843 = true ;
break;
case 8 :
V_841 [ 0 ] = 105 ;
V_841 [ 1 ] = 106 ;
V_842 [ 0 ] = 0x22f ;
V_842 [ 1 ] = 0x25f ;
V_843 = true ;
break;
case 9 :
V_841 [ 0 ] = 89 ;
V_841 [ 1 ] = 90 ;
V_842 [ 0 ] = 0x22f ;
V_842 [ 1 ] = 0x24f ;
V_843 = true ;
break;
case 10 :
V_841 [ 0 ] = 73 ;
V_841 [ 1 ] = 74 ;
V_842 [ 0 ] = 0x22f ;
V_842 [ 1 ] = 0x24f ;
V_843 = true ;
break;
default:
V_843 = false ;
break;
}
}
if ( V_843 ) {
V_844 = sizeof( V_841 ) /
sizeof( V_841 [ 0 ] ) ;
F_105 (
V_4 ,
V_844 ,
V_841 ,
V_842 ) ;
V_845 = 0 ;
} else {
F_105 ( V_4 , 0 , NULL ,
NULL ) ;
}
}
if ( ( V_4 -> V_256 ) &&
( F_28 ( V_4 -> V_41 ) ) ) {
switch ( V_840 ) {
case 54 :
V_841 [ 0 ] = 32 ;
V_842 [ 0 ] = 0x25f ;
break;
case 38 :
case 102 :
case 118 :
V_841 [ 0 ] = 0 ;
V_842 [ 0 ] = 0x0 ;
break;
case 134 :
V_841 [ 0 ] = 32 ;
V_842 [ 0 ] = 0x21f ;
break;
case 151 :
V_841 [ 0 ] = 16 ;
V_842 [ 0 ] = 0x23f ;
break;
case 153 :
case 161 :
V_841 [ 0 ] = 48 ;
V_842 [ 0 ] = 0x23f ;
break;
default:
V_841 [ 0 ] = 0 ;
V_842 [ 0 ] = 0x0 ;
break;
}
if ( V_841 [ 0 ]
&& V_842 [ 0 ] )
F_105 (
V_4 , 1 ,
V_841 ,
V_842 ) ;
else
F_105 ( V_4 , 0 , NULL ,
NULL ) ;
}
if ( V_4 -> V_253 )
F_32 ( V_4 , false ) ;
}
}
void V_279 ( struct V_3 * V_4 )
{
T_2 V_13 ;
T_2 V_848 [ 2 ] ;
struct V_849 V_850 ;
T_4 V_851 ;
bool V_852 = false ;
T_3 V_333 ;
T_3 V_853 , V_854 ;
struct V_855 T_6 * V_715 ;
T_1 V_856 ;
bool V_857 = false ;
V_333 = 0 ;
if ( ! ( V_4 -> V_858 & V_859 ) )
V_4 -> V_858 |= V_860 ;
if ( ( F_108 ( V_4 ) ) && ( F_2 ( V_4 -> V_10 . V_11 , 5 ) ) &&
( ( V_4 -> V_61 -> V_861 == V_862 ) ||
( V_4 -> V_61 -> V_861 == V_863 ) ) ) {
if ( ( V_4 -> V_61 -> V_498 & V_499 ) &&
( F_12 ( V_4 -> V_41 ) ) )
F_109 ( V_4 -> V_61 -> V_864 , V_865 ,
F_110 ( struct V_866 , V_867 ) ,
0x40 , 0x40 ) ;
}
if ( ( V_4 -> V_258 ) && F_12 ( V_4 -> V_41 ) &&
F_34 ( V_4 -> V_41 ) ) {
V_715 = (struct V_855 T_6 * )
F_111 ( V_4 -> V_61 -> V_864 ,
V_868 , & V_853 ,
& V_854 ) ;
V_856 = F_80 ( & V_715 -> V_869 ) ;
F_112 ( & V_715 -> V_869 ,
~ ( V_870 | V_871 ) ) ;
F_113 ( & V_715 -> V_869 , V_856 ) ;
F_114 ( V_4 -> V_61 -> V_864 , V_853 , V_854 ) ;
}
V_4 -> V_752 =
( F_52 ( V_4 ) ||
( F_2 ( V_4 -> V_10 . V_11 , 7 ) ||
( F_2 ( V_4 -> V_10 . V_11 , 5 )
&& V_4 -> V_61 -> V_67 & V_872 ) ) ) ;
V_4 -> V_873 = false ;
V_4 -> V_874 = 0 ;
F_11 ( V_4 ) ;
V_4 -> V_838 = false ;
V_4 -> V_833 = false ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_5 ( V_4 , 0xe7 , 0 ) ;
F_5 ( V_4 , 0xec , 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_5 ( V_4 , 0x342 , 0 ) ;
F_5 ( V_4 , 0x343 , 0 ) ;
F_5 ( V_4 , 0x346 , 0 ) ;
F_5 ( V_4 , 0x347 , 0 ) ;
}
F_5 ( V_4 , 0xe5 , 0 ) ;
F_5 ( V_4 , 0xe6 , 0 ) ;
} else {
F_5 ( V_4 , 0xec , 0 ) ;
}
F_5 ( V_4 , 0x91 , 0 ) ;
F_5 ( V_4 , 0x92 , 0 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 6 ) ) {
F_5 ( V_4 , 0x93 , 0 ) ;
F_5 ( V_4 , 0x94 , 0 ) ;
}
F_36 ( V_4 , 0xa1 , ~ 3 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_5 ( V_4 , 0x8f , 0 ) ;
F_5 ( V_4 , 0xa5 , 0 ) ;
} else {
F_5 ( V_4 , 0xa5 , 0 ) ;
}
if ( F_24 ( V_4 -> V_10 . V_11 , 2 ) )
F_38 ( V_4 , 0xdc , 0x00ff , 0x3b ) ;
else if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) )
F_38 ( V_4 , 0xdc , 0x00ff , 0x40 ) ;
F_5 ( V_4 , 0x203 , 32 ) ;
F_5 ( V_4 , 0x201 , 32 ) ;
if ( V_4 -> V_61 -> V_67 & V_654 )
F_5 ( V_4 , 0x20d , 160 ) ;
else
F_5 ( V_4 , 0x20d , 184 ) ;
F_5 ( V_4 , 0x13a , 200 ) ;
F_5 ( V_4 , 0x70 , 80 ) ;
F_5 ( V_4 , 0x1ff , 48 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 8 ) )
F_26 ( V_4 , V_4 -> V_259 ) ;
F_115 ( V_4 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) ) {
F_5 ( V_4 , 0x180 , 0xaa8 ) ;
F_5 ( V_4 , 0x181 , 0x9a4 ) ;
}
if ( F_52 ( V_4 ) ) {
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ; V_333 ++ ) {
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 1 ) << 0 ) ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x298 :
0x29c , ( 0x1ff << 7 ) ,
( V_4 -> V_875 [ V_333 ] ) << 7 ) ;
}
F_27 ( V_4 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 5 ) ) {
F_60 ( V_4 ) ;
}
F_49 ( V_4 ) ;
F_116 ( V_4 -> V_61 -> V_78 , V_876 ) ;
V_13 = F_3 ( V_4 , 0x01 ) ;
F_5 ( V_4 , 0x01 , V_13 | V_877 ) ;
F_5 ( V_4 , 0x01 , V_13 & ( ~ V_877 ) ) ;
F_116 ( V_4 -> V_61 -> V_78 , V_878 ) ;
F_117 ( V_4 -> V_61 -> V_78 , V_876 ) ;
F_118 ( V_4 , V_878 ) ;
F_91 ( V_4 , V_597 ) ;
F_91 ( V_4 , V_758 ) ;
F_118 ( V_4 , V_876 ) ;
F_50 ( V_4 , 0 , 0 ) ;
F_61 ( V_4 , 0 , V_848 ) ;
if ( F_12 ( V_4 -> V_41 ) )
F_4 ( V_4 ) ;
V_851 = V_4 -> V_63 ;
F_119 ( V_4 , V_66 ) ;
F_120 ( V_4 ) ;
F_68 ( V_4 ) ;
F_77 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
T_1 * V_723 = NULL ;
T_2 V_30 ;
V_112 V_286 = 0 ;
V_112 V_287 = 0 ;
T_5 V_288 ;
if ( F_52 ( V_4 ) ) {
V_723 = F_83 ( V_4 ) ;
} else {
if ( F_28 ( V_4 -> V_41 ) ) {
if ( F_24 ( V_4 -> V_10 . V_11 , 3 ) )
V_723 =
V_879 ;
else if ( F_24 ( V_4 -> V_10 . V_11 , 4 ) )
V_723 =
( V_4 -> V_43 . V_227 ==
3 ) ?
V_880 :
V_881 ;
else
V_723 =
V_882 ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_4 -> V_10 . V_289 == 5 )
V_723 =
V_883 ;
else if ( V_4 -> V_10 . V_289 == 3 )
V_723 =
V_884 ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 5 ) &&
( V_4 -> V_42 . V_227 == 3 ) )
V_723 =
V_885 ;
else
V_723 =
V_886 ;
}
}
}
F_6 ( V_4 , V_721 , 128 ,
192 , 32 , V_723 ) ;
F_6 ( V_4 , V_722 , 128 ,
192 , 32 , V_723 ) ;
V_4 -> V_887 = ( T_2 ) ( ( * V_723 >> 16 ) & 0x7000 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_30 = 0 ; V_30 < 128 ; V_30 ++ ) {
V_286 = ( V_723 [ V_30 ] >> 24 ) & 0xf ;
V_287 = ( V_723 [ V_30 ] >> 19 ) & 0x1f ;
V_288 = F_25 ( V_4 , V_286 ,
V_287 ) ;
F_6 (
V_4 ,
V_721 ,
1 , 576 + V_30 , 32 ,
& V_288 ) ;
F_6 (
V_4 ,
V_722 ,
1 , 576 + V_30 , 32 ,
& V_288 ) ;
}
} else {
for ( V_30 = 0 ; V_30 < 128 ; V_30 ++ ) {
V_286 = ( V_723 [ V_30 ] >> 24 ) & 0xf ;
if ( F_12 ( V_4 -> V_41 ) )
V_288 = ( V_112 )
V_888
[ V_286 ] ;
else
V_288 = ( V_112 )
V_889
[ V_286 ] ;
F_6 (
V_4 ,
V_721 ,
1 , 576 + V_30 , 32 ,
& V_288 ) ;
F_6 (
V_4 ,
V_722 ,
1 , 576 + V_30 , 32 ,
& V_288 ) ;
}
}
} else {
F_6 ( V_4 , V_721 , 128 ,
192 , 32 , V_890 ) ;
F_6 ( V_4 , V_722 , 128 ,
192 , 32 , V_890 ) ;
}
if ( V_4 -> V_61 -> V_891 != 0x3 )
F_121 ( (struct V_1 * ) V_4 ,
V_4 -> V_61 -> V_891 ) ;
if ( F_122 ( V_4 ) )
F_123 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_857 = ( F_12 ( V_4 -> V_41 ) ) ?
( V_4 -> V_734 == 0 ) :
( V_4 -> V_743 == 0 ) ;
if ( V_857 )
F_124 ( V_4 ) ;
else
F_84 ( V_4 ) ;
} else {
F_124 ( V_4 ) ;
}
if ( ! F_69 ( V_4 ) )
V_852 = ( F_12 ( V_4 -> V_41 ) ) ?
( V_4 -> V_793 == 0 ) :
( V_4 -> V_797 == 0 ) ;
if ( ! V_4 -> V_892 )
V_852 = false ;
if ( V_852 ) {
V_850 = F_125 ( V_4 ) ;
if ( V_4 -> V_893 == V_894 )
F_126 ( (struct V_1 * ) V_4 ,
true ) ;
if ( V_4 -> V_264 != V_265 ) {
F_124 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_4 -> V_748 [ 0 ] =
V_4 -> V_274 [ V_102 ]
.
V_895 ;
V_4 -> V_748 [ 1 ] =
V_4 -> V_274 [ V_104 ]
.
V_895 ;
F_88 ( V_4 ) ;
V_850 =
F_125 ( V_4 ) ;
}
if ( F_127
( V_4 , V_850 , true ,
false ) == 0 ) {
if ( F_128
( V_4 , V_850 , 2 ,
false ) == 0 )
F_96 ( V_4 ) ;
}
} else if ( V_4 -> V_266 ==
V_267 ) {
F_129 ( (struct V_1 * ) V_4 ,
V_896 ) ;
}
} else {
F_101 ( V_4 ) ;
}
F_102 ( V_4 ) ;
F_119 ( V_4 , V_851 ) ;
F_14 ( V_4 , V_4 -> V_61 -> V_62 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) && F_51 ( V_4 -> V_10 . V_11 , 6 ) )
F_5 ( V_4 , 0x70 , 50 ) ;
F_103 ( V_4 ) ;
F_107 ( V_4 ) ;
}
static void F_130 ( struct V_3 * V_4 )
{
T_2 V_13 ;
F_116 ( V_4 -> V_61 -> V_78 , V_876 ) ;
V_13 = F_3 ( V_4 , 0x01 ) ;
F_5 ( V_4 , 0x01 , V_13 | V_877 ) ;
F_67 ( 1 ) ;
F_5 ( V_4 , 0x01 , V_13 & ( ~ V_877 ) ) ;
F_116 ( V_4 -> V_61 -> V_78 , V_878 ) ;
F_91 ( V_4 , V_758 ) ;
}
void F_118 ( struct V_3 * V_4 , bool V_897 )
{
T_2 V_898 ;
if ( ! V_897 ) {
V_4 -> V_899 = F_3 ( V_4 , 0x91 ) ;
V_4 -> V_900 = F_3 ( V_4 , 0x92 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_898 = 0x1480 ;
else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
V_898 =
F_28 ( V_4 -> V_41 ) ? 0x600 : 0x480 ;
else
V_898 =
F_28 ( V_4 -> V_41 ) ? 0x180 : 0x120 ;
F_5 ( V_4 , 0x91 , V_898 ) ;
F_5 ( V_4 , 0x92 , V_898 ) ;
} else {
F_5 ( V_4 , 0x91 , V_4 -> V_899 ) ;
F_5 ( V_4 , 0x92 , V_4 -> V_900 ) ;
}
}
void F_115 ( struct V_3 * V_4 )
{
T_2 V_901 =
( V_902 | V_903 ) ;
bool V_904 = false ;
if ( V_4 -> V_261 == V_905 ) {
V_901 = V_902 ;
V_904 = true ;
if ( F_51 ( V_4 -> V_10 . V_11 , 2 ) )
F_36 ( V_4 , 0xa0 , ~ 0x20 ) ;
} else if ( V_4 -> V_261 == V_906 ) {
V_901 = V_903 ;
V_904 = true ;
if ( F_51 ( V_4 -> V_10 . V_11 , 2 ) )
F_37 ( V_4 , 0xa0 , 0x20 ) ;
}
F_38 ( V_4 , 0xa2 , ( ( 0xf << 0 ) | ( 0xf << 4 ) ) , V_901 ) ;
if ( V_904 ) {
V_4 -> V_264 = V_907 ;
F_37 ( V_4 , 0xa1 , V_908 ) ;
} else {
V_4 -> V_264 = V_265 ;
F_36 ( V_4 , 0xa1 , ~ V_908 ) ;
}
}
void F_121 ( struct V_1 * V_2 , T_4 V_909 )
{
T_2 V_337 ;
T_2 V_910 [ 16 ] ;
T_3 V_252 ;
struct V_3 * V_4 = (struct V_3 * ) V_2 ;
T_2 V_911 ;
bool V_912 ;
V_4 -> V_61 -> V_891 = V_909 ;
if ( ! V_4 -> V_61 -> V_913 )
return;
V_912 = ( 0 == ( F_80 ( & V_4 -> V_715 -> V_716 ) & V_914 ) ) ;
if ( ! V_912 )
F_131 ( V_4 -> V_61 -> V_78 ) ;
if ( V_4 -> V_253 )
F_32 ( V_4 , true ) ;
V_337 = F_3 ( V_4 , 0xa2 ) ;
V_337 &= ~ ( 0xf << 4 ) ;
V_337 |= ( ( T_2 ) ( V_909 & 0x3 ) ) << 4 ;
F_5 ( V_4 , 0xa2 , V_337 ) ;
if ( ( V_909 & 0x3 ) != 0x3 ) {
F_5 ( V_4 , 0x20e , 1 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_4 -> V_915 == - 1 ) {
F_8 ( V_4 , V_316 ,
F_58 ( V_910 ) , 80 ,
16 , V_910 ) ;
for ( V_252 = 0 ; V_252 < F_58 ( V_910 ) ; V_252 ++ ) {
if ( V_910 [ V_252 ] ==
V_535 ) {
V_4 -> V_915 = ( T_4 ) V_252 ;
V_911 =
V_532 ;
F_6 (
V_4 ,
V_316 ,
1 , V_252 ,
16 ,
& V_911 ) ;
break;
} else if ( V_910 [ V_252 ] ==
V_313 )
break;
}
}
}
} else {
F_5 ( V_4 , 0x20e , 30 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_4 -> V_915 != - 1 ) {
V_911 = V_535 ;
F_6 ( V_4 , V_316 ,
1 , V_4 -> V_915 ,
16 , & V_911 ) ;
V_4 -> V_915 = - 1 ;
}
}
}
F_91 ( V_4 , V_758 ) ;
if ( V_4 -> V_253 )
F_32 ( V_4 , false ) ;
if ( ! V_912 )
F_132 ( V_4 -> V_61 -> V_78 ) ;
}
T_4 F_133 ( struct V_1 * V_2 )
{
T_2 V_337 , V_916 ;
struct V_3 * V_4 = (struct V_3 * ) V_2 ;
V_337 = F_3 ( V_4 , 0xa2 ) ;
V_916 = ( V_337 >> 4 ) & 0xf ;
return ( T_4 ) V_916 ;
}
bool F_134 ( struct V_3 * V_4 )
{
return F_52 ( V_4 ) ;
}
void V_281 ( struct V_3 * V_4 )
{
}
static void F_135 ( struct V_3 * V_4 )
{
F_36 ( V_4 , 0x78 , ~ V_917 ) ;
F_36 ( V_4 , 0x78 , V_918 ) ;
F_37 ( V_4 , 0x78 , ~ V_918 ) ;
F_37 ( V_4 , 0x78 , V_917 ) ;
}
static void F_136 ( struct V_3 * V_4 )
{
struct V_919 * V_920 = NULL ;
if ( F_24 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_920 = V_921 ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 8 )
|| F_24 ( V_4 -> V_10 . V_11 , 9 ) ) {
switch ( V_4 -> V_10 . V_289 ) {
case 5 :
if ( V_4 -> V_10 . V_922 == 0x0 )
V_920 = V_923 ;
else if ( V_4 -> V_10 . V_922 == 0x1 )
V_920 = V_924 ;
else
break;
case 7 :
V_920 = V_925 ;
break;
case 8 :
V_920 = V_926 ;
break;
default:
break;
}
}
F_137 ( V_4 , V_920 ) ;
}
static T_2 F_138 ( struct V_3 * V_4 )
{
T_2 V_927 = 0 ;
int V_252 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_4 -> V_10 . V_289 == 5 ) {
F_36 ( V_4 , 0x342 , ~ ( 0x1 << 1 ) ) ;
F_67 ( 10 ) ;
F_85 ( V_4 , V_928 , 0x1 , 0x1 ) ;
F_85 ( V_4 , V_929 , 0x2 ,
0x1 ) ;
}
F_85 ( V_4 , V_930 , 0x1 , 0x1 ) ;
F_67 ( 10 ) ;
F_85 ( V_4 , V_930 , 0x3 , 0x3 ) ;
for ( V_252 = 0 ; V_252 < V_931 ; V_252 ++ ) {
V_927 = F_53 ( V_4 , V_932 ) ;
if ( V_927 & 0x1 )
break;
F_67 ( 100 ) ;
}
if ( F_93 ( V_252 == V_931 ,
L_2 ) )
return 0 ;
F_85 ( V_4 , V_930 , 0x2 , 0x0 ) ;
V_927 = F_53 ( V_4 , V_932 ) & 0x3e ;
F_85 ( V_4 , V_930 , 0x1 , 0x0 ) ;
if ( V_4 -> V_10 . V_289 == 5 ) {
F_85 ( V_4 , V_928 , 0x1 , 0x0 ) ;
F_85 ( V_4 , V_929 , 0x2 ,
0x0 ) ;
}
if ( ( V_4 -> V_10 . V_289 <= 4 ) || ( V_4 -> V_10 . V_289 == 6 ) ) {
F_85 ( V_4 , V_933 , 0x3c ,
V_927 ) ;
F_85 ( V_4 , V_934 , 0xf0 ,
V_927 << 2 ) ;
}
} else if ( F_24 ( V_4 -> V_10 . V_11 , 3 ) ) {
T_2 V_935 ;
V_935 =
F_53 (
V_4 ,
V_936 |
V_937 ) ;
F_48 ( V_4 , V_936 | V_937 ,
V_935 | 0x7 ) ;
F_67 ( 10 ) ;
F_48 ( V_4 , V_938 | V_937 ,
0x1 ) ;
F_67 ( 10 ) ;
F_48 ( V_4 , V_938 | V_937 ,
0x9 ) ;
for ( V_252 = 0 ; V_252 < V_931 ; V_252 ++ ) {
V_927 = F_53 (
V_4 ,
V_939 |
V_937 ) ;
if ( V_927 & 0x80 )
break;
F_67 ( 100 ) ;
}
if ( F_93 ( V_252 == V_931 ,
L_3 ) )
return 0 ;
F_48 ( V_4 , V_938 | V_937 ,
0x1 ) ;
V_927 =
F_53 ( V_4 ,
V_939 |
V_937 ) ;
F_48 ( V_4 , V_938 | V_937 ,
0x0 ) ;
F_48 ( V_4 , V_936 | V_937 ,
V_935 ) ;
return V_927 & 0x1f ;
}
return V_927 & 0x3e ;
}
static T_2 F_139 ( struct V_3 * V_4 )
{
T_2 V_940 ;
int V_252 ;
bool V_941 ;
V_941 = ( ( V_4 -> V_10 . V_289 == 3 )
|| ( V_4 -> V_10 . V_289 == 4 )
|| ( V_4 -> V_10 . V_289 == 6 ) ) ;
V_940 = 0 ;
if ( V_941 ) {
F_48 ( V_4 , V_942 , 0x61 ) ;
F_48 ( V_4 , V_943 , 0xc0 ) ;
} else {
F_48 ( V_4 , V_944 , 0x61 ) ;
F_48 ( V_4 , V_943 , 0xe9 ) ;
}
F_48 ( V_4 , V_945 , 0x6e ) ;
F_48 ( V_4 , V_946 , 0x55 ) ;
for ( V_252 = 0 ; V_252 < V_931 ; V_252 ++ ) {
V_940 = F_53 ( V_4 , V_947 ) ;
if ( V_940 & 0x2 )
break;
F_67 ( 500 ) ;
}
F_48 ( V_4 , V_946 , 0x15 ) ;
V_940 = 0 ;
if ( V_941 ) {
F_48 ( V_4 , V_942 , 0x69 ) ;
F_48 ( V_4 , V_943 , 0xb0 ) ;
} else {
F_48 ( V_4 , V_944 , 0x69 ) ;
F_48 ( V_4 , V_943 , 0xd5 ) ;
}
F_48 ( V_4 , V_945 , 0x6e ) ;
F_48 ( V_4 , V_946 , 0x55 ) ;
for ( V_252 = 0 ; V_252 < V_931 ; V_252 ++ ) {
V_940 = F_53 ( V_4 , V_947 ) ;
if ( V_940 & 0x2 )
break;
F_67 ( 500 ) ;
}
F_48 ( V_4 , V_946 , 0x15 ) ;
V_940 = 0 ;
if ( V_941 ) {
F_48 ( V_4 , V_942 , 0x73 ) ;
F_48 ( V_4 , V_945 , 0x28 ) ;
F_48 ( V_4 , V_943 , 0xb0 ) ;
} else {
F_48 ( V_4 , V_944 , 0x73 ) ;
F_48 ( V_4 , V_945 , 0x6e ) ;
F_48 ( V_4 , V_943 , 0x99 ) ;
}
F_48 ( V_4 , V_946 , 0x55 ) ;
for ( V_252 = 0 ; V_252 < V_931 ; V_252 ++ ) {
V_940 = F_53 ( V_4 , V_947 ) ;
if ( V_940 & 0x2 )
break;
F_67 ( 500 ) ;
}
if ( F_93 ( ! ( V_940 & 0x2 ) , L_4 ) )
return 0 ;
F_48 ( V_4 , V_946 , 0x15 ) ;
return V_940 ;
}
static void F_140 ( struct V_3 * V_4 )
{
F_85 ( V_4 , V_948 , 0x1 , 0x1 ) ;
F_85 ( V_4 , V_949 , 0x78 , 0x78 ) ;
F_85 ( V_4 , V_950 , 0x80 , 0x80 ) ;
F_95 ( 2 ) ;
F_85 ( V_4 , V_949 , 0x78 , 0x0 ) ;
F_85 ( V_4 , V_950 , 0x80 , 0x0 ) ;
if ( V_4 -> V_40 ) {
F_138 ( V_4 ) ;
F_139 ( V_4 ) ;
}
F_85 ( V_4 , V_951 , 0x8 , 0x0 ) ;
}
static void F_141 ( struct V_3 * V_4 )
{
const struct V_952 * V_953 = NULL ;
const struct V_952 * V_954 = NULL ;
const struct V_952 * V_955 = NULL ;
if ( F_24 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_953 = V_956 ;
V_954 = V_957 ;
V_955 = V_958 ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_953 = V_959 ;
V_954 = V_960 ;
V_955 = V_961 ;
} else {
switch ( V_4 -> V_10 . V_289 ) {
case 5 :
V_953 = V_962 ;
V_954 = V_963 ;
V_955 = V_964 ;
break;
case 6 :
V_953 = V_965 ;
V_954 = V_966 ;
V_955 = V_967 ;
break;
case 7 :
case 9 :
V_953 = V_968 ;
V_954 = V_969 ;
V_955 = V_970 ;
break;
case 8 :
V_953 = V_971 ;
V_954 = V_972 ;
V_955 = V_973 ;
break;
case 11 :
V_953 = V_974 ;
V_954 = V_975 ;
V_955 = V_976 ;
break;
default:
break;
}
}
F_142 ( V_4 , V_953 , ( T_2 ) V_937 ) ;
F_142 ( V_4 , V_954 , ( T_2 ) V_647 ) ;
F_142 ( V_4 , V_954 , ( T_2 ) V_648 ) ;
F_142 ( V_4 , V_955 , ( T_2 ) V_502 ) ;
F_142 ( V_4 , V_955 , ( T_2 ) V_503 ) ;
}
static void F_143 ( struct V_3 * V_4 )
{
F_85 ( V_4 , V_977 , 0xb , 0xb ) ;
F_85 ( V_4 , V_978 , 0x2 , 0x2 ) ;
F_85 ( V_4 , V_979 , 0x2 , 0x2 ) ;
F_67 ( 1000 ) ;
F_85 ( V_4 , V_979 , 0x2 , 0x0 ) ;
if ( ( V_4 -> V_61 -> V_67 & V_980 )
|| ( V_4 -> V_61 -> V_67 & V_981 ) )
F_85 ( V_4 , V_936 , 0xf4 , 0x0 ) ;
else
F_85 ( V_4 , V_936 , 0xfc , 0x0 ) ;
F_85 ( V_4 , V_982 , 0x1 , 0x0 ) ;
if ( V_4 -> V_40 )
F_138 ( V_4 ) ;
}
static void F_144 ( struct V_3 * V_4 )
{
F_36 ( V_4 , 0x78 , ~ V_983 ) ;
F_37 ( V_4 , 0x78 , V_917 | V_918 ) ;
F_37 ( V_4 , 0x78 , V_983 ) ;
}
static void F_145 ( struct V_3 * V_4 )
{
F_142 ( V_4 , V_984 , V_985 ) ;
}
static void F_146 ( struct V_3 * V_4 )
{
F_59 ( V_4 , V_986 ,
~ ( V_987 | V_988 ) ) ;
if ( ( ( V_4 -> V_61 -> V_69 >= 4 )
&& ! ( V_4 -> V_61 -> V_67 & V_989 ) )
|| ( ( V_4 -> V_61 -> V_69 < 4 ) ) ) {
F_59 ( V_4 , V_990 , 0x7F ) ;
F_59 ( V_4 , V_991 , 0x7F ) ;
}
F_85 ( V_4 , V_992 , 0x3F , 0x2C ) ;
F_48 ( V_4 , V_993 , 0x3C ) ;
F_59 ( V_4 , V_993 ,
~ ( V_994 | V_995 ) ) ;
F_54 ( V_4 , V_996 , V_997 ) ;
F_54 ( V_4 , V_993 , V_995 ) ;
F_67 ( 1000 ) ;
F_54 ( V_4 , V_993 , V_994 ) ;
F_92 ( ( ( F_53 ( V_4 , V_998 ) &
V_999 ) != V_999 ) , 2000 ) ;
if ( F_93 ( ( F_53 ( V_4 , V_998 ) &
V_999 ) != V_999 ,
L_5 ) )
return;
F_59 ( V_4 , V_996 ,
~ ( V_997 ) ) ;
F_147 ( (struct V_1 * ) V_4 , V_4 -> V_41 ) ;
F_48 ( V_4 , V_1000 , 9 ) ;
F_48 ( V_4 , V_1001 , 9 ) ;
F_48 ( V_4 , V_1002 , 0x83 ) ;
F_48 ( V_4 , V_1003 , 0x83 ) ;
F_85 ( V_4 , V_1004 ,
V_1005 , V_1006 ) ;
F_85 ( V_4 , V_1007 ,
V_1005 , V_1006 ) ;
if ( V_4 -> V_270 ) {
F_59 ( V_4 , V_1008 ,
~ ( V_1009 ) ) ;
F_59 ( V_4 , V_1010 ,
~ ( V_1009 ) ) ;
} else {
F_54 ( V_4 , V_1008 ,
V_1009 ) ;
F_54 ( V_4 , V_1010 ,
V_1009 ) ;
}
F_67 ( 2 ) ;
}
void F_148 ( struct V_3 * V_4 , bool V_1011 )
{
if ( V_1011 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ! V_4 -> V_272 ) {
F_135 ( V_4 ) ;
F_136 ( V_4 ) ;
F_140 ( V_4 ) ;
}
F_147 ( (struct V_1 * ) V_4 ,
V_4 -> V_41 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_135 ( V_4 ) ;
F_141 ( V_4 ) ;
F_143 ( V_4 ) ;
F_147 ( (struct V_1 * ) V_4 ,
V_4 -> V_41 ) ;
} else {
F_144 ( V_4 ) ;
F_145 ( V_4 ) ;
F_146 ( V_4 ) ;
}
V_4 -> V_272 = true ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 )
&& F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_36 ( V_4 , 0x78 , ~ V_917 ) ;
F_85 ( V_4 , V_978 , 0x2 , 0x0 ) ;
F_48 ( V_4 ,
V_1012 |
V_647 , 0 ) ;
F_48 ( V_4 ,
V_1013 |
V_647 , 0 ) ;
F_48 ( V_4 ,
V_1014 |
V_647 , 0 ) ;
F_48 ( V_4 ,
V_1015 |
V_647 , 0 ) ;
F_85 ( V_4 ,
V_1016 |
V_647 , 0xf0 , 0 ) ;
F_48 ( V_4 ,
V_1017 |
V_647 , 0 ) ;
F_48 ( V_4 ,
V_1012 |
V_648 , 0 ) ;
F_48 ( V_4 ,
V_1013 |
V_648 , 0 ) ;
F_48 ( V_4 ,
V_1014 |
V_648 , 0 ) ;
F_48 ( V_4 ,
V_1015 |
V_648 , 0 ) ;
F_85 ( V_4 ,
V_1016 |
V_648 , 0xf0 , 0 ) ;
F_48 ( V_4 ,
V_1017 |
V_648 , 0 ) ;
V_4 -> V_272 = false ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 8 ) ) {
F_36 ( V_4 , 0x78 , ~ V_917 ) ;
V_4 -> V_272 = false ;
}
}
}
static bool
F_149 ( struct V_3 * V_4 , T_3 V_1018 , int * V_1019 ,
const struct V_1020 * * V_1021 ,
const struct V_1022 * * V_1023 ,
const struct V_1024 * * V_1025 ,
const struct V_1026 * * V_1027 )
{
T_3 V_252 ;
const struct V_1020 * V_1028 = NULL ;
const struct V_1022 * V_1029 = NULL ;
const struct V_1024 * V_1030 = NULL ;
T_1 V_26 = 0 ;
int V_369 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_24 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1028 = V_1031 ;
V_26 = F_58 ( V_1031 ) ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 8 )
|| F_24 ( V_4 -> V_10 . V_11 , 9 ) ) {
switch ( V_4 -> V_10 . V_289 ) {
case 5 :
if ( V_4 -> V_10 . V_922 == 0x0 ) {
V_1030 =
V_1032 ;
V_26 = F_58 (
V_1032 ) ;
} else if ( V_4 -> V_10 . V_922 == 0x1 ) {
V_1030 =
V_1033 ;
V_26 = F_58 (
V_1033 ) ;
}
break;
case 7 :
V_1028 =
V_1034 ;
V_26 = F_58 (
V_1034 ) ;
break;
case 8 :
V_1028 =
V_1035 ;
V_26 = F_58 (
V_1035 ) ;
break;
default:
break;
}
} else if ( F_24 ( V_4 -> V_10 . V_11 , 16 ) ) {
V_1028 = V_1035 ;
V_26 = F_58 ( V_1035 ) ;
} else {
goto V_1036;
}
for ( V_252 = 0 ; V_252 < V_26 ; V_252 ++ ) {
if ( V_4 -> V_10 . V_289 == 5 ) {
if ( V_1030 [ V_252 ] . V_1037 == V_1018 )
break;
} else {
if ( V_1028 [ V_252 ] . V_1037 == V_1018 )
break;
}
}
if ( V_252 >= V_26 )
goto V_1036;
if ( V_4 -> V_10 . V_289 == 5 ) {
* V_1025 = & V_1030 [ V_252 ] ;
V_369 = V_1030 [ V_252 ] . V_369 ;
} else {
* V_1021 = & V_1028 [ V_252 ] ;
V_369 = V_1028 [ V_252 ] . V_369 ;
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( F_24 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_1029 = V_1038 ;
V_26 = F_58 ( V_1038 ) ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_1029 = V_1039 ;
V_26 = F_58 ( V_1039 ) ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 5 )
|| F_24 ( V_4 -> V_10 . V_11 , 6 ) ) {
switch ( V_4 -> V_10 . V_289 ) {
case 5 :
V_1029 = V_1040 ;
V_26 = F_58 ( V_1040 ) ;
break;
case 6 :
V_1029 = V_1041 ;
V_26 = F_58 ( V_1041 ) ;
break;
case 7 :
case 9 :
V_1029 = V_1042 ;
V_26 =
F_58 ( V_1042 ) ;
break;
case 8 :
V_1029 = V_1043 ;
V_26 = F_58 ( V_1043 ) ;
break;
case 11 :
V_1029 = V_1044 ;
V_26 = F_58 (
V_1044 ) ;
break;
default:
break;
}
}
for ( V_252 = 0 ; V_252 < V_26 ; V_252 ++ ) {
if ( V_1029 [ V_252 ] . V_1037 == V_1018 )
break;
}
if ( V_252 >= V_26 )
goto V_1036;
* V_1023 = & V_1029 [ V_252 ] ;
V_369 = V_1029 [ V_252 ] . V_369 ;
} else {
for ( V_252 = 0 ; V_252 < F_58 ( V_1026 ) ; V_252 ++ )
if ( V_1026 [ V_252 ] . V_1037 == V_1018 )
break;
if ( V_252 >= F_58 ( V_1026 ) )
goto V_1036;
* V_1027 = & V_1026 [ V_252 ] ;
V_369 = V_1026 [ V_252 ] . V_369 ;
}
* V_1019 = V_369 ;
return true ;
V_1036:
* V_1019 = V_621 ;
return false ;
}
T_4 F_56 ( struct V_3 * V_4 , T_3 V_1018 )
{
int V_369 ;
const struct V_1020 * V_1021 = NULL ;
const struct V_1022 * V_1023 = NULL ;
const struct V_1024 * V_1025 = NULL ;
const struct V_1026 * V_1027 = NULL ;
if ( V_1018 == 0 )
V_1018 = F_29 ( V_4 -> V_41 ) ;
F_149 ( V_4 , V_1018 , & V_369 , & V_1021 , & V_1023 , & V_1025 , & V_1027 ) ;
if ( F_12 ( V_4 -> V_41 ) )
return V_621 ;
if ( ( V_369 >= V_1045 ) && ( V_369 < V_1046 ) )
return V_628 ;
else if ( ( V_369 >= V_1046 ) && ( V_369 < V_1047 ) )
return V_629 ;
else
return V_630 ;
}
static void
F_150 ( struct V_3 * V_4 ,
const struct V_1026 * V_1048 )
{
F_48 ( V_4 , V_1049 , V_1048 -> V_1050 ) ;
F_48 ( V_4 , V_1051 , V_1048 -> V_1052 ) ;
F_48 ( V_4 , V_1053 , V_1048 -> V_1054 ) ;
F_48 ( V_4 , V_1055 , V_1048 -> V_1056 ) ;
F_151 ( V_4 ) ;
F_48 ( V_4 , V_1057 , V_1048 -> V_1058 ) ;
F_48 ( V_4 , V_1059 , V_1048 -> V_1060 ) ;
F_48 ( V_4 , V_1061 , V_1048 -> V_1062 ) ;
F_48 ( V_4 , V_1063 , V_1048 -> V_1064 ) ;
F_151 ( V_4 ) ;
F_48 ( V_4 , V_1065 , V_1048 -> V_1066 ) ;
F_48 ( V_4 , V_1067 , V_1048 -> V_1068 ) ;
F_48 ( V_4 , V_1069 , V_1048 -> V_1070 ) ;
F_48 ( V_4 , V_1071 , V_1048 -> V_1072 ) ;
F_151 ( V_4 ) ;
F_48 ( V_4 , V_1073 ,
V_1048 -> V_1074 ) ;
F_48 ( V_4 , V_1075 ,
V_1048 -> V_1076 ) ;
F_48 ( V_4 , V_1077 , V_1048 -> V_1078 ) ;
F_48 ( V_4 , V_1079 ,
V_1048 -> V_1080 ) ;
F_151 ( V_4 ) ;
F_48 ( V_4 , V_1081 ,
V_1048 -> V_1082 ) ;
F_48 ( V_4 , V_1083 ,
V_1048 -> V_1084 ) ;
F_48 ( V_4 , V_1085 ,
V_1048 -> V_1086 ) ;
F_48 ( V_4 , V_1087 , V_1048 -> V_1088 ) ;
F_151 ( V_4 ) ;
F_48 ( V_4 , V_1089 ,
V_1048 -> V_1090 ) ;
F_48 ( V_4 , V_1091 ,
V_1048 -> V_1092 ) ;
F_67 ( 50 ) ;
F_48 ( V_4 , V_1093 , 0x05 ) ;
F_48 ( V_4 , V_1093 , 0x45 ) ;
F_151 ( V_4 ) ;
F_48 ( V_4 , V_1093 , 0x65 ) ;
F_67 ( 300 ) ;
}
static void
F_152 ( struct V_3 * V_4 ,
const struct V_1022 * V_1048 )
{
const struct V_952 * V_953 = NULL ;
F_48 ( V_4 ,
V_1094 | V_937 ,
V_1048 -> V_1095 ) ;
F_48 ( V_4 , V_1096 | V_937 ,
V_1048 -> V_1097 ) ;
F_48 ( V_4 , V_1098 | V_937 ,
V_1048 -> V_1099 ) ;
F_48 ( V_4 , V_1100 | V_937 ,
V_1048 -> V_1101 ) ;
F_48 ( V_4 , V_1102 | V_937 ,
V_1048 -> V_1103 ) ;
F_48 ( V_4 , V_1104 | V_937 ,
V_1048 -> V_1105 ) ;
F_48 ( V_4 , V_1106 | V_937 ,
V_1048 -> V_1107 ) ;
F_48 ( V_4 , V_1108 | V_937 ,
V_1048 -> V_1109 ) ;
F_48 ( V_4 , V_1110 | V_937 ,
V_1048 -> V_1111 ) ;
F_48 ( V_4 , V_1112 | V_937 ,
V_1048 -> V_1113 ) ;
F_48 ( V_4 , V_1114 | V_937 ,
V_1048 -> V_1115 ) ;
F_48 ( V_4 , V_1116 | V_937 ,
V_1048 -> V_1117 ) ;
F_48 ( V_4 , V_1118 | V_937 ,
V_1048 -> V_1119 ) ;
F_48 ( V_4 , V_1120 | V_937 ,
V_1048 -> V_1121 ) ;
F_48 ( V_4 , V_1122 | V_937 ,
V_1048 -> V_1123 ) ;
F_48 ( V_4 , V_1124 | V_937 ,
V_1048 -> V_1125 ) ;
F_48 ( V_4 , V_1126 | V_937 ,
V_1048 -> V_1127 ) ;
F_48 ( V_4 ,
V_1128 | V_502 ,
V_1048 -> V_1129 ) ;
F_48 ( V_4 , V_1130 | V_502 ,
V_1048 -> V_1131 ) ;
F_48 ( V_4 , V_1132 | V_647 ,
V_1048 -> V_1133 ) ;
F_48 ( V_4 , V_1134 | V_647 ,
V_1048 -> V_1135 ) ;
F_48 ( V_4 , V_1012 | V_647 ,
V_1048 -> V_1136 ) ;
F_48 ( V_4 , V_1013 | V_647 ,
V_1048 -> V_1137 ) ;
F_48 ( V_4 , V_1014 | V_647 ,
V_1048 -> V_1138 ) ;
F_48 ( V_4 , V_1015 | V_647 ,
V_1048 -> V_1139 ) ;
F_48 ( V_4 , V_1016 | V_647 ,
V_1048 -> V_1140 ) ;
F_48 ( V_4 , V_1017 | V_647 ,
V_1048 -> V_1141 ) ;
F_48 ( V_4 ,
V_1128 | V_503 ,
V_1048 -> V_1142 ) ;
F_48 ( V_4 , V_1130 | V_503 ,
V_1048 -> V_1143 ) ;
F_48 ( V_4 , V_1132 | V_648 ,
V_1048 -> V_1144 ) ;
F_48 ( V_4 , V_1134 | V_648 ,
V_1048 -> V_1145 ) ;
F_48 ( V_4 , V_1012 | V_648 ,
V_1048 -> V_1146 ) ;
F_48 ( V_4 , V_1013 | V_648 ,
V_1048 -> V_1147 ) ;
F_48 ( V_4 , V_1014 | V_648 ,
V_1048 -> V_1148 ) ;
F_48 ( V_4 , V_1015 | V_648 ,
V_1048 -> V_1149 ) ;
F_48 ( V_4 , V_1016 | V_648 ,
V_1048 -> V_1150 ) ;
F_48 ( V_4 , V_1017 | V_648 ,
V_1048 -> V_1151 ) ;
if ( F_24 ( V_4 -> V_10 . V_11 , 3 ) )
V_953 = V_956 ;
else if ( F_24 ( V_4 -> V_10 . V_11 , 4 ) )
V_953 = V_959 ;
else {
switch ( V_4 -> V_10 . V_289 ) {
case 5 :
V_953 = V_962 ;
break;
case 6 :
V_953 = V_965 ;
break;
case 7 :
case 9 :
V_953 = V_968 ;
break;
case 8 :
V_953 = V_971 ;
break;
case 11 :
V_953 = V_974 ;
break;
}
}
if ( F_12 ( V_4 -> V_41 ) )
F_48 ( V_4 , V_1152 |
V_937 ,
( T_2 ) V_953 [ 0x49 - 2 ] . V_1153 ) ;
else
F_48 ( V_4 , V_1152 |
V_937 ,
( T_2 ) V_953 [ 0x49 - 2 ] . V_1154 ) ;
if ( V_4 -> V_61 -> V_67 & V_644 ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_48 ( V_4 , V_1104 |
V_937 , 0x1f ) ;
F_48 ( V_4 , V_1106 |
V_937 , 0x1f ) ;
F_48 ( V_4 ,
V_1110 |
V_937 , 0xb ) ;
F_48 ( V_4 ,
V_1152 |
V_937 , 0x14 ) ;
}
}
if ( ( V_4 -> V_61 -> V_67 & V_645 ) &&
( F_12 ( V_4 -> V_41 ) ) ) {
F_48 ( V_4 ,
V_1104 | V_937 ,
0x1f ) ;
F_48 ( V_4 ,
V_1106 | V_937 ,
0x1f ) ;
F_48 ( V_4 ,
V_1110 | V_937 ,
0xb ) ;
F_48 ( V_4 , V_1152 | V_937 ,
0x20 ) ;
}
if ( V_4 -> V_61 -> V_67 & V_643 ) {
if ( F_28 ( V_4 -> V_41 ) ) {
F_48 ( V_4 , V_1104 |
V_937 , 0x1f ) ;
F_48 ( V_4 , V_1106 |
V_937 , 0x1f ) ;
F_48 ( V_4 , V_1110 |
V_937 , 0x5 ) ;
F_48 ( V_4 , V_1152 |
V_937 , 0xc ) ;
}
}
if ( F_52 ( V_4 ) && F_12 ( V_4 -> V_41 ) ) {
T_2 V_1155 ;
T_2 V_1156 ;
T_2 V_1157 ;
T_2 V_1158 ;
T_2 V_1159 , V_1160 ;
T_3 V_333 ;
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ; V_333 ++ ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 5 ) ) {
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1161 , 0xcc ) ;
V_1159 = 0x25 ;
V_1160 = 0x20 ;
if ( ( V_4 -> V_61 -> V_1162 ==
V_1163 )
|| ( V_4 -> V_61 -> V_1162 ==
V_1164 ) ) {
if ( V_4 -> V_61 -> V_861 ==
V_1165 ) {
V_1159 = 0x2a ;
V_1160 = 0x38 ;
}
}
V_1155 = 0x4 ;
V_1157 = 0x03 ;
V_1156 = 0x77 ;
V_1158 = 0x65 ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1166 , V_1159 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1167 , V_1159 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1168 , V_1160 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1169 ,
V_1155 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1170 ,
V_1157 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1171 ,
V_1156 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1172 ,
V_1158 ) ;
} else {
V_1159 = ( V_4 -> V_304 == V_305 ) ?
0x40 : 0x20 ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1166 , V_1159 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1167 , V_1159 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1168 , 0x30 ) ;
}
F_65 ( V_4 , V_674 , V_665 , V_333 , V_1173 ,
0xee ) ;
}
}
if ( F_52 ( V_4 ) && F_24 ( V_4 -> V_10 . V_11 , 6 )
&& F_28 ( V_4 -> V_41 ) ) {
T_2 V_1174 ;
T_2 V_1175 ;
T_2 V_1176 ;
T_2 V_1177 ;
T_2 V_369 , V_1178 , V_1160 ;
T_3 V_333 ;
V_369 = F_46 ( F_29 ( V_4 -> V_41 ) ) ;
if ( V_369 < 5150 ) {
V_1174 = 0xa ;
V_1175 = 0x77 ;
V_1176 = 0xf ;
V_1177 = 0xf ;
} else if ( V_369 < 5340 ) {
V_1174 = 0x8 ;
V_1175 = 0x77 ;
V_1176 = 0xfb ;
V_1177 = 0xf ;
} else if ( V_369 < 5650 ) {
V_1174 = 0x0 ;
V_1175 = 0x77 ;
V_1176 = 0xb ;
V_1177 = 0xf ;
} else {
V_1174 = 0x0 ;
V_1175 = 0x77 ;
if ( V_369 != 5825 )
V_1176 = - ( int ) ( V_369 - 18 ) / 36 + 168 ;
else
V_1176 = 6 ;
V_1177 = 0xf ;
}
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ; V_333 ++ ) {
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1179 , V_1174 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1180 , V_1175 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1181 , V_1176 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1182 , V_1177 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1183 , 0x30 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1184 , 0xee ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1185 , 0x3 ) ;
V_1160 = 0x30 ;
if ( ( V_4 -> V_61 -> V_1162 == V_1163 ) ||
( V_4 -> V_61 -> V_1162 == V_1164 ) ) {
if ( V_4 -> V_61 -> V_861 == V_1165 )
V_1160 = 0x35 ;
}
V_1178 = ( V_4 -> V_1186 == 0 ) ? 0x30 : V_4 -> V_1186 ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1187 , V_1178 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1188 , V_1178 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1189 , V_1160 ) ;
}
}
F_67 ( 50 ) ;
F_153 ( V_4 ) ;
}
void F_153 ( struct V_3 * V_4 )
{
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_85 ( V_4 , V_1190 , 0x01 , 0x0 ) ;
F_85 ( V_4 , V_949 , 0x04 , 0x0 ) ;
F_85 ( V_4 , V_949 , 0x04 ,
( 1 << 2 ) ) ;
F_85 ( V_4 , V_1190 , 0x01 , 0x01 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_48 ( V_4 , V_1191 , 0x0 ) ;
F_48 ( V_4 , V_1192 , 0x38 ) ;
F_48 ( V_4 , V_1192 , 0x18 ) ;
F_48 ( V_4 , V_1192 , 0x38 ) ;
F_48 ( V_4 , V_1192 , 0x39 ) ;
}
F_67 ( 300 ) ;
}
static void
F_154 (
struct V_3 * V_4 ,
const struct V_1020 * V_1048 ,
const struct V_1024 *
V_1193 )
{
int V_591 ;
T_2 V_1194 = 0 ;
T_2 V_1195 = 0 ;
if ( V_4 -> V_10 . V_289 == 5 ) {
F_48 ( V_4 ,
V_1196 ,
V_1193 -> V_1197 ) ;
F_48 ( V_4 , V_1198 ,
V_1193 -> V_1199 ) ;
F_48 ( V_4 , V_1200 ,
V_1193 -> V_1201 ) ;
F_48 ( V_4 , V_1202 ,
V_1193 -> V_1203 ) ;
F_48 ( V_4 , V_1204 ,
V_1193 -> V_1205 ) ;
F_48 ( V_4 , V_1206 ,
V_1193 -> V_1207 ) ;
F_48 ( V_4 , V_1208 ,
V_1193 -> V_1209 ) ;
F_48 ( V_4 , V_1210 , V_1193 -> V_1211 ) ;
F_48 ( V_4 , V_1212 , V_1193 -> V_1213 ) ;
F_48 ( V_4 ,
V_1214 , V_1193 -> V_1215 ) ;
F_48 ( V_4 ,
V_1216 ,
V_1193 -> V_1217 ) ;
F_48 ( V_4 , V_1218 ,
V_1193 -> V_1219 ) ;
F_48 ( V_4 ,
V_1220 ,
V_1193 -> V_1221 ) ;
F_48 ( V_4 ,
V_1222 ,
V_1193 -> V_1223 ) ;
F_48 ( V_4 , V_1224 ,
V_1193 -> V_1225 ) ;
F_48 ( V_4 ,
V_1226 ,
V_1193 -> V_1227 ) ;
F_48 ( V_4 ,
V_1228 ,
V_1193 -> V_1229 ) ;
F_48 ( V_4 , V_1230 ,
V_1193 -> V_1231 ) ;
} else {
F_48 ( V_4 ,
V_1196 ,
V_1048 -> V_1197 ) ;
F_48 ( V_4 , V_1198 ,
V_1048 -> V_1199 ) ;
F_48 ( V_4 , V_1200 ,
V_1048 -> V_1201 ) ;
F_48 ( V_4 , V_1202 ,
V_1048 -> V_1203 ) ;
F_48 ( V_4 , V_1204 ,
V_1048 -> V_1205 ) ;
F_48 ( V_4 , V_1206 ,
V_1048 -> V_1207 ) ;
F_48 ( V_4 , V_1208 , V_1048 -> V_1209 ) ;
F_48 ( V_4 , V_1210 , V_1048 -> V_1211 ) ;
F_48 ( V_4 , V_1212 , V_1048 -> V_1213 ) ;
F_48 ( V_4 , V_1214 , V_1048 -> V_1215 ) ;
F_48 ( V_4 ,
V_1216 ,
V_1048 -> V_1217 ) ;
F_48 ( V_4 , V_1232 ,
V_1048 -> V_1233 ) ;
F_48 ( V_4 , V_1218 ,
V_1048 -> V_1219 ) ;
F_48 ( V_4 , V_1234 ,
V_1048 -> V_1235 ) ;
F_48 ( V_4 ,
V_1220 ,
V_1048 -> V_1221 ) ;
F_48 ( V_4 ,
V_1222 ,
V_1048 -> V_1223 ) ;
F_48 ( V_4 , V_1236 ,
V_1048 -> V_1237 ) ;
F_48 ( V_4 , V_1238 ,
V_1048 -> V_1239 ) ;
F_48 ( V_4 , V_1240 ,
V_1048 -> V_1241 ) ;
F_48 ( V_4 , V_1224 ,
V_1048 -> V_1225 ) ;
F_48 ( V_4 , V_1242 ,
V_1048 -> V_1243 ) ;
F_48 ( V_4 ,
V_1226 ,
V_1048 -> V_1227 ) ;
F_48 ( V_4 ,
V_1228 ,
V_1048 -> V_1229 ) ;
F_48 ( V_4 , V_1244 ,
V_1048 -> V_1245 ) ;
F_48 ( V_4 , V_1246 ,
V_1048 -> V_1247 ) ;
F_48 ( V_4 , V_1248 ,
V_1048 -> V_1249 ) ;
F_48 ( V_4 , V_1230 ,
V_1048 -> V_1231 ) ;
F_48 ( V_4 , V_1250 ,
V_1048 -> V_1251 ) ;
}
if ( ( V_4 -> V_10 . V_289 <= 4 ) || ( V_4 -> V_10 . V_289 == 6 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_48 ( V_4 , V_1202 ,
0x3f ) ;
F_48 ( V_4 , V_1208 , 0x3f ) ;
F_48 ( V_4 , V_1206 ,
0x8 ) ;
F_48 ( V_4 , V_1204 ,
0x8 ) ;
} else {
F_48 ( V_4 , V_1202 ,
0x1f ) ;
F_48 ( V_4 , V_1208 , 0x3f ) ;
F_48 ( V_4 , V_1206 ,
0x8 ) ;
F_48 ( V_4 , V_1204 ,
0x8 ) ;
}
} else if ( ( V_4 -> V_10 . V_289 == 5 ) || ( V_4 -> V_10 . V_289 == 7 ) ||
( V_4 -> V_10 . V_289 == 8 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_48 ( V_4 , V_1202 ,
0x1b ) ;
F_48 ( V_4 , V_1208 , 0x30 ) ;
F_48 ( V_4 , V_1206 ,
0xa ) ;
F_48 ( V_4 , V_1204 ,
0xa ) ;
} else {
F_48 ( V_4 , V_1202 ,
0x1f ) ;
F_48 ( V_4 , V_1208 , 0x3f ) ;
F_48 ( V_4 , V_1206 ,
0x8 ) ;
F_48 ( V_4 , V_1204 ,
0x8 ) ;
}
}
if ( F_12 ( V_4 -> V_41 ) ) {
if ( F_52 ( V_4 ) ) {
if ( V_4 -> V_10 . V_289 == 3 )
V_1194 = 0x6b ;
if ( V_4 -> V_10 . V_289 == 5 )
V_1195 = 0x73 ;
} else {
if ( V_4 -> V_10 . V_289 != 5 ) {
V_1195 = 0x3 ;
V_1194 = 0x61 ;
}
}
for ( V_591 = 0 ; V_591 <= 1 ; V_591 ++ ) {
if ( V_1194 != 0 )
F_55 ( V_4 , V_606 , V_607 , V_591 ,
V_615 ,
V_1194 ) ;
if ( V_1195 != 0 )
F_55 ( V_4 , V_606 , V_607 , V_591 ,
V_1252 ,
V_1195 ) ;
}
}
F_67 ( 50 ) ;
F_153 ( V_4 ) ;
}
static void
F_155 ( struct V_3 * V_4 , T_2 V_1253 ,
const struct V_1254 * V_1048 )
{
T_2 V_13 ;
V_13 = F_3 ( V_4 , 0x09 ) & V_373 ;
if ( F_28 ( V_1253 ) && ! V_13 ) {
V_13 = F_80 ( & V_4 -> V_715 -> V_1255 ) ;
F_113 ( & V_4 -> V_715 -> V_1255 ,
( V_13 | V_1256 ) ) ;
F_37 ( V_4 , ( V_14 + V_1257 ) ,
( V_877 | V_1258 ) ) ;
F_113 ( & V_4 -> V_715 -> V_1255 , V_13 ) ;
F_37 ( V_4 , 0x09 , V_373 ) ;
} else if ( ! F_28 ( V_1253 ) && V_13 ) {
F_36 ( V_4 , 0x09 , ~ V_373 ) ;
V_13 = F_80 ( & V_4 -> V_715 -> V_1255 ) ;
F_113 ( & V_4 -> V_715 -> V_1255 ,
( V_13 | V_1256 ) ) ;
F_36 ( V_4 , ( V_14 + V_1257 ) ,
( T_2 ) ( ~ ( V_877 | V_1258 ) ) ) ;
F_113 ( & V_4 -> V_715 -> V_1255 , V_13 ) ;
}
F_5 ( V_4 , 0x1ce , V_1048 -> V_1259 ) ;
F_5 ( V_4 , 0x1cf , V_1048 -> V_1260 ) ;
F_5 ( V_4 , 0x1d0 , V_1048 -> V_1261 ) ;
F_5 ( V_4 , 0x1d1 , V_1048 -> V_1262 ) ;
F_5 ( V_4 , 0x1d2 , V_1048 -> V_1263 ) ;
F_5 ( V_4 , 0x1d3 , V_1048 -> V_1264 ) ;
if ( F_29 ( V_4 -> V_41 ) == 14 ) {
F_50 ( V_4 , V_1265 , 0 ) ;
F_37 ( V_4 , V_14 + V_1266 , 0x800 ) ;
} else {
F_50 ( V_4 , V_1265 ,
V_1265 ) ;
if ( F_12 ( V_1253 ) )
F_36 ( V_4 , V_14 + V_1266 , ~ 0x840 ) ;
}
if ( V_4 -> V_63 == V_66 )
F_120 ( V_4 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 3 ) )
F_39 ( V_4 ) ;
F_103 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 )
&& ( V_4 -> V_1267 != V_1268 ) ) {
T_4 V_1269 = 0 ;
V_13 = F_29 ( V_1253 ) ;
if ( ! F_34 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( V_13 == 13 ) || ( V_13 == 14 ) || ( V_13 == 153 ) )
V_1269 = 1 ;
} else if ( ( ( V_13 >= 5 ) && ( V_13 <= 8 ) ) || ( V_13 == 13 )
|| ( V_13 == 14 ) ) {
V_1269 = 1 ;
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_13 == 54 )
V_1269 = 1 ;
} else {
if ( V_4 -> V_256 &&
( ( V_13 == 38 ) || ( V_13 == 102 )
|| ( V_13 == 118 ) ) )
V_1269 = 1 ;
}
if ( V_4 -> V_1267 == V_1270 )
V_1269 = 1 ;
F_156 ( V_4 -> V_61 -> V_78 , false ) ;
F_157 ( V_4 -> V_61 -> V_864 , V_1269 ) ;
F_156 ( V_4 -> V_61 -> V_78 , true ) ;
if ( ( V_4 -> V_61 -> V_1162 == V_1163 ) ||
( V_4 -> V_61 -> V_1162 == V_1164 ) ) {
if ( V_1269 == 1 ) {
F_113 ( & V_4 -> V_715 -> V_1271 ,
0x5341 ) ;
F_113 ( & V_4 -> V_715 -> V_1272 ,
0x8 ) ;
} else {
F_113 ( & V_4 -> V_715 -> V_1271 ,
0x8889 ) ;
F_113 ( & V_4 -> V_715 -> V_1272 ,
0x8 ) ;
}
}
F_158 ( V_4 -> V_61 -> V_78 ) ;
F_38 ( V_4 , 0x01 , ( 0x1 << 15 ) ,
( ( V_1269 > 0 ) ? ( 0x1 << 15 ) : 0 ) ) ;
F_130 ( V_4 ) ;
V_4 -> V_1273 = ( V_1269 > 0 ) ;
}
if ( F_23 ( V_4 -> V_10 . V_11 , 7 ) )
F_5 ( V_4 , 0x17e , 0x3830 ) ;
F_107 ( V_4 ) ;
}
void V_283 ( struct V_3 * V_4 , T_2 V_1253 )
{
int V_369 ;
const struct V_1020 * V_1021 = NULL ;
const struct V_1022 * V_1023 = NULL ;
const struct V_1024 * V_1025 = NULL ;
const struct V_1026 * V_1027 = NULL ;
if ( ! F_149
( V_4 , F_29 ( V_1253 ) , & V_369 , & V_1021 , & V_1023 , & V_1025 , & V_1027 ) )
return;
F_159 ( (struct V_1 * ) V_4 , V_1253 ) ;
if ( F_160 ( V_1253 ) != V_4 -> V_304 )
F_161 ( V_4 -> V_61 -> V_78 , F_160 ( V_1253 ) ) ;
if ( F_34 ( V_1253 ) ) {
if ( F_162 ( V_1253 ) ) {
F_37 ( V_4 , 0xa0 , V_1274 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_37 ( V_4 , 0x310 , V_1275 ) ;
} else {
F_36 ( V_4 , 0xa0 , ~ V_1274 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_36 ( V_4 , 0x310 ,
( ~ V_1275 & 0xffff ) ) ;
}
}
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( V_4 -> V_10 . V_289 <= 4 )
|| ( V_4 -> V_10 . V_289 == 6 ) ) {
F_85 ( V_4 , V_1276 ,
0x2 ,
( F_28 ( V_1253 ) ? ( 1 << 1 )
: 0 ) ) ;
F_85 ( V_4 , V_1277 ,
0x2 ,
( F_28 ( V_1253 ) ? ( 1 << 1 )
: 0 ) ) ;
}
F_154 ( V_4 , V_1021 , V_1025 ) ;
F_155 ( V_4 , V_1253 ,
( V_4 -> V_10 . V_289 == 5 ) ?
( const struct V_1254 * ) & ( V_1025 -> V_1259 ) :
( const struct V_1254 * ) & ( V_1021 -> V_1259 ) ) ;
} else {
F_85 ( V_4 ,
V_977 | V_937 ,
0x4 ,
( F_28 ( V_1253 ) ? ( 0x1 << 2 ) : 0 ) ) ;
F_152 ( V_4 , V_1023 ) ;
F_155 ( V_4 , V_1253 ,
( const struct V_1254 * ) & ( V_1023 -> V_1259 ) ) ;
}
} else {
F_85 ( V_4 , V_986 , 0x70 ,
( F_28 ( V_1253 ) ? ( 0x02 << 4 )
: ( 0x05 << 4 ) ) ) ;
F_150 ( V_4 , V_1027 ) ;
F_155 ( V_4 , V_1253 ,
( const struct V_1254 * )
& ( V_1027 -> V_1259 ) ) ;
}
}
void F_126 ( struct V_1 * V_1278 , bool V_1279 )
{
struct V_3 * V_4 = (struct V_3 * ) V_1278 ;
T_2 V_681 = 0xfc00 ;
T_1 V_1280 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
return;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
T_2 V_1281 = 0x211 , V_1282 = 0x222 , V_1283 = 0x144 , V_1284 = 0x188 ;
if ( V_1279 == false )
return;
if ( V_4 -> V_42 . V_39 == 0 ) {
F_6 ( V_4 , V_45 ,
1 , 0x02 , 16 , & V_1281 ) ;
F_6 ( V_4 , V_45 ,
1 , 0x03 , 16 , & V_1282 ) ;
F_6 ( V_4 , V_45 ,
1 , 0x08 , 16 , & V_1283 ) ;
F_6 ( V_4 , V_45 ,
1 , 0x0C , 16 , & V_1284 ) ;
}
if ( V_4 -> V_43 . V_39 == 0 ) {
F_6 ( V_4 , V_45 ,
1 , 0x12 , 16 , & V_1281 ) ;
F_6 ( V_4 , V_45 ,
1 , 0x13 , 16 , & V_1282 ) ;
F_6 ( V_4 , V_45 ,
1 , 0x18 , 16 , & V_1283 ) ;
F_6 ( V_4 , V_45 ,
1 , 0x1C , 16 , & V_1284 ) ;
}
} else {
F_5 ( V_4 , 0xc8 , 0x0 ) ;
F_5 ( V_4 , 0xc9 , 0x0 ) ;
F_163 ( V_4 -> V_61 -> V_864 , V_681 , V_681 , V_1285 ) ;
V_1280 = F_80 ( & V_4 -> V_715 -> V_716 ) ;
V_1280 &= ~ V_1286 ;
F_113 ( & V_4 -> V_715 -> V_716 , V_1280 ) ;
F_164 ( & V_4 -> V_715 -> V_1287 , V_681 ) ;
F_112 ( & V_4 -> V_715 -> V_1288 , ~ V_681 ) ;
if ( V_1279 ) {
F_5 ( V_4 , 0xf8 , 0x02d8 ) ;
F_5 ( V_4 , 0xf9 , 0x0301 ) ;
F_5 ( V_4 , 0xfa , 0x02d8 ) ;
F_5 ( V_4 , 0xfb , 0x0301 ) ;
}
}
}
T_2 F_50 ( struct V_3 * V_4 , T_2 V_681 , T_2 V_13 )
{
T_2 V_1289 , V_1290 ;
bool V_1291 = false ;
if ( F_78 ( V_4 -> V_61 -> V_713 , 16 ) ) {
V_1291 =
( F_80 ( & V_4 -> V_715 -> V_716 ) & V_914 ) ?
false : true ;
if ( ! V_1291 )
F_131 ( V_4 -> V_61 -> V_78 ) ;
}
V_1289 = F_3 ( V_4 , 0xb0 ) & ( 0x7 << 0 ) ;
V_1290 = ( V_1289 & ( ~ V_681 ) ) | ( V_13 & V_681 ) ;
F_38 ( V_4 , 0xb0 , ( 0x7 << 0 ) , V_1290 ) ;
if ( F_78 ( V_4 -> V_61 -> V_713 , 16 ) && ! V_1291 )
F_132 ( V_4 -> V_61 -> V_78 ) ;
return V_1290 ;
}
void F_91 ( struct V_3 * V_4 , T_4 V_306 )
{
T_2 V_1292 , V_1293 ;
T_2 V_1294 ;
switch ( V_306 ) {
case V_597 :
V_1292 = V_1295 ;
V_1293 = V_1296 ;
break;
case V_624 :
V_1292 = V_1297 ;
V_1293 = V_1298 ;
break;
case V_758 :
V_1292 = V_1299 ;
V_1293 = V_1300 ;
break;
case V_1301 :
V_1292 = V_1302 ;
V_1293 = V_1303 ;
break;
case V_1304 :
V_1292 = V_1305 ;
V_1293 = V_1306 ;
break;
case V_510 :
V_1292 = V_1307 ;
V_1293 = V_1308 ;
break;
default:
return;
}
V_1294 = F_3 ( V_4 , 0xa1 ) ;
F_37 ( V_4 , 0xa1 ,
( V_908 |
V_1309 ) ) ;
F_37 ( V_4 , 0xa3 , V_1292 ) ;
F_92 ( ( F_3 ( V_4 , 0xa4 ) & V_1293 ) , 200000 ) ;
F_5 ( V_4 , 0xa1 , V_1294 ) ;
F_93 ( F_3 ( V_4 , 0xa4 ) & V_1293 , L_6 ) ;
}
static void
F_165 ( struct V_3 * V_4 , T_2 V_306 , T_2 V_320 ,
T_4 V_321 , T_4 V_322 )
{
T_2 V_1310 = 0 , V_1311 = 0 ;
T_2 V_1312 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
switch ( V_306 ) {
case V_1313 :
F_35 (
V_4 , ( 0x1 << 5 ) ,
V_320 , V_321 , V_322 ,
V_331 ) ;
F_35 (
V_4 , ( 0x1 << 4 ) , V_320 ,
V_321 , V_322 ,
V_331 ) ;
F_35 (
V_4 , ( 0x1 << 3 ) , V_320 ,
V_321 , V_322 ,
V_331 ) ;
break;
case V_1314 :
F_35 (
V_4 , ( 0x1 << 2 ) ,
V_320 , V_321 , V_322 ,
V_331 ) ;
F_35 (
V_4 , ( 0x1 << 1 ) , V_320 ,
V_321 , V_322 ,
V_331 ) ;
F_35 (
V_4 , ( 0x1 << 0 ) , V_320 ,
V_321 , V_322 ,
V_331 ) ;
F_35 (
V_4 , ( 0x1 << 1 ) , V_320 ,
V_321 , V_322 ,
V_332 ) ;
F_35 (
V_4 , ( 0x1 << 11 ) , 0 ,
V_321 , V_322 ,
V_331 ) ;
break;
case V_1315 :
F_35 (
V_4 , ( 0x1 << 2 ) ,
V_320 , V_321 , V_322 ,
V_330 ) ;
F_35 (
V_4 , ( 0x1 << 1 ) , V_320 ,
V_321 , V_322 ,
V_331 ) ;
F_35 (
V_4 , ( 0x1 << 0 ) , V_320 ,
V_321 , V_322 ,
V_332 ) ;
F_35 (
V_4 , ( 0x1 << 2 ) , V_320 ,
V_321 , V_322 ,
V_332 ) ;
F_35 (
V_4 , ( 0x1 << 11 ) , 1 ,
V_321 , V_322 ,
V_331 ) ;
break;
case V_1316 :
V_1310 = V_320 & 0x000ff ;
V_1311 = V_320 & 0x0ff00 ;
V_1311 = V_1311 >> 8 ;
F_35 (
V_4 , ( 0x1 << 11 ) ,
V_1310 , V_321 ,
V_322 ,
V_330 ) ;
F_35 (
V_4 , ( 0x3 << 13 ) ,
V_1311 , V_321 ,
V_322 ,
V_330 ) ;
break;
case V_1317 :
V_1312 = V_320 & 0x7fff ;
V_1311 = V_320 & 0x8000 ;
V_1311 = V_1311 >> 14 ;
F_35 (
V_4 , ( 0x1 << 12 ) ,
V_1312 , V_321 , V_322 ,
V_330 ) ;
F_35 (
V_4 , ( 0x1 << 13 ) ,
V_1311 , V_321 ,
V_322 ,
V_330 ) ;
break;
}
}
}
static void
F_166 ( struct V_3 * V_4 , T_2 V_1318 , V_108 V_20 ,
T_4 V_1319 , T_4 V_1320 , T_4 V_1321 )
{
T_2 V_1322 ;
V_20 = ( V_20 > V_1323 ) ?
V_1323 : V_20 ;
V_20 = ( V_20 < ( - V_1323 - 1 ) ) ?
- V_1323 - 1 : V_20 ;
V_1322 = ( ( V_1318 & 0x3f ) << 8 ) | ( V_20 & 0x3f ) ;
if ( ( ( V_1319 == V_755 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1325 ) && ( V_1321 == V_1326 ) )
F_5 ( V_4 , 0x1a6 , V_1322 ) ;
if ( ( ( V_1319 == V_755 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1327 ) && ( V_1321 == V_1326 ) )
F_5 ( V_4 , 0x1ac , V_1322 ) ;
if ( ( ( V_1319 == V_756 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1325 ) && ( V_1321 == V_1326 ) )
F_5 ( V_4 , 0x1b2 , V_1322 ) ;
if ( ( ( V_1319 == V_756 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1327 ) && ( V_1321 == V_1326 ) )
F_5 ( V_4 , 0x1b8 , V_1322 ) ;
if ( ( ( V_1319 == V_755 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1325 ) && ( V_1321 == V_1328 ) )
F_5 ( V_4 , 0x1a4 , V_1322 ) ;
if ( ( ( V_1319 == V_755 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1327 ) && ( V_1321 == V_1328 ) )
F_5 ( V_4 , 0x1aa , V_1322 ) ;
if ( ( ( V_1319 == V_756 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1325 ) && ( V_1321 == V_1328 ) )
F_5 ( V_4 , 0x1b0 , V_1322 ) ;
if ( ( ( V_1319 == V_756 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1327 ) && ( V_1321 == V_1328 ) )
F_5 ( V_4 , 0x1b6 , V_1322 ) ;
if ( ( ( V_1319 == V_755 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1325 ) && ( V_1321 == V_1329 ) )
F_5 ( V_4 , 0x1a5 , V_1322 ) ;
if ( ( ( V_1319 == V_755 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1327 ) && ( V_1321 == V_1329 ) )
F_5 ( V_4 , 0x1ab , V_1322 ) ;
if ( ( ( V_1319 == V_756 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1325 ) && ( V_1321 == V_1329 ) )
F_5 ( V_4 , 0x1b1 , V_1322 ) ;
if ( ( ( V_1319 == V_756 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1327 ) && ( V_1321 == V_1329 ) )
F_5 ( V_4 , 0x1b7 , V_1322 ) ;
if ( ( ( V_1319 == V_755 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1325 ) && ( V_1321 == V_1330 ) )
F_5 ( V_4 , 0x1a7 , V_1322 ) ;
if ( ( ( V_1319 == V_755 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1327 ) && ( V_1321 == V_1330 ) )
F_5 ( V_4 , 0x1ad , V_1322 ) ;
if ( ( ( V_1319 == V_756 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1325 ) && ( V_1321 == V_1330 ) )
F_5 ( V_4 , 0x1b3 , V_1322 ) ;
if ( ( ( V_1319 == V_756 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1327 ) && ( V_1321 == V_1330 ) )
F_5 ( V_4 , 0x1b9 , V_1322 ) ;
if ( ( ( V_1319 == V_755 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1325 ) && ( V_1321 == V_1331 ) )
F_5 ( V_4 , 0x1a8 , V_1322 ) ;
if ( ( ( V_1319 == V_755 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1327 ) && ( V_1321 == V_1331 ) )
F_5 ( V_4 , 0x1ae , V_1322 ) ;
if ( ( ( V_1319 == V_756 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1325 ) && ( V_1321 == V_1331 ) )
F_5 ( V_4 , 0x1b4 , V_1322 ) ;
if ( ( ( V_1319 == V_756 ) ||
( V_1319 == V_1324 ) ) &&
( V_1320 == V_1327 ) && ( V_1321 == V_1331 ) )
F_5 ( V_4 , 0x1ba , V_1322 ) ;
if ( ( ( V_1319 == V_755 ) ||
( V_1319 == V_1324 ) ) &&
( V_1321 == V_685 ) )
F_5 ( V_4 , 0x1a9 , V_1322 ) ;
if ( ( ( V_1319 == V_756 ) ||
( V_1319 == V_1324 ) ) &&
( V_1321 == V_685 ) )
F_5 ( V_4 , 0x1b5 , V_1322 ) ;
if ( ( ( V_1319 == V_755 ) ||
( V_1319 == V_1324 ) ) &&
( V_1321 == V_1332 ) )
F_5 ( V_4 , 0x1af , V_1322 ) ;
if ( ( ( V_1319 == V_756 ) ||
( V_1319 == V_1324 ) ) &&
( V_1321 == V_1332 ) )
F_5 ( V_4 , 0x1bb , V_1322 ) ;
}
static void F_167 ( struct V_3 * V_4 , T_4 V_333 )
{
if ( F_52 ( V_4 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_48 ( V_4 ,
( ( V_333 == V_102 ) ?
V_1333 :
V_1334 ) ,
( F_28 ( V_4 -> V_41 ) ?
0xc : 0xe ) ) ;
else
F_48 ( V_4 ,
V_718 |
( ( V_333 == V_102 ) ?
V_647 : V_648 ) ,
( F_28 ( V_4 -> V_41 ) ?
0xc : 0xe ) ) ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_48 ( V_4 ,
( ( V_333 == V_102 ) ?
V_1333 :
V_1334 ) ,
0x11 ) ;
if ( V_4 -> V_10 . V_622 == V_623 )
F_48 ( V_4 ,
V_928 , 0x1 ) ;
} else {
F_48 ( V_4 ,
V_718 |
( ( V_333 == V_102 ) ?
V_647 : V_648 ) ,
0x11 ) ;
}
}
}
void F_75 ( struct V_3 * V_4 , T_4 V_754 , T_4 V_1321 )
{
T_2 V_681 , V_13 ;
T_2 V_1335 , V_1336 , V_1337 ,
V_1338 ;
T_2 V_1339 , V_1340 , V_1341 ,
V_1342 ;
T_2 V_1343 , V_1344 , V_1345 ;
T_2 V_1346 , V_1347 ;
T_4 V_333 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_754 == V_686 ) {
F_38 ( V_4 , 0x8f , ( 0x1 << 9 ) , 0 ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 9 ) , 0 ) ;
F_38 ( V_4 , 0xa6 , ( 0x3 << 8 ) , 0 ) ;
F_38 ( V_4 , 0xa7 , ( 0x3 << 8 ) , 0 ) ;
F_38 ( V_4 , 0xe5 , ( 0x1 << 5 ) , 0 ) ;
F_38 ( V_4 , 0xe6 , ( 0x1 << 5 ) , 0 ) ;
V_681 = ( 0x1 << 2 ) |
( 0x1 << 3 ) | ( 0x1 << 4 ) | ( 0x1 << 5 ) ;
F_38 ( V_4 , 0xf9 , V_681 , 0 ) ;
F_38 ( V_4 , 0xfb , V_681 , 0 ) ;
} else {
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ; V_333 ++ ) {
if ( V_754 == V_755
&& V_333 == V_104 )
continue;
else if ( V_754 == V_756
&& V_333 == V_102 )
continue;
F_38 ( V_4 , ( V_333 == V_102 ) ?
0x8f : 0xa5 , ( 0x1 << 9 ) , 1 << 9 ) ;
if ( V_1321 == V_1328 ||
V_1321 == V_1329 ||
V_1321 == V_1326 ) {
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0xa6 : 0xa7 ,
( 0x3 << 8 ) , 0 ) ;
V_681 = ( 0x1 << 2 ) |
( 0x1 << 3 ) |
( 0x1 << 4 ) | ( 0x1 << 5 ) ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0xf9 : 0xfb ,
V_681 , 0 ) ;
if ( V_1321 == V_1328 ) {
if ( F_28 (
V_4 -> V_41 ) ) {
V_681 = ( 0x1 << 2 ) ;
V_13 = 1 << 2 ;
} else {
V_681 = ( 0x1 << 3 ) ;
V_13 = 1 << 3 ;
}
} else if ( V_1321 ==
V_1329 ) {
V_681 = ( 0x1 << 4 ) ;
V_13 = 1 << 4 ;
} else {
V_681 = ( 0x1 << 5 ) ;
V_13 = 1 << 5 ;
}
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0xf9 : 0xfb ,
V_681 , V_13 ) ;
V_681 = ( 0x1 << 5 ) ;
V_13 = 1 << 5 ;
F_38 ( V_4 , ( V_333 == V_102 ) ?
0xe5 : 0xe6 , V_681 , V_13 ) ;
} else {
if ( V_1321 == V_1330 ) {
V_681 = ( 0x3 << 8 ) ;
V_13 = 1 << 8 ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0xa6
: 0xa7 , V_681 , V_13 ) ;
V_681 = ( 0x3 << 10 ) ;
V_13 = 1 << 10 ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0xa6
: 0xa7 , V_681 , V_13 ) ;
} else if ( V_1321 ==
V_1331 ) {
V_681 = ( 0x3 << 8 ) ;
V_13 = 2 << 8 ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0xa6
: 0xa7 , V_681 , V_13 ) ;
V_681 = ( 0x3 << 10 ) ;
V_13 = 2 << 10 ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0xa6
: 0xa7 , V_681 , V_13 ) ;
} else {
V_681 = ( 0x3 << 8 ) ;
V_13 = 3 << 8 ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0xa6
: 0xa7 , V_681 , V_13 ) ;
V_681 = ( 0x3 << 10 ) ;
V_13 = 3 << 10 ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0xa6
: 0xa7 , V_681 , V_13 ) ;
F_167 ( V_4 , V_333 ) ;
V_1335 = 1 << 9 ;
F_38 ( V_4 ,
( V_333 ==
V_102 ) ? 0x8f
: 0xa5 , ( 0x1 << 9 ) ,
V_1335 ) ;
}
}
}
}
} else {
if ( ( V_1321 == V_1328 ) ||
( V_1321 == V_1329 ) ||
( V_1321 == V_1326 ) )
V_13 = 0x0 ;
else if ( V_1321 == V_1330 )
V_13 = 0x1 ;
else if ( V_1321 == V_1331 )
V_13 = 0x2 ;
else
V_13 = 0x3 ;
V_681 = ( ( 0x3 << 12 ) | ( 0x3 << 14 ) ) ;
V_13 = ( V_13 << 12 ) | ( V_13 << 14 ) ;
F_38 ( V_4 , 0xa6 , V_681 , V_13 ) ;
F_38 ( V_4 , 0xa7 , V_681 , V_13 ) ;
if ( ( V_1321 == V_1328 ) ||
( V_1321 == V_1329 ) ||
( V_1321 == V_1326 ) ) {
if ( V_1321 == V_1328 )
V_13 = 0x1 ;
if ( V_1321 == V_1329 )
V_13 = 0x2 ;
if ( V_1321 == V_1326 )
V_13 = 0x3 ;
V_681 = ( 0x3 << 4 ) ;
V_13 = ( V_13 << 4 ) ;
F_38 ( V_4 , 0x7a , V_681 , V_13 ) ;
F_38 ( V_4 , 0x7d , V_681 , V_13 ) ;
}
if ( V_754 == V_686 ) {
V_1335 = 0 ;
V_1336 = 0 ;
V_1337 = 0 ;
V_1339 = 0 ;
V_1340 = 0 ;
V_1341 = 0 ;
V_1342 = 0 ;
V_1338 = 0 ;
} else {
V_1335 = 1 ;
V_1336 = 1 ;
V_1337 = V_754 ;
V_1339 = 1 ;
V_1340 = 1 ;
V_1341 = 1 ;
V_1342 = 1 ;
V_1338 = 1 ;
}
V_1343 = ( ( 0x1 << 12 ) | ( 0x1 << 13 ) ) ;
V_1335 = ( V_1335 <<
12 ) | ( V_1335 << 13 ) ;
F_38 ( V_4 , 0xa5 , V_1343 ,
V_1335 ) ;
if ( ( V_1321 == V_1328 ) ||
( V_1321 == V_1329 ) ||
( V_1321 == V_1326 ) ) {
V_1344 = ( ( 0x1 << 8 ) | ( 0x7 << 3 ) ) ;
V_1346 = ( V_1336 << 8 ) |
( V_1337 << 3 ) ;
V_1345 = ( ( 0x1 << 5 ) |
( 0x1 << 12 ) |
( 0x1 << 1 ) | ( 0x1 << 0 ) ) ;
V_1347 = ( V_1339 <<
5 ) |
( V_1340 << 12 ) |
( V_1341 << 1 ) |
( V_1342 << 0 ) ;
F_38 ( V_4 , 0x78 , V_1344 , V_1346 ) ;
F_38 ( V_4 , 0xec , V_1345 , V_1347 ) ;
F_38 ( V_4 , 0x78 , ( 0x1 << 0 ) , ( V_1338 << 0 ) ) ;
F_67 ( 20 ) ;
F_38 ( V_4 , 0xec , ( 0x1 << 0 ) , 0 ) ;
}
}
}
int
F_74 ( struct V_3 * V_4 , T_4 V_1321 , T_5 * V_683 ,
T_4 V_1348 )
{
V_112 V_1349 , V_1350 ;
T_2 V_1351 = 0 ;
T_2 V_1352 = 0 ;
T_2 V_1353 = 0 ;
T_2 V_1354 = 0 ;
T_2 V_1355 = 0 ;
T_2 V_1356 = 0 ;
T_2 V_1357 = 0 ;
T_2 V_1358 = 0 ;
T_2 V_1359 = 0 ;
T_2 V_1360 = 0 ;
T_2 V_1361 = 0 ;
T_2 V_1362 = 0 ;
V_108 V_1363 [ 4 ] ;
T_4 V_311 = 0 , V_1364 = 0 ;
T_5 V_1365 ;
T_2 V_1366 ;
V_1351 = F_3 ( V_4 , 0xa6 ) ;
V_1352 = F_3 ( V_4 , 0xa7 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_1357 = F_3 ( V_4 , 0xf9 ) ;
V_1358 = F_3 ( V_4 , 0xfb ) ;
V_1353 = F_3 ( V_4 , 0x8f ) ;
V_1354 = F_3 ( V_4 , 0xa5 ) ;
V_1355 = F_3 ( V_4 , 0xe5 ) ;
V_1356 = F_3 ( V_4 , 0xe6 ) ;
} else {
V_1353 = F_3 ( V_4 , 0xa5 ) ;
V_1359 = F_3 ( V_4 , 0x78 ) ;
V_1360 = F_3 ( V_4 , 0xec ) ;
V_1361 = F_3 ( V_4 , 0x7a ) ;
V_1362 = F_3 ( V_4 , 0x7d ) ;
}
F_75 ( V_4 , V_1324 , V_1321 ) ;
V_1366 = F_3 ( V_4 , 0xca ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) )
F_5 ( V_4 , 0xca , 5 ) ;
for ( V_311 = 0 ; V_311 < 4 ; V_311 ++ )
V_683 [ V_311 ] = 0 ;
for ( V_1364 = 0 ; V_1364 < V_1348 ; V_1364 ++ ) {
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) ) {
V_1349 = F_3 ( V_4 , 0x1c9 ) ;
V_1350 = F_3 ( V_4 , 0x1ca ) ;
} else {
V_1349 = F_3 ( V_4 , 0x219 ) ;
V_1350 = F_3 ( V_4 , 0x21a ) ;
}
V_311 = 0 ;
V_1363 [ V_311 ++ ] = ( ( V_108 ) ( ( V_1349 & 0x3f ) << 2 ) ) >> 2 ;
V_1363 [ V_311 ++ ] = ( ( V_108 ) ( ( ( V_1349 >> 8 ) & 0x3f ) << 2 ) ) >> 2 ;
V_1363 [ V_311 ++ ] = ( ( V_108 ) ( ( V_1350 & 0x3f ) << 2 ) ) >> 2 ;
V_1363 [ V_311 ++ ] = ( ( V_108 ) ( ( ( V_1350 >> 8 ) & 0x3f ) << 2 ) ) >> 2 ;
for ( V_311 = 0 ; V_311 < 4 ; V_311 ++ )
V_683 [ V_311 ] += V_1363 [ V_311 ] ;
}
V_1365 = V_683 [ 3 ] & 0xff ;
V_1365 |= ( V_683 [ 2 ] & 0xff ) << 8 ;
V_1365 |= ( V_683 [ 1 ] & 0xff ) << 16 ;
V_1365 |= ( V_683 [ 0 ] & 0xff ) << 24 ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) )
F_5 ( V_4 , 0xca , V_1366 ) ;
F_5 ( V_4 , 0xa6 , V_1351 ) ;
F_5 ( V_4 , 0xa7 , V_1352 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_5 ( V_4 , 0xf9 , V_1357 ) ;
F_5 ( V_4 , 0xfb , V_1358 ) ;
F_5 ( V_4 , 0x8f , V_1353 ) ;
F_5 ( V_4 , 0xa5 , V_1354 ) ;
F_5 ( V_4 , 0xe5 , V_1355 ) ;
F_5 ( V_4 , 0xe6 , V_1356 ) ;
} else {
F_5 ( V_4 , 0xa5 , V_1353 ) ;
F_5 ( V_4 , 0x78 , V_1359 ) ;
F_5 ( V_4 , 0xec , V_1360 ) ;
F_5 ( V_4 , 0x7a , V_1361 ) ;
F_5 ( V_4 , 0x7d , V_1362 ) ;
}
return V_1365 ;
}
V_112 F_168 ( struct V_3 * V_4 )
{
T_2 V_1367 , V_1368 ;
T_2 V_1369 , V_1370 ;
T_2 V_1371 ;
T_2 V_1372 ;
T_2 V_1351 ;
T_2 V_1352 ;
T_2 V_1373 ;
T_2 V_1354 ;
T_2 V_1374 ;
T_2 V_1375 ;
T_5 V_1376 [ 4 ] ;
T_5 V_1377 [ 4 ] ;
T_2 V_1378 ;
V_112 V_20 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
T_2 V_1379 , V_1380 , V_1381 , V_1382 ;
T_2 V_1383 , V_1384 ;
T_2 V_1385 , V_1386 ;
T_5 V_1387 ;
T_2 V_1388 , V_1389 ;
T_2 V_1390 , V_1391 ;
T_2 V_1392 ;
T_2 V_1393 ;
V_1378 =
F_53 ( V_4 , V_933 ) ;
V_1351 = F_3 ( V_4 , 0xa6 ) ;
V_1352 = F_3 ( V_4 , 0xa7 ) ;
V_1373 = F_3 ( V_4 , 0x8f ) ;
V_1354 = F_3 ( V_4 , 0xa5 ) ;
V_1392 = F_3 ( V_4 , 0x1ae ) ;
V_1388 = F_3 ( V_4 , 0x346 ) ;
V_1389 = F_3 ( V_4 , 0x347 ) ;
V_1390 = F_3 ( V_4 , 0x344 ) ;
V_1391 = F_3 ( V_4 , 0x345 ) ;
F_8 ( V_4 , V_595 , 1 , 0x0A , 16 ,
& V_1381 ) ;
F_8 ( V_4 , V_595 , 1 , 0x0E , 16 ,
& V_1382 ) ;
F_8 ( V_4 , V_595 , 1 , 0x02 , 16 ,
& V_1383 ) ;
F_8 ( V_4 , V_595 , 1 , 0x03 , 16 ,
& V_1384 ) ;
F_5 ( V_4 , 0x1ae , 0x0 ) ;
V_1385 = 0x0 ;
V_1386 = 0x20 ;
F_6 ( V_4 , V_595 , 1 , 0x02 , 16 ,
& V_1385 ) ;
F_6 ( V_4 , V_595 , 1 , 0x03 , 16 ,
& V_1386 ) ;
V_1393 = V_1378 & 0x1c ;
F_48 ( V_4 , V_933 ,
V_1393 | 0x01 ) ;
F_35 ( V_4 , ( 0x1 << 1 ) ,
1 , 0 , 0 ,
V_332 ) ;
F_38 ( V_4 , 0xa6 , ( 0x1 << 7 ) , 0 ) ;
F_38 ( V_4 , 0xa7 , ( 0x1 << 7 ) , 0 ) ;
F_38 ( V_4 , 0x8f , ( 0x1 << 7 ) , ( 0x1 << 7 ) ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 7 ) , ( 0x1 << 7 ) ) ;
F_38 ( V_4 , 0xa6 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_38 ( V_4 , 0xa7 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_38 ( V_4 , 0x8f , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_67 ( 5 ) ;
F_38 ( V_4 , 0xa6 , ( 0x1 << 2 ) , 0 ) ;
F_38 ( V_4 , 0xa7 , ( 0x1 << 2 ) , 0 ) ;
F_38 ( V_4 , 0xa6 , ( 0x1 << 3 ) , 0 ) ;
F_38 ( V_4 , 0xa7 , ( 0x1 << 3 ) , 0 ) ;
F_38 ( V_4 , 0x8f , ( 0x1 << 3 ) , ( 0x1 << 3 ) ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 3 ) , ( 0x1 << 3 ) ) ;
F_38 ( V_4 , 0xa6 , ( 0x1 << 6 ) , 0 ) ;
F_38 ( V_4 , 0xa7 , ( 0x1 << 6 ) , 0 ) ;
F_38 ( V_4 , 0x8f , ( 0x1 << 6 ) , ( 0x1 << 6 ) ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 6 ) , ( 0x1 << 6 ) ) ;
V_1379 = 0xA3 ;
V_1380 = 0x0 ;
F_6 ( V_4 , V_595 , 1 , 0x0A , 16 ,
& V_1379 ) ;
F_6 ( V_4 , V_595 , 1 , 0x0E , 16 ,
& V_1380 ) ;
F_67 ( 3 ) ;
F_74 ( V_4 , V_1331 , V_1376 , 1 ) ;
F_48 ( V_4 , V_933 ,
V_1393 | 0x03 ) ;
F_67 ( 5 ) ;
F_74 ( V_4 , V_1331 , V_1377 , 1 ) ;
V_1380 = 0x7 ;
if ( V_1376 [ 1 ] + V_1377 [ 1 ] < - 30 ) {
V_1379 = 0x45 ;
V_1387 = 263 ;
} else if ( V_1376 [ 1 ] + V_1377 [ 1 ] < - 9 ) {
V_1379 = 0x200 ;
V_1387 = 467 ;
} else if ( V_1376 [ 1 ] + V_1377 [ 1 ] < 11 ) {
V_1379 = 0x266 ;
V_1387 = 634 ;
} else {
V_1379 = 0x2D5 ;
V_1387 = 816 ;
}
F_6 ( V_4 , V_595 , 1 , 0x0A , 16 ,
& V_1379 ) ;
F_6 ( V_4 , V_595 , 1 , 0x0E , 16 ,
& V_1380 ) ;
F_67 ( 3 ) ;
F_74 ( V_4 , V_1331 , V_1377 , 1 ) ;
F_48 ( V_4 , V_933 ,
V_1393 | 0x01 ) ;
F_67 ( 5 ) ;
F_74 ( V_4 , V_1331 , V_1376 , 1 ) ;
F_48 ( V_4 , V_933 ,
V_1378 ) ;
F_5 ( V_4 , 0xa6 , V_1351 ) ;
F_5 ( V_4 , 0xa7 , V_1352 ) ;
F_5 ( V_4 , 0x8f , V_1373 ) ;
F_5 ( V_4 , 0xa5 , V_1354 ) ;
F_5 ( V_4 , 0x1ae , V_1392 ) ;
F_5 ( V_4 , 0x346 , V_1388 ) ;
F_5 ( V_4 , 0x347 , V_1389 ) ;
F_5 ( V_4 , 0x344 , V_1390 ) ;
F_5 ( V_4 , 0x345 , V_1390 ) ;
F_6 ( V_4 , V_595 , 1 , 0x0A , 16 ,
& V_1381 ) ;
F_6 ( V_4 , V_595 , 1 , 0x0E , 16 ,
& V_1382 ) ;
F_6 ( V_4 , V_595 , 1 , 0x02 , 16 ,
& V_1383 ) ;
F_6 ( V_4 , V_595 , 1 , 0x03 , 16 ,
& V_1384 ) ;
V_1376 [ 0 ] = ( 179 * ( V_1376 [ 1 ] + V_1377 [ 1 ] )
+ 82 * ( V_1387 ) - 28861 +
128 ) / 256 ;
V_20 = ( V_112 ) V_4 -> V_242 ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_1378 =
F_53 ( V_4 , V_1394 ) ;
V_1351 = F_3 ( V_4 , 0xa6 ) ;
V_1352 = F_3 ( V_4 , 0xa7 ) ;
V_1373 = F_3 ( V_4 , 0x8f ) ;
V_1354 = F_3 ( V_4 , 0xa5 ) ;
V_1375 = F_3 ( V_4 , 0xca ) ;
F_48 ( V_4 , V_1394 , 0x01 ) ;
F_74 ( V_4 , V_1331 , V_1376 , 1 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 7 ) )
F_48 ( V_4 , V_1394 , 0x05 ) ;
F_74 ( V_4 , V_1331 , V_1377 , 1 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_48 ( V_4 , V_933 , 0x01 ) ;
else
F_48 ( V_4 , V_1394 , 0x01 ) ;
V_1376 [ 0 ] =
( 126 * ( V_1376 [ 1 ] + V_1377 [ 1 ] ) + 3987 ) / 64 ;
F_48 ( V_4 , V_1394 ,
V_1378 ) ;
F_5 ( V_4 , 0xca , V_1375 ) ;
F_5 ( V_4 , 0xa6 , V_1351 ) ;
F_5 ( V_4 , 0xa7 , V_1352 ) ;
F_5 ( V_4 , 0x8f , V_1373 ) ;
F_5 ( V_4 , 0xa5 , V_1354 ) ;
V_20 = ( V_112 ) V_4 -> V_242 ;
} else {
V_1371 =
F_53 ( V_4 , V_1395 ) ;
V_1372 =
F_53 ( V_4 , V_1396 ) ;
V_1367 =
F_53 ( V_4 , V_1397 ) ;
V_1368 =
F_53 ( V_4 , V_1398 ) ;
V_1369 =
F_53 ( V_4 , V_1399 ) ;
V_1370 =
F_53 ( V_4 , V_1400 ) ;
V_1374 = F_53 ( V_4 , V_1401 ) ;
V_1351 = F_3 ( V_4 , 0xa6 ) ;
V_1352 = F_3 ( V_4 , 0xa7 ) ;
V_1373 = F_3 ( V_4 , 0xa5 ) ;
V_1375 = F_3 ( V_4 , 0xca ) ;
F_48 ( V_4 , V_1397 , 0x01 ) ;
F_48 ( V_4 , V_1399 , 0x01 ) ;
F_48 ( V_4 , V_1398 , 0x08 ) ;
F_48 ( V_4 , V_1400 , 0x08 ) ;
F_48 ( V_4 , V_1395 , 0x04 ) ;
F_48 ( V_4 , V_1396 , 0x04 ) ;
F_48 ( V_4 , V_1401 , 0x00 ) ;
F_74 ( V_4 , V_1331 , V_1376 , 1 ) ;
F_169 ( V_4 , V_1402 , 0x80 ) ;
F_74 ( V_4 , V_1331 , V_1376 , 1 ) ;
F_169 ( V_4 , V_1402 , 0x80 ) ;
F_74 ( V_4 , V_1331 , V_1377 , 1 ) ;
F_169 ( V_4 , V_1402 , 0x80 ) ;
V_1376 [ 0 ] = ( V_1376 [ 0 ] + V_1377 [ 0 ] ) ;
V_1376 [ 1 ] = ( V_1376 [ 1 ] + V_1377 [ 1 ] ) ;
V_1376 [ 2 ] = ( V_1376 [ 2 ] + V_1377 [ 2 ] ) ;
V_1376 [ 3 ] = ( V_1376 [ 3 ] + V_1377 [ 3 ] ) ;
V_1376 [ 0 ] =
( V_1376 [ 0 ] + V_1376 [ 1 ] + V_1376 [ 2 ] +
V_1376 [ 3 ] ) ;
V_1376 [ 0 ] =
( V_1376 [ 0 ] +
( 8 * 32 ) ) * ( 950 - 350 ) / 63 + ( 350 * 8 ) ;
V_1376 [ 0 ] = ( V_1376 [ 0 ] - ( 8 * 420 ) ) / 38 ;
F_48 ( V_4 , V_1395 ,
V_1371 ) ;
F_48 ( V_4 , V_1396 ,
V_1372 ) ;
F_48 ( V_4 , V_1397 ,
V_1367 ) ;
F_48 ( V_4 , V_1399 ,
V_1369 ) ;
F_48 ( V_4 , V_1398 ,
V_1368 ) ;
F_48 ( V_4 , V_1400 ,
V_1370 ) ;
F_48 ( V_4 , V_1401 , V_1374 ) ;
F_5 ( V_4 , 0xca , V_1375 ) ;
F_5 ( V_4 , 0xa6 , V_1351 ) ;
F_5 ( V_4 , 0xa7 , V_1352 ) ;
F_5 ( V_4 , 0xa5 , V_1373 ) ;
}
return ( V_112 ) V_1376 [ 0 ] + V_20 ;
}
static void
F_170 ( struct V_3 * V_4 , T_4 V_1321 , T_4 * V_1403 )
{
T_4 V_333 ;
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ; V_333 ++ ) {
if ( V_1321 == V_1326 ) {
if ( V_333 == V_102 ) {
F_85 ( V_4 ,
V_1404 ,
V_1405 ,
V_1403 [ 2 *
V_333 ] <<
V_1406 ) ;
F_85 ( V_4 ,
V_1407 ,
V_1408 ,
V_1403 [ 2 * V_333 +
1 ] <<
V_1409 ) ;
} else {
F_85 ( V_4 ,
V_1410 ,
V_1405 ,
V_1403 [ 2 *
V_333 ] <<
V_1406 ) ;
F_85 ( V_4 ,
V_1411 ,
V_1408 ,
V_1403 [ 2 * V_333 +
1 ] <<
V_1409 ) ;
}
} else {
if ( V_333 == V_102 )
F_85 ( V_4 ,
V_1407 ,
V_1412 ,
V_1403 [ 2 *
V_333 ] <<
V_1413 ) ;
else
F_85 ( V_4 ,
V_1411 ,
V_1412 ,
V_1403 [ 2 *
V_333 ] <<
V_1413 ) ;
}
}
}
static void F_171 ( struct V_3 * V_4 )
{
T_2 V_1414 ;
T_2 V_1415 [ 2 ] ;
T_2 V_1416 [] = { 0xffff , 0xffff } ;
T_5 V_1417 ;
T_4 V_1418 , V_1419 ;
T_4 V_1420 = 0 ;
T_4 V_1421 ;
T_5 V_1422 [ 8 ] [ 4 ] = {
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 }
} ;
T_5 V_1423 [ 4 ] = { 0 , 0 , 0 , 0 } ;
T_5 V_1424 = V_1425 , V_1426 ;
T_5 V_1427 [ 4 ] ;
T_5 V_1428 [ 4 ] = { 0 , 0 , 0 , 0 } ;
T_5 V_1429 ;
T_4 V_1430 ;
T_4 V_333 ;
T_4 V_1431 ;
T_4 V_1321 ;
T_2 V_1432 , V_1433 ;
T_2 V_1434 , V_1435 ;
T_2 V_1436 , V_1437 ;
T_2 V_1438 , V_1439 ;
T_2 V_1440 , V_1441 ;
T_2 V_1442 ;
T_2 V_1443 , V_1444 ;
T_2 V_1445 , V_1446 ;
T_4 V_1447 ;
T_2 V_1448 , V_1449 ;
T_2 V_1450 , V_1451 ;
T_2 V_1452 , V_1453 ;
T_2 V_1454 , V_1455 ;
V_1448 =
V_1449 =
V_1450 =
V_1451 =
V_1452 =
V_1453 =
V_1454 =
V_1455 = 0 ;
V_1414 = F_50 ( V_4 , 0 , 0 ) ;
F_50 ( V_4 , ( 0x7 << 0 ) , 4 ) ;
F_61 ( V_4 , 0 , V_1415 ) ;
F_61 ( V_4 , 1 , V_1416 ) ;
V_1432 = F_3 ( V_4 , 0x91 ) ;
V_1433 = F_3 ( V_4 , 0x92 ) ;
V_1434 = F_3 ( V_4 , 0x8f ) ;
V_1435 = F_3 ( V_4 , 0xa5 ) ;
V_1436 = F_3 ( V_4 , 0xa6 ) ;
V_1437 = F_3 ( V_4 , 0xa7 ) ;
V_1438 = F_3 ( V_4 , 0xe7 ) ;
V_1439 = F_3 ( V_4 , 0xec ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1448 = F_3 ( V_4 , 0x342 ) ;
V_1449 = F_3 ( V_4 , 0x343 ) ;
V_1450 = F_3 ( V_4 , 0x346 ) ;
V_1451 = F_3 ( V_4 , 0x347 ) ;
}
V_1440 = F_3 ( V_4 , 0xe5 ) ;
V_1441 = F_3 ( V_4 , 0xe6 ) ;
V_1442 = F_3 ( V_4 , 0x78 ) ;
V_1443 = F_3 ( V_4 , 0xf9 ) ;
V_1444 = F_3 ( V_4 , 0xfb ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1452 = F_3 ( V_4 , 0x340 ) ;
V_1453 = F_3 ( V_4 , 0x341 ) ;
V_1454 = F_3 ( V_4 , 0x344 ) ;
V_1455 = F_3 ( V_4 , 0x345 ) ;
}
V_1445 = F_3 ( V_4 , 0x7a ) ;
V_1446 = F_3 ( V_4 , 0x7d ) ;
F_90 ( V_4 , V_757 , 0 ,
V_1456 ) ;
F_90 ( V_4 , V_759 , 1 ,
V_1456 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_165 (
V_4 ,
V_1313 ,
0 , 0 , 0 ) ;
else
F_66 ( V_4 , ( 0x1 << 0 ) , 0 , 0 , 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_165 (
V_4 ,
V_1314 ,
1 , 0 , 0 ) ;
else
F_66 ( V_4 , ( 0x1 << 1 ) , 1 , 0 , 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_35 ( V_4 , ( 0x1 << 7 ) ,
1 , 0 , 0 ,
V_330 ) ;
F_35 ( V_4 , ( 0x1 << 6 ) , 1 , 0 , 0 ,
V_330 ) ;
} else {
F_66 ( V_4 , ( 0x1 << 7 ) , 1 , 0 , 0 ) ;
F_66 ( V_4 , ( 0x1 << 6 ) , 1 , 0 , 0 ) ;
}
if ( F_28 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_35 (
V_4 , ( 0x1 << 5 ) ,
0 , 0 , 0 ,
V_330 ) ;
F_35 (
V_4 , ( 0x1 << 4 ) , 1 , 0 ,
0 ,
V_330 ) ;
} else {
F_66 ( V_4 , ( 0x1 << 5 ) , 0 , 0 , 0 ) ;
F_66 ( V_4 , ( 0x1 << 4 ) , 1 , 0 , 0 ) ;
}
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_35 (
V_4 , ( 0x1 << 4 ) ,
0 , 0 , 0 ,
V_330 ) ;
F_35 (
V_4 , ( 0x1 << 5 ) , 1 , 0 ,
0 ,
V_330 ) ;
} else {
F_66 ( V_4 , ( 0x1 << 4 ) , 0 , 0 , 0 ) ;
F_66 ( V_4 , ( 0x1 << 5 ) , 1 , 0 , 0 ) ;
}
}
V_1447 = F_133 (
(struct V_1 * ) V_4 ) ;
V_1430 = 8 ;
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ; V_333 ++ ) {
if ( ( V_1447 & ( 1 << V_333 ) ) == 0 )
continue;
F_166 ( V_4 , 0x0 , 0x0 ,
V_333 ==
V_102 ?
V_755 :
V_756 ,
V_1325 , V_1326 ) ;
F_166 ( V_4 , 0x0 , 0x0 ,
V_333 ==
V_102 ?
V_755 :
V_756 ,
V_1327 , V_1326 ) ;
for ( V_1418 = 0 ; V_1418 < V_1430 ; V_1418 ++ ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_85 ( V_4 , ( V_333 == V_102 ) ?
V_735 :
V_739 ,
V_736 , V_1418 ) ;
else
F_85 ( V_4 , V_740 |
( ( V_333 ==
V_102 ) ? V_502 :
V_503 ) ,
V_741 ,
V_1418 << V_1457 ) ;
F_74 ( V_4 , V_1326 ,
& V_1422 [ V_1418 ] [ 0 ] ,
V_1458 ) ;
}
for ( V_1421 = 0 ; V_1421 < 4 ; V_1421 ++ ) {
if ( ( V_333 == V_1421 / 2 ) &&
( V_1421 % 2 == 0 ) ) {
V_1424 = V_1425 ;
V_1419 = 0 ;
V_1429 =
V_1323 *
V_1458 + 1 ;
for ( V_1418 = 0 ; V_1418 < V_1430 ; V_1418 ++ ) {
V_1426 =
V_1422 [ V_1418 ] [ V_1421 ] *
V_1422 [ V_1418 ] [ V_1421 ] +
V_1422 [ V_1418 ] [ V_1421 +
1 ] *
V_1422 [ V_1418 ] [ V_1421 +
1 ] ;
if ( V_1426 < V_1424 ) {
V_1424 = V_1426 ;
V_1419 = V_1418 ;
}
if ( V_1422 [ V_1418 ] [ V_1421 ] <
V_1429 )
V_1429 =
V_1422 [ V_1418 ]
[ V_1421 ] ;
}
V_1420 = V_1419 ;
V_1428 [ V_1421 ] = V_1429 ;
}
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_85 ( V_4 , ( V_333 == V_102 ) ?
V_735 :
V_739 ,
V_736 , V_1420 ) ;
else
F_85 ( V_4 , V_740 |
( ( V_333 ==
V_102 ) ? V_502 :
V_503 ) , V_741 ,
V_1420 << V_1457 ) ;
for ( V_1421 = 0 ; V_1421 < 4 ; V_1421 ++ ) {
if ( V_333 == V_1421 / 2 ) {
V_1427 [ V_1421 ] =
( V_1459 *
V_1458 ) -
V_1422 [ V_1420 ] [ V_1421 ] ;
if ( V_1427 [ V_1421 ] < 0 ) {
V_1427 [ V_1421 ] =
abs ( V_1427
[ V_1421 ] ) ;
V_1427 [ V_1421 ] +=
( V_1458 / 2 ) ;
V_1427 [ V_1421 ] /=
V_1458 ;
V_1427 [ V_1421 ] =
- V_1427 [
V_1421 ] ;
} else {
V_1427 [ V_1421 ] +=
( V_1458 / 2 ) ;
V_1427 [ V_1421 ] /=
V_1458 ;
}
if ( V_1428 [ V_1421 ] ==
V_1323 * V_1458 )
V_1427 [ V_1421 ] =
( V_1459 -
V_1323 - 1 ) ;
F_166 (
V_4 , 0x0 ,
( V_108 )
V_1427
[ V_1421 ] ,
( V_1421 / 2 == 0 ) ?
V_755 :
V_756 ,
( V_1421 % 2 == 0 ) ?
V_1325 : V_1327 ,
V_1326 ) ;
}
}
}
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ; V_333 ++ ) {
if ( ( V_1447 & ( 1 << V_333 ) ) == 0 )
continue;
for ( V_1431 = 0 ; V_1431 < 2 ; V_1431 ++ ) {
if ( V_1431 == 0 ) {
V_1321 = V_1328 ;
V_1417 = V_1460 ;
} else {
V_1321 = V_1329 ;
V_1417 = V_1461 ;
}
F_166 ( V_4 , 0x0 , 0x0 ,
V_333 ==
V_102 ?
V_755
:
V_756 ,
V_1325 , V_1321 ) ;
F_166 ( V_4 , 0x0 , 0x0 ,
V_333 ==
V_102 ?
V_755
:
V_756 ,
V_1327 , V_1321 ) ;
F_74 ( V_4 , V_1321 , V_1423 ,
V_1458 ) ;
for ( V_1421 = 0 ; V_1421 < 4 ; V_1421 ++ ) {
if ( V_333 == V_1421 / 2 ) {
V_1427 [ V_1421 ] =
( V_1417 *
V_1458 ) -
V_1423 [ V_1421 ] ;
if ( V_1427 [ V_1421 ] <
0 ) {
V_1427 [ V_1421 ]
= abs (
V_1427
[ V_1421 ] ) ;
V_1427 [ V_1421 ]
+= ( V_1458
/ 2 ) ;
V_1427 [ V_1421 ]
/= V_1458 ;
V_1427 [ V_1421 ]
= - V_1427
[ V_1421 ] ;
} else {
V_1427 [ V_1421 ]
+= ( V_1458
/ 2 ) ;
V_1427 [ V_1421 ]
/= V_1458 ;
}
F_166 (
V_4 , 0x0 ,
( V_108 )
V_1427
[ V_333 *
2 ] ,
( V_333 == V_102 ) ?
V_755 :
V_756 ,
( V_1421 % 2 == 0 ) ?
V_1325 :
V_1327 ,
V_1321 ) ;
}
}
}
}
F_5 ( V_4 , 0x91 , V_1432 ) ;
F_5 ( V_4 , 0x92 , V_1433 ) ;
F_91 ( V_4 , V_758 ) ;
F_38 ( V_4 , 0xe7 , ( 0x1 << 0 ) , 1 << 0 ) ;
F_38 ( V_4 , 0x78 , ( 0x1 << 0 ) , 1 << 0 ) ;
F_38 ( V_4 , 0xe7 , ( 0x1 << 0 ) , 0 ) ;
F_38 ( V_4 , 0xec , ( 0x1 << 0 ) , 1 << 0 ) ;
F_38 ( V_4 , 0x78 , ( 0x1 << 1 ) , 1 << 1 ) ;
F_38 ( V_4 , 0xec , ( 0x1 << 0 ) , 0 ) ;
F_5 ( V_4 , 0x8f , V_1434 ) ;
F_5 ( V_4 , 0xa5 , V_1435 ) ;
F_5 ( V_4 , 0xa6 , V_1436 ) ;
F_5 ( V_4 , 0xa7 , V_1437 ) ;
F_5 ( V_4 , 0xe7 , V_1438 ) ;
F_5 ( V_4 , 0xec , V_1439 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_5 ( V_4 , 0x342 , V_1448 ) ;
F_5 ( V_4 , 0x343 , V_1449 ) ;
F_5 ( V_4 , 0x346 , V_1450 ) ;
F_5 ( V_4 , 0x347 , V_1451 ) ;
}
F_5 ( V_4 , 0xe5 , V_1440 ) ;
F_5 ( V_4 , 0xe6 , V_1441 ) ;
F_5 ( V_4 , 0x78 , V_1442 ) ;
F_5 ( V_4 , 0xf9 , V_1443 ) ;
F_5 ( V_4 , 0xfb , V_1444 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_5 ( V_4 , 0x340 , V_1452 ) ;
F_5 ( V_4 , 0x341 , V_1453 ) ;
F_5 ( V_4 , 0x344 , V_1454 ) ;
F_5 ( V_4 , 0x345 , V_1455 ) ;
}
F_5 ( V_4 , 0x7a , V_1445 ) ;
F_5 ( V_4 , 0x7d , V_1446 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_4 -> V_737 . V_738 [ 0 ] =
F_53 ( V_4 , V_735 ) ;
V_4 -> V_737 . V_738 [ 1 ] =
F_53 ( V_4 , V_739 ) ;
} else {
V_4 -> V_737 . V_738 [ 0 ] =
F_53 ( V_4 ,
V_740 |
V_502 ) ;
V_4 -> V_737 . V_738 [ 1 ] =
F_53 ( V_4 ,
V_740 |
V_503 ) ;
}
V_4 -> V_737 . V_742 [ 0 ] =
F_3 ( V_4 , 0x1a6 ) ;
V_4 -> V_737 . V_742 [ 1 ] =
F_3 ( V_4 , 0x1ac ) ;
V_4 -> V_737 . V_742 [ 2 ] =
F_3 ( V_4 , 0x1b2 ) ;
V_4 -> V_737 . V_742 [ 3 ] =
F_3 ( V_4 , 0x1b8 ) ;
V_4 -> V_737 . V_742 [ 4 ] =
F_3 ( V_4 , 0x1a4 ) ;
V_4 -> V_737 . V_742 [ 5 ] =
F_3 ( V_4 , 0x1aa ) ;
V_4 -> V_737 . V_742 [ 6 ] =
F_3 ( V_4 , 0x1b0 ) ;
V_4 -> V_737 . V_742 [ 7 ] =
F_3 ( V_4 , 0x1b6 ) ;
V_4 -> V_737 . V_742 [ 8 ] =
F_3 ( V_4 , 0x1a5 ) ;
V_4 -> V_737 . V_742 [ 9 ] =
F_3 ( V_4 , 0x1ab ) ;
V_4 -> V_737 . V_742 [ 10 ] =
F_3 ( V_4 , 0x1b1 ) ;
V_4 -> V_737 . V_742 [ 11 ] =
F_3 ( V_4 , 0x1b7 ) ;
V_4 -> V_734 = V_4 -> V_41 ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_4 -> V_737 . V_744 [ 0 ] =
F_53 ( V_4 , V_735 ) ;
V_4 -> V_737 . V_744 [ 1 ] =
F_53 ( V_4 , V_739 ) ;
} else {
V_4 -> V_737 . V_744 [ 0 ] =
F_53 ( V_4 ,
V_740 |
V_502 ) ;
V_4 -> V_737 . V_744 [ 1 ] =
F_53 ( V_4 ,
V_740 |
V_503 ) ;
}
V_4 -> V_737 . V_745 [ 0 ] =
F_3 ( V_4 , 0x1a6 ) ;
V_4 -> V_737 . V_745 [ 1 ] =
F_3 ( V_4 , 0x1ac ) ;
V_4 -> V_737 . V_745 [ 2 ] =
F_3 ( V_4 , 0x1b2 ) ;
V_4 -> V_737 . V_745 [ 3 ] =
F_3 ( V_4 , 0x1b8 ) ;
V_4 -> V_737 . V_745 [ 4 ] =
F_3 ( V_4 , 0x1a4 ) ;
V_4 -> V_737 . V_745 [ 5 ] =
F_3 ( V_4 , 0x1aa ) ;
V_4 -> V_737 . V_745 [ 6 ] =
F_3 ( V_4 , 0x1b0 ) ;
V_4 -> V_737 . V_745 [ 7 ] =
F_3 ( V_4 , 0x1b6 ) ;
V_4 -> V_737 . V_745 [ 8 ] =
F_3 ( V_4 , 0x1a5 ) ;
V_4 -> V_737 . V_745 [ 9 ] =
F_3 ( V_4 , 0x1ab ) ;
V_4 -> V_737 . V_745 [ 10 ] =
F_3 ( V_4 , 0x1b1 ) ;
V_4 -> V_737 . V_745 [ 11 ] =
F_3 ( V_4 , 0x1b7 ) ;
V_4 -> V_743 = V_4 -> V_41 ;
}
F_50 ( V_4 , ( 0x7 << 0 ) , V_1414 ) ;
F_61 ( V_4 , 1 , V_1415 ) ;
}
static void F_172 ( struct V_3 * V_4 , T_4 V_1321 )
{
T_5 V_1417 ;
T_2 V_1414 ;
T_2 V_1415 [ 2 ] ;
T_2 V_1462 [ 2 ] , V_1463 [ 2 ] ;
T_2 V_1464 [ 2 ] , V_1465 [ 2 ] ;
T_2 V_898 ;
T_2 V_1416 [] = { 0xffff , 0xffff } ;
T_2 V_1466 , V_1467 , V_1468 ;
T_4 V_1418 , V_1419 , V_1469 [ 4 ] ;
T_4 V_1420 [ 4 ] = { 0 , 0 , 0 , 0 } ;
T_4 V_1421 , V_311 ;
T_5 V_1422 [ 4 ] [ 4 ] = {
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 }
} ;
T_5 V_1470 [ 4 ] [ 2 ] = {
{ 0 , 0 } ,
{ 0 , 0 } ,
{ 0 , 0 } ,
{ 0 , 0 }
} ;
T_5 V_1424 , V_1426 ;
T_5 V_1427 [ 4 ] ;
T_5 V_1428 [ 4 ] = { 0 , 0 , 0 , 0 } ;
T_5 V_1429 ;
switch ( V_1321 ) {
case V_1326 :
V_1417 = V_1459 ;
break;
case V_1328 :
V_1417 = V_509 ;
break;
case V_1329 :
V_1417 = V_1471 ;
break;
default:
return;
break;
}
V_1414 = F_50 ( V_4 , 0 , 0 ) ;
F_50 ( V_4 , ( 0x7 << 0 ) , 4 ) ;
F_61 ( V_4 , 0 , V_1415 ) ;
F_61 ( V_4 , 1 , V_1416 ) ;
V_1466 = ( V_1321 == V_1326 ) ? 0x6 : 0x4 ;
V_898 =
F_28 ( V_4 -> V_41 ) ? 0x140 : 0x110 ;
V_1464 [ 0 ] = F_3 ( V_4 , 0x91 ) ;
V_1465 [ 0 ] = F_53 ( V_4 , V_1472 ) ;
F_5 ( V_4 , 0x91 , V_898 ) ;
F_48 ( V_4 , V_1472 , V_1466 ) ;
V_1464 [ 1 ] = F_3 ( V_4 , 0x92 ) ;
V_1465 [ 1 ] = F_53 ( V_4 , V_1473 ) ;
F_5 ( V_4 , 0x92 , V_898 ) ;
F_48 ( V_4 , V_1473 , V_1466 ) ;
V_1467 = V_1474 | V_1475 |
V_1476 ;
V_1463 [ 0 ] =
F_53 ( V_4 , V_1477 ) & V_1467 ;
V_1463 [ 1 ] =
F_53 ( V_4 , V_1478 ) & V_1467 ;
F_85 ( V_4 , V_1477 , V_1467 , 0 ) ;
F_85 ( V_4 , V_1478 , V_1467 , 0 ) ;
V_1468 = V_1479 | V_1480 |
V_1481 ;
V_1462 [ 0 ] =
F_53 ( V_4 , V_1482 ) & V_1468 ;
V_1462 [ 1 ] =
F_53 ( V_4 , V_1483 ) & V_1468 ;
F_75 ( V_4 , V_1324 , V_1321 ) ;
F_166 ( V_4 , 0x0 , 0x0 , V_1324 ,
V_1325 , V_1321 ) ;
F_166 ( V_4 , 0x0 , 0x0 , V_1324 ,
V_1327 , V_1321 ) ;
for ( V_1418 = 0 ; V_1418 < 4 ; V_1418 ++ ) {
V_1469 [ 0 ] = V_1469 [ 1 ] = V_1469 [ 2 ] = V_1469 [ 3 ] = V_1418 ;
if ( V_1321 != V_1329 )
F_170 ( V_4 , V_1321 , V_1469 ) ;
F_74 ( V_4 , V_1321 , & V_1422 [ V_1418 ] [ 0 ] ,
V_1458 ) ;
if ( ( V_1321 == V_1328 )
|| ( V_1321 == V_1329 ) ) {
for ( V_311 = 0 ; V_311 < 2 ; V_311 ++ )
V_1470 [ V_1418 ] [ V_311 ] =
F_173 ( V_1422 [ V_1418 ] [ V_311 * 2 + 0 ] ,
V_1422 [ V_1418 ] [ V_311 * 2 + 1 ] ) ;
}
}
for ( V_1421 = 0 ; V_1421 < 4 ; V_1421 ++ ) {
V_1424 = V_1425 ;
V_1419 = 0 ;
V_1429 = V_1323 * V_1458 + 1 ;
for ( V_1418 = 0 ; V_1418 < 4 ; V_1418 ++ ) {
V_1426 = abs ( ( ( V_1321 == V_1326 ) ?
V_1422 [ V_1418 ] [ V_1421 ] :
V_1470 [ V_1418 ] [ V_1421 / 2 ] ) -
( V_1417 * V_1458 ) ) ;
if ( V_1426 < V_1424 ) {
V_1424 = V_1426 ;
V_1419 = V_1418 ;
}
if ( V_1422 [ V_1418 ] [ V_1421 ] < V_1429 )
V_1429 = V_1422 [ V_1418 ] [ V_1421 ] ;
}
V_1420 [ V_1421 ] = V_1419 ;
V_1428 [ V_1421 ] = V_1429 ;
}
if ( V_1321 != V_1329 )
F_170 ( V_4 , V_1321 , V_1420 ) ;
for ( V_1421 = 0 ; V_1421 < 4 ; V_1421 ++ ) {
V_1427 [ V_1421 ] =
( V_1417 * V_1458 ) -
V_1422 [ V_1420 [ V_1421 ] ] [ V_1421 ] ;
if ( V_1427 [ V_1421 ] < 0 ) {
V_1427 [ V_1421 ] =
abs ( V_1427 [ V_1421 ] ) ;
V_1427 [ V_1421 ] +=
( V_1458 / 2 ) ;
V_1427 [ V_1421 ] /= V_1458 ;
V_1427 [ V_1421 ] =
- V_1427 [ V_1421 ] ;
} else {
V_1427 [ V_1421 ] +=
( V_1458 / 2 ) ;
V_1427 [ V_1421 ] /= V_1458 ;
}
if ( V_1428 [ V_1421 ] ==
V_1323 * V_1458 )
V_1427 [ V_1421 ] =
( V_1417 - V_1323 - 1 ) ;
F_166 ( V_4 , 0x0 ,
( V_108 )
V_1427 [ V_1421 ] ,
( V_1421 / 2 ==
0 ) ? V_755 :
V_756 ,
( V_1421 % 2 ==
0 ) ? V_1325 : V_1327 ,
V_1321 ) ;
}
F_85 ( V_4 , V_1477 , V_1467 , V_1463 [ 0 ] ) ;
F_85 ( V_4 , V_1478 , V_1467 , V_1463 [ 1 ] ) ;
if ( V_1462 [ 0 ] == V_1479 )
F_75 ( V_4 , V_755 ,
V_1326 ) ;
else if ( V_1462 [ 0 ] == V_1480 )
F_75 ( V_4 , V_755 ,
V_1328 ) ;
else if ( V_1462 [ 0 ] == V_1481 )
F_75 ( V_4 , V_755 ,
V_1329 ) ;
else
F_75 ( V_4 , V_755 ,
V_1329 ) ;
if ( V_1462 [ 1 ] == V_1479 )
F_75 ( V_4 , V_756 ,
V_1326 ) ;
else if ( V_1462 [ 1 ] == V_1480 )
F_75 ( V_4 , V_756 ,
V_1328 ) ;
else if ( V_1462 [ 1 ] == V_1481 )
F_75 ( V_4 , V_756 ,
V_1329 ) ;
else
F_75 ( V_4 , V_756 ,
V_1329 ) ;
F_75 ( V_4 , V_686 , V_1321 ) ;
F_5 ( V_4 , 0x91 , V_1464 [ 0 ] ) ;
F_48 ( V_4 , V_1472 , V_1465 [ 0 ] ) ;
F_5 ( V_4 , 0x92 , V_1464 [ 1 ] ) ;
F_48 ( V_4 , V_1473 , V_1465 [ 1 ] ) ;
F_50 ( V_4 , ( 0x7 << 0 ) , V_1414 ) ;
F_61 ( V_4 , 1 , V_1415 ) ;
F_130 ( V_4 ) ;
}
void F_124 ( struct V_3 * V_4 )
{
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_171 ( V_4 ) ;
} else {
F_172 ( V_4 , V_1326 ) ;
F_172 ( V_4 , V_1328 ) ;
F_172 ( V_4 , V_1329 ) ;
}
}
int
F_174 ( struct V_3 * V_4 , struct V_1484 * V_1485 )
{
V_112 V_1486 , V_1487 , V_1488 ;
V_112 V_1489 , V_1490 ;
V_1486 = 0 ;
V_1487 = V_1485 -> V_1491 & V_1492 ;
V_1488 = ( V_1485 -> V_1491 & V_1493 ) >> 8 ;
if ( V_1487 > 127 )
V_1487 -= 256 ;
if ( V_1488 > 127 )
V_1488 -= 256 ;
V_1489 = V_1485 -> V_1494 & 0x00ff ;
V_1490 = V_1485 -> V_1495 & 0x00ff ;
if ( V_1490 > 127 )
V_1490 -= 256 ;
if ( ( ( V_1487 == 16 ) || ( V_1487 == 32 ) ) ) {
V_1487 = V_1488 ;
V_1488 = V_1490 ;
}
if ( V_4 -> V_61 -> V_1496 == V_1497 )
V_1486 = ( V_1487 > V_1488 ) ? V_1487 : V_1488 ;
else if ( V_4 -> V_61 -> V_1496 == V_1498 )
V_1486 = ( V_1487 < V_1488 ) ? V_1487 : V_1488 ;
else if ( V_4 -> V_61 -> V_1496 == V_1499 )
V_1486 = ( V_1487 + V_1488 ) >> 1 ;
return V_1486 ;
}
static void
F_175 ( struct V_3 * V_4 , struct V_1500 * V_1501 ,
T_2 V_1502 )
{
T_2 V_1503 ;
T_1 * V_1504 = NULL ;
V_1504 = F_176 ( sizeof( T_1 ) * V_1502 , V_1505 ) ;
if ( V_1504 == NULL )
return;
if ( V_4 -> V_253 )
F_32 ( V_4 , true ) ;
for ( V_1503 = 0 ; V_1503 < V_1502 ; V_1503 ++ )
V_1504 [ V_1503 ] = ( ( ( ( unsigned int ) V_1501 [ V_1503 ] . V_252 ) & 0x3ff ) << 10 ) |
( ( ( unsigned int ) V_1501 [ V_1503 ] . V_1506 ) & 0x3ff ) ;
F_6 ( V_4 , V_1507 , V_1502 , 0 , 32 ,
V_1504 ) ;
F_177 ( V_1504 ) ;
if ( V_4 -> V_253 )
F_32 ( V_4 , false ) ;
}
static T_2
F_178 ( struct V_3 * V_4 , T_1 V_1508 , T_2 V_1509 ,
T_4 V_1510 )
{
T_4 V_1511 , V_1512 ;
T_2 V_1502 , V_1503 , V_1513 ;
T_5 V_1514 = 0 , V_1515 = 0 ;
T_1 V_26 ;
struct V_1500 * V_1501 = NULL ;
V_1512 = F_34 ( V_4 -> V_41 ) ;
V_1511 = ( V_1512 == 1 ) ? 40 : 20 ;
V_26 = ( V_1511 << 3 ) ;
if ( V_1510 == 1 ) {
V_1513 = F_3 ( V_4 , 0x01 ) ;
V_1513 = ( V_1513 >> 15 ) & 1 ;
V_1511 = ( V_1513 == 1 ) ? 82 : 80 ;
V_1511 = ( V_1512 == 1 ) ? ( V_1511 << 1 ) : V_1511 ;
V_26 = ( V_1511 << 1 ) ;
}
V_1501 = F_176 ( sizeof( struct V_1500 ) * V_26 , V_1505 ) ;
if ( V_1501 == NULL )
return 0 ;
V_1502 = ( T_2 ) V_26 ;
V_1515 = ( ( V_1508 * 36 ) / V_1511 ) / 100 ;
V_1514 = 0 ;
for ( V_1503 = 0 ; V_1503 < V_1502 ; V_1503 ++ ) {
V_1501 [ V_1503 ] = F_179 ( V_1514 ) ;
V_1514 += V_1515 ;
V_1501 [ V_1503 ] . V_1506 = ( T_5 ) FLOAT ( V_1501 [ V_1503 ] . V_1506 * V_1509 ) ;
V_1501 [ V_1503 ] . V_252 = ( T_5 ) FLOAT ( V_1501 [ V_1503 ] . V_252 * V_1509 ) ;
}
F_175 ( V_4 , V_1501 , V_1502 ) ;
F_177 ( V_1501 ) ;
return V_1502 ;
}
static void
F_180 ( struct V_3 * V_4 , T_2 V_1502 , T_2 V_1516 ,
T_2 V_1517 , T_4 V_1518 , T_4 V_1510 ,
bool V_1519 )
{
T_2 V_1520 ;
T_4 V_1511 , V_1521 ;
T_2 V_1294 ;
T_2 V_1522 , V_1523 , V_1524 ,
V_1525 ;
if ( V_4 -> V_253 )
F_32 ( V_4 , true ) ;
V_1511 = 20 ;
if ( F_34 ( V_4 -> V_41 ) )
V_1511 = 40 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1522 = F_3 ( V_4 , 0x342 ) & ( 0x1 << 7 ) ;
V_1523 = F_3 ( V_4 , 0x343 ) & ( 0x1 << 7 ) ;
if ( V_1522 | V_1523 ) {
V_1524 = F_3 ( V_4 , 0x340 ) &
( 0x7 << 8 ) ;
V_1525 = F_3 ( V_4 , 0x341 ) &
( 0x7 << 8 ) ;
} else {
F_35 (
V_4 ,
( 0x1 << 7 ) ,
F_33
( V_4 ,
0 ) , 0 , 0 ,
V_331 ) ;
V_4 -> V_1526 = true ;
V_1524 = F_3 ( V_4 , 0x340 ) &
( 0x7 << 8 ) ;
V_1525 = F_3 ( V_4 , 0x341 ) &
( 0x7 << 8 ) ;
}
}
if ( ( V_4 -> V_778 & V_1527 ) == 0 ) {
F_8 ( V_4 , V_803 , 1 , 87 , 16 ,
& V_1520 ) ;
V_4 -> V_778 =
V_1527 | ( V_1520 & V_1528 ) ;
}
if ( V_1519 ) {
V_1520 = ( V_1511 == 20 ) ? 100 : 71 ;
V_1520 = ( V_1520 << 8 ) + V_1520 ;
F_6 ( V_4 , V_803 , 1 , 87 , 16 ,
& V_1520 ) ;
}
if ( V_4 -> V_253 )
F_32 ( V_4 , false ) ;
F_5 ( V_4 , 0xc6 , V_1502 - 1 ) ;
if ( V_1516 != 0xffff )
F_5 ( V_4 , 0xc4 , V_1516 - 1 ) ;
else
F_5 ( V_4 , 0xc4 , V_1516 ) ;
F_5 ( V_4 , 0xc5 , V_1517 ) ;
V_1294 = F_3 ( V_4 , 0xa1 ) ;
F_37 ( V_4 , 0xa1 , V_908 ) ;
if ( V_1518 ) {
F_36 ( V_4 , 0xc2 , 0x7FFF ) ;
F_37 ( V_4 , 0xc2 , 0x8000 ) ;
} else {
V_1521 = ( V_1510 == 1 ) ? 0x5 : 0x1 ;
F_5 ( V_4 , 0xc3 , V_1521 ) ;
}
F_92 ( ( ( F_3 ( V_4 , 0xa4 ) & 0x1 ) == 1 ) , 1000 ) ;
F_5 ( V_4 , 0xa1 , V_1294 ) ;
}
int
F_73 ( struct V_3 * V_4 , T_1 V_1508 , T_2 V_1509 ,
T_4 V_1518 , T_4 V_1510 , bool V_1519 )
{
T_2 V_1502 ;
T_2 V_1516 = 0xffff ;
T_2 V_1517 = 0 ;
V_1502 = F_178 ( V_4 , V_1508 , V_1509 ,
V_1510 ) ;
if ( V_1502 == 0 )
return - V_1529 ;
F_180 ( V_4 , V_1502 , V_1516 , V_1517 , V_1518 ,
V_1510 , V_1519 ) ;
return 0 ;
}
void F_72 ( struct V_3 * V_4 )
{
T_2 V_1530 ;
T_2 V_1520 ;
if ( V_4 -> V_253 )
F_32 ( V_4 , true ) ;
V_1530 = F_3 ( V_4 , 0xc7 ) ;
if ( V_1530 & 0x1 )
F_37 ( V_4 , 0xc3 , V_1531 ) ;
else if ( V_1530 & 0x2 )
F_36 ( V_4 , 0xc2 ,
( T_2 ) ~ V_1532 ) ;
F_36 ( V_4 , 0xc3 , ( T_2 ) ~ ( 0x1 << 2 ) ) ;
if ( ( V_4 -> V_778 & V_1527 ) != 0 ) {
V_1520 = V_4 -> V_778 & V_1528 ;
F_6 ( V_4 , V_803 , 1 , 87 , 16 ,
& V_1520 ) ;
V_4 -> V_778 = 0 ;
}
if ( F_24 ( V_4 -> V_10 . V_11 , 7 ) || F_2 ( V_4 -> V_10 . V_11 , 8 ) ) {
if ( V_4 -> V_1526 ) {
F_35 (
V_4 ,
( 0x1 << 7 ) ,
0 , 0 , 1 ,
V_331 ) ;
V_4 -> V_1526 = false ;
}
}
if ( V_4 -> V_253 )
F_32 ( V_4 , false ) ;
}
static T_1 * F_181 ( struct V_3 * V_4 )
{
T_1 * V_723 = NULL ;
T_3 V_1533 = V_4 -> V_10 . V_11 ;
if ( F_52 ( V_4 ) ) {
V_723 =
F_83 ( V_4 ) ;
} else {
if ( F_28 ( V_4 -> V_41 ) ) {
if ( F_24 ( V_1533 , 3 ) )
V_723 = V_879 ;
else if ( F_24 ( V_1533 , 4 ) )
V_723 =
( V_4 -> V_43 . V_227 == 3 ) ?
V_880 :
V_881 ;
else
V_723 = V_882 ;
} else {
if ( F_2 ( V_1533 , 7 ) ) {
if ( V_4 -> V_10 . V_289 == 3 )
V_723 =
V_884 ;
else if ( V_4 -> V_10 . V_289 == 5 )
V_723 =
V_883 ;
} else {
if ( F_2 ( V_1533 , 5 ) &&
( V_4 -> V_42 . V_227 == 3 ) )
V_723 =
V_885 ;
else
V_723 =
V_886 ;
}
}
}
return V_723 ;
}
struct V_849 F_125 ( struct V_3 * V_4 )
{
T_2 V_1534 [ 2 ] , V_1535 [ 2 ] ;
T_4 V_1536 ;
struct V_849 V_850 ;
T_1 * V_723 = NULL ;
if ( V_4 -> V_63 == V_66 ) {
if ( V_4 -> V_253 )
F_32 ( V_4 , true ) ;
F_8 ( V_4 , V_316 , 2 , 0x110 , 16 ,
V_1535 ) ;
if ( V_4 -> V_253 )
F_32 ( V_4 , false ) ;
for ( V_1536 = 0 ; V_1536 < 2 ; V_1536 ++ ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_850 . V_1537 [ V_1536 ] =
V_1535 [ V_1536 ] & 0x0007 ;
V_850 . V_1538 [ V_1536 ] =
( ( V_1535 [ V_1536 ] & 0x00F8 ) >> 3 ) ;
V_850 . V_1539 [ V_1536 ] =
( ( V_1535 [ V_1536 ] & 0x0F00 ) >> 8 ) ;
V_850 . V_1540 [ V_1536 ] =
( ( V_1535 [ V_1536 ] & 0x7000 ) >> 12 ) ;
V_850 . V_1541 [ V_1536 ] =
( ( V_1535 [ V_1536 ] & 0x8000 ) >> 15 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_850 . V_1537 [ V_1536 ] =
V_1535 [ V_1536 ] & 0x000F ;
V_850 . V_1538 [ V_1536 ] =
( ( V_1535 [ V_1536 ] & 0x00F0 ) >> 4 ) ;
V_850 . V_1539 [ V_1536 ] =
( ( V_1535 [ V_1536 ] & 0x0F00 ) >> 8 ) ;
V_850 . V_1540 [ V_1536 ] =
( ( V_1535 [ V_1536 ] & 0x7000 ) >> 12 ) ;
} else {
V_850 . V_1537 [ V_1536 ] =
V_1535 [ V_1536 ] & 0x0003 ;
V_850 . V_1538 [ V_1536 ] =
( ( V_1535 [ V_1536 ] & 0x000C ) >> 2 ) ;
V_850 . V_1539 [ V_1536 ] =
( ( V_1535 [ V_1536 ] & 0x0070 ) >> 4 ) ;
V_850 . V_1540 [ V_1536 ] =
( ( V_1535 [ V_1536 ] & 0x0380 ) >> 7 ) ;
}
}
} else {
T_3 V_1533 = V_4 -> V_10 . V_11 ;
V_1534 [ 0 ] = ( F_3 ( V_4 , 0x1ed ) >> 8 ) & 0x7f ;
V_1534 [ 1 ] = ( F_3 ( V_4 , 0x1ee ) >> 8 ) & 0x7f ;
for ( V_1536 = 0 ; V_1536 < 2 ; V_1536 ++ ) {
if ( F_2 ( V_1533 , 3 ) ) {
V_723 =
F_181 ( V_4 ) ;
if ( F_2 ( V_1533 , 7 ) ) {
V_850 . V_1537 [ V_1536 ] =
( V_723
[ V_1534 [ V_1536 ] ]
>> 16 ) & 0x7 ;
V_850 . V_1538 [ V_1536 ] =
( V_723
[ V_1534 [ V_1536 ] ]
>> 19 ) & 0x1f ;
V_850 . V_1539 [ V_1536 ] =
( V_723
[ V_1534 [ V_1536 ] ]
>> 24 ) & 0xf ;
V_850 . V_1540 [ V_1536 ] =
( V_723
[ V_1534 [ V_1536 ] ]
>> 28 ) & 0x7 ;
V_850 . V_1541 [ V_1536 ] =
( V_723
[ V_1534 [ V_1536 ] ]
>> 31 ) & 0x1 ;
} else {
V_850 . V_1537 [ V_1536 ] =
( V_723
[ V_1534 [ V_1536 ] ]
>> 16 ) & 0xf ;
V_850 . V_1538 [ V_1536 ] =
( V_723
[ V_1534 [ V_1536 ] ]
>> 20 ) & 0xf ;
V_850 . V_1539 [ V_1536 ] =
( V_723
[ V_1534 [ V_1536 ] ]
>> 24 ) & 0xf ;
V_850 . V_1540 [ V_1536 ] =
( V_723
[ V_1534 [ V_1536 ] ]
>> 28 ) & 0x7 ;
}
} else {
V_850 . V_1537 [ V_1536 ] =
( V_890 [ V_1534 [ V_1536 ] ] >>
16 ) & 0x3 ;
V_850 . V_1538 [ V_1536 ] =
( V_890 [ V_1534 [ V_1536 ] ] >>
18 ) & 0x3 ;
V_850 . V_1539 [ V_1536 ] =
( V_890 [ V_1534 [ V_1536 ] ] >>
20 ) & 0x7 ;
V_850 . V_1540 [ V_1536 ] =
( V_890 [ V_1534 [ V_1536 ] ] >>
23 ) & 0x7 ;
}
}
}
return V_850 ;
}
static void
F_182 ( struct V_3 * V_4 , T_2 V_1536 ,
struct V_849 V_850 ,
struct V_1542 * V_1543 )
{
T_4 V_1544 ;
int V_30 ;
T_2 V_1545 ;
T_4 V_1546 = ( F_28 ( V_4 -> V_41 ) ? 1 : 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1543 -> V_1541 = V_850 . V_1541 [ V_1536 ] ;
V_1543 -> V_1540 = V_850 . V_1540 [ V_1536 ] ;
V_1543 -> V_1539 = V_850 . V_1539 [ V_1536 ] ;
V_1543 -> V_1538 = V_850 . V_1538 [ V_1536 ] ;
V_1543 -> V_1537 = V_850 . V_1537 [ V_1536 ] ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1543 -> V_1547 =
( ( V_1543 -> V_1541 << 15 ) | ( V_1543 -> V_1540 << 12 ) |
( V_1543 -> V_1539 << 8 ) |
( V_1543 -> V_1538 << 3 ) | ( V_1543 -> V_1537 ) ) ;
else
V_1543 -> V_1547 =
( ( V_1543 -> V_1540 << 12 ) | ( V_1543 -> V_1539 << 8 ) |
( V_1543 -> V_1538 << 4 ) | ( V_1543 -> V_1537 ) ) ;
V_1543 -> V_1548 [ 0 ] = 0x79 ;
V_1543 -> V_1548 [ 1 ] = 0x79 ;
V_1543 -> V_1548 [ 2 ] = 0x79 ;
V_1543 -> V_1548 [ 3 ] = 0x79 ;
V_1543 -> V_1548 [ 4 ] = 0x79 ;
} else {
V_1545 = ( ( V_850 . V_1538 [ V_1536 ] << 0 ) |
( V_850 . V_1539 [ V_1536 ] << 4 ) |
( V_850 . V_1540 [ V_1536 ] << 8 ) ) ;
V_30 = - 1 ;
for ( V_1544 = 0 ; V_1544 < V_1549 ; V_1544 ++ ) {
if ( V_1550 [ V_1546 ] [ V_1544 ] [ 0 ] ==
V_1545 ) {
V_30 = V_1544 ;
break;
}
}
V_1543 -> V_1540 = V_1550 [ V_1546 ] [ V_1544 ] [ 1 ] ;
V_1543 -> V_1539 = V_1550 [ V_1546 ] [ V_1544 ] [ 2 ] ;
V_1543 -> V_1538 = V_1550 [ V_1546 ] [ V_1544 ] [ 3 ] ;
V_1543 -> V_1547 = ( ( V_1543 -> V_1540 << 7 ) | ( V_1543 -> V_1539 << 4 ) |
( V_1543 -> V_1538 << 2 ) ) ;
V_1543 -> V_1548 [ 0 ] = V_1550 [ V_1546 ] [ V_1544 ] [ 4 ] ;
V_1543 -> V_1548 [ 1 ] = V_1550 [ V_1546 ] [ V_1544 ] [ 5 ] ;
V_1543 -> V_1548 [ 2 ] = V_1550 [ V_1546 ] [ V_1544 ] [ 6 ] ;
V_1543 -> V_1548 [ 3 ] = V_1550 [ V_1546 ] [ V_1544 ] [ 7 ] ;
}
}
static void F_183 ( struct V_3 * V_4 )
{
T_2 V_1551 , V_333 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_333 = 0 ; V_333 <= 1 ; V_333 ++ ) {
V_4 -> V_1552 [ ( V_333 * 11 ) + 0 ] =
F_98 ( V_4 , V_606 , V_665 , V_333 ,
V_666 ) ;
V_4 -> V_1552 [ ( V_333 * 11 ) + 1 ] =
F_98 ( V_4 , V_606 , V_665 , V_333 ,
V_670 ) ;
V_4 -> V_1552 [ ( V_333 * 11 ) + 2 ] =
F_98 ( V_4 , V_606 , V_665 , V_333 ,
V_671 ) ;
V_4 -> V_1552 [ ( V_333 * 11 ) + 3 ] =
F_98 ( V_4 , V_606 , V_665 , V_333 ,
V_672 ) ;
V_4 -> V_1552 [ ( V_333 * 11 ) + 4 ] = 0 ;
V_4 -> V_1552 [ ( V_333 * 11 ) + 5 ] =
F_98 ( V_4 , V_606 , V_665 , V_333 ,
V_667 ) ;
if ( V_4 -> V_10 . V_289 != 5 )
V_4 -> V_1552 [ ( V_333 * 11 ) + 6 ] =
F_98 ( V_4 , V_606 , V_665 ,
V_333 ,
V_668 ) ;
V_4 -> V_1552 [ ( V_333 * 11 ) + 7 ] =
F_98 ( V_4 , V_606 , V_665 , V_333 , V_669 ) ;
V_4 -> V_1552 [ ( V_333 * 11 ) + 8 ] =
F_98 ( V_4 , V_606 , V_665 , V_333 ,
V_673 ) ;
if ( F_28 ( V_4 -> V_41 ) ) {
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_666 , 0x0a ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_670 , 0x43 ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_671 , 0x55 ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_672 , 0x00 ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_669 , 0x00 ) ;
if ( V_4 -> V_752 ) {
F_63 ( V_4 , V_606 , V_665 ,
V_333 , V_667 , 0x4 ) ;
if ( ! ( V_4 ->
V_873 ) )
F_63 ( V_4 , V_606 ,
V_665 , V_333 ,
V_668 , 0x31 ) ;
else
F_63 ( V_4 , V_606 ,
V_665 , V_333 ,
V_668 , 0x21 ) ;
}
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_673 , 0x00 ) ;
} else {
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_666 , 0x06 ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_670 , 0x43 ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_671 , 0x55 ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_672 , 0x00 ) ;
if ( V_4 -> V_10 . V_289 != 5 )
F_63 ( V_4 , V_606 , V_665 ,
V_333 , V_668 , 0x00 ) ;
if ( V_4 -> V_752 ) {
F_63 ( V_4 , V_606 , V_665 ,
V_333 , V_667 ,
0x06 ) ;
if ( ! ( V_4 ->
V_873 ) )
F_63 ( V_4 , V_606 ,
V_665 , V_333 ,
V_669 , 0x31 ) ;
else
F_63 ( V_4 , V_606 ,
V_665 , V_333 ,
V_669 , 0x21 ) ;
}
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_673 , 0x00 ) ;
}
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
for ( V_333 = 0 ; V_333 <= 1 ; V_333 ++ ) {
V_1551 =
( V_333 ==
V_102 ) ? V_647 : V_648 ;
V_4 -> V_1552 [ ( V_333 * 11 ) + 0 ] =
F_53 ( V_4 ,
V_1553 |
V_1551 ) ;
V_4 -> V_1552 [ ( V_333 * 11 ) + 1 ] =
F_53 ( V_4 ,
V_1554 |
V_1551 ) ;
V_4 -> V_1552 [ ( V_333 * 11 ) + 2 ] =
F_53 ( V_4 ,
V_1555 |
V_1551 ) ;
V_4 -> V_1552 [ ( V_333 * 11 ) + 3 ] =
F_53 (
V_4 ,
V_1556 |
V_1551 ) ;
V_4 -> V_1552 [ ( V_333 * 11 ) + 4 ] =
F_53 ( V_4 ,
V_1557 |
V_1551 ) ;
V_4 -> V_1552 [ ( V_333 * 11 ) + 5 ] =
F_53 ( V_4 ,
V_718 |
V_1551 ) ;
V_4 -> V_1552 [ ( V_333 * 11 ) + 6 ] =
F_53 ( V_4 ,
V_1558 | V_1551 ) ;
V_4 -> V_1552 [ ( V_333 * 11 ) + 7 ] =
F_53 ( V_4 ,
V_1559 | V_1551 ) ;
V_4 -> V_1552 [ ( V_333 * 11 ) + 8 ] =
F_53 ( V_4 ,
V_1560 |
V_1551 ) ;
V_4 -> V_1552 [ ( V_333 * 11 ) + 9 ] =
F_53 ( V_4 ,
V_1561 |
V_1551 ) ;
V_4 -> V_1552 [ ( V_333 * 11 ) + 10 ] =
F_53 ( V_4 ,
V_1562 |
V_1551 ) ;
if ( F_28 ( V_4 -> V_41 ) ) {
F_48 ( V_4 ,
V_1553 |
V_1551 , 0x0a ) ;
F_48 ( V_4 ,
V_1554 |
V_1551 , 0x40 ) ;
F_48 ( V_4 ,
V_1555 |
V_1551 , 0x55 ) ;
F_48 ( V_4 ,
V_1556 |
V_1551 , 0x00 ) ;
F_48 ( V_4 ,
V_1557 |
V_1551 , 0x00 ) ;
if ( F_52 ( V_4 ) ) {
F_48 (
V_4 ,
V_718
| V_1551 , 0x4 ) ;
F_48 ( V_4 ,
V_1558 |
V_1551 , 0x1 ) ;
} else {
F_48 (
V_4 ,
V_718
| V_1551 , 0x00 ) ;
F_48 ( V_4 ,
V_1558 |
V_1551 , 0x2f ) ;
}
F_48 ( V_4 ,
V_1559 | V_1551 ,
0x00 ) ;
F_48 ( V_4 ,
V_1560 |
V_1551 , 0x00 ) ;
F_48 ( V_4 ,
V_1561 |
V_1551 , 0x00 ) ;
F_48 ( V_4 ,
V_1562 |
V_1551 , 0x00 ) ;
} else {
F_48 ( V_4 ,
V_1553 |
V_1551 , 0x06 ) ;
F_48 ( V_4 ,
V_1554 |
V_1551 , 0x40 ) ;
F_48 ( V_4 ,
V_1555 |
V_1551 , 0x55 ) ;
F_48 ( V_4 ,
V_1556 |
V_1551 , 0x00 ) ;
F_48 ( V_4 ,
V_1557 |
V_1551 , 0x00 ) ;
F_48 ( V_4 ,
V_1558 | V_1551 ,
0x00 ) ;
if ( F_52 ( V_4 ) ) {
F_48 (
V_4 ,
V_718
| V_1551 , 0x06 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 5 ) )
F_48 (
V_4 ,
V_1559
| V_1551 ,
0x11 ) ;
else
F_48 (
V_4 ,
V_1559
| V_1551 ,
0x1 ) ;
} else {
F_48 (
V_4 ,
V_718
| V_1551 , 0x00 ) ;
F_48 ( V_4 ,
V_1559 |
V_1551 , 0x20 ) ;
}
F_48 ( V_4 ,
V_1560 |
V_1551 , 0x00 ) ;
F_48 ( V_4 ,
V_1561 |
V_1551 , 0x00 ) ;
F_48 ( V_4 ,
V_1562 |
V_1551 , 0x00 ) ;
}
}
} else {
V_4 -> V_1552 [ 0 ] =
F_53 ( V_4 , V_1397 ) ;
F_48 ( V_4 , V_1397 , 0x29 ) ;
V_4 -> V_1552 [ 1 ] =
F_53 ( V_4 , V_1398 ) ;
F_48 ( V_4 , V_1398 , 0x54 ) ;
V_4 -> V_1552 [ 2 ] =
F_53 ( V_4 , V_1399 ) ;
F_48 ( V_4 , V_1399 , 0x29 ) ;
V_4 -> V_1552 [ 3 ] =
F_53 ( V_4 , V_1400 ) ;
F_48 ( V_4 , V_1400 , 0x54 ) ;
V_4 -> V_1552 [ 4 ] =
F_53 ( V_4 , V_1395 ) ;
V_4 -> V_1552 [ 5 ] =
F_53 ( V_4 , V_1396 ) ;
if ( ( F_3 ( V_4 , 0x09 ) & V_373 ) ==
0 ) {
F_48 ( V_4 , V_1395 , 0x04 ) ;
F_48 ( V_4 , V_1396 , 0x04 ) ;
} else {
F_48 ( V_4 , V_1395 , 0x20 ) ;
F_48 ( V_4 , V_1396 , 0x20 ) ;
}
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) ) {
F_54 ( V_4 , V_791 , 0x20 ) ;
F_54 ( V_4 , V_792 , 0x20 ) ;
} else {
F_59 ( V_4 , V_791 , 0xdf ) ;
F_59 ( V_4 , V_792 , 0xdf ) ;
}
}
}
static void F_184 ( struct V_3 * V_4 )
{
T_2 V_1551 , V_333 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_333 = 0 ; V_333 <= 1 ; V_333 ++ ) {
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_666 ,
V_4 ->
V_1552 [ ( V_333 * 11 ) +
0 ] ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 , V_670 ,
V_4 ->
V_1552 [ ( V_333 * 11 ) +
1 ] ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 , V_671 ,
V_4 ->
V_1552 [ ( V_333 * 11 ) +
2 ] ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 , V_672 ,
V_4 ->
V_1552 [ ( V_333 * 11 ) +
3 ] ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 , V_667 ,
V_4 ->
V_1552 [ ( V_333 * 11 ) +
5 ] ) ;
if ( V_4 -> V_10 . V_289 != 5 )
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_668 ,
V_4 -> V_1552
[ ( V_333 * 11 ) + 6 ] ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 , V_669 ,
V_4 ->
V_1552 [ ( V_333 * 11 ) +
7 ] ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 , V_673 ,
V_4 ->
V_1552 [ ( V_333 * 11 ) +
8 ] ) ;
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
for ( V_333 = 0 ; V_333 <= 1 ; V_333 ++ ) {
V_1551 = ( V_333 == V_102 ) ?
V_647 : V_648 ;
F_48 ( V_4 ,
V_1553 | V_1551 ,
V_4 ->
V_1552 [ ( V_333 * 11 ) +
0 ] ) ;
F_48 ( V_4 ,
V_1554 | V_1551 ,
V_4 ->
V_1552 [ ( V_333 * 11 ) +
1 ] ) ;
F_48 ( V_4 ,
V_1555 | V_1551 ,
V_4 ->
V_1552 [ ( V_333 * 11 ) +
2 ] ) ;
F_48 ( V_4 , V_1556 | V_1551 ,
V_4 ->
V_1552 [ ( V_333 * 11 ) +
3 ] ) ;
F_48 ( V_4 ,
V_1557 | V_1551 ,
V_4 ->
V_1552 [ ( V_333 * 11 ) +
4 ] ) ;
F_48 ( V_4 ,
V_718 | V_1551 ,
V_4 ->
V_1552 [ ( V_333 * 11 ) +
5 ] ) ;
F_48 ( V_4 , V_1558 | V_1551 ,
V_4 ->
V_1552 [ ( V_333 * 11 ) +
6 ] ) ;
F_48 ( V_4 , V_1559 | V_1551 ,
V_4 ->
V_1552 [ ( V_333 * 11 ) +
7 ] ) ;
F_48 ( V_4 ,
V_1560 | V_1551 ,
V_4 ->
V_1552 [ ( V_333 * 11 ) +
8 ] ) ;
F_48 ( V_4 ,
V_1561 | V_1551 ,
V_4 ->
V_1552 [ ( V_333 * 11 ) +
9 ] ) ;
F_48 ( V_4 ,
V_1562 | V_1551 ,
V_4 ->
V_1552 [ ( V_333 * 11 ) +
10 ] ) ;
}
} else {
F_48 ( V_4 , V_1397 ,
V_4 -> V_1552 [ 0 ] ) ;
F_48 ( V_4 , V_1398 ,
V_4 -> V_1552 [ 1 ] ) ;
F_48 ( V_4 , V_1399 ,
V_4 -> V_1552 [ 2 ] ) ;
F_48 ( V_4 , V_1400 ,
V_4 -> V_1552 [ 3 ] ) ;
F_48 ( V_4 , V_1395 ,
V_4 -> V_1552 [ 4 ] ) ;
F_48 ( V_4 , V_1396 ,
V_4 -> V_1552 [ 5 ] ) ;
}
}
static void F_185 ( struct V_3 * V_4 )
{
T_2 V_13 , V_681 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_4 -> V_1563 [ 0 ] = F_3 ( V_4 , 0xa6 ) ;
V_4 -> V_1563 [ 1 ] = F_3 ( V_4 , 0xa7 ) ;
V_681 = ( ( 0x3 << 8 ) | ( 0x3 << 10 ) ) ;
V_13 = ( 0x2 << 8 ) ;
V_13 |= ( 0x2 << 10 ) ;
F_38 ( V_4 , 0xa6 , V_681 , V_13 ) ;
F_38 ( V_4 , 0xa7 , V_681 , V_13 ) ;
V_13 = F_3 ( V_4 , 0x8f ) ;
V_4 -> V_1563 [ 2 ] = V_13 ;
V_13 |= ( ( 0x1 << 9 ) | ( 0x1 << 10 ) ) ;
F_5 ( V_4 , 0x8f , V_13 ) ;
V_13 = F_3 ( V_4 , 0xa5 ) ;
V_4 -> V_1563 [ 3 ] = V_13 ;
V_13 |= ( ( 0x1 << 9 ) | ( 0x1 << 10 ) ) ;
F_5 ( V_4 , 0xa5 , V_13 ) ;
V_4 -> V_1563 [ 4 ] = F_3 ( V_4 , 0x01 ) ;
F_38 ( V_4 , 0x01 , ( 0x1 << 15 ) , 0 ) ;
F_8 ( V_4 , V_595 , 1 , 3 , 16 ,
& V_13 ) ;
V_4 -> V_1563 [ 5 ] = V_13 ;
V_13 = 0 ;
F_6 ( V_4 , V_595 , 1 , 3 , 16 ,
& V_13 ) ;
F_8 ( V_4 , V_595 , 1 , 19 , 16 ,
& V_13 ) ;
V_4 -> V_1563 [ 6 ] = V_13 ;
V_13 = 0 ;
F_6 ( V_4 , V_595 , 1 , 19 , 16 ,
& V_13 ) ;
V_4 -> V_1563 [ 7 ] = F_3 ( V_4 , 0x91 ) ;
V_4 -> V_1563 [ 8 ] = F_3 ( V_4 , 0x92 ) ;
if ( ! ( V_4 -> V_752 ) )
F_90 (
V_4 ,
V_760 ,
1 ,
V_755
|
V_756 ) ;
else
F_90 (
V_4 ,
V_760 ,
0 ,
V_755
|
V_756 ) ;
F_90 ( V_4 ,
V_759 ,
0x2 , V_755 ) ;
F_90 ( V_4 ,
V_759 ,
0x8 , V_756 ) ;
V_4 -> V_1563 [ 9 ] = F_3 ( V_4 , 0x297 ) ;
V_4 -> V_1563 [ 10 ] = F_3 ( V_4 , 0x29b ) ;
F_38 ( V_4 , ( 0 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
F_38 ( V_4 , ( 1 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
if ( F_24 ( V_4 -> V_10 . V_11 , 7 )
|| F_2 ( V_4 -> V_10 . V_11 , 8 ) )
F_35 (
V_4 , ( 0x1 << 7 ) ,
F_33
( V_4 ,
0 ) , 0 , 0 ,
V_331 ) ;
if ( V_4 -> V_752
&& ! ( V_4 -> V_873 ) ) {
if ( F_24 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_85 ( V_4 , V_1564 , 1 << 4 ,
1 << 4 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
F_85 (
V_4 ,
V_1222 ,
1 , 0 ) ;
F_85 (
V_4 ,
V_1228 ,
1 , 0 ) ;
} else {
F_85 (
V_4 ,
V_1565 ,
1 , 0 ) ;
F_85 (
V_4 ,
V_1566 ,
1 , 0 ) ;
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 8 ) ) {
F_35 (
V_4 ,
( 0x1 << 3 ) , 0 ,
0x3 , 0 ,
V_330 ) ;
}
}
} else {
V_4 -> V_1563 [ 0 ] = F_3 ( V_4 , 0xa6 ) ;
V_4 -> V_1563 [ 1 ] = F_3 ( V_4 , 0xa7 ) ;
V_681 = ( ( 0x3 << 12 ) | ( 0x3 << 14 ) ) ;
V_13 = ( 0x2 << 12 ) ;
V_13 |= ( 0x2 << 14 ) ;
F_38 ( V_4 , 0xa6 , V_681 , V_13 ) ;
F_38 ( V_4 , 0xa7 , V_681 , V_13 ) ;
V_13 = F_3 ( V_4 , 0xa5 ) ;
V_4 -> V_1563 [ 2 ] = V_13 ;
V_13 |= ( ( 0x1 << 12 ) | ( 0x1 << 13 ) ) ;
F_5 ( V_4 , 0xa5 , V_13 ) ;
F_8 ( V_4 , V_595 , 1 , 2 , 16 ,
& V_13 ) ;
V_4 -> V_1563 [ 3 ] = V_13 ;
V_13 |= 0x2000 ;
F_6 ( V_4 , V_595 , 1 , 2 , 16 ,
& V_13 ) ;
F_8 ( V_4 , V_595 , 1 , 18 , 16 ,
& V_13 ) ;
V_4 -> V_1563 [ 4 ] = V_13 ;
V_13 |= 0x2000 ;
F_6 ( V_4 , V_595 , 1 , 18 , 16 ,
& V_13 ) ;
V_4 -> V_1563 [ 5 ] = F_3 ( V_4 , 0x91 ) ;
V_4 -> V_1563 [ 6 ] = F_3 ( V_4 , 0x92 ) ;
V_13 = F_28 ( V_4 -> V_41 ) ? 0x180 : 0x120 ;
F_5 ( V_4 , 0x91 , V_13 ) ;
F_5 ( V_4 , 0x92 , V_13 ) ;
}
}
static void F_186 ( struct V_3 * V_4 )
{
T_2 V_681 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_5 ( V_4 , 0xa6 , V_4 -> V_1563 [ 0 ] ) ;
F_5 ( V_4 , 0xa7 , V_4 -> V_1563 [ 1 ] ) ;
F_5 ( V_4 , 0x8f , V_4 -> V_1563 [ 2 ] ) ;
F_5 ( V_4 , 0xa5 , V_4 -> V_1563 [ 3 ] ) ;
F_5 ( V_4 , 0x01 , V_4 -> V_1563 [ 4 ] ) ;
F_6 ( V_4 , V_595 , 1 , 3 , 16 ,
& V_4 -> V_1563 [ 5 ] ) ;
F_6 ( V_4 , V_595 , 1 , 19 , 16 ,
& V_4 -> V_1563 [ 6 ] ) ;
F_5 ( V_4 , 0x91 , V_4 -> V_1563 [ 7 ] ) ;
F_5 ( V_4 , 0x92 , V_4 -> V_1563 [ 8 ] ) ;
F_5 ( V_4 , 0x297 , V_4 -> V_1563 [ 9 ] ) ;
F_5 ( V_4 , 0x29b , V_4 -> V_1563 [ 10 ] ) ;
if ( F_24 ( V_4 -> V_10 . V_11 , 7 )
|| F_2 ( V_4 -> V_10 . V_11 , 8 ) )
F_35 (
V_4 , ( 0x1 << 7 ) , 0 , 0 ,
1 ,
V_331 ) ;
F_130 ( V_4 ) ;
if ( V_4 -> V_752
&& ! ( V_4 -> V_873 ) ) {
if ( F_24 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_85 (
V_4 ,
V_1222 ,
1 , 1 ) ;
F_85 (
V_4 ,
V_1228 ,
1 , 1 ) ;
} else {
F_85 (
V_4 ,
V_1565 ,
1 , 1 ) ;
F_85 (
V_4 ,
V_1566 ,
1 , 1 ) ;
}
F_85 ( V_4 , V_1564 , 1 << 4 ,
0 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 8 ) ) {
F_35 (
V_4 ,
( 0x1 << 3 ) , 0 ,
0x3 , 1 ,
V_330 ) ;
}
}
} else {
V_681 = ( ( 0x3 << 12 ) | ( 0x3 << 14 ) ) ;
F_38 ( V_4 , 0xa6 , V_681 , V_4 -> V_1563 [ 0 ] ) ;
F_38 ( V_4 , 0xa7 , V_681 , V_4 -> V_1563 [ 1 ] ) ;
F_5 ( V_4 , 0xa5 , V_4 -> V_1563 [ 2 ] ) ;
F_6 ( V_4 , V_595 , 1 , 2 , 16 ,
& V_4 -> V_1563 [ 3 ] ) ;
F_6 ( V_4 , V_595 , 1 , 18 , 16 ,
& V_4 -> V_1563 [ 4 ] ) ;
F_5 ( V_4 , 0x91 , V_4 -> V_1563 [ 5 ] ) ;
F_5 ( V_4 , 0x92 , V_4 -> V_1563 [ 6 ] ) ;
}
}
void
F_94 ( struct V_3 * V_4 , T_5 * V_1567 , T_4 V_1502 )
{
T_2 V_1568 ;
T_5 V_1569 , V_1570 [ 2 ] ;
T_5 V_712 [ 2 ] ;
T_5 V_683 [ 4 ] ;
T_5 V_1571 [ 2 ] ;
T_4 V_1572 ;
V_1568 = F_3 ( V_4 , 0x1e9 ) ;
V_1569 = ( T_5 ) ( V_1568 & 0x3f ) ;
V_712 [ 0 ] = ( V_1569 <= 31 ) ? V_1569 : ( V_1569 - 64 ) ;
V_1569 = ( T_5 ) ( ( V_1568 >> 8 ) & 0x3f ) ;
V_712 [ 1 ] = ( V_1569 <= 31 ) ? V_1569 : ( V_1569 - 64 ) ;
V_1572 =
F_28 ( V_4 -> V_41 ) ?
( T_4 ) V_1332 : ( T_4 ) V_685 ;
F_74 ( V_4 , V_1572 , V_683 , V_1502 ) ;
V_1571 [ 0 ] = V_683 [ 0 ] / ( ( T_5 ) V_1502 ) ;
V_1571 [ 1 ] = V_683 [ 2 ] / ( ( T_5 ) V_1502 ) ;
V_1570 [ 0 ] = V_712 [ 0 ] - V_1571 [ 0 ] + 64 ;
V_1570 [ 1 ] = V_712 [ 1 ] - V_1571 [ 1 ] + 64 ;
if ( V_1570 [ 0 ] < 0 )
V_1570 [ 0 ] = 0 ;
else if ( V_1570 [ 0 ] > 63 )
V_1570 [ 0 ] = 63 ;
if ( V_1570 [ 1 ] < 0 )
V_1570 [ 1 ] = 0 ;
else if ( V_1570 [ 1 ] > 63 )
V_1570 [ 1 ] = 63 ;
F_8 ( V_4 , V_721 , 1 ,
( T_1 ) V_1570 [ 0 ] , 32 , & V_1567 [ 0 ] ) ;
F_8 ( V_4 , V_722 , 1 ,
( T_1 ) V_1570 [ 1 ] , 32 , & V_1567 [ 1 ] ) ;
}
static void F_187 ( struct V_3 * V_4 , T_2 V_333 )
{
int V_275 ;
T_1 V_1573 ;
T_2 V_1574 ;
T_2 V_1575 ;
struct V_1576 V_1577 [] = {
{ 3 , 0 } , { 4 , 0 } , { 6 , 0 } , { 9 , 0 } , { 13 , 0 } , { 18 , 0 } ,
{ 25 , 0 } , { 25 , 1 } , { 25 , 2 } , { 25 , 3 } , { 25 , 4 } , { 25 , 5 } ,
{ 25 , 6 } , { 25 , 7 } , { 35 , 7 } , { 50 , 7 } , { 71 , 7 } , { 100 , 7 }
} ;
struct V_1576 V_1578 [] = {
{ 3 , 0 } , { 4 , 0 } , { 6 , 0 } , { 9 , 0 } , { 13 , 0 } , { 18 , 0 } ,
{ 25 , 0 } , { 35 , 0 } , { 50 , 0 } , { 71 , 0 } , { 100 , 0 } , { 100 , 1 } ,
{ 100 , 2 } , { 100 , 3 } , { 100 , 4 } , { 100 , 5 } , { 100 , 6 } , { 100 , 7 }
} ;
V_1574 = ( V_333 == V_102 ) ?
( ( V_4 -> V_753 >> 8 ) & 0xff ) :
( V_4 -> V_753 & 0xff ) ;
for ( V_275 = 0 ; V_275 < 18 ; V_275 ++ ) {
V_1573 = V_1577 [ V_275 ] . V_1579 * V_1574 ;
V_1573 /= 100 ;
V_1575 =
( ( V_1573 & 0xff ) << 8 ) | V_1577 [ V_275 ] . V_1580 ;
F_6 ( V_4 , V_803 , 1 , V_275 , 16 ,
& V_1575 ) ;
V_1573 = V_1578 [ V_275 ] . V_1579 * V_1574 ;
V_1573 /= 100 ;
V_1575 =
( ( V_1573 & 0xff ) << 8 ) | V_1578 [ V_275 ] . V_1580 ;
F_6 ( V_4 , V_803 , 1 , V_275 + 32 ,
16 , & V_1575 ) ;
}
}
static T_4 F_188 ( struct V_3 * V_4 , T_4 V_333 )
{
T_2 V_1581 ;
V_1581 = F_3 ( V_4 , ( ( V_333 == V_102 ) ? 0x1ed : 0x1ee ) ) ;
V_1581 = ( V_1581 & ( 0x7f << 8 ) ) >> 8 ;
return ( T_4 ) V_1581 ;
}
static void
F_189 ( struct V_3 * V_4 , T_4 V_1582 , T_4 V_1583 )
{
F_38 ( V_4 , 0x1e7 , ( 0x7f << 0 ) , V_1582 ) ;
if ( F_81 ( V_4 -> V_10 . V_11 , 1 ) )
F_38 ( V_4 , 0x222 , ( 0xff << 0 ) , V_1583 ) ;
}
static T_2 F_190 ( struct V_3 * V_4 )
{
T_2 V_766 ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_766 ) ;
return V_766 ;
}
static void F_191 ( struct V_3 * V_4 , T_4 V_1584 , T_4 V_1585 )
{
T_2 V_766 = ( T_2 ) ( ( V_1584 << 8 ) | V_1585 ) ;
F_6 ( V_4 , 15 , 1 , 87 , 16 , & V_766 ) ;
F_6 ( V_4 , 15 , 1 , 95 , 16 , & V_766 ) ;
}
static void
F_192 ( struct V_3 * V_4 ,
struct V_1586 * V_1587 , T_4 V_333 )
{
T_5 V_1588 ;
T_4 V_1589 ;
T_2 V_1590 = 0 ;
V_1589 = V_333 ^ 0x1 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_24 ( V_4 -> V_10 . V_11 , 7 )
|| F_2 ( V_4 -> V_10 . V_11 , 8 ) )
F_35 (
V_4 , ( 0x1 << 7 ) ,
F_33
( V_4 ,
0 ) , 0 , 0 ,
V_331 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_289 == 5 )
V_1590 = ( V_333 == 0 ) ? 0x20 : 0x00 ;
else if ( ( V_4 -> V_10 . V_289 == 7 )
|| ( V_4 -> V_10 . V_289 == 8 ) )
V_1590 = 0x00 ;
else if ( ( V_4 -> V_10 . V_289 <= 4 )
|| ( V_4 -> V_10 . V_289 == 6 ) )
V_1590 = 0x00 ;
} else {
if ( ( V_4 -> V_10 . V_289 == 4 ) ||
( V_4 -> V_10 . V_289 == 6 ) )
V_1590 = 0x50 ;
else if ( ( V_4 -> V_10 . V_289 == 3 )
|| ( V_4 -> V_10 . V_289 == 7 )
|| ( V_4 -> V_10 . V_289 == 8 ) )
V_1590 = 0x0 ;
}
F_35 ( V_4 , ( 0x1 << 11 ) ,
V_1590 , ( 1 << V_333 ) , 0 ,
V_330 ) ;
F_165 (
V_4 ,
V_1315 ,
1 , ( 1 << V_333 ) , 0 ) ;
F_165 (
V_4 ,
V_1315 ,
0 , ( 1 << V_1589 ) , 0 ) ;
F_35 ( V_4 , ( 0x1 << 3 ) ,
0 , 0x3 , 0 ,
V_330 ) ;
F_35 ( V_4 , ( 0x1 << 2 ) , 1 ,
( 1 << V_333 ) , 0 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 0 ) , 0 ,
( 1 << V_333 ) , 0 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 1 ) , 1 ,
( 1 << V_333 ) , 0 ,
V_332 ) ;
F_35 ( V_4 , ( 0x1 << 8 ) , 0 ,
( 1 << V_333 ) , 0 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 9 ) , 1 ,
( 1 << V_333 ) , 0 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 10 ) , 0 ,
( 1 << V_333 ) , 0 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 3 ) , 1 ,
( 1 << V_333 ) , 0 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 5 ) ,
0 , ( 1 << V_333 ) , 0 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 4 ) , 0 ,
( 1 << V_333 ) , 0 ,
V_331 ) ;
V_1587 -> V_1591 [ V_333 ] = F_3 ( V_4 , ( V_333 == V_102 ) ?
0xa6 : 0xa7 ) ;
V_1587 -> V_1592 [ V_333 ] =
F_3 ( V_4 , ( V_333 == V_102 ) ? 0x8f : 0xa5 ) ;
V_1587 -> V_1591 [ V_1589 ] =
F_3 ( V_4 , ( V_333 == V_102 ) ? 0xa7 : 0xa6 ) ;
V_1587 -> V_1592 [ V_1589 ] =
F_3 ( V_4 , ( V_333 == V_102 ) ? 0xa5 : 0x8f ) ;
F_38 ( V_4 , ( ( V_333 == V_102 ) ? 0xa6 : 0xa7 ) ,
( 0x1 << 2 ) , 0 ) ;
F_38 ( V_4 , ( ( V_333 == V_102 ) ? 0x8f :
0xa5 ) , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_38 ( V_4 , ( ( V_333 == V_102 ) ? 0xa7 : 0xa6 ) ,
( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_38 ( V_4 , ( ( V_333 == V_102 ) ? 0xa5 :
0x8f ) , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
V_1587 -> V_1593 [ V_333 ] =
F_98 ( V_4 , V_606 , V_665 , V_333 ,
V_1594 ) ;
V_1587 -> V_1595 [ V_333 ] =
F_98 ( V_4 , V_606 , V_665 , V_333 ,
V_1596 ) ;
V_1587 -> V_1593 [ V_1589 ] =
F_98 ( V_4 , V_606 , V_665 , V_1589 ,
V_1594 ) ;
V_1587 -> V_1595 [ V_1589 ] =
F_98 ( V_4 , V_606 , V_665 , V_1589 ,
V_1596 ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_1594 , 0xc ) ;
if ( ( V_4 -> V_10 . V_289 == 3 ) ||
( V_4 -> V_10 . V_289 == 4 ) ||
( V_4 -> V_10 . V_289 == 6 ) )
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_1596 , 0xf0 ) ;
else if ( V_4 -> V_10 . V_289 == 5 )
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_1596 ,
( V_333 == 0 ) ? 0xf7 : 0xf2 ) ;
else if ( ( V_4 -> V_10 . V_289 == 7 )
|| ( V_4 -> V_10 . V_289 == 8 ) )
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_1596 , 0xf0 ) ;
F_63 ( V_4 , V_606 , V_665 , V_1589 ,
V_1594 , 0x0 ) ;
F_63 ( V_4 , V_606 , V_665 , V_1589 ,
V_1596 , 0xff ) ;
} else {
V_1587 -> V_1593 [ V_333 ] =
F_98 ( V_4 , V_606 , V_665 , V_333 ,
V_1597 ) ;
V_1587 -> V_1595 [ V_333 ] =
F_98 ( V_4 , V_606 , V_665 , V_333 ,
V_1598 ) ;
V_1587 -> V_1593 [ V_1589 ] =
F_98 ( V_4 , V_606 , V_665 , V_1589 ,
V_1597 ) ;
V_1587 -> V_1595 [ V_1589 ] =
F_98 ( V_4 , V_606 , V_665 , V_1589 ,
V_1598 ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_1597 , 0xc ) ;
if ( ( V_4 -> V_10 . V_289 == 7 )
|| ( V_4 -> V_10 . V_289 == 8 ) )
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_1598 , 0xf4 ) ;
else
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_1598 , 0xf0 ) ;
F_63 ( V_4 , V_606 , V_665 , V_1589 ,
V_1597 , 0x0 ) ;
F_63 ( V_4 , V_606 , V_665 , V_1589 ,
V_1598 , 0xff ) ;
}
V_1588 = 4000 ;
F_73 ( V_4 , V_1588 , 181 , 0 , 0 , false ) ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( V_1599 ) << 0 ) ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 1 ) << 13 ) ;
F_38 ( V_4 , ( V_1589 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( V_1600 ) << 0 ) ;
F_38 ( V_4 , ( V_1589 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
} else {
F_66 ( V_4 , ( 0x1 << 12 ) , 0 , 0x3 , 0 ) ;
F_66 ( V_4 , ( 0x1 << 3 ) , 1 , 0 , 0 ) ;
F_66 ( V_4 , ( 0x1 << 0 ) , 0 , 0x3 , 0 ) ;
F_66 ( V_4 , ( 0x1 << 2 ) , 1 , 0x3 , 0 ) ;
F_66 ( V_4 , ( 0x1 << 1 ) , 1 , 0x3 , 0 ) ;
V_1587 -> V_1591 [ V_333 ] = F_3 ( V_4 , ( V_333 == V_102 ) ?
0xa6 : 0xa7 ) ;
V_1587 -> V_1592 [ V_333 ] =
F_3 ( V_4 , ( V_333 == V_102 ) ? 0x8f : 0xa5 ) ;
F_38 ( V_4 , ( ( V_333 == V_102 ) ? 0xa6 : 0xa7 ) ,
( 0x1 << 0 ) | ( 0x1 << 1 ) | ( 0x1 << 2 ) , 0 ) ;
F_38 ( V_4 , ( ( V_333 == V_102 ) ? 0x8f :
0xa5 ) ,
( 0x1 << 0 ) |
( 0x1 << 1 ) |
( 0x1 << 2 ) , ( 0x1 << 0 ) | ( 0x1 << 1 ) | ( 0x1 << 2 ) ) ;
V_1587 -> V_1601 [ V_333 ] =
F_193 ( V_4 , V_674 , V_1602 , V_333 , V_1603 ) ;
F_65 ( V_4 , V_674 , V_1602 , V_333 , V_1603 , 0x2b ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
V_1587 -> V_1604 [ V_333 ] =
F_193 ( V_4 , V_674 , V_1602 , V_333 ,
V_1605 ) ;
V_1587 -> V_1606 [ V_333 ] =
F_193 ( V_4 , V_674 , V_665 , V_333 ,
V_1607 ) ;
F_65 ( V_4 , V_674 , V_1602 , V_333 , V_1605 ,
0x03 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1607 , 0x04 ) ;
} else {
V_1587 -> V_1604 [ V_333 ] =
F_193 ( V_4 , V_674 , V_1602 , V_333 ,
V_1608 ) ;
V_1587 -> V_1606 [ V_333 ] =
F_193 ( V_4 , V_674 , V_665 , V_333 ,
V_1609 ) ;
F_65 ( V_4 , V_674 , V_1602 , V_333 , V_1608 ,
0x03 ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1609 , 0x04 ) ;
}
V_1588 = 4000 ;
F_73 ( V_4 , V_1588 , 181 , 0 , 0 , false ) ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 1 ) << 0 ) ;
F_38 ( V_4 , ( V_1589 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
F_66 ( V_4 , ( 0x1 << 3 ) , 0 , 0x3 , 0 ) ;
}
}
static void
F_194 ( struct V_3 * V_4 ,
struct V_1586 * V_1587 )
{
T_4 V_333 ;
F_72 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ; V_333 ++ ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_1594 , 0 ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_1596 ,
V_1587 -> V_1595 [ V_333 ] ) ;
} else {
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_1597 , 0 ) ;
F_63 ( V_4 , V_606 , V_665 , V_333 ,
V_1598 ,
V_1587 -> V_1595 [ V_333 ] ) ;
}
}
if ( ( V_4 -> V_10 . V_289 == 4 ) || ( V_4 -> V_10 . V_289 == 6 ) )
F_35 (
V_4 , ( 0x1 << 2 ) ,
1 , 0x3 , 0 ,
V_330 ) ;
else
F_35 (
V_4 , ( 0x1 << 2 ) ,
0 , 0x3 , 1 ,
V_330 ) ;
F_35 ( V_4 , ( 0x1 << 1 ) ,
0 , 0x3 , 1 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 0 ) , 0 , 0x3 , 1 ,
V_332 ) ;
F_35 ( V_4 , ( 0x1 << 2 ) , 0 , 0x3 , 1 ,
V_332 ) ;
F_35 ( V_4 , ( 0x1 << 11 ) , 1 , 0x3 , 1 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 3 ) , 0 , 0x3 , 1 ,
V_330 ) ;
F_35 ( V_4 , ( 0x1 << 11 ) , 0 , 0x3 , 1 ,
V_330 ) ;
F_35 ( V_4 , ( 0x1 << 12 ) , 0 , 0x3 , 1 ,
V_330 ) ;
F_35 ( V_4 , ( 0x1 << 2 ) , 1 , 0x3 , 1 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 0 ) , 0 , 0x3 , 1 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 1 ) , 1 , 0x3 , 1 ,
V_332 ) ;
F_35 ( V_4 , ( 0x1 << 8 ) , 0 , 0x3 , 1 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 9 ) , 1 , 0x3 , 1 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 10 ) , 0 , 0x3 , 1 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 3 ) , 1 , 0x3 , 1 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 5 ) , 0 , 0x3 , 1 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 4 ) , 0 , 0x3 , 1 ,
V_331 ) ;
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ; V_333 ++ ) {
F_5 ( V_4 , ( V_333 == V_102 ) ?
0xa6 : 0xa7 , V_1587 -> V_1591 [ V_333 ] ) ;
F_5 ( V_4 , ( V_333 == V_102 ) ? 0x8f :
0xa5 , V_1587 -> V_1592 [ V_333 ] ) ;
}
F_191 ( V_4 , ( V_1587 -> V_1610 >> 8 ) & 0xff ,
( V_1587 -> V_1610 & 0xff ) ) ;
if ( F_24 ( V_4 -> V_10 . V_11 , 7 )
|| F_2 ( V_4 -> V_10 . V_11 , 8 ) )
F_35 (
V_4 , ( 0x1 << 7 ) , 0 , 0 ,
1 ,
V_331 ) ;
} else {
F_66 ( V_4 , ( 0x1 << 12 ) , 0 , 0x3 , 1 ) ;
F_66 ( V_4 , ( 0x1 << 13 ) , 0 , 0x3 , 1 ) ;
F_66 ( V_4 , ( 0x1 << 0 ) , 0 , 0x3 , 1 ) ;
F_66 ( V_4 , ( 0x1 << 2 ) , 0 , 0x3 , 1 ) ;
F_66 ( V_4 , ( 0x1 << 1 ) , 0 , 0x3 , 1 ) ;
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ; V_333 ++ ) {
F_65 ( V_4 , V_674 , V_1602 , V_333 , V_1603 ,
V_1587 -> V_1601 [ V_333 ] ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
F_65 ( V_4 , V_674 , V_1602 , V_333 ,
V_1605 , V_1587 -> V_1604 [ V_333 ] ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1607 ,
V_1587 -> V_1606 [ V_333 ] ) ;
} else {
F_65 ( V_4 , V_674 , V_1602 , V_333 ,
V_1608 , V_1587 -> V_1604 [ V_333 ] ) ;
F_65 ( V_4 , V_674 , V_665 , V_333 ,
V_1609 ,
V_1587 -> V_1606 [ V_333 ] ) ;
}
F_5 ( V_4 , ( V_333 == V_102 ) ?
0xa6 : 0xa7 , V_1587 -> V_1591 [ V_333 ] ) ;
F_5 ( V_4 , ( V_333 == V_102 ) ? 0x8f :
0xa5 , V_1587 -> V_1592 [ V_333 ] ) ;
}
F_191 ( V_4 , ( V_1587 -> V_1610 >> 8 ) & 0xff ,
( V_1587 -> V_1610 & 0xff ) ) ;
F_66 ( V_4 , ( 0x1 << 3 ) , 0 , 0x3 , 1 ) ;
}
}
static void
F_195 ( struct V_3 * V_4 , T_4 V_333 , T_1 V_1611 , T_1 V_1612 ,
T_1 V_1613 )
{
T_1 * V_1614 , * V_1615 , * V_1616 , V_1617 ;
V_1617 = V_1613 - V_1612 + 1 ;
V_1614 = F_176 ( 2 * sizeof( T_1 ) * V_1618 , V_1505 ) ;
if ( NULL == V_1614 )
return;
V_1615 = V_1614 ;
V_1616 = V_1614 + V_1618 ;
F_8 ( V_4 ,
( V_333 ==
V_102 ? V_1619 :
V_1620 ) ,
V_1618 , 0 , 32 , V_1615 ) ;
do {
T_1 V_1621 , V_1622 ;
T_5 V_1623 , V_1624 , V_1625 , V_1626 , V_1627 ;
V_1621 = V_1613 - F_173 ( V_1613 , ( V_1611 >> 1 ) ) ;
V_1622 = F_196 ( T_1 , V_1618 - 1 ,
V_1613 + ( V_1611 >> 1 ) ) ;
V_1623 = V_1622 - V_1621 + 1 ;
V_1626 = 0 ;
V_1627 = 0 ;
do {
F_197 ( V_1615 [ V_1622 ] , & V_1624 ,
& V_1625 ) ;
V_1626 += V_1624 ;
V_1627 += V_1625 ;
} while ( V_1622 -- != V_1621 );
V_1626 /= V_1623 ;
V_1627 /= V_1623 ;
V_1616 [ V_1613 ] = ( ( T_1 ) V_1627 << 13 ) | ( ( T_1 ) V_1626 & 0x1fff ) ;
} while ( V_1613 -- != V_1612 );
F_6 ( V_4 ,
( V_333 ==
V_102 ) ? V_1619 :
V_1620 , V_1617 , V_1612 , 32 , V_1616 ) ;
F_177 ( V_1614 ) ;
}
static void
F_198 ( struct V_3 * V_4 , struct V_1628 * V_1629 ,
enum V_1630 V_1631 , T_4 V_333 )
{
T_2 V_1621 , V_1622 , V_1623 ;
T_2 V_1624 , V_1625 ;
bool V_1626 ;
T_4 V_1627 , V_1632 [ 2 ] ;
T_1 V_1633 = 0 ;
struct V_849 V_1634 ;
if ( F_23 ( V_4 -> V_10 . V_11 , 3 ) )
return;
V_1627 = ( V_333 == V_102 ) ? 1 : 0 ;
V_1626 = ( ( V_1631 == V_1635 )
|| ( V_1631 == V_1636 ) ) ? true : false ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1634 = F_125 ( V_4 ) ;
if ( F_12 ( V_4 -> V_41 ) )
V_1625 = ( ( V_1634 . V_1541 [ V_333 ] << 15 ) |
( V_1634 . V_1540 [ V_333 ] << 12 ) |
( V_1634 . V_1539 [ V_333 ] << 8 ) |
( V_1629 -> V_1637 . V_1538 [ V_333 ] << 3 ) |
( V_1634 . V_1537 [ V_333 ] ) ) ;
else
V_1625 = ( ( V_1634 . V_1541 [ V_333 ] << 15 ) |
( V_1634 . V_1540 [ V_333 ] << 12 ) |
( V_1629 -> V_1637 . V_1539 [ V_333 ] << 8 ) |
( V_1634 . V_1538 [ V_333 ] << 3 ) | ( V_1634 . V_1537 [ V_333 ] ) ) ;
F_165 (
V_4 ,
V_1317 ,
V_1625 , ( 1 << V_333 ) , 0 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( ( V_4 -> V_10 . V_289 <= 4 )
|| ( V_4 -> V_10 . V_289 == 6 ) )
V_1632 [ V_333 ] = ( V_4 -> V_304 == V_305 ) ?
60 : 79 ;
else
V_1632 [ V_333 ] = ( V_4 -> V_304 == V_305 ) ?
45 : 64 ;
} else {
V_1632 [ V_333 ] = ( V_4 -> V_304 == V_305 ) ? 75 : 107 ;
}
V_1632 [ V_1627 ] = 0 ;
F_191 ( V_4 , V_1632 [ 0 ] , V_1632 [ 1 ] ) ;
V_1622 = 63 ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( ( V_4 -> V_10 . V_289 == 4 )
|| ( V_4 -> V_10 . V_289 == 6 ) ) {
V_1621 = 30 ;
V_1623 = 30 ;
} else {
V_1621 = 25 ;
V_1623 = 25 ;
}
} else {
if ( ( V_4 -> V_10 . V_289 == 5 )
|| ( V_4 -> V_10 . V_289 == 7 )
|| ( V_4 -> V_10 . V_289 == 8 ) ) {
V_1621 = 25 ;
V_1623 = 25 ;
} else {
V_1621 = 35 ;
V_1623 = 35 ;
}
}
if ( V_1631 == V_1635 ) {
if ( ( V_4 -> V_10 . V_289 == 5 )
&& ( F_12 ( V_4 -> V_41 ) ) )
V_1621 = 55 ;
else if ( ( ( V_4 -> V_10 . V_289 == 7 ) &&
( F_12 ( V_4 -> V_41 ) ) ) ||
( ( V_4 -> V_10 . V_289 == 8 ) &&
( F_12 ( V_4 -> V_41 ) ) ) )
V_1621 = 60 ;
else
V_1621 = 63 ;
} else if ( ( V_1631 != V_1638 ) && ( V_1631 != V_1636 ) ) {
V_1621 = 35 ;
V_1623 = 35 ;
}
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 1 ) << 0 ) ;
F_38 ( V_4 , ( V_1627 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 1 ) << 13 ) ;
F_38 ( V_4 , ( V_1627 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
F_5 ( V_4 , 0x2a1 , 0x80 ) ;
F_5 ( V_4 , 0x2a2 , 0x100 ) ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 4 ) , ( 11 ) << 4 ) ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 8 ) , ( 11 ) << 8 ) ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 0 ) , ( 0x3 ) << 0 ) ;
F_5 ( V_4 , 0x2e5 , 0x20 ) ;
F_38 ( V_4 , 0x2a0 , ( 0x3f << 0 ) , ( V_1623 ) << 0 ) ;
F_38 ( V_4 , 0x29f , ( 0x3f << 0 ) , ( V_1621 ) << 0 ) ;
F_38 ( V_4 , 0x29f , ( 0x3f << 8 ) , ( V_1622 ) << 8 ) ;
F_35 ( V_4 , ( 0x1 << 3 ) ,
1 , ( ( V_333 == 0 ) ? 1 : 2 ) , 0 ,
V_330 ) ;
F_35 ( V_4 , ( 0x1 << 3 ) ,
0 , ( ( V_333 == 0 ) ? 2 : 1 ) , 0 ,
V_330 ) ;
F_5 ( V_4 , 0x2be , 1 ) ;
F_92 ( F_3 ( V_4 , 0x2be ) , 10 * 1000 * 1000 ) ;
F_35 ( V_4 , ( 0x1 << 3 ) ,
0 , 0x3 , 0 ,
V_330 ) ;
F_6 ( V_4 ,
( V_333 ==
V_102 ) ? V_1619
: V_1620 , 1 , V_1623 ,
32 , & V_1633 ) ;
if ( V_1631 != V_1635 ) {
if ( F_28 ( V_4 -> V_41 ) )
F_195 ( V_4 , V_333 , 5 , 0 , 35 ) ;
}
F_165 (
V_4 ,
V_1317 ,
V_1625 , ( 1 << V_333 ) , 1 ) ;
} else {
if ( V_1629 ) {
if ( V_1629 -> V_1639 ) {
V_1624 = 15 - ( ( V_1629 -> V_275 ) >> 3 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) )
V_1625 = 0x00f7 | ( V_1624 << 8 ) ;
else
if ( F_24 ( V_4 -> V_10 . V_11 , 5 ) )
V_1625 = 0x10f7 | ( V_1624 << 8 ) ;
else
V_1625 = 0x50f7 | ( V_1624 << 8 ) ;
} else {
V_1625 = 0x70f7 | ( V_1624 << 8 ) ;
}
F_66 ( V_4 ,
( 0x1 << 13 ) ,
V_1625 ,
( 1 << V_333 ) , 0 ) ;
} else {
F_66 ( V_4 ,
( 0x1 << 13 ) ,
0x5bf7 ,
( 1 << V_333 ) , 0 ) ;
}
}
if ( F_12 ( V_4 -> V_41 ) )
V_1632 [ V_333 ] = ( V_4 -> V_304 == V_305 ) ? 45 : 64 ;
else
V_1632 [ V_333 ] = ( V_4 -> V_304 == V_305 ) ? 75 : 107 ;
V_1632 [ V_1627 ] = 0 ;
F_191 ( V_4 , V_1632 [ 0 ] , V_1632 [ 1 ] ) ;
V_1622 = 63 ;
if ( V_1631 == V_1638 ) {
V_1621 = 25 ;
V_1623 = 25 ;
} else if ( V_1631 == V_1636 ) {
V_1621 = 25 ;
V_1623 = 25 ;
} else if ( V_1631 == V_1635 ) {
V_1621 = 63 ;
V_1623 = 25 ;
} else {
V_1621 = 25 ;
V_1623 = 25 ;
}
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 1 ) << 0 ) ;
F_38 ( V_4 , ( V_1627 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 1 ) << 13 ) ;
F_38 ( V_4 , ( V_1627 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
F_5 ( V_4 , 0x2a1 , 0x20 ) ;
F_5 ( V_4 , 0x2a2 , 0x60 ) ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0xf << 4 ) , ( 9 ) << 4 ) ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0xf << 8 ) , ( 9 ) << 8 ) ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0xf << 0 ) , ( 0x2 ) << 0 ) ;
F_5 ( V_4 , 0x2e5 , 0x20 ) ;
} else {
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 11 ) , ( 1 ) << 11 ) ;
F_38 ( V_4 , ( V_1627 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 11 ) , ( 0 ) << 11 ) ;
F_5 ( V_4 , 0x2a1 , 0x80 ) ;
F_5 ( V_4 , 0x2a2 , 0x600 ) ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 4 ) , ( 0 ) << 4 ) ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 8 ) , ( 0 ) << 8 ) ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 0 ) , ( 0x3 ) << 0 ) ;
F_38 ( V_4 , 0x2a0 , ( 0x3f << 8 ) , ( 0x20 ) << 8 ) ;
}
F_38 ( V_4 , 0x2a0 , ( 0x3f << 0 ) , ( V_1623 ) << 0 ) ;
F_38 ( V_4 , 0x29f , ( 0x3f << 0 ) , ( V_1621 ) << 0 ) ;
F_38 ( V_4 , 0x29f , ( 0x3f << 8 ) , ( V_1622 ) << 8 ) ;
F_66 ( V_4 , ( 0x1 << 3 ) , 1 , 0x3 , 0 ) ;
F_5 ( V_4 , 0x2be , 1 ) ;
F_92 ( F_3 ( V_4 , 0x2be ) , 10 * 1000 * 1000 ) ;
F_66 ( V_4 , ( 0x1 << 3 ) , 0 , 0x3 , 0 ) ;
F_6 ( V_4 ,
( V_333 ==
V_102 ) ? V_1619
: V_1620 , 1 , V_1623 ,
32 , & V_1633 ) ;
if ( V_1631 != V_1635 )
F_195 ( V_4 , V_333 , 5 , 0 , 40 ) ;
}
}
static T_4 F_199 ( struct V_3 * V_4 , T_4 V_1640 , T_4 V_333 )
{
int V_1621 ;
int V_1622 ;
bool V_1623 ;
struct V_1628 V_1624 ;
bool V_1625 = false ;
bool V_1626 = true ;
T_5 V_1627 , V_1633 ;
T_1 V_1634 ;
int V_1641 ;
bool V_1642 = false ;
int V_1643 ;
T_4 V_1644 = 0 ;
T_4 V_1645 ;
T_4 * V_1646 = NULL ;
V_1624 . V_1639 = true ;
V_1643 = V_1640 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1622 = 20 ;
V_1621 = 1 ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_289 == 5 ) {
V_1646 = V_1647 ;
V_1644 =
sizeof( V_1647 ) /
sizeof( V_1647
[ 0 ] ) - 1 ;
} else if ( ( V_4 -> V_10 . V_289 == 7 )
|| ( V_4 -> V_10 . V_289 == 8 ) ) {
V_1646 = V_1648 ;
V_1644 =
sizeof( V_1648 ) /
sizeof( V_1648
[ 0 ] ) - 1 ;
} else {
V_1646 = V_1649 ;
V_1644 = sizeof( V_1649 ) /
sizeof( V_1649 [ 0 ] ) -
1 ;
}
} else {
V_1646 = V_1650 ;
V_1644 = sizeof( V_1650 ) /
sizeof( V_1650 [ 0 ] ) - 1 ;
}
V_1645 = 0 ;
for ( V_1641 = 0 ; V_1641 < V_1622 ; V_1641 ++ ) {
if ( F_12 ( V_4 -> V_41 ) )
V_1624 . V_1637 . V_1538 [ V_333 ] =
( T_2 ) V_1646 [ V_1643 ] ;
else
V_1624 . V_1637 . V_1539 [ V_333 ] =
( T_2 ) V_1646 [ V_1643 ] ;
F_198 ( V_4 , & V_1624 , V_1635 , V_333 ) ;
F_8 ( V_4 ,
( V_333 ==
V_102 ?
V_1619 :
V_1620 ) , 1 ,
63 , 32 , & V_1634 ) ;
F_197 ( V_1634 , & V_1627 , & V_1633 ) ;
V_1623 = ( ( V_1627 == 4095 ) || ( V_1627 == - 4096 ) ||
( V_1633 == 4095 ) || ( V_1633 == - 4096 ) ) ;
if ( ! V_1626 && ( V_1623 != V_1625 ) ) {
if ( ! V_1623 )
V_1643 -= ( T_4 ) V_1621 ;
V_1642 = true ;
break;
}
if ( V_1623 )
V_1643 += ( T_4 ) V_1621 ;
else
V_1643 -= ( T_4 ) V_1621 ;
if ( ( V_1643 < V_1645 ) || ( V_1643 > V_1644 ) ) {
if ( V_1643 < V_1645 )
V_1643 = V_1645 ;
else
V_1643 = V_1644 ;
V_1642 = true ;
break;
}
V_1626 = false ;
V_1625 = V_1623 ;
}
} else {
V_1622 = 10 ;
V_1621 = 8 ;
for ( V_1641 = 0 ; V_1641 < V_1622 ; V_1641 ++ ) {
V_1624 . V_275 = ( T_4 ) V_1643 ;
F_198 ( V_4 , & V_1624 , V_1635 , V_333 ) ;
F_8 ( V_4 ,
( V_333 ==
V_102 ?
V_1619 :
V_1620 ) , 1 ,
63 , 32 , & V_1634 ) ;
F_197 ( V_1634 , & V_1627 , & V_1633 ) ;
V_1623 = ( ( V_1627 == 4095 ) || ( V_1627 == - 4096 ) ||
( V_1633 == 4095 ) || ( V_1633 == - 4096 ) ) ;
if ( ! V_1626 && ( V_1623 != V_1625 ) ) {
if ( ! V_1623 )
V_1643 -= ( T_4 ) V_1621 ;
V_1642 = true ;
break;
}
if ( V_1623 )
V_1643 += ( T_4 ) V_1621 ;
else
V_1643 -= ( T_4 ) V_1621 ;
if ( ( V_1643 < 0 ) || ( V_1643 > 127 ) ) {
if ( V_1643 < 0 )
V_1643 = 0 ;
else
V_1643 = 127 ;
V_1642 = true ;
break;
}
V_1626 = false ;
V_1625 = V_1623 ;
}
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
return ( T_4 ) V_1646 [ V_1643 ] ;
else
return ( T_4 ) V_1643 ;
}
static void F_200 ( struct V_3 * V_4 , bool V_1651 )
{
struct V_1628 V_1652 [ 2 ] ;
struct V_1586 V_1653 ;
bool V_1654 ;
T_4 V_1655 ;
T_4 V_1656 ;
V_112 V_1657 , V_1658 , V_1659 ;
T_2 V_1660 ;
V_112 V_1661 , V_1662 , V_1663 ;
V_1662 = 0 ;
V_1663 = 0 ;
V_1658 = 0 ;
V_1659 = 0 ;
V_1657 = 0 ;
if ( V_4 -> V_1664 == 1 )
return;
V_1654 = ( 0 == ( F_80 ( & V_4 -> V_715 -> V_716 ) & V_914 ) ) ;
if ( ! V_1654 )
F_131 ( V_4 -> V_61 -> V_78 ) ;
F_32 ( V_4 , true ) ;
V_4 -> V_1665 = false ;
for ( V_1656 = 0 ; V_1656 < V_4 -> V_10 . V_273 ; V_1656 ++ )
V_4 -> V_1666 [ V_1656 ] =
F_188 ( V_4 , V_1656 ) ;
V_4 -> V_1667 = V_4 -> V_61 -> V_1668 ;
V_4 -> V_1669 ++ ;
V_1655 = V_4 -> V_63 ;
F_119 ( V_4 , V_66 ) ;
F_6 ( V_4 , V_1670 , 64 , 0 , 32 ,
V_1671 ) ;
F_6 ( V_4 , V_1672 , 64 , 0 , 32 ,
V_1671 ) ;
V_1660 = F_3 ( V_4 , 0x01 ) ;
F_38 ( V_4 , 0x01 , ( 0x1 << 15 ) , 0 ) ;
for ( V_1656 = 0 ; V_1656 < V_4 -> V_10 . V_273 ; V_1656 ++ ) {
T_5 V_252 , V_13 = 0 ;
for ( V_252 = 0 ; V_252 < 64 ; V_252 ++ )
F_6 ( V_4 ,
( ( V_1656 ==
V_102 ) ?
V_1619 :
V_1620 ) , 1 ,
V_252 , 32 , & V_13 ) ;
}
F_30 ( V_4 ) ;
V_1653 . V_1610 = F_190 ( V_4 ) ;
for ( V_1656 = 0 ; V_1656 < V_4 -> V_10 . V_273 ; V_1656 ++ ) {
F_192 ( V_4 , & V_1653 , V_1656 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
if ( ( V_4 -> V_10 . V_289 == 3 )
|| ( V_4 -> V_10 . V_289 == 4 )
|| ( V_4 -> V_10 . V_289 == 6 ) ) {
V_4 -> V_1673 [ V_1656 ] =
23 ;
} else if ( V_4 -> V_10 . V_289 == 5 ) {
V_4 -> V_1673 [ V_1656 ] =
0 ;
V_4 -> V_1673 [ V_1656 ] =
F_199 (
V_4 ,
V_4 ->
V_1673
[ V_1656 ] ,
V_1656 ) ;
} else if ( ( V_4 -> V_10 . V_289 == 7 )
|| ( V_4 -> V_10 . V_289 == 8 ) ) {
V_4 -> V_1673 [ V_1656 ] =
0 ;
V_4 -> V_1673 [ V_1656 ] =
F_199 (
V_4 ,
V_4 ->
V_1673
[ V_1656 ] ,
V_1656 ) ;
}
V_1652 [ V_1656 ] . V_1637 . V_1538 [ V_1656 ] =
V_4 -> V_1673 [ V_1656 ] ;
} else {
V_4 -> V_1673 [ V_1656 ] = 0 ;
V_4 -> V_1673 [ V_1656 ] =
F_199 (
V_4 ,
V_4 ->
V_1673
[ V_1656 ] , V_1656 ) ;
V_1652 [ V_1656 ] . V_1637 . V_1539 [ V_1656 ] =
V_4 -> V_1673 [ V_1656 ] ;
}
} else {
V_1652 [ V_1656 ] . V_1639 = true ;
V_1652 [ V_1656 ] . V_275 = 16 ;
V_1652 [ V_1656 ] . V_275 =
F_199 ( V_4 , V_1652 [ V_1656 ] . V_275 ,
V_1656 ) ;
V_4 -> V_1673 [ V_1656 ] =
15 - ( ( V_1652 [ V_1656 ] . V_275 ) >> 3 ) ;
}
switch ( V_4 -> V_1674 ) {
case 0 :
F_198 ( V_4 , & V_1652 [ V_1656 ] , V_1638 , V_1656 ) ;
break;
case 1 :
F_198 ( V_4 , & V_1652 [ V_1656 ] , V_1636 , V_1656 ) ;
break;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_194 ( V_4 , & V_1653 ) ;
}
if ( F_23 ( V_4 -> V_10 . V_11 , 7 ) )
F_194 ( V_4 , & V_1653 ) ;
for ( V_1656 = 0 ; V_1656 < V_4 -> V_10 . V_273 ; V_1656 ++ ) {
int V_1675 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_289 == 3 )
V_1675 = - 2 ;
else if ( V_4 -> V_10 . V_289 == 5 )
V_1675 = 3 ;
else
V_1675 = - 1 ;
} else {
V_1675 = 2 ;
}
if ( F_12 ( V_4 -> V_41 ) ) {
V_1659 = V_1652 [ V_1656 ] . V_1637 . V_1538 [ V_1656 ] ;
V_1661 = 0 ;
if ( ( V_4 -> V_10 . V_289 == 3 ) ||
( V_4 -> V_10 . V_289 == 4 ) ||
( V_4 -> V_10 . V_289 == 6 ) ) {
V_1663 = - (
V_290
[ V_1659 ] + 1 ) / 2 ;
V_1661 = - 1 ;
} else if ( V_4 -> V_10 . V_289 == 5 ) {
V_1663 = - (
V_291
[ V_1659 ] + 1 ) / 2 ;
} else if ( ( V_4 -> V_10 . V_289 == 7 ) ||
( V_4 -> V_10 . V_289 == 8 ) ) {
V_1663 = - (
V_292
[ V_1659 ] + 1 ) / 2 ;
}
} else {
V_1658 = V_1652 [ V_1656 ] . V_1637 . V_1539 [ V_1656 ] ;
if ( ( V_4 -> V_10 . V_289 == 3 ) ||
( V_4 -> V_10 . V_289 == 4 ) ||
( V_4 -> V_10 . V_289 == 6 ) )
V_1662 =
- ( V_293
[ V_1658 ]
+ 1 ) / 2 ;
else if ( ( V_4 -> V_10 . V_289 == 7 )
|| ( V_4 -> V_10 . V_289 == 8 ) )
V_1662 = - (
V_294
[ V_1658 ] + 1 ) / 2 ;
V_1661 = - 9 ;
}
if ( F_12 ( V_4 -> V_41 ) )
V_1657 =
- 60 + 27 + V_1675 + V_1663 +
V_1661 ;
else
V_1657 =
- 60 + 27 + V_1675 + V_1662 +
V_1661 ;
F_38 ( V_4 , ( V_1656 == V_102 ) ? 0x298 :
0x29c , ( 0x1ff << 7 ) , ( V_1657 ) << 7 ) ;
V_4 -> V_875 [ V_1656 ] = V_1657 ;
} else {
if ( F_23 ( V_4 -> V_10 . V_11 , 5 ) )
V_1675 = 4 ;
else
V_1675 = 2 ;
V_1658 = 15 - ( ( V_1652 [ V_1656 ] . V_275 ) >> 3 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
V_1662 =
- ( V_888 [
V_1658 ] +
1 ) / 2 ;
V_1661 = 0 ;
} else {
V_1662 =
- ( V_889 [
V_1658 ] +
1 ) / 2 ;
V_1661 = - 9 ;
}
V_1657 = - 60 + 27 + V_1675 + V_1662 + V_1661 ;
F_38 ( V_4 , ( V_1656 == V_102 ) ? 0x298 :
0x29c , ( 0x1ff << 7 ) , ( V_1657 ) << 7 ) ;
V_4 -> V_875 [ V_1656 ] = V_1657 ;
}
}
F_38 ( V_4 , ( 0 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( V_1599 ) << 0 ) ;
F_38 ( V_4 , ( 1 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( V_1599 ) << 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
F_38 ( V_4 , ( 0 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
F_38 ( V_4 , ( 1 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
} else {
F_38 ( V_4 , ( 0 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 11 ) , ( 0 ) << 11 ) ;
F_38 ( V_4 , ( 1 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 11 ) , ( 0 ) << 11 ) ;
}
V_4 -> V_1676 = V_1599 ;
F_5 ( V_4 , 0x01 , V_1660 ) ;
F_27 ( V_4 ) ;
F_119 ( V_4 , V_1655 ) ;
if ( V_1655 == V_66 ) {
F_87 ( V_4 , ( 1 << 0 ) ,
( V_108 ) ( V_4 -> V_274 [ 0 ] .
V_895 ) , false ) ;
F_87 ( V_4 , ( 1 << 1 ) ,
( V_108 ) ( V_4 -> V_274 [ 1 ] .
V_895 ) , false ) ;
}
F_32 ( V_4 , false ) ;
if ( ! V_1654 )
F_132 ( V_4 -> V_61 -> V_78 ) ;
}
void F_201 ( struct V_3 * V_4 , T_4 V_1677 )
{
struct V_849 V_850 ;
T_4 V_851 ;
bool V_1678 = true ;
bool V_1679 = false ;
bool V_1680 ;
if ( F_71 ( V_4 ) )
return;
if ( V_1677 == V_1681 )
V_1678 = ( V_4 -> V_41 != V_4 -> V_1682 ) ;
else if ( V_1677 == V_1683 )
V_1678 = false ;
if ( V_4 -> V_1684 != V_1681 )
V_1678 =
( V_4 -> V_1684 ==
V_1685 ) ? true : false ;
if ( ( V_4 -> V_266 > V_1686 ) ) {
if ( V_4 -> V_1682 != V_4 -> V_41 )
F_123 ( V_4 ) ;
}
if ( ( V_4 -> V_266 == V_1687 ) )
F_100 ( V_4 -> V_61 -> V_78 , V_1688 , 10000 ) ;
F_131 ( V_4 -> V_61 -> V_78 ) ;
F_202 ( (struct V_1 * ) V_4 ) ;
if ( ( V_4 -> V_266 == V_267 ) ||
( V_4 -> V_266 == V_1686 ) ) {
V_4 -> V_748 [ 0 ] =
( T_4 ) ( ( F_3 ( V_4 , 0x1ed ) >> 8 ) & 0x7f ) ;
V_4 -> V_748 [ 1 ] =
( T_4 ) ( ( F_3 ( V_4 , 0x1ee ) >> 8 ) & 0x7f ) ;
if ( V_4 -> V_63 != V_66 ) {
F_8 ( V_4 , V_316 , 2 ,
0x110 , 16 ,
V_4 -> V_1689 ) ;
} else {
V_4 -> V_1689 [ 0 ] = 0 ;
V_4 -> V_1689 [ 1 ] = 0 ;
}
}
V_850 = F_125 ( V_4 ) ;
V_851 = V_4 -> V_63 ;
F_119 ( V_4 , V_66 ) ;
if ( V_4 -> V_893 == V_894 )
F_126 ( (struct V_1 * ) V_4 , true ) ;
V_1680 = ( V_4 -> V_266 != V_267 ) ;
if ( ! V_1680 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_88 ( V_4 ) ;
V_4 -> V_1690 = F_125 ( V_4 ) ;
V_1679 = true ;
V_850 = V_4 -> V_1690 ;
}
if ( 0 ==
F_127 ( V_4 , V_850 , V_1678 ,
V_1680 ) ) {
if ( F_52 ( V_4 ) )
F_200 ( V_4 , true ) ;
F_203 ( (struct V_1 * ) V_4 ) ;
F_132 ( V_4 -> V_61 -> V_78 ) ;
F_100 ( V_4 -> V_61 -> V_78 , V_1688 ,
10000 ) ;
F_131 ( V_4 -> V_61 -> V_78 ) ;
F_202 ( (struct V_1 * ) V_4 ) ;
if ( 0 == F_128 ( V_4 , V_850 ,
( V_4 -> V_1691 ||
( V_4 -> V_1684 ==
V_1685 ) ) ? 2 : 0 , false ) ) {
F_96 ( V_4 ) ;
F_102 ( V_4 ) ;
V_4 -> V_1692 = V_4 -> V_61 -> V_1668 ;
}
}
if ( V_1677 != V_1681 )
F_124 ( V_4 ) ;
if ( V_4 -> V_1691
|| ( V_4 -> V_1684 == V_1685 ) ) {
V_4 -> V_1691 = false ;
F_68 ( V_4 ) ;
F_77 ( V_4 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_153 ( V_4 ) ;
} else {
switch ( V_4 -> V_266 ) {
case V_1686 :
V_4 -> V_1692 = V_4 -> V_61 -> V_1668 ;
V_4 -> V_1682 = V_4 -> V_41 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_88 ( V_4 ) ;
V_4 -> V_1690 = F_125 ( V_4 ) ;
V_4 -> V_266 ++ ;
break;
case V_1693 :
case V_1694 :
case V_1695 :
case V_1696 :
case V_1697 :
case V_1698 :
if ( ( V_4 -> V_1699 & 0x10 ) != 0 )
V_4 -> V_1700 = true ;
if ( F_127
( V_4 , V_4 -> V_1690 , V_1678 ,
true ) != 0 ) {
F_204 ( V_4 ) ;
break;
}
if ( F_51 ( V_4 -> V_10 . V_11 , 2 ) &&
( V_4 -> V_266 ==
V_1697 ) )
V_4 -> V_266 += 2 ;
else
V_4 -> V_266 ++ ;
break;
case V_1701 :
if ( ( V_4 -> V_1699 & 0x2 ) != 0 )
V_4 -> V_1700 = true ;
if ( F_52 ( V_4 ) )
F_200 ( V_4 , true ) ;
V_4 -> V_266 ++ ;
break;
case V_1687 :
if ( ( V_4 -> V_1699 & 0x1 ) != 0 )
V_4 -> V_1700 = true ;
if ( F_128 ( V_4 , V_850 ,
( V_4 -> V_1691 ||
( V_4 -> V_1684 ==
V_1685 ) ) ? 2 : 0 ,
false ) == 0 )
F_96 ( V_4 ) ;
V_4 -> V_266 ++ ;
break;
case V_1702 :
if ( ( V_4 -> V_1699 & 0x4 ) != 0 )
V_4 -> V_1700 = true ;
F_102 ( V_4 ) ;
F_124 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_153 ( V_4 ) ;
V_1679 = true ;
if ( V_4 -> V_1691 )
V_4 -> V_266 ++ ;
else
F_204 ( V_4 ) ;
break;
case V_1703 :
if ( ( V_4 -> V_1699 & 0x8 ) != 0 )
V_4 -> V_1700 = true ;
if ( V_4 -> V_1691 ) {
V_4 -> V_1691 = false ;
F_68 ( V_4 ) ;
F_77 ( V_4 ) ;
}
F_204 ( V_4 ) ;
break;
default:
F_204 ( V_4 ) ;
break;
}
}
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_1679 ) {
if ( V_851 != V_66 ) {
F_87 ( V_4 , 1 ,
V_4 ->
V_748
[ 0 ] , false ) ;
F_87 ( V_4 , 2 ,
V_4 ->
V_748
[ 1 ] , false ) ;
V_4 -> V_274 [ 0 ] . V_275 = - 1 ;
V_4 -> V_274 [ 1 ] . V_275 = - 1 ;
} else {
F_87 ( V_4 , ( 1 << 0 ) ,
( V_108 ) ( V_4 ->
V_274
[ 0 ] .
V_895 ) ,
false ) ;
F_87 ( V_4 , ( 1 << 1 ) ,
( V_108 ) ( V_4 ->
V_274
[ 1 ] .
V_895 ) ,
false ) ;
}
}
}
F_119 ( V_4 , V_851 ) ;
F_203 ( (struct V_1 * ) V_4 ) ;
F_132 ( V_4 -> V_61 -> V_78 ) ;
}
int
F_127 ( struct V_3 * V_4 , struct V_849 V_850 ,
bool V_1678 , bool V_1680 )
{
T_2 V_13 ;
T_2 V_910 [ 11 ] ;
T_4 V_1704 ;
T_2 V_1705 ;
T_4 V_1706 , V_1707 ;
T_2 V_1536 , V_1708 ;
T_2 V_1709 = 0 ;
T_4 V_1511 ;
T_2 V_1509 ;
T_2 V_1588 ;
T_2 V_1710 [ 2 ] ;
T_2 V_1547 [ 2 ] ;
struct V_1542 V_1711 [ 2 ] ;
T_1 V_26 ;
void * V_29 ;
bool V_1712 [ 2 ] ;
T_4 V_1713 = 0 ;
int V_1714 = 0 ;
bool V_776 = false ;
T_2 V_1715 [] = {
0x0300 , 0x0500 , 0x0700 , 0x0900 , 0x0d00 , 0x1100 , 0x1900 , 0x1901 ,
0x1902 ,
0x1903 , 0x1904 , 0x1905 , 0x1906 , 0x1907 , 0x2407 , 0x3207 , 0x4607 ,
0x6407
} ;
T_2 V_1716 [] = {
0x0200 , 0x0300 , 0x0600 , 0x0900 , 0x0d00 , 0x1100 , 0x1900 , 0x2400 ,
0x3200 ,
0x4600 , 0x6400 , 0x6401 , 0x6402 , 0x6403 , 0x6404 , 0x6405 , 0x6406 ,
0x6407
} ;
T_2 V_1717 [] = {
0x0200 , 0x0300 , 0x0400 , 0x0700 , 0x0900 , 0x0c00 , 0x1200 , 0x1201 ,
0x1202 ,
0x1203 , 0x1204 , 0x1205 , 0x1206 , 0x1207 , 0x1907 , 0x2307 , 0x3207 ,
0x4707
} ;
T_2 V_1718 [] = {
0x0100 , 0x0200 , 0x0400 , 0x0700 , 0x0900 , 0x0c00 , 0x1200 , 0x1900 ,
0x2300 ,
0x3200 , 0x4700 , 0x4701 , 0x4702 , 0x4703 , 0x4704 , 0x4705 , 0x4706 ,
0x4707
} ;
T_2 V_1719 [] = {
0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 ,
0x0000
} ;
T_2 V_1720 [] = {
0x8123 , 0x8264 , 0x8086 , 0x8245 , 0x8056 ,
0x9123 , 0x9264 , 0x9086 , 0x9245 , 0x9056
} ;
T_2 V_1721 [] = {
0x8101 , 0x8253 , 0x8053 , 0x8234 , 0x8034 ,
0x9101 , 0x9253 , 0x9053 , 0x9234 , 0x9034
} ;
T_2 V_1722 [] = {
0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 ,
0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 ,
0x0000
} ;
T_2 V_1723 [] = {
0x8434 , 0x8334 , 0x8084 , 0x8267 , 0x8056 , 0x8234 ,
0x9434 , 0x9334 , 0x9084 , 0x9267 , 0x9056 , 0x9234
} ;
T_2 V_1724 [] = {
0x8423 , 0x8323 , 0x8073 , 0x8256 , 0x8045 , 0x8223 ,
0x9423 , 0x9323 , 0x9073 , 0x9256 , 0x9045 , 0x9223
} ;
F_32 ( V_4 , true ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_776 = V_4 -> V_253 ;
V_4 -> V_253 = false ;
}
if ( F_34 ( V_4 -> V_41 ) )
V_1511 = 40 ;
else
V_1511 = 20 ;
F_8 ( V_4 , V_316 , 2 , 0x110 , 16 , V_1710 ) ;
for ( V_1536 = 0 ; V_1536 <= 1 ; V_1536 ++ ) {
F_182 ( V_4 , V_1536 , V_850 ,
& V_1711 [ V_1536 ] ) ;
V_1547 [ V_1536 ] = V_1711 [ V_1536 ] . V_1547 ;
}
F_6 ( V_4 , V_316 , 2 , 0x110 , 16 , V_1547 ) ;
F_183 ( V_4 ) ;
F_185 ( V_4 ) ;
V_1712 [ 0 ] = V_1712 [ 1 ] = false ;
if ( ! ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ||
( F_24 ( V_4 -> V_10 . V_11 , 5 ) && F_52 ( V_4 )
&& ( F_12 ( V_4 -> V_41 ) ) ) ) ) {
if ( V_1511 == 40 ) {
V_29 = V_1717 ;
V_26 = F_58 ( V_1717 ) ;
} else {
V_29 = V_1715 ;
V_26 = F_58 ( V_1715 ) ;
}
F_6 ( V_4 , V_803 , V_26 , 0 ,
16 , V_29 ) ;
if ( V_1511 == 40 ) {
V_29 = V_1718 ;
V_26 = F_58 ( V_1718 ) ;
} else {
V_29 = V_1716 ;
V_26 = F_58 ( V_1716 ) ;
}
F_6 ( V_4 , V_803 , V_26 , 32 ,
16 , V_29 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_5 ( V_4 , 0xc2 , 0x8ad9 ) ;
else
F_5 ( V_4 , 0xc2 , 0x8aa9 ) ;
V_1509 = 250 ;
V_1588 = ( V_1511 == 20 ) ? 2500 : 5000 ;
if ( V_4 -> V_266 > V_1693 ) {
F_180 ( V_4 , V_1511 * 8 , 0xffff , 0 , 1 , 0 , false ) ;
V_1714 = 0 ;
} else {
V_1714 =
F_73 ( V_4 , V_1588 , V_1509 , 1 , 0 ,
false ) ;
}
if ( V_1714 == 0 ) {
if ( V_4 -> V_266 > V_1693 ) {
V_29 = V_4 -> V_1725 ;
V_26 = F_58 ( V_4 -> V_1725 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 3 ) )
V_26 -= 2 ;
} else {
if ( ( ! V_1678 ) && ( V_4 -> V_1726 ) ) {
V_29 = V_4 -> V_1727 ;
V_26 = F_58 ( V_4 -> V_1727 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 3 ) )
V_26 -= 2 ;
} else {
V_1678 = true ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_29 =
V_1722 ;
V_26 = F_58 (
V_1722 ) ;
} else {
V_29 = V_1719 ;
V_26 = F_58 (
V_1719 ) ;
}
}
}
F_6 ( V_4 , V_803 , V_26 , 64 ,
16 , V_29 ) ;
if ( V_1678 ) {
V_1707 = ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) ?
F_58 (
V_1723 ) :
F_58 ( V_1720 ) ;
} else {
V_1707 = ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) ?
F_58 (
V_1724 ) :
F_58 ( V_1721 ) ;
}
if ( V_1680 ) {
V_1704 = V_4 -> V_1728 ;
if ( ( V_1704 + V_4 -> V_268 ) < V_1707 )
V_1706 = V_1704 + V_4 -> V_268 ;
else
V_1706 = V_1707 ;
} else {
V_1704 = 0 ;
V_1706 = V_1707 ;
}
for (; V_1704 < V_1706 ; V_1704 ++ ) {
if ( V_1678 ) {
V_1705 = ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) ?
V_1723
[ V_1704 ] :
V_1720 [ V_1704 ] ;
} else {
V_1705 = ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) ?
V_1724 [
V_1704 ]
: V_1721 [ V_1704 ] ;
}
V_1536 = ( ( V_1705 & 0x3000 ) >> 12 ) ;
V_1708 = ( ( V_1705 & 0x0F00 ) >> 8 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ||
( F_24 ( V_4 -> V_10 . V_11 , 5 ) &&
F_52 ( V_4 )
&& ( F_12 ( V_4 -> V_41 ) ) ) ) {
if ( ! V_1712 [ V_1536 ] ) {
F_187 (
V_4 ,
V_1536 ) ;
V_1712 [ V_1536 ] = true ;
}
}
V_13 =
( V_1711 [ V_1536 ] .
V_1548 [ V_1708 ] << 8 ) | V_1729 ;
F_5 ( V_4 , 0xc1 , V_13 ) ;
if ( ( V_1708 == 1 ) || ( V_1708 == 3 )
|| ( V_1708 == 4 ) ) {
F_8 ( V_4 , V_803 ,
1 , 69 + V_1536 , 16 ,
V_910 ) ;
V_1709 = V_910 [ 0 ] ;
V_910 [ 0 ] = 0 ;
F_6 ( V_4 ,
V_803 , 1 ,
69 + V_1536 , 16 ,
V_910 ) ;
}
F_5 ( V_4 , 0xc0 , V_1705 ) ;
F_92 ( ( ( F_3 ( V_4 , 0xc0 ) & 0xc000 ) != 0 ) ,
20000 ) ;
if ( F_93 ( F_3 ( V_4 , 0xc0 ) & 0xc000 ,
L_7 ) )
return - V_1730 ;
F_8 ( V_4 , V_803 ,
V_26 , 96 , 16 , V_910 ) ;
F_6 ( V_4 , V_803 ,
V_26 , 64 , 16 , V_910 ) ;
if ( ( V_1708 == 1 ) || ( V_1708 == 3 )
|| ( V_1708 == 4 ) ) {
V_910 [ 0 ] = V_1709 ;
}
}
if ( V_1680 ) {
V_4 -> V_1728 = V_1706 ;
if ( V_4 -> V_1728 >= V_1707 )
V_4 -> V_1728 = 0 ;
}
V_1713 =
( F_51 ( V_4 -> V_10 . V_11 , 2 ) ) ?
V_1697 : V_1698 ;
if ( ! V_1680
|| ( V_4 -> V_266 == V_1713 ) ) {
F_8 ( V_4 , V_803 , 4 , 96 ,
16 , V_910 ) ;
F_6 ( V_4 , V_803 , 4 , 80 ,
16 , V_910 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) ) {
V_910 [ 0 ] = 0 ;
V_910 [ 1 ] = 0 ;
V_910 [ 2 ] = 0 ;
V_910 [ 3 ] = 0 ;
}
F_6 ( V_4 , V_803 , 4 , 88 ,
16 , V_910 ) ;
F_8 ( V_4 , V_803 , 2 , 101 ,
16 , V_910 ) ;
F_6 ( V_4 , V_803 , 2 , 85 ,
16 , V_910 ) ;
F_6 ( V_4 , V_803 , 2 , 93 ,
16 , V_910 ) ;
V_26 = F_58 ( V_4 -> V_1727 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 3 ) )
V_26 -= 2 ;
F_8 ( V_4 , V_803 ,
V_26 , 96 , 16 ,
V_4 -> V_1727 ) ;
V_4 -> V_1726 = true ;
V_4 -> V_1682 = V_4 -> V_41 ;
} else {
V_26 = F_58 ( V_4 -> V_1725 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 3 ) )
V_26 -= 2 ;
F_8 ( V_4 , V_803 ,
V_26 , 96 , 16 ,
V_4 -> V_1725 ) ;
}
F_72 ( V_4 ) ;
F_5 ( V_4 , 0xc2 , 0x0000 ) ;
}
F_186 ( V_4 ) ;
F_6 ( V_4 , V_316 , 2 , 0x110 , 16 ,
V_1710 ) ;
F_184 ( V_4 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) ) {
if ( ! V_1680
|| ( V_4 -> V_266 == V_1713 ) )
F_99 ( V_4 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 4 ) )
V_4 -> V_253 = V_776 ;
F_32 ( V_4 , false ) ;
return V_1714 ;
}
static void F_205 ( struct V_3 * V_4 )
{
T_2 V_910 [ 7 ] ;
if ( ( V_4 -> V_1682 == V_4 -> V_41 ) &&
( V_4 -> V_1726 ) ) {
F_8 ( V_4 , V_803 ,
F_58 ( V_910 ) , 80 , 16 , V_910 ) ;
if ( ( V_4 -> V_1727 [ 0 ] != V_910 [ 0 ] ) ||
( V_4 -> V_1727 [ 1 ] != V_910 [ 1 ] ) ||
( V_4 -> V_1727 [ 2 ] != V_910 [ 2 ] ) ||
( V_4 -> V_1727 [ 3 ] != V_910 [ 3 ] ) ) {
F_6 ( V_4 , V_803 , 4 , 80 ,
16 , V_4 -> V_1727 ) ;
V_910 [ 0 ] = 0 ;
V_910 [ 1 ] = 0 ;
V_910 [ 2 ] = 0 ;
V_910 [ 3 ] = 0 ;
F_6 ( V_4 , V_803 , 4 , 88 ,
16 , V_910 ) ;
F_6 ( V_4 , V_803 , 2 , 85 ,
16 ,
& V_4 -> V_1727 [ 5 ] ) ;
F_6 ( V_4 , V_803 , 2 , 93 ,
16 ,
& V_4 -> V_1727 [ 5 ] ) ;
}
}
}
void
F_97 ( struct V_3 * V_4 , T_4 V_663 ,
struct V_804 * V_1731 )
{
if ( V_663 ) {
F_5 ( V_4 , 0x9a , V_1731 -> V_807 ) ;
F_5 ( V_4 , 0x9b , V_1731 -> V_706 ) ;
F_5 ( V_4 , 0x9c , V_1731 -> V_705 ) ;
F_5 ( V_4 , 0x9d , V_1731 -> V_707 ) ;
} else {
V_1731 -> V_807 = F_3 ( V_4 , 0x9a ) ;
V_1731 -> V_706 = F_3 ( V_4 , 0x9b ) ;
V_1731 -> V_705 = F_3 ( V_4 , 0x9c ) ;
V_1731 -> V_707 = F_3 ( V_4 , 0x9d ) ;
}
}
void
F_206 ( struct V_3 * V_4 , struct V_1732 * V_1733 ,
T_2 V_1502 , T_4 V_1734 , T_4 V_1735 )
{
T_4 V_333 ;
F_5 ( V_4 , 0x12b , V_1502 ) ;
F_38 ( V_4 , 0x12a , ( 0xff << 0 ) , ( V_1734 << 0 ) ) ;
F_38 ( V_4 , 0x129 , V_1736 ,
( V_1735 ) ? V_1736 : 0 ) ;
F_38 ( V_4 , 0x129 , V_1737 , V_1737 ) ;
F_92 ( ( ( F_3 ( V_4 , 0x129 ) & V_1737 ) != 0 ) ,
10000 ) ;
if ( F_93 ( F_3 ( V_4 , 0x129 ) & V_1737 ,
L_8 ) )
return;
if ( ( F_3 ( V_4 , 0x129 ) & V_1737 ) == 0 ) {
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ; V_333 ++ ) {
V_1733 [ V_333 ] . V_1738 =
( F_3 ( V_4 ,
F_207 ( V_333 ) ) << 16 )
| F_3 ( V_4 , F_208 ( V_333 ) ) ;
V_1733 [ V_333 ] . V_1739 =
( F_3 ( V_4 ,
F_209 ( V_333 ) ) << 16 )
| F_3 ( V_4 , F_210 ( V_333 ) ) ;
V_1733 [ V_333 ] . V_1740 =
( F_3 ( V_4 ,
F_211 ( V_333 ) ) << 16 ) |
F_3 ( V_4 , F_212 ( V_333 ) ) ;
}
}
}
static void F_213 ( struct V_3 * V_4 , T_4 V_321 )
{
T_4 V_1741 ;
struct V_1732 V_1733 [ V_1742 ] ;
struct V_804 V_1743 , V_1744 ;
T_5 V_1745 = 0 ;
T_1 V_1746 = 0 , V_1747 = 0 ;
V_112 V_1748 , V_1749 , V_1750 , V_1751 ;
T_5 V_1752 , V_1753 , V_1569 ;
int V_1714 = 0 ;
T_3 V_1754 = 0 ;
if ( V_321 == 0x0 )
return;
F_97 ( V_4 , 0 , & V_1743 ) ;
V_1744 . V_807 = V_1744 . V_706 = V_1744 . V_705 = V_1744 . V_707 = 0x0 ;
F_97 ( V_4 , 1 , & V_1744 ) ;
V_1755:
F_206 ( V_4 , V_1733 , 0x4000 , 32 , 0 ) ;
V_1744 = V_1743 ;
for ( V_1741 = 0 ; V_1741 < V_4 -> V_10 . V_273 ; V_1741 ++ ) {
if ( ( V_1741 == V_102 ) && ( V_321 & 0x1 ) ) {
V_1745 = V_1733 [ V_1741 ] . V_1740 ;
V_1746 = V_1733 [ V_1741 ] . V_1738 ;
V_1747 = V_1733 [ V_1741 ] . V_1739 ;
} else if ( ( V_1741 == V_104 ) && ( V_321 & 0x2 ) ) {
V_1745 = V_1733 [ V_1741 ] . V_1740 ;
V_1746 = V_1733 [ V_1741 ] . V_1738 ;
V_1747 = V_1733 [ V_1741 ] . V_1739 ;
} else {
continue;
}
if ( ( V_1746 + V_1747 ) < V_1756 ) {
V_1714 = - V_1529 ;
break;
}
V_1748 = F_214 ( V_1745 ) ;
V_1749 = F_214 ( V_1747 ) ;
V_1751 = 10 - ( 30 - V_1748 ) ;
if ( V_1751 >= 0 ) {
V_1752 = ( - ( V_1745 << ( 30 - V_1748 ) ) + ( V_1746 >> ( 1 + V_1751 ) ) ) ;
V_1569 = ( T_5 ) ( V_1746 >> V_1751 ) ;
if ( V_1569 == 0 ) {
V_1714 = - V_1529 ;
break;
}
} else {
V_1752 = ( - ( V_1745 << ( 30 - V_1748 ) ) + ( V_1746 << ( - 1 - V_1751 ) ) ) ;
V_1569 = ( T_5 ) ( V_1746 << - V_1751 ) ;
if ( V_1569 == 0 ) {
V_1714 = - V_1529 ;
break;
}
}
V_1752 /= V_1569 ;
V_1750 = V_1749 - 31 + 20 ;
if ( V_1750 >= 0 ) {
V_1753 = ( V_1747 << ( 31 - V_1749 ) ) ;
V_1569 = ( T_5 ) ( V_1746 >> V_1750 ) ;
if ( V_1569 == 0 ) {
V_1714 = - V_1529 ;
break;
}
} else {
V_1753 = ( V_1747 << ( 31 - V_1749 ) ) ;
V_1569 = ( T_5 ) ( V_1746 << - V_1750 ) ;
if ( V_1569 == 0 ) {
V_1714 = - V_1529 ;
break;
}
}
V_1753 /= V_1569 ;
V_1753 -= V_1752 * V_1752 ;
V_1753 = ( T_5 ) F_215 ( ( unsigned long ) V_1753 ) ;
V_1753 -= ( 1 << 10 ) ;
if ( ( V_1741 == V_102 ) && ( V_321 & 0x1 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_1744 . V_807 = ( V_112 ) V_1752 & 0x3ff ;
V_1744 . V_706 = ( V_112 ) V_1753 & 0x3ff ;
} else {
V_1744 . V_807 = ( V_112 ) V_1753 & 0x3ff ;
V_1744 . V_706 = ( V_112 ) V_1752 & 0x3ff ;
}
}
if ( ( V_1741 == V_104 ) && ( V_321 & 0x2 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_1744 . V_705 = ( V_112 ) V_1752 & 0x3ff ;
V_1744 . V_707 = ( V_112 ) V_1753 & 0x3ff ;
} else {
V_1744 . V_705 = ( V_112 ) V_1753 & 0x3ff ;
V_1744 . V_707 = ( V_112 ) V_1752 & 0x3ff ;
}
}
}
if ( V_1714 != 0 ) {
F_216 ( V_1757 L_9 , V_1758 ,
V_1754 ) ;
if ( V_1754 < V_1759 ) {
V_1754 ++ ;
goto V_1755;
}
V_1744 = V_1743 ;
}
F_97 ( V_4 , 1 , & V_1744 ) ;
}
static void F_217 ( struct V_3 * V_4 , T_4 V_1760 )
{
T_2 V_1761 ;
T_2 V_1762 = 0 ;
T_2 V_1763 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_1760 == V_102 ) {
if ( F_28 ( V_4 -> V_41 ) ) {
V_4 -> V_1552 [ 0 ] =
F_53 ( V_4 ,
V_1764 ) ;
V_4 -> V_1552 [ 1 ] =
F_53 ( V_4 ,
V_1765 ) ;
F_48 ( V_4 ,
V_1764 ,
0x3 ) ;
F_48 ( V_4 ,
V_1765 ,
0xaf ) ;
} else {
V_4 -> V_1552 [ 0 ] =
F_53 ( V_4 ,
V_1766 ) ;
V_4 -> V_1552 [ 1 ] =
F_53 ( V_4 ,
V_1767 ) ;
F_48 (
V_4 ,
V_1766 ,
0x3 ) ;
F_48 (
V_4 ,
V_1767 ,
0x7f ) ;
}
} else {
if ( F_28 ( V_4 -> V_41 ) ) {
V_4 -> V_1552 [ 0 ] =
F_53 ( V_4 ,
V_1768 ) ;
V_4 -> V_1552 [ 1 ] =
F_53 ( V_4 ,
V_1769 ) ;
F_48 (
V_4 ,
V_1768 ,
0x3 ) ;
F_48 (
V_4 ,
V_1769 ,
0xaf ) ;
} else {
V_4 -> V_1552 [ 0 ] =
F_53 ( V_4 ,
V_1770 ) ;
V_4 -> V_1552 [ 1 ] =
F_53 ( V_4 ,
V_1771 ) ;
F_48 ( V_4 ,
V_1770 ,
0x3 ) ;
F_48 ( V_4 ,
V_1771 ,
0x7f ) ;
}
}
} else {
if ( V_1760 == V_102 ) {
V_4 -> V_1552 [ 0 ] =
F_53 ( V_4 ,
V_1772 |
V_648 ) ;
V_4 -> V_1552 [ 1 ] =
F_53 ( V_4 ,
V_1773 |
V_502 ) ;
if ( V_4 -> V_10 . V_289 >= 5 ) {
V_4 -> V_1552 [ 2 ] =
F_53 ( V_4 ,
V_1774 |
V_502 ) ;
V_4 -> V_1552 [ 3 ] =
F_53 ( V_4 ,
V_1775 |
V_648 ) ;
}
if ( F_28 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_289 >= 5 ) {
V_4 -> V_1552 [ 4 ] =
F_53 ( V_4 ,
V_1776
| V_502 ) ;
F_48 (
V_4 ,
V_1776
| V_502 , 0x40 ) ;
F_48 ( V_4 ,
V_1775 |
V_648 , V_1763 ) ;
F_48 ( V_4 ,
V_1774 |
V_502 , V_1763 ) ;
} else {
V_4 -> V_1552 [ 4 ] =
F_53 ( V_4 ,
V_1128
| V_502 ) ;
V_1761 =
( V_4 -> V_1552
[ 2 ] & 0xF0 ) >> 8 ;
V_1761 =
( V_1761 <= 0x7 ) ? 0xF : 0 ;
F_85 ( V_4 ,
V_1128 |
V_502 , 0xF0 ,
( V_1761 << 8 ) ) ;
}
F_48 ( V_4 ,
V_1772 |
V_648 , 0x9 ) ;
F_48 ( V_4 ,
V_1773 |
V_502 , 0x9 ) ;
} else {
if ( V_4 -> V_10 . V_289 >= 5 ) {
V_4 -> V_1552 [ 4 ] =
F_53 (
V_4 ,
V_1777
| V_502 ) ;
F_48 (
V_4 ,
V_1777
| V_502 , 0x40 ) ;
F_48 (
V_4 ,
V_1775
|
V_648 , V_1762 ) ;
F_48 (
V_4 ,
V_1774
|
V_502 , V_1762 ) ;
} else {
V_4 -> V_1552 [ 4 ] =
F_53 (
V_4 ,
V_1130
| V_502 ) ;
V_1761 =
( V_4 ->
V_1552 [ 2 ] &
0xF0 ) >> 8 ;
V_1761 =
( V_1761 <= 0x7 ) ? 0xF : 0 ;
F_85 ( V_4 ,
V_1130 |
V_502 , 0xF0 ,
( V_1761 << 8 ) ) ;
}
F_48 ( V_4 ,
V_1772 |
V_648 , 0x6 ) ;
F_48 ( V_4 ,
V_1773 |
V_502 , 0x6 ) ;
}
} else {
V_4 -> V_1552 [ 0 ] =
F_53 ( V_4 ,
V_1772 |
V_647 ) ;
V_4 -> V_1552 [ 1 ] =
F_53 ( V_4 ,
V_1773 |
V_503 ) ;
if ( V_4 -> V_10 . V_289 >= 5 ) {
V_4 -> V_1552 [ 2 ] =
F_53 ( V_4 ,
V_1774 |
V_503 ) ;
V_4 -> V_1552 [ 3 ] =
F_53 ( V_4 ,
V_1775 |
V_647 ) ;
}
if ( F_28 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_289 >= 5 ) {
V_4 -> V_1552 [ 4 ] =
F_53 (
V_4 ,
V_1776
| V_503 ) ;
F_48 (
V_4 ,
V_1776 |
V_503 , 0x40 ) ;
F_48 (
V_4 ,
V_1775
|
V_647 , V_1763 ) ;
F_48 (
V_4 ,
V_1774
|
V_503 , V_1763 ) ;
} else {
V_4 -> V_1552 [ 4 ] =
F_53 (
V_4 ,
V_1128
| V_503 ) ;
V_1761 =
( V_4 ->
V_1552 [ 2 ] &
0xF0 ) >> 8 ;
V_1761 =
( V_1761 <= 0x7 ) ? 0xF : 0 ;
F_85 ( V_4 ,
V_1128 |
V_503 , 0xF0 ,
( V_1761 << 8 ) ) ;
}
F_48 ( V_4 ,
V_1772 |
V_647 , 0x9 ) ;
F_48 ( V_4 ,
V_1773 |
V_503 , 0x9 ) ;
} else {
if ( V_4 -> V_10 . V_289 >= 5 ) {
V_4 -> V_1552 [ 4 ] =
F_53 (
V_4 ,
V_1777
| V_503 ) ;
F_48 (
V_4 ,
V_1777
| V_503 , 0x40 ) ;
F_48 (
V_4 ,
V_1775
|
V_647 , V_1762 ) ;
F_48 (
V_4 ,
V_1774
|
V_503 , V_1762 ) ;
} else {
V_4 -> V_1552 [ 4 ] =
F_53 (
V_4 ,
V_1130
| V_503 ) ;
V_1761 =
( V_4 ->
V_1552 [ 2 ] &
0xF0 ) >> 8 ;
V_1761 =
( V_1761 <= 0x7 ) ? 0xF : 0 ;
F_85 ( V_4 ,
V_1130 |
V_503 , 0xF0 ,
( V_1761 << 8 ) ) ;
}
F_48 ( V_4 ,
V_1772 |
V_647 , 0x6 ) ;
F_48 ( V_4 ,
V_1773 |
V_503 , 0x6 ) ;
}
}
}
}
static void F_218 ( struct V_3 * V_4 , T_4 V_1760 )
{
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_1760 == V_102 ) {
if ( F_28 ( V_4 -> V_41 ) ) {
F_48 (
V_4 ,
V_1764 ,
V_4 ->
V_1552 [ 0 ] ) ;
F_48 (
V_4 ,
V_1765 ,
V_4 ->
V_1552 [ 1 ] ) ;
} else {
F_48 (
V_4 ,
V_1766 ,
V_4 ->
V_1552 [ 0 ] ) ;
F_48 (
V_4 ,
V_1767 ,
V_4 ->
V_1552 [ 1 ] ) ;
}
} else {
if ( F_28 ( V_4 -> V_41 ) ) {
F_48 (
V_4 ,
V_1768 ,
V_4 ->
V_1552 [ 0 ] ) ;
F_48 (
V_4 ,
V_1769 ,
V_4 ->
V_1552 [ 1 ] ) ;
} else {
F_48 (
V_4 ,
V_1770 ,
V_4 ->
V_1552 [ 0 ] ) ;
F_48 (
V_4 ,
V_1771 ,
V_4 ->
V_1552 [ 1 ] ) ;
}
}
} else {
if ( V_1760 == V_102 ) {
F_48 ( V_4 ,
V_1772 |
V_648 ,
V_4 -> V_1552 [ 0 ] ) ;
F_48 ( V_4 ,
V_1773 |
V_502 ,
V_4 -> V_1552 [ 1 ] ) ;
if ( V_4 -> V_10 . V_289 >= 5 ) {
F_48 ( V_4 ,
V_1774 |
V_502 ,
V_4 ->
V_1552 [ 2 ] ) ;
F_48 ( V_4 ,
V_1775 |
V_648 ,
V_4 ->
V_1552 [ 3 ] ) ;
}
if ( F_28 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_289 >= 5 )
F_48 (
V_4 ,
V_1776
| V_502 ,
V_4 ->
V_1552
[ 4 ] ) ;
else
F_48 (
V_4 ,
V_1128
| V_502 ,
V_4 ->
V_1552
[ 4 ] ) ;
} else {
if ( V_4 -> V_10 . V_289 >= 5 )
F_48 (
V_4 ,
V_1777
| V_502 ,
V_4 ->
V_1552
[ 4 ] ) ;
else
F_48 (
V_4 ,
V_1130
| V_502 ,
V_4 ->
V_1552
[ 4 ] ) ;
}
} else {
F_48 ( V_4 ,
V_1772 |
V_647 ,
V_4 -> V_1552 [ 0 ] ) ;
F_48 ( V_4 ,
V_1773 |
V_503 ,
V_4 -> V_1552 [ 1 ] ) ;
if ( V_4 -> V_10 . V_289 >= 5 ) {
F_48 ( V_4 ,
V_1774 |
V_503 ,
V_4 ->
V_1552 [ 2 ] ) ;
F_48 ( V_4 ,
V_1775 |
V_647 ,
V_4 ->
V_1552 [ 3 ] ) ;
}
if ( F_28 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_289 >= 5 )
F_48 (
V_4 ,
V_1776
| V_503 ,
V_4 ->
V_1552
[ 4 ] ) ;
else
F_48 (
V_4 ,
V_1128
| V_503 ,
V_4 ->
V_1552
[ 4 ] ) ;
} else {
if ( V_4 -> V_10 . V_289 >= 5 )
F_48 (
V_4 ,
V_1777
| V_503 ,
V_4 ->
V_1552
[ 4 ] ) ;
else
F_48 (
V_4 ,
V_1130
| V_503 ,
V_4 ->
V_1552
[ 4 ] ) ;
}
}
}
}
static void F_219 ( struct V_3 * V_4 , T_4 V_1760 )
{
T_4 V_1778 ;
T_2 V_1779 , V_1780 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1778 = V_1760 ;
else
V_1778 = ( V_1760 == V_102 ) ? 1 : 0 ;
V_4 -> V_1563 [ 0 ] = F_3 ( V_4 , 0xa2 ) ;
V_4 -> V_1563 [ 1 ] =
F_3 ( V_4 , ( V_1760 == V_102 ) ? 0xa6 : 0xa7 ) ;
V_4 -> V_1563 [ 2 ] =
F_3 ( V_4 , ( V_1760 == V_102 ) ? 0x8f : 0xa5 ) ;
V_4 -> V_1563 [ 3 ] = F_3 ( V_4 , 0x91 ) ;
V_4 -> V_1563 [ 4 ] = F_3 ( V_4 , 0x92 ) ;
V_4 -> V_1563 [ 5 ] = F_3 ( V_4 , 0x7a ) ;
V_4 -> V_1563 [ 6 ] = F_3 ( V_4 , 0x7d ) ;
V_4 -> V_1563 [ 7 ] = F_3 ( V_4 , 0xe7 ) ;
V_4 -> V_1563 [ 8 ] = F_3 ( V_4 , 0xec ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_4 -> V_1563 [ 11 ] = F_3 ( V_4 , 0x342 ) ;
V_4 -> V_1563 [ 12 ] = F_3 ( V_4 , 0x343 ) ;
V_4 -> V_1563 [ 13 ] = F_3 ( V_4 , 0x346 ) ;
V_4 -> V_1563 [ 14 ] = F_3 ( V_4 , 0x347 ) ;
}
V_4 -> V_1563 [ 9 ] = F_3 ( V_4 , 0x297 ) ;
V_4 -> V_1563 [ 10 ] = F_3 ( V_4 , 0x29b ) ;
F_38 ( V_4 , ( 0 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
F_38 ( V_4 , ( 1 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_38 ( V_4 , 0xa2 , ( 0xf << 0 ) , ( 1 << V_1778 ) << 0 ) ;
F_38 ( V_4 , 0xa2 , ( 0xf << 12 ) , ( 1 << ( 1 - V_1760 ) ) << 12 ) ;
} else {
F_38 ( V_4 , 0xa2 , ( 0xf << 12 ) , ( 1 << V_1778 ) << 12 ) ;
F_38 ( V_4 , 0xa2 , ( 0xf << 0 ) , ( 1 << V_1778 ) << 0 ) ;
F_38 ( V_4 , 0xa2 , ( 0xf << 4 ) , ( 1 << V_1760 ) << 4 ) ;
F_38 ( V_4 , 0xa2 , ( 0xf << 8 ) , ( 1 << V_1760 ) << 8 ) ;
}
F_38 ( V_4 , ( ( V_1760 == V_102 ) ? 0xa6 : 0xa7 ) , ( 0x1 << 2 ) , 0 ) ;
F_38 ( V_4 , ( V_1760 == V_102 ) ? 0x8f : 0xa5 ,
( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_38 ( V_4 , ( ( V_1760 == V_102 ) ? 0xa6 : 0xa7 ) ,
( 0x1 << 0 ) | ( 0x1 << 1 ) , 0 ) ;
F_38 ( V_4 , ( V_1760 == V_102 ) ?
0x8f : 0xa5 ,
( 0x1 << 0 ) | ( 0x1 << 1 ) , ( 0x1 << 0 ) | ( 0x1 << 1 ) ) ;
}
F_90 ( V_4 , V_760 , 0 ,
V_755 |
V_756 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_35 ( V_4 , ( 0x1 << 3 ) ,
0 , 0 , 0 ,
V_330 ) ;
F_35 ( V_4 , ( 0x1 << 9 ) , 0 , 0 , 0 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 10 ) , 1 , 0 , 0 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 0 ) , 1 , 0 , 0 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 1 ) , 1 , 0 , 0 ,
V_332 ) ;
F_35 ( V_4 , ( 0x1 << 11 ) , 0 , 0 , 0 ,
V_331 ) ;
if ( F_34 ( V_4 -> V_41 ) )
F_35 (
V_4 ,
( 0x1 << 7 ) ,
2 , 0 , 0 ,
V_331 ) ;
else
F_35 (
V_4 ,
( 0x1 << 7 ) ,
0 , 0 , 0 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 7 ) ,
0 , 0 , 0 ,
V_331 ) ;
F_35 ( V_4 , ( 0x1 << 5 ) , 0 , 0 , 0 ,
V_331 ) ;
} else {
F_66 ( V_4 , ( 0x1 << 3 ) , 0 , 3 , 0 ) ;
}
F_91 ( V_4 , V_597 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_90 ( V_4 ,
V_759 ,
0x1 , V_1760 + 1 ) ;
} else {
if ( V_1760 == V_102 ) {
V_1779 = 0x1 ;
V_1780 = 0x8 ;
} else {
V_1779 = 0x4 ;
V_1780 = 0x2 ;
}
F_90 ( V_4 ,
V_759 ,
V_1779 , V_1760 + 1 ) ;
F_90 ( V_4 ,
V_759 ,
V_1780 , V_1778 + 1 ) ;
}
}
static void F_220 ( struct V_3 * V_4 , T_4 V_1760 )
{
F_5 ( V_4 , 0xa2 , V_4 -> V_1563 [ 0 ] ) ;
F_5 ( V_4 , ( V_1760 == V_102 ) ? 0xa6 : 0xa7 ,
V_4 -> V_1563 [ 1 ] ) ;
F_5 ( V_4 , ( V_1760 == V_102 ) ? 0x8f : 0xa5 ,
V_4 -> V_1563 [ 2 ] ) ;
F_5 ( V_4 , 0x91 , V_4 -> V_1563 [ 3 ] ) ;
F_5 ( V_4 , 0x92 , V_4 -> V_1563 [ 4 ] ) ;
F_5 ( V_4 , 0x7a , V_4 -> V_1563 [ 5 ] ) ;
F_5 ( V_4 , 0x7d , V_4 -> V_1563 [ 6 ] ) ;
F_5 ( V_4 , 0xe7 , V_4 -> V_1563 [ 7 ] ) ;
F_5 ( V_4 , 0xec , V_4 -> V_1563 [ 8 ] ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_5 ( V_4 , 0x342 , V_4 -> V_1563 [ 11 ] ) ;
F_5 ( V_4 , 0x343 , V_4 -> V_1563 [ 12 ] ) ;
F_5 ( V_4 , 0x346 , V_4 -> V_1563 [ 13 ] ) ;
F_5 ( V_4 , 0x347 , V_4 -> V_1563 [ 14 ] ) ;
}
F_5 ( V_4 , 0x297 , V_4 -> V_1563 [ 9 ] ) ;
F_5 ( V_4 , 0x29b , V_4 -> V_1563 [ 10 ] ) ;
}
static void
F_221 ( struct V_3 * V_4 , T_4 V_1760 ,
T_2 * V_1781 , T_4 V_1708 )
{
T_2 V_1502 ;
struct V_1732 V_1733 [ V_1742 ] ;
T_4 V_1778 ;
struct V_804 V_1782 , V_1783 ;
T_1 V_1738 , V_1739 , V_1784 , V_1785 = 0 , V_1786 = 0 ,
V_1787 = 10000 ;
V_112 V_1788 , V_1789 , V_1790 ;
bool V_1791 = false ;
T_4 V_1792 = 3 ;
V_108 V_1793 = 0 , V_1794 = 0 ;
V_108 V_1795 = 3 ;
T_4 V_1796 = V_1797 ;
const struct V_1798 * V_1799 ;
T_2 V_1800 , V_1801 , V_1802 , V_1803 , V_1804 ;
int V_1805 ;
V_108 V_769 ;
T_2 V_1806 [ 2 ] ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1778 = V_1760 ;
else
V_1778 = 1 - V_1760 ;
V_1502 = 1024 ;
V_1788 = ( V_1708 == 0 ) ? 13 : 13 ;
F_97 ( V_4 , 0 , & V_1782 ) ;
V_1783 . V_807 = V_1783 . V_706 = V_1783 . V_705 = V_1783 . V_707 = 0x0 ;
F_97 ( V_4 , 1 , & V_1783 ) ;
if ( F_28 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1792 = 3 ;
else if ( F_2 ( V_4 -> V_10 . V_11 , 4 ) )
V_1792 = 4 ;
else
V_1792 = 6 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1799 = V_1807 ;
else
V_1799 = V_1808 ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1799 = V_1809 ;
else
V_1799 = V_1810 ;
}
do {
V_1800 = ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) ?
0 : V_1799 [ V_1795 ] . V_1800 ;
V_1801 = V_1799 [ V_1795 ] . V_1801 ;
V_1802 = V_1799 [ V_1795 ] . V_1802 ;
V_1803 = V_1799 [ V_1795 ] . V_1803 ;
V_1804 = V_1799 [ V_1795 ] . V_1804 ;
V_769 = V_1799 [ V_1795 ] . V_769 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_165 (
V_4 ,
V_1316 ,
( ( V_1801 << 12 ) |
( V_1802 << 8 ) |
( V_1792 << 4 ) | ( V_1803 << 2 )
| V_1804 ) , 0x3 , 0 ) ;
else
F_66 ( V_4 , ( 0x1 << 12 ) ,
( ( V_1800 << 12 ) |
( V_1801 << 10 ) |
( V_1802 << 8 ) |
( V_1792 << 4 ) |
( V_1803 << 2 ) | V_1804 ) , 0x3 ,
0 ) ;
V_4 -> V_1811 [ V_1778 ] = V_769 ;
if ( V_769 == - 1 ) {
V_1806 [ 0 ] = 0x8ff0 | V_4 -> V_887 ;
V_1806 [ 1 ] = 0x8ff0 | V_4 -> V_887 ;
F_6 ( V_4 , V_316 ,
2 , 0x110 , 16 ,
V_1806 ) ;
} else {
F_87 ( V_4 , V_1778 + 1 , V_769 ,
false ) ;
}
F_73 ( V_4 , ( F_34 ( V_4 -> V_41 ) ) ?
V_1812 :
V_1813 ,
V_1814 , 0 , V_1708 , false ) ;
F_206 ( V_4 , V_1733 , V_1502 , 32 , 0 ) ;
V_1738 = ( V_1733 [ V_1760 ] . V_1738 + V_1502 / 2 ) / V_1502 ;
V_1739 = ( V_1733 [ V_1760 ] . V_1739 + V_1502 / 2 ) / V_1502 ;
V_1784 = V_1738 + V_1739 ;
switch ( V_1796 ) {
case V_1797 :
if ( V_1784 > V_1787 ) {
V_1796 = V_1815 ;
V_1794 = V_1795 ;
V_1795 -- ;
} else {
V_1796 = V_1816 ;
V_1794 = V_1795 ;
V_1795 ++ ;
}
break;
case V_1816 :
if ( V_1784 > V_1787 ) {
V_1791 = true ;
V_1785 = V_1786 ;
V_1793 = V_1794 ;
} else {
V_1794 = V_1795 ;
V_1795 ++ ;
}
break;
case V_1815 :
if ( V_1784 > V_1787 ) {
V_1794 = V_1795 ;
V_1795 -- ;
} else {
V_1791 = true ;
V_1785 = V_1784 ;
V_1793 = V_1795 ;
}
break;
default:
break;
}
if ( ( V_1795 < 0 ) ||
( V_1795 > V_1817 ) ) {
V_1791 = true ;
V_1785 = V_1784 ;
V_1793 = V_1794 ;
} else {
V_1786 = V_1784 ;
}
F_72 ( V_4 ) ;
} while ( ! V_1791 );
V_1800 = V_1799 [ V_1793 ] . V_1800 ;
V_1801 = V_1799 [ V_1793 ] . V_1801 ;
V_1802 = V_1799 [ V_1793 ] . V_1802 ;
V_1803 = V_1799 [ V_1793 ] . V_1803 ;
V_1804 = V_1799 [ V_1793 ] . V_1804 ;
V_769 = V_1799 [ V_1793 ] . V_769 ;
V_1789 = F_214 ( V_1785 ) ;
V_1790 = V_1788 - V_1789 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1805 = ( int ) V_1801 + V_1790 ;
if ( V_1805 + ( int ) V_1802 > 10 )
V_1801 = 10 - V_1802 ;
else
V_1801 = ( T_2 ) F_82 ( V_1805 , 0 ) ;
F_165 (
V_4 ,
V_1316 ,
( ( V_1801 << 12 ) |
( V_1802 << 8 ) |
( V_1792 << 4 ) |
( V_1803 << 2 ) | V_1804 ) , 0x3 ,
0 ) ;
} else {
V_1800 = ( T_2 ) F_82 ( F_173 ( ( ( int ) V_1800 ) + V_1790 , 10 ) , 0 ) ;
F_66 ( V_4 , ( 0x1 << 12 ) ,
( ( V_1800 << 12 ) |
( V_1801 << 10 ) |
( V_1802 << 8 ) |
( V_1792 << 4 ) |
( V_1803 << 2 ) |
V_1804 ) , 0x3 , 0 ) ;
}
if ( V_1781 != NULL ) {
* V_1781 ++ = V_1804 ;
* V_1781 ++ = V_1803 ;
* V_1781 ++ = V_1792 ;
* V_1781 ++ = V_1802 ;
* V_1781 ++ = V_1801 ;
* V_1781 = V_1800 ;
}
F_97 ( V_4 , 1 , & V_1782 ) ;
}
static void
F_222 ( struct V_3 * V_4 , T_4 V_1760 , T_2 * V_1781 ,
T_4 V_1708 )
{
F_221 ( V_4 , V_1760 , V_1781 , V_1708 ) ;
}
static T_4
F_223 ( struct V_3 * V_4 , T_4 V_1818 , T_4 V_1819 )
{
T_1 V_1820 [ 2 ] = { 9500 , 21000 } ;
T_1 V_1821 [ 2 ] = { 3000 , 6000 } ;
T_1 V_1822 , V_1823 ;
T_1 V_1824 [ 2 ] = { 28606 , 18468 } ;
T_1 V_1825 , V_1826 , V_1827 = 0 ;
T_2 V_1828 = 128 ;
T_2 V_1829 = 128 ;
T_2 V_1830 = 159 ;
T_2 V_1831 ;
T_2 V_1832 ;
T_2 V_1833 ;
T_2 V_1834 ;
T_2 V_1835 ;
T_2 V_1836 [ 6 ] ;
T_2 V_1837 [ 4 ] ;
T_2 V_1838 [ 2 ] ;
T_2 V_1839 [ 2 ] ;
T_2 V_1840 ;
T_2 V_821 = 4 ;
T_2 V_1841 , V_1842 [ 2 ] = { 2 , 4 } ;
T_2 V_1843 = 7 , V_1844 = 7 ;
V_108 V_1845 ;
T_2 V_1846 , V_1847 = 0 , V_1848 = 0 ;
T_1 V_1849 = 0 , V_1850 = 0 ;
T_2 V_1502 , V_1851 = 10 ;
struct V_1732 V_1733 [ V_1742 ] ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
return 0 ;
V_1502 = ( 1 << V_1851 ) ;
if ( F_34 ( V_4 -> V_41 ) ) {
V_1822 = V_1820 [ 1 ] ;
V_1825 = V_1824 [ 1 ] ;
V_1823 = V_1821 [ 1 ] ;
V_1841 = V_1842 [ 1 ] ;
} else {
V_1822 = V_1820 [ 0 ] ;
V_1825 = V_1824 [ 0 ] ;
V_1823 = V_1821 [ 0 ] ;
V_1841 = V_1842 [ 0 ] ;
}
if ( V_1818 == 0 ) {
V_1833 = V_502 ;
V_1834 =
( V_1819 == 0 ) ? V_647 : V_648 ;
} else {
V_1833 = V_503 ;
V_1834 =
( V_1819 == 0 ) ? V_648 : V_647 ;
}
V_1831 =
F_53 ( V_4 ,
( V_1852 |
V_1834 ) ) ;
V_1832 =
F_53 ( V_4 ,
( V_1853 |
V_1833 ) ) ;
V_1835 = ( ( F_3 ( V_4 , 0x48 ) >> 8 ) & 1 ) ;
V_1836 [ 0 ] = F_3 ( V_4 , 0x267 ) ;
V_1836 [ 1 ] = F_3 ( V_4 , 0x268 ) ;
V_1836 [ 2 ] = F_3 ( V_4 , 0x269 ) ;
V_1837 [ 0 ] = F_3 ( V_4 , 0x26a ) ;
V_1837 [ 1 ] = F_3 ( V_4 , 0x26b ) ;
V_1836 [ 3 ] = F_3 ( V_4 , 0x26c ) ;
V_1836 [ 4 ] = F_3 ( V_4 , 0x26d ) ;
V_1836 [ 5 ] = F_3 ( V_4 , 0x26e ) ;
V_1837 [ 2 ] = F_3 ( V_4 , 0x26f ) ;
V_1837 [ 3 ] = F_3 ( V_4 , 0x270 ) ;
V_1838 [ 0 ] = F_3 ( V_4 , 0xe7 ) ;
V_1838 [ 1 ] = F_3 ( V_4 , 0xec ) ;
V_1839 [ 0 ] = F_3 ( V_4 , 0xf8 ) ;
V_1839 [ 1 ] = F_3 ( V_4 , 0xfa ) ;
V_1840 = F_3 ( V_4 , ( V_1818 == 0 ) ? 0x7a : 0x7d ) ;
F_48 ( V_4 , ( V_1852 | V_1834 ) ,
V_1829 ) ;
F_48 ( V_4 ,
( V_1853 | V_1833 ) ,
V_1830 ) ;
F_38 ( V_4 , 0x48 , ( 0x1 << 8 ) , ( 0x1 << 8 ) ) ;
F_5 ( V_4 , 0x267 , 0x02d4 ) ;
F_5 ( V_4 , 0x268 , 0x0000 ) ;
F_5 ( V_4 , 0x269 , 0x0000 ) ;
F_5 ( V_4 , 0x26a , 0x0000 ) ;
F_5 ( V_4 , 0x26b , 0x0000 ) ;
F_5 ( V_4 , 0x26c , 0x02d4 ) ;
F_5 ( V_4 , 0x26d , 0x0000 ) ;
F_5 ( V_4 , 0x26e , 0x0000 ) ;
F_5 ( V_4 , 0x26f , 0x0000 ) ;
F_5 ( V_4 , 0x270 , 0x0000 ) ;
F_37 ( V_4 , ( V_1818 == 0 ) ? 0xe7 : 0xec , ( 0x1 << 8 ) ) ;
F_37 ( V_4 , ( V_1818 == 0 ) ? 0xec : 0xe7 , ( 0x1 << 15 ) ) ;
F_37 ( V_4 , ( V_1818 == 0 ) ? 0xe7 : 0xec , ( 0x1 << 9 ) ) ;
F_37 ( V_4 , ( V_1818 == 0 ) ? 0xe7 : 0xec , ( 0x1 << 10 ) ) ;
F_38 ( V_4 , ( V_1818 == 0 ) ? 0xfa : 0xf8 ,
( 0x7 << 10 ) , ( V_821 << 10 ) ) ;
F_38 ( V_4 , ( V_1818 == 0 ) ? 0xf8 : 0xfa ,
( 0x7 << 0 ) , ( V_1844 << 0 ) ) ;
F_38 ( V_4 , ( V_1818 == 0 ) ? 0xf8 : 0xfa ,
( 0x7 << 4 ) , ( V_1843 << 4 ) ) ;
F_38 ( V_4 , ( V_1818 == 0 ) ? 0x7a : 0x7d ,
( 0x7 << 8 ) , ( V_1841 << 8 ) ) ;
V_1845 = 16 ;
V_1846 = V_1828 + V_1845 ;
while ( V_1845 >= 0 ) {
F_48 ( V_4 ,
( V_824 |
V_1833 ) , V_1846 ) ;
if ( V_1845 == 16 ) {
F_73 ( V_4 , V_1823 , V_1814 ,
0 , 1 , false ) ;
F_67 ( 2 ) ;
F_206 ( V_4 , V_1733 , V_1502 , 32 , 0 ) ;
if ( V_1818 == 0 )
V_1849 =
F_224 ( T_1 , ( V_1733 [ 0 ] . V_1738 +
V_1733 [ 0 ] . V_1739 ) >>
( V_1851 + 1 ) ,
1 ) ;
else
V_1849 =
F_224 ( T_1 , ( V_1733 [ 1 ] . V_1738 +
V_1733 [ 1 ] . V_1739 ) >>
( V_1851 + 1 ) ,
1 ) ;
F_73 ( V_4 , V_1822 , V_1814 ,
0 , 1 , false ) ;
F_67 ( 2 ) ;
}
F_206 ( V_4 , V_1733 , V_1502 , 32 , 0 ) ;
if ( V_1818 == 0 )
V_1850 = ( V_1733 [ 0 ] . V_1738 + V_1733 [ 0 ] . V_1739 ) >>
( V_1851 + 1 ) ;
else
V_1850 =
( V_1733 [ 1 ] . V_1738 +
V_1733 [ 1 ] . V_1739 ) >> ( V_1851 + 1 ) ;
V_1826 = ( T_3 ) ( ( V_1850 << 16 ) / V_1849 ) ;
if ( V_1845 == 0 )
V_1845 -- ;
else if ( V_1845 == 1 ) {
V_1847 = V_1846 ;
V_1846 += ( V_1826 > V_1825 ) ? 1 : - 1 ;
V_1827 = V_1826 ;
V_1845 -- ;
} else {
V_1845 = ( V_1845 >> 1 ) ;
V_1846 += ( ( V_1826 > V_1825 ) ?
V_1845 : ( - V_1845 ) ) ;
}
if ( V_1845 == - 1 ) {
V_1848 =
( abs ( ( int ) V_1827 -
( int ) V_1825 ) <
abs ( ( int ) V_1826 -
( int ) V_1825 ) ) ? V_1847 :
V_1846 ;
if ( F_34 ( V_4 -> V_41 ) ) {
if ( ( V_1848 > 140 )
|| ( V_1848 < 135 ) )
V_1848 = 138 ;
} else {
if ( ( V_1848 > 142 )
|| ( V_1848 < 137 ) )
V_1848 = 140 ;
}
F_48 ( V_4 ,
( V_824 |
V_1833 ) , V_1848 ) ;
}
}
F_72 ( V_4 ) ;
F_48 ( V_4 , ( V_1852 | V_1834 ) ,
V_1831 ) ;
F_48 ( V_4 ,
( V_1853 | V_1833 ) ,
V_1832 ) ;
F_38 ( V_4 , 0x48 , ( 0x1 << 8 ) , ( V_1835 << 8 ) ) ;
F_5 ( V_4 , 0x267 , V_1836 [ 0 ] ) ;
F_5 ( V_4 , 0x268 , V_1836 [ 1 ] ) ;
F_5 ( V_4 , 0x269 , V_1836 [ 2 ] ) ;
F_5 ( V_4 , 0x26a , V_1837 [ 0 ] ) ;
F_5 ( V_4 , 0x26b , V_1837 [ 1 ] ) ;
F_5 ( V_4 , 0x26c , V_1836 [ 3 ] ) ;
F_5 ( V_4 , 0x26d , V_1836 [ 4 ] ) ;
F_5 ( V_4 , 0x26e , V_1836 [ 5 ] ) ;
F_5 ( V_4 , 0x26f , V_1837 [ 2 ] ) ;
F_5 ( V_4 , 0x270 , V_1837 [ 3 ] ) ;
F_5 ( V_4 , 0xe7 , V_1838 [ 0 ] ) ;
F_5 ( V_4 , 0xec , V_1838 [ 1 ] ) ;
F_5 ( V_4 , 0xf8 , V_1839 [ 0 ] ) ;
F_5 ( V_4 , 0xfa , V_1839 [ 1 ] ) ;
F_5 ( V_4 , ( V_1818 == 0 ) ? 0x7a : 0x7d , V_1840 ) ;
V_4 -> V_823 = false ;
return V_1848 - 0x80 ;
}
static int F_225 ( struct V_3 * V_4 ,
struct V_849 V_850 ,
T_4 V_1708 , bool V_764 )
{
T_2 V_771 ;
T_4 V_1536 , V_1760 ;
T_4 V_1854 [ 2 ] ;
T_2 V_1710 [ 2 ] ;
T_2 V_1547 [ 2 ] ;
struct V_1542 V_1711 [ 2 ] ;
T_4 V_1447 ;
V_108 V_1855 , V_1856 ;
V_108 V_1857 ;
bool V_776 = false ;
bool V_1858 = false ;
V_771 = F_3 ( V_4 , 0x01 ) ;
F_38 ( V_4 , 0x01 , ( 0x1 << 15 ) , 0 ) ;
F_32 ( V_4 , true ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_776 = V_4 -> V_253 ;
V_4 -> V_253 = false ;
}
F_8 ( V_4 , V_316 , 2 , 0x110 , 16 , V_1710 ) ;
for ( V_1536 = 0 ; V_1536 <= 1 ; V_1536 ++ ) {
F_182 ( V_4 , V_1536 , V_850 ,
& V_1711 [ V_1536 ] ) ;
V_1547 [ V_1536 ] = V_1711 [ V_1536 ] . V_1547 ;
}
F_6 ( V_4 , V_316 , 2 , 0x110 , 16 , V_1547 ) ;
V_1447 = F_133 (
(struct V_1 * ) V_4 ) ;
for ( V_1760 = 0 ; V_1760 < V_4 -> V_10 . V_273 ; V_1760 ++ ) {
V_1858 =
( ( V_1447 & ( 1 << V_1760 ) ) == 0 ) ? true : false ;
F_219 ( V_4 , V_1760 ) ;
F_217 ( V_4 , V_1760 ) ;
if ( ( ! V_1858 ) && ( ( V_1708 == 0 ) || ( V_1708 == 2 ) ) ) {
F_222 ( V_4 , V_1760 , NULL , 0 ) ;
F_73 ( V_4 ,
( F_34 (
V_4 -> V_41 ) ) ?
V_1812 :
V_1813 ,
V_1814 , 0 , V_1708 ,
false ) ;
if ( V_764 )
F_95 ( V_1859 ) ;
F_213 ( V_4 , V_1760 + 1 ) ;
F_72 ( V_4 ) ;
}
if ( ( ( V_1708 == 1 ) || ( V_1708 == 2 ) )
&& F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_1760 == V_104 ) {
if ( V_1447 == 1 )
F_121 (
(struct V_1 * ) V_4 , 3 ) ;
F_222 ( V_4 , V_1760 , NULL ,
1 ) ;
V_1854 [ V_1760 ] =
F_223 ( V_4 , V_1760 , 1 ) ;
V_4 -> V_825 = V_1854 [ V_1760 ] ;
if ( V_1447 == 1 )
F_121 (
(struct V_1 * ) V_4 ,
V_1447 ) ;
}
}
F_218 ( V_4 , V_1760 ) ;
F_220 ( V_4 , V_1760 ) ;
F_91 ( V_4 , V_758 ) ;
}
if ( ( V_1708 == 1 ) || ( V_1708 == 2 ) ) {
V_1854 [ 0 ] = V_1854 [ 1 ] ;
F_48 ( V_4 ,
( V_824 |
V_502 ) , ( V_1854 [ 0 ] | 0x80 ) ) ;
for ( V_1760 = 0 ; V_1760 < V_4 -> V_10 . V_273 ; V_1760 ++ ) {
V_1855 =
( ( ( int ) V_1854 [ V_1760 ] - 12 ) >> 1 ) + 10 ;
V_1856 = ( ( int ) V_1854 [ V_1760 ] - 12 ) + 10 ;
if ( F_52 ( V_4 ) ) {
V_1856 +=
( V_4 -> V_304 == V_305 ) ? 24 : 12 ;
V_1857 = ( V_4 -> V_304 == V_305 ) ?
0x0e : 0x13 ;
F_65 ( V_4 , V_674 , V_665 , V_1760 ,
V_1860 , V_1857 ) ;
}
V_1855 = F_82 ( F_196 ( T_4 , V_1855 , 31 ) ,
0 ) ;
V_1856 = F_82 ( F_196 ( T_4 , V_1856 , 31 ) ,
0 ) ;
F_48 ( V_4 , ( V_1853 |
( ( V_1760 ==
V_102 ) ? V_502 :
V_503 ) ) ,
( V_1855 | 0x80 ) ) ;
F_48 ( V_4 , ( V_1852 |
( ( V_1760 ==
V_102 ) ? V_647 :
V_648 ) ) ,
( V_1856 | 0x80 ) ) ;
}
}
F_5 ( V_4 , 0x01 , V_771 ) ;
F_130 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_165 (
V_4 ,
V_1316 ,
0 , 0x3 , 1 ) ;
else
F_66 ( V_4 , ( 0x1 << 12 ) , 0 , 0x3 , 1 ) ;
F_91 ( V_4 , V_758 ) ;
F_6 ( V_4 , V_316 , 2 , 0x110 , 16 ,
V_1710 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 4 ) )
V_4 -> V_253 = V_776 ;
F_32 ( V_4 , false ) ;
return 0 ;
}
static int
F_226 ( struct V_3 * V_4 ,
struct V_849 V_850 , bool V_764 )
{
struct V_1732 V_1733 [ V_1742 ] ;
T_4 V_324 , V_1760 , V_1778 ;
T_2 V_1861 [] = { 0x3 , 0x3 , 0x1 } ;
T_2 V_1862 [] = { 0x7 , 0x2 , 0x0 } ;
T_2 V_1863 [] = { 0x2 , 0x0 , 0x0 } ;
V_112 V_1864 , V_1865 , V_1866 , V_1867 ;
V_112 V_1788 , V_1789 , V_1868 ;
T_2 V_1294 , V_1869 , V_1870 ;
T_2 V_1871 , V_1872 ;
T_2 V_1502 ;
T_1 V_1738 , V_1739 , V_1873 [ 3 ] ;
T_4 V_1874 , V_1875 ;
T_2 V_681 , V_1876 , V_1877 ;
T_2 V_1536 ;
T_2 V_1710 [ 2 ] ;
T_2 V_1547 [ 2 ] ;
struct V_1542 V_1711 [ 2 ] ;
T_4 V_1511 ;
int V_1714 = 0 ;
bool V_1878 = true ;
F_32 ( V_4 , true ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) )
F_205 ( V_4 ) ;
F_8 ( V_4 , V_316 , 2 , 0x110 , 16 , V_1710 ) ;
for ( V_1536 = 0 ; V_1536 <= 1 ; V_1536 ++ ) {
F_182 ( V_4 , V_1536 , V_850 ,
& V_1711 [ V_1536 ] ) ;
V_1547 [ V_1536 ] = V_1711 [ V_1536 ] . V_1547 ;
}
F_6 ( V_4 , V_316 , 2 , 0x110 , 16 , V_1547 ) ;
V_1502 = 1024 ;
V_1788 = 13 ;
for ( V_324 = 0 ; V_324 < 2 ; V_324 ++ ) {
V_1760 = V_324 ;
V_1778 = 1 - V_324 ;
V_1294 = F_3 ( V_4 , 0xa2 ) ;
V_1869 = F_3 ( V_4 , ( V_1760 == V_102 ) ?
0xa6 : 0xa7 ) ;
V_1870 = F_3 ( V_4 , 0xa5 ) ;
V_1871 = F_3 ( V_4 , ( V_1760 == V_102 ) ?
0x91 : 0x92 ) ;
V_1872 = F_3 ( V_4 , ( V_1778 == V_102 ) ?
0x91 : 0x92 ) ;
F_38 ( V_4 , 0xa2 , ( 0xf << 12 ) , ( 1 << V_1778 ) << 12 ) ;
F_38 ( V_4 , 0xa2 , ( 0xf << 0 ) , ( 1 << V_1778 ) << 0 ) ;
F_37 ( V_4 , ( ( V_1760 == V_102 ) ? 0xa6 : 0xa7 ) ,
( ( 0x1 << 1 ) | ( 0x1 << 2 ) ) ) ;
F_37 ( V_4 , 0xa5 , ( ( 0x1 << 1 ) | ( 0x1 << 2 ) ) ) ;
if ( ( ( V_4 -> V_263 ) & 0xff000000 ) )
F_5 ( V_4 ,
( V_1760 == V_102 ) ? 0x91 : 0x92 ,
( F_28 ( V_4 -> V_41 ) ?
0x140 : 0x110 ) ) ;
else
F_5 ( V_4 ,
( V_1760 == V_102 ) ? 0x91 : 0x92 ,
( F_28 ( V_4 -> V_41 ) ?
0x180 : 0x120 ) ) ;
F_5 ( V_4 , ( V_1778 == V_102 ) ? 0x91 : 0x92 ,
( F_28 ( V_4 -> V_41 ) ? 0x148 :
0x114 ) ) ;
V_681 = V_1879 | V_1880 ;
if ( V_1760 == V_102 ) {
V_1876 = V_1879 ;
V_1877 = V_1880 ;
} else {
V_1876 = V_1880 ;
V_1877 = V_1879 ;
}
if ( ( V_4 -> V_263 & 0x10000 ) ) {
F_85 ( V_4 , V_1881 , V_681 ,
V_1876 ) ;
F_85 ( V_4 , V_1882 , V_681 ,
V_1877 ) ;
}
for ( V_1874 = 0 ; V_1874 < 4 ; V_1874 ++ ) {
if ( V_764 )
F_95 ( V_1859 ) ;
if ( V_1874 < 3 ) {
V_1867 = V_1861 [ V_1874 ] ;
V_1864 = V_1862 [ V_1874 ] ;
V_1865 = V_1863 [ V_1874 ] ;
} else {
if ( V_1873 [ 1 ] > 10000 ) {
V_1867 = V_1861 [ 2 ] ;
V_1864 = V_1862 [ 2 ] ;
V_1865 = V_1863 [ 2 ] ;
V_1875 = 1 ;
V_1866 = V_1864 ;
V_1789 =
F_214 ( V_1873 [ 2 ] ) ;
} else {
if ( V_1873 [ 0 ] > 10000 ) {
V_1867 = V_1861 [ 1 ] ;
V_1864 = V_1862 [ 1 ] ;
V_1865 = V_1863 [ 1 ] ;
V_1875 = 1 ;
V_1866 = V_1864 ;
V_1789 =
F_214 (
V_1873 [ 1 ] ) ;
} else {
V_1867 = V_1861 [ 0 ] ;
V_1864 = V_1862 [ 0 ] ;
V_1865 = V_1863 [ 0 ] ;
V_1875 = 2 ;
V_1866 = V_1865 ;
V_1789 =
F_214 (
V_1873 [ 0 ] ) ;
}
}
V_1868 = V_1788 - V_1789 ;
V_1866 += V_1868 ;
V_1866 = F_82 ( F_196 ( T_2 , V_1866 , 10 ) , 0 ) ;
if ( V_1875 == 1 )
V_1864 = V_1866 ;
else
V_1865 = V_1866 ;
}
F_66 ( V_4 , ( 0x1 << 10 ) ,
( ( V_1865 << 8 ) |
( V_1864 << 4 ) |
( V_1867 << 2 ) ) , 0x3 , 0 ) ;
F_91 ( V_4 , V_758 ) ;
F_72 ( V_4 ) ;
if ( V_1878 ) {
V_1714 = F_73 ( V_4 , 4000 ,
( T_2 ) ( V_4 -> V_263 &
0xffff ) , 0 , 0 , true ) ;
V_1878 = false ;
} else {
V_1511 = ( F_34 ( V_4 -> V_41 ) ) ?
40 : 20 ;
F_180 ( V_4 , V_1511 * 8 , 0xffff ,
0 , 0 , 0 , true ) ;
}
if ( V_1714 == 0 ) {
if ( V_1874 < 3 ) {
F_206 ( V_4 , V_1733 ,
V_1502 , 32 ,
0 ) ;
V_1738 = ( V_1733 [ V_1760 ] . V_1738 +
V_1502 / 2 ) / V_1502 ;
V_1739 = ( V_1733 [ V_1760 ] . V_1739 +
V_1502 / 2 ) / V_1502 ;
V_1873 [ V_1874 ] = V_1738 + V_1739 ;
} else {
F_213 ( V_4 ,
( 1 <<
V_1760 ) ) ;
}
F_72 ( V_4 ) ;
}
if ( V_1714 != 0 )
break;
}
F_59 ( V_4 , V_1881 , ~ V_681 ) ;
F_59 ( V_4 , V_1882 , ~ V_681 ) ;
F_5 ( V_4 , ( V_1778 == V_102 ) ? 0x91 :
0x92 , V_1872 ) ;
F_5 ( V_4 , ( V_1760 == V_102 ) ? 0x91 :
0x92 , V_1871 ) ;
F_5 ( V_4 , 0xa5 , V_1870 ) ;
F_5 ( V_4 , ( V_1760 == V_102 ) ? 0xa6 :
0xa7 , V_1869 ) ;
F_5 ( V_4 , 0xa2 , V_1294 ) ;
if ( V_1714 != 0 )
break;
}
F_66 ( V_4 , ( 0x1 << 10 ) , 0 , 0x3 , 1 ) ;
F_91 ( V_4 , V_758 ) ;
F_6 ( V_4 , V_316 , 2 , 0x110 , 16 ,
V_1710 ) ;
F_32 ( V_4 , false ) ;
return V_1714 ;
}
int
F_128 ( struct V_3 * V_4 , struct V_849 V_850 ,
T_4 V_1708 , bool V_764 )
{
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1708 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
return F_225 ( V_4 , V_850 , V_1708 ,
V_764 ) ;
else
return F_226 ( V_4 , V_850 , V_764 ) ;
}
void F_120 ( struct V_3 * V_4 )
{
T_3 V_333 ;
T_1 V_1883 ;
T_2 V_1884 , V_1885 , V_1574 , V_1886 ;
T_4 V_1887 [ 2 ] , V_548 ;
T_5 V_288 ;
if ( V_4 -> V_253 )
F_32 ( V_4 , true ) ;
if ( V_4 -> V_61 -> V_69 < 4 ) {
V_1887 [ 0 ] = V_1887 [ 1 ] = 72 ;
} else {
V_548 = F_56 ( V_4 , 0 ) ;
switch ( V_548 ) {
case V_621 :
V_1887 [ 0 ] = V_4 -> V_101 [ 0 ] ;
V_1887 [ 1 ] = V_4 -> V_101 [ 1 ] ;
break;
case V_628 :
V_1887 [ 0 ] = V_4 -> V_166 [ 0 ] ;
V_1887 [ 1 ] = V_4 -> V_166 [ 1 ] ;
break;
case V_629 :
V_1887 [ 0 ] = V_4 -> V_137 [ 0 ] ;
V_1887 [ 1 ] = V_4 -> V_137 [ 1 ] ;
break;
case V_630 :
V_1887 [ 0 ] = V_4 -> V_193 [ 0 ] ;
V_1887 [ 1 ] = V_4 -> V_193 [ 1 ] ;
break;
default:
V_1887 [ 0 ] = V_1887 [ 1 ] = 91 ;
break;
}
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1887 [ 0 ] = V_1887 [ 1 ] = 30 ;
else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
V_1887 [ 0 ] = V_1887 [ 1 ] = 40 ;
if ( F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( V_1887 [ 0 ] < 40 ) || ( V_1887 [ 0 ] > 100 ) ||
( V_1887 [ 1 ] < 40 ) || ( V_1887 [ 1 ] > 100 ) )
V_1887 [ 0 ] = V_1887 [ 1 ] = 91 ;
}
V_4 -> V_274 [ V_102 ] . V_895 = V_1887 [ 0 ] ;
V_4 -> V_274 [ V_104 ] . V_895 = V_1887 [ 1 ] ;
V_4 -> V_274 [ V_102 ] . V_1888 = V_1887 [ 0 ] ;
V_4 -> V_274 [ V_104 ] . V_1888 = V_1887 [ 1 ] ;
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ; V_333 ++ ) {
T_3 V_1533 = V_4 -> V_10 . V_11 ;
if ( F_2 ( V_1533 , 3 ) ) {
if ( F_52 ( V_4 ) ) {
T_1 * V_1889 =
F_83 ( V_4 ) ;
V_1883 = V_1889 [ V_1887 [ V_333 ] ] ;
} else {
if ( F_28 ( V_4 -> V_41 ) ) {
if ( F_24 ( V_1533 , 3 ) ) {
V_1883 =
V_879
[ V_1887 [ V_333 ] ] ;
} else if ( F_24 ( V_1533 , 4 ) ) {
V_1883 = (
V_4 -> V_43 . V_227 ==
3 ) ?
V_880
[ V_1887 [ V_333 ] ] :
V_881
[ V_1887 [ V_333 ] ] ;
} else {
V_1883 =
V_882
[ V_1887 [ V_333 ] ] ;
}
} else {
if ( F_2 ( V_1533 , 5 ) &&
( V_4 -> V_42 . V_227 == 3 ) ) {
V_1883 =
V_885
[ V_1887 [ V_333 ] ] ;
} else {
V_1883 = V_886
[ V_1887 [ V_333 ] ] ;
}
}
}
} else {
V_1883 = V_890 [ V_1887 [ V_333 ] ] ;
}
if ( F_2 ( V_1533 , 3 ) )
V_1884 = ( V_1883 >> 16 ) & ( ( 1 << ( 32 - 16 + 1 ) ) - 1 ) ;
else
V_1884 = ( V_1883 >> 16 ) & ( ( 1 << ( 28 - 16 + 1 ) ) - 1 ) ;
if ( F_2 ( V_1533 , 7 ) )
V_1885 = ( V_1883 >> 8 ) & ( ( 1 << ( 10 - 8 + 1 ) ) - 1 ) ;
else
V_1885 = ( V_1883 >> 8 ) & ( ( 1 << ( 13 - 8 + 1 ) ) - 1 ) ;
V_1574 = ( V_1883 >> 0 ) & ( ( 1 << ( 7 - 0 + 1 ) ) - 1 ) ;
if ( F_2 ( V_1533 , 3 ) )
F_38 ( V_4 , ( ( V_333 == V_102 ) ? 0x8f :
0xa5 ) , ( 0x1 << 8 ) , ( 0x1 << 8 ) ) ;
else
F_38 ( V_4 , 0xa5 , ( 0x1 << 14 ) , ( 0x1 << 14 ) ) ;
F_5 ( V_4 , ( V_333 == V_102 ) ? 0xaa : 0xab , V_1885 ) ;
F_6 ( V_4 , 7 , 1 , ( 0x110 + V_333 ) , 16 ,
& V_1884 ) ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_1886 ) ;
V_1886 &= ( ( V_333 == V_102 ) ? 0x00ff : 0xff00 ) ;
V_1886 |= ( ( V_333 == V_102 ) ? ( V_1574 << 8 ) : ( V_1574 << 0 ) ) ;
F_6 ( V_4 , 15 , 1 , 87 , 16 , & V_1886 ) ;
if ( F_52 ( V_4 ) ) {
F_8 ( V_4 ,
( V_333 ==
V_102 ?
V_721 :
V_722 ) , 1 ,
576 + V_1887 [ V_333 ] , 32 ,
& V_288 ) ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x297 :
0x29b , ( 0x1ff << 4 ) ,
( ( V_112 ) V_288 ) << 4 ) ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 2 ) , ( 1 ) << 2 ) ;
}
}
F_36 ( V_4 , 0xbf , ( T_2 ) ( ~ ( 0x1f << 0 ) ) ) ;
if ( V_4 -> V_253 )
F_32 ( V_4 , false ) ;
}
static void
F_227 ( T_4 * V_1890 , T_2 * V_1891 ,
T_4 V_1892 , T_4 V_1893 ,
T_4 V_1894 )
{
T_4 V_1895 ;
T_4 V_1896 , V_1897 ;
T_4 V_1898 ;
for ( V_1895 = V_1893 ; V_1895 <= V_1894 ; V_1895 ++ ) {
V_1896 = ( V_1895 - V_1893 ) >> 2 ;
V_1897 = ( V_1895 - V_1893 ) & 0x3 ;
V_1898 = ( V_1891 [ V_1896 ] >> 4 * V_1897 ) & 0xf ;
V_1890 [ V_1895 ] = V_1892 - 2 * V_1898 ;
}
}
static void
F_228 ( T_4 * V_1890 , T_4 V_1891 ,
T_4 V_1893 , T_4 V_1894 )
{
T_4 V_1895 ;
for ( V_1895 = V_1893 ; V_1895 <= V_1894 ; V_1895 ++ )
V_1890 [ V_1895 ] -= 2 * V_1891 ;
}
void
F_229 ( T_4 * V_1899 , T_4 V_1900 ,
T_4 V_1901 , T_4 V_1902 )
{
T_4 V_1903 , V_1904 ;
V_1904 = V_1902 ;
for ( V_1903 = V_1900 ; V_1903 <= V_1901 - 1 ; V_1903 ++ ) {
V_1899 [ V_1903 ] = V_1899 [ V_1904 ] ;
V_1904 += ( V_1903 == V_1900 ) ? 2 : 1 ;
}
V_1899 [ V_1901 ] = V_1899 [ V_1901 - 1 ] ;
}
void
F_230 ( T_4 * V_1899 , T_4 V_1902 ,
T_4 V_1905 , T_4 V_1900 )
{
T_4 V_1903 , V_1904 ;
for ( V_1903 = V_1902 , V_1904 = V_1900 ;
V_1903 <= V_1905 ; V_1903 ++ , V_1904 ++ ) {
V_1899 [ V_1903 ] = V_1899 [ V_1904 ] ;
if ( V_1903 == V_1902 )
V_1899 [ ++ V_1903 ] = V_1899 [ V_1904 ] ;
}
}
void F_18 ( struct V_3 * V_4 )
{
T_3 V_1903 , V_1904 , V_75 ;
T_4 V_1906 = 0 , V_1907 = 0 , V_1908 = 0 ;
T_4 V_1892 = 0 ;
T_2 V_1909 [ 2 ] , * V_1910 = NULL ;
T_4 * V_1911 = NULL ;
for ( V_75 = 0 ; V_75 < ( V_99 + V_100 ) ;
V_75 ++ ) {
switch ( V_75 ) {
case 0 :
V_1892 = F_173 ( V_4 -> V_106 [ 0 ] . V_107 ,
V_4 -> V_106 [ 1 ] . V_107 ) ;
V_1909 [ 0 ] = V_4 -> V_124 ;
F_227 ( V_4 -> V_1912 ,
V_1909 ,
V_1892 ,
V_691 ,
V_692 ) ;
V_1909 [ 0 ] = ( T_2 ) ( V_4 -> V_126 & 0xffff ) ;
V_1909 [ 1 ] =
( T_2 ) ( V_4 -> V_126 >> 16 ) & 0xffff ;
V_1910 = V_4 -> V_128 ;
V_1907 = V_4 -> V_85 ;
V_1908 = V_4 -> V_90 ;
V_1906 = V_4 -> V_80 ;
V_1911 = V_4 -> V_1912 ;
break;
case 1 :
V_1892 = F_173 ( V_4 -> V_106 [ 0 ] . V_140 ,
V_4 -> V_106 [ 1 ] . V_140 ) ;
V_1909 [ 0 ] = ( T_2 ) ( V_4 -> V_155 & 0xffff ) ;
V_1909 [ 1 ] =
( T_2 ) ( V_4 -> V_155 >> 16 ) & 0xffff ;
V_1910 = V_4 -> V_157 ;
V_1907 = V_4 -> V_86 ;
V_1908 = V_4 -> V_91 ;
V_1906 = V_4 -> V_81 ;
V_1911 = V_4 -> V_1913 ;
break;
case 2 :
V_1892 = F_173 ( V_4 -> V_106 [ 0 ] . V_169 ,
V_4 -> V_106 [ 1 ] . V_169 ) ;
V_1909 [ 0 ] = ( T_2 ) ( V_4 -> V_182 & 0xffff ) ;
V_1909 [ 1 ] =
( T_2 ) ( V_4 -> V_182 >> 16 ) & 0xffff ;
V_1910 = V_4 -> V_184 ;
V_1907 = V_4 -> V_87 ;
V_1908 = V_4 -> V_92 ;
V_1906 = V_4 -> V_82 ;
V_1911 = V_4 -> V_1914 ;
break;
case 3 :
V_1892 = F_173 ( V_4 -> V_106 [ 0 ] . V_196 ,
V_4 -> V_106 [ 1 ] . V_196 ) ;
V_1909 [ 0 ] = ( T_2 ) ( V_4 -> V_209 & 0xffff ) ;
V_1909 [ 1 ] =
( T_2 ) ( V_4 -> V_209 >> 16 ) & 0xffff ;
V_1910 = V_4 -> V_211 ;
V_1907 = V_4 -> V_88 ;
V_1908 = V_4 -> V_93 ;
V_1906 = V_4 -> V_83 ;
V_1911 = V_4 -> V_1915 ;
break;
}
F_227 ( V_1911 , V_1909 ,
V_1892 , V_698 ,
V_1916 ) ;
F_229 ( V_1911 ,
V_1917 ,
V_1918 ,
V_698 ) ;
F_227 ( V_1911 , V_1910 ,
V_1892 ,
V_700 ,
V_1919 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_228 ( V_1911 , V_1907 ,
V_700 ,
V_1919 ) ;
F_230 ( V_1911 ,
V_1920 ,
V_1921 ,
V_700 ) ;
F_227 ( V_1911 , V_1910 ,
V_1892 ,
V_702 ,
V_1922 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_228 ( V_1911 ,
V_1908 ,
V_702 ,
V_1922 ) ;
F_227 ( V_1911 ,
& V_1910 [ 2 ] , V_1892 ,
V_704 ,
V_1923 ) ;
if ( V_695 ) {
F_227 ( V_1911 ,
& V_1910 [ 4 ] ,
V_1892 ,
V_696 ,
V_1924 ) ;
F_230 ( V_1911 ,
V_697 ,
V_1925 ,
V_696 ) ;
F_227 ( V_1911 ,
& V_1910 [ 4 ] ,
V_1892 ,
V_699 ,
V_1926 ) ;
F_228 ( V_1911 , V_1907 ,
V_699 ,
V_1926 ) ;
F_230 ( V_1911 ,
V_1927 ,
V_1928 ,
V_699 ) ;
F_227 ( V_1911 ,
& V_1910 [ 4 ] ,
V_1892 ,
V_701 ,
V_1929 ) ;
F_228 ( V_1911 ,
V_1908 ,
V_701 ,
V_1929 ) ;
F_227 ( V_1911 ,
& V_1910 [ 6 ] ,
V_1892 ,
V_703 ,
V_1930 ) ;
} else {
for ( V_1903 = V_697 , V_1904 =
V_698 ;
V_1903 <= V_1930 ;
V_1903 ++ , V_1904 ++ )
V_1911 [ V_1903 ] =
V_1911 [ V_1904 ] ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_228 ( V_1911 ,
V_1906 ,
V_697 ,
V_1930 ) ;
V_1911 [ V_1931 ] =
V_1911 [ V_699 ] ;
}
return;
}
void V_285 ( struct V_3 * V_4 )
{
T_4 V_851 ;
F_76 ( V_4 ) ;
F_77 ( V_4 ) ;
V_851 = V_4 -> V_63 ;
if ( F_78 ( V_4 -> V_61 -> V_713 , 11 ) || F_78 ( V_4 -> V_61 -> V_713 , 12 ) ) {
F_79 ( V_4 -> V_61 -> V_78 , V_714 , V_714 ) ;
( void ) F_80 ( & V_4 -> V_715 -> V_716 ) ;
F_67 ( 1 ) ;
}
F_119 ( V_4 , V_851 ) ;
if ( F_78 ( V_4 -> V_61 -> V_713 , 11 ) || F_78 ( V_4 -> V_61 -> V_713 , 12 ) )
F_79 ( V_4 -> V_61 -> V_78 , V_714 , 0 ) ;
}
static bool F_231 ( struct V_3 * V_4 )
{
return F_3 ( ( V_4 ) , 0x1e7 ) & ( ( 0x1 << 15 ) |
( 0x1 << 14 ) | ( 0x1 << 13 ) ) ;
}
T_2 F_232 ( struct V_3 * V_4 )
{
T_2 V_1581 ;
T_2 V_1932 [ 2 ] ;
if ( F_231 ( V_4 ) ) {
V_1932 [ 0 ] = F_188 ( V_4 , V_102 ) ;
V_1932 [ 1 ] = F_188 ( V_4 , V_104 ) ;
V_1581 = ( V_1932 [ 0 ] << 8 ) | V_1932 [ 1 ] ;
} else {
V_1581 = ( ( V_4 -> V_274 [ V_102 ] . V_895 & 0xff )
<< 8 ) |
( V_4 -> V_274 [ V_104 ] . V_895 & 0xff ) ;
}
return V_1581 ;
}
void F_233 ( struct V_3 * V_4 )
{
if ( F_52 ( V_4 )
&& ( V_4 -> V_1665
|| ( F_231 ( V_4 )
&&
( ( ( T_1 )
abs ( F_188 ( V_4 , 0 ) -
V_4 -> V_1666 [ 0 ] ) >= 4 )
|| ( ( T_1 )
abs ( F_188 ( V_4 , 1 ) -
V_4 -> V_1666 [ 1 ] ) >= 4 ) ) ) ) )
F_200 ( V_4 , true ) ;
}
void F_119 ( struct V_3 * V_4 , T_4 V_1933 )
{
T_2 V_681 = 0 , V_13 = 0 , V_1934 = 0 ;
T_4 V_311 ;
T_3 V_333 ;
T_1 V_27 ;
T_1 V_26 ;
T_2 V_337 [ 84 ] ;
if ( V_4 -> V_253 )
F_32 ( V_4 , true ) ;
switch ( V_1933 ) {
case V_66 :
case V_64 :
V_4 -> V_63 = V_1933 ;
break;
default:
break;
}
if ( V_1933 == V_66 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( F_231 ( V_4 ) ) {
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ;
V_333 ++ )
V_4 -> V_1935 [ V_333 ] =
F_188 (
V_4 ,
( T_4 ) V_333 ) ;
}
}
V_26 = 84 ;
V_27 = 64 ;
for ( V_311 = 0 ; V_311 < V_26 ; V_311 ++ )
V_337 [ V_311 ] = 0 ;
F_6 ( V_4 , 26 , V_26 , V_27 , 16 ,
V_337 ) ;
F_6 ( V_4 , 27 , V_26 , V_27 , 16 ,
V_337 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_36 ( V_4 , 0x1e7 ,
( T_2 ) ( ~ ( ( 0x1 << 15 ) |
( 0x1 << 14 ) | ( 0x1 << 13 ) ) ) ) ;
else
F_36 ( V_4 , 0x1e7 ,
( T_2 ) ( ~ ( ( 0x1 << 14 ) | ( 0x1 << 13 ) ) ) ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_37 ( V_4 , 0x8f , ( 0x1 << 8 ) ) ;
F_37 ( V_4 , 0xa5 , ( 0x1 << 8 ) ) ;
} else {
F_37 ( V_4 , 0xa5 , ( 0x1 << 14 ) ) ;
}
if ( F_24 ( V_4 -> V_10 . V_11 , 2 ) )
F_38 ( V_4 , 0xdc , 0x00ff , 0x53 ) ;
else if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) )
F_38 ( V_4 , 0xdc , 0x00ff , 0x5a ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) &&
V_4 -> V_304 == V_305 )
F_57 ( V_4 -> V_61 -> V_78 , V_1936 , V_1937 ,
V_1937 , V_653 ) ;
} else {
F_6 ( V_4 , V_721 , 84 , 64 ,
8 , V_4 -> V_693 ) ;
F_6 ( V_4 , V_722 , 84 , 64 ,
8 , V_4 -> V_693 ) ;
V_1934 = ( V_1933 == V_64 ) ? 0x1 : 0x0 ;
V_681 = ( 0x1 << 14 ) | ( 0x1 << 13 ) ;
V_13 = ( V_1934 << 14 ) | ( V_1934 << 13 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_681 |= ( 0x1 << 15 ) ;
V_13 |= ( V_1934 << 15 ) ;
}
F_38 ( V_4 , 0x1e7 , V_681 , V_13 ) ;
if ( F_28 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_38 ( V_4 , 0x1e7 , ( 0x7f << 0 ) , 0x32 ) ;
F_38 ( V_4 , 0x222 , ( 0xff << 0 ) , 0x32 ) ;
} else {
F_38 ( V_4 , 0x1e7 , ( 0x7f << 0 ) , 0x64 ) ;
if ( F_81 ( V_4 -> V_10 . V_11 , 1 ) )
F_38 ( V_4 , 0x222 ,
( 0xff << 0 ) , 0x64 ) ;
}
}
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( ( V_4 -> V_1935 [ 0 ] != 128 )
&& ( V_4 -> V_1935 [ 1 ] != 128 ) )
F_189 ( V_4 ,
V_4 ->
V_1935
[ 0 ] ,
V_4 ->
V_1935
[ 1 ] ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_36 ( V_4 , 0x8f , ~ ( 0x1 << 8 ) ) ;
F_36 ( V_4 , 0xa5 , ~ ( 0x1 << 8 ) ) ;
} else {
F_36 ( V_4 , 0xa5 , ~ ( 0x1 << 14 ) ) ;
}
if ( F_24 ( V_4 -> V_10 . V_11 , 2 ) )
F_38 ( V_4 , 0xdc , 0x00ff , 0x3b ) ;
else if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) )
F_38 ( V_4 , 0xdc , 0x00ff , 0x40 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) &&
V_4 -> V_304 == V_305 )
F_57 ( V_4 -> V_61 -> V_78 , V_1936 , V_1937 ,
0x0 , V_653 ) ;
if ( F_52 ( V_4 ) ) {
F_38 ( V_4 , ( 0 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 2 ) , ( 0 ) << 2 ) ;
F_38 ( V_4 , ( 1 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 2 ) , ( 0 ) << 2 ) ;
}
}
if ( V_4 -> V_253 )
F_32 ( V_4 , false ) ;
}
void
F_87 ( struct V_3 * V_4 , T_4 V_321 , V_108 V_769 ,
bool V_1938 )
{
T_4 V_333 , V_1939 ;
T_2 V_1940 , V_1941 , V_1942 ;
T_2 V_1886 ;
T_1 V_1883 ;
T_2 V_1884 , V_1885 ;
T_4 V_1574 ;
T_1 V_811 ;
T_2 V_1943 , V_1944 ;
T_1 V_812 ;
T_2 V_1945 ;
T_4 V_851 ;
T_5 V_288 ;
T_2 V_337 [ 2 ] ;
if ( V_4 -> V_253 )
F_32 ( V_4 , true ) ;
V_1940 = 192 ;
V_1941 = 320 ;
V_1942 = 448 ;
for ( V_333 = 0 ; V_333 < V_4 -> V_10 . V_273 ; V_333 ++ ) {
if ( ( V_321 & ( 1 << V_333 ) ) == 0 )
continue;
V_1939 = ( V_333 == V_102 ) ? 26 : 27 ;
if ( V_769 < 0 ) {
if ( V_4 -> V_274 [ V_333 ] . V_275 < 0 )
continue;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_38 ( V_4 , 0x8f ,
( 0x1 << 8 ) ,
V_4 -> V_274 [ V_333 ] .
V_1946 ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 8 ) ,
V_4 -> V_274 [ V_333 ] .
V_1946 ) ;
} else {
F_38 ( V_4 , 0xa5 ,
( 0x1 << 14 ) ,
V_4 -> V_274 [ V_333 ] .
V_1946 ) ;
}
F_5 ( V_4 , ( V_333 == V_102 ) ?
0xaa : 0xab ,
V_4 -> V_274 [ V_333 ] . V_1947 ) ;
F_6 ( V_4 , 7 , 1 , ( 0x110 + V_333 ) , 16 ,
& V_4 -> V_274 [ V_333 ] .
V_1884 ) ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_1886 ) ;
V_1886 &= ( ( V_333 == V_102 ) ? 0x00ff : 0xff00 ) ;
V_1886 |= ( ( V_333 == V_102 ) ?
( V_4 -> V_274 [ V_333 ] . V_1574 << 8 ) :
( V_4 -> V_274 [ V_333 ] . V_1574 << 0 ) ) ;
F_6 ( V_4 , 15 , 1 , 87 , 16 , & V_1886 ) ;
if ( V_1938 ) {
F_6 (
V_4 , 15 , 2 , ( 80 + 2 * V_333 ) , 16 ,
& V_4 -> V_274 [ V_333 ] . V_1943 ) ;
F_6 (
V_4 , 15 , 1 , ( 85 + V_333 ) , 16 ,
& V_4 -> V_274 [ V_333 ] . V_812 ) ;
F_6 (
V_4 , 15 , 1 , ( 93 + V_333 ) , 16 ,
& V_4 -> V_274 [ V_333 ] . V_812 ) ;
}
F_119 ( V_4 , V_4 -> V_63 ) ;
V_4 -> V_274 [ V_333 ] . V_895 =
V_4 -> V_274 [ V_333 ] . V_1888 ;
} else {
if ( V_4 -> V_274 [ V_333 ] . V_275 < 0 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_38 ( V_4 , 0x8f ,
( 0x1 << 8 ) ,
V_4 -> V_274 [ V_333 ] .
V_1946 ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 8 ) ,
V_4 -> V_274 [ V_333 ] .
V_1946 ) ;
} else {
V_4 -> V_274 [ V_333 ] .
V_1946 =
F_3 ( V_4 , 0xa5 ) ;
}
V_4 -> V_274 [ V_333 ] . V_1947 =
F_3 ( V_4 , ( V_333 == V_102 ) ?
0xaa : 0xab ) ;
F_8 ( V_4 , 7 , 1 ,
( 0x110 + V_333 ) , 16 ,
& V_4 ->
V_274 [ V_333 ] .
V_1884 ) ;
F_8 ( V_4 , 15 , 1 , 87 , 16 ,
& V_1945 ) ;
V_1945 >>= ( ( V_333 == V_102 ) ? 8 : 0 ) ;
V_1945 &= 0xff ;
V_4 -> V_274 [ V_333 ] . V_1574 = ( T_4 ) V_1945 ;
F_8 ( V_4 , 15 , 2 ,
( 80 + 2 * V_333 ) , 16 ,
& V_4 ->
V_274 [ V_333 ] .
V_1943 ) ;
F_8 ( V_4 , 15 , 1 , ( 85 + V_333 ) ,
16 ,
& V_4 ->
V_274 [ V_333 ] .
V_812 ) ;
V_4 -> V_274 [ V_333 ] . V_1888 =
V_4 -> V_274 [ V_333 ] .
V_895 ;
}
V_851 = V_4 -> V_63 ;
F_119 ( V_4 , V_66 ) ;
if ( F_24 ( V_4 -> V_10 . V_11 , 1 ) )
F_116 ( V_4 -> V_61 -> V_78 , V_876 ) ;
F_8 ( V_4 , V_1939 , 1 ,
( V_1940 + V_769 ) , 32 ,
& V_1883 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
V_1884 = ( V_1883 >> 16 ) &
( ( 1 << ( 32 - 16 + 1 ) ) - 1 ) ;
else
V_1884 = ( V_1883 >> 16 ) &
( ( 1 << ( 28 - 16 + 1 ) ) - 1 ) ;
V_1885 = ( V_1883 >> 8 ) & ( ( 1 << ( 13 - 8 + 1 ) ) - 1 ) ;
V_1574 = ( V_1883 >> 0 ) & ( ( 1 << ( 7 - 0 + 1 ) ) - 1 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_38 ( V_4 , ( ( V_333 == V_102 ) ? 0x8f :
0xa5 ) , ( 0x1 << 8 ) , ( 0x1 << 8 ) ) ;
else
F_38 ( V_4 , 0xa5 , ( 0x1 << 14 ) , ( 0x1 << 14 ) ) ;
F_5 ( V_4 , ( V_333 == V_102 ) ?
0xaa : 0xab , V_1885 ) ;
F_6 ( V_4 , 7 , 1 , ( 0x110 + V_333 ) , 16 ,
& V_1884 ) ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_1886 ) ;
V_1886 &= ( ( V_333 == V_102 ) ? 0x00ff : 0xff00 ) ;
V_1886 |= ( ( V_333 == V_102 ) ?
( V_1574 << 8 ) : ( V_1574 << 0 ) ) ;
F_6 ( V_4 , 15 , 1 , 87 , 16 , & V_1886 ) ;
F_8 ( V_4 , V_1939 , 1 ,
( V_1941 + V_769 ) , 32 ,
& V_811 ) ;
V_1943 = ( V_811 >> 10 ) & ( ( 1 << ( 19 - 10 + 1 ) ) - 1 ) ;
V_1944 = ( V_811 >> 0 ) & ( ( 1 << ( 9 - 0 + 1 ) ) - 1 ) ;
if ( V_1938 ) {
V_337 [ 0 ] = ( T_2 ) V_1943 ;
V_337 [ 1 ] = ( T_2 ) V_1944 ;
F_6 ( V_4 , 15 , 2 ,
( 80 + 2 * V_333 ) , 16 ,
V_337 ) ;
}
F_8 ( V_4 , V_1939 , 1 ,
( V_1942 + V_769 ) , 32 ,
& V_812 ) ;
if ( V_1938 )
F_6 ( V_4 , 15 , 1 , ( 85 + V_333 ) ,
16 , & V_812 ) ;
if ( F_24 ( V_4 -> V_10 . V_11 , 1 ) )
F_116 ( V_4 -> V_61 -> V_78 , V_878 ) ;
if ( F_52 ( V_4 ) ) {
F_8 ( V_4 ,
( V_333 == V_102 ?
V_721 :
V_722 ) ,
1 , 576 + V_769 , 32 ,
& V_288 ) ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x297 :
0x29b , ( 0x1ff << 4 ) ,
( ( V_112 ) V_288 ) << 4 ) ;
F_38 ( V_4 , ( V_333 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 2 ) , ( 1 ) << 2 ) ;
}
F_119 ( V_4 , V_851 ) ;
}
V_4 -> V_274 [ V_333 ] . V_275 = V_769 ;
}
if ( V_4 -> V_253 )
F_32 ( V_4 , false ) ;
}
void
F_234 ( struct V_3 * V_4 , T_3 V_1037 , T_4 * V_1948 ,
T_4 V_1949 )
{
T_4 V_548 ;
V_548 = F_56 ( V_4 , V_1037 ) ;
switch ( V_548 ) {
case V_621 :
* V_1948 = V_4 -> V_1912 [ V_1949 ] ;
break;
case V_629 :
* V_1948 = V_4 -> V_1913 [ V_1949 ] ;
break;
case V_628 :
* V_1948 = V_4 -> V_1914 [ V_1949 ] ;
break;
case V_630 :
* V_1948 = V_4 -> V_1915 [ V_1949 ] ;
break;
default:
* V_1948 = V_4 -> V_1912 [ V_1949 ] ;
break;
}
return;
}
void F_32 ( struct V_3 * V_4 , bool V_1950 )
{
T_2 V_1416 [] = { 0xffff , 0xffff } ;
if ( V_1950 ) {
if ( V_4 -> V_874 == 0 ) {
V_4 -> V_1951 =
F_50 ( V_4 , 0 , 0 ) ;
F_50 ( V_4 , ( 0x7 << 0 ) , 4 ) ;
F_61 ( V_4 , 0 , V_4 -> V_1415 ) ;
F_61 ( V_4 , 1 , V_1416 ) ;
}
V_4 -> V_874 ++ ;
F_130 ( V_4 ) ;
} else {
V_4 -> V_874 -- ;
if ( V_4 -> V_874 == 0 ) {
F_50 ( V_4 , ( 0x7 << 0 ) ,
V_4 -> V_1951 ) ;
F_61 ( V_4 , 1 , V_4 -> V_1415 ) ;
}
}
}
void F_235 ( struct V_3 * V_4 , bool V_1952 )
{
F_131 ( V_4 -> V_61 -> V_78 ) ;
if ( V_1952 ) {
if ( V_4 -> V_874 == 0 )
F_32 ( V_4 , true ) ;
} else if ( V_4 -> V_874 > 0 ) {
F_32 ( V_4 , false ) ;
}
F_132 ( V_4 -> V_61 -> V_78 ) ;
}
