{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 16:25:43 2015 " "Info: Processing started: Tue Oct 27 16:25:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ControlUnit -c ControlUnit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ControlUnit -c ControlUnit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Part1:clk_div\|LEDR\[0\] " "Info: Detected ripple clock \"Part1:clk_div\|LEDR\[0\]\" as buffer" {  } { { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Part1:clk_div\|LEDR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register Part1:clk_div\|count\[19\] register Part1:clk_div\|count\[15\] 209.16 MHz 4.781 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 209.16 MHz between source register \"Part1:clk_div\|count\[19\]\" and destination register \"Part1:clk_div\|count\[15\]\" (period= 4.781 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.533 ns + Longest register register " "Info: + Longest register to register delay is 4.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Part1:clk_div\|count\[19\] 1 REG LCFF_X11_Y19_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y19_N7; Fanout = 3; REG Node = 'Part1:clk_div\|count\[19\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Part1:clk_div|count[19] } "NODE_NAME" } } { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.545 ns) 1.436 ns Part1:clk_div\|LessThan0~3 2 COMB LCCOMB_X10_Y19_N28 1 " "Info: 2: + IC(0.891 ns) + CELL(0.545 ns) = 1.436 ns; Loc. = LCCOMB_X10_Y19_N28; Fanout = 1; COMB Node = 'Part1:clk_div\|LessThan0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { Part1:clk_div|count[19] Part1:clk_div|LessThan0~3 } "NODE_NAME" } } { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 1.910 ns Part1:clk_div\|LessThan0~4 3 COMB LCCOMB_X10_Y19_N2 1 " "Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 1.910 ns; Loc. = LCCOMB_X10_Y19_N2; Fanout = 1; COMB Node = 'Part1:clk_div\|LessThan0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { Part1:clk_div|LessThan0~3 Part1:clk_div|LessThan0~4 } "NODE_NAME" } } { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.521 ns) 2.721 ns Part1:clk_div\|LessThan0~9 4 COMB LCCOMB_X10_Y19_N10 2 " "Info: 4: + IC(0.290 ns) + CELL(0.521 ns) = 2.721 ns; Loc. = LCCOMB_X10_Y19_N10; Fanout = 2; COMB Node = 'Part1:clk_div\|LessThan0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Part1:clk_div|LessThan0~4 Part1:clk_div|LessThan0~9 } "NODE_NAME" } } { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.177 ns) 3.199 ns Part1:clk_div\|LessThan0~10 5 COMB LCCOMB_X10_Y19_N0 32 " "Info: 5: + IC(0.301 ns) + CELL(0.177 ns) = 3.199 ns; Loc. = LCCOMB_X10_Y19_N0; Fanout = 32; COMB Node = 'Part1:clk_div\|LessThan0~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { Part1:clk_div|LessThan0~9 Part1:clk_div|LessThan0~10 } "NODE_NAME" } } { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.580 ns) 4.533 ns Part1:clk_div\|count\[15\] 6 REG LCFF_X11_Y20_N31 3 " "Info: 6: + IC(0.754 ns) + CELL(0.580 ns) = 4.533 ns; Loc. = LCFF_X11_Y20_N31; Fanout = 3; REG Node = 'Part1:clk_div\|count\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { Part1:clk_div|LessThan0~10 Part1:clk_div|count[15] } "NODE_NAME" } } { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.001 ns ( 44.14 % ) " "Info: Total cell delay = 2.001 ns ( 44.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.532 ns ( 55.86 % ) " "Info: Total interconnect delay = 2.532 ns ( 55.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.533 ns" { Part1:clk_div|count[19] Part1:clk_div|LessThan0~3 Part1:clk_div|LessThan0~4 Part1:clk_div|LessThan0~9 Part1:clk_div|LessThan0~10 Part1:clk_div|count[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.533 ns" { Part1:clk_div|count[19] {} Part1:clk_div|LessThan0~3 {} Part1:clk_div|LessThan0~4 {} Part1:clk_div|LessThan0~9 {} Part1:clk_div|LessThan0~10 {} Part1:clk_div|count[15] {} } { 0.000ns 0.891ns 0.296ns 0.290ns 0.301ns 0.754ns } { 0.000ns 0.545ns 0.178ns 0.521ns 0.177ns 0.580ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.844 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns Part1:clk_div\|count\[15\] 3 REG LCFF_X11_Y20_N31 3 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X11_Y20_N31; Fanout = 3; REG Node = 'Part1:clk_div\|count\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { Clock~clkctrl Part1:clk_div|count[15] } "NODE_NAME" } } { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { Clock Clock~clkctrl Part1:clk_div|count[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Part1:clk_div|count[15] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.853 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.853 ns Part1:clk_div\|count\[19\] 3 REG LCFF_X11_Y19_N7 3 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.853 ns; Loc. = LCFF_X11_Y19_N7; Fanout = 3; REG Node = 'Part1:clk_div\|count\[19\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { Clock~clkctrl Part1:clk_div|count[19] } "NODE_NAME" } } { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.06 % ) " "Info: Total cell delay = 1.628 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.225 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { Clock Clock~clkctrl Part1:clk_div|count[19] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Part1:clk_div|count[19] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { Clock Clock~clkctrl Part1:clk_div|count[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Part1:clk_div|count[15] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { Clock Clock~clkctrl Part1:clk_div|count[19] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Part1:clk_div|count[19] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.533 ns" { Part1:clk_div|count[19] Part1:clk_div|LessThan0~3 Part1:clk_div|LessThan0~4 Part1:clk_div|LessThan0~9 Part1:clk_div|LessThan0~10 Part1:clk_div|count[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.533 ns" { Part1:clk_div|count[19] {} Part1:clk_div|LessThan0~3 {} Part1:clk_div|LessThan0~4 {} Part1:clk_div|LessThan0~9 {} Part1:clk_div|LessThan0~10 {} Part1:clk_div|count[15] {} } { 0.000ns 0.891ns 0.296ns 0.290ns 0.301ns 0.754ns } { 0.000ns 0.545ns 0.178ns 0.521ns 0.177ns 0.580ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { Clock Clock~clkctrl Part1:clk_div|count[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Part1:clk_div|count[15] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { Clock Clock~clkctrl Part1:clk_div|count[19] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Part1:clk_div|count[19] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state.Input SW\[9\] Clock -2.907 ns register " "Info: tsu for register \"state.Input\" (data pin = \"SW\[9\]\", clock pin = \"Clock\") is -2.907 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.312 ns + Longest pin register " "Info: + Longest pin to register delay is 4.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[9\] 1 PIN PIN_L2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 2; PIN Node = 'SW\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.699 ns) + CELL(0.491 ns) 4.216 ns Selector2~0 2 COMB LCCOMB_X49_Y3_N30 1 " "Info: 2: + IC(2.699 ns) + CELL(0.491 ns) = 4.216 ns; Loc. = LCCOMB_X49_Y3_N30; Fanout = 1; COMB Node = 'Selector2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { SW[9] Selector2~0 } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.312 ns state.Input 3 REG LCFF_X49_Y3_N31 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 4.312 ns; Loc. = LCFF_X49_Y3_N31; Fanout = 5; REG Node = 'state.Input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector2~0 state.Input } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.613 ns ( 37.41 % ) " "Info: Total cell delay = 1.613 ns ( 37.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.699 ns ( 62.59 % ) " "Info: Total interconnect delay = 2.699 ns ( 62.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { SW[9] Selector2~0 state.Input } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { SW[9] {} SW[9]~combout {} Selector2~0 {} state.Input {} } { 0.000ns 0.000ns 2.699ns 0.000ns } { 0.000ns 1.026ns 0.491ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 7.181 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 7.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.879 ns) 3.464 ns Part1:clk_div\|LEDR\[0\] 2 REG LCFF_X10_Y19_N27 2 " "Info: 2: + IC(1.559 ns) + CELL(0.879 ns) = 3.464 ns; Loc. = LCFF_X10_Y19_N27; Fanout = 2; REG Node = 'Part1:clk_div\|LEDR\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.438 ns" { Clock Part1:clk_div|LEDR[0] } "NODE_NAME" } } { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.112 ns) + CELL(0.000 ns) 5.576 ns Part1:clk_div\|LEDR\[0\]~clkctrl 3 COMB CLKCTRL_G1 11 " "Info: 3: + IC(2.112 ns) + CELL(0.000 ns) = 5.576 ns; Loc. = CLKCTRL_G1; Fanout = 11; COMB Node = 'Part1:clk_div\|LEDR\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { Part1:clk_div|LEDR[0] Part1:clk_div|LEDR[0]~clkctrl } "NODE_NAME" } } { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.602 ns) 7.181 ns state.Input 4 REG LCFF_X49_Y3_N31 5 " "Info: 4: + IC(1.003 ns) + CELL(0.602 ns) = 7.181 ns; Loc. = LCFF_X49_Y3_N31; Fanout = 5; REG Node = 'state.Input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { Part1:clk_div|LEDR[0]~clkctrl state.Input } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 34.91 % ) " "Info: Total cell delay = 2.507 ns ( 34.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.674 ns ( 65.09 % ) " "Info: Total interconnect delay = 4.674 ns ( 65.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { Clock Part1:clk_div|LEDR[0] Part1:clk_div|LEDR[0]~clkctrl state.Input } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.181 ns" { Clock {} Clock~combout {} Part1:clk_div|LEDR[0] {} Part1:clk_div|LEDR[0]~clkctrl {} state.Input {} } { 0.000ns 0.000ns 1.559ns 2.112ns 1.003ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { SW[9] Selector2~0 state.Input } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { SW[9] {} SW[9]~combout {} Selector2~0 {} state.Input {} } { 0.000ns 0.000ns 2.699ns 0.000ns } { 0.000ns 1.026ns 0.491ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { Clock Part1:clk_div|LEDR[0] Part1:clk_div|LEDR[0]~clkctrl state.Input } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.181 ns" { Clock {} Clock~combout {} Part1:clk_div|LEDR[0] {} Part1:clk_div|LEDR[0]~clkctrl {} state.Input {} } { 0.000ns 0.000ns 1.559ns 2.112ns 1.003ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock LEDG\[5\] state.decode 13.756 ns register " "Info: tco from clock \"Clock\" to destination pin \"LEDG\[5\]\" through register \"state.decode\" is 13.756 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 7.181 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 7.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.879 ns) 3.464 ns Part1:clk_div\|LEDR\[0\] 2 REG LCFF_X10_Y19_N27 2 " "Info: 2: + IC(1.559 ns) + CELL(0.879 ns) = 3.464 ns; Loc. = LCFF_X10_Y19_N27; Fanout = 2; REG Node = 'Part1:clk_div\|LEDR\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.438 ns" { Clock Part1:clk_div|LEDR[0] } "NODE_NAME" } } { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.112 ns) + CELL(0.000 ns) 5.576 ns Part1:clk_div\|LEDR\[0\]~clkctrl 3 COMB CLKCTRL_G1 11 " "Info: 3: + IC(2.112 ns) + CELL(0.000 ns) = 5.576 ns; Loc. = CLKCTRL_G1; Fanout = 11; COMB Node = 'Part1:clk_div\|LEDR\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { Part1:clk_div|LEDR[0] Part1:clk_div|LEDR[0]~clkctrl } "NODE_NAME" } } { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.602 ns) 7.181 ns state.decode 4 REG LCFF_X49_Y3_N3 11 " "Info: 4: + IC(1.003 ns) + CELL(0.602 ns) = 7.181 ns; Loc. = LCFF_X49_Y3_N3; Fanout = 11; REG Node = 'state.decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { Part1:clk_div|LEDR[0]~clkctrl state.decode } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 34.91 % ) " "Info: Total cell delay = 2.507 ns ( 34.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.674 ns ( 65.09 % ) " "Info: Total interconnect delay = 4.674 ns ( 65.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { Clock Part1:clk_div|LEDR[0] Part1:clk_div|LEDR[0]~clkctrl state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.181 ns" { Clock {} Clock~combout {} Part1:clk_div|LEDR[0] {} Part1:clk_div|LEDR[0]~clkctrl {} state.decode {} } { 0.000ns 0.000ns 1.559ns 2.112ns 1.003ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.298 ns + Longest register pin " "Info: + Longest register to pin delay is 6.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.decode 1 REG LCFF_X49_Y3_N3 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y3_N3; Fanout = 11; REG Node = 'state.decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.decode } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.278 ns) 1.878 ns WideOr2~0 2 COMB LCCOMB_X49_Y3_N12 1 " "Info: 2: + IC(1.600 ns) + CELL(0.278 ns) = 1.878 ns; Loc. = LCCOMB_X49_Y3_N12; Fanout = 1; COMB Node = 'WideOr2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { state.decode WideOr2~0 } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.178 ns) 2.917 ns WideOr2 3 COMB LCCOMB_X49_Y4_N16 1 " "Info: 3: + IC(0.861 ns) + CELL(0.178 ns) = 2.917 ns; Loc. = LCCOMB_X49_Y4_N16; Fanout = 1; COMB Node = 'WideOr2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { WideOr2~0 WideOr2 } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(2.860 ns) 6.298 ns LEDG\[5\] 4 PIN PIN_W21 0 " "Info: 4: + IC(0.521 ns) + CELL(2.860 ns) = 6.298 ns; Loc. = PIN_W21; Fanout = 0; PIN Node = 'LEDG\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { WideOr2 LEDG[5] } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.316 ns ( 52.65 % ) " "Info: Total cell delay = 3.316 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.982 ns ( 47.35 % ) " "Info: Total interconnect delay = 2.982 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.298 ns" { state.decode WideOr2~0 WideOr2 LEDG[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.298 ns" { state.decode {} WideOr2~0 {} WideOr2 {} LEDG[5] {} } { 0.000ns 1.600ns 0.861ns 0.521ns } { 0.000ns 0.278ns 0.178ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { Clock Part1:clk_div|LEDR[0] Part1:clk_div|LEDR[0]~clkctrl state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.181 ns" { Clock {} Clock~combout {} Part1:clk_div|LEDR[0] {} Part1:clk_div|LEDR[0]~clkctrl {} state.decode {} } { 0.000ns 0.000ns 1.559ns 2.112ns 1.003ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.298 ns" { state.decode WideOr2~0 WideOr2 LEDG[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.298 ns" { state.decode {} WideOr2~0 {} WideOr2 {} LEDG[5] {} } { 0.000ns 1.600ns 0.861ns 0.521ns } { 0.000ns 0.278ns 0.178ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[8\] LEDR\[7\] 8.617 ns Longest " "Info: Longest tpd from source pin \"SW\[8\]\" to destination pin \"LEDR\[7\]\" is 8.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[8\] 1 PIN PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; PIN Node = 'SW\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.754 ns) + CELL(0.521 ns) 4.301 ns Selector0~0 2 COMB LCCOMB_X49_Y4_N0 1 " "Info: 2: + IC(2.754 ns) + CELL(0.521 ns) = 4.301 ns; Loc. = LCCOMB_X49_Y4_N0; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { SW[8] Selector0~0 } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.178 ns) 4.767 ns Selector0~1 3 COMB LCCOMB_X49_Y4_N18 1 " "Info: 3: + IC(0.288 ns) + CELL(0.178 ns) = 4.767 ns; Loc. = LCCOMB_X49_Y4_N18; Fanout = 1; COMB Node = 'Selector0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { Selector0~0 Selector0~1 } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(2.995 ns) 8.617 ns LEDR\[7\] 4 PIN PIN_U18 0 " "Info: 4: + IC(0.855 ns) + CELL(2.995 ns) = 8.617 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDR\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.850 ns" { Selector0~1 LEDR[7] } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.720 ns ( 54.78 % ) " "Info: Total cell delay = 4.720 ns ( 54.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.897 ns ( 45.22 % ) " "Info: Total interconnect delay = 3.897 ns ( 45.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.617 ns" { SW[8] Selector0~0 Selector0~1 LEDR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.617 ns" { SW[8] {} SW[8]~combout {} Selector0~0 {} Selector0~1 {} LEDR[7] {} } { 0.000ns 0.000ns 2.754ns 0.288ns 0.855ns } { 0.000ns 1.026ns 0.521ns 0.178ns 2.995ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state.jz SW\[1\] Clock 4.543 ns register " "Info: th for register \"state.jz\" (data pin = \"SW\[1\]\", clock pin = \"Clock\") is 4.543 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 7.181 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 7.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.879 ns) 3.464 ns Part1:clk_div\|LEDR\[0\] 2 REG LCFF_X10_Y19_N27 2 " "Info: 2: + IC(1.559 ns) + CELL(0.879 ns) = 3.464 ns; Loc. = LCFF_X10_Y19_N27; Fanout = 2; REG Node = 'Part1:clk_div\|LEDR\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.438 ns" { Clock Part1:clk_div|LEDR[0] } "NODE_NAME" } } { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.112 ns) + CELL(0.000 ns) 5.576 ns Part1:clk_div\|LEDR\[0\]~clkctrl 3 COMB CLKCTRL_G1 11 " "Info: 3: + IC(2.112 ns) + CELL(0.000 ns) = 5.576 ns; Loc. = CLKCTRL_G1; Fanout = 11; COMB Node = 'Part1:clk_div\|LEDR\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { Part1:clk_div|LEDR[0] Part1:clk_div|LEDR[0]~clkctrl } "NODE_NAME" } } { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.602 ns) 7.181 ns state.jz 4 REG LCFF_X49_Y3_N1 4 " "Info: 4: + IC(1.003 ns) + CELL(0.602 ns) = 7.181 ns; Loc. = LCFF_X49_Y3_N1; Fanout = 4; REG Node = 'state.jz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { Part1:clk_div|LEDR[0]~clkctrl state.jz } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 34.91 % ) " "Info: Total cell delay = 2.507 ns ( 34.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.674 ns ( 65.09 % ) " "Info: Total interconnect delay = 4.674 ns ( 65.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { Clock Part1:clk_div|LEDR[0] Part1:clk_div|LEDR[0]~clkctrl state.jz } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.181 ns" { Clock {} Clock~combout {} Part1:clk_div|LEDR[0] {} Part1:clk_div|LEDR[0]~clkctrl {} state.jz {} } { 0.000ns 0.000ns 1.559ns 2.112ns 1.003ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.924 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[1\] 1 PIN PIN_L21 8 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 8; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(0.177 ns) 2.828 ns next_state.jz~0 2 COMB LCCOMB_X49_Y3_N0 1 " "Info: 2: + IC(1.625 ns) + CELL(0.177 ns) = 2.828 ns; Loc. = LCCOMB_X49_Y3_N0; Fanout = 1; COMB Node = 'next_state.jz~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { SW[1] next_state.jz~0 } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.924 ns state.jz 3 REG LCFF_X49_Y3_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.924 ns; Loc. = LCFF_X49_Y3_N1; Fanout = 4; REG Node = 'state.jz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { next_state.jz~0 state.jz } "NODE_NAME" } } { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 44.43 % ) " "Info: Total cell delay = 1.299 ns ( 44.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.625 ns ( 55.57 % ) " "Info: Total interconnect delay = 1.625 ns ( 55.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { SW[1] next_state.jz~0 state.jz } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.924 ns" { SW[1] {} SW[1]~combout {} next_state.jz~0 {} state.jz {} } { 0.000ns 0.000ns 1.625ns 0.000ns } { 0.000ns 1.026ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { Clock Part1:clk_div|LEDR[0] Part1:clk_div|LEDR[0]~clkctrl state.jz } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.181 ns" { Clock {} Clock~combout {} Part1:clk_div|LEDR[0] {} Part1:clk_div|LEDR[0]~clkctrl {} state.jz {} } { 0.000ns 0.000ns 1.559ns 2.112ns 1.003ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { SW[1] next_state.jz~0 state.jz } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.924 ns" { SW[1] {} SW[1]~combout {} next_state.jz~0 {} state.jz {} } { 0.000ns 0.000ns 1.625ns 0.000ns } { 0.000ns 1.026ns 0.177ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 16:25:45 2015 " "Info: Processing ended: Tue Oct 27 16:25:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
