#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 27 07:52:40 2020
# Process ID: 17324
# Current directory: C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5068 C:\Users\lucas\OneDrive - Auburn University\FPGA\lab1_4_2\lab1_4_2.xpr
# Log file: C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/vivado.log
# Journal file: C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/lab1_4_2.xpr}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
add_files -fileset constrs_1 -norecurse {{C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/constraints.xdc}}
export_ip_user_files -of_objects  [get_files {{C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/constraints.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/constraints.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/constraints.xdc}}
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
current_design rtl_1
refresh_design
current_design impl_1
export_ip_user_files -of_objects  [get_files {{C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/constraints.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/constraints.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/Nexys4DDR_Master.xdc}}
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
