// Seed: 1607892339
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input uwire id_2,
    input uwire id_3,
    input tri id_4,
    output wor id_5,
    input tri id_6,
    input supply1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input wire id_10,
    input tri0 id_11,
    input tri1 id_12,
    input wire id_13,
    output supply0 id_14,
    input tri id_15
);
  wire id_17;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    input tri0 id_2
    , id_7,
    input tri1 id_3,
    output tri0 id_4,
    output supply1 id_5
);
  id_8(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_3 | id_3), .id_4(1), .id_5(id_3), .id_6(id_5)
  );
  always @(id_3 or 1) if (1) id_0 <= 1;
  module_0(
      id_2, id_2, id_3, id_1, id_3, id_4, id_1, id_2, id_3, id_3, id_3, id_2, id_3, id_3, id_4, id_2
  );
endmodule
