
L4Initial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ae4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  08004c74  08004c74  00014c74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004da8  08004da8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004da8  08004da8  00014da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004db0  08004db0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004db0  08004db0  00014db0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004db4  08004db4  00014db4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004db8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  20000070  08004e28  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000018c  08004e28  0002018c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d0d1  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d31  00000000  00000000  0002d171  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b60  00000000  00000000  0002eea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a98  00000000  00000000  0002fa08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b0e6  00000000  00000000  000304a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000debd  00000000  00000000  0004b586  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a5621  00000000  00000000  00059443  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fea64  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035a8  00000000  00000000  000feab4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004c5c 	.word	0x08004c5c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004c5c 	.word	0x08004c5c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <__io_putchar>:
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
#if(_DEBUG)
PUTCHAR_PROTOTYPE {
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART1 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart2, (uint8_t*) &ch, 1, 0xFFFF);
 800057c:	1d39      	adds	r1, r7, #4
 800057e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000582:	2201      	movs	r2, #1
 8000584:	4803      	ldr	r0, [pc, #12]	; (8000594 <__io_putchar+0x20>)
 8000586:	f002 ff0b 	bl	80033a0 <HAL_UART_Transmit>

	return ch;
 800058a:	687b      	ldr	r3, [r7, #4]
}
 800058c:	4618      	mov	r0, r3
 800058e:	3708      	adds	r7, #8
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	200000f0 	.word	0x200000f0

08000598 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800059e:	f000 fc21 	bl	8000de4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a2:	f000 f867 	bl	8000674 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a6:	f000 f923 	bl	80007f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005aa:	f000 f8f1 	bl	8000790 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80005ae:	f000 f8b1 	bl	8000714 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
	int upTime = 0;
 80005b2:	2300      	movs	r3, #0
 80005b4:	607b      	str	r3, [r7, #4]
	LCD_Active_Mode(&hspi1);
 80005b6:	4824      	ldr	r0, [pc, #144]	; (8000648 <main+0xb0>)
 80005b8:	f000 fb92 	bl	8000ce0 <LCD_Active_Mode>
	//Double dummy read?
	LCD_Read8(0x00000000, &hspi1);
 80005bc:	4922      	ldr	r1, [pc, #136]	; (8000648 <main+0xb0>)
 80005be:	2000      	movs	r0, #0
 80005c0:	f000 fbf0 	bl	8000da4 <LCD_Read8>
	LCD_Read8(0x00000000, &hspi1);
 80005c4:	4920      	ldr	r1, [pc, #128]	; (8000648 <main+0xb0>)
 80005c6:	2000      	movs	r0, #0
 80005c8:	f000 fbec 	bl	8000da4 <LCD_Read8>
	HAL_Delay(3000);
 80005cc:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80005d0:	f000 fc84 	bl	8000edc <HAL_Delay>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		printf("Uptime: %d\n\r", upTime++);
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	1c5a      	adds	r2, r3, #1
 80005d8:	607a      	str	r2, [r7, #4]
 80005da:	4619      	mov	r1, r3
 80005dc:	481b      	ldr	r0, [pc, #108]	; (800064c <main+0xb4>)
 80005de:	f003 fbaf 	bl	8003d40 <iprintf>
		printf("C0003: %x\n\r", LCD_Read8(0x000C0003, &hspi1));
 80005e2:	4919      	ldr	r1, [pc, #100]	; (8000648 <main+0xb0>)
 80005e4:	481a      	ldr	r0, [pc, #104]	; (8000650 <main+0xb8>)
 80005e6:	f000 fbdd 	bl	8000da4 <LCD_Read8>
 80005ea:	4603      	mov	r3, r0
 80005ec:	4619      	mov	r1, r3
 80005ee:	4819      	ldr	r0, [pc, #100]	; (8000654 <main+0xbc>)
 80005f0:	f003 fba6 	bl	8003d40 <iprintf>
		printf("C0002: %x\n\r", LCD_Read8(0x000C0002, &hspi1));
 80005f4:	4914      	ldr	r1, [pc, #80]	; (8000648 <main+0xb0>)
 80005f6:	4818      	ldr	r0, [pc, #96]	; (8000658 <main+0xc0>)
 80005f8:	f000 fbd4 	bl	8000da4 <LCD_Read8>
 80005fc:	4603      	mov	r3, r0
 80005fe:	4619      	mov	r1, r3
 8000600:	4816      	ldr	r0, [pc, #88]	; (800065c <main+0xc4>)
 8000602:	f003 fb9d 	bl	8003d40 <iprintf>
		printf("C0001: %x\n\r", LCD_Read8(0x000C0001, &hspi1));
 8000606:	4910      	ldr	r1, [pc, #64]	; (8000648 <main+0xb0>)
 8000608:	4815      	ldr	r0, [pc, #84]	; (8000660 <main+0xc8>)
 800060a:	f000 fbcb 	bl	8000da4 <LCD_Read8>
 800060e:	4603      	mov	r3, r0
 8000610:	4619      	mov	r1, r3
 8000612:	4814      	ldr	r0, [pc, #80]	; (8000664 <main+0xcc>)
 8000614:	f003 fb94 	bl	8003d40 <iprintf>
		printf("C0000: %x\n\r", LCD_Read8(0x000C0000, &hspi1));
 8000618:	490b      	ldr	r1, [pc, #44]	; (8000648 <main+0xb0>)
 800061a:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 800061e:	f000 fbc1 	bl	8000da4 <LCD_Read8>
 8000622:	4603      	mov	r3, r0
 8000624:	4619      	mov	r1, r3
 8000626:	4810      	ldr	r0, [pc, #64]	; (8000668 <main+0xd0>)
 8000628:	f003 fb8a 	bl	8003d40 <iprintf>
		printf("302000: %x\n\r", LCD_Read8(0x00302000, &hspi1));
 800062c:	4906      	ldr	r1, [pc, #24]	; (8000648 <main+0xb0>)
 800062e:	480f      	ldr	r0, [pc, #60]	; (800066c <main+0xd4>)
 8000630:	f000 fbb8 	bl	8000da4 <LCD_Read8>
 8000634:	4603      	mov	r3, r0
 8000636:	4619      	mov	r1, r3
 8000638:	480d      	ldr	r0, [pc, #52]	; (8000670 <main+0xd8>)
 800063a:	f003 fb81 	bl	8003d40 <iprintf>
		HAL_Delay(1000);
 800063e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000642:	f000 fc4b 	bl	8000edc <HAL_Delay>
		printf("Uptime: %d\n\r", upTime++);
 8000646:	e7c5      	b.n	80005d4 <main+0x3c>
 8000648:	2000008c 	.word	0x2000008c
 800064c:	08004c74 	.word	0x08004c74
 8000650:	000c0003 	.word	0x000c0003
 8000654:	08004c84 	.word	0x08004c84
 8000658:	000c0002 	.word	0x000c0002
 800065c:	08004c90 	.word	0x08004c90
 8000660:	000c0001 	.word	0x000c0001
 8000664:	08004c9c 	.word	0x08004c9c
 8000668:	08004ca8 	.word	0x08004ca8
 800066c:	00302000 	.word	0x00302000
 8000670:	08004cb4 	.word	0x08004cb4

08000674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b096      	sub	sp, #88	; 0x58
 8000678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067a:	f107 0314 	add.w	r3, r7, #20
 800067e:	2244      	movs	r2, #68	; 0x44
 8000680:	2100      	movs	r1, #0
 8000682:	4618      	mov	r0, r3
 8000684:	f003 fb54 	bl	8003d30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000688:	463b      	mov	r3, r7
 800068a:	2200      	movs	r2, #0
 800068c:	601a      	str	r2, [r3, #0]
 800068e:	605a      	str	r2, [r3, #4]
 8000690:	609a      	str	r2, [r3, #8]
 8000692:	60da      	str	r2, [r3, #12]
 8000694:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000696:	f44f 7000 	mov.w	r0, #512	; 0x200
 800069a:	f000 fec1 	bl	8001420 <HAL_PWREx_ControlVoltageScaling>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d001      	beq.n	80006a8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006a4:	f000 f94c 	bl	8000940 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80006a8:	2310      	movs	r3, #16
 80006aa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006ac:	2301      	movs	r3, #1
 80006ae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80006b0:	2300      	movs	r3, #0
 80006b2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006b4:	2360      	movs	r3, #96	; 0x60
 80006b6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b8:	2302      	movs	r3, #2
 80006ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80006bc:	2301      	movs	r3, #1
 80006be:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006c0:	2301      	movs	r3, #1
 80006c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 40;
 80006c4:	2328      	movs	r3, #40	; 0x28
 80006c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006c8:	2302      	movs	r3, #2
 80006ca:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006cc:	2302      	movs	r3, #2
 80006ce:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d0:	f107 0314 	add.w	r3, r7, #20
 80006d4:	4618      	mov	r0, r3
 80006d6:	f000 fef9 	bl	80014cc <HAL_RCC_OscConfig>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0x70>
  {
    Error_Handler();
 80006e0:	f000 f92e 	bl	8000940 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e4:	230f      	movs	r3, #15
 80006e6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e8:	2303      	movs	r3, #3
 80006ea:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006f0:	2300      	movs	r3, #0
 80006f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f4:	2300      	movs	r3, #0
 80006f6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006f8:	463b      	mov	r3, r7
 80006fa:	2104      	movs	r1, #4
 80006fc:	4618      	mov	r0, r3
 80006fe:	f001 fb47 	bl	8001d90 <HAL_RCC_ClockConfig>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000708:	f000 f91a 	bl	8000940 <Error_Handler>
  }
}
 800070c:	bf00      	nop
 800070e:	3758      	adds	r7, #88	; 0x58
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}

08000714 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000718:	4b1b      	ldr	r3, [pc, #108]	; (8000788 <MX_SPI1_Init+0x74>)
 800071a:	4a1c      	ldr	r2, [pc, #112]	; (800078c <MX_SPI1_Init+0x78>)
 800071c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800071e:	4b1a      	ldr	r3, [pc, #104]	; (8000788 <MX_SPI1_Init+0x74>)
 8000720:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000724:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000726:	4b18      	ldr	r3, [pc, #96]	; (8000788 <MX_SPI1_Init+0x74>)
 8000728:	2200      	movs	r2, #0
 800072a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800072c:	4b16      	ldr	r3, [pc, #88]	; (8000788 <MX_SPI1_Init+0x74>)
 800072e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000732:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000734:	4b14      	ldr	r3, [pc, #80]	; (8000788 <MX_SPI1_Init+0x74>)
 8000736:	2200      	movs	r2, #0
 8000738:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800073a:	4b13      	ldr	r3, [pc, #76]	; (8000788 <MX_SPI1_Init+0x74>)
 800073c:	2200      	movs	r2, #0
 800073e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000740:	4b11      	ldr	r3, [pc, #68]	; (8000788 <MX_SPI1_Init+0x74>)
 8000742:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000746:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000748:	4b0f      	ldr	r3, [pc, #60]	; (8000788 <MX_SPI1_Init+0x74>)
 800074a:	2210      	movs	r2, #16
 800074c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800074e:	4b0e      	ldr	r3, [pc, #56]	; (8000788 <MX_SPI1_Init+0x74>)
 8000750:	2200      	movs	r2, #0
 8000752:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000754:	4b0c      	ldr	r3, [pc, #48]	; (8000788 <MX_SPI1_Init+0x74>)
 8000756:	2200      	movs	r2, #0
 8000758:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800075a:	4b0b      	ldr	r3, [pc, #44]	; (8000788 <MX_SPI1_Init+0x74>)
 800075c:	2200      	movs	r2, #0
 800075e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000760:	4b09      	ldr	r3, [pc, #36]	; (8000788 <MX_SPI1_Init+0x74>)
 8000762:	2207      	movs	r2, #7
 8000764:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000766:	4b08      	ldr	r3, [pc, #32]	; (8000788 <MX_SPI1_Init+0x74>)
 8000768:	2200      	movs	r2, #0
 800076a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800076c:	4b06      	ldr	r3, [pc, #24]	; (8000788 <MX_SPI1_Init+0x74>)
 800076e:	2208      	movs	r2, #8
 8000770:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000772:	4805      	ldr	r0, [pc, #20]	; (8000788 <MX_SPI1_Init+0x74>)
 8000774:	f001 feb6 	bl	80024e4 <HAL_SPI_Init>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800077e:	f000 f8df 	bl	8000940 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000782:	bf00      	nop
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	2000008c 	.word	0x2000008c
 800078c:	40013000 	.word	0x40013000

08000790 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000794:	4b14      	ldr	r3, [pc, #80]	; (80007e8 <MX_USART2_UART_Init+0x58>)
 8000796:	4a15      	ldr	r2, [pc, #84]	; (80007ec <MX_USART2_UART_Init+0x5c>)
 8000798:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800079a:	4b13      	ldr	r3, [pc, #76]	; (80007e8 <MX_USART2_UART_Init+0x58>)
 800079c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007a2:	4b11      	ldr	r3, [pc, #68]	; (80007e8 <MX_USART2_UART_Init+0x58>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007a8:	4b0f      	ldr	r3, [pc, #60]	; (80007e8 <MX_USART2_UART_Init+0x58>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007ae:	4b0e      	ldr	r3, [pc, #56]	; (80007e8 <MX_USART2_UART_Init+0x58>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007b4:	4b0c      	ldr	r3, [pc, #48]	; (80007e8 <MX_USART2_UART_Init+0x58>)
 80007b6:	220c      	movs	r2, #12
 80007b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ba:	4b0b      	ldr	r3, [pc, #44]	; (80007e8 <MX_USART2_UART_Init+0x58>)
 80007bc:	2200      	movs	r2, #0
 80007be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007c0:	4b09      	ldr	r3, [pc, #36]	; (80007e8 <MX_USART2_UART_Init+0x58>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007c6:	4b08      	ldr	r3, [pc, #32]	; (80007e8 <MX_USART2_UART_Init+0x58>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007cc:	4b06      	ldr	r3, [pc, #24]	; (80007e8 <MX_USART2_UART_Init+0x58>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007d2:	4805      	ldr	r0, [pc, #20]	; (80007e8 <MX_USART2_UART_Init+0x58>)
 80007d4:	f002 fd96 	bl	8003304 <HAL_UART_Init>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007de:	f000 f8af 	bl	8000940 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007e2:	bf00      	nop
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	200000f0 	.word	0x200000f0
 80007ec:	40004400 	.word	0x40004400

080007f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b08a      	sub	sp, #40	; 0x28
 80007f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f6:	f107 0314 	add.w	r3, r7, #20
 80007fa:	2200      	movs	r2, #0
 80007fc:	601a      	str	r2, [r3, #0]
 80007fe:	605a      	str	r2, [r3, #4]
 8000800:	609a      	str	r2, [r3, #8]
 8000802:	60da      	str	r2, [r3, #12]
 8000804:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000806:	4b4b      	ldr	r3, [pc, #300]	; (8000934 <MX_GPIO_Init+0x144>)
 8000808:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800080a:	4a4a      	ldr	r2, [pc, #296]	; (8000934 <MX_GPIO_Init+0x144>)
 800080c:	f043 0304 	orr.w	r3, r3, #4
 8000810:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000812:	4b48      	ldr	r3, [pc, #288]	; (8000934 <MX_GPIO_Init+0x144>)
 8000814:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000816:	f003 0304 	and.w	r3, r3, #4
 800081a:	613b      	str	r3, [r7, #16]
 800081c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800081e:	4b45      	ldr	r3, [pc, #276]	; (8000934 <MX_GPIO_Init+0x144>)
 8000820:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000822:	4a44      	ldr	r2, [pc, #272]	; (8000934 <MX_GPIO_Init+0x144>)
 8000824:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000828:	64d3      	str	r3, [r2, #76]	; 0x4c
 800082a:	4b42      	ldr	r3, [pc, #264]	; (8000934 <MX_GPIO_Init+0x144>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800082e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000836:	4b3f      	ldr	r3, [pc, #252]	; (8000934 <MX_GPIO_Init+0x144>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800083a:	4a3e      	ldr	r2, [pc, #248]	; (8000934 <MX_GPIO_Init+0x144>)
 800083c:	f043 0301 	orr.w	r3, r3, #1
 8000840:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000842:	4b3c      	ldr	r3, [pc, #240]	; (8000934 <MX_GPIO_Init+0x144>)
 8000844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000846:	f003 0301 	and.w	r3, r3, #1
 800084a:	60bb      	str	r3, [r7, #8]
 800084c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800084e:	4b39      	ldr	r3, [pc, #228]	; (8000934 <MX_GPIO_Init+0x144>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000852:	4a38      	ldr	r2, [pc, #224]	; (8000934 <MX_GPIO_Init+0x144>)
 8000854:	f043 0302 	orr.w	r3, r3, #2
 8000858:	64d3      	str	r3, [r2, #76]	; 0x4c
 800085a:	4b36      	ldr	r3, [pc, #216]	; (8000934 <MX_GPIO_Init+0x144>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800085e:	f003 0302 	and.w	r3, r3, #2
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 8000866:	2200      	movs	r2, #0
 8000868:	21b0      	movs	r1, #176	; 0xb0
 800086a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800086e:	f000 fdb1 	bl	80013d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000878:	482f      	ldr	r0, [pc, #188]	; (8000938 <MX_GPIO_Init+0x148>)
 800087a:	f000 fdab 	bl	80013d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AX_CS_GPIO_Port, AX_CS_Pin, GPIO_PIN_SET);
 800087e:	2201      	movs	r2, #1
 8000880:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000884:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000888:	f000 fda4 	bl	80013d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 800088c:	2200      	movs	r2, #0
 800088e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000892:	482a      	ldr	r0, [pc, #168]	; (800093c <MX_GPIO_Init+0x14c>)
 8000894:	f000 fd9e 	bl	80013d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000898:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800089c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800089e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80008a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a4:	2300      	movs	r3, #0
 80008a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008a8:	f107 0314 	add.w	r3, r7, #20
 80008ac:	4619      	mov	r1, r3
 80008ae:	4823      	ldr	r0, [pc, #140]	; (800093c <MX_GPIO_Init+0x14c>)
 80008b0:	f000 fc1e 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SMPS_EN_Pin SMPS_V1_Pin SMPS_SW_Pin AX_CS_Pin */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|AX_CS_Pin;
 80008b4:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 80008b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ba:	2301      	movs	r3, #1
 80008bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008be:	2300      	movs	r3, #0
 80008c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c2:	2300      	movs	r3, #0
 80008c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008c6:	f107 0314 	add.w	r3, r7, #20
 80008ca:	4619      	mov	r1, r3
 80008cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008d0:	f000 fc0e 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SMPS_PG_Pin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 80008d4:	2340      	movs	r3, #64	; 0x40
 80008d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d8:	2300      	movs	r3, #0
 80008da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008dc:	2301      	movs	r3, #1
 80008de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 80008e0:	f107 0314 	add.w	r3, r7, #20
 80008e4:	4619      	mov	r1, r3
 80008e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008ea:	f000 fc01 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD4_Pin */
  GPIO_InitStruct.Pin = LD4_Pin;
 80008ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f4:	2301      	movs	r3, #1
 80008f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fc:	2300      	movs	r3, #0
 80008fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8000900:	f107 0314 	add.w	r3, r7, #20
 8000904:	4619      	mov	r1, r3
 8000906:	480c      	ldr	r0, [pc, #48]	; (8000938 <MX_GPIO_Init+0x148>)
 8000908:	f000 fbf2 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 800090c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000910:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000912:	2301      	movs	r3, #1
 8000914:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000916:	2300      	movs	r3, #0
 8000918:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091a:	2300      	movs	r3, #0
 800091c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 800091e:	f107 0314 	add.w	r3, r7, #20
 8000922:	4619      	mov	r1, r3
 8000924:	4805      	ldr	r0, [pc, #20]	; (800093c <MX_GPIO_Init+0x14c>)
 8000926:	f000 fbe3 	bl	80010f0 <HAL_GPIO_Init>

}
 800092a:	bf00      	nop
 800092c:	3728      	adds	r7, #40	; 0x28
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40021000 	.word	0x40021000
 8000938:	48000400 	.word	0x48000400
 800093c:	48000800 	.word	0x48000800

08000940 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000944:	b672      	cpsid	i
}
 8000946:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
/* User can add his own implementation to report the HAL error return state */
__disable_irq();
while (1) {
 8000948:	e7fe      	b.n	8000948 <Error_Handler+0x8>
	...

0800094c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000952:	4b0f      	ldr	r3, [pc, #60]	; (8000990 <HAL_MspInit+0x44>)
 8000954:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000956:	4a0e      	ldr	r2, [pc, #56]	; (8000990 <HAL_MspInit+0x44>)
 8000958:	f043 0301 	orr.w	r3, r3, #1
 800095c:	6613      	str	r3, [r2, #96]	; 0x60
 800095e:	4b0c      	ldr	r3, [pc, #48]	; (8000990 <HAL_MspInit+0x44>)
 8000960:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000962:	f003 0301 	and.w	r3, r3, #1
 8000966:	607b      	str	r3, [r7, #4]
 8000968:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800096a:	4b09      	ldr	r3, [pc, #36]	; (8000990 <HAL_MspInit+0x44>)
 800096c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800096e:	4a08      	ldr	r2, [pc, #32]	; (8000990 <HAL_MspInit+0x44>)
 8000970:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000974:	6593      	str	r3, [r2, #88]	; 0x58
 8000976:	4b06      	ldr	r3, [pc, #24]	; (8000990 <HAL_MspInit+0x44>)
 8000978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800097a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800097e:	603b      	str	r3, [r7, #0]
 8000980:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000982:	bf00      	nop
 8000984:	370c      	adds	r7, #12
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr
 800098e:	bf00      	nop
 8000990:	40021000 	.word	0x40021000

08000994 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b08a      	sub	sp, #40	; 0x28
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099c:	f107 0314 	add.w	r3, r7, #20
 80009a0:	2200      	movs	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]
 80009a4:	605a      	str	r2, [r3, #4]
 80009a6:	609a      	str	r2, [r3, #8]
 80009a8:	60da      	str	r2, [r3, #12]
 80009aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a18      	ldr	r2, [pc, #96]	; (8000a14 <HAL_SPI_MspInit+0x80>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d129      	bne.n	8000a0a <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009b6:	4b18      	ldr	r3, [pc, #96]	; (8000a18 <HAL_SPI_MspInit+0x84>)
 80009b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009ba:	4a17      	ldr	r2, [pc, #92]	; (8000a18 <HAL_SPI_MspInit+0x84>)
 80009bc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80009c0:	6613      	str	r3, [r2, #96]	; 0x60
 80009c2:	4b15      	ldr	r3, [pc, #84]	; (8000a18 <HAL_SPI_MspInit+0x84>)
 80009c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80009ca:	613b      	str	r3, [r7, #16]
 80009cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ce:	4b12      	ldr	r3, [pc, #72]	; (8000a18 <HAL_SPI_MspInit+0x84>)
 80009d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009d2:	4a11      	ldr	r2, [pc, #68]	; (8000a18 <HAL_SPI_MspInit+0x84>)
 80009d4:	f043 0301 	orr.w	r3, r3, #1
 80009d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009da:	4b0f      	ldr	r3, [pc, #60]	; (8000a18 <HAL_SPI_MspInit+0x84>)
 80009dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009de:	f003 0301 	and.w	r3, r3, #1
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA11     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 80009e6:	f641 0302 	movw	r3, #6146	; 0x1802
 80009ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ec:	2302      	movs	r3, #2
 80009ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009f4:	2303      	movs	r3, #3
 80009f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80009f8:	2305      	movs	r3, #5
 80009fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fc:	f107 0314 	add.w	r3, r7, #20
 8000a00:	4619      	mov	r1, r3
 8000a02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a06:	f000 fb73 	bl	80010f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000a0a:	bf00      	nop
 8000a0c:	3728      	adds	r7, #40	; 0x28
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	40013000 	.word	0x40013000
 8000a18:	40021000 	.word	0x40021000

08000a1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b096      	sub	sp, #88	; 0x58
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a24:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000a28:	2200      	movs	r2, #0
 8000a2a:	601a      	str	r2, [r3, #0]
 8000a2c:	605a      	str	r2, [r3, #4]
 8000a2e:	609a      	str	r2, [r3, #8]
 8000a30:	60da      	str	r2, [r3, #12]
 8000a32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a34:	f107 0310 	add.w	r3, r7, #16
 8000a38:	2234      	movs	r2, #52	; 0x34
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f003 f977 	bl	8003d30 <memset>
  if(huart->Instance==USART2)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	4a1f      	ldr	r2, [pc, #124]	; (8000ac4 <HAL_UART_MspInit+0xa8>)
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d136      	bne.n	8000aba <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a50:	2300      	movs	r3, #0
 8000a52:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a54:	f107 0310 	add.w	r3, r7, #16
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f001 fbbd 	bl	80021d8 <HAL_RCCEx_PeriphCLKConfig>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a64:	f7ff ff6c 	bl	8000940 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a68:	4b17      	ldr	r3, [pc, #92]	; (8000ac8 <HAL_UART_MspInit+0xac>)
 8000a6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a6c:	4a16      	ldr	r2, [pc, #88]	; (8000ac8 <HAL_UART_MspInit+0xac>)
 8000a6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a72:	6593      	str	r3, [r2, #88]	; 0x58
 8000a74:	4b14      	ldr	r3, [pc, #80]	; (8000ac8 <HAL_UART_MspInit+0xac>)
 8000a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a7c:	60fb      	str	r3, [r7, #12]
 8000a7e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a80:	4b11      	ldr	r3, [pc, #68]	; (8000ac8 <HAL_UART_MspInit+0xac>)
 8000a82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a84:	4a10      	ldr	r2, [pc, #64]	; (8000ac8 <HAL_UART_MspInit+0xac>)
 8000a86:	f043 0301 	orr.w	r3, r3, #1
 8000a8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a8c:	4b0e      	ldr	r3, [pc, #56]	; (8000ac8 <HAL_UART_MspInit+0xac>)
 8000a8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a90:	f003 0301 	and.w	r3, r3, #1
 8000a94:	60bb      	str	r3, [r7, #8]
 8000a96:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a98:	230c      	movs	r3, #12
 8000a9a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aa4:	2303      	movs	r3, #3
 8000aa6:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000aa8:	2307      	movs	r3, #7
 8000aaa:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aac:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ab6:	f000 fb1b 	bl	80010f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000aba:	bf00      	nop
 8000abc:	3758      	adds	r7, #88	; 0x58
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	40004400 	.word	0x40004400
 8000ac8:	40021000 	.word	0x40021000

08000acc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ad0:	e7fe      	b.n	8000ad0 <NMI_Handler+0x4>

08000ad2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ad2:	b480      	push	{r7}
 8000ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ad6:	e7fe      	b.n	8000ad6 <HardFault_Handler+0x4>

08000ad8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000adc:	e7fe      	b.n	8000adc <MemManage_Handler+0x4>

08000ade <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ade:	b480      	push	{r7}
 8000ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ae2:	e7fe      	b.n	8000ae2 <BusFault_Handler+0x4>

08000ae4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ae8:	e7fe      	b.n	8000ae8 <UsageFault_Handler+0x4>

08000aea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aea:	b480      	push	{r7}
 8000aec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000aee:	bf00      	nop
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr

08000af8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000afc:	bf00      	nop
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr

08000b06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b06:	b480      	push	{r7}
 8000b08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b0a:	bf00      	nop
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr

08000b14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b18:	f000 f9c0 	bl	8000e9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b1c:	bf00      	nop
 8000b1e:	bd80      	pop	{r7, pc}

08000b20 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b086      	sub	sp, #24
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	60f8      	str	r0, [r7, #12]
 8000b28:	60b9      	str	r1, [r7, #8]
 8000b2a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	617b      	str	r3, [r7, #20]
 8000b30:	e00a      	b.n	8000b48 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000b32:	f3af 8000 	nop.w
 8000b36:	4601      	mov	r1, r0
 8000b38:	68bb      	ldr	r3, [r7, #8]
 8000b3a:	1c5a      	adds	r2, r3, #1
 8000b3c:	60ba      	str	r2, [r7, #8]
 8000b3e:	b2ca      	uxtb	r2, r1
 8000b40:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	3301      	adds	r3, #1
 8000b46:	617b      	str	r3, [r7, #20]
 8000b48:	697a      	ldr	r2, [r7, #20]
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	429a      	cmp	r2, r3
 8000b4e:	dbf0      	blt.n	8000b32 <_read+0x12>
	}

return len;
 8000b50:	687b      	ldr	r3, [r7, #4]
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3718      	adds	r7, #24
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}

08000b5a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b5a:	b580      	push	{r7, lr}
 8000b5c:	b086      	sub	sp, #24
 8000b5e:	af00      	add	r7, sp, #0
 8000b60:	60f8      	str	r0, [r7, #12]
 8000b62:	60b9      	str	r1, [r7, #8]
 8000b64:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b66:	2300      	movs	r3, #0
 8000b68:	617b      	str	r3, [r7, #20]
 8000b6a:	e009      	b.n	8000b80 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000b6c:	68bb      	ldr	r3, [r7, #8]
 8000b6e:	1c5a      	adds	r2, r3, #1
 8000b70:	60ba      	str	r2, [r7, #8]
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	4618      	mov	r0, r3
 8000b76:	f7ff fcfd 	bl	8000574 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b7a:	697b      	ldr	r3, [r7, #20]
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	617b      	str	r3, [r7, #20]
 8000b80:	697a      	ldr	r2, [r7, #20]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	429a      	cmp	r2, r3
 8000b86:	dbf1      	blt.n	8000b6c <_write+0x12>
	}
	return len;
 8000b88:	687b      	ldr	r3, [r7, #4]
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	3718      	adds	r7, #24
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}

08000b92 <_close>:

int _close(int file)
{
 8000b92:	b480      	push	{r7}
 8000b94:	b083      	sub	sp, #12
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	6078      	str	r0, [r7, #4]
	return -1;
 8000b9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr

08000baa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000baa:	b480      	push	{r7}
 8000bac:	b083      	sub	sp, #12
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	6078      	str	r0, [r7, #4]
 8000bb2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bba:	605a      	str	r2, [r3, #4]
	return 0;
 8000bbc:	2300      	movs	r3, #0
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr

08000bca <_isatty>:

int _isatty(int file)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	b083      	sub	sp, #12
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
	return 1;
 8000bd2:	2301      	movs	r3, #1
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	370c      	adds	r7, #12
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr

08000be0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b085      	sub	sp, #20
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	60f8      	str	r0, [r7, #12]
 8000be8:	60b9      	str	r1, [r7, #8]
 8000bea:	607a      	str	r2, [r7, #4]
	return 0;
 8000bec:	2300      	movs	r3, #0
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3714      	adds	r7, #20
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr
	...

08000bfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b086      	sub	sp, #24
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c04:	4a14      	ldr	r2, [pc, #80]	; (8000c58 <_sbrk+0x5c>)
 8000c06:	4b15      	ldr	r3, [pc, #84]	; (8000c5c <_sbrk+0x60>)
 8000c08:	1ad3      	subs	r3, r2, r3
 8000c0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c10:	4b13      	ldr	r3, [pc, #76]	; (8000c60 <_sbrk+0x64>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d102      	bne.n	8000c1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c18:	4b11      	ldr	r3, [pc, #68]	; (8000c60 <_sbrk+0x64>)
 8000c1a:	4a12      	ldr	r2, [pc, #72]	; (8000c64 <_sbrk+0x68>)
 8000c1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c1e:	4b10      	ldr	r3, [pc, #64]	; (8000c60 <_sbrk+0x64>)
 8000c20:	681a      	ldr	r2, [r3, #0]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4413      	add	r3, r2
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d207      	bcs.n	8000c3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c2c:	f003 f856 	bl	8003cdc <__errno>
 8000c30:	4603      	mov	r3, r0
 8000c32:	220c      	movs	r2, #12
 8000c34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c36:	f04f 33ff 	mov.w	r3, #4294967295
 8000c3a:	e009      	b.n	8000c50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c3c:	4b08      	ldr	r3, [pc, #32]	; (8000c60 <_sbrk+0x64>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c42:	4b07      	ldr	r3, [pc, #28]	; (8000c60 <_sbrk+0x64>)
 8000c44:	681a      	ldr	r2, [r3, #0]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	4413      	add	r3, r2
 8000c4a:	4a05      	ldr	r2, [pc, #20]	; (8000c60 <_sbrk+0x64>)
 8000c4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c4e:	68fb      	ldr	r3, [r7, #12]
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	3718      	adds	r7, #24
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	2000a000 	.word	0x2000a000
 8000c5c:	00000400 	.word	0x00000400
 8000c60:	20000174 	.word	0x20000174
 8000c64:	20000190 	.word	0x20000190

08000c68 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c6c:	4b06      	ldr	r3, [pc, #24]	; (8000c88 <SystemInit+0x20>)
 8000c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c72:	4a05      	ldr	r2, [pc, #20]	; (8000c88 <SystemInit+0x20>)
 8000c74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000c7c:	bf00      	nop
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	e000ed00 	.word	0xe000ed00

08000c8c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cc4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c90:	f7ff ffea 	bl	8000c68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c94:	480c      	ldr	r0, [pc, #48]	; (8000cc8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c96:	490d      	ldr	r1, [pc, #52]	; (8000ccc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c98:	4a0d      	ldr	r2, [pc, #52]	; (8000cd0 <LoopForever+0xe>)
  movs r3, #0
 8000c9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c9c:	e002      	b.n	8000ca4 <LoopCopyDataInit>

08000c9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ca0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ca2:	3304      	adds	r3, #4

08000ca4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ca6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca8:	d3f9      	bcc.n	8000c9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000caa:	4a0a      	ldr	r2, [pc, #40]	; (8000cd4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cac:	4c0a      	ldr	r4, [pc, #40]	; (8000cd8 <LoopForever+0x16>)
  movs r3, #0
 8000cae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cb0:	e001      	b.n	8000cb6 <LoopFillZerobss>

08000cb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb4:	3204      	adds	r2, #4

08000cb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb8:	d3fb      	bcc.n	8000cb2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cba:	f003 f815 	bl	8003ce8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cbe:	f7ff fc6b 	bl	8000598 <main>

08000cc2 <LoopForever>:

LoopForever:
    b LoopForever
 8000cc2:	e7fe      	b.n	8000cc2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000cc4:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000cc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ccc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000cd0:	08004db8 	.word	0x08004db8
  ldr r2, =_sbss
 8000cd4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000cd8:	2000018c 	.word	0x2000018c

08000cdc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cdc:	e7fe      	b.n	8000cdc <ADC1_2_IRQHandler>
	...

08000ce0 <LCD_Active_Mode>:
 *	@author Trevor Thomas
 *  Created on: Dec 21, 2022
 */
#include "LCD_low.h"

HAL_StatusTypeDef LCD_Active_Mode(SPI_HandleTypeDef *hspi) {
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status = 0;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	73fb      	strb	r3, [r7, #15]
	uint8_t payload[3] = { 0, 0, 0 };
 8000cec:	4a11      	ldr	r2, [pc, #68]	; (8000d34 <LCD_Active_Mode+0x54>)
 8000cee:	f107 030c 	add.w	r3, r7, #12
 8000cf2:	6812      	ldr	r2, [r2, #0]
 8000cf4:	4611      	mov	r1, r2
 8000cf6:	8019      	strh	r1, [r3, #0]
 8000cf8:	3302      	adds	r3, #2
 8000cfa:	0c12      	lsrs	r2, r2, #16
 8000cfc:	701a      	strb	r2, [r3, #0]
	//bring chip select low
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 8000cfe:	2200      	movs	r2, #0
 8000d00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d04:	480c      	ldr	r0, [pc, #48]	; (8000d38 <LCD_Active_Mode+0x58>)
 8000d06:	f000 fb65 	bl	80013d4 <HAL_GPIO_WritePin>
	//Transmit three bytes of zeros
	status = HAL_SPI_Transmit(hspi, payload, 3, 0xFF);
 8000d0a:	f107 010c 	add.w	r1, r7, #12
 8000d0e:	23ff      	movs	r3, #255	; 0xff
 8000d10:	2203      	movs	r2, #3
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	f001 fc89 	bl	800262a <HAL_SPI_Transmit>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	73fb      	strb	r3, [r7, #15]
	//Bring chip select high
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d22:	4805      	ldr	r0, [pc, #20]	; (8000d38 <LCD_Active_Mode+0x58>)
 8000d24:	f000 fb56 	bl	80013d4 <HAL_GPIO_WritePin>

	return status;
 8000d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3710      	adds	r7, #16
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	08004cc4 	.word	0x08004cc4
 8000d38:	48000800 	.word	0x48000800

08000d3c <LCD_Begin_Read>:

uint8_t LCD_Begin_Read(uint32_t addr, SPI_HandleTypeDef *hspi) {
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;
	uint8_t addrBytes[3] = { (addr >> 16) & 0xFF, (addr >> 8) & 0xFF, addr
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	0c1b      	lsrs	r3, r3, #16
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	733b      	strb	r3, [r7, #12]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	0a1b      	lsrs	r3, r3, #8
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	737b      	strb	r3, [r7, #13]
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	73bb      	strb	r3, [r7, #14]
			& 0xFF };
	uint8_t dummyByte = 0;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	72fb      	strb	r3, [r7, #11]
	//bring chip select low
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 8000d60:	2200      	movs	r2, #0
 8000d62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d66:	480e      	ldr	r0, [pc, #56]	; (8000da0 <LCD_Begin_Read+0x64>)
 8000d68:	f000 fb34 	bl	80013d4 <HAL_GPIO_WritePin>
	//Ship address bytes
	status = HAL_SPI_Transmit(hspi, addrBytes, 3, 0xFF);
 8000d6c:	f107 010c 	add.w	r1, r7, #12
 8000d70:	23ff      	movs	r3, #255	; 0xff
 8000d72:	2203      	movs	r2, #3
 8000d74:	6838      	ldr	r0, [r7, #0]
 8000d76:	f001 fc58 	bl	800262a <HAL_SPI_Transmit>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	73fb      	strb	r3, [r7, #15]
	//Send dummy byte
	status |= HAL_SPI_Transmit(hspi, &dummyByte, 1, 0xFF);
 8000d7e:	f107 010b 	add.w	r1, r7, #11
 8000d82:	23ff      	movs	r3, #255	; 0xff
 8000d84:	2201      	movs	r2, #1
 8000d86:	6838      	ldr	r0, [r7, #0]
 8000d88:	f001 fc4f 	bl	800262a <HAL_SPI_Transmit>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	461a      	mov	r2, r3
 8000d90:	7bfb      	ldrb	r3, [r7, #15]
 8000d92:	4313      	orrs	r3, r2
 8000d94:	73fb      	strb	r3, [r7, #15]
	return status;
 8000d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3710      	adds	r7, #16
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	48000800 	.word	0x48000800

08000da4 <LCD_Read8>:

uint8_t LCD_Read8(uint32_t addr, SPI_HandleTypeDef *hspi) {
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
 8000dac:	6039      	str	r1, [r7, #0]
	uint8_t dataByte = 0;
 8000dae:	2300      	movs	r3, #0
 8000db0:	73fb      	strb	r3, [r7, #15]
	//Begin read
	LCD_Begin_Read(addr, hspi);
 8000db2:	6839      	ldr	r1, [r7, #0]
 8000db4:	6878      	ldr	r0, [r7, #4]
 8000db6:	f7ff ffc1 	bl	8000d3c <LCD_Begin_Read>
	//Read single byte
	HAL_SPI_Receive(hspi, &dataByte, 1, 0xFF);
 8000dba:	f107 010f 	add.w	r1, r7, #15
 8000dbe:	23ff      	movs	r3, #255	; 0xff
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	6838      	ldr	r0, [r7, #0]
 8000dc4:	f001 fd9f 	bl	8002906 <HAL_SPI_Receive>
	//Bring chip select high
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dce:	4804      	ldr	r0, [pc, #16]	; (8000de0 <LCD_Read8+0x3c>)
 8000dd0:	f000 fb00 	bl	80013d4 <HAL_GPIO_WritePin>
	return dataByte;
 8000dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3710      	adds	r7, #16
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	48000800 	.word	0x48000800

08000de4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000dea:	2300      	movs	r3, #0
 8000dec:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dee:	4b0c      	ldr	r3, [pc, #48]	; (8000e20 <HAL_Init+0x3c>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a0b      	ldr	r2, [pc, #44]	; (8000e20 <HAL_Init+0x3c>)
 8000df4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000df8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dfa:	2003      	movs	r0, #3
 8000dfc:	f000 f944 	bl	8001088 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e00:	2000      	movs	r0, #0
 8000e02:	f000 f80f 	bl	8000e24 <HAL_InitTick>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d002      	beq.n	8000e12 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	71fb      	strb	r3, [r7, #7]
 8000e10:	e001      	b.n	8000e16 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e12:	f7ff fd9b 	bl	800094c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e16:	79fb      	ldrb	r3, [r7, #7]
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3708      	adds	r7, #8
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	40022000 	.word	0x40022000

08000e24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b084      	sub	sp, #16
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000e30:	4b17      	ldr	r3, [pc, #92]	; (8000e90 <HAL_InitTick+0x6c>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d023      	beq.n	8000e80 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000e38:	4b16      	ldr	r3, [pc, #88]	; (8000e94 <HAL_InitTick+0x70>)
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	4b14      	ldr	r3, [pc, #80]	; (8000e90 <HAL_InitTick+0x6c>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	4619      	mov	r1, r3
 8000e42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f000 f941 	bl	80010d6 <HAL_SYSTICK_Config>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d10f      	bne.n	8000e7a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2b0f      	cmp	r3, #15
 8000e5e:	d809      	bhi.n	8000e74 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e60:	2200      	movs	r2, #0
 8000e62:	6879      	ldr	r1, [r7, #4]
 8000e64:	f04f 30ff 	mov.w	r0, #4294967295
 8000e68:	f000 f919 	bl	800109e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e6c:	4a0a      	ldr	r2, [pc, #40]	; (8000e98 <HAL_InitTick+0x74>)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6013      	str	r3, [r2, #0]
 8000e72:	e007      	b.n	8000e84 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000e74:	2301      	movs	r3, #1
 8000e76:	73fb      	strb	r3, [r7, #15]
 8000e78:	e004      	b.n	8000e84 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	73fb      	strb	r3, [r7, #15]
 8000e7e:	e001      	b.n	8000e84 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e80:	2301      	movs	r3, #1
 8000e82:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	20000008 	.word	0x20000008
 8000e94:	20000000 	.word	0x20000000
 8000e98:	20000004 	.word	0x20000004

08000e9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ea0:	4b06      	ldr	r3, [pc, #24]	; (8000ebc <HAL_IncTick+0x20>)
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <HAL_IncTick+0x24>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	4413      	add	r3, r2
 8000eac:	4a04      	ldr	r2, [pc, #16]	; (8000ec0 <HAL_IncTick+0x24>)
 8000eae:	6013      	str	r3, [r2, #0]
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	20000008 	.word	0x20000008
 8000ec0:	20000178 	.word	0x20000178

08000ec4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ec8:	4b03      	ldr	r3, [pc, #12]	; (8000ed8 <HAL_GetTick+0x14>)
 8000eca:	681b      	ldr	r3, [r3, #0]
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	20000178 	.word	0x20000178

08000edc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ee4:	f7ff ffee 	bl	8000ec4 <HAL_GetTick>
 8000ee8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ef4:	d005      	beq.n	8000f02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000ef6:	4b0a      	ldr	r3, [pc, #40]	; (8000f20 <HAL_Delay+0x44>)
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	461a      	mov	r2, r3
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	4413      	add	r3, r2
 8000f00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f02:	bf00      	nop
 8000f04:	f7ff ffde 	bl	8000ec4 <HAL_GetTick>
 8000f08:	4602      	mov	r2, r0
 8000f0a:	68bb      	ldr	r3, [r7, #8]
 8000f0c:	1ad3      	subs	r3, r2, r3
 8000f0e:	68fa      	ldr	r2, [r7, #12]
 8000f10:	429a      	cmp	r2, r3
 8000f12:	d8f7      	bhi.n	8000f04 <HAL_Delay+0x28>
  {
  }
}
 8000f14:	bf00      	nop
 8000f16:	bf00      	nop
 8000f18:	3710      	adds	r7, #16
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	20000008 	.word	0x20000008

08000f24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b085      	sub	sp, #20
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	f003 0307 	and.w	r3, r3, #7
 8000f32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f34:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <__NVIC_SetPriorityGrouping+0x44>)
 8000f36:	68db      	ldr	r3, [r3, #12]
 8000f38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f3a:	68ba      	ldr	r2, [r7, #8]
 8000f3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f40:	4013      	ands	r3, r2
 8000f42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f56:	4a04      	ldr	r2, [pc, #16]	; (8000f68 <__NVIC_SetPriorityGrouping+0x44>)
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	60d3      	str	r3, [r2, #12]
}
 8000f5c:	bf00      	nop
 8000f5e:	3714      	adds	r7, #20
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr
 8000f68:	e000ed00 	.word	0xe000ed00

08000f6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f70:	4b04      	ldr	r3, [pc, #16]	; (8000f84 <__NVIC_GetPriorityGrouping+0x18>)
 8000f72:	68db      	ldr	r3, [r3, #12]
 8000f74:	0a1b      	lsrs	r3, r3, #8
 8000f76:	f003 0307 	and.w	r3, r3, #7
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr
 8000f84:	e000ed00 	.word	0xe000ed00

08000f88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	6039      	str	r1, [r7, #0]
 8000f92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	db0a      	blt.n	8000fb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	b2da      	uxtb	r2, r3
 8000fa0:	490c      	ldr	r1, [pc, #48]	; (8000fd4 <__NVIC_SetPriority+0x4c>)
 8000fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa6:	0112      	lsls	r2, r2, #4
 8000fa8:	b2d2      	uxtb	r2, r2
 8000faa:	440b      	add	r3, r1
 8000fac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fb0:	e00a      	b.n	8000fc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	b2da      	uxtb	r2, r3
 8000fb6:	4908      	ldr	r1, [pc, #32]	; (8000fd8 <__NVIC_SetPriority+0x50>)
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	f003 030f 	and.w	r3, r3, #15
 8000fbe:	3b04      	subs	r3, #4
 8000fc0:	0112      	lsls	r2, r2, #4
 8000fc2:	b2d2      	uxtb	r2, r2
 8000fc4:	440b      	add	r3, r1
 8000fc6:	761a      	strb	r2, [r3, #24]
}
 8000fc8:	bf00      	nop
 8000fca:	370c      	adds	r7, #12
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr
 8000fd4:	e000e100 	.word	0xe000e100
 8000fd8:	e000ed00 	.word	0xe000ed00

08000fdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b089      	sub	sp, #36	; 0x24
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	60f8      	str	r0, [r7, #12]
 8000fe4:	60b9      	str	r1, [r7, #8]
 8000fe6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	f003 0307 	and.w	r3, r3, #7
 8000fee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ff0:	69fb      	ldr	r3, [r7, #28]
 8000ff2:	f1c3 0307 	rsb	r3, r3, #7
 8000ff6:	2b04      	cmp	r3, #4
 8000ff8:	bf28      	it	cs
 8000ffa:	2304      	movcs	r3, #4
 8000ffc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ffe:	69fb      	ldr	r3, [r7, #28]
 8001000:	3304      	adds	r3, #4
 8001002:	2b06      	cmp	r3, #6
 8001004:	d902      	bls.n	800100c <NVIC_EncodePriority+0x30>
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	3b03      	subs	r3, #3
 800100a:	e000      	b.n	800100e <NVIC_EncodePriority+0x32>
 800100c:	2300      	movs	r3, #0
 800100e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001010:	f04f 32ff 	mov.w	r2, #4294967295
 8001014:	69bb      	ldr	r3, [r7, #24]
 8001016:	fa02 f303 	lsl.w	r3, r2, r3
 800101a:	43da      	mvns	r2, r3
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	401a      	ands	r2, r3
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001024:	f04f 31ff 	mov.w	r1, #4294967295
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	fa01 f303 	lsl.w	r3, r1, r3
 800102e:	43d9      	mvns	r1, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001034:	4313      	orrs	r3, r2
         );
}
 8001036:	4618      	mov	r0, r3
 8001038:	3724      	adds	r7, #36	; 0x24
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
	...

08001044 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3b01      	subs	r3, #1
 8001050:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001054:	d301      	bcc.n	800105a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001056:	2301      	movs	r3, #1
 8001058:	e00f      	b.n	800107a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800105a:	4a0a      	ldr	r2, [pc, #40]	; (8001084 <SysTick_Config+0x40>)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	3b01      	subs	r3, #1
 8001060:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001062:	210f      	movs	r1, #15
 8001064:	f04f 30ff 	mov.w	r0, #4294967295
 8001068:	f7ff ff8e 	bl	8000f88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800106c:	4b05      	ldr	r3, [pc, #20]	; (8001084 <SysTick_Config+0x40>)
 800106e:	2200      	movs	r2, #0
 8001070:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001072:	4b04      	ldr	r3, [pc, #16]	; (8001084 <SysTick_Config+0x40>)
 8001074:	2207      	movs	r2, #7
 8001076:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001078:	2300      	movs	r3, #0
}
 800107a:	4618      	mov	r0, r3
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	e000e010 	.word	0xe000e010

08001088 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f7ff ff47 	bl	8000f24 <__NVIC_SetPriorityGrouping>
}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800109e:	b580      	push	{r7, lr}
 80010a0:	b086      	sub	sp, #24
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	4603      	mov	r3, r0
 80010a6:	60b9      	str	r1, [r7, #8]
 80010a8:	607a      	str	r2, [r7, #4]
 80010aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80010ac:	2300      	movs	r3, #0
 80010ae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80010b0:	f7ff ff5c 	bl	8000f6c <__NVIC_GetPriorityGrouping>
 80010b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	68b9      	ldr	r1, [r7, #8]
 80010ba:	6978      	ldr	r0, [r7, #20]
 80010bc:	f7ff ff8e 	bl	8000fdc <NVIC_EncodePriority>
 80010c0:	4602      	mov	r2, r0
 80010c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010c6:	4611      	mov	r1, r2
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff ff5d 	bl	8000f88 <__NVIC_SetPriority>
}
 80010ce:	bf00      	nop
 80010d0:	3718      	adds	r7, #24
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b082      	sub	sp, #8
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f7ff ffb0 	bl	8001044 <SysTick_Config>
 80010e4:	4603      	mov	r3, r0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b087      	sub	sp, #28
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010fa:	2300      	movs	r3, #0
 80010fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010fe:	e14e      	b.n	800139e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	2101      	movs	r1, #1
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	fa01 f303 	lsl.w	r3, r1, r3
 800110c:	4013      	ands	r3, r2
 800110e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	2b00      	cmp	r3, #0
 8001114:	f000 8140 	beq.w	8001398 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f003 0303 	and.w	r3, r3, #3
 8001120:	2b01      	cmp	r3, #1
 8001122:	d005      	beq.n	8001130 <HAL_GPIO_Init+0x40>
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	f003 0303 	and.w	r3, r3, #3
 800112c:	2b02      	cmp	r3, #2
 800112e:	d130      	bne.n	8001192 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	2203      	movs	r2, #3
 800113c:	fa02 f303 	lsl.w	r3, r2, r3
 8001140:	43db      	mvns	r3, r3
 8001142:	693a      	ldr	r2, [r7, #16]
 8001144:	4013      	ands	r3, r2
 8001146:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	68da      	ldr	r2, [r3, #12]
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	fa02 f303 	lsl.w	r3, r2, r3
 8001154:	693a      	ldr	r2, [r7, #16]
 8001156:	4313      	orrs	r3, r2
 8001158:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	693a      	ldr	r2, [r7, #16]
 800115e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001166:	2201      	movs	r2, #1
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	fa02 f303 	lsl.w	r3, r2, r3
 800116e:	43db      	mvns	r3, r3
 8001170:	693a      	ldr	r2, [r7, #16]
 8001172:	4013      	ands	r3, r2
 8001174:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	091b      	lsrs	r3, r3, #4
 800117c:	f003 0201 	and.w	r2, r3, #1
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	fa02 f303 	lsl.w	r3, r2, r3
 8001186:	693a      	ldr	r2, [r7, #16]
 8001188:	4313      	orrs	r3, r2
 800118a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f003 0303 	and.w	r3, r3, #3
 800119a:	2b03      	cmp	r3, #3
 800119c:	d017      	beq.n	80011ce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	68db      	ldr	r3, [r3, #12]
 80011a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	2203      	movs	r2, #3
 80011aa:	fa02 f303 	lsl.w	r3, r2, r3
 80011ae:	43db      	mvns	r3, r3
 80011b0:	693a      	ldr	r2, [r7, #16]
 80011b2:	4013      	ands	r3, r2
 80011b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	689a      	ldr	r2, [r3, #8]
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	005b      	lsls	r3, r3, #1
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	693a      	ldr	r2, [r7, #16]
 80011c4:	4313      	orrs	r3, r2
 80011c6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	693a      	ldr	r2, [r7, #16]
 80011cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	f003 0303 	and.w	r3, r3, #3
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d123      	bne.n	8001222 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	08da      	lsrs	r2, r3, #3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	3208      	adds	r2, #8
 80011e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	f003 0307 	and.w	r3, r3, #7
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	220f      	movs	r2, #15
 80011f2:	fa02 f303 	lsl.w	r3, r2, r3
 80011f6:	43db      	mvns	r3, r3
 80011f8:	693a      	ldr	r2, [r7, #16]
 80011fa:	4013      	ands	r3, r2
 80011fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	691a      	ldr	r2, [r3, #16]
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	f003 0307 	and.w	r3, r3, #7
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	fa02 f303 	lsl.w	r3, r2, r3
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	4313      	orrs	r3, r2
 8001212:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	08da      	lsrs	r2, r3, #3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	3208      	adds	r2, #8
 800121c:	6939      	ldr	r1, [r7, #16]
 800121e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	2203      	movs	r2, #3
 800122e:	fa02 f303 	lsl.w	r3, r2, r3
 8001232:	43db      	mvns	r3, r3
 8001234:	693a      	ldr	r2, [r7, #16]
 8001236:	4013      	ands	r3, r2
 8001238:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	f003 0203 	and.w	r2, r3, #3
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	fa02 f303 	lsl.w	r3, r2, r3
 800124a:	693a      	ldr	r2, [r7, #16]
 800124c:	4313      	orrs	r3, r2
 800124e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	693a      	ldr	r2, [r7, #16]
 8001254:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800125e:	2b00      	cmp	r3, #0
 8001260:	f000 809a 	beq.w	8001398 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001264:	4b55      	ldr	r3, [pc, #340]	; (80013bc <HAL_GPIO_Init+0x2cc>)
 8001266:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001268:	4a54      	ldr	r2, [pc, #336]	; (80013bc <HAL_GPIO_Init+0x2cc>)
 800126a:	f043 0301 	orr.w	r3, r3, #1
 800126e:	6613      	str	r3, [r2, #96]	; 0x60
 8001270:	4b52      	ldr	r3, [pc, #328]	; (80013bc <HAL_GPIO_Init+0x2cc>)
 8001272:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001274:	f003 0301 	and.w	r3, r3, #1
 8001278:	60bb      	str	r3, [r7, #8]
 800127a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800127c:	4a50      	ldr	r2, [pc, #320]	; (80013c0 <HAL_GPIO_Init+0x2d0>)
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	089b      	lsrs	r3, r3, #2
 8001282:	3302      	adds	r3, #2
 8001284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001288:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	f003 0303 	and.w	r3, r3, #3
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	220f      	movs	r2, #15
 8001294:	fa02 f303 	lsl.w	r3, r2, r3
 8001298:	43db      	mvns	r3, r3
 800129a:	693a      	ldr	r2, [r7, #16]
 800129c:	4013      	ands	r3, r2
 800129e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80012a6:	d013      	beq.n	80012d0 <HAL_GPIO_Init+0x1e0>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	4a46      	ldr	r2, [pc, #280]	; (80013c4 <HAL_GPIO_Init+0x2d4>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d00d      	beq.n	80012cc <HAL_GPIO_Init+0x1dc>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	4a45      	ldr	r2, [pc, #276]	; (80013c8 <HAL_GPIO_Init+0x2d8>)
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d007      	beq.n	80012c8 <HAL_GPIO_Init+0x1d8>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	4a44      	ldr	r2, [pc, #272]	; (80013cc <HAL_GPIO_Init+0x2dc>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d101      	bne.n	80012c4 <HAL_GPIO_Init+0x1d4>
 80012c0:	2303      	movs	r3, #3
 80012c2:	e006      	b.n	80012d2 <HAL_GPIO_Init+0x1e2>
 80012c4:	2307      	movs	r3, #7
 80012c6:	e004      	b.n	80012d2 <HAL_GPIO_Init+0x1e2>
 80012c8:	2302      	movs	r3, #2
 80012ca:	e002      	b.n	80012d2 <HAL_GPIO_Init+0x1e2>
 80012cc:	2301      	movs	r3, #1
 80012ce:	e000      	b.n	80012d2 <HAL_GPIO_Init+0x1e2>
 80012d0:	2300      	movs	r3, #0
 80012d2:	697a      	ldr	r2, [r7, #20]
 80012d4:	f002 0203 	and.w	r2, r2, #3
 80012d8:	0092      	lsls	r2, r2, #2
 80012da:	4093      	lsls	r3, r2
 80012dc:	693a      	ldr	r2, [r7, #16]
 80012de:	4313      	orrs	r3, r2
 80012e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012e2:	4937      	ldr	r1, [pc, #220]	; (80013c0 <HAL_GPIO_Init+0x2d0>)
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	089b      	lsrs	r3, r3, #2
 80012e8:	3302      	adds	r3, #2
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012f0:	4b37      	ldr	r3, [pc, #220]	; (80013d0 <HAL_GPIO_Init+0x2e0>)
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	43db      	mvns	r3, r3
 80012fa:	693a      	ldr	r2, [r7, #16]
 80012fc:	4013      	ands	r3, r2
 80012fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001308:	2b00      	cmp	r3, #0
 800130a:	d003      	beq.n	8001314 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800130c:	693a      	ldr	r2, [r7, #16]
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	4313      	orrs	r3, r2
 8001312:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001314:	4a2e      	ldr	r2, [pc, #184]	; (80013d0 <HAL_GPIO_Init+0x2e0>)
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800131a:	4b2d      	ldr	r3, [pc, #180]	; (80013d0 <HAL_GPIO_Init+0x2e0>)
 800131c:	68db      	ldr	r3, [r3, #12]
 800131e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	43db      	mvns	r3, r3
 8001324:	693a      	ldr	r2, [r7, #16]
 8001326:	4013      	ands	r3, r2
 8001328:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001332:	2b00      	cmp	r3, #0
 8001334:	d003      	beq.n	800133e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001336:	693a      	ldr	r2, [r7, #16]
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	4313      	orrs	r3, r2
 800133c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800133e:	4a24      	ldr	r2, [pc, #144]	; (80013d0 <HAL_GPIO_Init+0x2e0>)
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001344:	4b22      	ldr	r3, [pc, #136]	; (80013d0 <HAL_GPIO_Init+0x2e0>)
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	43db      	mvns	r3, r3
 800134e:	693a      	ldr	r2, [r7, #16]
 8001350:	4013      	ands	r3, r2
 8001352:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800135c:	2b00      	cmp	r3, #0
 800135e:	d003      	beq.n	8001368 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001360:	693a      	ldr	r2, [r7, #16]
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	4313      	orrs	r3, r2
 8001366:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001368:	4a19      	ldr	r2, [pc, #100]	; (80013d0 <HAL_GPIO_Init+0x2e0>)
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800136e:	4b18      	ldr	r3, [pc, #96]	; (80013d0 <HAL_GPIO_Init+0x2e0>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	43db      	mvns	r3, r3
 8001378:	693a      	ldr	r2, [r7, #16]
 800137a:	4013      	ands	r3, r2
 800137c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d003      	beq.n	8001392 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800138a:	693a      	ldr	r2, [r7, #16]
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	4313      	orrs	r3, r2
 8001390:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001392:	4a0f      	ldr	r2, [pc, #60]	; (80013d0 <HAL_GPIO_Init+0x2e0>)
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	3301      	adds	r3, #1
 800139c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	fa22 f303 	lsr.w	r3, r2, r3
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	f47f aea9 	bne.w	8001100 <HAL_GPIO_Init+0x10>
  }
}
 80013ae:	bf00      	nop
 80013b0:	bf00      	nop
 80013b2:	371c      	adds	r7, #28
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr
 80013bc:	40021000 	.word	0x40021000
 80013c0:	40010000 	.word	0x40010000
 80013c4:	48000400 	.word	0x48000400
 80013c8:	48000800 	.word	0x48000800
 80013cc:	48000c00 	.word	0x48000c00
 80013d0:	40010400 	.word	0x40010400

080013d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	460b      	mov	r3, r1
 80013de:	807b      	strh	r3, [r7, #2]
 80013e0:	4613      	mov	r3, r2
 80013e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013e4:	787b      	ldrb	r3, [r7, #1]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d003      	beq.n	80013f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013ea:	887a      	ldrh	r2, [r7, #2]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013f0:	e002      	b.n	80013f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013f2:	887a      	ldrh	r2, [r7, #2]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001408:	4b04      	ldr	r3, [pc, #16]	; (800141c <HAL_PWREx_GetVoltageRange+0x18>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001410:	4618      	mov	r0, r3
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	40007000 	.word	0x40007000

08001420 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001420:	b480      	push	{r7}
 8001422:	b085      	sub	sp, #20
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800142e:	d130      	bne.n	8001492 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001430:	4b23      	ldr	r3, [pc, #140]	; (80014c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001438:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800143c:	d038      	beq.n	80014b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800143e:	4b20      	ldr	r3, [pc, #128]	; (80014c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001446:	4a1e      	ldr	r2, [pc, #120]	; (80014c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001448:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800144c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800144e:	4b1d      	ldr	r3, [pc, #116]	; (80014c4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	2232      	movs	r2, #50	; 0x32
 8001454:	fb02 f303 	mul.w	r3, r2, r3
 8001458:	4a1b      	ldr	r2, [pc, #108]	; (80014c8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800145a:	fba2 2303 	umull	r2, r3, r2, r3
 800145e:	0c9b      	lsrs	r3, r3, #18
 8001460:	3301      	adds	r3, #1
 8001462:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001464:	e002      	b.n	800146c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	3b01      	subs	r3, #1
 800146a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800146c:	4b14      	ldr	r3, [pc, #80]	; (80014c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800146e:	695b      	ldr	r3, [r3, #20]
 8001470:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001474:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001478:	d102      	bne.n	8001480 <HAL_PWREx_ControlVoltageScaling+0x60>
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d1f2      	bne.n	8001466 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001480:	4b0f      	ldr	r3, [pc, #60]	; (80014c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001482:	695b      	ldr	r3, [r3, #20]
 8001484:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001488:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800148c:	d110      	bne.n	80014b0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800148e:	2303      	movs	r3, #3
 8001490:	e00f      	b.n	80014b2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001492:	4b0b      	ldr	r3, [pc, #44]	; (80014c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800149a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800149e:	d007      	beq.n	80014b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80014a0:	4b07      	ldr	r3, [pc, #28]	; (80014c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80014a8:	4a05      	ldr	r2, [pc, #20]	; (80014c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80014ae:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3714      	adds	r7, #20
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	40007000 	.word	0x40007000
 80014c4:	20000000 	.word	0x20000000
 80014c8:	431bde83 	.word	0x431bde83

080014cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b08a      	sub	sp, #40	; 0x28
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d102      	bne.n	80014e0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	f000 bc4f 	b.w	8001d7e <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014e0:	4b97      	ldr	r3, [pc, #604]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	f003 030c 	and.w	r3, r3, #12
 80014e8:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014ea:	4b95      	ldr	r3, [pc, #596]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 80014ec:	68db      	ldr	r3, [r3, #12]
 80014ee:	f003 0303 	and.w	r3, r3, #3
 80014f2:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 0310 	and.w	r3, r3, #16
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	f000 80e6 	beq.w	80016ce <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001502:	6a3b      	ldr	r3, [r7, #32]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d007      	beq.n	8001518 <HAL_RCC_OscConfig+0x4c>
 8001508:	6a3b      	ldr	r3, [r7, #32]
 800150a:	2b0c      	cmp	r3, #12
 800150c:	f040 808d 	bne.w	800162a <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	2b01      	cmp	r3, #1
 8001514:	f040 8089 	bne.w	800162a <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001518:	4b89      	ldr	r3, [pc, #548]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f003 0302 	and.w	r3, r3, #2
 8001520:	2b00      	cmp	r3, #0
 8001522:	d006      	beq.n	8001532 <HAL_RCC_OscConfig+0x66>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	69db      	ldr	r3, [r3, #28]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d102      	bne.n	8001532 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 800152c:	2301      	movs	r3, #1
 800152e:	f000 bc26 	b.w	8001d7e <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001536:	4b82      	ldr	r3, [pc, #520]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f003 0308 	and.w	r3, r3, #8
 800153e:	2b00      	cmp	r3, #0
 8001540:	d004      	beq.n	800154c <HAL_RCC_OscConfig+0x80>
 8001542:	4b7f      	ldr	r3, [pc, #508]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800154a:	e005      	b.n	8001558 <HAL_RCC_OscConfig+0x8c>
 800154c:	4b7c      	ldr	r3, [pc, #496]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 800154e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001552:	091b      	lsrs	r3, r3, #4
 8001554:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001558:	4293      	cmp	r3, r2
 800155a:	d224      	bcs.n	80015a6 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001560:	4618      	mov	r0, r3
 8001562:	f000 fdd9 	bl	8002118 <RCC_SetFlashLatencyFromMSIRange>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d002      	beq.n	8001572 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 800156c:	2301      	movs	r3, #1
 800156e:	f000 bc06 	b.w	8001d7e <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001572:	4b73      	ldr	r3, [pc, #460]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a72      	ldr	r2, [pc, #456]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 8001578:	f043 0308 	orr.w	r3, r3, #8
 800157c:	6013      	str	r3, [r2, #0]
 800157e:	4b70      	ldr	r3, [pc, #448]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800158a:	496d      	ldr	r1, [pc, #436]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 800158c:	4313      	orrs	r3, r2
 800158e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001590:	4b6b      	ldr	r3, [pc, #428]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6a1b      	ldr	r3, [r3, #32]
 800159c:	021b      	lsls	r3, r3, #8
 800159e:	4968      	ldr	r1, [pc, #416]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 80015a0:	4313      	orrs	r3, r2
 80015a2:	604b      	str	r3, [r1, #4]
 80015a4:	e025      	b.n	80015f2 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015a6:	4b66      	ldr	r3, [pc, #408]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a65      	ldr	r2, [pc, #404]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 80015ac:	f043 0308 	orr.w	r3, r3, #8
 80015b0:	6013      	str	r3, [r2, #0]
 80015b2:	4b63      	ldr	r3, [pc, #396]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015be:	4960      	ldr	r1, [pc, #384]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 80015c0:	4313      	orrs	r3, r2
 80015c2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015c4:	4b5e      	ldr	r3, [pc, #376]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6a1b      	ldr	r3, [r3, #32]
 80015d0:	021b      	lsls	r3, r3, #8
 80015d2:	495b      	ldr	r1, [pc, #364]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 80015d4:	4313      	orrs	r3, r2
 80015d6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80015d8:	6a3b      	ldr	r3, [r7, #32]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d109      	bne.n	80015f2 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e2:	4618      	mov	r0, r3
 80015e4:	f000 fd98 	bl	8002118 <RCC_SetFlashLatencyFromMSIRange>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e3c5      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80015f2:	f000 fccd 	bl	8001f90 <HAL_RCC_GetSysClockFreq>
 80015f6:	4602      	mov	r2, r0
 80015f8:	4b51      	ldr	r3, [pc, #324]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	091b      	lsrs	r3, r3, #4
 80015fe:	f003 030f 	and.w	r3, r3, #15
 8001602:	4950      	ldr	r1, [pc, #320]	; (8001744 <HAL_RCC_OscConfig+0x278>)
 8001604:	5ccb      	ldrb	r3, [r1, r3]
 8001606:	f003 031f 	and.w	r3, r3, #31
 800160a:	fa22 f303 	lsr.w	r3, r2, r3
 800160e:	4a4e      	ldr	r2, [pc, #312]	; (8001748 <HAL_RCC_OscConfig+0x27c>)
 8001610:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001612:	4b4e      	ldr	r3, [pc, #312]	; (800174c <HAL_RCC_OscConfig+0x280>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff fc04 	bl	8000e24 <HAL_InitTick>
 800161c:	4603      	mov	r3, r0
 800161e:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8001620:	7dfb      	ldrb	r3, [r7, #23]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d052      	beq.n	80016cc <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8001626:	7dfb      	ldrb	r3, [r7, #23]
 8001628:	e3a9      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	69db      	ldr	r3, [r3, #28]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d032      	beq.n	8001698 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001632:	4b43      	ldr	r3, [pc, #268]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a42      	ldr	r2, [pc, #264]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800163e:	f7ff fc41 	bl	8000ec4 <HAL_GetTick>
 8001642:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001644:	e008      	b.n	8001658 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001646:	f7ff fc3d 	bl	8000ec4 <HAL_GetTick>
 800164a:	4602      	mov	r2, r0
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	2b02      	cmp	r3, #2
 8001652:	d901      	bls.n	8001658 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8001654:	2303      	movs	r3, #3
 8001656:	e392      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001658:	4b39      	ldr	r3, [pc, #228]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f003 0302 	and.w	r3, r3, #2
 8001660:	2b00      	cmp	r3, #0
 8001662:	d0f0      	beq.n	8001646 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001664:	4b36      	ldr	r3, [pc, #216]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a35      	ldr	r2, [pc, #212]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 800166a:	f043 0308 	orr.w	r3, r3, #8
 800166e:	6013      	str	r3, [r2, #0]
 8001670:	4b33      	ldr	r3, [pc, #204]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800167c:	4930      	ldr	r1, [pc, #192]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 800167e:	4313      	orrs	r3, r2
 8001680:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001682:	4b2f      	ldr	r3, [pc, #188]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6a1b      	ldr	r3, [r3, #32]
 800168e:	021b      	lsls	r3, r3, #8
 8001690:	492b      	ldr	r1, [pc, #172]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 8001692:	4313      	orrs	r3, r2
 8001694:	604b      	str	r3, [r1, #4]
 8001696:	e01a      	b.n	80016ce <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001698:	4b29      	ldr	r3, [pc, #164]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a28      	ldr	r2, [pc, #160]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 800169e:	f023 0301 	bic.w	r3, r3, #1
 80016a2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80016a4:	f7ff fc0e 	bl	8000ec4 <HAL_GetTick>
 80016a8:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80016aa:	e008      	b.n	80016be <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016ac:	f7ff fc0a 	bl	8000ec4 <HAL_GetTick>
 80016b0:	4602      	mov	r2, r0
 80016b2:	69bb      	ldr	r3, [r7, #24]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	d901      	bls.n	80016be <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80016ba:	2303      	movs	r3, #3
 80016bc:	e35f      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80016be:	4b20      	ldr	r3, [pc, #128]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 0302 	and.w	r3, r3, #2
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d1f0      	bne.n	80016ac <HAL_RCC_OscConfig+0x1e0>
 80016ca:	e000      	b.n	80016ce <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80016cc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d073      	beq.n	80017c2 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80016da:	6a3b      	ldr	r3, [r7, #32]
 80016dc:	2b08      	cmp	r3, #8
 80016de:	d005      	beq.n	80016ec <HAL_RCC_OscConfig+0x220>
 80016e0:	6a3b      	ldr	r3, [r7, #32]
 80016e2:	2b0c      	cmp	r3, #12
 80016e4:	d10e      	bne.n	8001704 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	2b03      	cmp	r3, #3
 80016ea:	d10b      	bne.n	8001704 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016ec:	4b14      	ldr	r3, [pc, #80]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d063      	beq.n	80017c0 <HAL_RCC_OscConfig+0x2f4>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d15f      	bne.n	80017c0 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8001700:	2301      	movs	r3, #1
 8001702:	e33c      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800170c:	d106      	bne.n	800171c <HAL_RCC_OscConfig+0x250>
 800170e:	4b0c      	ldr	r3, [pc, #48]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a0b      	ldr	r2, [pc, #44]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 8001714:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001718:	6013      	str	r3, [r2, #0]
 800171a:	e025      	b.n	8001768 <HAL_RCC_OscConfig+0x29c>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001724:	d114      	bne.n	8001750 <HAL_RCC_OscConfig+0x284>
 8001726:	4b06      	ldr	r3, [pc, #24]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a05      	ldr	r2, [pc, #20]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 800172c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001730:	6013      	str	r3, [r2, #0]
 8001732:	4b03      	ldr	r3, [pc, #12]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a02      	ldr	r2, [pc, #8]	; (8001740 <HAL_RCC_OscConfig+0x274>)
 8001738:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800173c:	6013      	str	r3, [r2, #0]
 800173e:	e013      	b.n	8001768 <HAL_RCC_OscConfig+0x29c>
 8001740:	40021000 	.word	0x40021000
 8001744:	08004cc8 	.word	0x08004cc8
 8001748:	20000000 	.word	0x20000000
 800174c:	20000004 	.word	0x20000004
 8001750:	4b8f      	ldr	r3, [pc, #572]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a8e      	ldr	r2, [pc, #568]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 8001756:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800175a:	6013      	str	r3, [r2, #0]
 800175c:	4b8c      	ldr	r3, [pc, #560]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a8b      	ldr	r2, [pc, #556]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 8001762:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001766:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d013      	beq.n	8001798 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001770:	f7ff fba8 	bl	8000ec4 <HAL_GetTick>
 8001774:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001776:	e008      	b.n	800178a <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001778:	f7ff fba4 	bl	8000ec4 <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	69bb      	ldr	r3, [r7, #24]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	2b64      	cmp	r3, #100	; 0x64
 8001784:	d901      	bls.n	800178a <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e2f9      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800178a:	4b81      	ldr	r3, [pc, #516]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001792:	2b00      	cmp	r3, #0
 8001794:	d0f0      	beq.n	8001778 <HAL_RCC_OscConfig+0x2ac>
 8001796:	e014      	b.n	80017c2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001798:	f7ff fb94 	bl	8000ec4 <HAL_GetTick>
 800179c:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800179e:	e008      	b.n	80017b2 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017a0:	f7ff fb90 	bl	8000ec4 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	69bb      	ldr	r3, [r7, #24]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	2b64      	cmp	r3, #100	; 0x64
 80017ac:	d901      	bls.n	80017b2 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 80017ae:	2303      	movs	r3, #3
 80017b0:	e2e5      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017b2:	4b77      	ldr	r3, [pc, #476]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d1f0      	bne.n	80017a0 <HAL_RCC_OscConfig+0x2d4>
 80017be:	e000      	b.n	80017c2 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0302 	and.w	r3, r3, #2
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d060      	beq.n	8001890 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80017ce:	6a3b      	ldr	r3, [r7, #32]
 80017d0:	2b04      	cmp	r3, #4
 80017d2:	d005      	beq.n	80017e0 <HAL_RCC_OscConfig+0x314>
 80017d4:	6a3b      	ldr	r3, [r7, #32]
 80017d6:	2b0c      	cmp	r3, #12
 80017d8:	d119      	bne.n	800180e <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	2b02      	cmp	r3, #2
 80017de:	d116      	bne.n	800180e <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017e0:	4b6b      	ldr	r3, [pc, #428]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d005      	beq.n	80017f8 <HAL_RCC_OscConfig+0x32c>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d101      	bne.n	80017f8 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	e2c2      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017f8:	4b65      	ldr	r3, [pc, #404]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	691b      	ldr	r3, [r3, #16]
 8001804:	061b      	lsls	r3, r3, #24
 8001806:	4962      	ldr	r1, [pc, #392]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 8001808:	4313      	orrs	r3, r2
 800180a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800180c:	e040      	b.n	8001890 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	68db      	ldr	r3, [r3, #12]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d023      	beq.n	800185e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001816:	4b5e      	ldr	r3, [pc, #376]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a5d      	ldr	r2, [pc, #372]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 800181c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001820:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001822:	f7ff fb4f 	bl	8000ec4 <HAL_GetTick>
 8001826:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001828:	e008      	b.n	800183c <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800182a:	f7ff fb4b 	bl	8000ec4 <HAL_GetTick>
 800182e:	4602      	mov	r2, r0
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	2b02      	cmp	r3, #2
 8001836:	d901      	bls.n	800183c <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001838:	2303      	movs	r3, #3
 800183a:	e2a0      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800183c:	4b54      	ldr	r3, [pc, #336]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001844:	2b00      	cmp	r3, #0
 8001846:	d0f0      	beq.n	800182a <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001848:	4b51      	ldr	r3, [pc, #324]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	691b      	ldr	r3, [r3, #16]
 8001854:	061b      	lsls	r3, r3, #24
 8001856:	494e      	ldr	r1, [pc, #312]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 8001858:	4313      	orrs	r3, r2
 800185a:	604b      	str	r3, [r1, #4]
 800185c:	e018      	b.n	8001890 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800185e:	4b4c      	ldr	r3, [pc, #304]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a4b      	ldr	r2, [pc, #300]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 8001864:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001868:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800186a:	f7ff fb2b 	bl	8000ec4 <HAL_GetTick>
 800186e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001870:	e008      	b.n	8001884 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001872:	f7ff fb27 	bl	8000ec4 <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	69bb      	ldr	r3, [r7, #24]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b02      	cmp	r3, #2
 800187e:	d901      	bls.n	8001884 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8001880:	2303      	movs	r3, #3
 8001882:	e27c      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001884:	4b42      	ldr	r3, [pc, #264]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800188c:	2b00      	cmp	r3, #0
 800188e:	d1f0      	bne.n	8001872 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 0308 	and.w	r3, r3, #8
 8001898:	2b00      	cmp	r3, #0
 800189a:	f000 8082 	beq.w	80019a2 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	695b      	ldr	r3, [r3, #20]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d05f      	beq.n	8001966 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 80018a6:	4b3a      	ldr	r3, [pc, #232]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 80018a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018ac:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	699a      	ldr	r2, [r3, #24]
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	f003 0310 	and.w	r3, r3, #16
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d037      	beq.n	800192c <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	f003 0302 	and.w	r3, r3, #2
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d006      	beq.n	80018d4 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d101      	bne.n	80018d4 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e254      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	f003 0301 	and.w	r3, r3, #1
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d01b      	beq.n	8001916 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 80018de:	4b2c      	ldr	r3, [pc, #176]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 80018e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018e4:	4a2a      	ldr	r2, [pc, #168]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 80018e6:	f023 0301 	bic.w	r3, r3, #1
 80018ea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80018ee:	f7ff fae9 	bl	8000ec4 <HAL_GetTick>
 80018f2:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80018f4:	e008      	b.n	8001908 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018f6:	f7ff fae5 	bl	8000ec4 <HAL_GetTick>
 80018fa:	4602      	mov	r2, r0
 80018fc:	69bb      	ldr	r3, [r7, #24]
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	2b11      	cmp	r3, #17
 8001902:	d901      	bls.n	8001908 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8001904:	2303      	movs	r3, #3
 8001906:	e23a      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001908:	4b21      	ldr	r3, [pc, #132]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 800190a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	2b00      	cmp	r3, #0
 8001914:	d1ef      	bne.n	80018f6 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8001916:	4b1e      	ldr	r3, [pc, #120]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 8001918:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800191c:	f023 0210 	bic.w	r2, r3, #16
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	699b      	ldr	r3, [r3, #24]
 8001924:	491a      	ldr	r1, [pc, #104]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 8001926:	4313      	orrs	r3, r2
 8001928:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800192c:	4b18      	ldr	r3, [pc, #96]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 800192e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001932:	4a17      	ldr	r2, [pc, #92]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 8001934:	f043 0301 	orr.w	r3, r3, #1
 8001938:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800193c:	f7ff fac2 	bl	8000ec4 <HAL_GetTick>
 8001940:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001944:	f7ff fabe 	bl	8000ec4 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	69bb      	ldr	r3, [r7, #24]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b11      	cmp	r3, #17
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e213      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001956:	4b0e      	ldr	r3, [pc, #56]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 8001958:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800195c:	f003 0302 	and.w	r3, r3, #2
 8001960:	2b00      	cmp	r3, #0
 8001962:	d0ef      	beq.n	8001944 <HAL_RCC_OscConfig+0x478>
 8001964:	e01d      	b.n	80019a2 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001966:	4b0a      	ldr	r3, [pc, #40]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 8001968:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800196c:	4a08      	ldr	r2, [pc, #32]	; (8001990 <HAL_RCC_OscConfig+0x4c4>)
 800196e:	f023 0301 	bic.w	r3, r3, #1
 8001972:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001976:	f7ff faa5 	bl	8000ec4 <HAL_GetTick>
 800197a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800197c:	e00a      	b.n	8001994 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800197e:	f7ff faa1 	bl	8000ec4 <HAL_GetTick>
 8001982:	4602      	mov	r2, r0
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	2b11      	cmp	r3, #17
 800198a:	d903      	bls.n	8001994 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 800198c:	2303      	movs	r3, #3
 800198e:	e1f6      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
 8001990:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001994:	4ba9      	ldr	r3, [pc, #676]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001996:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800199a:	f003 0302 	and.w	r3, r3, #2
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d1ed      	bne.n	800197e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0304 	and.w	r3, r3, #4
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	f000 80bd 	beq.w	8001b2a <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019b0:	2300      	movs	r3, #0
 80019b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80019b6:	4ba1      	ldr	r3, [pc, #644]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 80019b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d10e      	bne.n	80019e0 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019c2:	4b9e      	ldr	r3, [pc, #632]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 80019c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019c6:	4a9d      	ldr	r2, [pc, #628]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 80019c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019cc:	6593      	str	r3, [r2, #88]	; 0x58
 80019ce:	4b9b      	ldr	r3, [pc, #620]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 80019d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80019da:	2301      	movs	r3, #1
 80019dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019e0:	4b97      	ldr	r3, [pc, #604]	; (8001c40 <HAL_RCC_OscConfig+0x774>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d118      	bne.n	8001a1e <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80019ec:	4b94      	ldr	r3, [pc, #592]	; (8001c40 <HAL_RCC_OscConfig+0x774>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a93      	ldr	r2, [pc, #588]	; (8001c40 <HAL_RCC_OscConfig+0x774>)
 80019f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019f8:	f7ff fa64 	bl	8000ec4 <HAL_GetTick>
 80019fc:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019fe:	e008      	b.n	8001a12 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a00:	f7ff fa60 	bl	8000ec4 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e1b5      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a12:	4b8b      	ldr	r3, [pc, #556]	; (8001c40 <HAL_RCC_OscConfig+0x774>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d0f0      	beq.n	8001a00 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	f003 0301 	and.w	r3, r3, #1
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d02c      	beq.n	8001a84 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8001a2a:	4b84      	ldr	r3, [pc, #528]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001a2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a30:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a3c:	497f      	ldr	r1, [pc, #508]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	f003 0304 	and.w	r3, r3, #4
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d010      	beq.n	8001a72 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001a50:	4b7a      	ldr	r3, [pc, #488]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a56:	4a79      	ldr	r2, [pc, #484]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001a58:	f043 0304 	orr.w	r3, r3, #4
 8001a5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001a60:	4b76      	ldr	r3, [pc, #472]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a66:	4a75      	ldr	r2, [pc, #468]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001a68:	f043 0301 	orr.w	r3, r3, #1
 8001a6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a70:	e018      	b.n	8001aa4 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001a72:	4b72      	ldr	r3, [pc, #456]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001a74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a78:	4a70      	ldr	r2, [pc, #448]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001a7a:	f043 0301 	orr.w	r3, r3, #1
 8001a7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a82:	e00f      	b.n	8001aa4 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001a84:	4b6d      	ldr	r3, [pc, #436]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a8a:	4a6c      	ldr	r2, [pc, #432]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001a8c:	f023 0301 	bic.w	r3, r3, #1
 8001a90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001a94:	4b69      	ldr	r3, [pc, #420]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a9a:	4a68      	ldr	r2, [pc, #416]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001a9c:	f023 0304 	bic.w	r3, r3, #4
 8001aa0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d016      	beq.n	8001ada <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aac:	f7ff fa0a 	bl	8000ec4 <HAL_GetTick>
 8001ab0:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ab2:	e00a      	b.n	8001aca <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ab4:	f7ff fa06 	bl	8000ec4 <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	69bb      	ldr	r3, [r7, #24]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e159      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001aca:	4b5c      	ldr	r3, [pc, #368]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001acc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ad0:	f003 0302 	and.w	r3, r3, #2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d0ed      	beq.n	8001ab4 <HAL_RCC_OscConfig+0x5e8>
 8001ad8:	e01d      	b.n	8001b16 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ada:	f7ff f9f3 	bl	8000ec4 <HAL_GetTick>
 8001ade:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ae0:	e00a      	b.n	8001af8 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ae2:	f7ff f9ef 	bl	8000ec4 <HAL_GetTick>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	f241 3288 	movw	r2, #5000	; 0x1388
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d901      	bls.n	8001af8 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8001af4:	2303      	movs	r3, #3
 8001af6:	e142      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001af8:	4b50      	ldr	r3, [pc, #320]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d1ed      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8001b06:	4b4d      	ldr	r3, [pc, #308]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b0c:	4a4b      	ldr	r2, [pc, #300]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001b0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b12:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d105      	bne.n	8001b2a <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b1e:	4b47      	ldr	r3, [pc, #284]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b22:	4a46      	ldr	r2, [pc, #280]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001b24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b28:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 0320 	and.w	r3, r3, #32
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d03c      	beq.n	8001bb0 <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d01c      	beq.n	8001b78 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001b3e:	4b3f      	ldr	r3, [pc, #252]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001b40:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001b44:	4a3d      	ldr	r2, [pc, #244]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001b46:	f043 0301 	orr.w	r3, r3, #1
 8001b4a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b4e:	f7ff f9b9 	bl	8000ec4 <HAL_GetTick>
 8001b52:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b54:	e008      	b.n	8001b68 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b56:	f7ff f9b5 	bl	8000ec4 <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	69bb      	ldr	r3, [r7, #24]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d901      	bls.n	8001b68 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8001b64:	2303      	movs	r3, #3
 8001b66:	e10a      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b68:	4b34      	ldr	r3, [pc, #208]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001b6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d0ef      	beq.n	8001b56 <HAL_RCC_OscConfig+0x68a>
 8001b76:	e01b      	b.n	8001bb0 <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001b78:	4b30      	ldr	r3, [pc, #192]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001b7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001b7e:	4a2f      	ldr	r2, [pc, #188]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001b80:	f023 0301 	bic.w	r3, r3, #1
 8001b84:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b88:	f7ff f99c 	bl	8000ec4 <HAL_GetTick>
 8001b8c:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001b8e:	e008      	b.n	8001ba2 <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b90:	f7ff f998 	bl	8000ec4 <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	69bb      	ldr	r3, [r7, #24]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e0ed      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001ba2:	4b26      	ldr	r3, [pc, #152]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001ba4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ba8:	f003 0302 	and.w	r3, r3, #2
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d1ef      	bne.n	8001b90 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	f000 80e1 	beq.w	8001d7c <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	f040 80b5 	bne.w	8001d2e <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001bc4:	4b1d      	ldr	r3, [pc, #116]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	f003 0203 	and.w	r2, r3, #3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d124      	bne.n	8001c22 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001be2:	3b01      	subs	r3, #1
 8001be4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d11b      	bne.n	8001c22 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bf4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d113      	bne.n	8001c22 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c04:	085b      	lsrs	r3, r3, #1
 8001c06:	3b01      	subs	r3, #1
 8001c08:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d109      	bne.n	8001c22 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c18:	085b      	lsrs	r3, r3, #1
 8001c1a:	3b01      	subs	r3, #1
 8001c1c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d05f      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c22:	6a3b      	ldr	r3, [r7, #32]
 8001c24:	2b0c      	cmp	r3, #12
 8001c26:	d05a      	beq.n	8001cde <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001c28:	4b04      	ldr	r3, [pc, #16]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a03      	ldr	r2, [pc, #12]	; (8001c3c <HAL_RCC_OscConfig+0x770>)
 8001c2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c32:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c34:	f7ff f946 	bl	8000ec4 <HAL_GetTick>
 8001c38:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c3a:	e00c      	b.n	8001c56 <HAL_RCC_OscConfig+0x78a>
 8001c3c:	40021000 	.word	0x40021000
 8001c40:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c44:	f7ff f93e 	bl	8000ec4 <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e093      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c56:	4b4c      	ldr	r3, [pc, #304]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d1f0      	bne.n	8001c44 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c62:	4b49      	ldr	r3, [pc, #292]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001c64:	68da      	ldr	r2, [r3, #12]
 8001c66:	4b49      	ldr	r3, [pc, #292]	; (8001d8c <HAL_RCC_OscConfig+0x8c0>)
 8001c68:	4013      	ands	r3, r2
 8001c6a:	687a      	ldr	r2, [r7, #4]
 8001c6c:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001c72:	3a01      	subs	r2, #1
 8001c74:	0112      	lsls	r2, r2, #4
 8001c76:	4311      	orrs	r1, r2
 8001c78:	687a      	ldr	r2, [r7, #4]
 8001c7a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001c7c:	0212      	lsls	r2, r2, #8
 8001c7e:	4311      	orrs	r1, r2
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001c84:	0852      	lsrs	r2, r2, #1
 8001c86:	3a01      	subs	r2, #1
 8001c88:	0552      	lsls	r2, r2, #21
 8001c8a:	4311      	orrs	r1, r2
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001c90:	0852      	lsrs	r2, r2, #1
 8001c92:	3a01      	subs	r2, #1
 8001c94:	0652      	lsls	r2, r2, #25
 8001c96:	430a      	orrs	r2, r1
 8001c98:	493b      	ldr	r1, [pc, #236]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001c9e:	4b3a      	ldr	r3, [pc, #232]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a39      	ldr	r2, [pc, #228]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001ca4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ca8:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001caa:	4b37      	ldr	r3, [pc, #220]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	4a36      	ldr	r2, [pc, #216]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001cb0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001cb4:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001cb6:	f7ff f905 	bl	8000ec4 <HAL_GetTick>
 8001cba:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cbc:	e008      	b.n	8001cd0 <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cbe:	f7ff f901 	bl	8000ec4 <HAL_GetTick>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	2b02      	cmp	r3, #2
 8001cca:	d901      	bls.n	8001cd0 <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 8001ccc:	2303      	movs	r3, #3
 8001cce:	e056      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cd0:	4b2d      	ldr	r3, [pc, #180]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d0f0      	beq.n	8001cbe <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001cdc:	e04e      	b.n	8001d7c <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e04d      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ce2:	4b29      	ldr	r3, [pc, #164]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d146      	bne.n	8001d7c <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001cee:	4b26      	ldr	r3, [pc, #152]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a25      	ldr	r2, [pc, #148]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001cf4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001cf8:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001cfa:	4b23      	ldr	r3, [pc, #140]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001cfc:	68db      	ldr	r3, [r3, #12]
 8001cfe:	4a22      	ldr	r2, [pc, #136]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001d00:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d04:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001d06:	f7ff f8dd 	bl	8000ec4 <HAL_GetTick>
 8001d0a:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d0c:	e008      	b.n	8001d20 <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d0e:	f7ff f8d9 	bl	8000ec4 <HAL_GetTick>
 8001d12:	4602      	mov	r2, r0
 8001d14:	69bb      	ldr	r3, [r7, #24]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	2b02      	cmp	r3, #2
 8001d1a:	d901      	bls.n	8001d20 <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	e02e      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d20:	4b19      	ldr	r3, [pc, #100]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d0f0      	beq.n	8001d0e <HAL_RCC_OscConfig+0x842>
 8001d2c:	e026      	b.n	8001d7c <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d2e:	6a3b      	ldr	r3, [r7, #32]
 8001d30:	2b0c      	cmp	r3, #12
 8001d32:	d021      	beq.n	8001d78 <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d34:	4b14      	ldr	r3, [pc, #80]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a13      	ldr	r2, [pc, #76]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001d3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d40:	f7ff f8c0 	bl	8000ec4 <HAL_GetTick>
 8001d44:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d46:	e008      	b.n	8001d5a <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d48:	f7ff f8bc 	bl	8000ec4 <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d901      	bls.n	8001d5a <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e011      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d5a:	4b0b      	ldr	r3, [pc, #44]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d1f0      	bne.n	8001d48 <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8001d66:	4b08      	ldr	r3, [pc, #32]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001d68:	68db      	ldr	r3, [r3, #12]
 8001d6a:	4a07      	ldr	r2, [pc, #28]	; (8001d88 <HAL_RCC_OscConfig+0x8bc>)
 8001d6c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001d70:	f023 0303 	bic.w	r3, r3, #3
 8001d74:	60d3      	str	r3, [r2, #12]
 8001d76:	e001      	b.n	8001d7c <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e000      	b.n	8001d7e <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3728      	adds	r7, #40	; 0x28
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	f99f808c 	.word	0xf99f808c

08001d90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d101      	bne.n	8001da4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e0e7      	b.n	8001f74 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001da4:	4b75      	ldr	r3, [pc, #468]	; (8001f7c <HAL_RCC_ClockConfig+0x1ec>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 0307 	and.w	r3, r3, #7
 8001dac:	683a      	ldr	r2, [r7, #0]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d910      	bls.n	8001dd4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001db2:	4b72      	ldr	r3, [pc, #456]	; (8001f7c <HAL_RCC_ClockConfig+0x1ec>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f023 0207 	bic.w	r2, r3, #7
 8001dba:	4970      	ldr	r1, [pc, #448]	; (8001f7c <HAL_RCC_ClockConfig+0x1ec>)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dc2:	4b6e      	ldr	r3, [pc, #440]	; (8001f7c <HAL_RCC_ClockConfig+0x1ec>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0307 	and.w	r3, r3, #7
 8001dca:	683a      	ldr	r2, [r7, #0]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d001      	beq.n	8001dd4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e0cf      	b.n	8001f74 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 0302 	and.w	r3, r3, #2
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d010      	beq.n	8001e02 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	689a      	ldr	r2, [r3, #8]
 8001de4:	4b66      	ldr	r3, [pc, #408]	; (8001f80 <HAL_RCC_ClockConfig+0x1f0>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d908      	bls.n	8001e02 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001df0:	4b63      	ldr	r3, [pc, #396]	; (8001f80 <HAL_RCC_ClockConfig+0x1f0>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	4960      	ldr	r1, [pc, #384]	; (8001f80 <HAL_RCC_ClockConfig+0x1f0>)
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d04c      	beq.n	8001ea8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	2b03      	cmp	r3, #3
 8001e14:	d107      	bne.n	8001e26 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e16:	4b5a      	ldr	r3, [pc, #360]	; (8001f80 <HAL_RCC_ClockConfig+0x1f0>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d121      	bne.n	8001e66 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e0a6      	b.n	8001f74 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d107      	bne.n	8001e3e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e2e:	4b54      	ldr	r3, [pc, #336]	; (8001f80 <HAL_RCC_ClockConfig+0x1f0>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d115      	bne.n	8001e66 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e09a      	b.n	8001f74 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d107      	bne.n	8001e56 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e46:	4b4e      	ldr	r3, [pc, #312]	; (8001f80 <HAL_RCC_ClockConfig+0x1f0>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 0302 	and.w	r3, r3, #2
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d109      	bne.n	8001e66 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e08e      	b.n	8001f74 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e56:	4b4a      	ldr	r3, [pc, #296]	; (8001f80 <HAL_RCC_ClockConfig+0x1f0>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d101      	bne.n	8001e66 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e086      	b.n	8001f74 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e66:	4b46      	ldr	r3, [pc, #280]	; (8001f80 <HAL_RCC_ClockConfig+0x1f0>)
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	f023 0203 	bic.w	r2, r3, #3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	4943      	ldr	r1, [pc, #268]	; (8001f80 <HAL_RCC_ClockConfig+0x1f0>)
 8001e74:	4313      	orrs	r3, r2
 8001e76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e78:	f7ff f824 	bl	8000ec4 <HAL_GetTick>
 8001e7c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e7e:	e00a      	b.n	8001e96 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e80:	f7ff f820 	bl	8000ec4 <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e06e      	b.n	8001f74 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e96:	4b3a      	ldr	r3, [pc, #232]	; (8001f80 <HAL_RCC_ClockConfig+0x1f0>)
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	f003 020c 	and.w	r2, r3, #12
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d1eb      	bne.n	8001e80 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0302 	and.w	r3, r3, #2
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d010      	beq.n	8001ed6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	689a      	ldr	r2, [r3, #8]
 8001eb8:	4b31      	ldr	r3, [pc, #196]	; (8001f80 <HAL_RCC_ClockConfig+0x1f0>)
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d208      	bcs.n	8001ed6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ec4:	4b2e      	ldr	r3, [pc, #184]	; (8001f80 <HAL_RCC_ClockConfig+0x1f0>)
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	492b      	ldr	r1, [pc, #172]	; (8001f80 <HAL_RCC_ClockConfig+0x1f0>)
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ed6:	4b29      	ldr	r3, [pc, #164]	; (8001f7c <HAL_RCC_ClockConfig+0x1ec>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0307 	and.w	r3, r3, #7
 8001ede:	683a      	ldr	r2, [r7, #0]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d210      	bcs.n	8001f06 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ee4:	4b25      	ldr	r3, [pc, #148]	; (8001f7c <HAL_RCC_ClockConfig+0x1ec>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f023 0207 	bic.w	r2, r3, #7
 8001eec:	4923      	ldr	r1, [pc, #140]	; (8001f7c <HAL_RCC_ClockConfig+0x1ec>)
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ef4:	4b21      	ldr	r3, [pc, #132]	; (8001f7c <HAL_RCC_ClockConfig+0x1ec>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 0307 	and.w	r3, r3, #7
 8001efc:	683a      	ldr	r2, [r7, #0]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d001      	beq.n	8001f06 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e036      	b.n	8001f74 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0304 	and.w	r3, r3, #4
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d008      	beq.n	8001f24 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f12:	4b1b      	ldr	r3, [pc, #108]	; (8001f80 <HAL_RCC_ClockConfig+0x1f0>)
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	68db      	ldr	r3, [r3, #12]
 8001f1e:	4918      	ldr	r1, [pc, #96]	; (8001f80 <HAL_RCC_ClockConfig+0x1f0>)
 8001f20:	4313      	orrs	r3, r2
 8001f22:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 0308 	and.w	r3, r3, #8
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d009      	beq.n	8001f44 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f30:	4b13      	ldr	r3, [pc, #76]	; (8001f80 <HAL_RCC_ClockConfig+0x1f0>)
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	691b      	ldr	r3, [r3, #16]
 8001f3c:	00db      	lsls	r3, r3, #3
 8001f3e:	4910      	ldr	r1, [pc, #64]	; (8001f80 <HAL_RCC_ClockConfig+0x1f0>)
 8001f40:	4313      	orrs	r3, r2
 8001f42:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f44:	f000 f824 	bl	8001f90 <HAL_RCC_GetSysClockFreq>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	4b0d      	ldr	r3, [pc, #52]	; (8001f80 <HAL_RCC_ClockConfig+0x1f0>)
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	091b      	lsrs	r3, r3, #4
 8001f50:	f003 030f 	and.w	r3, r3, #15
 8001f54:	490b      	ldr	r1, [pc, #44]	; (8001f84 <HAL_RCC_ClockConfig+0x1f4>)
 8001f56:	5ccb      	ldrb	r3, [r1, r3]
 8001f58:	f003 031f 	and.w	r3, r3, #31
 8001f5c:	fa22 f303 	lsr.w	r3, r2, r3
 8001f60:	4a09      	ldr	r2, [pc, #36]	; (8001f88 <HAL_RCC_ClockConfig+0x1f8>)
 8001f62:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001f64:	4b09      	ldr	r3, [pc, #36]	; (8001f8c <HAL_RCC_ClockConfig+0x1fc>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7fe ff5b 	bl	8000e24 <HAL_InitTick>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	72fb      	strb	r3, [r7, #11]

  return status;
 8001f72:	7afb      	ldrb	r3, [r7, #11]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3710      	adds	r7, #16
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	40022000 	.word	0x40022000
 8001f80:	40021000 	.word	0x40021000
 8001f84:	08004cc8 	.word	0x08004cc8
 8001f88:	20000000 	.word	0x20000000
 8001f8c:	20000004 	.word	0x20000004

08001f90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b089      	sub	sp, #36	; 0x24
 8001f94:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001f96:	2300      	movs	r3, #0
 8001f98:	61fb      	str	r3, [r7, #28]
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f9e:	4b3e      	ldr	r3, [pc, #248]	; (8002098 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	f003 030c 	and.w	r3, r3, #12
 8001fa6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fa8:	4b3b      	ldr	r3, [pc, #236]	; (8002098 <HAL_RCC_GetSysClockFreq+0x108>)
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	f003 0303 	and.w	r3, r3, #3
 8001fb0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d005      	beq.n	8001fc4 <HAL_RCC_GetSysClockFreq+0x34>
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	2b0c      	cmp	r3, #12
 8001fbc:	d121      	bne.n	8002002 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d11e      	bne.n	8002002 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001fc4:	4b34      	ldr	r3, [pc, #208]	; (8002098 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 0308 	and.w	r3, r3, #8
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d107      	bne.n	8001fe0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001fd0:	4b31      	ldr	r3, [pc, #196]	; (8002098 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fd6:	0a1b      	lsrs	r3, r3, #8
 8001fd8:	f003 030f 	and.w	r3, r3, #15
 8001fdc:	61fb      	str	r3, [r7, #28]
 8001fde:	e005      	b.n	8001fec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001fe0:	4b2d      	ldr	r3, [pc, #180]	; (8002098 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	091b      	lsrs	r3, r3, #4
 8001fe6:	f003 030f 	and.w	r3, r3, #15
 8001fea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001fec:	4a2b      	ldr	r2, [pc, #172]	; (800209c <HAL_RCC_GetSysClockFreq+0x10c>)
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ff4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d10d      	bne.n	8002018 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002000:	e00a      	b.n	8002018 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	2b04      	cmp	r3, #4
 8002006:	d102      	bne.n	800200e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002008:	4b25      	ldr	r3, [pc, #148]	; (80020a0 <HAL_RCC_GetSysClockFreq+0x110>)
 800200a:	61bb      	str	r3, [r7, #24]
 800200c:	e004      	b.n	8002018 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	2b08      	cmp	r3, #8
 8002012:	d101      	bne.n	8002018 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002014:	4b23      	ldr	r3, [pc, #140]	; (80020a4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002016:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	2b0c      	cmp	r3, #12
 800201c:	d134      	bne.n	8002088 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800201e:	4b1e      	ldr	r3, [pc, #120]	; (8002098 <HAL_RCC_GetSysClockFreq+0x108>)
 8002020:	68db      	ldr	r3, [r3, #12]
 8002022:	f003 0303 	and.w	r3, r3, #3
 8002026:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	2b02      	cmp	r3, #2
 800202c:	d003      	beq.n	8002036 <HAL_RCC_GetSysClockFreq+0xa6>
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	2b03      	cmp	r3, #3
 8002032:	d003      	beq.n	800203c <HAL_RCC_GetSysClockFreq+0xac>
 8002034:	e005      	b.n	8002042 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002036:	4b1a      	ldr	r3, [pc, #104]	; (80020a0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002038:	617b      	str	r3, [r7, #20]
      break;
 800203a:	e005      	b.n	8002048 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800203c:	4b19      	ldr	r3, [pc, #100]	; (80020a4 <HAL_RCC_GetSysClockFreq+0x114>)
 800203e:	617b      	str	r3, [r7, #20]
      break;
 8002040:	e002      	b.n	8002048 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	617b      	str	r3, [r7, #20]
      break;
 8002046:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002048:	4b13      	ldr	r3, [pc, #76]	; (8002098 <HAL_RCC_GetSysClockFreq+0x108>)
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	091b      	lsrs	r3, r3, #4
 800204e:	f003 0307 	and.w	r3, r3, #7
 8002052:	3301      	adds	r3, #1
 8002054:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002056:	4b10      	ldr	r3, [pc, #64]	; (8002098 <HAL_RCC_GetSysClockFreq+0x108>)
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	0a1b      	lsrs	r3, r3, #8
 800205c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002060:	697a      	ldr	r2, [r7, #20]
 8002062:	fb03 f202 	mul.w	r2, r3, r2
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	fbb2 f3f3 	udiv	r3, r2, r3
 800206c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800206e:	4b0a      	ldr	r3, [pc, #40]	; (8002098 <HAL_RCC_GetSysClockFreq+0x108>)
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	0e5b      	lsrs	r3, r3, #25
 8002074:	f003 0303 	and.w	r3, r3, #3
 8002078:	3301      	adds	r3, #1
 800207a:	005b      	lsls	r3, r3, #1
 800207c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800207e:	697a      	ldr	r2, [r7, #20]
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	fbb2 f3f3 	udiv	r3, r2, r3
 8002086:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002088:	69bb      	ldr	r3, [r7, #24]
}
 800208a:	4618      	mov	r0, r3
 800208c:	3724      	adds	r7, #36	; 0x24
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	40021000 	.word	0x40021000
 800209c:	08004ce0 	.word	0x08004ce0
 80020a0:	00f42400 	.word	0x00f42400
 80020a4:	007a1200 	.word	0x007a1200

080020a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020ac:	4b03      	ldr	r3, [pc, #12]	; (80020bc <HAL_RCC_GetHCLKFreq+0x14>)
 80020ae:	681b      	ldr	r3, [r3, #0]
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	20000000 	.word	0x20000000

080020c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80020c4:	f7ff fff0 	bl	80020a8 <HAL_RCC_GetHCLKFreq>
 80020c8:	4602      	mov	r2, r0
 80020ca:	4b06      	ldr	r3, [pc, #24]	; (80020e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	0a1b      	lsrs	r3, r3, #8
 80020d0:	f003 0307 	and.w	r3, r3, #7
 80020d4:	4904      	ldr	r1, [pc, #16]	; (80020e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80020d6:	5ccb      	ldrb	r3, [r1, r3]
 80020d8:	f003 031f 	and.w	r3, r3, #31
 80020dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	40021000 	.word	0x40021000
 80020e8:	08004cd8 	.word	0x08004cd8

080020ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80020f0:	f7ff ffda 	bl	80020a8 <HAL_RCC_GetHCLKFreq>
 80020f4:	4602      	mov	r2, r0
 80020f6:	4b06      	ldr	r3, [pc, #24]	; (8002110 <HAL_RCC_GetPCLK2Freq+0x24>)
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	0adb      	lsrs	r3, r3, #11
 80020fc:	f003 0307 	and.w	r3, r3, #7
 8002100:	4904      	ldr	r1, [pc, #16]	; (8002114 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002102:	5ccb      	ldrb	r3, [r1, r3]
 8002104:	f003 031f 	and.w	r3, r3, #31
 8002108:	fa22 f303 	lsr.w	r3, r2, r3
}
 800210c:	4618      	mov	r0, r3
 800210e:	bd80      	pop	{r7, pc}
 8002110:	40021000 	.word	0x40021000
 8002114:	08004cd8 	.word	0x08004cd8

08002118 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002120:	2300      	movs	r3, #0
 8002122:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002124:	4b2a      	ldr	r3, [pc, #168]	; (80021d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002126:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002128:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800212c:	2b00      	cmp	r3, #0
 800212e:	d003      	beq.n	8002138 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002130:	f7ff f968 	bl	8001404 <HAL_PWREx_GetVoltageRange>
 8002134:	6178      	str	r0, [r7, #20]
 8002136:	e014      	b.n	8002162 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002138:	4b25      	ldr	r3, [pc, #148]	; (80021d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800213a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800213c:	4a24      	ldr	r2, [pc, #144]	; (80021d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800213e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002142:	6593      	str	r3, [r2, #88]	; 0x58
 8002144:	4b22      	ldr	r3, [pc, #136]	; (80021d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002146:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002148:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002150:	f7ff f958 	bl	8001404 <HAL_PWREx_GetVoltageRange>
 8002154:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002156:	4b1e      	ldr	r3, [pc, #120]	; (80021d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002158:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800215a:	4a1d      	ldr	r2, [pc, #116]	; (80021d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800215c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002160:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002168:	d10b      	bne.n	8002182 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2b80      	cmp	r3, #128	; 0x80
 800216e:	d919      	bls.n	80021a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2ba0      	cmp	r3, #160	; 0xa0
 8002174:	d902      	bls.n	800217c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002176:	2302      	movs	r3, #2
 8002178:	613b      	str	r3, [r7, #16]
 800217a:	e013      	b.n	80021a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800217c:	2301      	movs	r3, #1
 800217e:	613b      	str	r3, [r7, #16]
 8002180:	e010      	b.n	80021a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2b80      	cmp	r3, #128	; 0x80
 8002186:	d902      	bls.n	800218e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002188:	2303      	movs	r3, #3
 800218a:	613b      	str	r3, [r7, #16]
 800218c:	e00a      	b.n	80021a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2b80      	cmp	r3, #128	; 0x80
 8002192:	d102      	bne.n	800219a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002194:	2302      	movs	r3, #2
 8002196:	613b      	str	r3, [r7, #16]
 8002198:	e004      	b.n	80021a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2b70      	cmp	r3, #112	; 0x70
 800219e:	d101      	bne.n	80021a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80021a0:	2301      	movs	r3, #1
 80021a2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80021a4:	4b0b      	ldr	r3, [pc, #44]	; (80021d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f023 0207 	bic.w	r2, r3, #7
 80021ac:	4909      	ldr	r1, [pc, #36]	; (80021d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80021b4:	4b07      	ldr	r3, [pc, #28]	; (80021d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 0307 	and.w	r3, r3, #7
 80021bc:	693a      	ldr	r2, [r7, #16]
 80021be:	429a      	cmp	r2, r3
 80021c0:	d001      	beq.n	80021c6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e000      	b.n	80021c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80021c6:	2300      	movs	r3, #0
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3718      	adds	r7, #24
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	40021000 	.word	0x40021000
 80021d4:	40022000 	.word	0x40022000

080021d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b086      	sub	sp, #24
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80021e0:	2300      	movs	r3, #0
 80021e2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80021e4:	2300      	movs	r3, #0
 80021e6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	f000 809e 	beq.w	8002332 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021f6:	2300      	movs	r3, #0
 80021f8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80021fa:	4b46      	ldr	r3, [pc, #280]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80021fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d101      	bne.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002206:	2301      	movs	r3, #1
 8002208:	e000      	b.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x34>
 800220a:	2300      	movs	r3, #0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d00d      	beq.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002210:	4b40      	ldr	r3, [pc, #256]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002212:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002214:	4a3f      	ldr	r2, [pc, #252]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002216:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800221a:	6593      	str	r3, [r2, #88]	; 0x58
 800221c:	4b3d      	ldr	r3, [pc, #244]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800221e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002220:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002224:	60bb      	str	r3, [r7, #8]
 8002226:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002228:	2301      	movs	r3, #1
 800222a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800222c:	4b3a      	ldr	r3, [pc, #232]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a39      	ldr	r2, [pc, #228]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002232:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002236:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002238:	f7fe fe44 	bl	8000ec4 <HAL_GetTick>
 800223c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800223e:	e009      	b.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002240:	f7fe fe40 	bl	8000ec4 <HAL_GetTick>
 8002244:	4602      	mov	r2, r0
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	2b02      	cmp	r3, #2
 800224c:	d902      	bls.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	74fb      	strb	r3, [r7, #19]
        break;
 8002252:	e005      	b.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002254:	4b30      	ldr	r3, [pc, #192]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800225c:	2b00      	cmp	r3, #0
 800225e:	d0ef      	beq.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8002260:	7cfb      	ldrb	r3, [r7, #19]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d15a      	bne.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002266:	4b2b      	ldr	r3, [pc, #172]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002268:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800226c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002270:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d01e      	beq.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227c:	697a      	ldr	r2, [r7, #20]
 800227e:	429a      	cmp	r2, r3
 8002280:	d019      	beq.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002282:	4b24      	ldr	r3, [pc, #144]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002284:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002288:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800228c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800228e:	4b21      	ldr	r3, [pc, #132]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002290:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002294:	4a1f      	ldr	r2, [pc, #124]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002296:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800229a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800229e:	4b1d      	ldr	r3, [pc, #116]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80022a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022a4:	4a1b      	ldr	r2, [pc, #108]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80022a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80022ae:	4a19      	ldr	r2, [pc, #100]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	f003 0301 	and.w	r3, r3, #1
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d016      	beq.n	80022ee <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c0:	f7fe fe00 	bl	8000ec4 <HAL_GetTick>
 80022c4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022c6:	e00b      	b.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022c8:	f7fe fdfc 	bl	8000ec4 <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d902      	bls.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	74fb      	strb	r3, [r7, #19]
            break;
 80022de:	e006      	b.n	80022ee <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022e0:	4b0c      	ldr	r3, [pc, #48]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80022e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d0ec      	beq.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 80022ee:	7cfb      	ldrb	r3, [r7, #19]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d10b      	bne.n	800230c <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022f4:	4b07      	ldr	r3, [pc, #28]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80022f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022fa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002302:	4904      	ldr	r1, [pc, #16]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002304:	4313      	orrs	r3, r2
 8002306:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800230a:	e009      	b.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800230c:	7cfb      	ldrb	r3, [r7, #19]
 800230e:	74bb      	strb	r3, [r7, #18]
 8002310:	e006      	b.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x148>
 8002312:	bf00      	nop
 8002314:	40021000 	.word	0x40021000
 8002318:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800231c:	7cfb      	ldrb	r3, [r7, #19]
 800231e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002320:	7c7b      	ldrb	r3, [r7, #17]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d105      	bne.n	8002332 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002326:	4b6e      	ldr	r3, [pc, #440]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002328:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800232a:	4a6d      	ldr	r2, [pc, #436]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800232c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002330:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	2b00      	cmp	r3, #0
 800233c:	d00a      	beq.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800233e:	4b68      	ldr	r3, [pc, #416]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002340:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002344:	f023 0203 	bic.w	r2, r3, #3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	4964      	ldr	r1, [pc, #400]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800234e:	4313      	orrs	r3, r2
 8002350:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0302 	and.w	r3, r3, #2
 800235c:	2b00      	cmp	r3, #0
 800235e:	d00a      	beq.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002360:	4b5f      	ldr	r3, [pc, #380]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002362:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002366:	f023 020c 	bic.w	r2, r3, #12
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	495c      	ldr	r1, [pc, #368]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002370:	4313      	orrs	r3, r2
 8002372:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0304 	and.w	r3, r3, #4
 800237e:	2b00      	cmp	r3, #0
 8002380:	d00a      	beq.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002382:	4b57      	ldr	r3, [pc, #348]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002384:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002388:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	4953      	ldr	r1, [pc, #332]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002392:	4313      	orrs	r3, r2
 8002394:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0320 	and.w	r3, r3, #32
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d00a      	beq.n	80023ba <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80023a4:	4b4e      	ldr	r3, [pc, #312]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80023a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023aa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	691b      	ldr	r3, [r3, #16]
 80023b2:	494b      	ldr	r1, [pc, #300]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80023b4:	4313      	orrs	r3, r2
 80023b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d00a      	beq.n	80023dc <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80023c6:	4b46      	ldr	r3, [pc, #280]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80023c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023cc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a1b      	ldr	r3, [r3, #32]
 80023d4:	4942      	ldr	r1, [pc, #264]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80023d6:	4313      	orrs	r3, r2
 80023d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d00a      	beq.n	80023fe <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80023e8:	4b3d      	ldr	r3, [pc, #244]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80023ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f6:	493a      	ldr	r1, [pc, #232]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80023f8:	4313      	orrs	r3, r2
 80023fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002406:	2b00      	cmp	r3, #0
 8002408:	d00a      	beq.n	8002420 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800240a:	4b35      	ldr	r3, [pc, #212]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800240c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002410:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	695b      	ldr	r3, [r3, #20]
 8002418:	4931      	ldr	r1, [pc, #196]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800241a:	4313      	orrs	r3, r2
 800241c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002428:	2b00      	cmp	r3, #0
 800242a:	d00a      	beq.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800242c:	4b2c      	ldr	r3, [pc, #176]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800242e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002432:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	699b      	ldr	r3, [r3, #24]
 800243a:	4929      	ldr	r1, [pc, #164]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800243c:	4313      	orrs	r3, r2
 800243e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800244a:	2b00      	cmp	r3, #0
 800244c:	d00a      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800244e:	4b24      	ldr	r3, [pc, #144]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002450:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002454:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	69db      	ldr	r3, [r3, #28]
 800245c:	4920      	ldr	r1, [pc, #128]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800245e:	4313      	orrs	r3, r2
 8002460:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d015      	beq.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002470:	4b1b      	ldr	r3, [pc, #108]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002472:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002476:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800247e:	4918      	ldr	r1, [pc, #96]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002480:	4313      	orrs	r3, r2
 8002482:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800248a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800248e:	d105      	bne.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002490:	4b13      	ldr	r3, [pc, #76]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	4a12      	ldr	r2, [pc, #72]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002496:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800249a:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d015      	beq.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80024a8:	4b0d      	ldr	r3, [pc, #52]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80024aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024ae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b6:	490a      	ldr	r1, [pc, #40]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80024b8:	4313      	orrs	r3, r2
 80024ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80024c6:	d105      	bne.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024c8:	4b05      	ldr	r3, [pc, #20]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	4a04      	ldr	r2, [pc, #16]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80024ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80024d2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80024d4:	7cbb      	ldrb	r3, [r7, #18]
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3718      	adds	r7, #24
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	40021000 	.word	0x40021000

080024e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d101      	bne.n	80024f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e095      	b.n	8002622 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d108      	bne.n	8002510 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002506:	d009      	beq.n	800251c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2200      	movs	r2, #0
 800250c:	61da      	str	r2, [r3, #28]
 800250e:	e005      	b.n	800251c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2200      	movs	r2, #0
 8002514:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2200      	movs	r2, #0
 800251a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002528:	b2db      	uxtb	r3, r3
 800252a:	2b00      	cmp	r3, #0
 800252c:	d106      	bne.n	800253c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f7fe fa2c 	bl	8000994 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2202      	movs	r2, #2
 8002540:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002552:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800255c:	d902      	bls.n	8002564 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800255e:	2300      	movs	r3, #0
 8002560:	60fb      	str	r3, [r7, #12]
 8002562:	e002      	b.n	800256a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002564:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002568:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002572:	d007      	beq.n	8002584 <HAL_SPI_Init+0xa0>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800257c:	d002      	beq.n	8002584 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2200      	movs	r2, #0
 8002582:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002594:	431a      	orrs	r2, r3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	691b      	ldr	r3, [r3, #16]
 800259a:	f003 0302 	and.w	r3, r3, #2
 800259e:	431a      	orrs	r2, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	695b      	ldr	r3, [r3, #20]
 80025a4:	f003 0301 	and.w	r3, r3, #1
 80025a8:	431a      	orrs	r2, r3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	699b      	ldr	r3, [r3, #24]
 80025ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025b2:	431a      	orrs	r2, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	69db      	ldr	r3, [r3, #28]
 80025b8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80025bc:	431a      	orrs	r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6a1b      	ldr	r3, [r3, #32]
 80025c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025c6:	ea42 0103 	orr.w	r1, r2, r3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ce:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	430a      	orrs	r2, r1
 80025d8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	699b      	ldr	r3, [r3, #24]
 80025de:	0c1b      	lsrs	r3, r3, #16
 80025e0:	f003 0204 	and.w	r2, r3, #4
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e8:	f003 0310 	and.w	r3, r3, #16
 80025ec:	431a      	orrs	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025f2:	f003 0308 	and.w	r3, r3, #8
 80025f6:	431a      	orrs	r2, r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002600:	ea42 0103 	orr.w	r1, r2, r3
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	430a      	orrs	r2, r1
 8002610:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2201      	movs	r2, #1
 800261c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002620:	2300      	movs	r3, #0
}
 8002622:	4618      	mov	r0, r3
 8002624:	3710      	adds	r7, #16
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}

0800262a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800262a:	b580      	push	{r7, lr}
 800262c:	b088      	sub	sp, #32
 800262e:	af00      	add	r7, sp, #0
 8002630:	60f8      	str	r0, [r7, #12]
 8002632:	60b9      	str	r1, [r7, #8]
 8002634:	603b      	str	r3, [r7, #0]
 8002636:	4613      	mov	r3, r2
 8002638:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800263a:	2300      	movs	r3, #0
 800263c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002644:	2b01      	cmp	r3, #1
 8002646:	d101      	bne.n	800264c <HAL_SPI_Transmit+0x22>
 8002648:	2302      	movs	r3, #2
 800264a:	e158      	b.n	80028fe <HAL_SPI_Transmit+0x2d4>
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2201      	movs	r2, #1
 8002650:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002654:	f7fe fc36 	bl	8000ec4 <HAL_GetTick>
 8002658:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800265a:	88fb      	ldrh	r3, [r7, #6]
 800265c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002664:	b2db      	uxtb	r3, r3
 8002666:	2b01      	cmp	r3, #1
 8002668:	d002      	beq.n	8002670 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800266a:	2302      	movs	r3, #2
 800266c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800266e:	e13d      	b.n	80028ec <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d002      	beq.n	800267c <HAL_SPI_Transmit+0x52>
 8002676:	88fb      	ldrh	r3, [r7, #6]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d102      	bne.n	8002682 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002680:	e134      	b.n	80028ec <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2203      	movs	r2, #3
 8002686:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2200      	movs	r2, #0
 800268e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	68ba      	ldr	r2, [r7, #8]
 8002694:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	88fa      	ldrh	r2, [r7, #6]
 800269a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	88fa      	ldrh	r2, [r7, #6]
 80026a0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2200      	movs	r2, #0
 80026a6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2200      	movs	r2, #0
 80026ac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2200      	movs	r2, #0
 80026b4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2200      	movs	r2, #0
 80026bc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2200      	movs	r2, #0
 80026c2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026cc:	d10f      	bne.n	80026ee <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026ec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026f8:	2b40      	cmp	r3, #64	; 0x40
 80026fa:	d007      	beq.n	800270c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800270a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002714:	d94b      	bls.n	80027ae <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d002      	beq.n	8002724 <HAL_SPI_Transmit+0xfa>
 800271e:	8afb      	ldrh	r3, [r7, #22]
 8002720:	2b01      	cmp	r3, #1
 8002722:	d13e      	bne.n	80027a2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002728:	881a      	ldrh	r2, [r3, #0]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002734:	1c9a      	adds	r2, r3, #2
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800273e:	b29b      	uxth	r3, r3
 8002740:	3b01      	subs	r3, #1
 8002742:	b29a      	uxth	r2, r3
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002748:	e02b      	b.n	80027a2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 0302 	and.w	r3, r3, #2
 8002754:	2b02      	cmp	r3, #2
 8002756:	d112      	bne.n	800277e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800275c:	881a      	ldrh	r2, [r3, #0]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002768:	1c9a      	adds	r2, r3, #2
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002772:	b29b      	uxth	r3, r3
 8002774:	3b01      	subs	r3, #1
 8002776:	b29a      	uxth	r2, r3
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800277c:	e011      	b.n	80027a2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800277e:	f7fe fba1 	bl	8000ec4 <HAL_GetTick>
 8002782:	4602      	mov	r2, r0
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	1ad3      	subs	r3, r2, r3
 8002788:	683a      	ldr	r2, [r7, #0]
 800278a:	429a      	cmp	r2, r3
 800278c:	d803      	bhi.n	8002796 <HAL_SPI_Transmit+0x16c>
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002794:	d102      	bne.n	800279c <HAL_SPI_Transmit+0x172>
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d102      	bne.n	80027a2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	77fb      	strb	r3, [r7, #31]
          goto error;
 80027a0:	e0a4      	b.n	80028ec <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d1ce      	bne.n	800274a <HAL_SPI_Transmit+0x120>
 80027ac:	e07c      	b.n	80028a8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d002      	beq.n	80027bc <HAL_SPI_Transmit+0x192>
 80027b6:	8afb      	ldrh	r3, [r7, #22]
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d170      	bne.n	800289e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d912      	bls.n	80027ec <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027ca:	881a      	ldrh	r2, [r3, #0]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027d6:	1c9a      	adds	r2, r3, #2
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	3b02      	subs	r3, #2
 80027e4:	b29a      	uxth	r2, r3
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80027ea:	e058      	b.n	800289e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	330c      	adds	r3, #12
 80027f6:	7812      	ldrb	r2, [r2, #0]
 80027f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027fe:	1c5a      	adds	r2, r3, #1
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002808:	b29b      	uxth	r3, r3
 800280a:	3b01      	subs	r3, #1
 800280c:	b29a      	uxth	r2, r3
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002812:	e044      	b.n	800289e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	2b02      	cmp	r3, #2
 8002820:	d12b      	bne.n	800287a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002826:	b29b      	uxth	r3, r3
 8002828:	2b01      	cmp	r3, #1
 800282a:	d912      	bls.n	8002852 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002830:	881a      	ldrh	r2, [r3, #0]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800283c:	1c9a      	adds	r2, r3, #2
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002846:	b29b      	uxth	r3, r3
 8002848:	3b02      	subs	r3, #2
 800284a:	b29a      	uxth	r2, r3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002850:	e025      	b.n	800289e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	330c      	adds	r3, #12
 800285c:	7812      	ldrb	r2, [r2, #0]
 800285e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002864:	1c5a      	adds	r2, r3, #1
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800286e:	b29b      	uxth	r3, r3
 8002870:	3b01      	subs	r3, #1
 8002872:	b29a      	uxth	r2, r3
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002878:	e011      	b.n	800289e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800287a:	f7fe fb23 	bl	8000ec4 <HAL_GetTick>
 800287e:	4602      	mov	r2, r0
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	683a      	ldr	r2, [r7, #0]
 8002886:	429a      	cmp	r2, r3
 8002888:	d803      	bhi.n	8002892 <HAL_SPI_Transmit+0x268>
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002890:	d102      	bne.n	8002898 <HAL_SPI_Transmit+0x26e>
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d102      	bne.n	800289e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800289c:	e026      	b.n	80028ec <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028a2:	b29b      	uxth	r3, r3
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d1b5      	bne.n	8002814 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	6839      	ldr	r1, [r7, #0]
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f000 fce3 	bl	8003278 <SPI_EndRxTxTransaction>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d002      	beq.n	80028be <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2220      	movs	r2, #32
 80028bc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d10a      	bne.n	80028dc <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80028c6:	2300      	movs	r3, #0
 80028c8:	613b      	str	r3, [r7, #16]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	613b      	str	r3, [r7, #16]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	613b      	str	r3, [r7, #16]
 80028da:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d002      	beq.n	80028ea <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	77fb      	strb	r3, [r7, #31]
 80028e8:	e000      	b.n	80028ec <HAL_SPI_Transmit+0x2c2>
  }

error:
 80028ea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80028fc:	7ffb      	ldrb	r3, [r7, #31]
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3720      	adds	r7, #32
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002906:	b580      	push	{r7, lr}
 8002908:	b088      	sub	sp, #32
 800290a:	af02      	add	r7, sp, #8
 800290c:	60f8      	str	r0, [r7, #12]
 800290e:	60b9      	str	r1, [r7, #8]
 8002910:	603b      	str	r3, [r7, #0]
 8002912:	4613      	mov	r3, r2
 8002914:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002916:	2300      	movs	r3, #0
 8002918:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002922:	d112      	bne.n	800294a <HAL_SPI_Receive+0x44>
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d10e      	bne.n	800294a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2204      	movs	r2, #4
 8002930:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002934:	88fa      	ldrh	r2, [r7, #6]
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	4613      	mov	r3, r2
 800293c:	68ba      	ldr	r2, [r7, #8]
 800293e:	68b9      	ldr	r1, [r7, #8]
 8002940:	68f8      	ldr	r0, [r7, #12]
 8002942:	f000 f910 	bl	8002b66 <HAL_SPI_TransmitReceive>
 8002946:	4603      	mov	r3, r0
 8002948:	e109      	b.n	8002b5e <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002950:	2b01      	cmp	r3, #1
 8002952:	d101      	bne.n	8002958 <HAL_SPI_Receive+0x52>
 8002954:	2302      	movs	r3, #2
 8002956:	e102      	b.n	8002b5e <HAL_SPI_Receive+0x258>
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2201      	movs	r2, #1
 800295c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002960:	f7fe fab0 	bl	8000ec4 <HAL_GetTick>
 8002964:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800296c:	b2db      	uxtb	r3, r3
 800296e:	2b01      	cmp	r3, #1
 8002970:	d002      	beq.n	8002978 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8002972:	2302      	movs	r3, #2
 8002974:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002976:	e0e9      	b.n	8002b4c <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d002      	beq.n	8002984 <HAL_SPI_Receive+0x7e>
 800297e:	88fb      	ldrh	r3, [r7, #6]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d102      	bne.n	800298a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002988:	e0e0      	b.n	8002b4c <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2204      	movs	r2, #4
 800298e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2200      	movs	r2, #0
 8002996:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	68ba      	ldr	r2, [r7, #8]
 800299c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	88fa      	ldrh	r2, [r7, #6]
 80029a2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	88fa      	ldrh	r2, [r7, #6]
 80029aa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2200      	movs	r2, #0
 80029b2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2200      	movs	r2, #0
 80029b8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2200      	movs	r2, #0
 80029be:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2200      	movs	r2, #0
 80029c4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2200      	movs	r2, #0
 80029ca:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80029d4:	d908      	bls.n	80029e8 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	685a      	ldr	r2, [r3, #4]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	e007      	b.n	80029f8 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	685a      	ldr	r2, [r3, #4]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80029f6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a00:	d10f      	bne.n	8002a22 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a10:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002a20:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a2c:	2b40      	cmp	r3, #64	; 0x40
 8002a2e:	d007      	beq.n	8002a40 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a3e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002a48:	d867      	bhi.n	8002b1a <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002a4a:	e030      	b.n	8002aae <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f003 0301 	and.w	r3, r3, #1
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d117      	bne.n	8002a8a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f103 020c 	add.w	r2, r3, #12
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a66:	7812      	ldrb	r2, [r2, #0]
 8002a68:	b2d2      	uxtb	r2, r2
 8002a6a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a70:	1c5a      	adds	r2, r3, #1
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002a7c:	b29b      	uxth	r3, r3
 8002a7e:	3b01      	subs	r3, #1
 8002a80:	b29a      	uxth	r2, r3
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8002a88:	e011      	b.n	8002aae <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a8a:	f7fe fa1b 	bl	8000ec4 <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	683a      	ldr	r2, [r7, #0]
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d803      	bhi.n	8002aa2 <HAL_SPI_Receive+0x19c>
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aa0:	d102      	bne.n	8002aa8 <HAL_SPI_Receive+0x1a2>
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d102      	bne.n	8002aae <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002aac:	e04e      	b.n	8002b4c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002ab4:	b29b      	uxth	r3, r3
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1c8      	bne.n	8002a4c <HAL_SPI_Receive+0x146>
 8002aba:	e034      	b.n	8002b26 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	f003 0301 	and.w	r3, r3, #1
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d115      	bne.n	8002af6 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	68da      	ldr	r2, [r3, #12]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad4:	b292      	uxth	r2, r2
 8002ad6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002adc:	1c9a      	adds	r2, r3, #2
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	3b01      	subs	r3, #1
 8002aec:	b29a      	uxth	r2, r3
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8002af4:	e011      	b.n	8002b1a <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002af6:	f7fe f9e5 	bl	8000ec4 <HAL_GetTick>
 8002afa:	4602      	mov	r2, r0
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	683a      	ldr	r2, [r7, #0]
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d803      	bhi.n	8002b0e <HAL_SPI_Receive+0x208>
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b0c:	d102      	bne.n	8002b14 <HAL_SPI_Receive+0x20e>
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d102      	bne.n	8002b1a <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002b18:	e018      	b.n	8002b4c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d1ca      	bne.n	8002abc <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	6839      	ldr	r1, [r7, #0]
 8002b2a:	68f8      	ldr	r0, [r7, #12]
 8002b2c:	f000 fb4c 	bl	80031c8 <SPI_EndRxTransaction>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d002      	beq.n	8002b3c <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2220      	movs	r2, #32
 8002b3a:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d002      	beq.n	8002b4a <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	75fb      	strb	r3, [r7, #23]
 8002b48:	e000      	b.n	8002b4c <HAL_SPI_Receive+0x246>
  }

error :
 8002b4a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002b5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3718      	adds	r7, #24
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b08a      	sub	sp, #40	; 0x28
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	60f8      	str	r0, [r7, #12]
 8002b6e:	60b9      	str	r1, [r7, #8]
 8002b70:	607a      	str	r2, [r7, #4]
 8002b72:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002b74:	2301      	movs	r3, #1
 8002b76:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d101      	bne.n	8002b8c <HAL_SPI_TransmitReceive+0x26>
 8002b88:	2302      	movs	r3, #2
 8002b8a:	e1fb      	b.n	8002f84 <HAL_SPI_TransmitReceive+0x41e>
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b94:	f7fe f996 	bl	8000ec4 <HAL_GetTick>
 8002b98:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002ba0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002ba8:	887b      	ldrh	r3, [r7, #2]
 8002baa:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8002bac:	887b      	ldrh	r3, [r7, #2]
 8002bae:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002bb0:	7efb      	ldrb	r3, [r7, #27]
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d00e      	beq.n	8002bd4 <HAL_SPI_TransmitReceive+0x6e>
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002bbc:	d106      	bne.n	8002bcc <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d102      	bne.n	8002bcc <HAL_SPI_TransmitReceive+0x66>
 8002bc6:	7efb      	ldrb	r3, [r7, #27]
 8002bc8:	2b04      	cmp	r3, #4
 8002bca:	d003      	beq.n	8002bd4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8002bcc:	2302      	movs	r3, #2
 8002bce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002bd2:	e1cd      	b.n	8002f70 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d005      	beq.n	8002be6 <HAL_SPI_TransmitReceive+0x80>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d002      	beq.n	8002be6 <HAL_SPI_TransmitReceive+0x80>
 8002be0:	887b      	ldrh	r3, [r7, #2]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d103      	bne.n	8002bee <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002bec:	e1c0      	b.n	8002f70 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b04      	cmp	r3, #4
 8002bf8:	d003      	beq.n	8002c02 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2205      	movs	r2, #5
 8002bfe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2200      	movs	r2, #0
 8002c06:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	887a      	ldrh	r2, [r7, #2]
 8002c12:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	887a      	ldrh	r2, [r7, #2]
 8002c1a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	68ba      	ldr	r2, [r7, #8]
 8002c22:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	887a      	ldrh	r2, [r7, #2]
 8002c28:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	887a      	ldrh	r2, [r7, #2]
 8002c2e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2200      	movs	r2, #0
 8002c34:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002c44:	d802      	bhi.n	8002c4c <HAL_SPI_TransmitReceive+0xe6>
 8002c46:	8a3b      	ldrh	r3, [r7, #16]
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d908      	bls.n	8002c5e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	685a      	ldr	r2, [r3, #4]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002c5a:	605a      	str	r2, [r3, #4]
 8002c5c:	e007      	b.n	8002c6e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	685a      	ldr	r2, [r3, #4]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002c6c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c78:	2b40      	cmp	r3, #64	; 0x40
 8002c7a:	d007      	beq.n	8002c8c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c8a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002c94:	d97c      	bls.n	8002d90 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d002      	beq.n	8002ca4 <HAL_SPI_TransmitReceive+0x13e>
 8002c9e:	8a7b      	ldrh	r3, [r7, #18]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d169      	bne.n	8002d78 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ca8:	881a      	ldrh	r2, [r3, #0]
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cb4:	1c9a      	adds	r2, r3, #2
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	3b01      	subs	r3, #1
 8002cc2:	b29a      	uxth	r2, r3
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002cc8:	e056      	b.n	8002d78 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f003 0302 	and.w	r3, r3, #2
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d11b      	bne.n	8002d10 <HAL_SPI_TransmitReceive+0x1aa>
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d016      	beq.n	8002d10 <HAL_SPI_TransmitReceive+0x1aa>
 8002ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d113      	bne.n	8002d10 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cec:	881a      	ldrh	r2, [r3, #0]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cf8:	1c9a      	adds	r2, r3, #2
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d02:	b29b      	uxth	r3, r3
 8002d04:	3b01      	subs	r3, #1
 8002d06:	b29a      	uxth	r2, r3
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d11c      	bne.n	8002d58 <HAL_SPI_TransmitReceive+0x1f2>
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002d24:	b29b      	uxth	r3, r3
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d016      	beq.n	8002d58 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68da      	ldr	r2, [r3, #12]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d34:	b292      	uxth	r2, r2
 8002d36:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3c:	1c9a      	adds	r2, r3, #2
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002d48:	b29b      	uxth	r3, r3
 8002d4a:	3b01      	subs	r3, #1
 8002d4c:	b29a      	uxth	r2, r3
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002d54:	2301      	movs	r3, #1
 8002d56:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002d58:	f7fe f8b4 	bl	8000ec4 <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d807      	bhi.n	8002d78 <HAL_SPI_TransmitReceive+0x212>
 8002d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d6e:	d003      	beq.n	8002d78 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8002d70:	2303      	movs	r3, #3
 8002d72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002d76:	e0fb      	b.n	8002f70 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d1a3      	bne.n	8002cca <HAL_SPI_TransmitReceive+0x164>
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d19d      	bne.n	8002cca <HAL_SPI_TransmitReceive+0x164>
 8002d8e:	e0df      	b.n	8002f50 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d003      	beq.n	8002da0 <HAL_SPI_TransmitReceive+0x23a>
 8002d98:	8a7b      	ldrh	r3, [r7, #18]
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	f040 80cb 	bne.w	8002f36 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002da4:	b29b      	uxth	r3, r3
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d912      	bls.n	8002dd0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dae:	881a      	ldrh	r2, [r3, #0]
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dba:	1c9a      	adds	r2, r3, #2
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	3b02      	subs	r3, #2
 8002dc8:	b29a      	uxth	r2, r3
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002dce:	e0b2      	b.n	8002f36 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	330c      	adds	r3, #12
 8002dda:	7812      	ldrb	r2, [r2, #0]
 8002ddc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002de2:	1c5a      	adds	r2, r3, #1
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	3b01      	subs	r3, #1
 8002df0:	b29a      	uxth	r2, r3
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002df6:	e09e      	b.n	8002f36 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 0302 	and.w	r3, r3, #2
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d134      	bne.n	8002e70 <HAL_SPI_TransmitReceive+0x30a>
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d02f      	beq.n	8002e70 <HAL_SPI_TransmitReceive+0x30a>
 8002e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d12c      	bne.n	8002e70 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d912      	bls.n	8002e46 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e24:	881a      	ldrh	r2, [r3, #0]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e30:	1c9a      	adds	r2, r3, #2
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	3b02      	subs	r3, #2
 8002e3e:	b29a      	uxth	r2, r3
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002e44:	e012      	b.n	8002e6c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	330c      	adds	r3, #12
 8002e50:	7812      	ldrb	r2, [r2, #0]
 8002e52:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e58:	1c5a      	adds	r2, r3, #1
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	3b01      	subs	r3, #1
 8002e66:	b29a      	uxth	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d148      	bne.n	8002f10 <HAL_SPI_TransmitReceive+0x3aa>
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d042      	beq.n	8002f10 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d923      	bls.n	8002ede <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	68da      	ldr	r2, [r3, #12]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea0:	b292      	uxth	r2, r2
 8002ea2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea8:	1c9a      	adds	r2, r3, #2
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	3b02      	subs	r3, #2
 8002eb8:	b29a      	uxth	r2, r3
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002ec6:	b29b      	uxth	r3, r3
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d81f      	bhi.n	8002f0c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	685a      	ldr	r2, [r3, #4]
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002eda:	605a      	str	r2, [r3, #4]
 8002edc:	e016      	b.n	8002f0c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f103 020c 	add.w	r2, r3, #12
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eea:	7812      	ldrb	r2, [r2, #0]
 8002eec:	b2d2      	uxtb	r2, r2
 8002eee:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef4:	1c5a      	adds	r2, r3, #1
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	3b01      	subs	r3, #1
 8002f04:	b29a      	uxth	r2, r3
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002f10:	f7fd ffd8 	bl	8000ec4 <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d803      	bhi.n	8002f28 <HAL_SPI_TransmitReceive+0x3c2>
 8002f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f26:	d102      	bne.n	8002f2e <HAL_SPI_TransmitReceive+0x3c8>
 8002f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d103      	bne.n	8002f36 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002f34:	e01c      	b.n	8002f70 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	f47f af5b 	bne.w	8002df8 <HAL_SPI_TransmitReceive+0x292>
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002f48:	b29b      	uxth	r3, r3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	f47f af54 	bne.w	8002df8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f50:	69fa      	ldr	r2, [r7, #28]
 8002f52:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002f54:	68f8      	ldr	r0, [r7, #12]
 8002f56:	f000 f98f 	bl	8003278 <SPI_EndRxTxTransaction>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d006      	beq.n	8002f6e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2220      	movs	r2, #32
 8002f6a:	661a      	str	r2, [r3, #96]	; 0x60
 8002f6c:	e000      	b.n	8002f70 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8002f6e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002f80:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3728      	adds	r7, #40	; 0x28
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b088      	sub	sp, #32
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	603b      	str	r3, [r7, #0]
 8002f98:	4613      	mov	r3, r2
 8002f9a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002f9c:	f7fd ff92 	bl	8000ec4 <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fa4:	1a9b      	subs	r3, r3, r2
 8002fa6:	683a      	ldr	r2, [r7, #0]
 8002fa8:	4413      	add	r3, r2
 8002faa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002fac:	f7fd ff8a 	bl	8000ec4 <HAL_GetTick>
 8002fb0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002fb2:	4b39      	ldr	r3, [pc, #228]	; (8003098 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	015b      	lsls	r3, r3, #5
 8002fb8:	0d1b      	lsrs	r3, r3, #20
 8002fba:	69fa      	ldr	r2, [r7, #28]
 8002fbc:	fb02 f303 	mul.w	r3, r2, r3
 8002fc0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002fc2:	e054      	b.n	800306e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fca:	d050      	beq.n	800306e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002fcc:	f7fd ff7a 	bl	8000ec4 <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	69fa      	ldr	r2, [r7, #28]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d902      	bls.n	8002fe2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d13d      	bne.n	800305e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	685a      	ldr	r2, [r3, #4]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002ff0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ffa:	d111      	bne.n	8003020 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003004:	d004      	beq.n	8003010 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800300e:	d107      	bne.n	8003020 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800301e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003024:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003028:	d10f      	bne.n	800304a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003038:	601a      	str	r2, [r3, #0]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003048:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2201      	movs	r2, #1
 800304e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e017      	b.n	800308e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d101      	bne.n	8003068 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003064:	2300      	movs	r3, #0
 8003066:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	3b01      	subs	r3, #1
 800306c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689a      	ldr	r2, [r3, #8]
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	4013      	ands	r3, r2
 8003078:	68ba      	ldr	r2, [r7, #8]
 800307a:	429a      	cmp	r2, r3
 800307c:	bf0c      	ite	eq
 800307e:	2301      	moveq	r3, #1
 8003080:	2300      	movne	r3, #0
 8003082:	b2db      	uxtb	r3, r3
 8003084:	461a      	mov	r2, r3
 8003086:	79fb      	ldrb	r3, [r7, #7]
 8003088:	429a      	cmp	r2, r3
 800308a:	d19b      	bne.n	8002fc4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3720      	adds	r7, #32
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	20000000 	.word	0x20000000

0800309c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b08a      	sub	sp, #40	; 0x28
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	607a      	str	r2, [r7, #4]
 80030a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80030aa:	2300      	movs	r3, #0
 80030ac:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80030ae:	f7fd ff09 	bl	8000ec4 <HAL_GetTick>
 80030b2:	4602      	mov	r2, r0
 80030b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030b6:	1a9b      	subs	r3, r3, r2
 80030b8:	683a      	ldr	r2, [r7, #0]
 80030ba:	4413      	add	r3, r2
 80030bc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80030be:	f7fd ff01 	bl	8000ec4 <HAL_GetTick>
 80030c2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	330c      	adds	r3, #12
 80030ca:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80030cc:	4b3d      	ldr	r3, [pc, #244]	; (80031c4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	4613      	mov	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	4413      	add	r3, r2
 80030d6:	00da      	lsls	r2, r3, #3
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	0d1b      	lsrs	r3, r3, #20
 80030dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030de:	fb02 f303 	mul.w	r3, r2, r3
 80030e2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80030e4:	e060      	b.n	80031a8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80030ec:	d107      	bne.n	80030fe <SPI_WaitFifoStateUntilTimeout+0x62>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d104      	bne.n	80030fe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80030fc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003104:	d050      	beq.n	80031a8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003106:	f7fd fedd 	bl	8000ec4 <HAL_GetTick>
 800310a:	4602      	mov	r2, r0
 800310c:	6a3b      	ldr	r3, [r7, #32]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003112:	429a      	cmp	r2, r3
 8003114:	d902      	bls.n	800311c <SPI_WaitFifoStateUntilTimeout+0x80>
 8003116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003118:	2b00      	cmp	r3, #0
 800311a:	d13d      	bne.n	8003198 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	685a      	ldr	r2, [r3, #4]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800312a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003134:	d111      	bne.n	800315a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800313e:	d004      	beq.n	800314a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003148:	d107      	bne.n	800315a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003158:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800315e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003162:	d10f      	bne.n	8003184 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003172:	601a      	str	r2, [r3, #0]
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003182:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2200      	movs	r2, #0
 8003190:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003194:	2303      	movs	r3, #3
 8003196:	e010      	b.n	80031ba <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d101      	bne.n	80031a2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800319e:	2300      	movs	r3, #0
 80031a0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80031a2:	69bb      	ldr	r3, [r7, #24]
 80031a4:	3b01      	subs	r3, #1
 80031a6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	689a      	ldr	r2, [r3, #8]
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	4013      	ands	r3, r2
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d196      	bne.n	80030e6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3728      	adds	r7, #40	; 0x28
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	20000000 	.word	0x20000000

080031c8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b086      	sub	sp, #24
 80031cc:	af02      	add	r7, sp, #8
 80031ce:	60f8      	str	r0, [r7, #12]
 80031d0:	60b9      	str	r1, [r7, #8]
 80031d2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80031dc:	d111      	bne.n	8003202 <SPI_EndRxTransaction+0x3a>
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031e6:	d004      	beq.n	80031f2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031f0:	d107      	bne.n	8003202 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003200:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	9300      	str	r3, [sp, #0]
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	2200      	movs	r2, #0
 800320a:	2180      	movs	r1, #128	; 0x80
 800320c:	68f8      	ldr	r0, [r7, #12]
 800320e:	f7ff febd 	bl	8002f8c <SPI_WaitFlagStateUntilTimeout>
 8003212:	4603      	mov	r3, r0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d007      	beq.n	8003228 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800321c:	f043 0220 	orr.w	r2, r3, #32
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003224:	2303      	movs	r3, #3
 8003226:	e023      	b.n	8003270 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003230:	d11d      	bne.n	800326e <SPI_EndRxTransaction+0xa6>
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800323a:	d004      	beq.n	8003246 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003244:	d113      	bne.n	800326e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	9300      	str	r3, [sp, #0]
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	2200      	movs	r2, #0
 800324e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003252:	68f8      	ldr	r0, [r7, #12]
 8003254:	f7ff ff22 	bl	800309c <SPI_WaitFifoStateUntilTimeout>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d007      	beq.n	800326e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003262:	f043 0220 	orr.w	r2, r3, #32
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e000      	b.n	8003270 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800326e:	2300      	movs	r3, #0
}
 8003270:	4618      	mov	r0, r3
 8003272:	3710      	adds	r7, #16
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b086      	sub	sp, #24
 800327c:	af02      	add	r7, sp, #8
 800327e:	60f8      	str	r0, [r7, #12]
 8003280:	60b9      	str	r1, [r7, #8]
 8003282:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	9300      	str	r3, [sp, #0]
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	2200      	movs	r2, #0
 800328c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003290:	68f8      	ldr	r0, [r7, #12]
 8003292:	f7ff ff03 	bl	800309c <SPI_WaitFifoStateUntilTimeout>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d007      	beq.n	80032ac <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032a0:	f043 0220 	orr.w	r2, r3, #32
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80032a8:	2303      	movs	r3, #3
 80032aa:	e027      	b.n	80032fc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	9300      	str	r3, [sp, #0]
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	2200      	movs	r2, #0
 80032b4:	2180      	movs	r1, #128	; 0x80
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f7ff fe68 	bl	8002f8c <SPI_WaitFlagStateUntilTimeout>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d007      	beq.n	80032d2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032c6:	f043 0220 	orr.w	r2, r3, #32
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e014      	b.n	80032fc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	9300      	str	r3, [sp, #0]
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	2200      	movs	r2, #0
 80032da:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f7ff fedc 	bl	800309c <SPI_WaitFifoStateUntilTimeout>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d007      	beq.n	80032fa <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032ee:	f043 0220 	orr.w	r2, r3, #32
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80032f6:	2303      	movs	r3, #3
 80032f8:	e000      	b.n	80032fc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80032fa:	2300      	movs	r3, #0
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3710      	adds	r7, #16
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d101      	bne.n	8003316 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e040      	b.n	8003398 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800331a:	2b00      	cmp	r3, #0
 800331c:	d106      	bne.n	800332c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f7fd fb78 	bl	8000a1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2224      	movs	r2, #36	; 0x24
 8003330:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f022 0201 	bic.w	r2, r2, #1
 8003340:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f000 f8c0 	bl	80034c8 <UART_SetConfig>
 8003348:	4603      	mov	r3, r0
 800334a:	2b01      	cmp	r3, #1
 800334c:	d101      	bne.n	8003352 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e022      	b.n	8003398 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003356:	2b00      	cmp	r3, #0
 8003358:	d002      	beq.n	8003360 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 fb0e 	bl	800397c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	685a      	ldr	r2, [r3, #4]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800336e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	689a      	ldr	r2, [r3, #8]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800337e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f042 0201 	orr.w	r2, r2, #1
 800338e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 fb95 	bl	8003ac0 <UART_CheckIdleState>
 8003396:	4603      	mov	r3, r0
}
 8003398:	4618      	mov	r0, r3
 800339a:	3708      	adds	r7, #8
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b08a      	sub	sp, #40	; 0x28
 80033a4:	af02      	add	r7, sp, #8
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	603b      	str	r3, [r7, #0]
 80033ac:	4613      	mov	r3, r2
 80033ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033b4:	2b20      	cmp	r3, #32
 80033b6:	f040 8082 	bne.w	80034be <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d002      	beq.n	80033c6 <HAL_UART_Transmit+0x26>
 80033c0:	88fb      	ldrh	r3, [r7, #6]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d101      	bne.n	80033ca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e07a      	b.n	80034c0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d101      	bne.n	80033d8 <HAL_UART_Transmit+0x38>
 80033d4:	2302      	movs	r3, #2
 80033d6:	e073      	b.n	80034c0 <HAL_UART_Transmit+0x120>
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2201      	movs	r2, #1
 80033dc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2221      	movs	r2, #33	; 0x21
 80033ec:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033ee:	f7fd fd69 	bl	8000ec4 <HAL_GetTick>
 80033f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	88fa      	ldrh	r2, [r7, #6]
 80033f8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	88fa      	ldrh	r2, [r7, #6]
 8003400:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800340c:	d108      	bne.n	8003420 <HAL_UART_Transmit+0x80>
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d104      	bne.n	8003420 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003416:	2300      	movs	r3, #0
 8003418:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	61bb      	str	r3, [r7, #24]
 800341e:	e003      	b.n	8003428 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003424:	2300      	movs	r3, #0
 8003426:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2200      	movs	r2, #0
 800342c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003430:	e02d      	b.n	800348e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	9300      	str	r3, [sp, #0]
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	2200      	movs	r2, #0
 800343a:	2180      	movs	r1, #128	; 0x80
 800343c:	68f8      	ldr	r0, [r7, #12]
 800343e:	f000 fb88 	bl	8003b52 <UART_WaitOnFlagUntilTimeout>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d001      	beq.n	800344c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e039      	b.n	80034c0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d10b      	bne.n	800346a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	881a      	ldrh	r2, [r3, #0]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800345e:	b292      	uxth	r2, r2
 8003460:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	3302      	adds	r3, #2
 8003466:	61bb      	str	r3, [r7, #24]
 8003468:	e008      	b.n	800347c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	781a      	ldrb	r2, [r3, #0]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	b292      	uxth	r2, r2
 8003474:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	3301      	adds	r3, #1
 800347a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003482:	b29b      	uxth	r3, r3
 8003484:	3b01      	subs	r3, #1
 8003486:	b29a      	uxth	r2, r3
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003494:	b29b      	uxth	r3, r3
 8003496:	2b00      	cmp	r3, #0
 8003498:	d1cb      	bne.n	8003432 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	9300      	str	r3, [sp, #0]
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	2200      	movs	r2, #0
 80034a2:	2140      	movs	r1, #64	; 0x40
 80034a4:	68f8      	ldr	r0, [r7, #12]
 80034a6:	f000 fb54 	bl	8003b52 <UART_WaitOnFlagUntilTimeout>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d001      	beq.n	80034b4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e005      	b.n	80034c0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2220      	movs	r2, #32
 80034b8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80034ba:	2300      	movs	r3, #0
 80034bc:	e000      	b.n	80034c0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80034be:	2302      	movs	r3, #2
  }
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3720      	adds	r7, #32
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034cc:	b08a      	sub	sp, #40	; 0x28
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80034d2:	2300      	movs	r3, #0
 80034d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	689a      	ldr	r2, [r3, #8]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	691b      	ldr	r3, [r3, #16]
 80034e0:	431a      	orrs	r2, r3
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	695b      	ldr	r3, [r3, #20]
 80034e6:	431a      	orrs	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	69db      	ldr	r3, [r3, #28]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	4b9e      	ldr	r3, [pc, #632]	; (8003770 <UART_SetConfig+0x2a8>)
 80034f8:	4013      	ands	r3, r2
 80034fa:	68fa      	ldr	r2, [r7, #12]
 80034fc:	6812      	ldr	r2, [r2, #0]
 80034fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003500:	430b      	orrs	r3, r1
 8003502:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	68da      	ldr	r2, [r3, #12]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	430a      	orrs	r2, r1
 8003518:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	699b      	ldr	r3, [r3, #24]
 800351e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a93      	ldr	r2, [pc, #588]	; (8003774 <UART_SetConfig+0x2ac>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d004      	beq.n	8003534 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6a1b      	ldr	r3, [r3, #32]
 800352e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003530:	4313      	orrs	r3, r2
 8003532:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003544:	430a      	orrs	r2, r1
 8003546:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a8a      	ldr	r2, [pc, #552]	; (8003778 <UART_SetConfig+0x2b0>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d126      	bne.n	80035a0 <UART_SetConfig+0xd8>
 8003552:	4b8a      	ldr	r3, [pc, #552]	; (800377c <UART_SetConfig+0x2b4>)
 8003554:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003558:	f003 0303 	and.w	r3, r3, #3
 800355c:	2b03      	cmp	r3, #3
 800355e:	d81b      	bhi.n	8003598 <UART_SetConfig+0xd0>
 8003560:	a201      	add	r2, pc, #4	; (adr r2, 8003568 <UART_SetConfig+0xa0>)
 8003562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003566:	bf00      	nop
 8003568:	08003579 	.word	0x08003579
 800356c:	08003589 	.word	0x08003589
 8003570:	08003581 	.word	0x08003581
 8003574:	08003591 	.word	0x08003591
 8003578:	2301      	movs	r3, #1
 800357a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800357e:	e0ab      	b.n	80036d8 <UART_SetConfig+0x210>
 8003580:	2302      	movs	r3, #2
 8003582:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003586:	e0a7      	b.n	80036d8 <UART_SetConfig+0x210>
 8003588:	2304      	movs	r3, #4
 800358a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800358e:	e0a3      	b.n	80036d8 <UART_SetConfig+0x210>
 8003590:	2308      	movs	r3, #8
 8003592:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003596:	e09f      	b.n	80036d8 <UART_SetConfig+0x210>
 8003598:	2310      	movs	r3, #16
 800359a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800359e:	e09b      	b.n	80036d8 <UART_SetConfig+0x210>
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a76      	ldr	r2, [pc, #472]	; (8003780 <UART_SetConfig+0x2b8>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d138      	bne.n	800361c <UART_SetConfig+0x154>
 80035aa:	4b74      	ldr	r3, [pc, #464]	; (800377c <UART_SetConfig+0x2b4>)
 80035ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035b0:	f003 030c 	and.w	r3, r3, #12
 80035b4:	2b0c      	cmp	r3, #12
 80035b6:	d82d      	bhi.n	8003614 <UART_SetConfig+0x14c>
 80035b8:	a201      	add	r2, pc, #4	; (adr r2, 80035c0 <UART_SetConfig+0xf8>)
 80035ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035be:	bf00      	nop
 80035c0:	080035f5 	.word	0x080035f5
 80035c4:	08003615 	.word	0x08003615
 80035c8:	08003615 	.word	0x08003615
 80035cc:	08003615 	.word	0x08003615
 80035d0:	08003605 	.word	0x08003605
 80035d4:	08003615 	.word	0x08003615
 80035d8:	08003615 	.word	0x08003615
 80035dc:	08003615 	.word	0x08003615
 80035e0:	080035fd 	.word	0x080035fd
 80035e4:	08003615 	.word	0x08003615
 80035e8:	08003615 	.word	0x08003615
 80035ec:	08003615 	.word	0x08003615
 80035f0:	0800360d 	.word	0x0800360d
 80035f4:	2300      	movs	r3, #0
 80035f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035fa:	e06d      	b.n	80036d8 <UART_SetConfig+0x210>
 80035fc:	2302      	movs	r3, #2
 80035fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003602:	e069      	b.n	80036d8 <UART_SetConfig+0x210>
 8003604:	2304      	movs	r3, #4
 8003606:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800360a:	e065      	b.n	80036d8 <UART_SetConfig+0x210>
 800360c:	2308      	movs	r3, #8
 800360e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003612:	e061      	b.n	80036d8 <UART_SetConfig+0x210>
 8003614:	2310      	movs	r3, #16
 8003616:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800361a:	e05d      	b.n	80036d8 <UART_SetConfig+0x210>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a58      	ldr	r2, [pc, #352]	; (8003784 <UART_SetConfig+0x2bc>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d125      	bne.n	8003672 <UART_SetConfig+0x1aa>
 8003626:	4b55      	ldr	r3, [pc, #340]	; (800377c <UART_SetConfig+0x2b4>)
 8003628:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800362c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003630:	2b30      	cmp	r3, #48	; 0x30
 8003632:	d016      	beq.n	8003662 <UART_SetConfig+0x19a>
 8003634:	2b30      	cmp	r3, #48	; 0x30
 8003636:	d818      	bhi.n	800366a <UART_SetConfig+0x1a2>
 8003638:	2b20      	cmp	r3, #32
 800363a:	d00a      	beq.n	8003652 <UART_SetConfig+0x18a>
 800363c:	2b20      	cmp	r3, #32
 800363e:	d814      	bhi.n	800366a <UART_SetConfig+0x1a2>
 8003640:	2b00      	cmp	r3, #0
 8003642:	d002      	beq.n	800364a <UART_SetConfig+0x182>
 8003644:	2b10      	cmp	r3, #16
 8003646:	d008      	beq.n	800365a <UART_SetConfig+0x192>
 8003648:	e00f      	b.n	800366a <UART_SetConfig+0x1a2>
 800364a:	2300      	movs	r3, #0
 800364c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003650:	e042      	b.n	80036d8 <UART_SetConfig+0x210>
 8003652:	2302      	movs	r3, #2
 8003654:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003658:	e03e      	b.n	80036d8 <UART_SetConfig+0x210>
 800365a:	2304      	movs	r3, #4
 800365c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003660:	e03a      	b.n	80036d8 <UART_SetConfig+0x210>
 8003662:	2308      	movs	r3, #8
 8003664:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003668:	e036      	b.n	80036d8 <UART_SetConfig+0x210>
 800366a:	2310      	movs	r3, #16
 800366c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003670:	e032      	b.n	80036d8 <UART_SetConfig+0x210>
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a3f      	ldr	r2, [pc, #252]	; (8003774 <UART_SetConfig+0x2ac>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d12a      	bne.n	80036d2 <UART_SetConfig+0x20a>
 800367c:	4b3f      	ldr	r3, [pc, #252]	; (800377c <UART_SetConfig+0x2b4>)
 800367e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003682:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003686:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800368a:	d01a      	beq.n	80036c2 <UART_SetConfig+0x1fa>
 800368c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003690:	d81b      	bhi.n	80036ca <UART_SetConfig+0x202>
 8003692:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003696:	d00c      	beq.n	80036b2 <UART_SetConfig+0x1ea>
 8003698:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800369c:	d815      	bhi.n	80036ca <UART_SetConfig+0x202>
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d003      	beq.n	80036aa <UART_SetConfig+0x1e2>
 80036a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036a6:	d008      	beq.n	80036ba <UART_SetConfig+0x1f2>
 80036a8:	e00f      	b.n	80036ca <UART_SetConfig+0x202>
 80036aa:	2300      	movs	r3, #0
 80036ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036b0:	e012      	b.n	80036d8 <UART_SetConfig+0x210>
 80036b2:	2302      	movs	r3, #2
 80036b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036b8:	e00e      	b.n	80036d8 <UART_SetConfig+0x210>
 80036ba:	2304      	movs	r3, #4
 80036bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036c0:	e00a      	b.n	80036d8 <UART_SetConfig+0x210>
 80036c2:	2308      	movs	r3, #8
 80036c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036c8:	e006      	b.n	80036d8 <UART_SetConfig+0x210>
 80036ca:	2310      	movs	r3, #16
 80036cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036d0:	e002      	b.n	80036d8 <UART_SetConfig+0x210>
 80036d2:	2310      	movs	r3, #16
 80036d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a25      	ldr	r2, [pc, #148]	; (8003774 <UART_SetConfig+0x2ac>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	f040 808a 	bne.w	80037f8 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80036e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80036e8:	2b08      	cmp	r3, #8
 80036ea:	d824      	bhi.n	8003736 <UART_SetConfig+0x26e>
 80036ec:	a201      	add	r2, pc, #4	; (adr r2, 80036f4 <UART_SetConfig+0x22c>)
 80036ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036f2:	bf00      	nop
 80036f4:	08003719 	.word	0x08003719
 80036f8:	08003737 	.word	0x08003737
 80036fc:	08003721 	.word	0x08003721
 8003700:	08003737 	.word	0x08003737
 8003704:	08003727 	.word	0x08003727
 8003708:	08003737 	.word	0x08003737
 800370c:	08003737 	.word	0x08003737
 8003710:	08003737 	.word	0x08003737
 8003714:	0800372f 	.word	0x0800372f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003718:	f7fe fcd2 	bl	80020c0 <HAL_RCC_GetPCLK1Freq>
 800371c:	61f8      	str	r0, [r7, #28]
        break;
 800371e:	e010      	b.n	8003742 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003720:	4b19      	ldr	r3, [pc, #100]	; (8003788 <UART_SetConfig+0x2c0>)
 8003722:	61fb      	str	r3, [r7, #28]
        break;
 8003724:	e00d      	b.n	8003742 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003726:	f7fe fc33 	bl	8001f90 <HAL_RCC_GetSysClockFreq>
 800372a:	61f8      	str	r0, [r7, #28]
        break;
 800372c:	e009      	b.n	8003742 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800372e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003732:	61fb      	str	r3, [r7, #28]
        break;
 8003734:	e005      	b.n	8003742 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8003736:	2300      	movs	r3, #0
 8003738:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003740:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	2b00      	cmp	r3, #0
 8003746:	f000 8109 	beq.w	800395c <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	685a      	ldr	r2, [r3, #4]
 800374e:	4613      	mov	r3, r2
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	4413      	add	r3, r2
 8003754:	69fa      	ldr	r2, [r7, #28]
 8003756:	429a      	cmp	r2, r3
 8003758:	d305      	bcc.n	8003766 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003760:	69fa      	ldr	r2, [r7, #28]
 8003762:	429a      	cmp	r2, r3
 8003764:	d912      	bls.n	800378c <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800376c:	e0f6      	b.n	800395c <UART_SetConfig+0x494>
 800376e:	bf00      	nop
 8003770:	efff69f3 	.word	0xefff69f3
 8003774:	40008000 	.word	0x40008000
 8003778:	40013800 	.word	0x40013800
 800377c:	40021000 	.word	0x40021000
 8003780:	40004400 	.word	0x40004400
 8003784:	40004800 	.word	0x40004800
 8003788:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	2200      	movs	r2, #0
 8003790:	461c      	mov	r4, r3
 8003792:	4615      	mov	r5, r2
 8003794:	f04f 0200 	mov.w	r2, #0
 8003798:	f04f 0300 	mov.w	r3, #0
 800379c:	022b      	lsls	r3, r5, #8
 800379e:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80037a2:	0222      	lsls	r2, r4, #8
 80037a4:	68f9      	ldr	r1, [r7, #12]
 80037a6:	6849      	ldr	r1, [r1, #4]
 80037a8:	0849      	lsrs	r1, r1, #1
 80037aa:	2000      	movs	r0, #0
 80037ac:	4688      	mov	r8, r1
 80037ae:	4681      	mov	r9, r0
 80037b0:	eb12 0a08 	adds.w	sl, r2, r8
 80037b4:	eb43 0b09 	adc.w	fp, r3, r9
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	603b      	str	r3, [r7, #0]
 80037c0:	607a      	str	r2, [r7, #4]
 80037c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80037c6:	4650      	mov	r0, sl
 80037c8:	4659      	mov	r1, fp
 80037ca:	f7fc fd51 	bl	8000270 <__aeabi_uldivmod>
 80037ce:	4602      	mov	r2, r0
 80037d0:	460b      	mov	r3, r1
 80037d2:	4613      	mov	r3, r2
 80037d4:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80037d6:	69bb      	ldr	r3, [r7, #24]
 80037d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037dc:	d308      	bcc.n	80037f0 <UART_SetConfig+0x328>
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037e4:	d204      	bcs.n	80037f0 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	69ba      	ldr	r2, [r7, #24]
 80037ec:	60da      	str	r2, [r3, #12]
 80037ee:	e0b5      	b.n	800395c <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80037f6:	e0b1      	b.n	800395c <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	69db      	ldr	r3, [r3, #28]
 80037fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003800:	d15d      	bne.n	80038be <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8003802:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003806:	2b08      	cmp	r3, #8
 8003808:	d827      	bhi.n	800385a <UART_SetConfig+0x392>
 800380a:	a201      	add	r2, pc, #4	; (adr r2, 8003810 <UART_SetConfig+0x348>)
 800380c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003810:	08003835 	.word	0x08003835
 8003814:	0800383d 	.word	0x0800383d
 8003818:	08003845 	.word	0x08003845
 800381c:	0800385b 	.word	0x0800385b
 8003820:	0800384b 	.word	0x0800384b
 8003824:	0800385b 	.word	0x0800385b
 8003828:	0800385b 	.word	0x0800385b
 800382c:	0800385b 	.word	0x0800385b
 8003830:	08003853 	.word	0x08003853
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003834:	f7fe fc44 	bl	80020c0 <HAL_RCC_GetPCLK1Freq>
 8003838:	61f8      	str	r0, [r7, #28]
        break;
 800383a:	e014      	b.n	8003866 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800383c:	f7fe fc56 	bl	80020ec <HAL_RCC_GetPCLK2Freq>
 8003840:	61f8      	str	r0, [r7, #28]
        break;
 8003842:	e010      	b.n	8003866 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003844:	4b4c      	ldr	r3, [pc, #304]	; (8003978 <UART_SetConfig+0x4b0>)
 8003846:	61fb      	str	r3, [r7, #28]
        break;
 8003848:	e00d      	b.n	8003866 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800384a:	f7fe fba1 	bl	8001f90 <HAL_RCC_GetSysClockFreq>
 800384e:	61f8      	str	r0, [r7, #28]
        break;
 8003850:	e009      	b.n	8003866 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003852:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003856:	61fb      	str	r3, [r7, #28]
        break;
 8003858:	e005      	b.n	8003866 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800385a:	2300      	movs	r3, #0
 800385c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003864:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d077      	beq.n	800395c <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	005a      	lsls	r2, r3, #1
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	085b      	lsrs	r3, r3, #1
 8003876:	441a      	add	r2, r3
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003880:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	2b0f      	cmp	r3, #15
 8003886:	d916      	bls.n	80038b6 <UART_SetConfig+0x3ee>
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800388e:	d212      	bcs.n	80038b6 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	b29b      	uxth	r3, r3
 8003894:	f023 030f 	bic.w	r3, r3, #15
 8003898:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	085b      	lsrs	r3, r3, #1
 800389e:	b29b      	uxth	r3, r3
 80038a0:	f003 0307 	and.w	r3, r3, #7
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	8afb      	ldrh	r3, [r7, #22]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	8afa      	ldrh	r2, [r7, #22]
 80038b2:	60da      	str	r2, [r3, #12]
 80038b4:	e052      	b.n	800395c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80038bc:	e04e      	b.n	800395c <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 80038be:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80038c2:	2b08      	cmp	r3, #8
 80038c4:	d827      	bhi.n	8003916 <UART_SetConfig+0x44e>
 80038c6:	a201      	add	r2, pc, #4	; (adr r2, 80038cc <UART_SetConfig+0x404>)
 80038c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038cc:	080038f1 	.word	0x080038f1
 80038d0:	080038f9 	.word	0x080038f9
 80038d4:	08003901 	.word	0x08003901
 80038d8:	08003917 	.word	0x08003917
 80038dc:	08003907 	.word	0x08003907
 80038e0:	08003917 	.word	0x08003917
 80038e4:	08003917 	.word	0x08003917
 80038e8:	08003917 	.word	0x08003917
 80038ec:	0800390f 	.word	0x0800390f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038f0:	f7fe fbe6 	bl	80020c0 <HAL_RCC_GetPCLK1Freq>
 80038f4:	61f8      	str	r0, [r7, #28]
        break;
 80038f6:	e014      	b.n	8003922 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80038f8:	f7fe fbf8 	bl	80020ec <HAL_RCC_GetPCLK2Freq>
 80038fc:	61f8      	str	r0, [r7, #28]
        break;
 80038fe:	e010      	b.n	8003922 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003900:	4b1d      	ldr	r3, [pc, #116]	; (8003978 <UART_SetConfig+0x4b0>)
 8003902:	61fb      	str	r3, [r7, #28]
        break;
 8003904:	e00d      	b.n	8003922 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003906:	f7fe fb43 	bl	8001f90 <HAL_RCC_GetSysClockFreq>
 800390a:	61f8      	str	r0, [r7, #28]
        break;
 800390c:	e009      	b.n	8003922 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800390e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003912:	61fb      	str	r3, [r7, #28]
        break;
 8003914:	e005      	b.n	8003922 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8003916:	2300      	movs	r3, #0
 8003918:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003920:	bf00      	nop
    }

    if (pclk != 0U)
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d019      	beq.n	800395c <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	085a      	lsrs	r2, r3, #1
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	441a      	add	r2, r3
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	fbb2 f3f3 	udiv	r3, r2, r3
 800393a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	2b0f      	cmp	r3, #15
 8003940:	d909      	bls.n	8003956 <UART_SetConfig+0x48e>
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003948:	d205      	bcs.n	8003956 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	b29a      	uxth	r2, r3
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	60da      	str	r2, [r3, #12]
 8003954:	e002      	b.n	800395c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2200      	movs	r2, #0
 8003960:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2200      	movs	r2, #0
 8003966:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003968:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800396c:	4618      	mov	r0, r3
 800396e:	3728      	adds	r7, #40	; 0x28
 8003970:	46bd      	mov	sp, r7
 8003972:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003976:	bf00      	nop
 8003978:	00f42400 	.word	0x00f42400

0800397c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003988:	f003 0301 	and.w	r3, r3, #1
 800398c:	2b00      	cmp	r3, #0
 800398e:	d00a      	beq.n	80039a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	430a      	orrs	r2, r1
 80039a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039aa:	f003 0302 	and.w	r3, r3, #2
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d00a      	beq.n	80039c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	430a      	orrs	r2, r1
 80039c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039cc:	f003 0304 	and.w	r3, r3, #4
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d00a      	beq.n	80039ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	430a      	orrs	r2, r1
 80039e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ee:	f003 0308 	and.w	r3, r3, #8
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d00a      	beq.n	8003a0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a10:	f003 0310 	and.w	r3, r3, #16
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d00a      	beq.n	8003a2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a32:	f003 0320 	and.w	r3, r3, #32
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d00a      	beq.n	8003a50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	430a      	orrs	r2, r1
 8003a4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d01a      	beq.n	8003a92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a7a:	d10a      	bne.n	8003a92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00a      	beq.n	8003ab4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	605a      	str	r2, [r3, #4]
  }
}
 8003ab4:	bf00      	nop
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af02      	add	r7, sp, #8
 8003ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ad0:	f7fd f9f8 	bl	8000ec4 <HAL_GetTick>
 8003ad4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0308 	and.w	r3, r3, #8
 8003ae0:	2b08      	cmp	r3, #8
 8003ae2:	d10e      	bne.n	8003b02 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ae4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ae8:	9300      	str	r3, [sp, #0]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f000 f82d 	bl	8003b52 <UART_WaitOnFlagUntilTimeout>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d001      	beq.n	8003b02 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e023      	b.n	8003b4a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0304 	and.w	r3, r3, #4
 8003b0c:	2b04      	cmp	r3, #4
 8003b0e:	d10e      	bne.n	8003b2e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b10:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003b14:	9300      	str	r3, [sp, #0]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f000 f817 	bl	8003b52 <UART_WaitOnFlagUntilTimeout>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d001      	beq.n	8003b2e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	e00d      	b.n	8003b4a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2220      	movs	r2, #32
 8003b32:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2220      	movs	r2, #32
 8003b38:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003b48:	2300      	movs	r3, #0
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3710      	adds	r7, #16
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}

08003b52 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003b52:	b580      	push	{r7, lr}
 8003b54:	b09c      	sub	sp, #112	; 0x70
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	60f8      	str	r0, [r7, #12]
 8003b5a:	60b9      	str	r1, [r7, #8]
 8003b5c:	603b      	str	r3, [r7, #0]
 8003b5e:	4613      	mov	r3, r2
 8003b60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b62:	e0a5      	b.n	8003cb0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b6a:	f000 80a1 	beq.w	8003cb0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b6e:	f7fd f9a9 	bl	8000ec4 <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d302      	bcc.n	8003b84 <UART_WaitOnFlagUntilTimeout+0x32>
 8003b7e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d13e      	bne.n	8003c02 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003b8c:	e853 3f00 	ldrex	r3, [r3]
 8003b90:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003b92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b94:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003b98:	667b      	str	r3, [r7, #100]	; 0x64
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ba2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ba4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003ba8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003baa:	e841 2300 	strex	r3, r2, [r1]
 8003bae:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003bb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d1e6      	bne.n	8003b84 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	3308      	adds	r3, #8
 8003bbc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bc0:	e853 3f00 	ldrex	r3, [r3]
 8003bc4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bc8:	f023 0301 	bic.w	r3, r3, #1
 8003bcc:	663b      	str	r3, [r7, #96]	; 0x60
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	3308      	adds	r3, #8
 8003bd4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003bd6:	64ba      	str	r2, [r7, #72]	; 0x48
 8003bd8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bda:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003bdc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003bde:	e841 2300 	strex	r3, r2, [r1]
 8003be2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003be4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d1e5      	bne.n	8003bb6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2220      	movs	r2, #32
 8003bee:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2220      	movs	r2, #32
 8003bf4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e067      	b.n	8003cd2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0304 	and.w	r3, r3, #4
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d04f      	beq.n	8003cb0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	69db      	ldr	r3, [r3, #28]
 8003c16:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c1e:	d147      	bne.n	8003cb0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003c28:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c32:	e853 3f00 	ldrex	r3, [r3]
 8003c36:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003c3e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	461a      	mov	r2, r3
 8003c46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c48:	637b      	str	r3, [r7, #52]	; 0x34
 8003c4a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c4c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003c4e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c50:	e841 2300 	strex	r3, r2, [r1]
 8003c54:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003c56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d1e6      	bne.n	8003c2a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	3308      	adds	r3, #8
 8003c62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	e853 3f00 	ldrex	r3, [r3]
 8003c6a:	613b      	str	r3, [r7, #16]
   return(result);
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	f023 0301 	bic.w	r3, r3, #1
 8003c72:	66bb      	str	r3, [r7, #104]	; 0x68
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	3308      	adds	r3, #8
 8003c7a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003c7c:	623a      	str	r2, [r7, #32]
 8003c7e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c80:	69f9      	ldr	r1, [r7, #28]
 8003c82:	6a3a      	ldr	r2, [r7, #32]
 8003c84:	e841 2300 	strex	r3, r2, [r1]
 8003c88:	61bb      	str	r3, [r7, #24]
   return(result);
 8003c8a:	69bb      	ldr	r3, [r7, #24]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d1e5      	bne.n	8003c5c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2220      	movs	r2, #32
 8003c94:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2220      	movs	r2, #32
 8003c9a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2220      	movs	r2, #32
 8003ca0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003cac:	2303      	movs	r3, #3
 8003cae:	e010      	b.n	8003cd2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	69da      	ldr	r2, [r3, #28]
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	4013      	ands	r3, r2
 8003cba:	68ba      	ldr	r2, [r7, #8]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	bf0c      	ite	eq
 8003cc0:	2301      	moveq	r3, #1
 8003cc2:	2300      	movne	r3, #0
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	79fb      	ldrb	r3, [r7, #7]
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	f43f af4a 	beq.w	8003b64 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3770      	adds	r7, #112	; 0x70
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
	...

08003cdc <__errno>:
 8003cdc:	4b01      	ldr	r3, [pc, #4]	; (8003ce4 <__errno+0x8>)
 8003cde:	6818      	ldr	r0, [r3, #0]
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop
 8003ce4:	2000000c 	.word	0x2000000c

08003ce8 <__libc_init_array>:
 8003ce8:	b570      	push	{r4, r5, r6, lr}
 8003cea:	4d0d      	ldr	r5, [pc, #52]	; (8003d20 <__libc_init_array+0x38>)
 8003cec:	4c0d      	ldr	r4, [pc, #52]	; (8003d24 <__libc_init_array+0x3c>)
 8003cee:	1b64      	subs	r4, r4, r5
 8003cf0:	10a4      	asrs	r4, r4, #2
 8003cf2:	2600      	movs	r6, #0
 8003cf4:	42a6      	cmp	r6, r4
 8003cf6:	d109      	bne.n	8003d0c <__libc_init_array+0x24>
 8003cf8:	4d0b      	ldr	r5, [pc, #44]	; (8003d28 <__libc_init_array+0x40>)
 8003cfa:	4c0c      	ldr	r4, [pc, #48]	; (8003d2c <__libc_init_array+0x44>)
 8003cfc:	f000 ffae 	bl	8004c5c <_init>
 8003d00:	1b64      	subs	r4, r4, r5
 8003d02:	10a4      	asrs	r4, r4, #2
 8003d04:	2600      	movs	r6, #0
 8003d06:	42a6      	cmp	r6, r4
 8003d08:	d105      	bne.n	8003d16 <__libc_init_array+0x2e>
 8003d0a:	bd70      	pop	{r4, r5, r6, pc}
 8003d0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d10:	4798      	blx	r3
 8003d12:	3601      	adds	r6, #1
 8003d14:	e7ee      	b.n	8003cf4 <__libc_init_array+0xc>
 8003d16:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d1a:	4798      	blx	r3
 8003d1c:	3601      	adds	r6, #1
 8003d1e:	e7f2      	b.n	8003d06 <__libc_init_array+0x1e>
 8003d20:	08004db0 	.word	0x08004db0
 8003d24:	08004db0 	.word	0x08004db0
 8003d28:	08004db0 	.word	0x08004db0
 8003d2c:	08004db4 	.word	0x08004db4

08003d30 <memset>:
 8003d30:	4402      	add	r2, r0
 8003d32:	4603      	mov	r3, r0
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d100      	bne.n	8003d3a <memset+0xa>
 8003d38:	4770      	bx	lr
 8003d3a:	f803 1b01 	strb.w	r1, [r3], #1
 8003d3e:	e7f9      	b.n	8003d34 <memset+0x4>

08003d40 <iprintf>:
 8003d40:	b40f      	push	{r0, r1, r2, r3}
 8003d42:	4b0a      	ldr	r3, [pc, #40]	; (8003d6c <iprintf+0x2c>)
 8003d44:	b513      	push	{r0, r1, r4, lr}
 8003d46:	681c      	ldr	r4, [r3, #0]
 8003d48:	b124      	cbz	r4, 8003d54 <iprintf+0x14>
 8003d4a:	69a3      	ldr	r3, [r4, #24]
 8003d4c:	b913      	cbnz	r3, 8003d54 <iprintf+0x14>
 8003d4e:	4620      	mov	r0, r4
 8003d50:	f000 f866 	bl	8003e20 <__sinit>
 8003d54:	ab05      	add	r3, sp, #20
 8003d56:	9a04      	ldr	r2, [sp, #16]
 8003d58:	68a1      	ldr	r1, [r4, #8]
 8003d5a:	9301      	str	r3, [sp, #4]
 8003d5c:	4620      	mov	r0, r4
 8003d5e:	f000 f9bd 	bl	80040dc <_vfiprintf_r>
 8003d62:	b002      	add	sp, #8
 8003d64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d68:	b004      	add	sp, #16
 8003d6a:	4770      	bx	lr
 8003d6c:	2000000c 	.word	0x2000000c

08003d70 <std>:
 8003d70:	2300      	movs	r3, #0
 8003d72:	b510      	push	{r4, lr}
 8003d74:	4604      	mov	r4, r0
 8003d76:	e9c0 3300 	strd	r3, r3, [r0]
 8003d7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003d7e:	6083      	str	r3, [r0, #8]
 8003d80:	8181      	strh	r1, [r0, #12]
 8003d82:	6643      	str	r3, [r0, #100]	; 0x64
 8003d84:	81c2      	strh	r2, [r0, #14]
 8003d86:	6183      	str	r3, [r0, #24]
 8003d88:	4619      	mov	r1, r3
 8003d8a:	2208      	movs	r2, #8
 8003d8c:	305c      	adds	r0, #92	; 0x5c
 8003d8e:	f7ff ffcf 	bl	8003d30 <memset>
 8003d92:	4b05      	ldr	r3, [pc, #20]	; (8003da8 <std+0x38>)
 8003d94:	6263      	str	r3, [r4, #36]	; 0x24
 8003d96:	4b05      	ldr	r3, [pc, #20]	; (8003dac <std+0x3c>)
 8003d98:	62a3      	str	r3, [r4, #40]	; 0x28
 8003d9a:	4b05      	ldr	r3, [pc, #20]	; (8003db0 <std+0x40>)
 8003d9c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003d9e:	4b05      	ldr	r3, [pc, #20]	; (8003db4 <std+0x44>)
 8003da0:	6224      	str	r4, [r4, #32]
 8003da2:	6323      	str	r3, [r4, #48]	; 0x30
 8003da4:	bd10      	pop	{r4, pc}
 8003da6:	bf00      	nop
 8003da8:	08004685 	.word	0x08004685
 8003dac:	080046a7 	.word	0x080046a7
 8003db0:	080046df 	.word	0x080046df
 8003db4:	08004703 	.word	0x08004703

08003db8 <_cleanup_r>:
 8003db8:	4901      	ldr	r1, [pc, #4]	; (8003dc0 <_cleanup_r+0x8>)
 8003dba:	f000 b8af 	b.w	8003f1c <_fwalk_reent>
 8003dbe:	bf00      	nop
 8003dc0:	080049dd 	.word	0x080049dd

08003dc4 <__sfmoreglue>:
 8003dc4:	b570      	push	{r4, r5, r6, lr}
 8003dc6:	2268      	movs	r2, #104	; 0x68
 8003dc8:	1e4d      	subs	r5, r1, #1
 8003dca:	4355      	muls	r5, r2
 8003dcc:	460e      	mov	r6, r1
 8003dce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003dd2:	f000 f8e5 	bl	8003fa0 <_malloc_r>
 8003dd6:	4604      	mov	r4, r0
 8003dd8:	b140      	cbz	r0, 8003dec <__sfmoreglue+0x28>
 8003dda:	2100      	movs	r1, #0
 8003ddc:	e9c0 1600 	strd	r1, r6, [r0]
 8003de0:	300c      	adds	r0, #12
 8003de2:	60a0      	str	r0, [r4, #8]
 8003de4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003de8:	f7ff ffa2 	bl	8003d30 <memset>
 8003dec:	4620      	mov	r0, r4
 8003dee:	bd70      	pop	{r4, r5, r6, pc}

08003df0 <__sfp_lock_acquire>:
 8003df0:	4801      	ldr	r0, [pc, #4]	; (8003df8 <__sfp_lock_acquire+0x8>)
 8003df2:	f000 b8b3 	b.w	8003f5c <__retarget_lock_acquire_recursive>
 8003df6:	bf00      	nop
 8003df8:	2000017d 	.word	0x2000017d

08003dfc <__sfp_lock_release>:
 8003dfc:	4801      	ldr	r0, [pc, #4]	; (8003e04 <__sfp_lock_release+0x8>)
 8003dfe:	f000 b8ae 	b.w	8003f5e <__retarget_lock_release_recursive>
 8003e02:	bf00      	nop
 8003e04:	2000017d 	.word	0x2000017d

08003e08 <__sinit_lock_acquire>:
 8003e08:	4801      	ldr	r0, [pc, #4]	; (8003e10 <__sinit_lock_acquire+0x8>)
 8003e0a:	f000 b8a7 	b.w	8003f5c <__retarget_lock_acquire_recursive>
 8003e0e:	bf00      	nop
 8003e10:	2000017e 	.word	0x2000017e

08003e14 <__sinit_lock_release>:
 8003e14:	4801      	ldr	r0, [pc, #4]	; (8003e1c <__sinit_lock_release+0x8>)
 8003e16:	f000 b8a2 	b.w	8003f5e <__retarget_lock_release_recursive>
 8003e1a:	bf00      	nop
 8003e1c:	2000017e 	.word	0x2000017e

08003e20 <__sinit>:
 8003e20:	b510      	push	{r4, lr}
 8003e22:	4604      	mov	r4, r0
 8003e24:	f7ff fff0 	bl	8003e08 <__sinit_lock_acquire>
 8003e28:	69a3      	ldr	r3, [r4, #24]
 8003e2a:	b11b      	cbz	r3, 8003e34 <__sinit+0x14>
 8003e2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e30:	f7ff bff0 	b.w	8003e14 <__sinit_lock_release>
 8003e34:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003e38:	6523      	str	r3, [r4, #80]	; 0x50
 8003e3a:	4b13      	ldr	r3, [pc, #76]	; (8003e88 <__sinit+0x68>)
 8003e3c:	4a13      	ldr	r2, [pc, #76]	; (8003e8c <__sinit+0x6c>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	62a2      	str	r2, [r4, #40]	; 0x28
 8003e42:	42a3      	cmp	r3, r4
 8003e44:	bf04      	itt	eq
 8003e46:	2301      	moveq	r3, #1
 8003e48:	61a3      	streq	r3, [r4, #24]
 8003e4a:	4620      	mov	r0, r4
 8003e4c:	f000 f820 	bl	8003e90 <__sfp>
 8003e50:	6060      	str	r0, [r4, #4]
 8003e52:	4620      	mov	r0, r4
 8003e54:	f000 f81c 	bl	8003e90 <__sfp>
 8003e58:	60a0      	str	r0, [r4, #8]
 8003e5a:	4620      	mov	r0, r4
 8003e5c:	f000 f818 	bl	8003e90 <__sfp>
 8003e60:	2200      	movs	r2, #0
 8003e62:	60e0      	str	r0, [r4, #12]
 8003e64:	2104      	movs	r1, #4
 8003e66:	6860      	ldr	r0, [r4, #4]
 8003e68:	f7ff ff82 	bl	8003d70 <std>
 8003e6c:	68a0      	ldr	r0, [r4, #8]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	2109      	movs	r1, #9
 8003e72:	f7ff ff7d 	bl	8003d70 <std>
 8003e76:	68e0      	ldr	r0, [r4, #12]
 8003e78:	2202      	movs	r2, #2
 8003e7a:	2112      	movs	r1, #18
 8003e7c:	f7ff ff78 	bl	8003d70 <std>
 8003e80:	2301      	movs	r3, #1
 8003e82:	61a3      	str	r3, [r4, #24]
 8003e84:	e7d2      	b.n	8003e2c <__sinit+0xc>
 8003e86:	bf00      	nop
 8003e88:	08004d10 	.word	0x08004d10
 8003e8c:	08003db9 	.word	0x08003db9

08003e90 <__sfp>:
 8003e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e92:	4607      	mov	r7, r0
 8003e94:	f7ff ffac 	bl	8003df0 <__sfp_lock_acquire>
 8003e98:	4b1e      	ldr	r3, [pc, #120]	; (8003f14 <__sfp+0x84>)
 8003e9a:	681e      	ldr	r6, [r3, #0]
 8003e9c:	69b3      	ldr	r3, [r6, #24]
 8003e9e:	b913      	cbnz	r3, 8003ea6 <__sfp+0x16>
 8003ea0:	4630      	mov	r0, r6
 8003ea2:	f7ff ffbd 	bl	8003e20 <__sinit>
 8003ea6:	3648      	adds	r6, #72	; 0x48
 8003ea8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003eac:	3b01      	subs	r3, #1
 8003eae:	d503      	bpl.n	8003eb8 <__sfp+0x28>
 8003eb0:	6833      	ldr	r3, [r6, #0]
 8003eb2:	b30b      	cbz	r3, 8003ef8 <__sfp+0x68>
 8003eb4:	6836      	ldr	r6, [r6, #0]
 8003eb6:	e7f7      	b.n	8003ea8 <__sfp+0x18>
 8003eb8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003ebc:	b9d5      	cbnz	r5, 8003ef4 <__sfp+0x64>
 8003ebe:	4b16      	ldr	r3, [pc, #88]	; (8003f18 <__sfp+0x88>)
 8003ec0:	60e3      	str	r3, [r4, #12]
 8003ec2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003ec6:	6665      	str	r5, [r4, #100]	; 0x64
 8003ec8:	f000 f847 	bl	8003f5a <__retarget_lock_init_recursive>
 8003ecc:	f7ff ff96 	bl	8003dfc <__sfp_lock_release>
 8003ed0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003ed4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003ed8:	6025      	str	r5, [r4, #0]
 8003eda:	61a5      	str	r5, [r4, #24]
 8003edc:	2208      	movs	r2, #8
 8003ede:	4629      	mov	r1, r5
 8003ee0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003ee4:	f7ff ff24 	bl	8003d30 <memset>
 8003ee8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003eec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003ef0:	4620      	mov	r0, r4
 8003ef2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ef4:	3468      	adds	r4, #104	; 0x68
 8003ef6:	e7d9      	b.n	8003eac <__sfp+0x1c>
 8003ef8:	2104      	movs	r1, #4
 8003efa:	4638      	mov	r0, r7
 8003efc:	f7ff ff62 	bl	8003dc4 <__sfmoreglue>
 8003f00:	4604      	mov	r4, r0
 8003f02:	6030      	str	r0, [r6, #0]
 8003f04:	2800      	cmp	r0, #0
 8003f06:	d1d5      	bne.n	8003eb4 <__sfp+0x24>
 8003f08:	f7ff ff78 	bl	8003dfc <__sfp_lock_release>
 8003f0c:	230c      	movs	r3, #12
 8003f0e:	603b      	str	r3, [r7, #0]
 8003f10:	e7ee      	b.n	8003ef0 <__sfp+0x60>
 8003f12:	bf00      	nop
 8003f14:	08004d10 	.word	0x08004d10
 8003f18:	ffff0001 	.word	0xffff0001

08003f1c <_fwalk_reent>:
 8003f1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f20:	4606      	mov	r6, r0
 8003f22:	4688      	mov	r8, r1
 8003f24:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003f28:	2700      	movs	r7, #0
 8003f2a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003f2e:	f1b9 0901 	subs.w	r9, r9, #1
 8003f32:	d505      	bpl.n	8003f40 <_fwalk_reent+0x24>
 8003f34:	6824      	ldr	r4, [r4, #0]
 8003f36:	2c00      	cmp	r4, #0
 8003f38:	d1f7      	bne.n	8003f2a <_fwalk_reent+0xe>
 8003f3a:	4638      	mov	r0, r7
 8003f3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f40:	89ab      	ldrh	r3, [r5, #12]
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d907      	bls.n	8003f56 <_fwalk_reent+0x3a>
 8003f46:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003f4a:	3301      	adds	r3, #1
 8003f4c:	d003      	beq.n	8003f56 <_fwalk_reent+0x3a>
 8003f4e:	4629      	mov	r1, r5
 8003f50:	4630      	mov	r0, r6
 8003f52:	47c0      	blx	r8
 8003f54:	4307      	orrs	r7, r0
 8003f56:	3568      	adds	r5, #104	; 0x68
 8003f58:	e7e9      	b.n	8003f2e <_fwalk_reent+0x12>

08003f5a <__retarget_lock_init_recursive>:
 8003f5a:	4770      	bx	lr

08003f5c <__retarget_lock_acquire_recursive>:
 8003f5c:	4770      	bx	lr

08003f5e <__retarget_lock_release_recursive>:
 8003f5e:	4770      	bx	lr

08003f60 <sbrk_aligned>:
 8003f60:	b570      	push	{r4, r5, r6, lr}
 8003f62:	4e0e      	ldr	r6, [pc, #56]	; (8003f9c <sbrk_aligned+0x3c>)
 8003f64:	460c      	mov	r4, r1
 8003f66:	6831      	ldr	r1, [r6, #0]
 8003f68:	4605      	mov	r5, r0
 8003f6a:	b911      	cbnz	r1, 8003f72 <sbrk_aligned+0x12>
 8003f6c:	f000 fb7a 	bl	8004664 <_sbrk_r>
 8003f70:	6030      	str	r0, [r6, #0]
 8003f72:	4621      	mov	r1, r4
 8003f74:	4628      	mov	r0, r5
 8003f76:	f000 fb75 	bl	8004664 <_sbrk_r>
 8003f7a:	1c43      	adds	r3, r0, #1
 8003f7c:	d00a      	beq.n	8003f94 <sbrk_aligned+0x34>
 8003f7e:	1cc4      	adds	r4, r0, #3
 8003f80:	f024 0403 	bic.w	r4, r4, #3
 8003f84:	42a0      	cmp	r0, r4
 8003f86:	d007      	beq.n	8003f98 <sbrk_aligned+0x38>
 8003f88:	1a21      	subs	r1, r4, r0
 8003f8a:	4628      	mov	r0, r5
 8003f8c:	f000 fb6a 	bl	8004664 <_sbrk_r>
 8003f90:	3001      	adds	r0, #1
 8003f92:	d101      	bne.n	8003f98 <sbrk_aligned+0x38>
 8003f94:	f04f 34ff 	mov.w	r4, #4294967295
 8003f98:	4620      	mov	r0, r4
 8003f9a:	bd70      	pop	{r4, r5, r6, pc}
 8003f9c:	20000184 	.word	0x20000184

08003fa0 <_malloc_r>:
 8003fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fa4:	1ccd      	adds	r5, r1, #3
 8003fa6:	f025 0503 	bic.w	r5, r5, #3
 8003faa:	3508      	adds	r5, #8
 8003fac:	2d0c      	cmp	r5, #12
 8003fae:	bf38      	it	cc
 8003fb0:	250c      	movcc	r5, #12
 8003fb2:	2d00      	cmp	r5, #0
 8003fb4:	4607      	mov	r7, r0
 8003fb6:	db01      	blt.n	8003fbc <_malloc_r+0x1c>
 8003fb8:	42a9      	cmp	r1, r5
 8003fba:	d905      	bls.n	8003fc8 <_malloc_r+0x28>
 8003fbc:	230c      	movs	r3, #12
 8003fbe:	603b      	str	r3, [r7, #0]
 8003fc0:	2600      	movs	r6, #0
 8003fc2:	4630      	mov	r0, r6
 8003fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003fc8:	4e2e      	ldr	r6, [pc, #184]	; (8004084 <_malloc_r+0xe4>)
 8003fca:	f000 fdbb 	bl	8004b44 <__malloc_lock>
 8003fce:	6833      	ldr	r3, [r6, #0]
 8003fd0:	461c      	mov	r4, r3
 8003fd2:	bb34      	cbnz	r4, 8004022 <_malloc_r+0x82>
 8003fd4:	4629      	mov	r1, r5
 8003fd6:	4638      	mov	r0, r7
 8003fd8:	f7ff ffc2 	bl	8003f60 <sbrk_aligned>
 8003fdc:	1c43      	adds	r3, r0, #1
 8003fde:	4604      	mov	r4, r0
 8003fe0:	d14d      	bne.n	800407e <_malloc_r+0xde>
 8003fe2:	6834      	ldr	r4, [r6, #0]
 8003fe4:	4626      	mov	r6, r4
 8003fe6:	2e00      	cmp	r6, #0
 8003fe8:	d140      	bne.n	800406c <_malloc_r+0xcc>
 8003fea:	6823      	ldr	r3, [r4, #0]
 8003fec:	4631      	mov	r1, r6
 8003fee:	4638      	mov	r0, r7
 8003ff0:	eb04 0803 	add.w	r8, r4, r3
 8003ff4:	f000 fb36 	bl	8004664 <_sbrk_r>
 8003ff8:	4580      	cmp	r8, r0
 8003ffa:	d13a      	bne.n	8004072 <_malloc_r+0xd2>
 8003ffc:	6821      	ldr	r1, [r4, #0]
 8003ffe:	3503      	adds	r5, #3
 8004000:	1a6d      	subs	r5, r5, r1
 8004002:	f025 0503 	bic.w	r5, r5, #3
 8004006:	3508      	adds	r5, #8
 8004008:	2d0c      	cmp	r5, #12
 800400a:	bf38      	it	cc
 800400c:	250c      	movcc	r5, #12
 800400e:	4629      	mov	r1, r5
 8004010:	4638      	mov	r0, r7
 8004012:	f7ff ffa5 	bl	8003f60 <sbrk_aligned>
 8004016:	3001      	adds	r0, #1
 8004018:	d02b      	beq.n	8004072 <_malloc_r+0xd2>
 800401a:	6823      	ldr	r3, [r4, #0]
 800401c:	442b      	add	r3, r5
 800401e:	6023      	str	r3, [r4, #0]
 8004020:	e00e      	b.n	8004040 <_malloc_r+0xa0>
 8004022:	6822      	ldr	r2, [r4, #0]
 8004024:	1b52      	subs	r2, r2, r5
 8004026:	d41e      	bmi.n	8004066 <_malloc_r+0xc6>
 8004028:	2a0b      	cmp	r2, #11
 800402a:	d916      	bls.n	800405a <_malloc_r+0xba>
 800402c:	1961      	adds	r1, r4, r5
 800402e:	42a3      	cmp	r3, r4
 8004030:	6025      	str	r5, [r4, #0]
 8004032:	bf18      	it	ne
 8004034:	6059      	strne	r1, [r3, #4]
 8004036:	6863      	ldr	r3, [r4, #4]
 8004038:	bf08      	it	eq
 800403a:	6031      	streq	r1, [r6, #0]
 800403c:	5162      	str	r2, [r4, r5]
 800403e:	604b      	str	r3, [r1, #4]
 8004040:	4638      	mov	r0, r7
 8004042:	f104 060b 	add.w	r6, r4, #11
 8004046:	f000 fd83 	bl	8004b50 <__malloc_unlock>
 800404a:	f026 0607 	bic.w	r6, r6, #7
 800404e:	1d23      	adds	r3, r4, #4
 8004050:	1af2      	subs	r2, r6, r3
 8004052:	d0b6      	beq.n	8003fc2 <_malloc_r+0x22>
 8004054:	1b9b      	subs	r3, r3, r6
 8004056:	50a3      	str	r3, [r4, r2]
 8004058:	e7b3      	b.n	8003fc2 <_malloc_r+0x22>
 800405a:	6862      	ldr	r2, [r4, #4]
 800405c:	42a3      	cmp	r3, r4
 800405e:	bf0c      	ite	eq
 8004060:	6032      	streq	r2, [r6, #0]
 8004062:	605a      	strne	r2, [r3, #4]
 8004064:	e7ec      	b.n	8004040 <_malloc_r+0xa0>
 8004066:	4623      	mov	r3, r4
 8004068:	6864      	ldr	r4, [r4, #4]
 800406a:	e7b2      	b.n	8003fd2 <_malloc_r+0x32>
 800406c:	4634      	mov	r4, r6
 800406e:	6876      	ldr	r6, [r6, #4]
 8004070:	e7b9      	b.n	8003fe6 <_malloc_r+0x46>
 8004072:	230c      	movs	r3, #12
 8004074:	603b      	str	r3, [r7, #0]
 8004076:	4638      	mov	r0, r7
 8004078:	f000 fd6a 	bl	8004b50 <__malloc_unlock>
 800407c:	e7a1      	b.n	8003fc2 <_malloc_r+0x22>
 800407e:	6025      	str	r5, [r4, #0]
 8004080:	e7de      	b.n	8004040 <_malloc_r+0xa0>
 8004082:	bf00      	nop
 8004084:	20000180 	.word	0x20000180

08004088 <__sfputc_r>:
 8004088:	6893      	ldr	r3, [r2, #8]
 800408a:	3b01      	subs	r3, #1
 800408c:	2b00      	cmp	r3, #0
 800408e:	b410      	push	{r4}
 8004090:	6093      	str	r3, [r2, #8]
 8004092:	da08      	bge.n	80040a6 <__sfputc_r+0x1e>
 8004094:	6994      	ldr	r4, [r2, #24]
 8004096:	42a3      	cmp	r3, r4
 8004098:	db01      	blt.n	800409e <__sfputc_r+0x16>
 800409a:	290a      	cmp	r1, #10
 800409c:	d103      	bne.n	80040a6 <__sfputc_r+0x1e>
 800409e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80040a2:	f000 bb33 	b.w	800470c <__swbuf_r>
 80040a6:	6813      	ldr	r3, [r2, #0]
 80040a8:	1c58      	adds	r0, r3, #1
 80040aa:	6010      	str	r0, [r2, #0]
 80040ac:	7019      	strb	r1, [r3, #0]
 80040ae:	4608      	mov	r0, r1
 80040b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80040b4:	4770      	bx	lr

080040b6 <__sfputs_r>:
 80040b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040b8:	4606      	mov	r6, r0
 80040ba:	460f      	mov	r7, r1
 80040bc:	4614      	mov	r4, r2
 80040be:	18d5      	adds	r5, r2, r3
 80040c0:	42ac      	cmp	r4, r5
 80040c2:	d101      	bne.n	80040c8 <__sfputs_r+0x12>
 80040c4:	2000      	movs	r0, #0
 80040c6:	e007      	b.n	80040d8 <__sfputs_r+0x22>
 80040c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040cc:	463a      	mov	r2, r7
 80040ce:	4630      	mov	r0, r6
 80040d0:	f7ff ffda 	bl	8004088 <__sfputc_r>
 80040d4:	1c43      	adds	r3, r0, #1
 80040d6:	d1f3      	bne.n	80040c0 <__sfputs_r+0xa>
 80040d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080040dc <_vfiprintf_r>:
 80040dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040e0:	460d      	mov	r5, r1
 80040e2:	b09d      	sub	sp, #116	; 0x74
 80040e4:	4614      	mov	r4, r2
 80040e6:	4698      	mov	r8, r3
 80040e8:	4606      	mov	r6, r0
 80040ea:	b118      	cbz	r0, 80040f4 <_vfiprintf_r+0x18>
 80040ec:	6983      	ldr	r3, [r0, #24]
 80040ee:	b90b      	cbnz	r3, 80040f4 <_vfiprintf_r+0x18>
 80040f0:	f7ff fe96 	bl	8003e20 <__sinit>
 80040f4:	4b89      	ldr	r3, [pc, #548]	; (800431c <_vfiprintf_r+0x240>)
 80040f6:	429d      	cmp	r5, r3
 80040f8:	d11b      	bne.n	8004132 <_vfiprintf_r+0x56>
 80040fa:	6875      	ldr	r5, [r6, #4]
 80040fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80040fe:	07d9      	lsls	r1, r3, #31
 8004100:	d405      	bmi.n	800410e <_vfiprintf_r+0x32>
 8004102:	89ab      	ldrh	r3, [r5, #12]
 8004104:	059a      	lsls	r2, r3, #22
 8004106:	d402      	bmi.n	800410e <_vfiprintf_r+0x32>
 8004108:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800410a:	f7ff ff27 	bl	8003f5c <__retarget_lock_acquire_recursive>
 800410e:	89ab      	ldrh	r3, [r5, #12]
 8004110:	071b      	lsls	r3, r3, #28
 8004112:	d501      	bpl.n	8004118 <_vfiprintf_r+0x3c>
 8004114:	692b      	ldr	r3, [r5, #16]
 8004116:	b9eb      	cbnz	r3, 8004154 <_vfiprintf_r+0x78>
 8004118:	4629      	mov	r1, r5
 800411a:	4630      	mov	r0, r6
 800411c:	f000 fb5a 	bl	80047d4 <__swsetup_r>
 8004120:	b1c0      	cbz	r0, 8004154 <_vfiprintf_r+0x78>
 8004122:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004124:	07dc      	lsls	r4, r3, #31
 8004126:	d50e      	bpl.n	8004146 <_vfiprintf_r+0x6a>
 8004128:	f04f 30ff 	mov.w	r0, #4294967295
 800412c:	b01d      	add	sp, #116	; 0x74
 800412e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004132:	4b7b      	ldr	r3, [pc, #492]	; (8004320 <_vfiprintf_r+0x244>)
 8004134:	429d      	cmp	r5, r3
 8004136:	d101      	bne.n	800413c <_vfiprintf_r+0x60>
 8004138:	68b5      	ldr	r5, [r6, #8]
 800413a:	e7df      	b.n	80040fc <_vfiprintf_r+0x20>
 800413c:	4b79      	ldr	r3, [pc, #484]	; (8004324 <_vfiprintf_r+0x248>)
 800413e:	429d      	cmp	r5, r3
 8004140:	bf08      	it	eq
 8004142:	68f5      	ldreq	r5, [r6, #12]
 8004144:	e7da      	b.n	80040fc <_vfiprintf_r+0x20>
 8004146:	89ab      	ldrh	r3, [r5, #12]
 8004148:	0598      	lsls	r0, r3, #22
 800414a:	d4ed      	bmi.n	8004128 <_vfiprintf_r+0x4c>
 800414c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800414e:	f7ff ff06 	bl	8003f5e <__retarget_lock_release_recursive>
 8004152:	e7e9      	b.n	8004128 <_vfiprintf_r+0x4c>
 8004154:	2300      	movs	r3, #0
 8004156:	9309      	str	r3, [sp, #36]	; 0x24
 8004158:	2320      	movs	r3, #32
 800415a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800415e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004162:	2330      	movs	r3, #48	; 0x30
 8004164:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004328 <_vfiprintf_r+0x24c>
 8004168:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800416c:	f04f 0901 	mov.w	r9, #1
 8004170:	4623      	mov	r3, r4
 8004172:	469a      	mov	sl, r3
 8004174:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004178:	b10a      	cbz	r2, 800417e <_vfiprintf_r+0xa2>
 800417a:	2a25      	cmp	r2, #37	; 0x25
 800417c:	d1f9      	bne.n	8004172 <_vfiprintf_r+0x96>
 800417e:	ebba 0b04 	subs.w	fp, sl, r4
 8004182:	d00b      	beq.n	800419c <_vfiprintf_r+0xc0>
 8004184:	465b      	mov	r3, fp
 8004186:	4622      	mov	r2, r4
 8004188:	4629      	mov	r1, r5
 800418a:	4630      	mov	r0, r6
 800418c:	f7ff ff93 	bl	80040b6 <__sfputs_r>
 8004190:	3001      	adds	r0, #1
 8004192:	f000 80aa 	beq.w	80042ea <_vfiprintf_r+0x20e>
 8004196:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004198:	445a      	add	r2, fp
 800419a:	9209      	str	r2, [sp, #36]	; 0x24
 800419c:	f89a 3000 	ldrb.w	r3, [sl]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	f000 80a2 	beq.w	80042ea <_vfiprintf_r+0x20e>
 80041a6:	2300      	movs	r3, #0
 80041a8:	f04f 32ff 	mov.w	r2, #4294967295
 80041ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80041b0:	f10a 0a01 	add.w	sl, sl, #1
 80041b4:	9304      	str	r3, [sp, #16]
 80041b6:	9307      	str	r3, [sp, #28]
 80041b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80041bc:	931a      	str	r3, [sp, #104]	; 0x68
 80041be:	4654      	mov	r4, sl
 80041c0:	2205      	movs	r2, #5
 80041c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041c6:	4858      	ldr	r0, [pc, #352]	; (8004328 <_vfiprintf_r+0x24c>)
 80041c8:	f7fc f802 	bl	80001d0 <memchr>
 80041cc:	9a04      	ldr	r2, [sp, #16]
 80041ce:	b9d8      	cbnz	r0, 8004208 <_vfiprintf_r+0x12c>
 80041d0:	06d1      	lsls	r1, r2, #27
 80041d2:	bf44      	itt	mi
 80041d4:	2320      	movmi	r3, #32
 80041d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80041da:	0713      	lsls	r3, r2, #28
 80041dc:	bf44      	itt	mi
 80041de:	232b      	movmi	r3, #43	; 0x2b
 80041e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80041e4:	f89a 3000 	ldrb.w	r3, [sl]
 80041e8:	2b2a      	cmp	r3, #42	; 0x2a
 80041ea:	d015      	beq.n	8004218 <_vfiprintf_r+0x13c>
 80041ec:	9a07      	ldr	r2, [sp, #28]
 80041ee:	4654      	mov	r4, sl
 80041f0:	2000      	movs	r0, #0
 80041f2:	f04f 0c0a 	mov.w	ip, #10
 80041f6:	4621      	mov	r1, r4
 80041f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80041fc:	3b30      	subs	r3, #48	; 0x30
 80041fe:	2b09      	cmp	r3, #9
 8004200:	d94e      	bls.n	80042a0 <_vfiprintf_r+0x1c4>
 8004202:	b1b0      	cbz	r0, 8004232 <_vfiprintf_r+0x156>
 8004204:	9207      	str	r2, [sp, #28]
 8004206:	e014      	b.n	8004232 <_vfiprintf_r+0x156>
 8004208:	eba0 0308 	sub.w	r3, r0, r8
 800420c:	fa09 f303 	lsl.w	r3, r9, r3
 8004210:	4313      	orrs	r3, r2
 8004212:	9304      	str	r3, [sp, #16]
 8004214:	46a2      	mov	sl, r4
 8004216:	e7d2      	b.n	80041be <_vfiprintf_r+0xe2>
 8004218:	9b03      	ldr	r3, [sp, #12]
 800421a:	1d19      	adds	r1, r3, #4
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	9103      	str	r1, [sp, #12]
 8004220:	2b00      	cmp	r3, #0
 8004222:	bfbb      	ittet	lt
 8004224:	425b      	neglt	r3, r3
 8004226:	f042 0202 	orrlt.w	r2, r2, #2
 800422a:	9307      	strge	r3, [sp, #28]
 800422c:	9307      	strlt	r3, [sp, #28]
 800422e:	bfb8      	it	lt
 8004230:	9204      	strlt	r2, [sp, #16]
 8004232:	7823      	ldrb	r3, [r4, #0]
 8004234:	2b2e      	cmp	r3, #46	; 0x2e
 8004236:	d10c      	bne.n	8004252 <_vfiprintf_r+0x176>
 8004238:	7863      	ldrb	r3, [r4, #1]
 800423a:	2b2a      	cmp	r3, #42	; 0x2a
 800423c:	d135      	bne.n	80042aa <_vfiprintf_r+0x1ce>
 800423e:	9b03      	ldr	r3, [sp, #12]
 8004240:	1d1a      	adds	r2, r3, #4
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	9203      	str	r2, [sp, #12]
 8004246:	2b00      	cmp	r3, #0
 8004248:	bfb8      	it	lt
 800424a:	f04f 33ff 	movlt.w	r3, #4294967295
 800424e:	3402      	adds	r4, #2
 8004250:	9305      	str	r3, [sp, #20]
 8004252:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004338 <_vfiprintf_r+0x25c>
 8004256:	7821      	ldrb	r1, [r4, #0]
 8004258:	2203      	movs	r2, #3
 800425a:	4650      	mov	r0, sl
 800425c:	f7fb ffb8 	bl	80001d0 <memchr>
 8004260:	b140      	cbz	r0, 8004274 <_vfiprintf_r+0x198>
 8004262:	2340      	movs	r3, #64	; 0x40
 8004264:	eba0 000a 	sub.w	r0, r0, sl
 8004268:	fa03 f000 	lsl.w	r0, r3, r0
 800426c:	9b04      	ldr	r3, [sp, #16]
 800426e:	4303      	orrs	r3, r0
 8004270:	3401      	adds	r4, #1
 8004272:	9304      	str	r3, [sp, #16]
 8004274:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004278:	482c      	ldr	r0, [pc, #176]	; (800432c <_vfiprintf_r+0x250>)
 800427a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800427e:	2206      	movs	r2, #6
 8004280:	f7fb ffa6 	bl	80001d0 <memchr>
 8004284:	2800      	cmp	r0, #0
 8004286:	d03f      	beq.n	8004308 <_vfiprintf_r+0x22c>
 8004288:	4b29      	ldr	r3, [pc, #164]	; (8004330 <_vfiprintf_r+0x254>)
 800428a:	bb1b      	cbnz	r3, 80042d4 <_vfiprintf_r+0x1f8>
 800428c:	9b03      	ldr	r3, [sp, #12]
 800428e:	3307      	adds	r3, #7
 8004290:	f023 0307 	bic.w	r3, r3, #7
 8004294:	3308      	adds	r3, #8
 8004296:	9303      	str	r3, [sp, #12]
 8004298:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800429a:	443b      	add	r3, r7
 800429c:	9309      	str	r3, [sp, #36]	; 0x24
 800429e:	e767      	b.n	8004170 <_vfiprintf_r+0x94>
 80042a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80042a4:	460c      	mov	r4, r1
 80042a6:	2001      	movs	r0, #1
 80042a8:	e7a5      	b.n	80041f6 <_vfiprintf_r+0x11a>
 80042aa:	2300      	movs	r3, #0
 80042ac:	3401      	adds	r4, #1
 80042ae:	9305      	str	r3, [sp, #20]
 80042b0:	4619      	mov	r1, r3
 80042b2:	f04f 0c0a 	mov.w	ip, #10
 80042b6:	4620      	mov	r0, r4
 80042b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80042bc:	3a30      	subs	r2, #48	; 0x30
 80042be:	2a09      	cmp	r2, #9
 80042c0:	d903      	bls.n	80042ca <_vfiprintf_r+0x1ee>
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d0c5      	beq.n	8004252 <_vfiprintf_r+0x176>
 80042c6:	9105      	str	r1, [sp, #20]
 80042c8:	e7c3      	b.n	8004252 <_vfiprintf_r+0x176>
 80042ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80042ce:	4604      	mov	r4, r0
 80042d0:	2301      	movs	r3, #1
 80042d2:	e7f0      	b.n	80042b6 <_vfiprintf_r+0x1da>
 80042d4:	ab03      	add	r3, sp, #12
 80042d6:	9300      	str	r3, [sp, #0]
 80042d8:	462a      	mov	r2, r5
 80042da:	4b16      	ldr	r3, [pc, #88]	; (8004334 <_vfiprintf_r+0x258>)
 80042dc:	a904      	add	r1, sp, #16
 80042de:	4630      	mov	r0, r6
 80042e0:	f3af 8000 	nop.w
 80042e4:	4607      	mov	r7, r0
 80042e6:	1c78      	adds	r0, r7, #1
 80042e8:	d1d6      	bne.n	8004298 <_vfiprintf_r+0x1bc>
 80042ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80042ec:	07d9      	lsls	r1, r3, #31
 80042ee:	d405      	bmi.n	80042fc <_vfiprintf_r+0x220>
 80042f0:	89ab      	ldrh	r3, [r5, #12]
 80042f2:	059a      	lsls	r2, r3, #22
 80042f4:	d402      	bmi.n	80042fc <_vfiprintf_r+0x220>
 80042f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80042f8:	f7ff fe31 	bl	8003f5e <__retarget_lock_release_recursive>
 80042fc:	89ab      	ldrh	r3, [r5, #12]
 80042fe:	065b      	lsls	r3, r3, #25
 8004300:	f53f af12 	bmi.w	8004128 <_vfiprintf_r+0x4c>
 8004304:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004306:	e711      	b.n	800412c <_vfiprintf_r+0x50>
 8004308:	ab03      	add	r3, sp, #12
 800430a:	9300      	str	r3, [sp, #0]
 800430c:	462a      	mov	r2, r5
 800430e:	4b09      	ldr	r3, [pc, #36]	; (8004334 <_vfiprintf_r+0x258>)
 8004310:	a904      	add	r1, sp, #16
 8004312:	4630      	mov	r0, r6
 8004314:	f000 f880 	bl	8004418 <_printf_i>
 8004318:	e7e4      	b.n	80042e4 <_vfiprintf_r+0x208>
 800431a:	bf00      	nop
 800431c:	08004d34 	.word	0x08004d34
 8004320:	08004d54 	.word	0x08004d54
 8004324:	08004d14 	.word	0x08004d14
 8004328:	08004d74 	.word	0x08004d74
 800432c:	08004d7e 	.word	0x08004d7e
 8004330:	00000000 	.word	0x00000000
 8004334:	080040b7 	.word	0x080040b7
 8004338:	08004d7a 	.word	0x08004d7a

0800433c <_printf_common>:
 800433c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004340:	4616      	mov	r6, r2
 8004342:	4699      	mov	r9, r3
 8004344:	688a      	ldr	r2, [r1, #8]
 8004346:	690b      	ldr	r3, [r1, #16]
 8004348:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800434c:	4293      	cmp	r3, r2
 800434e:	bfb8      	it	lt
 8004350:	4613      	movlt	r3, r2
 8004352:	6033      	str	r3, [r6, #0]
 8004354:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004358:	4607      	mov	r7, r0
 800435a:	460c      	mov	r4, r1
 800435c:	b10a      	cbz	r2, 8004362 <_printf_common+0x26>
 800435e:	3301      	adds	r3, #1
 8004360:	6033      	str	r3, [r6, #0]
 8004362:	6823      	ldr	r3, [r4, #0]
 8004364:	0699      	lsls	r1, r3, #26
 8004366:	bf42      	ittt	mi
 8004368:	6833      	ldrmi	r3, [r6, #0]
 800436a:	3302      	addmi	r3, #2
 800436c:	6033      	strmi	r3, [r6, #0]
 800436e:	6825      	ldr	r5, [r4, #0]
 8004370:	f015 0506 	ands.w	r5, r5, #6
 8004374:	d106      	bne.n	8004384 <_printf_common+0x48>
 8004376:	f104 0a19 	add.w	sl, r4, #25
 800437a:	68e3      	ldr	r3, [r4, #12]
 800437c:	6832      	ldr	r2, [r6, #0]
 800437e:	1a9b      	subs	r3, r3, r2
 8004380:	42ab      	cmp	r3, r5
 8004382:	dc26      	bgt.n	80043d2 <_printf_common+0x96>
 8004384:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004388:	1e13      	subs	r3, r2, #0
 800438a:	6822      	ldr	r2, [r4, #0]
 800438c:	bf18      	it	ne
 800438e:	2301      	movne	r3, #1
 8004390:	0692      	lsls	r2, r2, #26
 8004392:	d42b      	bmi.n	80043ec <_printf_common+0xb0>
 8004394:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004398:	4649      	mov	r1, r9
 800439a:	4638      	mov	r0, r7
 800439c:	47c0      	blx	r8
 800439e:	3001      	adds	r0, #1
 80043a0:	d01e      	beq.n	80043e0 <_printf_common+0xa4>
 80043a2:	6823      	ldr	r3, [r4, #0]
 80043a4:	68e5      	ldr	r5, [r4, #12]
 80043a6:	6832      	ldr	r2, [r6, #0]
 80043a8:	f003 0306 	and.w	r3, r3, #6
 80043ac:	2b04      	cmp	r3, #4
 80043ae:	bf08      	it	eq
 80043b0:	1aad      	subeq	r5, r5, r2
 80043b2:	68a3      	ldr	r3, [r4, #8]
 80043b4:	6922      	ldr	r2, [r4, #16]
 80043b6:	bf0c      	ite	eq
 80043b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80043bc:	2500      	movne	r5, #0
 80043be:	4293      	cmp	r3, r2
 80043c0:	bfc4      	itt	gt
 80043c2:	1a9b      	subgt	r3, r3, r2
 80043c4:	18ed      	addgt	r5, r5, r3
 80043c6:	2600      	movs	r6, #0
 80043c8:	341a      	adds	r4, #26
 80043ca:	42b5      	cmp	r5, r6
 80043cc:	d11a      	bne.n	8004404 <_printf_common+0xc8>
 80043ce:	2000      	movs	r0, #0
 80043d0:	e008      	b.n	80043e4 <_printf_common+0xa8>
 80043d2:	2301      	movs	r3, #1
 80043d4:	4652      	mov	r2, sl
 80043d6:	4649      	mov	r1, r9
 80043d8:	4638      	mov	r0, r7
 80043da:	47c0      	blx	r8
 80043dc:	3001      	adds	r0, #1
 80043de:	d103      	bne.n	80043e8 <_printf_common+0xac>
 80043e0:	f04f 30ff 	mov.w	r0, #4294967295
 80043e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043e8:	3501      	adds	r5, #1
 80043ea:	e7c6      	b.n	800437a <_printf_common+0x3e>
 80043ec:	18e1      	adds	r1, r4, r3
 80043ee:	1c5a      	adds	r2, r3, #1
 80043f0:	2030      	movs	r0, #48	; 0x30
 80043f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80043f6:	4422      	add	r2, r4
 80043f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80043fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004400:	3302      	adds	r3, #2
 8004402:	e7c7      	b.n	8004394 <_printf_common+0x58>
 8004404:	2301      	movs	r3, #1
 8004406:	4622      	mov	r2, r4
 8004408:	4649      	mov	r1, r9
 800440a:	4638      	mov	r0, r7
 800440c:	47c0      	blx	r8
 800440e:	3001      	adds	r0, #1
 8004410:	d0e6      	beq.n	80043e0 <_printf_common+0xa4>
 8004412:	3601      	adds	r6, #1
 8004414:	e7d9      	b.n	80043ca <_printf_common+0x8e>
	...

08004418 <_printf_i>:
 8004418:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800441c:	7e0f      	ldrb	r7, [r1, #24]
 800441e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004420:	2f78      	cmp	r7, #120	; 0x78
 8004422:	4691      	mov	r9, r2
 8004424:	4680      	mov	r8, r0
 8004426:	460c      	mov	r4, r1
 8004428:	469a      	mov	sl, r3
 800442a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800442e:	d807      	bhi.n	8004440 <_printf_i+0x28>
 8004430:	2f62      	cmp	r7, #98	; 0x62
 8004432:	d80a      	bhi.n	800444a <_printf_i+0x32>
 8004434:	2f00      	cmp	r7, #0
 8004436:	f000 80d8 	beq.w	80045ea <_printf_i+0x1d2>
 800443a:	2f58      	cmp	r7, #88	; 0x58
 800443c:	f000 80a3 	beq.w	8004586 <_printf_i+0x16e>
 8004440:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004444:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004448:	e03a      	b.n	80044c0 <_printf_i+0xa8>
 800444a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800444e:	2b15      	cmp	r3, #21
 8004450:	d8f6      	bhi.n	8004440 <_printf_i+0x28>
 8004452:	a101      	add	r1, pc, #4	; (adr r1, 8004458 <_printf_i+0x40>)
 8004454:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004458:	080044b1 	.word	0x080044b1
 800445c:	080044c5 	.word	0x080044c5
 8004460:	08004441 	.word	0x08004441
 8004464:	08004441 	.word	0x08004441
 8004468:	08004441 	.word	0x08004441
 800446c:	08004441 	.word	0x08004441
 8004470:	080044c5 	.word	0x080044c5
 8004474:	08004441 	.word	0x08004441
 8004478:	08004441 	.word	0x08004441
 800447c:	08004441 	.word	0x08004441
 8004480:	08004441 	.word	0x08004441
 8004484:	080045d1 	.word	0x080045d1
 8004488:	080044f5 	.word	0x080044f5
 800448c:	080045b3 	.word	0x080045b3
 8004490:	08004441 	.word	0x08004441
 8004494:	08004441 	.word	0x08004441
 8004498:	080045f3 	.word	0x080045f3
 800449c:	08004441 	.word	0x08004441
 80044a0:	080044f5 	.word	0x080044f5
 80044a4:	08004441 	.word	0x08004441
 80044a8:	08004441 	.word	0x08004441
 80044ac:	080045bb 	.word	0x080045bb
 80044b0:	682b      	ldr	r3, [r5, #0]
 80044b2:	1d1a      	adds	r2, r3, #4
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	602a      	str	r2, [r5, #0]
 80044b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80044bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80044c0:	2301      	movs	r3, #1
 80044c2:	e0a3      	b.n	800460c <_printf_i+0x1f4>
 80044c4:	6820      	ldr	r0, [r4, #0]
 80044c6:	6829      	ldr	r1, [r5, #0]
 80044c8:	0606      	lsls	r6, r0, #24
 80044ca:	f101 0304 	add.w	r3, r1, #4
 80044ce:	d50a      	bpl.n	80044e6 <_printf_i+0xce>
 80044d0:	680e      	ldr	r6, [r1, #0]
 80044d2:	602b      	str	r3, [r5, #0]
 80044d4:	2e00      	cmp	r6, #0
 80044d6:	da03      	bge.n	80044e0 <_printf_i+0xc8>
 80044d8:	232d      	movs	r3, #45	; 0x2d
 80044da:	4276      	negs	r6, r6
 80044dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044e0:	485e      	ldr	r0, [pc, #376]	; (800465c <_printf_i+0x244>)
 80044e2:	230a      	movs	r3, #10
 80044e4:	e019      	b.n	800451a <_printf_i+0x102>
 80044e6:	680e      	ldr	r6, [r1, #0]
 80044e8:	602b      	str	r3, [r5, #0]
 80044ea:	f010 0f40 	tst.w	r0, #64	; 0x40
 80044ee:	bf18      	it	ne
 80044f0:	b236      	sxthne	r6, r6
 80044f2:	e7ef      	b.n	80044d4 <_printf_i+0xbc>
 80044f4:	682b      	ldr	r3, [r5, #0]
 80044f6:	6820      	ldr	r0, [r4, #0]
 80044f8:	1d19      	adds	r1, r3, #4
 80044fa:	6029      	str	r1, [r5, #0]
 80044fc:	0601      	lsls	r1, r0, #24
 80044fe:	d501      	bpl.n	8004504 <_printf_i+0xec>
 8004500:	681e      	ldr	r6, [r3, #0]
 8004502:	e002      	b.n	800450a <_printf_i+0xf2>
 8004504:	0646      	lsls	r6, r0, #25
 8004506:	d5fb      	bpl.n	8004500 <_printf_i+0xe8>
 8004508:	881e      	ldrh	r6, [r3, #0]
 800450a:	4854      	ldr	r0, [pc, #336]	; (800465c <_printf_i+0x244>)
 800450c:	2f6f      	cmp	r7, #111	; 0x6f
 800450e:	bf0c      	ite	eq
 8004510:	2308      	moveq	r3, #8
 8004512:	230a      	movne	r3, #10
 8004514:	2100      	movs	r1, #0
 8004516:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800451a:	6865      	ldr	r5, [r4, #4]
 800451c:	60a5      	str	r5, [r4, #8]
 800451e:	2d00      	cmp	r5, #0
 8004520:	bfa2      	ittt	ge
 8004522:	6821      	ldrge	r1, [r4, #0]
 8004524:	f021 0104 	bicge.w	r1, r1, #4
 8004528:	6021      	strge	r1, [r4, #0]
 800452a:	b90e      	cbnz	r6, 8004530 <_printf_i+0x118>
 800452c:	2d00      	cmp	r5, #0
 800452e:	d04d      	beq.n	80045cc <_printf_i+0x1b4>
 8004530:	4615      	mov	r5, r2
 8004532:	fbb6 f1f3 	udiv	r1, r6, r3
 8004536:	fb03 6711 	mls	r7, r3, r1, r6
 800453a:	5dc7      	ldrb	r7, [r0, r7]
 800453c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004540:	4637      	mov	r7, r6
 8004542:	42bb      	cmp	r3, r7
 8004544:	460e      	mov	r6, r1
 8004546:	d9f4      	bls.n	8004532 <_printf_i+0x11a>
 8004548:	2b08      	cmp	r3, #8
 800454a:	d10b      	bne.n	8004564 <_printf_i+0x14c>
 800454c:	6823      	ldr	r3, [r4, #0]
 800454e:	07de      	lsls	r6, r3, #31
 8004550:	d508      	bpl.n	8004564 <_printf_i+0x14c>
 8004552:	6923      	ldr	r3, [r4, #16]
 8004554:	6861      	ldr	r1, [r4, #4]
 8004556:	4299      	cmp	r1, r3
 8004558:	bfde      	ittt	le
 800455a:	2330      	movle	r3, #48	; 0x30
 800455c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004560:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004564:	1b52      	subs	r2, r2, r5
 8004566:	6122      	str	r2, [r4, #16]
 8004568:	f8cd a000 	str.w	sl, [sp]
 800456c:	464b      	mov	r3, r9
 800456e:	aa03      	add	r2, sp, #12
 8004570:	4621      	mov	r1, r4
 8004572:	4640      	mov	r0, r8
 8004574:	f7ff fee2 	bl	800433c <_printf_common>
 8004578:	3001      	adds	r0, #1
 800457a:	d14c      	bne.n	8004616 <_printf_i+0x1fe>
 800457c:	f04f 30ff 	mov.w	r0, #4294967295
 8004580:	b004      	add	sp, #16
 8004582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004586:	4835      	ldr	r0, [pc, #212]	; (800465c <_printf_i+0x244>)
 8004588:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800458c:	6829      	ldr	r1, [r5, #0]
 800458e:	6823      	ldr	r3, [r4, #0]
 8004590:	f851 6b04 	ldr.w	r6, [r1], #4
 8004594:	6029      	str	r1, [r5, #0]
 8004596:	061d      	lsls	r5, r3, #24
 8004598:	d514      	bpl.n	80045c4 <_printf_i+0x1ac>
 800459a:	07df      	lsls	r7, r3, #31
 800459c:	bf44      	itt	mi
 800459e:	f043 0320 	orrmi.w	r3, r3, #32
 80045a2:	6023      	strmi	r3, [r4, #0]
 80045a4:	b91e      	cbnz	r6, 80045ae <_printf_i+0x196>
 80045a6:	6823      	ldr	r3, [r4, #0]
 80045a8:	f023 0320 	bic.w	r3, r3, #32
 80045ac:	6023      	str	r3, [r4, #0]
 80045ae:	2310      	movs	r3, #16
 80045b0:	e7b0      	b.n	8004514 <_printf_i+0xfc>
 80045b2:	6823      	ldr	r3, [r4, #0]
 80045b4:	f043 0320 	orr.w	r3, r3, #32
 80045b8:	6023      	str	r3, [r4, #0]
 80045ba:	2378      	movs	r3, #120	; 0x78
 80045bc:	4828      	ldr	r0, [pc, #160]	; (8004660 <_printf_i+0x248>)
 80045be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80045c2:	e7e3      	b.n	800458c <_printf_i+0x174>
 80045c4:	0659      	lsls	r1, r3, #25
 80045c6:	bf48      	it	mi
 80045c8:	b2b6      	uxthmi	r6, r6
 80045ca:	e7e6      	b.n	800459a <_printf_i+0x182>
 80045cc:	4615      	mov	r5, r2
 80045ce:	e7bb      	b.n	8004548 <_printf_i+0x130>
 80045d0:	682b      	ldr	r3, [r5, #0]
 80045d2:	6826      	ldr	r6, [r4, #0]
 80045d4:	6961      	ldr	r1, [r4, #20]
 80045d6:	1d18      	adds	r0, r3, #4
 80045d8:	6028      	str	r0, [r5, #0]
 80045da:	0635      	lsls	r5, r6, #24
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	d501      	bpl.n	80045e4 <_printf_i+0x1cc>
 80045e0:	6019      	str	r1, [r3, #0]
 80045e2:	e002      	b.n	80045ea <_printf_i+0x1d2>
 80045e4:	0670      	lsls	r0, r6, #25
 80045e6:	d5fb      	bpl.n	80045e0 <_printf_i+0x1c8>
 80045e8:	8019      	strh	r1, [r3, #0]
 80045ea:	2300      	movs	r3, #0
 80045ec:	6123      	str	r3, [r4, #16]
 80045ee:	4615      	mov	r5, r2
 80045f0:	e7ba      	b.n	8004568 <_printf_i+0x150>
 80045f2:	682b      	ldr	r3, [r5, #0]
 80045f4:	1d1a      	adds	r2, r3, #4
 80045f6:	602a      	str	r2, [r5, #0]
 80045f8:	681d      	ldr	r5, [r3, #0]
 80045fa:	6862      	ldr	r2, [r4, #4]
 80045fc:	2100      	movs	r1, #0
 80045fe:	4628      	mov	r0, r5
 8004600:	f7fb fde6 	bl	80001d0 <memchr>
 8004604:	b108      	cbz	r0, 800460a <_printf_i+0x1f2>
 8004606:	1b40      	subs	r0, r0, r5
 8004608:	6060      	str	r0, [r4, #4]
 800460a:	6863      	ldr	r3, [r4, #4]
 800460c:	6123      	str	r3, [r4, #16]
 800460e:	2300      	movs	r3, #0
 8004610:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004614:	e7a8      	b.n	8004568 <_printf_i+0x150>
 8004616:	6923      	ldr	r3, [r4, #16]
 8004618:	462a      	mov	r2, r5
 800461a:	4649      	mov	r1, r9
 800461c:	4640      	mov	r0, r8
 800461e:	47d0      	blx	sl
 8004620:	3001      	adds	r0, #1
 8004622:	d0ab      	beq.n	800457c <_printf_i+0x164>
 8004624:	6823      	ldr	r3, [r4, #0]
 8004626:	079b      	lsls	r3, r3, #30
 8004628:	d413      	bmi.n	8004652 <_printf_i+0x23a>
 800462a:	68e0      	ldr	r0, [r4, #12]
 800462c:	9b03      	ldr	r3, [sp, #12]
 800462e:	4298      	cmp	r0, r3
 8004630:	bfb8      	it	lt
 8004632:	4618      	movlt	r0, r3
 8004634:	e7a4      	b.n	8004580 <_printf_i+0x168>
 8004636:	2301      	movs	r3, #1
 8004638:	4632      	mov	r2, r6
 800463a:	4649      	mov	r1, r9
 800463c:	4640      	mov	r0, r8
 800463e:	47d0      	blx	sl
 8004640:	3001      	adds	r0, #1
 8004642:	d09b      	beq.n	800457c <_printf_i+0x164>
 8004644:	3501      	adds	r5, #1
 8004646:	68e3      	ldr	r3, [r4, #12]
 8004648:	9903      	ldr	r1, [sp, #12]
 800464a:	1a5b      	subs	r3, r3, r1
 800464c:	42ab      	cmp	r3, r5
 800464e:	dcf2      	bgt.n	8004636 <_printf_i+0x21e>
 8004650:	e7eb      	b.n	800462a <_printf_i+0x212>
 8004652:	2500      	movs	r5, #0
 8004654:	f104 0619 	add.w	r6, r4, #25
 8004658:	e7f5      	b.n	8004646 <_printf_i+0x22e>
 800465a:	bf00      	nop
 800465c:	08004d85 	.word	0x08004d85
 8004660:	08004d96 	.word	0x08004d96

08004664 <_sbrk_r>:
 8004664:	b538      	push	{r3, r4, r5, lr}
 8004666:	4d06      	ldr	r5, [pc, #24]	; (8004680 <_sbrk_r+0x1c>)
 8004668:	2300      	movs	r3, #0
 800466a:	4604      	mov	r4, r0
 800466c:	4608      	mov	r0, r1
 800466e:	602b      	str	r3, [r5, #0]
 8004670:	f7fc fac4 	bl	8000bfc <_sbrk>
 8004674:	1c43      	adds	r3, r0, #1
 8004676:	d102      	bne.n	800467e <_sbrk_r+0x1a>
 8004678:	682b      	ldr	r3, [r5, #0]
 800467a:	b103      	cbz	r3, 800467e <_sbrk_r+0x1a>
 800467c:	6023      	str	r3, [r4, #0]
 800467e:	bd38      	pop	{r3, r4, r5, pc}
 8004680:	20000188 	.word	0x20000188

08004684 <__sread>:
 8004684:	b510      	push	{r4, lr}
 8004686:	460c      	mov	r4, r1
 8004688:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800468c:	f000 fab2 	bl	8004bf4 <_read_r>
 8004690:	2800      	cmp	r0, #0
 8004692:	bfab      	itete	ge
 8004694:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004696:	89a3      	ldrhlt	r3, [r4, #12]
 8004698:	181b      	addge	r3, r3, r0
 800469a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800469e:	bfac      	ite	ge
 80046a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80046a2:	81a3      	strhlt	r3, [r4, #12]
 80046a4:	bd10      	pop	{r4, pc}

080046a6 <__swrite>:
 80046a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046aa:	461f      	mov	r7, r3
 80046ac:	898b      	ldrh	r3, [r1, #12]
 80046ae:	05db      	lsls	r3, r3, #23
 80046b0:	4605      	mov	r5, r0
 80046b2:	460c      	mov	r4, r1
 80046b4:	4616      	mov	r6, r2
 80046b6:	d505      	bpl.n	80046c4 <__swrite+0x1e>
 80046b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046bc:	2302      	movs	r3, #2
 80046be:	2200      	movs	r2, #0
 80046c0:	f000 f9c8 	bl	8004a54 <_lseek_r>
 80046c4:	89a3      	ldrh	r3, [r4, #12]
 80046c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80046ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80046ce:	81a3      	strh	r3, [r4, #12]
 80046d0:	4632      	mov	r2, r6
 80046d2:	463b      	mov	r3, r7
 80046d4:	4628      	mov	r0, r5
 80046d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80046da:	f000 b869 	b.w	80047b0 <_write_r>

080046de <__sseek>:
 80046de:	b510      	push	{r4, lr}
 80046e0:	460c      	mov	r4, r1
 80046e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046e6:	f000 f9b5 	bl	8004a54 <_lseek_r>
 80046ea:	1c43      	adds	r3, r0, #1
 80046ec:	89a3      	ldrh	r3, [r4, #12]
 80046ee:	bf15      	itete	ne
 80046f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80046f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80046f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80046fa:	81a3      	strheq	r3, [r4, #12]
 80046fc:	bf18      	it	ne
 80046fe:	81a3      	strhne	r3, [r4, #12]
 8004700:	bd10      	pop	{r4, pc}

08004702 <__sclose>:
 8004702:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004706:	f000 b8d3 	b.w	80048b0 <_close_r>
	...

0800470c <__swbuf_r>:
 800470c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800470e:	460e      	mov	r6, r1
 8004710:	4614      	mov	r4, r2
 8004712:	4605      	mov	r5, r0
 8004714:	b118      	cbz	r0, 800471e <__swbuf_r+0x12>
 8004716:	6983      	ldr	r3, [r0, #24]
 8004718:	b90b      	cbnz	r3, 800471e <__swbuf_r+0x12>
 800471a:	f7ff fb81 	bl	8003e20 <__sinit>
 800471e:	4b21      	ldr	r3, [pc, #132]	; (80047a4 <__swbuf_r+0x98>)
 8004720:	429c      	cmp	r4, r3
 8004722:	d12b      	bne.n	800477c <__swbuf_r+0x70>
 8004724:	686c      	ldr	r4, [r5, #4]
 8004726:	69a3      	ldr	r3, [r4, #24]
 8004728:	60a3      	str	r3, [r4, #8]
 800472a:	89a3      	ldrh	r3, [r4, #12]
 800472c:	071a      	lsls	r2, r3, #28
 800472e:	d52f      	bpl.n	8004790 <__swbuf_r+0x84>
 8004730:	6923      	ldr	r3, [r4, #16]
 8004732:	b36b      	cbz	r3, 8004790 <__swbuf_r+0x84>
 8004734:	6923      	ldr	r3, [r4, #16]
 8004736:	6820      	ldr	r0, [r4, #0]
 8004738:	1ac0      	subs	r0, r0, r3
 800473a:	6963      	ldr	r3, [r4, #20]
 800473c:	b2f6      	uxtb	r6, r6
 800473e:	4283      	cmp	r3, r0
 8004740:	4637      	mov	r7, r6
 8004742:	dc04      	bgt.n	800474e <__swbuf_r+0x42>
 8004744:	4621      	mov	r1, r4
 8004746:	4628      	mov	r0, r5
 8004748:	f000 f948 	bl	80049dc <_fflush_r>
 800474c:	bb30      	cbnz	r0, 800479c <__swbuf_r+0x90>
 800474e:	68a3      	ldr	r3, [r4, #8]
 8004750:	3b01      	subs	r3, #1
 8004752:	60a3      	str	r3, [r4, #8]
 8004754:	6823      	ldr	r3, [r4, #0]
 8004756:	1c5a      	adds	r2, r3, #1
 8004758:	6022      	str	r2, [r4, #0]
 800475a:	701e      	strb	r6, [r3, #0]
 800475c:	6963      	ldr	r3, [r4, #20]
 800475e:	3001      	adds	r0, #1
 8004760:	4283      	cmp	r3, r0
 8004762:	d004      	beq.n	800476e <__swbuf_r+0x62>
 8004764:	89a3      	ldrh	r3, [r4, #12]
 8004766:	07db      	lsls	r3, r3, #31
 8004768:	d506      	bpl.n	8004778 <__swbuf_r+0x6c>
 800476a:	2e0a      	cmp	r6, #10
 800476c:	d104      	bne.n	8004778 <__swbuf_r+0x6c>
 800476e:	4621      	mov	r1, r4
 8004770:	4628      	mov	r0, r5
 8004772:	f000 f933 	bl	80049dc <_fflush_r>
 8004776:	b988      	cbnz	r0, 800479c <__swbuf_r+0x90>
 8004778:	4638      	mov	r0, r7
 800477a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800477c:	4b0a      	ldr	r3, [pc, #40]	; (80047a8 <__swbuf_r+0x9c>)
 800477e:	429c      	cmp	r4, r3
 8004780:	d101      	bne.n	8004786 <__swbuf_r+0x7a>
 8004782:	68ac      	ldr	r4, [r5, #8]
 8004784:	e7cf      	b.n	8004726 <__swbuf_r+0x1a>
 8004786:	4b09      	ldr	r3, [pc, #36]	; (80047ac <__swbuf_r+0xa0>)
 8004788:	429c      	cmp	r4, r3
 800478a:	bf08      	it	eq
 800478c:	68ec      	ldreq	r4, [r5, #12]
 800478e:	e7ca      	b.n	8004726 <__swbuf_r+0x1a>
 8004790:	4621      	mov	r1, r4
 8004792:	4628      	mov	r0, r5
 8004794:	f000 f81e 	bl	80047d4 <__swsetup_r>
 8004798:	2800      	cmp	r0, #0
 800479a:	d0cb      	beq.n	8004734 <__swbuf_r+0x28>
 800479c:	f04f 37ff 	mov.w	r7, #4294967295
 80047a0:	e7ea      	b.n	8004778 <__swbuf_r+0x6c>
 80047a2:	bf00      	nop
 80047a4:	08004d34 	.word	0x08004d34
 80047a8:	08004d54 	.word	0x08004d54
 80047ac:	08004d14 	.word	0x08004d14

080047b0 <_write_r>:
 80047b0:	b538      	push	{r3, r4, r5, lr}
 80047b2:	4d07      	ldr	r5, [pc, #28]	; (80047d0 <_write_r+0x20>)
 80047b4:	4604      	mov	r4, r0
 80047b6:	4608      	mov	r0, r1
 80047b8:	4611      	mov	r1, r2
 80047ba:	2200      	movs	r2, #0
 80047bc:	602a      	str	r2, [r5, #0]
 80047be:	461a      	mov	r2, r3
 80047c0:	f7fc f9cb 	bl	8000b5a <_write>
 80047c4:	1c43      	adds	r3, r0, #1
 80047c6:	d102      	bne.n	80047ce <_write_r+0x1e>
 80047c8:	682b      	ldr	r3, [r5, #0]
 80047ca:	b103      	cbz	r3, 80047ce <_write_r+0x1e>
 80047cc:	6023      	str	r3, [r4, #0]
 80047ce:	bd38      	pop	{r3, r4, r5, pc}
 80047d0:	20000188 	.word	0x20000188

080047d4 <__swsetup_r>:
 80047d4:	4b32      	ldr	r3, [pc, #200]	; (80048a0 <__swsetup_r+0xcc>)
 80047d6:	b570      	push	{r4, r5, r6, lr}
 80047d8:	681d      	ldr	r5, [r3, #0]
 80047da:	4606      	mov	r6, r0
 80047dc:	460c      	mov	r4, r1
 80047de:	b125      	cbz	r5, 80047ea <__swsetup_r+0x16>
 80047e0:	69ab      	ldr	r3, [r5, #24]
 80047e2:	b913      	cbnz	r3, 80047ea <__swsetup_r+0x16>
 80047e4:	4628      	mov	r0, r5
 80047e6:	f7ff fb1b 	bl	8003e20 <__sinit>
 80047ea:	4b2e      	ldr	r3, [pc, #184]	; (80048a4 <__swsetup_r+0xd0>)
 80047ec:	429c      	cmp	r4, r3
 80047ee:	d10f      	bne.n	8004810 <__swsetup_r+0x3c>
 80047f0:	686c      	ldr	r4, [r5, #4]
 80047f2:	89a3      	ldrh	r3, [r4, #12]
 80047f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80047f8:	0719      	lsls	r1, r3, #28
 80047fa:	d42c      	bmi.n	8004856 <__swsetup_r+0x82>
 80047fc:	06dd      	lsls	r5, r3, #27
 80047fe:	d411      	bmi.n	8004824 <__swsetup_r+0x50>
 8004800:	2309      	movs	r3, #9
 8004802:	6033      	str	r3, [r6, #0]
 8004804:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004808:	81a3      	strh	r3, [r4, #12]
 800480a:	f04f 30ff 	mov.w	r0, #4294967295
 800480e:	e03e      	b.n	800488e <__swsetup_r+0xba>
 8004810:	4b25      	ldr	r3, [pc, #148]	; (80048a8 <__swsetup_r+0xd4>)
 8004812:	429c      	cmp	r4, r3
 8004814:	d101      	bne.n	800481a <__swsetup_r+0x46>
 8004816:	68ac      	ldr	r4, [r5, #8]
 8004818:	e7eb      	b.n	80047f2 <__swsetup_r+0x1e>
 800481a:	4b24      	ldr	r3, [pc, #144]	; (80048ac <__swsetup_r+0xd8>)
 800481c:	429c      	cmp	r4, r3
 800481e:	bf08      	it	eq
 8004820:	68ec      	ldreq	r4, [r5, #12]
 8004822:	e7e6      	b.n	80047f2 <__swsetup_r+0x1e>
 8004824:	0758      	lsls	r0, r3, #29
 8004826:	d512      	bpl.n	800484e <__swsetup_r+0x7a>
 8004828:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800482a:	b141      	cbz	r1, 800483e <__swsetup_r+0x6a>
 800482c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004830:	4299      	cmp	r1, r3
 8004832:	d002      	beq.n	800483a <__swsetup_r+0x66>
 8004834:	4630      	mov	r0, r6
 8004836:	f000 f991 	bl	8004b5c <_free_r>
 800483a:	2300      	movs	r3, #0
 800483c:	6363      	str	r3, [r4, #52]	; 0x34
 800483e:	89a3      	ldrh	r3, [r4, #12]
 8004840:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004844:	81a3      	strh	r3, [r4, #12]
 8004846:	2300      	movs	r3, #0
 8004848:	6063      	str	r3, [r4, #4]
 800484a:	6923      	ldr	r3, [r4, #16]
 800484c:	6023      	str	r3, [r4, #0]
 800484e:	89a3      	ldrh	r3, [r4, #12]
 8004850:	f043 0308 	orr.w	r3, r3, #8
 8004854:	81a3      	strh	r3, [r4, #12]
 8004856:	6923      	ldr	r3, [r4, #16]
 8004858:	b94b      	cbnz	r3, 800486e <__swsetup_r+0x9a>
 800485a:	89a3      	ldrh	r3, [r4, #12]
 800485c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004860:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004864:	d003      	beq.n	800486e <__swsetup_r+0x9a>
 8004866:	4621      	mov	r1, r4
 8004868:	4630      	mov	r0, r6
 800486a:	f000 f92b 	bl	8004ac4 <__smakebuf_r>
 800486e:	89a0      	ldrh	r0, [r4, #12]
 8004870:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004874:	f010 0301 	ands.w	r3, r0, #1
 8004878:	d00a      	beq.n	8004890 <__swsetup_r+0xbc>
 800487a:	2300      	movs	r3, #0
 800487c:	60a3      	str	r3, [r4, #8]
 800487e:	6963      	ldr	r3, [r4, #20]
 8004880:	425b      	negs	r3, r3
 8004882:	61a3      	str	r3, [r4, #24]
 8004884:	6923      	ldr	r3, [r4, #16]
 8004886:	b943      	cbnz	r3, 800489a <__swsetup_r+0xc6>
 8004888:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800488c:	d1ba      	bne.n	8004804 <__swsetup_r+0x30>
 800488e:	bd70      	pop	{r4, r5, r6, pc}
 8004890:	0781      	lsls	r1, r0, #30
 8004892:	bf58      	it	pl
 8004894:	6963      	ldrpl	r3, [r4, #20]
 8004896:	60a3      	str	r3, [r4, #8]
 8004898:	e7f4      	b.n	8004884 <__swsetup_r+0xb0>
 800489a:	2000      	movs	r0, #0
 800489c:	e7f7      	b.n	800488e <__swsetup_r+0xba>
 800489e:	bf00      	nop
 80048a0:	2000000c 	.word	0x2000000c
 80048a4:	08004d34 	.word	0x08004d34
 80048a8:	08004d54 	.word	0x08004d54
 80048ac:	08004d14 	.word	0x08004d14

080048b0 <_close_r>:
 80048b0:	b538      	push	{r3, r4, r5, lr}
 80048b2:	4d06      	ldr	r5, [pc, #24]	; (80048cc <_close_r+0x1c>)
 80048b4:	2300      	movs	r3, #0
 80048b6:	4604      	mov	r4, r0
 80048b8:	4608      	mov	r0, r1
 80048ba:	602b      	str	r3, [r5, #0]
 80048bc:	f7fc f969 	bl	8000b92 <_close>
 80048c0:	1c43      	adds	r3, r0, #1
 80048c2:	d102      	bne.n	80048ca <_close_r+0x1a>
 80048c4:	682b      	ldr	r3, [r5, #0]
 80048c6:	b103      	cbz	r3, 80048ca <_close_r+0x1a>
 80048c8:	6023      	str	r3, [r4, #0]
 80048ca:	bd38      	pop	{r3, r4, r5, pc}
 80048cc:	20000188 	.word	0x20000188

080048d0 <__sflush_r>:
 80048d0:	898a      	ldrh	r2, [r1, #12]
 80048d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048d6:	4605      	mov	r5, r0
 80048d8:	0710      	lsls	r0, r2, #28
 80048da:	460c      	mov	r4, r1
 80048dc:	d458      	bmi.n	8004990 <__sflush_r+0xc0>
 80048de:	684b      	ldr	r3, [r1, #4]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	dc05      	bgt.n	80048f0 <__sflush_r+0x20>
 80048e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	dc02      	bgt.n	80048f0 <__sflush_r+0x20>
 80048ea:	2000      	movs	r0, #0
 80048ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80048f2:	2e00      	cmp	r6, #0
 80048f4:	d0f9      	beq.n	80048ea <__sflush_r+0x1a>
 80048f6:	2300      	movs	r3, #0
 80048f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80048fc:	682f      	ldr	r7, [r5, #0]
 80048fe:	602b      	str	r3, [r5, #0]
 8004900:	d032      	beq.n	8004968 <__sflush_r+0x98>
 8004902:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004904:	89a3      	ldrh	r3, [r4, #12]
 8004906:	075a      	lsls	r2, r3, #29
 8004908:	d505      	bpl.n	8004916 <__sflush_r+0x46>
 800490a:	6863      	ldr	r3, [r4, #4]
 800490c:	1ac0      	subs	r0, r0, r3
 800490e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004910:	b10b      	cbz	r3, 8004916 <__sflush_r+0x46>
 8004912:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004914:	1ac0      	subs	r0, r0, r3
 8004916:	2300      	movs	r3, #0
 8004918:	4602      	mov	r2, r0
 800491a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800491c:	6a21      	ldr	r1, [r4, #32]
 800491e:	4628      	mov	r0, r5
 8004920:	47b0      	blx	r6
 8004922:	1c43      	adds	r3, r0, #1
 8004924:	89a3      	ldrh	r3, [r4, #12]
 8004926:	d106      	bne.n	8004936 <__sflush_r+0x66>
 8004928:	6829      	ldr	r1, [r5, #0]
 800492a:	291d      	cmp	r1, #29
 800492c:	d82c      	bhi.n	8004988 <__sflush_r+0xb8>
 800492e:	4a2a      	ldr	r2, [pc, #168]	; (80049d8 <__sflush_r+0x108>)
 8004930:	40ca      	lsrs	r2, r1
 8004932:	07d6      	lsls	r6, r2, #31
 8004934:	d528      	bpl.n	8004988 <__sflush_r+0xb8>
 8004936:	2200      	movs	r2, #0
 8004938:	6062      	str	r2, [r4, #4]
 800493a:	04d9      	lsls	r1, r3, #19
 800493c:	6922      	ldr	r2, [r4, #16]
 800493e:	6022      	str	r2, [r4, #0]
 8004940:	d504      	bpl.n	800494c <__sflush_r+0x7c>
 8004942:	1c42      	adds	r2, r0, #1
 8004944:	d101      	bne.n	800494a <__sflush_r+0x7a>
 8004946:	682b      	ldr	r3, [r5, #0]
 8004948:	b903      	cbnz	r3, 800494c <__sflush_r+0x7c>
 800494a:	6560      	str	r0, [r4, #84]	; 0x54
 800494c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800494e:	602f      	str	r7, [r5, #0]
 8004950:	2900      	cmp	r1, #0
 8004952:	d0ca      	beq.n	80048ea <__sflush_r+0x1a>
 8004954:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004958:	4299      	cmp	r1, r3
 800495a:	d002      	beq.n	8004962 <__sflush_r+0x92>
 800495c:	4628      	mov	r0, r5
 800495e:	f000 f8fd 	bl	8004b5c <_free_r>
 8004962:	2000      	movs	r0, #0
 8004964:	6360      	str	r0, [r4, #52]	; 0x34
 8004966:	e7c1      	b.n	80048ec <__sflush_r+0x1c>
 8004968:	6a21      	ldr	r1, [r4, #32]
 800496a:	2301      	movs	r3, #1
 800496c:	4628      	mov	r0, r5
 800496e:	47b0      	blx	r6
 8004970:	1c41      	adds	r1, r0, #1
 8004972:	d1c7      	bne.n	8004904 <__sflush_r+0x34>
 8004974:	682b      	ldr	r3, [r5, #0]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d0c4      	beq.n	8004904 <__sflush_r+0x34>
 800497a:	2b1d      	cmp	r3, #29
 800497c:	d001      	beq.n	8004982 <__sflush_r+0xb2>
 800497e:	2b16      	cmp	r3, #22
 8004980:	d101      	bne.n	8004986 <__sflush_r+0xb6>
 8004982:	602f      	str	r7, [r5, #0]
 8004984:	e7b1      	b.n	80048ea <__sflush_r+0x1a>
 8004986:	89a3      	ldrh	r3, [r4, #12]
 8004988:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800498c:	81a3      	strh	r3, [r4, #12]
 800498e:	e7ad      	b.n	80048ec <__sflush_r+0x1c>
 8004990:	690f      	ldr	r7, [r1, #16]
 8004992:	2f00      	cmp	r7, #0
 8004994:	d0a9      	beq.n	80048ea <__sflush_r+0x1a>
 8004996:	0793      	lsls	r3, r2, #30
 8004998:	680e      	ldr	r6, [r1, #0]
 800499a:	bf08      	it	eq
 800499c:	694b      	ldreq	r3, [r1, #20]
 800499e:	600f      	str	r7, [r1, #0]
 80049a0:	bf18      	it	ne
 80049a2:	2300      	movne	r3, #0
 80049a4:	eba6 0807 	sub.w	r8, r6, r7
 80049a8:	608b      	str	r3, [r1, #8]
 80049aa:	f1b8 0f00 	cmp.w	r8, #0
 80049ae:	dd9c      	ble.n	80048ea <__sflush_r+0x1a>
 80049b0:	6a21      	ldr	r1, [r4, #32]
 80049b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80049b4:	4643      	mov	r3, r8
 80049b6:	463a      	mov	r2, r7
 80049b8:	4628      	mov	r0, r5
 80049ba:	47b0      	blx	r6
 80049bc:	2800      	cmp	r0, #0
 80049be:	dc06      	bgt.n	80049ce <__sflush_r+0xfe>
 80049c0:	89a3      	ldrh	r3, [r4, #12]
 80049c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049c6:	81a3      	strh	r3, [r4, #12]
 80049c8:	f04f 30ff 	mov.w	r0, #4294967295
 80049cc:	e78e      	b.n	80048ec <__sflush_r+0x1c>
 80049ce:	4407      	add	r7, r0
 80049d0:	eba8 0800 	sub.w	r8, r8, r0
 80049d4:	e7e9      	b.n	80049aa <__sflush_r+0xda>
 80049d6:	bf00      	nop
 80049d8:	20400001 	.word	0x20400001

080049dc <_fflush_r>:
 80049dc:	b538      	push	{r3, r4, r5, lr}
 80049de:	690b      	ldr	r3, [r1, #16]
 80049e0:	4605      	mov	r5, r0
 80049e2:	460c      	mov	r4, r1
 80049e4:	b913      	cbnz	r3, 80049ec <_fflush_r+0x10>
 80049e6:	2500      	movs	r5, #0
 80049e8:	4628      	mov	r0, r5
 80049ea:	bd38      	pop	{r3, r4, r5, pc}
 80049ec:	b118      	cbz	r0, 80049f6 <_fflush_r+0x1a>
 80049ee:	6983      	ldr	r3, [r0, #24]
 80049f0:	b90b      	cbnz	r3, 80049f6 <_fflush_r+0x1a>
 80049f2:	f7ff fa15 	bl	8003e20 <__sinit>
 80049f6:	4b14      	ldr	r3, [pc, #80]	; (8004a48 <_fflush_r+0x6c>)
 80049f8:	429c      	cmp	r4, r3
 80049fa:	d11b      	bne.n	8004a34 <_fflush_r+0x58>
 80049fc:	686c      	ldr	r4, [r5, #4]
 80049fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d0ef      	beq.n	80049e6 <_fflush_r+0xa>
 8004a06:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004a08:	07d0      	lsls	r0, r2, #31
 8004a0a:	d404      	bmi.n	8004a16 <_fflush_r+0x3a>
 8004a0c:	0599      	lsls	r1, r3, #22
 8004a0e:	d402      	bmi.n	8004a16 <_fflush_r+0x3a>
 8004a10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a12:	f7ff faa3 	bl	8003f5c <__retarget_lock_acquire_recursive>
 8004a16:	4628      	mov	r0, r5
 8004a18:	4621      	mov	r1, r4
 8004a1a:	f7ff ff59 	bl	80048d0 <__sflush_r>
 8004a1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004a20:	07da      	lsls	r2, r3, #31
 8004a22:	4605      	mov	r5, r0
 8004a24:	d4e0      	bmi.n	80049e8 <_fflush_r+0xc>
 8004a26:	89a3      	ldrh	r3, [r4, #12]
 8004a28:	059b      	lsls	r3, r3, #22
 8004a2a:	d4dd      	bmi.n	80049e8 <_fflush_r+0xc>
 8004a2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a2e:	f7ff fa96 	bl	8003f5e <__retarget_lock_release_recursive>
 8004a32:	e7d9      	b.n	80049e8 <_fflush_r+0xc>
 8004a34:	4b05      	ldr	r3, [pc, #20]	; (8004a4c <_fflush_r+0x70>)
 8004a36:	429c      	cmp	r4, r3
 8004a38:	d101      	bne.n	8004a3e <_fflush_r+0x62>
 8004a3a:	68ac      	ldr	r4, [r5, #8]
 8004a3c:	e7df      	b.n	80049fe <_fflush_r+0x22>
 8004a3e:	4b04      	ldr	r3, [pc, #16]	; (8004a50 <_fflush_r+0x74>)
 8004a40:	429c      	cmp	r4, r3
 8004a42:	bf08      	it	eq
 8004a44:	68ec      	ldreq	r4, [r5, #12]
 8004a46:	e7da      	b.n	80049fe <_fflush_r+0x22>
 8004a48:	08004d34 	.word	0x08004d34
 8004a4c:	08004d54 	.word	0x08004d54
 8004a50:	08004d14 	.word	0x08004d14

08004a54 <_lseek_r>:
 8004a54:	b538      	push	{r3, r4, r5, lr}
 8004a56:	4d07      	ldr	r5, [pc, #28]	; (8004a74 <_lseek_r+0x20>)
 8004a58:	4604      	mov	r4, r0
 8004a5a:	4608      	mov	r0, r1
 8004a5c:	4611      	mov	r1, r2
 8004a5e:	2200      	movs	r2, #0
 8004a60:	602a      	str	r2, [r5, #0]
 8004a62:	461a      	mov	r2, r3
 8004a64:	f7fc f8bc 	bl	8000be0 <_lseek>
 8004a68:	1c43      	adds	r3, r0, #1
 8004a6a:	d102      	bne.n	8004a72 <_lseek_r+0x1e>
 8004a6c:	682b      	ldr	r3, [r5, #0]
 8004a6e:	b103      	cbz	r3, 8004a72 <_lseek_r+0x1e>
 8004a70:	6023      	str	r3, [r4, #0]
 8004a72:	bd38      	pop	{r3, r4, r5, pc}
 8004a74:	20000188 	.word	0x20000188

08004a78 <__swhatbuf_r>:
 8004a78:	b570      	push	{r4, r5, r6, lr}
 8004a7a:	460e      	mov	r6, r1
 8004a7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a80:	2900      	cmp	r1, #0
 8004a82:	b096      	sub	sp, #88	; 0x58
 8004a84:	4614      	mov	r4, r2
 8004a86:	461d      	mov	r5, r3
 8004a88:	da08      	bge.n	8004a9c <__swhatbuf_r+0x24>
 8004a8a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	602a      	str	r2, [r5, #0]
 8004a92:	061a      	lsls	r2, r3, #24
 8004a94:	d410      	bmi.n	8004ab8 <__swhatbuf_r+0x40>
 8004a96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a9a:	e00e      	b.n	8004aba <__swhatbuf_r+0x42>
 8004a9c:	466a      	mov	r2, sp
 8004a9e:	f000 f8bb 	bl	8004c18 <_fstat_r>
 8004aa2:	2800      	cmp	r0, #0
 8004aa4:	dbf1      	blt.n	8004a8a <__swhatbuf_r+0x12>
 8004aa6:	9a01      	ldr	r2, [sp, #4]
 8004aa8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004aac:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004ab0:	425a      	negs	r2, r3
 8004ab2:	415a      	adcs	r2, r3
 8004ab4:	602a      	str	r2, [r5, #0]
 8004ab6:	e7ee      	b.n	8004a96 <__swhatbuf_r+0x1e>
 8004ab8:	2340      	movs	r3, #64	; 0x40
 8004aba:	2000      	movs	r0, #0
 8004abc:	6023      	str	r3, [r4, #0]
 8004abe:	b016      	add	sp, #88	; 0x58
 8004ac0:	bd70      	pop	{r4, r5, r6, pc}
	...

08004ac4 <__smakebuf_r>:
 8004ac4:	898b      	ldrh	r3, [r1, #12]
 8004ac6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004ac8:	079d      	lsls	r5, r3, #30
 8004aca:	4606      	mov	r6, r0
 8004acc:	460c      	mov	r4, r1
 8004ace:	d507      	bpl.n	8004ae0 <__smakebuf_r+0x1c>
 8004ad0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004ad4:	6023      	str	r3, [r4, #0]
 8004ad6:	6123      	str	r3, [r4, #16]
 8004ad8:	2301      	movs	r3, #1
 8004ada:	6163      	str	r3, [r4, #20]
 8004adc:	b002      	add	sp, #8
 8004ade:	bd70      	pop	{r4, r5, r6, pc}
 8004ae0:	ab01      	add	r3, sp, #4
 8004ae2:	466a      	mov	r2, sp
 8004ae4:	f7ff ffc8 	bl	8004a78 <__swhatbuf_r>
 8004ae8:	9900      	ldr	r1, [sp, #0]
 8004aea:	4605      	mov	r5, r0
 8004aec:	4630      	mov	r0, r6
 8004aee:	f7ff fa57 	bl	8003fa0 <_malloc_r>
 8004af2:	b948      	cbnz	r0, 8004b08 <__smakebuf_r+0x44>
 8004af4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004af8:	059a      	lsls	r2, r3, #22
 8004afa:	d4ef      	bmi.n	8004adc <__smakebuf_r+0x18>
 8004afc:	f023 0303 	bic.w	r3, r3, #3
 8004b00:	f043 0302 	orr.w	r3, r3, #2
 8004b04:	81a3      	strh	r3, [r4, #12]
 8004b06:	e7e3      	b.n	8004ad0 <__smakebuf_r+0xc>
 8004b08:	4b0d      	ldr	r3, [pc, #52]	; (8004b40 <__smakebuf_r+0x7c>)
 8004b0a:	62b3      	str	r3, [r6, #40]	; 0x28
 8004b0c:	89a3      	ldrh	r3, [r4, #12]
 8004b0e:	6020      	str	r0, [r4, #0]
 8004b10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b14:	81a3      	strh	r3, [r4, #12]
 8004b16:	9b00      	ldr	r3, [sp, #0]
 8004b18:	6163      	str	r3, [r4, #20]
 8004b1a:	9b01      	ldr	r3, [sp, #4]
 8004b1c:	6120      	str	r0, [r4, #16]
 8004b1e:	b15b      	cbz	r3, 8004b38 <__smakebuf_r+0x74>
 8004b20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b24:	4630      	mov	r0, r6
 8004b26:	f000 f889 	bl	8004c3c <_isatty_r>
 8004b2a:	b128      	cbz	r0, 8004b38 <__smakebuf_r+0x74>
 8004b2c:	89a3      	ldrh	r3, [r4, #12]
 8004b2e:	f023 0303 	bic.w	r3, r3, #3
 8004b32:	f043 0301 	orr.w	r3, r3, #1
 8004b36:	81a3      	strh	r3, [r4, #12]
 8004b38:	89a0      	ldrh	r0, [r4, #12]
 8004b3a:	4305      	orrs	r5, r0
 8004b3c:	81a5      	strh	r5, [r4, #12]
 8004b3e:	e7cd      	b.n	8004adc <__smakebuf_r+0x18>
 8004b40:	08003db9 	.word	0x08003db9

08004b44 <__malloc_lock>:
 8004b44:	4801      	ldr	r0, [pc, #4]	; (8004b4c <__malloc_lock+0x8>)
 8004b46:	f7ff ba09 	b.w	8003f5c <__retarget_lock_acquire_recursive>
 8004b4a:	bf00      	nop
 8004b4c:	2000017c 	.word	0x2000017c

08004b50 <__malloc_unlock>:
 8004b50:	4801      	ldr	r0, [pc, #4]	; (8004b58 <__malloc_unlock+0x8>)
 8004b52:	f7ff ba04 	b.w	8003f5e <__retarget_lock_release_recursive>
 8004b56:	bf00      	nop
 8004b58:	2000017c 	.word	0x2000017c

08004b5c <_free_r>:
 8004b5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004b5e:	2900      	cmp	r1, #0
 8004b60:	d044      	beq.n	8004bec <_free_r+0x90>
 8004b62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b66:	9001      	str	r0, [sp, #4]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	f1a1 0404 	sub.w	r4, r1, #4
 8004b6e:	bfb8      	it	lt
 8004b70:	18e4      	addlt	r4, r4, r3
 8004b72:	f7ff ffe7 	bl	8004b44 <__malloc_lock>
 8004b76:	4a1e      	ldr	r2, [pc, #120]	; (8004bf0 <_free_r+0x94>)
 8004b78:	9801      	ldr	r0, [sp, #4]
 8004b7a:	6813      	ldr	r3, [r2, #0]
 8004b7c:	b933      	cbnz	r3, 8004b8c <_free_r+0x30>
 8004b7e:	6063      	str	r3, [r4, #4]
 8004b80:	6014      	str	r4, [r2, #0]
 8004b82:	b003      	add	sp, #12
 8004b84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004b88:	f7ff bfe2 	b.w	8004b50 <__malloc_unlock>
 8004b8c:	42a3      	cmp	r3, r4
 8004b8e:	d908      	bls.n	8004ba2 <_free_r+0x46>
 8004b90:	6825      	ldr	r5, [r4, #0]
 8004b92:	1961      	adds	r1, r4, r5
 8004b94:	428b      	cmp	r3, r1
 8004b96:	bf01      	itttt	eq
 8004b98:	6819      	ldreq	r1, [r3, #0]
 8004b9a:	685b      	ldreq	r3, [r3, #4]
 8004b9c:	1949      	addeq	r1, r1, r5
 8004b9e:	6021      	streq	r1, [r4, #0]
 8004ba0:	e7ed      	b.n	8004b7e <_free_r+0x22>
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	b10b      	cbz	r3, 8004bac <_free_r+0x50>
 8004ba8:	42a3      	cmp	r3, r4
 8004baa:	d9fa      	bls.n	8004ba2 <_free_r+0x46>
 8004bac:	6811      	ldr	r1, [r2, #0]
 8004bae:	1855      	adds	r5, r2, r1
 8004bb0:	42a5      	cmp	r5, r4
 8004bb2:	d10b      	bne.n	8004bcc <_free_r+0x70>
 8004bb4:	6824      	ldr	r4, [r4, #0]
 8004bb6:	4421      	add	r1, r4
 8004bb8:	1854      	adds	r4, r2, r1
 8004bba:	42a3      	cmp	r3, r4
 8004bbc:	6011      	str	r1, [r2, #0]
 8004bbe:	d1e0      	bne.n	8004b82 <_free_r+0x26>
 8004bc0:	681c      	ldr	r4, [r3, #0]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	6053      	str	r3, [r2, #4]
 8004bc6:	4421      	add	r1, r4
 8004bc8:	6011      	str	r1, [r2, #0]
 8004bca:	e7da      	b.n	8004b82 <_free_r+0x26>
 8004bcc:	d902      	bls.n	8004bd4 <_free_r+0x78>
 8004bce:	230c      	movs	r3, #12
 8004bd0:	6003      	str	r3, [r0, #0]
 8004bd2:	e7d6      	b.n	8004b82 <_free_r+0x26>
 8004bd4:	6825      	ldr	r5, [r4, #0]
 8004bd6:	1961      	adds	r1, r4, r5
 8004bd8:	428b      	cmp	r3, r1
 8004bda:	bf04      	itt	eq
 8004bdc:	6819      	ldreq	r1, [r3, #0]
 8004bde:	685b      	ldreq	r3, [r3, #4]
 8004be0:	6063      	str	r3, [r4, #4]
 8004be2:	bf04      	itt	eq
 8004be4:	1949      	addeq	r1, r1, r5
 8004be6:	6021      	streq	r1, [r4, #0]
 8004be8:	6054      	str	r4, [r2, #4]
 8004bea:	e7ca      	b.n	8004b82 <_free_r+0x26>
 8004bec:	b003      	add	sp, #12
 8004bee:	bd30      	pop	{r4, r5, pc}
 8004bf0:	20000180 	.word	0x20000180

08004bf4 <_read_r>:
 8004bf4:	b538      	push	{r3, r4, r5, lr}
 8004bf6:	4d07      	ldr	r5, [pc, #28]	; (8004c14 <_read_r+0x20>)
 8004bf8:	4604      	mov	r4, r0
 8004bfa:	4608      	mov	r0, r1
 8004bfc:	4611      	mov	r1, r2
 8004bfe:	2200      	movs	r2, #0
 8004c00:	602a      	str	r2, [r5, #0]
 8004c02:	461a      	mov	r2, r3
 8004c04:	f7fb ff8c 	bl	8000b20 <_read>
 8004c08:	1c43      	adds	r3, r0, #1
 8004c0a:	d102      	bne.n	8004c12 <_read_r+0x1e>
 8004c0c:	682b      	ldr	r3, [r5, #0]
 8004c0e:	b103      	cbz	r3, 8004c12 <_read_r+0x1e>
 8004c10:	6023      	str	r3, [r4, #0]
 8004c12:	bd38      	pop	{r3, r4, r5, pc}
 8004c14:	20000188 	.word	0x20000188

08004c18 <_fstat_r>:
 8004c18:	b538      	push	{r3, r4, r5, lr}
 8004c1a:	4d07      	ldr	r5, [pc, #28]	; (8004c38 <_fstat_r+0x20>)
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	4604      	mov	r4, r0
 8004c20:	4608      	mov	r0, r1
 8004c22:	4611      	mov	r1, r2
 8004c24:	602b      	str	r3, [r5, #0]
 8004c26:	f7fb ffc0 	bl	8000baa <_fstat>
 8004c2a:	1c43      	adds	r3, r0, #1
 8004c2c:	d102      	bne.n	8004c34 <_fstat_r+0x1c>
 8004c2e:	682b      	ldr	r3, [r5, #0]
 8004c30:	b103      	cbz	r3, 8004c34 <_fstat_r+0x1c>
 8004c32:	6023      	str	r3, [r4, #0]
 8004c34:	bd38      	pop	{r3, r4, r5, pc}
 8004c36:	bf00      	nop
 8004c38:	20000188 	.word	0x20000188

08004c3c <_isatty_r>:
 8004c3c:	b538      	push	{r3, r4, r5, lr}
 8004c3e:	4d06      	ldr	r5, [pc, #24]	; (8004c58 <_isatty_r+0x1c>)
 8004c40:	2300      	movs	r3, #0
 8004c42:	4604      	mov	r4, r0
 8004c44:	4608      	mov	r0, r1
 8004c46:	602b      	str	r3, [r5, #0]
 8004c48:	f7fb ffbf 	bl	8000bca <_isatty>
 8004c4c:	1c43      	adds	r3, r0, #1
 8004c4e:	d102      	bne.n	8004c56 <_isatty_r+0x1a>
 8004c50:	682b      	ldr	r3, [r5, #0]
 8004c52:	b103      	cbz	r3, 8004c56 <_isatty_r+0x1a>
 8004c54:	6023      	str	r3, [r4, #0]
 8004c56:	bd38      	pop	{r3, r4, r5, pc}
 8004c58:	20000188 	.word	0x20000188

08004c5c <_init>:
 8004c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c5e:	bf00      	nop
 8004c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c62:	bc08      	pop	{r3}
 8004c64:	469e      	mov	lr, r3
 8004c66:	4770      	bx	lr

08004c68 <_fini>:
 8004c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c6a:	bf00      	nop
 8004c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c6e:	bc08      	pop	{r3}
 8004c70:	469e      	mov	lr, r3
 8004c72:	4770      	bx	lr
