--
--	Conversion of Test1.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu Nov 14 10:07:43 2019
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \LUT_Line_4:tmp__LUT_Line_4_ins_4\ : bit;
SIGNAL Net_102_4 : bit;
SIGNAL \LUT_Line_4:tmp__LUT_Line_4_ins_3\ : bit;
SIGNAL Net_102_3 : bit;
SIGNAL \LUT_Line_4:tmp__LUT_Line_4_ins_2\ : bit;
SIGNAL Net_102_2 : bit;
SIGNAL \LUT_Line_4:tmp__LUT_Line_4_ins_1\ : bit;
SIGNAL Net_102_1 : bit;
SIGNAL \LUT_Line_4:tmp__LUT_Line_4_ins_0\ : bit;
SIGNAL Net_102_0 : bit;
SIGNAL \LUT_Line_4:tmp__LUT_Line_4_reg_2\ : bit;
SIGNAL \LUT_Line_4:tmp__LUT_Line_4_reg_1\ : bit;
SIGNAL \LUT_Line_4:tmp__LUT_Line_4_reg_0\ : bit;
SIGNAL Net_274_2 : bit;
SIGNAL Net_274_1 : bit;
SIGNAL Net_274_0 : bit;
SIGNAL \LUT_Line_3:tmp__LUT_Line_3_ins_4\ : bit;
SIGNAL \LUT_Line_3:tmp__LUT_Line_3_ins_3\ : bit;
SIGNAL \LUT_Line_3:tmp__LUT_Line_3_ins_2\ : bit;
SIGNAL \LUT_Line_3:tmp__LUT_Line_3_ins_1\ : bit;
SIGNAL \LUT_Line_3:tmp__LUT_Line_3_ins_0\ : bit;
SIGNAL \LUT_Line_3:tmp__LUT_Line_3_reg_2\ : bit;
SIGNAL \LUT_Line_3:tmp__LUT_Line_3_reg_1\ : bit;
SIGNAL \LUT_Line_3:tmp__LUT_Line_3_reg_0\ : bit;
SIGNAL Net_273_2 : bit;
SIGNAL Net_273_1 : bit;
SIGNAL Net_273_0 : bit;
SIGNAL \LUT_Line_2:tmp__LUT_Line_2_ins_4\ : bit;
SIGNAL \LUT_Line_2:tmp__LUT_Line_2_ins_3\ : bit;
SIGNAL \LUT_Line_2:tmp__LUT_Line_2_ins_2\ : bit;
SIGNAL \LUT_Line_2:tmp__LUT_Line_2_ins_1\ : bit;
SIGNAL \LUT_Line_2:tmp__LUT_Line_2_ins_0\ : bit;
SIGNAL \LUT_Line_2:tmp__LUT_Line_2_reg_2\ : bit;
SIGNAL \LUT_Line_2:tmp__LUT_Line_2_reg_1\ : bit;
SIGNAL \LUT_Line_2:tmp__LUT_Line_2_reg_0\ : bit;
SIGNAL Net_272_2 : bit;
SIGNAL Net_272_1 : bit;
SIGNAL Net_272_0 : bit;
SIGNAL \LUT_Line_1:tmp__LUT_Line_1_ins_4\ : bit;
SIGNAL \LUT_Line_1:tmp__LUT_Line_1_ins_3\ : bit;
SIGNAL \LUT_Line_1:tmp__LUT_Line_1_ins_2\ : bit;
SIGNAL \LUT_Line_1:tmp__LUT_Line_1_ins_1\ : bit;
SIGNAL \LUT_Line_1:tmp__LUT_Line_1_ins_0\ : bit;
SIGNAL \LUT_Line_1:tmp__LUT_Line_1_reg_2\ : bit;
SIGNAL \LUT_Line_1:tmp__LUT_Line_1_reg_1\ : bit;
SIGNAL \LUT_Line_1:tmp__LUT_Line_1_reg_0\ : bit;
SIGNAL Net_67_2 : bit;
SIGNAL Net_67_1 : bit;
SIGNAL Net_67_0 : bit;
SIGNAL \mux_2:tmp__mux_2_reg_2\ : bit;
SIGNAL Net_102_6 : bit;
SIGNAL Net_102_5 : bit;
SIGNAL \mux_2:tmp__mux_2_reg_1\ : bit;
SIGNAL \mux_2:tmp__mux_2_reg_0\ : bit;
SIGNAL Net_494_2 : bit;
ATTRIBUTE soft of Net_494_2:SIGNAL IS '1';
SIGNAL Net_494_1 : bit;
ATTRIBUTE soft of Net_494_1:SIGNAL IS '1';
SIGNAL Net_494_0 : bit;
ATTRIBUTE soft of Net_494_0:SIGNAL IS '1';
SIGNAL Net_66 : bit;
SIGNAL Net_100 : bit;
SIGNAL Net_98 : bit;
SIGNAL Net_101 : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \Counter:MODULE_1:b_31\ : bit;
SIGNAL \Counter:MODULE_1:b_30\ : bit;
SIGNAL \Counter:MODULE_1:b_29\ : bit;
SIGNAL \Counter:MODULE_1:b_28\ : bit;
SIGNAL \Counter:MODULE_1:b_27\ : bit;
SIGNAL \Counter:MODULE_1:b_26\ : bit;
SIGNAL \Counter:MODULE_1:b_25\ : bit;
SIGNAL \Counter:MODULE_1:b_24\ : bit;
SIGNAL \Counter:MODULE_1:b_23\ : bit;
SIGNAL \Counter:MODULE_1:b_22\ : bit;
SIGNAL \Counter:MODULE_1:b_21\ : bit;
SIGNAL \Counter:MODULE_1:b_20\ : bit;
SIGNAL \Counter:MODULE_1:b_19\ : bit;
SIGNAL \Counter:MODULE_1:b_18\ : bit;
SIGNAL \Counter:MODULE_1:b_17\ : bit;
SIGNAL \Counter:MODULE_1:b_16\ : bit;
SIGNAL \Counter:MODULE_1:b_15\ : bit;
SIGNAL \Counter:MODULE_1:b_14\ : bit;
SIGNAL \Counter:MODULE_1:b_13\ : bit;
SIGNAL \Counter:MODULE_1:b_12\ : bit;
SIGNAL \Counter:MODULE_1:b_11\ : bit;
SIGNAL \Counter:MODULE_1:b_10\ : bit;
SIGNAL \Counter:MODULE_1:b_9\ : bit;
SIGNAL \Counter:MODULE_1:b_8\ : bit;
SIGNAL \Counter:MODULE_1:b_7\ : bit;
SIGNAL \Counter:MODULE_1:b_6\ : bit;
SIGNAL \Counter:MODULE_1:b_5\ : bit;
SIGNAL \Counter:MODULE_1:b_4\ : bit;
SIGNAL \Counter:MODULE_1:b_3\ : bit;
SIGNAL \Counter:MODULE_1:b_2\ : bit;
SIGNAL \Counter:MODULE_1:b_1\ : bit;
SIGNAL \Counter:MODULE_1:b_0\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \Counter:MODIN1_6\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \Counter:MODIN1_5\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \Counter:MODIN1_4\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \Counter:MODIN1_3\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \Counter:MODIN1_2\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \Counter:MODIN1_1\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \Counter:MODIN1_0\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \Counter:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL Net_57 : bit;
SIGNAL Net_58 : bit;
SIGNAL Net_59 : bit;
SIGNAL Net_60 : bit;
SIGNAL Net_63 : bit;
SIGNAL Net_64 : bit;
SIGNAL Net_65 : bit;
SIGNAL Net_481 : bit;
SIGNAL tmpOE__Buzzer_net_0 : bit;
SIGNAL tmpFB_0__Buzzer_net_0 : bit;
SIGNAL tmpIO_0__Buzzer_net_0 : bit;
TERMINAL tmpSIOVREF__Buzzer_net_0 : bit;
TERMINAL Net_492 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Buzzer_net_0 : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL Net_102_4D : bit;
SIGNAL Net_102_3D : bit;
SIGNAL Net_102_2D : bit;
SIGNAL Net_102_1D : bit;
SIGNAL Net_102_0D : bit;
SIGNAL Net_102_6D : bit;
SIGNAL Net_102_5D : bit;
BEGIN

Net_494_2 <= ((not Net_102_2 and not Net_102_5 and Net_102_3 and Net_102_6)
	OR (not Net_102_3 and not Net_102_2 and not Net_102_1 and not Net_102_6 and Net_102_0 and Net_102_5)
	OR (not Net_102_1 and not Net_102_0 and not Net_102_6 and Net_102_3 and Net_102_5)
	OR (not Net_102_3 and not Net_102_2 and not Net_102_0 and not Net_102_6 and Net_102_1 and Net_102_5)
	OR (not Net_102_3 and not Net_102_1 and Net_102_4 and Net_102_2 and Net_102_6 and Net_102_5)
	OR (not Net_102_4 and not Net_102_3 and not Net_102_2 and not Net_102_6 and not Net_102_5 and Net_102_1)
	OR (not Net_102_4 and not Net_102_5 and Net_102_2 and Net_102_0 and Net_102_6)
	OR (not Net_102_4 and not Net_102_3 and not Net_102_1 and Net_102_0 and Net_102_6 and Net_102_5)
	OR (not Net_102_3 and not Net_102_6 and Net_102_2 and Net_102_1 and Net_102_0)
	OR (not Net_102_2 and not Net_102_5 and Net_102_4 and Net_102_6)
	OR (not Net_102_4 and not Net_102_1 and not Net_102_0 and not Net_102_5 and Net_102_3)
	OR (not Net_102_4 and not Net_102_0 and Net_102_1 and Net_102_6 and Net_102_5)
	OR (not Net_102_3 and not Net_102_2 and not Net_102_1 and not Net_102_6 and Net_102_4)
	OR (not Net_102_5 and Net_102_2 and Net_102_1 and Net_102_6)
	OR (not Net_102_0 and not Net_102_5 and Net_102_4 and Net_102_6)
	OR (not Net_102_4 and not Net_102_6 and Net_102_3 and Net_102_5)
	OR (not Net_102_1 and not Net_102_6 and not Net_102_5 and Net_102_3 and Net_102_2)
	OR (not Net_102_3 and not Net_102_5 and Net_102_4 and Net_102_2 and Net_102_1)
	OR (not Net_102_2 and Net_102_3 and Net_102_1 and Net_102_6)
	OR (not Net_102_2 and not Net_102_1 and not Net_102_0 and not Net_102_5 and Net_102_6)
	OR (Net_102_3 and Net_102_1 and Net_102_0 and Net_102_5));

Net_494_1 <= ((not Net_102_3 and not Net_102_2 and not Net_102_5 and Net_102_1)
	OR (not Net_102_1 and not Net_102_0 and not Net_102_6 and Net_102_3 and Net_102_5)
	OR (Net_102_4 and Net_102_3 and Net_102_1 and Net_102_0 and Net_102_5)
	OR (not Net_102_2 and not Net_102_5 and Net_102_4 and Net_102_3 and Net_102_6)
	OR (not Net_102_4 and not Net_102_6 and not Net_102_5 and Net_102_3 and Net_102_2)
	OR (not Net_102_3 and not Net_102_1 and Net_102_4 and Net_102_6 and Net_102_5)
	OR (not Net_102_3 and not Net_102_1 and Net_102_0 and Net_102_6 and Net_102_5)
	OR (not Net_102_0 and not Net_102_5 and Net_102_4 and Net_102_3 and Net_102_6)
	OR (not Net_102_4 and not Net_102_1 and not Net_102_5 and Net_102_0 and Net_102_6)
	OR (not Net_102_4 and not Net_102_3 and not Net_102_2 and not Net_102_5 and Net_102_6)
	OR (not Net_102_2 and not Net_102_6 and Net_102_4 and Net_102_3 and Net_102_5)
	OR (not Net_102_2 and Net_102_4 and Net_102_1 and Net_102_6)
	OR (not Net_102_4 and not Net_102_1 and Net_102_3 and Net_102_2 and Net_102_5)
	OR (not Net_102_3 and not Net_102_1 and not Net_102_5 and Net_102_2 and Net_102_6)
	OR (Net_102_3 and Net_102_1 and Net_102_0 and Net_102_6 and Net_102_5)
	OR (not Net_102_1 and not Net_102_6 and not Net_102_5 and Net_102_3 and Net_102_2)
	OR (not Net_102_5 and Net_102_4 and Net_102_1 and Net_102_6)
	OR (not Net_102_3 and not Net_102_2 and not Net_102_1 and Net_102_0 and Net_102_5)
	OR (not Net_102_4 and not Net_102_1 and not Net_102_0 and not Net_102_6 and Net_102_3)
	OR (not Net_102_3 and not Net_102_2 and not Net_102_0 and Net_102_1)
	OR (not Net_102_3 and not Net_102_6 and Net_102_2 and Net_102_1 and Net_102_0)
	OR (not Net_102_4 and not Net_102_0 and Net_102_1 and Net_102_6)
	OR (not Net_102_3 and not Net_102_6 and not Net_102_5 and Net_102_4));

Net_494_0 <= ((not Net_102_1 and not Net_102_6 and Net_102_3 and Net_102_2)
	OR (not Net_102_0 and not Net_102_5 and Net_102_3 and Net_102_2 and Net_102_6)
	OR (Net_102_3 and Net_102_1 and Net_102_0 and Net_102_6 and Net_102_5)
	OR (not Net_102_4 and not Net_102_3 and not Net_102_0 and not Net_102_5 and Net_102_6)
	OR (not Net_102_3 and not Net_102_0 and Net_102_1 and Net_102_6)
	OR (not Net_102_4 and not Net_102_3 and not Net_102_6 and Net_102_1)
	OR (not Net_102_3 and Net_102_4 and Net_102_2 and Net_102_5)
	OR (not Net_102_4 and not Net_102_1 and not Net_102_5 and Net_102_0 and Net_102_6)
	OR (not Net_102_3 and not Net_102_6 and Net_102_2 and Net_102_1)
	OR (not Net_102_5 and Net_102_4 and Net_102_2 and Net_102_1 and Net_102_6)
	OR (not Net_102_3 and not Net_102_1 and Net_102_0 and Net_102_5)
	OR (not Net_102_3 and not Net_102_6 and Net_102_1 and Net_102_5)
	OR (Net_102_4 and Net_102_1 and Net_102_0 and Net_102_5)
	OR (not Net_102_4 and not Net_102_0 and Net_102_1 and Net_102_6)
	OR (not Net_102_2 and Net_102_1 and Net_102_0 and Net_102_6)
	OR (not Net_102_4 and not Net_102_1 and Net_102_2)
	OR (not Net_102_2 and not Net_102_6 and not Net_102_5 and Net_102_4 and Net_102_3)
	OR (not Net_102_2 and not Net_102_1 and not Net_102_6 and not Net_102_5 and Net_102_4)
	OR (not Net_102_1 and not Net_102_0 and not Net_102_6 and Net_102_3)
	OR (not Net_102_2 and Net_102_4 and Net_102_6 and Net_102_5)
	OR (not Net_102_6 and Net_102_4 and Net_102_2 and Net_102_5));

Net_66 <=  ('0') ;

Net_98 <=  ('1') ;

Net_102_6D <= ((not Net_102_6 and Net_102_4 and Net_102_3 and Net_102_2 and Net_102_1 and Net_102_0 and Net_102_5)
	OR (not Net_102_5 and Net_102_6)
	OR (not Net_102_0 and Net_102_6)
	OR (not Net_102_1 and Net_102_6)
	OR (not Net_102_2 and Net_102_6)
	OR (not Net_102_3 and Net_102_6)
	OR (not Net_102_4 and Net_102_6));

Net_102_5D <= ((not Net_102_5 and Net_102_4 and Net_102_3 and Net_102_2 and Net_102_1 and Net_102_0)
	OR (not Net_102_0 and Net_102_5)
	OR (not Net_102_1 and Net_102_5)
	OR (not Net_102_2 and Net_102_5)
	OR (not Net_102_3 and Net_102_5)
	OR (not Net_102_4 and Net_102_5));

Net_102_4D <= ((not Net_102_4 and Net_102_3 and Net_102_2 and Net_102_1 and Net_102_0)
	OR (not Net_102_0 and Net_102_4)
	OR (not Net_102_1 and Net_102_4)
	OR (not Net_102_2 and Net_102_4)
	OR (not Net_102_3 and Net_102_4));

Net_102_3D <= ((not Net_102_3 and Net_102_2 and Net_102_1 and Net_102_0)
	OR (not Net_102_0 and Net_102_3)
	OR (not Net_102_1 and Net_102_3)
	OR (not Net_102_2 and Net_102_3));

Net_102_2D <= ((not Net_102_2 and Net_102_1 and Net_102_0)
	OR (not Net_102_0 and Net_102_2)
	OR (not Net_102_1 and Net_102_2));

Net_102_1D <= ((not Net_102_0 and Net_102_1)
	OR (not Net_102_1 and Net_102_0));

Net_102_0D <= (not Net_102_0);

Net_481 <= ((not Net_494_0 and Net_494_2 and Net_494_1 and Net_65)
	OR (not Net_494_1 and Net_494_2 and Net_494_0 and Net_64)
	OR (not Net_494_2 and Net_494_1 and Net_494_0 and Net_60)
	OR (not Net_494_1 and not Net_494_0 and Net_494_2 and Net_63)
	OR (not Net_494_2 and not Net_494_0 and Net_494_1 and Net_59)
	OR (not Net_494_2 and not Net_494_1 and Net_494_0 and Net_58)
	OR (not Net_494_2 and not Net_494_1 and not Net_494_0 and Net_57));

Tempo_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"025a8b5b-7d8a-4bd0-b399-f20d9ae68539",
		source_clock_id=>"",
		divisor=>0,
		period=>"62500000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_101,
		dig_domain_out=>open);
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_66,
		y=>\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_66,
		y=>\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_66,
		y=>\Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
H_Note:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"51dc8529-1692-46a2-8a89-97664edec993",
		source_clock_id=>"",
		divisor=>0,
		period=>"2024291497975.71",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_65,
		dig_domain_out=>open);
A_Note:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9b527dab-a33d-43c4-b2af-a0cb1c5add39",
		source_clock_id=>"",
		divisor=>0,
		period=>"2272727272727.27",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_64,
		dig_domain_out=>open);
G_Note:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6a885a79-6f38-487b-993f-b84697ea3ea9",
		source_clock_id=>"",
		divisor=>0,
		period=>"2551020408163.27",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_63,
		dig_domain_out=>open);
F_Note:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0c5ff711-8cb8-4976-8e36-9b5f733be017",
		source_clock_id=>"",
		divisor=>0,
		period=>"2865329512893.98",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_60,
		dig_domain_out=>open);
E_Note:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fde68175-c338-4752-b032-c30aaa53f7d0",
		source_clock_id=>"",
		divisor=>0,
		period=>"3030303030303.03",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_59,
		dig_domain_out=>open);
D_Note:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"70d77917-996e-4953-970f-4618fb8f6e3c",
		source_clock_id=>"",
		divisor=>0,
		period=>"3412969283276.45",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_58,
		dig_domain_out=>open);
Buzzer:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_98),
		y=>Net_481,
		fb=>(tmpFB_0__Buzzer_net_0),
		analog=>(open),
		io=>(tmpIO_0__Buzzer_net_0),
		siovref=>(tmpSIOVREF__Buzzer_net_0),
		annotation=>Net_492,
		in_clock=>Net_66,
		in_clock_en=>Net_98,
		in_reset=>Net_66,
		out_clock=>Net_66,
		out_clock_en=>Net_98,
		out_reset=>Net_66,
		interrupt=>tmpINTERRUPT_0__Buzzer_net_0);
C_Note:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"11984e50-a502-41a8-bfca-7ee209769a4e",
		source_clock_id=>"315365C3-2E3E-4f04-84A2-BB564A173261",
		divisor=>0,
		period=>"3831417624521.07",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_57,
		dig_domain_out=>open);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"01a8e238-b363-4c8c-afd6-a70cc770e790",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_98),
		y=>Net_481,
		fb=>(tmpFB_0__Pin_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		in_clock=>Net_66,
		in_clock_en=>Net_98,
		in_reset=>Net_66,
		out_clock=>Net_66,
		out_clock_en=>Net_98,
		out_reset=>Net_66,
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
Net_102_4:cy_dff
	PORT MAP(d=>Net_102_4D,
		clk=>Net_101,
		q=>Net_102_4);
Net_102_3:cy_dff
	PORT MAP(d=>Net_102_3D,
		clk=>Net_101,
		q=>Net_102_3);
Net_102_2:cy_dff
	PORT MAP(d=>Net_102_2D,
		clk=>Net_101,
		q=>Net_102_2);
Net_102_1:cy_dff
	PORT MAP(d=>Net_102_1D,
		clk=>Net_101,
		q=>Net_102_1);
Net_102_0:cy_dff
	PORT MAP(d=>Net_102_0D,
		clk=>Net_101,
		q=>Net_102_0);
Net_102_6:cy_dff
	PORT MAP(d=>Net_102_6D,
		clk=>Net_101,
		q=>Net_102_6);
Net_102_5:cy_dff
	PORT MAP(d=>Net_102_5D,
		clk=>Net_101,
		q=>Net_102_5);

END R_T_L;
