//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19805474
// Cuda compilation tools, release 7.5, V7.5.16
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	distShared
// distShared$__cuda_local_var_221832_32_non_const_s has been demoted

.visible .entry distShared(
	.param .u64 distShared_param_0,
	.param .u64 distShared_param_1,
	.param .u64 distShared_param_2,
	.param .u32 distShared_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<21>;
	// demoted variable
	.shared .align 4 .b8 distShared$__cuda_local_var_221832_32_non_const_s[3840];

	ld.param.u64 	%rd8, [distShared_param_0];
	ld.param.u64 	%rd9, [distShared_param_1];
	ld.param.u64 	%rd10, [distShared_param_2];
	ld.param.u32 	%r9, [distShared_param_3];
	mov.u32 	%r1, %ctaid.x;
	mul.lo.s32 	%r10, %r9, %r1;
	mul.lo.s32 	%r14, %r10, 960;
	add.s32 	%r3, %r9, -1;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r11, %r1, %r4;
	setp.lt.s32	%p1, %r3, 0;
	@%p1 bra 	BB0_4;

	cvta.to.global.u64 	%rd11, %rd9;
	cvta.to.global.u64 	%rd12, %rd8;
	add.s32 	%r6, %r3, %r14;
	mul.wide.s32 	%rd13, %r4, 4;
	mov.u64 	%rd14, distShared$__cuda_local_var_221832_32_non_const_s;
	add.s64 	%rd1, %rd14, %rd13;
	mul.lo.s32 	%r12, %r1, %r9;
	mul.lo.s32 	%r13, %r12, 960;
	mul.wide.s32 	%rd15, %r13, 4;
	add.s64 	%rd20, %rd11, %rd15;
	add.s64 	%rd19, %rd12, %rd15;

BB0_2:
	ldu.global.f32 	%f7, [%rd20];
	ldu.global.f32 	%f8, [%rd19];
	sub.f32 	%f9, %f8, %f7;
	st.shared.f32 	[%rd1], %f9;
	bar.sync 	0;
	ld.shared.f32 	%f1, [distShared$__cuda_local_var_221832_32_non_const_s+3828];
	ld.shared.f32 	%f2, [distShared$__cuda_local_var_221832_32_non_const_s+3832];
	ld.shared.f32 	%f3, [distShared$__cuda_local_var_221832_32_non_const_s+3836];
	bar.sync 	0;
	add.s64 	%rd20, %rd20, 3840;
	add.s64 	%rd19, %rd19, 3840;
	add.s32 	%r14, %r14, 960;
	setp.le.s32	%p2, %r14, %r6;
	@%p2 bra 	BB0_2;

	mul.f32 	%f10, %f2, %f2;
	fma.rn.f32 	%f11, %f1, %f1, %f10;
	fma.rn.f32 	%f12, %f3, %f3, %f11;
	sqrt.rn.f32 	%f13, %f12;

BB0_4:
	setp.ge.s32	%p3, %r5, %r9;
	@%p3 bra 	BB0_6;

	cvta.to.global.u64 	%rd16, %rd10;
	mul.wide.s32 	%rd17, %r5, 4;
	add.s64 	%rd18, %rd16, %rd17;
	st.global.f32 	[%rd18], %f13;

BB0_6:
	ret;
}


