Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 13 04:17:21 2020
| Host         : MAGI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file KC705_Gen2x8If128_control_sets_placed.rpt
| Design       : KC705_Gen2x8If128
| Device       : xc7k160t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   208 |
|    Minimum number of control sets                        |   171 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    37 |
| Unused register locations in slices containing registers |   576 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   208 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |    26 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     6 |
| >= 16              |   122 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2464 |          584 |
| No           | No                    | Yes                    |             111 |           31 |
| No           | Yes                   | No                     |            4933 |         1241 |
| Yes          | No                    | No                     |            2651 |          605 |
| Yes          | No                    | Yes                    |             128 |           21 |
| Yes          | Yes                   | No                     |            1241 |          361 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                           Clock Signal                                           |                                                                                               Enable Signal                                                                                               |                                                                         Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux/rPos0                                                                                                                                                                 | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_12                                                             |                1 |              1 |
|  riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/wDirSet                 |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/wDirClr                                                                                 |                1 |              1 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux/rPos0                                                                                                                                                                 | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_11                                                             |                1 |              1 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux/rCapState[3]_i_1_n_0                                                                                                                                                  | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                     |                1 |              1 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/reorderQueue/data_output/rDataAddr                                                                                                                                                       | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_8                                                              |                1 |              1 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                     |                1 |              1 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux/rPos0                                                                                                                                                                 | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_10                                                             |                1 |              1 |
|  riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/wDirSet             |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/wDirClr                                                                             |                1 |              1 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   |                                                                                                                                                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/sys_rst_n_0                                                                                                                  |                1 |              2 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/reorderQueue/data_output/rErrLast_i_1_n_0                                                                                                                                                |                                                                                                                                                                  |                1 |              2 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | PCIeGen1x8If64_i/inst/inst/sys_or_hot_rst                                                                                                                        |                1 |              2 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                        |                                                                                                                                                                  |                1 |              2 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK              |                                                                                                                                                                                                           |                                                                                                                                                                  |                1 |              2 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux/rCapState[3]_i_1_n_0                                                                                                                                                  | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN                                                                |                1 |              3 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/sys_rst_n_0                                                                                                                  |                2 |              3 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][47]_0                                                                      |                1 |              4 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/SR[0]                                                                                             |                2 |              4 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMaxPayloadShift[2]                                                                                   |                1 |              4 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux/rMainState[3]_i_1_n_0                                                                                                                                                 | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN                                                                |                1 |              4 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][48]_1                                                                      |                1 |              4 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/reset_extender_inst/rst_counter/E[0]                                                                                                                                                     | riffa/riffa_inst/reg_inst/chnl_output_register/pipeline_inst/SR[0]                                                                                               |                1 |              4 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].perfifo_ctr_inst/rCtrValue                                               | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]_0                                                           |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/Q[1]                                                                                                                         |                                                                                                                                                                  |                1 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rLen[4]_i_1__1_n_0                                                                                    |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK              | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                                                                                   | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                         |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].perfifo_ctr_inst/rCtrValue                                               | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]_0                                                           |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_pipeline_inst_/pipeline_inst/E[0]                                   | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]_0                                                           |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/_rRdState                                                                                                                                | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/RST0                                                                                                  |                1 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/rc_inst/rst_counter/wEnable                                                                                                                                | riffa/engine_layer_inst/tx_engine_classic_inst/rc_inst/rst_counter/rCtrValue[4]_i_1__2_n_0                                                                       |                1 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rLen[4]_i_1__0_n_0                                                                                    |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux/rPos0                                                                                                                                                                 | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_13                                                             |                1 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/reorderQueue/data_output/rDataAddr                                                                                                                                                       | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_2                                                              |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK              | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                                                                                   | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                         |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK              | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                                                                                   | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                         |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].perfifo_ctr_inst/rCtrValue                                               | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]_0                                                           |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK              | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                                                                                      | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                         |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/_rRdState                                                                                                                                | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/RST00_out                                                                                             |                1 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__1_n_0                                                                                     | PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                    |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__0_n_0                                                                                     | PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                    |                3 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1_n_0                                                                                        | PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                    |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__2_n_0                                                                                     | PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                    |                3 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux/rPos0                                                                                                                                                                 | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_9                                                              |                3 |              6 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK              | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/p_1_in                                                                   | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                         |                2 |              6 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/reorderQueue/data_output/rShift                                                                                                                                                          | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_2                                                              |                1 |              6 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/reorderQueue/data_output/rClear[255]_i_1_n_0                                                                                                                                             | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_2                                                              |                2 |              6 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   |                                                                                                                                                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0                                                                          |                3 |              7 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/sop_shiftreg_inst/gen_sr_registers[1].rDataShift_reg[1][0]_0[0]                                                                            |                                                                                                                                                                  |                1 |              7 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/sop_shiftreg_inst/gen_sr_registers[1].rDataShift_reg[1][0]_0[0]                                                                            | riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/sop_shiftreg_inst/SR[0]                                                                           |                1 |              7 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                |                3 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/reorderQueue/data_output/rTagCurr[7]_i_1_n_0                                                                                                                                             |                                                                                                                                                                  |                2 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rTxState[7]_i_2_n_0                                                                                                                            | riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/rRst_reg[0]                                                                                          |                3 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rState[7]_i_1__0_n_0                                                                                                                          | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                         |                3 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rState[7]_i_1_n_0                                                                                                                             | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                         |                3 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rRxState[7]_i_1_n_0                                                                                                                            | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                         |                4 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/sop_shiftreg_inst/wRxSrSop[0]                                                                                                              |                                                                                                                                                                  |                4 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/reorderQueue/data_output/rDataAddr                                                                                                                                                       | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_10                                                             |                4 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/E[0]                                                                  |                                                                                                                                                                  |                4 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/reorderQueue/data_output/rTag[7]_i_1_n_0                                                                                                                                                 | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_2                                                              |                2 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                |                3 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/E[0]                                          |                                                                                                                                                                  |                3 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/reorderQueue/data_output/rWords[7]_i_1__1_n_0                                                                                                                                            |                                                                                                                                                                  |                5 |              9 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rAckCount[9]_i_1_n_0                                                                                  |                3 |             10 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                               | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]_0                                                           |                2 |             10 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rValid_reg[1]_2[0]                                               | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]_0                                                           |                3 |             10 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                               | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]_0                                                           |                3 |             10 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rValid_reg[1]_2[0]                                               | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]_0                                                           |                4 |             10 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/rFull_reg_1[0]                                                                                         | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData[1][10]_i_1__0_n_0 |                4 |             10 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rAckCount[10]_i_1_n_0                                                                                |                3 |             11 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rAckCount[10]_i_1__0_n_0                                                                             |                3 |             11 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux/rCount[9]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                  |                5 |             11 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux/E[0]                                                                                                                                                                  |                                                                                                                                                                  |                4 |             11 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/reorderQueue/data_input/countRam/rRAM_reg_128_191_0_2_i_1_n_0                                                                                                                            |                                                                                                                                                                  |                3 |             12 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/reorderQueue/data_input/countRam/rRAM_reg_0_63_0_2_i_1_n_0                                                                                                                               |                                                                                                                                                                  |                3 |             12 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                        | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN                                                                |                2 |             12 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/reorderQueue/data_output/rClear[255]_i_1_n_0                                                                                                                                             | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_3                                                              |                3 |             12 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/reorderQueue/data_input/countRam/rRAM_reg_64_127_0_2_i_1_n_0                                                                                                                             |                                                                                                                                                                  |                3 |             12 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/_rState                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                        |                6 |             12 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/reorderQueue/data_input/countRam/rRAM_reg_192_255_0_2_i_1_n_0                                                                                                                            |                                                                                                                                                                  |                3 |             12 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/rEmpty_reg[0]                                                                                                                                               | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN                                                                |                4 |             12 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rMainState                                                                                                                                    | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                         |                4 |             12 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                                                                                              |                                                                                                                                                                  |                5 |             15 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                                                                                              |                                                                                                                                                                  |                6 |             15 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                                                                                              |                                                                                                                                                                  |                6 |             15 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/wSatCtrEnable                                                                  | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/clear                                  |                4 |             15 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/wSatCtrEnable                                                                  | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/clear                                  |                4 |             15 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                                                                                                 |                                                                                                                                                                  |                4 |             15 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rMainState__4                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                        |                5 |             16 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | PCIeGen1x8If64_i/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                                                                      | PCIeGen1x8If64_i/inst/inst/pcie_top_i/tx_inst/tx_pipeline_inst/reg_disable_trn2                                                                                  |                3 |             16 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux/rExtTagReq_reg_2[0]                                                                                                                                                   | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN                                                                |                5 |             17 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                            | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                             |               10 |             19 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                            | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                             |                9 |             19 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                            | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                             |               11 |             19 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                            | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                             |                8 |             19 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN                                                                |                9 |             20 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/rFull_reg[0]                                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rTxErrd_reg_0[0]                                                                                      |                5 |             20 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/rRdPtr0                                                                                                                                   | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rTxErrd_reg_0[0]                                                                                      |                5 |             20 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0                                                           |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/E[0]                                                                                                                                     | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                                  | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]_0                                                           |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/WEA                                                                                                                                    | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                |                4 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/E[0]                                                      | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]_0                                                           |                5 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rValid_reg[0]                                             | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]_0                                                           |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/WEA                                                                                                                                    | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rValid_reg[0]                                             | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]_0                                                           |                4 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                                  | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]_0                                                           |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/E[0]                                                                                                                                     | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rValid_reg[0]                                             | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]_0                                                           |                4 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0                                                           |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/E[0]                                  | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]_0                                                           |                3 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0                                                           |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0                                                           |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/sop_shiftreg_inst/rDataShift_reg[0][0]_0                                                                                                   |                                                                                                                                                                  |                7 |             23 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/gen_stages[1].rValid_reg[1]_1         | riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rValid_reg[1]_0                                                                         |                8 |             23 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_8                                                              |                9 |             24 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rTxErrd_reg_0[0]                                                                                      |                8 |             24 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   |                                                                                                                                                                                                           |                                                                                                                                                                  |                8 |             25 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/reorderQueue/data_output/rClear[255]_i_1_n_0                                                                                                                                             | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_4                                                              |                9 |             26 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/rDataMasked[31]_i_1_n_0                                                                       |                8 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | test_channels[0].module1/rCount__0                                                                                                                                                                        | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_8                                                              |                7 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rReadWords0                                                                                                                                    |                                                                                                                                                                  |               12 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rTxnLenValid                                                                                                                                   |                                                                                                                                                                  |                4 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/gen_stages[1].rValid_reg[1]_3[0]              |                                                                                                                                                                  |                8 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/rLen[31]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                  |                9 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/gen_stages[1].rValid_reg[1]_1[0]              |                                                                                                                                                                  |                8 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigAtoB/metaFF/E[0]                                                                                                                    |                                                                                                                                                                  |                8 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rValid_reg[1]_4[0]                                      |                                                                                                                                                                  |                8 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigBtoA/metaFF/Q_reg_0[0]                                                                                                              |                                                                                                                                                                  |                5 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/_wTxcDataReady                        |                                                                                                                                                                  |                8 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/rFull_reg_1[0]                                                |                                                                                                                                                                  |                6 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/rFull_reg_0[0]                                                |                                                                                                                                                                  |                6 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | test_channels[0].module1/rLen__0                                                                                                                                                                          | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_8                                                              |                6 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/rLen[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                  |                9 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                         |                7 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/p_0_in                                                                                                |                8 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/rxSig/sigAtoB/metaFF/SR[0]                                                                              |                8 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rValid_reg[1]_6[0]                                      |                                                                                                                                                                  |                4 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/wMask[63]                                                                                     |                5 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rDoneLen                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                        |                6 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/rDataMasked[31]_i_1__1_n_0                                                                    |                5 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/wMask[63]                                                                                     |               12 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/rDataMasked[31]_i_1__0_n_0                                                                    |                8 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/wMask[63]                                                                                     |                5 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/E[0]                                          |                                                                                                                                                                  |                7 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rValid_reg[1]_3[0]                                      |                                                                                                                                                                  |                6 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1][3]_0                                     |               10 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/D[0]                                                                                                                                           |                                                                                                                                                                  |               12 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData[1][33]_i_1__5_n_0 |                                                                                                                                                                  |                5 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/gen_stages[1].rValid_reg[1]_2[0]              |                                                                                                                                                                  |                7 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rValid_reg[1]_5[0]                                      |                                                                                                                                                                  |                5 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/rFull_reg_1[0]                                                |                                                                                                                                                                  |                5 |             34 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                              |                                                                                                                                                                                                           |                                                                                                                                                                  |                8 |             36 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/sop_shiftreg_inst/E[0]                                                                                                                     | riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/SR[0]                                                                                             |                9 |             37 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rValid_reg[1]_1[0]                                               |                                                                                                                                                                  |                6 |             37 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                        |               18 |             44 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/gen_stages[1].rValid_reg[1]_1         |                                                                                                                                                                  |               12 |             46 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_5                                                              |               17 |             51 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/rFull_reg_0[0]                                                                                         |                                                                                                                                                                  |               13 |             53 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/E[0]                                                                                                   |                                                                                                                                                                  |               11 |             53 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]_0                                                           |               28 |             55 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/_rAddr                                                                                                                                   |                                                                                                                                                                  |               15 |             63 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/_rAddr                                                                                                                                   |                                                                                                                                                                  |               20 |             63 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMainState_reg[3]__0_0[0]                                                                             |               16 |             64 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rDataValid_reg[0]                                                                                                                 | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_8                                                              |                8 |             64 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/FSM_sequential_rState_reg[0]                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rFull_reg_2                                                                              |               10 |             64 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/rData[63]_i_1_n_0                                                                                                                                     |                                                                                                                                                                  |               17 |             64 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/E[0]                                                                                                                                    |                                                                                                                                                                  |               16 |             64 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/rCache[63]_i_1_n_0                                                                                                                                    |                                                                                                                                                                  |               13 |             64 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/tx_mux_inst/tx_arbiter_inst/rArbState_reg[0]_1[0]                                                                                                          |                                                                                                                                                                  |               21 |             67 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/rFull_reg_0[0]                                                |                                                                                                                                                                  |               11 |             67 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/tx_mux_inst/tx_arbiter_inst/E[0]                                                                                                                           |                                                                                                                                                                  |               17 |             67 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/wTxTlpReady                                                                                                                  |                                                                                                                                                                  |               10 |             67 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/E[0]                                                                                                                         |                                                                                                                                                                  |               14 |             67 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/E[0]                                                                                                                                           |                                                                                                                                                                  |               23 |             72 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   |                                                                                                                                                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2                                                                     |               18 |             72 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/E[0]                                                                                                                                           |                                                                                                                                                                  |               18 |             72 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rMainState_reg[0]__0_n_0                                                                              |               19 |             75 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux/rCapIsWr_i_1_n_0                                                                                                                                                      |                                                                                                                                                                  |               18 |             81 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/AR[0]                                                                                                 |               22 |             84 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/WEA0                                                                                                                              |                                                                                                                                                                  |               11 |             88 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/reorderQueue/data_output/rClear[255]_i_1_n_0                                                                                                                                             | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_10                                                             |               24 |             92 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_2                                                              |               19 |             96 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/rFull_reg_0[0]                                                                                         |                                                                                                                                                                  |               22 |             98 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_1                                                              |               29 |            100 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_10                                                             |               22 |            100 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   |                                                                                                                                                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/SS[0]                                                                                 |               25 |            106 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/rFull_reg_1[0]                                                                                         |                                                                                                                                                                  |               27 |            114 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_13                                                             |               22 |            114 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/riffa_inst/reorderQueue/data_output/rClear[255]_i_1_n_0                                                                                                                                             | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_5                                                              |               36 |            120 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_3                                                              |               34 |            121 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reorderQueue/data_input/p_0_in[7]                                                                                                               |               30 |            128 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reorderQueue/data_input/rFinish[255]_i_1_n_0                                                                                                    |               32 |            128 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                            |                                                                                                                                                                  |               18 |            130 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                            |                                                                                                                                                                  |               27 |            130 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_9                                                              |               31 |            135 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rValid_reg[1]_5[0]                                                |                                                                                                                                                                  |               25 |            152 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rValid_reg[1]_5[0]                                                |                                                                                                                                                                  |               31 |            152 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_12                                                             |               37 |            167 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_4                                                              |               40 |            176 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_6                                                              |               30 |            178 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_7                                                              |               42 |            180 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | PCIeGen1x8If64_i/inst/inst/user_reset_out                                                                                                                        |               43 |            191 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_11                                                             |               45 |            227 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                          |               43 |            256 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   |                                                                                                                                                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                    |               67 |            298 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                         |               93 |            329 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK              |                                                                                                                                                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                         |              117 |            364 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   |                                                                                                                                                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                             |              204 |            757 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |                                                                                                                                                                                                           |                                                                                                                                                                  |              568 |           2518 |
+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


