
TUAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081cc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  080082e0  080082e0  000182e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008760  08008760  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  08008760  08008760  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008760  08008760  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008760  08008760  00018760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008764  08008764  00018764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008768  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f8  200001d4  0800893c  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003cc  0800893c  000203cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009197  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d9b  00000000  00000000  000293d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000968  00000000  00000000  0002b178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000726  00000000  00000000  0002bae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018560  00000000  00000000  0002c206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c5ae  00000000  00000000  00044766  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00088f6a  00000000  00000000  00050d14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003ac0  00000000  00000000  000d9c80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  000dd740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	080082c4 	.word	0x080082c4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	080082c4 	.word	0x080082c4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__gesf2>:
 8000b68:	f04f 3cff 	mov.w	ip, #4294967295
 8000b6c:	e006      	b.n	8000b7c <__cmpsf2+0x4>
 8000b6e:	bf00      	nop

08000b70 <__lesf2>:
 8000b70:	f04f 0c01 	mov.w	ip, #1
 8000b74:	e002      	b.n	8000b7c <__cmpsf2+0x4>
 8000b76:	bf00      	nop

08000b78 <__cmpsf2>:
 8000b78:	f04f 0c01 	mov.w	ip, #1
 8000b7c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b80:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b84:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b8c:	bf18      	it	ne
 8000b8e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b92:	d011      	beq.n	8000bb8 <__cmpsf2+0x40>
 8000b94:	b001      	add	sp, #4
 8000b96:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000b9a:	bf18      	it	ne
 8000b9c:	ea90 0f01 	teqne	r0, r1
 8000ba0:	bf58      	it	pl
 8000ba2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000ba6:	bf88      	it	hi
 8000ba8:	17c8      	asrhi	r0, r1, #31
 8000baa:	bf38      	it	cc
 8000bac:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000bb0:	bf18      	it	ne
 8000bb2:	f040 0001 	orrne.w	r0, r0, #1
 8000bb6:	4770      	bx	lr
 8000bb8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bbc:	d102      	bne.n	8000bc4 <__cmpsf2+0x4c>
 8000bbe:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000bc2:	d105      	bne.n	8000bd0 <__cmpsf2+0x58>
 8000bc4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000bc8:	d1e4      	bne.n	8000b94 <__cmpsf2+0x1c>
 8000bca:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000bce:	d0e1      	beq.n	8000b94 <__cmpsf2+0x1c>
 8000bd0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_cfrcmple>:
 8000bd8:	4684      	mov	ip, r0
 8000bda:	4608      	mov	r0, r1
 8000bdc:	4661      	mov	r1, ip
 8000bde:	e7ff      	b.n	8000be0 <__aeabi_cfcmpeq>

08000be0 <__aeabi_cfcmpeq>:
 8000be0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000be2:	f7ff ffc9 	bl	8000b78 <__cmpsf2>
 8000be6:	2800      	cmp	r0, #0
 8000be8:	bf48      	it	mi
 8000bea:	f110 0f00 	cmnmi.w	r0, #0
 8000bee:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000bf0 <__aeabi_fcmpeq>:
 8000bf0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf4:	f7ff fff4 	bl	8000be0 <__aeabi_cfcmpeq>
 8000bf8:	bf0c      	ite	eq
 8000bfa:	2001      	moveq	r0, #1
 8000bfc:	2000      	movne	r0, #0
 8000bfe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c02:	bf00      	nop

08000c04 <__aeabi_fcmplt>:
 8000c04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c08:	f7ff ffea 	bl	8000be0 <__aeabi_cfcmpeq>
 8000c0c:	bf34      	ite	cc
 8000c0e:	2001      	movcc	r0, #1
 8000c10:	2000      	movcs	r0, #0
 8000c12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c16:	bf00      	nop

08000c18 <__aeabi_fcmple>:
 8000c18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c1c:	f7ff ffe0 	bl	8000be0 <__aeabi_cfcmpeq>
 8000c20:	bf94      	ite	ls
 8000c22:	2001      	movls	r0, #1
 8000c24:	2000      	movhi	r0, #0
 8000c26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c2a:	bf00      	nop

08000c2c <__aeabi_fcmpge>:
 8000c2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c30:	f7ff ffd2 	bl	8000bd8 <__aeabi_cfrcmple>
 8000c34:	bf94      	ite	ls
 8000c36:	2001      	movls	r0, #1
 8000c38:	2000      	movhi	r0, #0
 8000c3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c3e:	bf00      	nop

08000c40 <__aeabi_fcmpgt>:
 8000c40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c44:	f7ff ffc8 	bl	8000bd8 <__aeabi_cfrcmple>
 8000c48:	bf34      	ite	cc
 8000c4a:	2001      	movcc	r0, #1
 8000c4c:	2000      	movcs	r0, #0
 8000c4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c52:	bf00      	nop

08000c54 <__aeabi_d2lz>:
 8000c54:	b538      	push	{r3, r4, r5, lr}
 8000c56:	4605      	mov	r5, r0
 8000c58:	460c      	mov	r4, r1
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	4628      	mov	r0, r5
 8000c60:	4621      	mov	r1, r4
 8000c62:	f7ff feab 	bl	80009bc <__aeabi_dcmplt>
 8000c66:	b928      	cbnz	r0, 8000c74 <__aeabi_d2lz+0x20>
 8000c68:	4628      	mov	r0, r5
 8000c6a:	4621      	mov	r1, r4
 8000c6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c70:	f000 b80a 	b.w	8000c88 <__aeabi_d2ulz>
 8000c74:	4628      	mov	r0, r5
 8000c76:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000c7a:	f000 f805 	bl	8000c88 <__aeabi_d2ulz>
 8000c7e:	4240      	negs	r0, r0
 8000c80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c84:	bd38      	pop	{r3, r4, r5, pc}
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2ulz>:
 8000c88:	b5d0      	push	{r4, r6, r7, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	4b0b      	ldr	r3, [pc, #44]	; (8000cbc <__aeabi_d2ulz+0x34>)
 8000c8e:	4606      	mov	r6, r0
 8000c90:	460f      	mov	r7, r1
 8000c92:	f7ff fc21 	bl	80004d8 <__aeabi_dmul>
 8000c96:	f7ff fef7 	bl	8000a88 <__aeabi_d2uiz>
 8000c9a:	4604      	mov	r4, r0
 8000c9c:	f7ff fba2 	bl	80003e4 <__aeabi_ui2d>
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	4b07      	ldr	r3, [pc, #28]	; (8000cc0 <__aeabi_d2ulz+0x38>)
 8000ca4:	f7ff fc18 	bl	80004d8 <__aeabi_dmul>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	460b      	mov	r3, r1
 8000cac:	4630      	mov	r0, r6
 8000cae:	4639      	mov	r1, r7
 8000cb0:	f7ff fa5a 	bl	8000168 <__aeabi_dsub>
 8000cb4:	f7ff fee8 	bl	8000a88 <__aeabi_d2uiz>
 8000cb8:	4621      	mov	r1, r4
 8000cba:	bdd0      	pop	{r4, r6, r7, pc}
 8000cbc:	3df00000 	.word	0x3df00000
 8000cc0:	41f00000 	.word	0x41f00000

08000cc4 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b086      	sub	sp, #24
 8000cc8:	af02      	add	r7, sp, #8
 8000cca:	4603      	mov	r3, r0
 8000ccc:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000cce:	79fb      	ldrb	r3, [r7, #7]
 8000cd0:	f023 030f 	bic.w	r3, r3, #15
 8000cd4:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	011b      	lsls	r3, r3, #4
 8000cda:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000cdc:	7bfb      	ldrb	r3, [r7, #15]
 8000cde:	f043 030c 	orr.w	r3, r3, #12
 8000ce2:	b2db      	uxtb	r3, r3
 8000ce4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000ce6:	7bfb      	ldrb	r3, [r7, #15]
 8000ce8:	f043 0308 	orr.w	r3, r3, #8
 8000cec:	b2db      	uxtb	r3, r3
 8000cee:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000cf0:	7bbb      	ldrb	r3, [r7, #14]
 8000cf2:	f043 030c 	orr.w	r3, r3, #12
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000cfa:	7bbb      	ldrb	r3, [r7, #14]
 8000cfc:	f043 0308 	orr.w	r3, r3, #8
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000d04:	f107 0208 	add.w	r2, r7, #8
 8000d08:	2364      	movs	r3, #100	; 0x64
 8000d0a:	9300      	str	r3, [sp, #0]
 8000d0c:	2304      	movs	r3, #4
 8000d0e:	214e      	movs	r1, #78	; 0x4e
 8000d10:	4803      	ldr	r0, [pc, #12]	; (8000d20 <lcd_send_cmd+0x5c>)
 8000d12:	f001 fe63 	bl	80029dc <HAL_I2C_Master_Transmit>
}
 8000d16:	bf00      	nop
 8000d18:	3710      	adds	r7, #16
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000220 	.word	0x20000220

08000d24 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b086      	sub	sp, #24
 8000d28:	af02      	add	r7, sp, #8
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000d2e:	79fb      	ldrb	r3, [r7, #7]
 8000d30:	f023 030f 	bic.w	r3, r3, #15
 8000d34:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000d36:	79fb      	ldrb	r3, [r7, #7]
 8000d38:	011b      	lsls	r3, r3, #4
 8000d3a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000d3c:	7bfb      	ldrb	r3, [r7, #15]
 8000d3e:	f043 030d 	orr.w	r3, r3, #13
 8000d42:	b2db      	uxtb	r3, r3
 8000d44:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000d46:	7bfb      	ldrb	r3, [r7, #15]
 8000d48:	f043 0309 	orr.w	r3, r3, #9
 8000d4c:	b2db      	uxtb	r3, r3
 8000d4e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000d50:	7bbb      	ldrb	r3, [r7, #14]
 8000d52:	f043 030d 	orr.w	r3, r3, #13
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000d5a:	7bbb      	ldrb	r3, [r7, #14]
 8000d5c:	f043 0309 	orr.w	r3, r3, #9
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000d64:	f107 0208 	add.w	r2, r7, #8
 8000d68:	2364      	movs	r3, #100	; 0x64
 8000d6a:	9300      	str	r3, [sp, #0]
 8000d6c:	2304      	movs	r3, #4
 8000d6e:	214e      	movs	r1, #78	; 0x4e
 8000d70:	4803      	ldr	r0, [pc, #12]	; (8000d80 <lcd_send_data+0x5c>)
 8000d72:	f001 fe33 	bl	80029dc <HAL_I2C_Master_Transmit>
}
 8000d76:	bf00      	nop
 8000d78:	3710      	adds	r7, #16
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	20000220 	.word	0x20000220

08000d84 <lcd_init>:

void lcd_init (void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 8000d88:	2033      	movs	r0, #51	; 0x33
 8000d8a:	f7ff ff9b 	bl	8000cc4 <lcd_send_cmd>
	lcd_send_cmd (0x32);
 8000d8e:	2032      	movs	r0, #50	; 0x32
 8000d90:	f7ff ff98 	bl	8000cc4 <lcd_send_cmd>
	HAL_Delay(50);
 8000d94:	2032      	movs	r0, #50	; 0x32
 8000d96:	f000 fc37 	bl	8001608 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 8000d9a:	2028      	movs	r0, #40	; 0x28
 8000d9c:	f7ff ff92 	bl	8000cc4 <lcd_send_cmd>
	HAL_Delay(50);
 8000da0:	2032      	movs	r0, #50	; 0x32
 8000da2:	f000 fc31 	bl	8001608 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 8000da6:	2001      	movs	r0, #1
 8000da8:	f7ff ff8c 	bl	8000cc4 <lcd_send_cmd>
	HAL_Delay(50);
 8000dac:	2032      	movs	r0, #50	; 0x32
 8000dae:	f000 fc2b 	bl	8001608 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 8000db2:	2006      	movs	r0, #6
 8000db4:	f7ff ff86 	bl	8000cc4 <lcd_send_cmd>
	HAL_Delay(50);
 8000db8:	2032      	movs	r0, #50	; 0x32
 8000dba:	f000 fc25 	bl	8001608 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */	
 8000dbe:	200c      	movs	r0, #12
 8000dc0:	f7ff ff80 	bl	8000cc4 <lcd_send_cmd>
	HAL_Delay(50);
 8000dc4:	2032      	movs	r0, #50	; 0x32
 8000dc6:	f000 fc1f 	bl	8001608 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 8000dca:	2002      	movs	r0, #2
 8000dcc:	f7ff ff7a 	bl	8000cc4 <lcd_send_cmd>
	HAL_Delay(50);
 8000dd0:	2032      	movs	r0, #50	; 0x32
 8000dd2:	f000 fc19 	bl	8001608 <HAL_Delay>
	lcd_send_cmd (0x80);
 8000dd6:	2080      	movs	r0, #128	; 0x80
 8000dd8:	f7ff ff74 	bl	8000cc4 <lcd_send_cmd>
}
 8000ddc:	bf00      	nop
 8000dde:	bd80      	pop	{r7, pc}

08000de0 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000de8:	e006      	b.n	8000df8 <lcd_send_string+0x18>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	1c5a      	adds	r2, r3, #1
 8000dee:	607a      	str	r2, [r7, #4]
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	4618      	mov	r0, r3
 8000df4:	f7ff ff96 	bl	8000d24 <lcd_send_data>
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d1f4      	bne.n	8000dea <lcd_send_string+0xa>
}
 8000e00:	bf00      	nop
 8000e02:	bf00      	nop
 8000e04:	3708      	adds	r7, #8
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}

08000e0a <lcd_clear_display>:

void lcd_clear_display (void)
{
 8000e0a:	b580      	push	{r7, lr}
 8000e0c:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x01); //clear display
 8000e0e:	2001      	movs	r0, #1
 8000e10:	f7ff ff58 	bl	8000cc4 <lcd_send_cmd>
}
 8000e14:	bf00      	nop
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <lcd_goto_XY>:

void lcd_goto_XY (int row, int col)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 0)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d104      	bne.n	8000e32 <lcd_goto_XY+0x1a>
	{
		pos_Addr = 0x80 + col; // First row
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	3b80      	subs	r3, #128	; 0x80
 8000e2e:	73fb      	strb	r3, [r7, #15]
 8000e30:	e006      	b.n	8000e40 <lcd_goto_XY+0x28>
	}
	else if(row == 1)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d103      	bne.n	8000e40 <lcd_goto_XY+0x28>
	{
		pos_Addr = 0xC0 + col; // Second row
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	3b40      	subs	r3, #64	; 0x40
 8000e3e:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 8000e40:	7bfb      	ldrb	r3, [r7, #15]
 8000e42:	4618      	mov	r0, r3
 8000e44:	f7ff ff3e 	bl	8000cc4 <lcd_send_cmd>
}
 8000e48:	bf00      	nop
 8000e4a:	3710      	adds	r7, #16
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e56:	f000 fb75 	bl	8001544 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e5a:	f000 f875 	bl	8000f48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e5e:	f000 f92f 	bl	80010c0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000e62:	f000 f8c1 	bl	8000fe8 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000e66:	f000 f8fd 	bl	8001064 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  uint16_t value;
  lcd_init();
 8000e6a:	f7ff ff8b 	bl	8000d84 <lcd_init>
  HAL_ADCEx_Calibration_Start(&hadc1);
 8000e6e:	4830      	ldr	r0, [pc, #192]	; (8000f30 <main+0xe0>)
 8000e70:	f001 f8ec 	bl	800204c <HAL_ADCEx_Calibration_Start>
	  sprintf(buffer,"%.2f",t);  // Changed %d to %.2f
	  lcd_send_string(buffer);
	  lcd_send_string(" C");*/
	  //HAL_GPIO_WritePin(GPIOA,GPIO_PIN_11,GPIO_PIN_SET);

	  HAL_ADC_Start(&hadc1);
 8000e74:	482e      	ldr	r0, [pc, #184]	; (8000f30 <main+0xe0>)
 8000e76:	f000 fcc3 	bl	8001800 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1,1000);
 8000e7a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e7e:	482c      	ldr	r0, [pc, #176]	; (8000f30 <main+0xe0>)
 8000e80:	f000 fd6c 	bl	800195c <HAL_ADC_PollForConversion>
	  value = HAL_ADC_GetValue(&hadc1);
 8000e84:	482a      	ldr	r0, [pc, #168]	; (8000f30 <main+0xe0>)
 8000e86:	f000 fe6f 	bl	8001b68 <HAL_ADC_GetValue>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	80fb      	strh	r3, [r7, #6]
	  v=(value/4096.0)*3.3;
 8000e8e:	88fb      	ldrh	r3, [r7, #6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	f7ff fab7 	bl	8000404 <__aeabi_i2d>
 8000e96:	f04f 0200 	mov.w	r2, #0
 8000e9a:	4b26      	ldr	r3, [pc, #152]	; (8000f34 <main+0xe4>)
 8000e9c:	f7ff fc46 	bl	800072c <__aeabi_ddiv>
 8000ea0:	4602      	mov	r2, r0
 8000ea2:	460b      	mov	r3, r1
 8000ea4:	4610      	mov	r0, r2
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	a31f      	add	r3, pc, #124	; (adr r3, 8000f28 <main+0xd8>)
 8000eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eae:	f7ff fb13 	bl	80004d8 <__aeabi_dmul>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	4610      	mov	r0, r2
 8000eb8:	4619      	mov	r1, r3
 8000eba:	f7ff fe05 	bl	8000ac8 <__aeabi_d2f>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	4a1d      	ldr	r2, [pc, #116]	; (8000f38 <main+0xe8>)
 8000ec2:	6013      	str	r3, [r2, #0]

	  if(v<1){
 8000ec4:	4b1c      	ldr	r3, [pc, #112]	; (8000f38 <main+0xe8>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f7ff fe99 	bl	8000c04 <__aeabi_fcmplt>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d011      	beq.n	8000efc <main+0xac>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11,GPIO_PIN_SET);
 8000ed8:	2201      	movs	r2, #1
 8000eda:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ede:	4817      	ldr	r0, [pc, #92]	; (8000f3c <main+0xec>)
 8000ee0:	f001 fbfe 	bl	80026e0 <HAL_GPIO_WritePin>

		  lcd_goto_XY(0,0);
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	2000      	movs	r0, #0
 8000ee8:	f7ff ff96 	bl	8000e18 <lcd_goto_XY>
		  lcd_send_string("WANRNING!");
 8000eec:	4814      	ldr	r0, [pc, #80]	; (8000f40 <main+0xf0>)
 8000eee:	f7ff ff77 	bl	8000de0 <lcd_send_string>
		  HAL_Delay(1000);
 8000ef2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ef6:	f000 fb87 	bl	8001608 <HAL_Delay>
 8000efa:	e00e      	b.n	8000f1a <main+0xca>

	  }
	  else{


		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8000efc:	2200      	movs	r2, #0
 8000efe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f02:	480e      	ldr	r0, [pc, #56]	; (8000f3c <main+0xec>)
 8000f04:	f001 fbec 	bl	80026e0 <HAL_GPIO_WritePin>
		  lcd_clear_display();
 8000f08:	f7ff ff7f 	bl	8000e0a <lcd_clear_display>
		  lcd_goto_XY(0,0);
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	2000      	movs	r0, #0
 8000f10:	f7ff ff82 	bl	8000e18 <lcd_goto_XY>
		  lcd_send_string(" No Fire");
 8000f14:	480b      	ldr	r0, [pc, #44]	; (8000f44 <main+0xf4>)
 8000f16:	f7ff ff63 	bl	8000de0 <lcd_send_string>





	  HAL_Delay(1000);
 8000f1a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f1e:	f000 fb73 	bl	8001608 <HAL_Delay>
	  HAL_ADC_Start(&hadc1);
 8000f22:	e7a7      	b.n	8000e74 <main+0x24>
 8000f24:	f3af 8000 	nop.w
 8000f28:	66666666 	.word	0x66666666
 8000f2c:	400a6666 	.word	0x400a6666
 8000f30:	200001f0 	.word	0x200001f0
 8000f34:	40b00000 	.word	0x40b00000
 8000f38:	20000274 	.word	0x20000274
 8000f3c:	40010800 	.word	0x40010800
 8000f40:	080082e0 	.word	0x080082e0
 8000f44:	080082ec 	.word	0x080082ec

08000f48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b094      	sub	sp, #80	; 0x50
 8000f4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f4e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f52:	2228      	movs	r2, #40	; 0x28
 8000f54:	2100      	movs	r1, #0
 8000f56:	4618      	mov	r0, r3
 8000f58:	f003 fd93 	bl	8004a82 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f5c:	f107 0314 	add.w	r3, r7, #20
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	605a      	str	r2, [r3, #4]
 8000f66:	609a      	str	r2, [r3, #8]
 8000f68:	60da      	str	r2, [r3, #12]
 8000f6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f6c:	1d3b      	adds	r3, r7, #4
 8000f6e:	2200      	movs	r2, #0
 8000f70:	601a      	str	r2, [r3, #0]
 8000f72:	605a      	str	r2, [r3, #4]
 8000f74:	609a      	str	r2, [r3, #8]
 8000f76:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f80:	2310      	movs	r3, #16
 8000f82:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f84:	2300      	movs	r3, #0
 8000f86:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f88:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f002 f87d 	bl	800308c <HAL_RCC_OscConfig>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000f98:	f000 f8f6 	bl	8001188 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f9c:	230f      	movs	r3, #15
 8000f9e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fac:	2300      	movs	r3, #0
 8000fae:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fb0:	f107 0314 	add.w	r3, r7, #20
 8000fb4:	2100      	movs	r1, #0
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f002 faea 	bl	8003590 <HAL_RCC_ClockConfig>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000fc2:	f000 f8e1 	bl	8001188 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fce:	1d3b      	adds	r3, r7, #4
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f002 fc6b 	bl	80038ac <HAL_RCCEx_PeriphCLKConfig>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000fdc:	f000 f8d4 	bl	8001188 <Error_Handler>
  }
}
 8000fe0:	bf00      	nop
 8000fe2:	3750      	adds	r7, #80	; 0x50
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fee:	1d3b      	adds	r3, r7, #4
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	605a      	str	r2, [r3, #4]
 8000ff6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ff8:	4b18      	ldr	r3, [pc, #96]	; (800105c <MX_ADC1_Init+0x74>)
 8000ffa:	4a19      	ldr	r2, [pc, #100]	; (8001060 <MX_ADC1_Init+0x78>)
 8000ffc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ffe:	4b17      	ldr	r3, [pc, #92]	; (800105c <MX_ADC1_Init+0x74>)
 8001000:	2200      	movs	r2, #0
 8001002:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001004:	4b15      	ldr	r3, [pc, #84]	; (800105c <MX_ADC1_Init+0x74>)
 8001006:	2200      	movs	r2, #0
 8001008:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800100a:	4b14      	ldr	r3, [pc, #80]	; (800105c <MX_ADC1_Init+0x74>)
 800100c:	2200      	movs	r2, #0
 800100e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001010:	4b12      	ldr	r3, [pc, #72]	; (800105c <MX_ADC1_Init+0x74>)
 8001012:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001016:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001018:	4b10      	ldr	r3, [pc, #64]	; (800105c <MX_ADC1_Init+0x74>)
 800101a:	2200      	movs	r2, #0
 800101c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800101e:	4b0f      	ldr	r3, [pc, #60]	; (800105c <MX_ADC1_Init+0x74>)
 8001020:	2201      	movs	r2, #1
 8001022:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001024:	480d      	ldr	r0, [pc, #52]	; (800105c <MX_ADC1_Init+0x74>)
 8001026:	f000 fb13 	bl	8001650 <HAL_ADC_Init>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001030:	f000 f8aa 	bl	8001188 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001034:	2303      	movs	r3, #3
 8001036:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001038:	2301      	movs	r3, #1
 800103a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800103c:	2300      	movs	r3, #0
 800103e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001040:	1d3b      	adds	r3, r7, #4
 8001042:	4619      	mov	r1, r3
 8001044:	4805      	ldr	r0, [pc, #20]	; (800105c <MX_ADC1_Init+0x74>)
 8001046:	f000 fe6d 	bl	8001d24 <HAL_ADC_ConfigChannel>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001050:	f000 f89a 	bl	8001188 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001054:	bf00      	nop
 8001056:	3710      	adds	r7, #16
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	200001f0 	.word	0x200001f0
 8001060:	40012400 	.word	0x40012400

08001064 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001068:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <MX_I2C1_Init+0x50>)
 800106a:	4a13      	ldr	r2, [pc, #76]	; (80010b8 <MX_I2C1_Init+0x54>)
 800106c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800106e:	4b11      	ldr	r3, [pc, #68]	; (80010b4 <MX_I2C1_Init+0x50>)
 8001070:	4a12      	ldr	r2, [pc, #72]	; (80010bc <MX_I2C1_Init+0x58>)
 8001072:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001074:	4b0f      	ldr	r3, [pc, #60]	; (80010b4 <MX_I2C1_Init+0x50>)
 8001076:	2200      	movs	r2, #0
 8001078:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800107a:	4b0e      	ldr	r3, [pc, #56]	; (80010b4 <MX_I2C1_Init+0x50>)
 800107c:	2200      	movs	r2, #0
 800107e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001080:	4b0c      	ldr	r3, [pc, #48]	; (80010b4 <MX_I2C1_Init+0x50>)
 8001082:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001086:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001088:	4b0a      	ldr	r3, [pc, #40]	; (80010b4 <MX_I2C1_Init+0x50>)
 800108a:	2200      	movs	r2, #0
 800108c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800108e:	4b09      	ldr	r3, [pc, #36]	; (80010b4 <MX_I2C1_Init+0x50>)
 8001090:	2200      	movs	r2, #0
 8001092:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001094:	4b07      	ldr	r3, [pc, #28]	; (80010b4 <MX_I2C1_Init+0x50>)
 8001096:	2200      	movs	r2, #0
 8001098:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800109a:	4b06      	ldr	r3, [pc, #24]	; (80010b4 <MX_I2C1_Init+0x50>)
 800109c:	2200      	movs	r2, #0
 800109e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010a0:	4804      	ldr	r0, [pc, #16]	; (80010b4 <MX_I2C1_Init+0x50>)
 80010a2:	f001 fb57 	bl	8002754 <HAL_I2C_Init>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010ac:	f000 f86c 	bl	8001188 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010b0:	bf00      	nop
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	20000220 	.word	0x20000220
 80010b8:	40005400 	.word	0x40005400
 80010bc:	000186a0 	.word	0x000186a0

080010c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b088      	sub	sp, #32
 80010c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c6:	f107 0310 	add.w	r3, r7, #16
 80010ca:	2200      	movs	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]
 80010ce:	605a      	str	r2, [r3, #4]
 80010d0:	609a      	str	r2, [r3, #8]
 80010d2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010d4:	4b28      	ldr	r3, [pc, #160]	; (8001178 <MX_GPIO_Init+0xb8>)
 80010d6:	699b      	ldr	r3, [r3, #24]
 80010d8:	4a27      	ldr	r2, [pc, #156]	; (8001178 <MX_GPIO_Init+0xb8>)
 80010da:	f043 0320 	orr.w	r3, r3, #32
 80010de:	6193      	str	r3, [r2, #24]
 80010e0:	4b25      	ldr	r3, [pc, #148]	; (8001178 <MX_GPIO_Init+0xb8>)
 80010e2:	699b      	ldr	r3, [r3, #24]
 80010e4:	f003 0320 	and.w	r3, r3, #32
 80010e8:	60fb      	str	r3, [r7, #12]
 80010ea:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ec:	4b22      	ldr	r3, [pc, #136]	; (8001178 <MX_GPIO_Init+0xb8>)
 80010ee:	699b      	ldr	r3, [r3, #24]
 80010f0:	4a21      	ldr	r2, [pc, #132]	; (8001178 <MX_GPIO_Init+0xb8>)
 80010f2:	f043 0304 	orr.w	r3, r3, #4
 80010f6:	6193      	str	r3, [r2, #24]
 80010f8:	4b1f      	ldr	r3, [pc, #124]	; (8001178 <MX_GPIO_Init+0xb8>)
 80010fa:	699b      	ldr	r3, [r3, #24]
 80010fc:	f003 0304 	and.w	r3, r3, #4
 8001100:	60bb      	str	r3, [r7, #8]
 8001102:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001104:	4b1c      	ldr	r3, [pc, #112]	; (8001178 <MX_GPIO_Init+0xb8>)
 8001106:	699b      	ldr	r3, [r3, #24]
 8001108:	4a1b      	ldr	r2, [pc, #108]	; (8001178 <MX_GPIO_Init+0xb8>)
 800110a:	f043 0308 	orr.w	r3, r3, #8
 800110e:	6193      	str	r3, [r2, #24]
 8001110:	4b19      	ldr	r3, [pc, #100]	; (8001178 <MX_GPIO_Init+0xb8>)
 8001112:	699b      	ldr	r3, [r3, #24]
 8001114:	f003 0308 	and.w	r3, r3, #8
 8001118:	607b      	str	r3, [r7, #4]
 800111a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800111c:	2200      	movs	r2, #0
 800111e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001122:	4816      	ldr	r0, [pc, #88]	; (800117c <MX_GPIO_Init+0xbc>)
 8001124:	f001 fadc 	bl	80026e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001128:	2302      	movs	r3, #2
 800112a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800112c:	4b14      	ldr	r3, [pc, #80]	; (8001180 <MX_GPIO_Init+0xc0>)
 800112e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001134:	f107 0310 	add.w	r3, r7, #16
 8001138:	4619      	mov	r1, r3
 800113a:	4812      	ldr	r0, [pc, #72]	; (8001184 <MX_GPIO_Init+0xc4>)
 800113c:	f001 f94c 	bl	80023d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001140:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001144:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001146:	2301      	movs	r3, #1
 8001148:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114a:	2300      	movs	r3, #0
 800114c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114e:	2302      	movs	r3, #2
 8001150:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001152:	f107 0310 	add.w	r3, r7, #16
 8001156:	4619      	mov	r1, r3
 8001158:	4808      	ldr	r0, [pc, #32]	; (800117c <MX_GPIO_Init+0xbc>)
 800115a:	f001 f93d 	bl	80023d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 2, 0);
 800115e:	2200      	movs	r2, #0
 8001160:	2102      	movs	r1, #2
 8001162:	2007      	movs	r0, #7
 8001164:	f001 f901 	bl	800236a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001168:	2007      	movs	r0, #7
 800116a:	f001 f91a 	bl	80023a2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800116e:	bf00      	nop
 8001170:	3720      	adds	r7, #32
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	40021000 	.word	0x40021000
 800117c:	40010800 	.word	0x40010800
 8001180:	10110000 	.word	0x10110000
 8001184:	40010c00 	.word	0x40010c00

08001188 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800118c:	b672      	cpsid	i
}
 800118e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001190:	e7fe      	b.n	8001190 <Error_Handler+0x8>
	...

08001194 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001194:	b480      	push	{r7}
 8001196:	b085      	sub	sp, #20
 8001198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800119a:	4b15      	ldr	r3, [pc, #84]	; (80011f0 <HAL_MspInit+0x5c>)
 800119c:	699b      	ldr	r3, [r3, #24]
 800119e:	4a14      	ldr	r2, [pc, #80]	; (80011f0 <HAL_MspInit+0x5c>)
 80011a0:	f043 0301 	orr.w	r3, r3, #1
 80011a4:	6193      	str	r3, [r2, #24]
 80011a6:	4b12      	ldr	r3, [pc, #72]	; (80011f0 <HAL_MspInit+0x5c>)
 80011a8:	699b      	ldr	r3, [r3, #24]
 80011aa:	f003 0301 	and.w	r3, r3, #1
 80011ae:	60bb      	str	r3, [r7, #8]
 80011b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011b2:	4b0f      	ldr	r3, [pc, #60]	; (80011f0 <HAL_MspInit+0x5c>)
 80011b4:	69db      	ldr	r3, [r3, #28]
 80011b6:	4a0e      	ldr	r2, [pc, #56]	; (80011f0 <HAL_MspInit+0x5c>)
 80011b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011bc:	61d3      	str	r3, [r2, #28]
 80011be:	4b0c      	ldr	r3, [pc, #48]	; (80011f0 <HAL_MspInit+0x5c>)
 80011c0:	69db      	ldr	r3, [r3, #28]
 80011c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011c6:	607b      	str	r3, [r7, #4]
 80011c8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80011ca:	4b0a      	ldr	r3, [pc, #40]	; (80011f4 <HAL_MspInit+0x60>)
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	60fb      	str	r3, [r7, #12]
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	4a04      	ldr	r2, [pc, #16]	; (80011f4 <HAL_MspInit+0x60>)
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011e6:	bf00      	nop
 80011e8:	3714      	adds	r7, #20
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bc80      	pop	{r7}
 80011ee:	4770      	bx	lr
 80011f0:	40021000 	.word	0x40021000
 80011f4:	40010000 	.word	0x40010000

080011f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b088      	sub	sp, #32
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001200:	f107 0310 	add.w	r3, r7, #16
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	605a      	str	r2, [r3, #4]
 800120a:	609a      	str	r2, [r3, #8]
 800120c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a18      	ldr	r2, [pc, #96]	; (8001274 <HAL_ADC_MspInit+0x7c>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d129      	bne.n	800126c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001218:	4b17      	ldr	r3, [pc, #92]	; (8001278 <HAL_ADC_MspInit+0x80>)
 800121a:	699b      	ldr	r3, [r3, #24]
 800121c:	4a16      	ldr	r2, [pc, #88]	; (8001278 <HAL_ADC_MspInit+0x80>)
 800121e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001222:	6193      	str	r3, [r2, #24]
 8001224:	4b14      	ldr	r3, [pc, #80]	; (8001278 <HAL_ADC_MspInit+0x80>)
 8001226:	699b      	ldr	r3, [r3, #24]
 8001228:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800122c:	60fb      	str	r3, [r7, #12]
 800122e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001230:	4b11      	ldr	r3, [pc, #68]	; (8001278 <HAL_ADC_MspInit+0x80>)
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	4a10      	ldr	r2, [pc, #64]	; (8001278 <HAL_ADC_MspInit+0x80>)
 8001236:	f043 0304 	orr.w	r3, r3, #4
 800123a:	6193      	str	r3, [r2, #24]
 800123c:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <HAL_ADC_MspInit+0x80>)
 800123e:	699b      	ldr	r3, [r3, #24]
 8001240:	f003 0304 	and.w	r3, r3, #4
 8001244:	60bb      	str	r3, [r7, #8]
 8001246:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001248:	2308      	movs	r3, #8
 800124a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800124c:	2303      	movs	r3, #3
 800124e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001250:	f107 0310 	add.w	r3, r7, #16
 8001254:	4619      	mov	r1, r3
 8001256:	4809      	ldr	r0, [pc, #36]	; (800127c <HAL_ADC_MspInit+0x84>)
 8001258:	f001 f8be 	bl	80023d8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800125c:	2200      	movs	r2, #0
 800125e:	2100      	movs	r1, #0
 8001260:	2012      	movs	r0, #18
 8001262:	f001 f882 	bl	800236a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001266:	2012      	movs	r0, #18
 8001268:	f001 f89b 	bl	80023a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800126c:	bf00      	nop
 800126e:	3720      	adds	r7, #32
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40012400 	.word	0x40012400
 8001278:	40021000 	.word	0x40021000
 800127c:	40010800 	.word	0x40010800

08001280 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b088      	sub	sp, #32
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001288:	f107 0310 	add.w	r3, r7, #16
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	605a      	str	r2, [r3, #4]
 8001292:	609a      	str	r2, [r3, #8]
 8001294:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a15      	ldr	r2, [pc, #84]	; (80012f0 <HAL_I2C_MspInit+0x70>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d123      	bne.n	80012e8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a0:	4b14      	ldr	r3, [pc, #80]	; (80012f4 <HAL_I2C_MspInit+0x74>)
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	4a13      	ldr	r2, [pc, #76]	; (80012f4 <HAL_I2C_MspInit+0x74>)
 80012a6:	f043 0308 	orr.w	r3, r3, #8
 80012aa:	6193      	str	r3, [r2, #24]
 80012ac:	4b11      	ldr	r3, [pc, #68]	; (80012f4 <HAL_I2C_MspInit+0x74>)
 80012ae:	699b      	ldr	r3, [r3, #24]
 80012b0:	f003 0308 	and.w	r3, r3, #8
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012b8:	23c0      	movs	r3, #192	; 0xc0
 80012ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012bc:	2312      	movs	r3, #18
 80012be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012c0:	2303      	movs	r3, #3
 80012c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c4:	f107 0310 	add.w	r3, r7, #16
 80012c8:	4619      	mov	r1, r3
 80012ca:	480b      	ldr	r0, [pc, #44]	; (80012f8 <HAL_I2C_MspInit+0x78>)
 80012cc:	f001 f884 	bl	80023d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012d0:	4b08      	ldr	r3, [pc, #32]	; (80012f4 <HAL_I2C_MspInit+0x74>)
 80012d2:	69db      	ldr	r3, [r3, #28]
 80012d4:	4a07      	ldr	r2, [pc, #28]	; (80012f4 <HAL_I2C_MspInit+0x74>)
 80012d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012da:	61d3      	str	r3, [r2, #28]
 80012dc:	4b05      	ldr	r3, [pc, #20]	; (80012f4 <HAL_I2C_MspInit+0x74>)
 80012de:	69db      	ldr	r3, [r3, #28]
 80012e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012e4:	60bb      	str	r3, [r7, #8]
 80012e6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80012e8:	bf00      	nop
 80012ea:	3720      	adds	r7, #32
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	40005400 	.word	0x40005400
 80012f4:	40021000 	.word	0x40021000
 80012f8:	40010c00 	.word	0x40010c00

080012fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001300:	e7fe      	b.n	8001300 <NMI_Handler+0x4>

08001302 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001302:	b480      	push	{r7}
 8001304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001306:	e7fe      	b.n	8001306 <HardFault_Handler+0x4>

08001308 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800130c:	e7fe      	b.n	800130c <MemManage_Handler+0x4>

0800130e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800130e:	b480      	push	{r7}
 8001310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001312:	e7fe      	b.n	8001312 <BusFault_Handler+0x4>

08001314 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001318:	e7fe      	b.n	8001318 <UsageFault_Handler+0x4>

0800131a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800131a:	b480      	push	{r7}
 800131c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800131e:	bf00      	nop
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr

08001326 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001326:	b480      	push	{r7}
 8001328:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	46bd      	mov	sp, r7
 800132e:	bc80      	pop	{r7}
 8001330:	4770      	bx	lr

08001332 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001332:	b480      	push	{r7}
 8001334:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001336:	bf00      	nop
 8001338:	46bd      	mov	sp, r7
 800133a:	bc80      	pop	{r7}
 800133c:	4770      	bx	lr

0800133e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001342:	f000 f945 	bl	80015d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}

0800134a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800134e:	2002      	movs	r0, #2
 8001350:	f001 f9de 	bl	8002710 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001354:	bf00      	nop
 8001356:	bd80      	pop	{r7, pc}

08001358 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800135c:	4802      	ldr	r0, [pc, #8]	; (8001368 <ADC1_2_IRQHandler+0x10>)
 800135e:	f000 fc0f 	bl	8001b80 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	200001f0 	.word	0x200001f0

0800136c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  return 1;
 8001370:	2301      	movs	r3, #1
}
 8001372:	4618      	mov	r0, r3
 8001374:	46bd      	mov	sp, r7
 8001376:	bc80      	pop	{r7}
 8001378:	4770      	bx	lr

0800137a <_kill>:

int _kill(int pid, int sig)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b082      	sub	sp, #8
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
 8001382:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001384:	f003 fbd0 	bl	8004b28 <__errno>
 8001388:	4603      	mov	r3, r0
 800138a:	2216      	movs	r2, #22
 800138c:	601a      	str	r2, [r3, #0]
  return -1;
 800138e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001392:	4618      	mov	r0, r3
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <_exit>:

void _exit (int status)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	b082      	sub	sp, #8
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013a2:	f04f 31ff 	mov.w	r1, #4294967295
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f7ff ffe7 	bl	800137a <_kill>
  while (1) {}    /* Make sure we hang here */
 80013ac:	e7fe      	b.n	80013ac <_exit+0x12>

080013ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b086      	sub	sp, #24
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	60f8      	str	r0, [r7, #12]
 80013b6:	60b9      	str	r1, [r7, #8]
 80013b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ba:	2300      	movs	r3, #0
 80013bc:	617b      	str	r3, [r7, #20]
 80013be:	e00a      	b.n	80013d6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013c0:	f3af 8000 	nop.w
 80013c4:	4601      	mov	r1, r0
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	1c5a      	adds	r2, r3, #1
 80013ca:	60ba      	str	r2, [r7, #8]
 80013cc:	b2ca      	uxtb	r2, r1
 80013ce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	3301      	adds	r3, #1
 80013d4:	617b      	str	r3, [r7, #20]
 80013d6:	697a      	ldr	r2, [r7, #20]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	429a      	cmp	r2, r3
 80013dc:	dbf0      	blt.n	80013c0 <_read+0x12>
  }

  return len;
 80013de:	687b      	ldr	r3, [r7, #4]
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	3718      	adds	r7, #24
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	60f8      	str	r0, [r7, #12]
 80013f0:	60b9      	str	r1, [r7, #8]
 80013f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013f4:	2300      	movs	r3, #0
 80013f6:	617b      	str	r3, [r7, #20]
 80013f8:	e009      	b.n	800140e <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	1c5a      	adds	r2, r3, #1
 80013fe:	60ba      	str	r2, [r7, #8]
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	4618      	mov	r0, r3
 8001404:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	3301      	adds	r3, #1
 800140c:	617b      	str	r3, [r7, #20]
 800140e:	697a      	ldr	r2, [r7, #20]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	429a      	cmp	r2, r3
 8001414:	dbf1      	blt.n	80013fa <_write+0x12>
  }
  return len;
 8001416:	687b      	ldr	r3, [r7, #4]
}
 8001418:	4618      	mov	r0, r3
 800141a:	3718      	adds	r7, #24
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}

08001420 <_close>:

int _close(int file)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001428:	f04f 33ff 	mov.w	r3, #4294967295
}
 800142c:	4618      	mov	r0, r3
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	bc80      	pop	{r7}
 8001434:	4770      	bx	lr

08001436 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001436:	b480      	push	{r7}
 8001438:	b083      	sub	sp, #12
 800143a:	af00      	add	r7, sp, #0
 800143c:	6078      	str	r0, [r7, #4]
 800143e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001446:	605a      	str	r2, [r3, #4]
  return 0;
 8001448:	2300      	movs	r3, #0
}
 800144a:	4618      	mov	r0, r3
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	bc80      	pop	{r7}
 8001452:	4770      	bx	lr

08001454 <_isatty>:

int _isatty(int file)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800145c:	2301      	movs	r3, #1
}
 800145e:	4618      	mov	r0, r3
 8001460:	370c      	adds	r7, #12
 8001462:	46bd      	mov	sp, r7
 8001464:	bc80      	pop	{r7}
 8001466:	4770      	bx	lr

08001468 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001468:	b480      	push	{r7}
 800146a:	b085      	sub	sp, #20
 800146c:	af00      	add	r7, sp, #0
 800146e:	60f8      	str	r0, [r7, #12]
 8001470:	60b9      	str	r1, [r7, #8]
 8001472:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001474:	2300      	movs	r3, #0
}
 8001476:	4618      	mov	r0, r3
 8001478:	3714      	adds	r7, #20
 800147a:	46bd      	mov	sp, r7
 800147c:	bc80      	pop	{r7}
 800147e:	4770      	bx	lr

08001480 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001488:	4a14      	ldr	r2, [pc, #80]	; (80014dc <_sbrk+0x5c>)
 800148a:	4b15      	ldr	r3, [pc, #84]	; (80014e0 <_sbrk+0x60>)
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001494:	4b13      	ldr	r3, [pc, #76]	; (80014e4 <_sbrk+0x64>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d102      	bne.n	80014a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800149c:	4b11      	ldr	r3, [pc, #68]	; (80014e4 <_sbrk+0x64>)
 800149e:	4a12      	ldr	r2, [pc, #72]	; (80014e8 <_sbrk+0x68>)
 80014a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014a2:	4b10      	ldr	r3, [pc, #64]	; (80014e4 <_sbrk+0x64>)
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4413      	add	r3, r2
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d207      	bcs.n	80014c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014b0:	f003 fb3a 	bl	8004b28 <__errno>
 80014b4:	4603      	mov	r3, r0
 80014b6:	220c      	movs	r2, #12
 80014b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014ba:	f04f 33ff 	mov.w	r3, #4294967295
 80014be:	e009      	b.n	80014d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014c0:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <_sbrk+0x64>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014c6:	4b07      	ldr	r3, [pc, #28]	; (80014e4 <_sbrk+0x64>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4413      	add	r3, r2
 80014ce:	4a05      	ldr	r2, [pc, #20]	; (80014e4 <_sbrk+0x64>)
 80014d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014d2:	68fb      	ldr	r3, [r7, #12]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3718      	adds	r7, #24
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	20005000 	.word	0x20005000
 80014e0:	00000400 	.word	0x00000400
 80014e4:	20000278 	.word	0x20000278
 80014e8:	200003d0 	.word	0x200003d0

080014ec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014f0:	bf00      	nop
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bc80      	pop	{r7}
 80014f6:	4770      	bx	lr

080014f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014f8:	f7ff fff8 	bl	80014ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014fc:	480b      	ldr	r0, [pc, #44]	; (800152c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80014fe:	490c      	ldr	r1, [pc, #48]	; (8001530 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001500:	4a0c      	ldr	r2, [pc, #48]	; (8001534 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001502:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001504:	e002      	b.n	800150c <LoopCopyDataInit>

08001506 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001506:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001508:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800150a:	3304      	adds	r3, #4

0800150c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800150c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800150e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001510:	d3f9      	bcc.n	8001506 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001512:	4a09      	ldr	r2, [pc, #36]	; (8001538 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001514:	4c09      	ldr	r4, [pc, #36]	; (800153c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001516:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001518:	e001      	b.n	800151e <LoopFillZerobss>

0800151a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800151a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800151c:	3204      	adds	r2, #4

0800151e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800151e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001520:	d3fb      	bcc.n	800151a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001522:	f003 fb07 	bl	8004b34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001526:	f7ff fc93 	bl	8000e50 <main>
  bx lr
 800152a:	4770      	bx	lr
  ldr r0, =_sdata
 800152c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001530:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001534:	08008768 	.word	0x08008768
  ldr r2, =_sbss
 8001538:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800153c:	200003cc 	.word	0x200003cc

08001540 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001540:	e7fe      	b.n	8001540 <CAN1_RX1_IRQHandler>
	...

08001544 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001548:	4b08      	ldr	r3, [pc, #32]	; (800156c <HAL_Init+0x28>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a07      	ldr	r2, [pc, #28]	; (800156c <HAL_Init+0x28>)
 800154e:	f043 0310 	orr.w	r3, r3, #16
 8001552:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001554:	2003      	movs	r0, #3
 8001556:	f000 fefd 	bl	8002354 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800155a:	200f      	movs	r0, #15
 800155c:	f000 f808 	bl	8001570 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001560:	f7ff fe18 	bl	8001194 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001564:	2300      	movs	r3, #0
}
 8001566:	4618      	mov	r0, r3
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	40022000 	.word	0x40022000

08001570 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001578:	4b12      	ldr	r3, [pc, #72]	; (80015c4 <HAL_InitTick+0x54>)
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	4b12      	ldr	r3, [pc, #72]	; (80015c8 <HAL_InitTick+0x58>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	4619      	mov	r1, r3
 8001582:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001586:	fbb3 f3f1 	udiv	r3, r3, r1
 800158a:	fbb2 f3f3 	udiv	r3, r2, r3
 800158e:	4618      	mov	r0, r3
 8001590:	f000 ff15 	bl	80023be <HAL_SYSTICK_Config>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e00e      	b.n	80015bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2b0f      	cmp	r3, #15
 80015a2:	d80a      	bhi.n	80015ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015a4:	2200      	movs	r2, #0
 80015a6:	6879      	ldr	r1, [r7, #4]
 80015a8:	f04f 30ff 	mov.w	r0, #4294967295
 80015ac:	f000 fedd 	bl	800236a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015b0:	4a06      	ldr	r2, [pc, #24]	; (80015cc <HAL_InitTick+0x5c>)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015b6:	2300      	movs	r3, #0
 80015b8:	e000      	b.n	80015bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3708      	adds	r7, #8
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	20000000 	.word	0x20000000
 80015c8:	20000008 	.word	0x20000008
 80015cc:	20000004 	.word	0x20000004

080015d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015d4:	4b05      	ldr	r3, [pc, #20]	; (80015ec <HAL_IncTick+0x1c>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	461a      	mov	r2, r3
 80015da:	4b05      	ldr	r3, [pc, #20]	; (80015f0 <HAL_IncTick+0x20>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4413      	add	r3, r2
 80015e0:	4a03      	ldr	r2, [pc, #12]	; (80015f0 <HAL_IncTick+0x20>)
 80015e2:	6013      	str	r3, [r2, #0]
}
 80015e4:	bf00      	nop
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bc80      	pop	{r7}
 80015ea:	4770      	bx	lr
 80015ec:	20000008 	.word	0x20000008
 80015f0:	2000027c 	.word	0x2000027c

080015f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  return uwTick;
 80015f8:	4b02      	ldr	r3, [pc, #8]	; (8001604 <HAL_GetTick+0x10>)
 80015fa:	681b      	ldr	r3, [r3, #0]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	46bd      	mov	sp, r7
 8001600:	bc80      	pop	{r7}
 8001602:	4770      	bx	lr
 8001604:	2000027c 	.word	0x2000027c

08001608 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001610:	f7ff fff0 	bl	80015f4 <HAL_GetTick>
 8001614:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001620:	d005      	beq.n	800162e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001622:	4b0a      	ldr	r3, [pc, #40]	; (800164c <HAL_Delay+0x44>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	461a      	mov	r2, r3
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	4413      	add	r3, r2
 800162c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800162e:	bf00      	nop
 8001630:	f7ff ffe0 	bl	80015f4 <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	429a      	cmp	r2, r3
 800163e:	d8f7      	bhi.n	8001630 <HAL_Delay+0x28>
  {
  }
}
 8001640:	bf00      	nop
 8001642:	bf00      	nop
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	20000008 	.word	0x20000008

08001650 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001658:	2300      	movs	r3, #0
 800165a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800165c:	2300      	movs	r3, #0
 800165e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001660:	2300      	movs	r3, #0
 8001662:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001664:	2300      	movs	r3, #0
 8001666:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d101      	bne.n	8001672 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e0be      	b.n	80017f0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800167c:	2b00      	cmp	r3, #0
 800167e:	d109      	bne.n	8001694 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2200      	movs	r2, #0
 800168a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f7ff fdb2 	bl	80011f8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f000 fc97 	bl	8001fc8 <ADC_ConversionStop_Disable>
 800169a:	4603      	mov	r3, r0
 800169c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016a2:	f003 0310 	and.w	r3, r3, #16
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	f040 8099 	bne.w	80017de <HAL_ADC_Init+0x18e>
 80016ac:	7dfb      	ldrb	r3, [r7, #23]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	f040 8095 	bne.w	80017de <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016b8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80016bc:	f023 0302 	bic.w	r3, r3, #2
 80016c0:	f043 0202 	orr.w	r2, r3, #2
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80016d0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	7b1b      	ldrb	r3, [r3, #12]
 80016d6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80016d8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80016da:	68ba      	ldr	r2, [r7, #8]
 80016dc:	4313      	orrs	r3, r2
 80016de:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80016e8:	d003      	beq.n	80016f2 <HAL_ADC_Init+0xa2>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	2b01      	cmp	r3, #1
 80016f0:	d102      	bne.n	80016f8 <HAL_ADC_Init+0xa8>
 80016f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016f6:	e000      	b.n	80016fa <HAL_ADC_Init+0xaa>
 80016f8:	2300      	movs	r3, #0
 80016fa:	693a      	ldr	r2, [r7, #16]
 80016fc:	4313      	orrs	r3, r2
 80016fe:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	7d1b      	ldrb	r3, [r3, #20]
 8001704:	2b01      	cmp	r3, #1
 8001706:	d119      	bne.n	800173c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	7b1b      	ldrb	r3, [r3, #12]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d109      	bne.n	8001724 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	3b01      	subs	r3, #1
 8001716:	035a      	lsls	r2, r3, #13
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	4313      	orrs	r3, r2
 800171c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001720:	613b      	str	r3, [r7, #16]
 8001722:	e00b      	b.n	800173c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001728:	f043 0220 	orr.w	r2, r3, #32
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001734:	f043 0201 	orr.w	r2, r3, #1
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	430a      	orrs	r2, r1
 800174e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	689a      	ldr	r2, [r3, #8]
 8001756:	4b28      	ldr	r3, [pc, #160]	; (80017f8 <HAL_ADC_Init+0x1a8>)
 8001758:	4013      	ands	r3, r2
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	6812      	ldr	r2, [r2, #0]
 800175e:	68b9      	ldr	r1, [r7, #8]
 8001760:	430b      	orrs	r3, r1
 8001762:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800176c:	d003      	beq.n	8001776 <HAL_ADC_Init+0x126>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	2b01      	cmp	r3, #1
 8001774:	d104      	bne.n	8001780 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	691b      	ldr	r3, [r3, #16]
 800177a:	3b01      	subs	r3, #1
 800177c:	051b      	lsls	r3, r3, #20
 800177e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001786:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	68fa      	ldr	r2, [r7, #12]
 8001790:	430a      	orrs	r2, r1
 8001792:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	689a      	ldr	r2, [r3, #8]
 800179a:	4b18      	ldr	r3, [pc, #96]	; (80017fc <HAL_ADC_Init+0x1ac>)
 800179c:	4013      	ands	r3, r2
 800179e:	68ba      	ldr	r2, [r7, #8]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d10b      	bne.n	80017bc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2200      	movs	r2, #0
 80017a8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ae:	f023 0303 	bic.w	r3, r3, #3
 80017b2:	f043 0201 	orr.w	r2, r3, #1
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80017ba:	e018      	b.n	80017ee <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017c0:	f023 0312 	bic.w	r3, r3, #18
 80017c4:	f043 0210 	orr.w	r2, r3, #16
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017d0:	f043 0201 	orr.w	r2, r3, #1
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80017dc:	e007      	b.n	80017ee <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017e2:	f043 0210 	orr.w	r2, r3, #16
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80017ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3718      	adds	r7, #24
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	ffe1f7fd 	.word	0xffe1f7fd
 80017fc:	ff1f0efe 	.word	0xff1f0efe

08001800 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001808:	2300      	movs	r3, #0
 800180a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001812:	2b01      	cmp	r3, #1
 8001814:	d101      	bne.n	800181a <HAL_ADC_Start+0x1a>
 8001816:	2302      	movs	r3, #2
 8001818:	e098      	b.n	800194c <HAL_ADC_Start+0x14c>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2201      	movs	r2, #1
 800181e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f000 fb76 	bl	8001f14 <ADC_Enable>
 8001828:	4603      	mov	r3, r0
 800182a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800182c:	7bfb      	ldrb	r3, [r7, #15]
 800182e:	2b00      	cmp	r3, #0
 8001830:	f040 8087 	bne.w	8001942 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001838:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800183c:	f023 0301 	bic.w	r3, r3, #1
 8001840:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a41      	ldr	r2, [pc, #260]	; (8001954 <HAL_ADC_Start+0x154>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d105      	bne.n	800185e <HAL_ADC_Start+0x5e>
 8001852:	4b41      	ldr	r3, [pc, #260]	; (8001958 <HAL_ADC_Start+0x158>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800185a:	2b00      	cmp	r3, #0
 800185c:	d115      	bne.n	800188a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001862:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001874:	2b00      	cmp	r3, #0
 8001876:	d026      	beq.n	80018c6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800187c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001880:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001888:	e01d      	b.n	80018c6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800188e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a2f      	ldr	r2, [pc, #188]	; (8001958 <HAL_ADC_Start+0x158>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d004      	beq.n	80018aa <HAL_ADC_Start+0xaa>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a2b      	ldr	r2, [pc, #172]	; (8001954 <HAL_ADC_Start+0x154>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d10d      	bne.n	80018c6 <HAL_ADC_Start+0xc6>
 80018aa:	4b2b      	ldr	r3, [pc, #172]	; (8001958 <HAL_ADC_Start+0x158>)
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d007      	beq.n	80018c6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80018be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d006      	beq.n	80018e0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d6:	f023 0206 	bic.w	r2, r3, #6
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	62da      	str	r2, [r3, #44]	; 0x2c
 80018de:	e002      	b.n	80018e6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2200      	movs	r2, #0
 80018e4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2200      	movs	r2, #0
 80018ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f06f 0202 	mvn.w	r2, #2
 80018f6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001902:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001906:	d113      	bne.n	8001930 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800190c:	4a11      	ldr	r2, [pc, #68]	; (8001954 <HAL_ADC_Start+0x154>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d105      	bne.n	800191e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001912:	4b11      	ldr	r3, [pc, #68]	; (8001958 <HAL_ADC_Start+0x158>)
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800191a:	2b00      	cmp	r3, #0
 800191c:	d108      	bne.n	8001930 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	689a      	ldr	r2, [r3, #8]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800192c:	609a      	str	r2, [r3, #8]
 800192e:	e00c      	b.n	800194a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	689a      	ldr	r2, [r3, #8]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800193e:	609a      	str	r2, [r3, #8]
 8001940:	e003      	b.n	800194a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2200      	movs	r2, #0
 8001946:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800194a:	7bfb      	ldrb	r3, [r7, #15]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3710      	adds	r7, #16
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40012800 	.word	0x40012800
 8001958:	40012400 	.word	0x40012400

0800195c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800195c:	b590      	push	{r4, r7, lr}
 800195e:	b087      	sub	sp, #28
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001966:	2300      	movs	r3, #0
 8001968:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800196a:	2300      	movs	r3, #0
 800196c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800196e:	2300      	movs	r3, #0
 8001970:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001972:	f7ff fe3f 	bl	80015f4 <HAL_GetTick>
 8001976:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001982:	2b00      	cmp	r3, #0
 8001984:	d00b      	beq.n	800199e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800198a:	f043 0220 	orr.w	r2, r3, #32
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2200      	movs	r2, #0
 8001996:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e0d3      	b.n	8001b46 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d131      	bne.n	8001a10 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019b2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d12a      	bne.n	8001a10 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80019ba:	e021      	b.n	8001a00 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019c2:	d01d      	beq.n	8001a00 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d007      	beq.n	80019da <HAL_ADC_PollForConversion+0x7e>
 80019ca:	f7ff fe13 	bl	80015f4 <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	683a      	ldr	r2, [r7, #0]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d212      	bcs.n	8001a00 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0302 	and.w	r3, r3, #2
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d10b      	bne.n	8001a00 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ec:	f043 0204 	orr.w	r2, r3, #4
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2200      	movs	r2, #0
 80019f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 80019fc:	2303      	movs	r3, #3
 80019fe:	e0a2      	b.n	8001b46 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0302 	and.w	r3, r3, #2
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d0d6      	beq.n	80019bc <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001a0e:	e070      	b.n	8001af2 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001a10:	4b4f      	ldr	r3, [pc, #316]	; (8001b50 <HAL_ADC_PollForConversion+0x1f4>)
 8001a12:	681c      	ldr	r4, [r3, #0]
 8001a14:	2002      	movs	r0, #2
 8001a16:	f001 ffff 	bl	8003a18 <HAL_RCCEx_GetPeriphCLKFreq>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	6919      	ldr	r1, [r3, #16]
 8001a26:	4b4b      	ldr	r3, [pc, #300]	; (8001b54 <HAL_ADC_PollForConversion+0x1f8>)
 8001a28:	400b      	ands	r3, r1
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d118      	bne.n	8001a60 <HAL_ADC_PollForConversion+0x104>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	68d9      	ldr	r1, [r3, #12]
 8001a34:	4b48      	ldr	r3, [pc, #288]	; (8001b58 <HAL_ADC_PollForConversion+0x1fc>)
 8001a36:	400b      	ands	r3, r1
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d111      	bne.n	8001a60 <HAL_ADC_PollForConversion+0x104>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	6919      	ldr	r1, [r3, #16]
 8001a42:	4b46      	ldr	r3, [pc, #280]	; (8001b5c <HAL_ADC_PollForConversion+0x200>)
 8001a44:	400b      	ands	r3, r1
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d108      	bne.n	8001a5c <HAL_ADC_PollForConversion+0x100>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	68d9      	ldr	r1, [r3, #12]
 8001a50:	4b43      	ldr	r3, [pc, #268]	; (8001b60 <HAL_ADC_PollForConversion+0x204>)
 8001a52:	400b      	ands	r3, r1
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d101      	bne.n	8001a5c <HAL_ADC_PollForConversion+0x100>
 8001a58:	2314      	movs	r3, #20
 8001a5a:	e020      	b.n	8001a9e <HAL_ADC_PollForConversion+0x142>
 8001a5c:	2329      	movs	r3, #41	; 0x29
 8001a5e:	e01e      	b.n	8001a9e <HAL_ADC_PollForConversion+0x142>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	6919      	ldr	r1, [r3, #16]
 8001a66:	4b3d      	ldr	r3, [pc, #244]	; (8001b5c <HAL_ADC_PollForConversion+0x200>)
 8001a68:	400b      	ands	r3, r1
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d106      	bne.n	8001a7c <HAL_ADC_PollForConversion+0x120>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	68d9      	ldr	r1, [r3, #12]
 8001a74:	4b3a      	ldr	r3, [pc, #232]	; (8001b60 <HAL_ADC_PollForConversion+0x204>)
 8001a76:	400b      	ands	r3, r1
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d00d      	beq.n	8001a98 <HAL_ADC_PollForConversion+0x13c>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	6919      	ldr	r1, [r3, #16]
 8001a82:	4b38      	ldr	r3, [pc, #224]	; (8001b64 <HAL_ADC_PollForConversion+0x208>)
 8001a84:	400b      	ands	r3, r1
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d108      	bne.n	8001a9c <HAL_ADC_PollForConversion+0x140>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	68d9      	ldr	r1, [r3, #12]
 8001a90:	4b34      	ldr	r3, [pc, #208]	; (8001b64 <HAL_ADC_PollForConversion+0x208>)
 8001a92:	400b      	ands	r3, r1
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d101      	bne.n	8001a9c <HAL_ADC_PollForConversion+0x140>
 8001a98:	2354      	movs	r3, #84	; 0x54
 8001a9a:	e000      	b.n	8001a9e <HAL_ADC_PollForConversion+0x142>
 8001a9c:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001a9e:	fb02 f303 	mul.w	r3, r2, r3
 8001aa2:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001aa4:	e021      	b.n	8001aea <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aac:	d01a      	beq.n	8001ae4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d007      	beq.n	8001ac4 <HAL_ADC_PollForConversion+0x168>
 8001ab4:	f7ff fd9e 	bl	80015f4 <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	683a      	ldr	r2, [r7, #0]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d20f      	bcs.n	8001ae4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d90b      	bls.n	8001ae4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ad0:	f043 0204 	orr.w	r2, r3, #4
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2200      	movs	r2, #0
 8001adc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e030      	b.n	8001b46 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	693a      	ldr	r2, [r7, #16]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d8d9      	bhi.n	8001aa6 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f06f 0212 	mvn.w	r2, #18
 8001afa:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b00:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001b12:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001b16:	d115      	bne.n	8001b44 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d111      	bne.n	8001b44 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b24:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d105      	bne.n	8001b44 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b3c:	f043 0201 	orr.w	r2, r3, #1
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	371c      	adds	r7, #28
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd90      	pop	{r4, r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	20000000 	.word	0x20000000
 8001b54:	24924924 	.word	0x24924924
 8001b58:	00924924 	.word	0x00924924
 8001b5c:	12492492 	.word	0x12492492
 8001b60:	00492492 	.word	0x00492492
 8001b64:	00249249 	.word	0x00249249

08001b68 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr

08001b80 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	f003 0320 	and.w	r3, r3, #32
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d03e      	beq.n	8001c20 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	f003 0302 	and.w	r3, r3, #2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d039      	beq.n	8001c20 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bb0:	f003 0310 	and.w	r3, r3, #16
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d105      	bne.n	8001bc4 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bbc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001bce:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001bd2:	d11d      	bne.n	8001c10 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d119      	bne.n	8001c10 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	685a      	ldr	r2, [r3, #4]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f022 0220 	bic.w	r2, r2, #32
 8001bea:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bf0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bfc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d105      	bne.n	8001c10 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c08:	f043 0201 	orr.w	r2, r3, #1
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f000 f874 	bl	8001cfe <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f06f 0212 	mvn.w	r2, #18
 8001c1e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d04d      	beq.n	8001cc6 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	f003 0304 	and.w	r3, r3, #4
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d048      	beq.n	8001cc6 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c38:	f003 0310 	and.w	r3, r3, #16
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d105      	bne.n	8001c4c <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c44:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8001c56:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8001c5a:	d012      	beq.n	8001c82 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d125      	bne.n	8001cb6 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001c74:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001c78:	d11d      	bne.n	8001cb6 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d119      	bne.n	8001cb6 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	685a      	ldr	r2, [r3, #4]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c90:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d105      	bne.n	8001cb6 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cae:	f043 0201 	orr.w	r2, r3, #1
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f000 fa76 	bl	80021a8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f06f 020c 	mvn.w	r2, #12
 8001cc4:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d012      	beq.n	8001cf6 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f003 0301 	and.w	r3, r3, #1
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d00d      	beq.n	8001cf6 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cde:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f000 f812 	bl	8001d10 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f06f 0201 	mvn.w	r2, #1
 8001cf4:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001cf6:	bf00      	nop
 8001cf8:	3710      	adds	r7, #16
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001cfe:	b480      	push	{r7}
 8001d00:	b083      	sub	sp, #12
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001d06:	bf00      	nop
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bc80      	pop	{r7}
 8001d0e:	4770      	bx	lr

08001d10 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001d18:	bf00      	nop
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bc80      	pop	{r7}
 8001d20:	4770      	bx	lr
	...

08001d24 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001d32:	2300      	movs	r3, #0
 8001d34:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d101      	bne.n	8001d44 <HAL_ADC_ConfigChannel+0x20>
 8001d40:	2302      	movs	r3, #2
 8001d42:	e0dc      	b.n	8001efe <HAL_ADC_ConfigChannel+0x1da>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2201      	movs	r2, #1
 8001d48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b06      	cmp	r3, #6
 8001d52:	d81c      	bhi.n	8001d8e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685a      	ldr	r2, [r3, #4]
 8001d5e:	4613      	mov	r3, r2
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	4413      	add	r3, r2
 8001d64:	3b05      	subs	r3, #5
 8001d66:	221f      	movs	r2, #31
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	43db      	mvns	r3, r3
 8001d6e:	4019      	ands	r1, r3
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	6818      	ldr	r0, [r3, #0]
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	685a      	ldr	r2, [r3, #4]
 8001d78:	4613      	mov	r3, r2
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	4413      	add	r3, r2
 8001d7e:	3b05      	subs	r3, #5
 8001d80:	fa00 f203 	lsl.w	r2, r0, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	635a      	str	r2, [r3, #52]	; 0x34
 8001d8c:	e03c      	b.n	8001e08 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	2b0c      	cmp	r3, #12
 8001d94:	d81c      	bhi.n	8001dd0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685a      	ldr	r2, [r3, #4]
 8001da0:	4613      	mov	r3, r2
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	4413      	add	r3, r2
 8001da6:	3b23      	subs	r3, #35	; 0x23
 8001da8:	221f      	movs	r2, #31
 8001daa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dae:	43db      	mvns	r3, r3
 8001db0:	4019      	ands	r1, r3
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	6818      	ldr	r0, [r3, #0]
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685a      	ldr	r2, [r3, #4]
 8001dba:	4613      	mov	r3, r2
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	4413      	add	r3, r2
 8001dc0:	3b23      	subs	r3, #35	; 0x23
 8001dc2:	fa00 f203 	lsl.w	r2, r0, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	430a      	orrs	r2, r1
 8001dcc:	631a      	str	r2, [r3, #48]	; 0x30
 8001dce:	e01b      	b.n	8001e08 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	685a      	ldr	r2, [r3, #4]
 8001dda:	4613      	mov	r3, r2
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	4413      	add	r3, r2
 8001de0:	3b41      	subs	r3, #65	; 0x41
 8001de2:	221f      	movs	r2, #31
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	43db      	mvns	r3, r3
 8001dea:	4019      	ands	r1, r3
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	6818      	ldr	r0, [r3, #0]
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685a      	ldr	r2, [r3, #4]
 8001df4:	4613      	mov	r3, r2
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	4413      	add	r3, r2
 8001dfa:	3b41      	subs	r3, #65	; 0x41
 8001dfc:	fa00 f203 	lsl.w	r2, r0, r3
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	430a      	orrs	r2, r1
 8001e06:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2b09      	cmp	r3, #9
 8001e0e:	d91c      	bls.n	8001e4a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	68d9      	ldr	r1, [r3, #12]
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	005b      	lsls	r3, r3, #1
 8001e1e:	4413      	add	r3, r2
 8001e20:	3b1e      	subs	r3, #30
 8001e22:	2207      	movs	r2, #7
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	43db      	mvns	r3, r3
 8001e2a:	4019      	ands	r1, r3
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	6898      	ldr	r0, [r3, #8]
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	4613      	mov	r3, r2
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	4413      	add	r3, r2
 8001e3a:	3b1e      	subs	r3, #30
 8001e3c:	fa00 f203 	lsl.w	r2, r0, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	430a      	orrs	r2, r1
 8001e46:	60da      	str	r2, [r3, #12]
 8001e48:	e019      	b.n	8001e7e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	6919      	ldr	r1, [r3, #16]
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	4613      	mov	r3, r2
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	4413      	add	r3, r2
 8001e5a:	2207      	movs	r2, #7
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	43db      	mvns	r3, r3
 8001e62:	4019      	ands	r1, r3
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	6898      	ldr	r0, [r3, #8]
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	4413      	add	r3, r2
 8001e72:	fa00 f203 	lsl.w	r2, r0, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	430a      	orrs	r2, r1
 8001e7c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2b10      	cmp	r3, #16
 8001e84:	d003      	beq.n	8001e8e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001e8a:	2b11      	cmp	r3, #17
 8001e8c:	d132      	bne.n	8001ef4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a1d      	ldr	r2, [pc, #116]	; (8001f08 <HAL_ADC_ConfigChannel+0x1e4>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d125      	bne.n	8001ee4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d126      	bne.n	8001ef4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	689a      	ldr	r2, [r3, #8]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001eb4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2b10      	cmp	r3, #16
 8001ebc:	d11a      	bne.n	8001ef4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001ebe:	4b13      	ldr	r3, [pc, #76]	; (8001f0c <HAL_ADC_ConfigChannel+0x1e8>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a13      	ldr	r2, [pc, #76]	; (8001f10 <HAL_ADC_ConfigChannel+0x1ec>)
 8001ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec8:	0c9a      	lsrs	r2, r3, #18
 8001eca:	4613      	mov	r3, r2
 8001ecc:	009b      	lsls	r3, r3, #2
 8001ece:	4413      	add	r3, r2
 8001ed0:	005b      	lsls	r3, r3, #1
 8001ed2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ed4:	e002      	b.n	8001edc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	3b01      	subs	r3, #1
 8001eda:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d1f9      	bne.n	8001ed6 <HAL_ADC_ConfigChannel+0x1b2>
 8001ee2:	e007      	b.n	8001ef4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ee8:	f043 0220 	orr.w	r2, r3, #32
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3714      	adds	r7, #20
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bc80      	pop	{r7}
 8001f06:	4770      	bx	lr
 8001f08:	40012400 	.word	0x40012400
 8001f0c:	20000000 	.word	0x20000000
 8001f10:	431bde83 	.word	0x431bde83

08001f14 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001f20:	2300      	movs	r3, #0
 8001f22:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	f003 0301 	and.w	r3, r3, #1
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d040      	beq.n	8001fb4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	689a      	ldr	r2, [r3, #8]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f042 0201 	orr.w	r2, r2, #1
 8001f40:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f42:	4b1f      	ldr	r3, [pc, #124]	; (8001fc0 <ADC_Enable+0xac>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a1f      	ldr	r2, [pc, #124]	; (8001fc4 <ADC_Enable+0xb0>)
 8001f48:	fba2 2303 	umull	r2, r3, r2, r3
 8001f4c:	0c9b      	lsrs	r3, r3, #18
 8001f4e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f50:	e002      	b.n	8001f58 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	3b01      	subs	r3, #1
 8001f56:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d1f9      	bne.n	8001f52 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f5e:	f7ff fb49 	bl	80015f4 <HAL_GetTick>
 8001f62:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001f64:	e01f      	b.n	8001fa6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001f66:	f7ff fb45 	bl	80015f4 <HAL_GetTick>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	2b02      	cmp	r3, #2
 8001f72:	d918      	bls.n	8001fa6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d011      	beq.n	8001fa6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f86:	f043 0210 	orr.w	r2, r3, #16
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f92:	f043 0201 	orr.w	r2, r3, #1
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e007      	b.n	8001fb6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	f003 0301 	and.w	r3, r3, #1
 8001fb0:	2b01      	cmp	r3, #1
 8001fb2:	d1d8      	bne.n	8001f66 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	20000000 	.word	0x20000000
 8001fc4:	431bde83 	.word	0x431bde83

08001fc8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d12e      	bne.n	8002040 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	689a      	ldr	r2, [r3, #8]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f022 0201 	bic.w	r2, r2, #1
 8001ff0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001ff2:	f7ff faff 	bl	80015f4 <HAL_GetTick>
 8001ff6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001ff8:	e01b      	b.n	8002032 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001ffa:	f7ff fafb 	bl	80015f4 <HAL_GetTick>
 8001ffe:	4602      	mov	r2, r0
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	1ad3      	subs	r3, r2, r3
 8002004:	2b02      	cmp	r3, #2
 8002006:	d914      	bls.n	8002032 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	2b01      	cmp	r3, #1
 8002014:	d10d      	bne.n	8002032 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800201a:	f043 0210 	orr.w	r2, r3, #16
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002026:	f043 0201 	orr.w	r2, r3, #1
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e007      	b.n	8002042 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	f003 0301 	and.w	r3, r3, #1
 800203c:	2b01      	cmp	r3, #1
 800203e:	d0dc      	beq.n	8001ffa <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002040:	2300      	movs	r3, #0
}
 8002042:	4618      	mov	r0, r3
 8002044:	3710      	adds	r7, #16
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
	...

0800204c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800204c:	b590      	push	{r4, r7, lr}
 800204e:	b087      	sub	sp, #28
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002054:	2300      	movs	r3, #0
 8002056:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002058:	2300      	movs	r3, #0
 800205a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002062:	2b01      	cmp	r3, #1
 8002064:	d101      	bne.n	800206a <HAL_ADCEx_Calibration_Start+0x1e>
 8002066:	2302      	movs	r3, #2
 8002068:	e097      	b.n	800219a <HAL_ADCEx_Calibration_Start+0x14e>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2201      	movs	r2, #1
 800206e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f7ff ffa8 	bl	8001fc8 <ADC_ConversionStop_Disable>
 8002078:	4603      	mov	r3, r0
 800207a:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f7ff ff49 	bl	8001f14 <ADC_Enable>
 8002082:	4603      	mov	r3, r0
 8002084:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8002086:	7dfb      	ldrb	r3, [r7, #23]
 8002088:	2b00      	cmp	r3, #0
 800208a:	f040 8081 	bne.w	8002190 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002092:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002096:	f023 0302 	bic.w	r3, r3, #2
 800209a:	f043 0202 	orr.w	r2, r3, #2
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80020a2:	4b40      	ldr	r3, [pc, #256]	; (80021a4 <HAL_ADCEx_Calibration_Start+0x158>)
 80020a4:	681c      	ldr	r4, [r3, #0]
 80020a6:	2002      	movs	r0, #2
 80020a8:	f001 fcb6 	bl	8003a18 <HAL_RCCEx_GetPeriphCLKFreq>
 80020ac:	4603      	mov	r3, r0
 80020ae:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80020b2:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80020b4:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80020b6:	e002      	b.n	80020be <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	3b01      	subs	r3, #1
 80020bc:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d1f9      	bne.n	80020b8 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	689a      	ldr	r2, [r3, #8]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f042 0208 	orr.w	r2, r2, #8
 80020d2:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80020d4:	f7ff fa8e 	bl	80015f4 <HAL_GetTick>
 80020d8:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80020da:	e01b      	b.n	8002114 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80020dc:	f7ff fa8a 	bl	80015f4 <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	2b0a      	cmp	r3, #10
 80020e8:	d914      	bls.n	8002114 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	f003 0308 	and.w	r3, r3, #8
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d00d      	beq.n	8002114 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020fc:	f023 0312 	bic.w	r3, r3, #18
 8002100:	f043 0210 	orr.w	r2, r3, #16
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e042      	b.n	800219a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f003 0308 	and.w	r3, r3, #8
 800211e:	2b00      	cmp	r3, #0
 8002120:	d1dc      	bne.n	80020dc <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	689a      	ldr	r2, [r3, #8]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f042 0204 	orr.w	r2, r2, #4
 8002130:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002132:	f7ff fa5f 	bl	80015f4 <HAL_GetTick>
 8002136:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002138:	e01b      	b.n	8002172 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800213a:	f7ff fa5b 	bl	80015f4 <HAL_GetTick>
 800213e:	4602      	mov	r2, r0
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	2b0a      	cmp	r3, #10
 8002146:	d914      	bls.n	8002172 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	f003 0304 	and.w	r3, r3, #4
 8002152:	2b00      	cmp	r3, #0
 8002154:	d00d      	beq.n	8002172 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800215a:	f023 0312 	bic.w	r3, r3, #18
 800215e:	f043 0210 	orr.w	r2, r3, #16
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2200      	movs	r2, #0
 800216a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e013      	b.n	800219a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f003 0304 	and.w	r3, r3, #4
 800217c:	2b00      	cmp	r3, #0
 800217e:	d1dc      	bne.n	800213a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002184:	f023 0303 	bic.w	r3, r3, #3
 8002188:	f043 0201 	orr.w	r2, r3, #1
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002198:	7dfb      	ldrb	r3, [r7, #23]
}
 800219a:	4618      	mov	r0, r3
 800219c:	371c      	adds	r7, #28
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd90      	pop	{r4, r7, pc}
 80021a2:	bf00      	nop
 80021a4:	20000000 	.word	0x20000000

080021a8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80021b0:	bf00      	nop
 80021b2:	370c      	adds	r7, #12
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bc80      	pop	{r7}
 80021b8:	4770      	bx	lr
	...

080021bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021bc:	b480      	push	{r7}
 80021be:	b085      	sub	sp, #20
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f003 0307 	and.w	r3, r3, #7
 80021ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021cc:	4b0c      	ldr	r3, [pc, #48]	; (8002200 <__NVIC_SetPriorityGrouping+0x44>)
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021d2:	68ba      	ldr	r2, [r7, #8]
 80021d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021d8:	4013      	ands	r3, r2
 80021da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021ee:	4a04      	ldr	r2, [pc, #16]	; (8002200 <__NVIC_SetPriorityGrouping+0x44>)
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	60d3      	str	r3, [r2, #12]
}
 80021f4:	bf00      	nop
 80021f6:	3714      	adds	r7, #20
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bc80      	pop	{r7}
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	e000ed00 	.word	0xe000ed00

08002204 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002208:	4b04      	ldr	r3, [pc, #16]	; (800221c <__NVIC_GetPriorityGrouping+0x18>)
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	0a1b      	lsrs	r3, r3, #8
 800220e:	f003 0307 	and.w	r3, r3, #7
}
 8002212:	4618      	mov	r0, r3
 8002214:	46bd      	mov	sp, r7
 8002216:	bc80      	pop	{r7}
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	e000ed00 	.word	0xe000ed00

08002220 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	4603      	mov	r3, r0
 8002228:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800222a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222e:	2b00      	cmp	r3, #0
 8002230:	db0b      	blt.n	800224a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002232:	79fb      	ldrb	r3, [r7, #7]
 8002234:	f003 021f 	and.w	r2, r3, #31
 8002238:	4906      	ldr	r1, [pc, #24]	; (8002254 <__NVIC_EnableIRQ+0x34>)
 800223a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223e:	095b      	lsrs	r3, r3, #5
 8002240:	2001      	movs	r0, #1
 8002242:	fa00 f202 	lsl.w	r2, r0, r2
 8002246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800224a:	bf00      	nop
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	bc80      	pop	{r7}
 8002252:	4770      	bx	lr
 8002254:	e000e100 	.word	0xe000e100

08002258 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	6039      	str	r1, [r7, #0]
 8002262:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002268:	2b00      	cmp	r3, #0
 800226a:	db0a      	blt.n	8002282 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	b2da      	uxtb	r2, r3
 8002270:	490c      	ldr	r1, [pc, #48]	; (80022a4 <__NVIC_SetPriority+0x4c>)
 8002272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002276:	0112      	lsls	r2, r2, #4
 8002278:	b2d2      	uxtb	r2, r2
 800227a:	440b      	add	r3, r1
 800227c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002280:	e00a      	b.n	8002298 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	b2da      	uxtb	r2, r3
 8002286:	4908      	ldr	r1, [pc, #32]	; (80022a8 <__NVIC_SetPriority+0x50>)
 8002288:	79fb      	ldrb	r3, [r7, #7]
 800228a:	f003 030f 	and.w	r3, r3, #15
 800228e:	3b04      	subs	r3, #4
 8002290:	0112      	lsls	r2, r2, #4
 8002292:	b2d2      	uxtb	r2, r2
 8002294:	440b      	add	r3, r1
 8002296:	761a      	strb	r2, [r3, #24]
}
 8002298:	bf00      	nop
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	bc80      	pop	{r7}
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	e000e100 	.word	0xe000e100
 80022a8:	e000ed00 	.word	0xe000ed00

080022ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b089      	sub	sp, #36	; 0x24
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	f003 0307 	and.w	r3, r3, #7
 80022be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	f1c3 0307 	rsb	r3, r3, #7
 80022c6:	2b04      	cmp	r3, #4
 80022c8:	bf28      	it	cs
 80022ca:	2304      	movcs	r3, #4
 80022cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	3304      	adds	r3, #4
 80022d2:	2b06      	cmp	r3, #6
 80022d4:	d902      	bls.n	80022dc <NVIC_EncodePriority+0x30>
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	3b03      	subs	r3, #3
 80022da:	e000      	b.n	80022de <NVIC_EncodePriority+0x32>
 80022dc:	2300      	movs	r3, #0
 80022de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022e0:	f04f 32ff 	mov.w	r2, #4294967295
 80022e4:	69bb      	ldr	r3, [r7, #24]
 80022e6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ea:	43da      	mvns	r2, r3
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	401a      	ands	r2, r3
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022f4:	f04f 31ff 	mov.w	r1, #4294967295
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	fa01 f303 	lsl.w	r3, r1, r3
 80022fe:	43d9      	mvns	r1, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002304:	4313      	orrs	r3, r2
         );
}
 8002306:	4618      	mov	r0, r3
 8002308:	3724      	adds	r7, #36	; 0x24
 800230a:	46bd      	mov	sp, r7
 800230c:	bc80      	pop	{r7}
 800230e:	4770      	bx	lr

08002310 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	3b01      	subs	r3, #1
 800231c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002320:	d301      	bcc.n	8002326 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002322:	2301      	movs	r3, #1
 8002324:	e00f      	b.n	8002346 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002326:	4a0a      	ldr	r2, [pc, #40]	; (8002350 <SysTick_Config+0x40>)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	3b01      	subs	r3, #1
 800232c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800232e:	210f      	movs	r1, #15
 8002330:	f04f 30ff 	mov.w	r0, #4294967295
 8002334:	f7ff ff90 	bl	8002258 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002338:	4b05      	ldr	r3, [pc, #20]	; (8002350 <SysTick_Config+0x40>)
 800233a:	2200      	movs	r2, #0
 800233c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800233e:	4b04      	ldr	r3, [pc, #16]	; (8002350 <SysTick_Config+0x40>)
 8002340:	2207      	movs	r2, #7
 8002342:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	3708      	adds	r7, #8
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	e000e010 	.word	0xe000e010

08002354 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f7ff ff2d 	bl	80021bc <__NVIC_SetPriorityGrouping>
}
 8002362:	bf00      	nop
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800236a:	b580      	push	{r7, lr}
 800236c:	b086      	sub	sp, #24
 800236e:	af00      	add	r7, sp, #0
 8002370:	4603      	mov	r3, r0
 8002372:	60b9      	str	r1, [r7, #8]
 8002374:	607a      	str	r2, [r7, #4]
 8002376:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002378:	2300      	movs	r3, #0
 800237a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800237c:	f7ff ff42 	bl	8002204 <__NVIC_GetPriorityGrouping>
 8002380:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	68b9      	ldr	r1, [r7, #8]
 8002386:	6978      	ldr	r0, [r7, #20]
 8002388:	f7ff ff90 	bl	80022ac <NVIC_EncodePriority>
 800238c:	4602      	mov	r2, r0
 800238e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002392:	4611      	mov	r1, r2
 8002394:	4618      	mov	r0, r3
 8002396:	f7ff ff5f 	bl	8002258 <__NVIC_SetPriority>
}
 800239a:	bf00      	nop
 800239c:	3718      	adds	r7, #24
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	b082      	sub	sp, #8
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	4603      	mov	r3, r0
 80023aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7ff ff35 	bl	8002220 <__NVIC_EnableIRQ>
}
 80023b6:	bf00      	nop
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}

080023be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	b082      	sub	sp, #8
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f7ff ffa2 	bl	8002310 <SysTick_Config>
 80023cc:	4603      	mov	r3, r0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
	...

080023d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023d8:	b480      	push	{r7}
 80023da:	b08b      	sub	sp, #44	; 0x2c
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
 80023e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023e2:	2300      	movs	r3, #0
 80023e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80023e6:	2300      	movs	r3, #0
 80023e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023ea:	e169      	b.n	80026c0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80023ec:	2201      	movs	r2, #1
 80023ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f0:	fa02 f303 	lsl.w	r3, r2, r3
 80023f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	69fa      	ldr	r2, [r7, #28]
 80023fc:	4013      	ands	r3, r2
 80023fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002400:	69ba      	ldr	r2, [r7, #24]
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	429a      	cmp	r2, r3
 8002406:	f040 8158 	bne.w	80026ba <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	4a9a      	ldr	r2, [pc, #616]	; (8002678 <HAL_GPIO_Init+0x2a0>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d05e      	beq.n	80024d2 <HAL_GPIO_Init+0xfa>
 8002414:	4a98      	ldr	r2, [pc, #608]	; (8002678 <HAL_GPIO_Init+0x2a0>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d875      	bhi.n	8002506 <HAL_GPIO_Init+0x12e>
 800241a:	4a98      	ldr	r2, [pc, #608]	; (800267c <HAL_GPIO_Init+0x2a4>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d058      	beq.n	80024d2 <HAL_GPIO_Init+0xfa>
 8002420:	4a96      	ldr	r2, [pc, #600]	; (800267c <HAL_GPIO_Init+0x2a4>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d86f      	bhi.n	8002506 <HAL_GPIO_Init+0x12e>
 8002426:	4a96      	ldr	r2, [pc, #600]	; (8002680 <HAL_GPIO_Init+0x2a8>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d052      	beq.n	80024d2 <HAL_GPIO_Init+0xfa>
 800242c:	4a94      	ldr	r2, [pc, #592]	; (8002680 <HAL_GPIO_Init+0x2a8>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d869      	bhi.n	8002506 <HAL_GPIO_Init+0x12e>
 8002432:	4a94      	ldr	r2, [pc, #592]	; (8002684 <HAL_GPIO_Init+0x2ac>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d04c      	beq.n	80024d2 <HAL_GPIO_Init+0xfa>
 8002438:	4a92      	ldr	r2, [pc, #584]	; (8002684 <HAL_GPIO_Init+0x2ac>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d863      	bhi.n	8002506 <HAL_GPIO_Init+0x12e>
 800243e:	4a92      	ldr	r2, [pc, #584]	; (8002688 <HAL_GPIO_Init+0x2b0>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d046      	beq.n	80024d2 <HAL_GPIO_Init+0xfa>
 8002444:	4a90      	ldr	r2, [pc, #576]	; (8002688 <HAL_GPIO_Init+0x2b0>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d85d      	bhi.n	8002506 <HAL_GPIO_Init+0x12e>
 800244a:	2b12      	cmp	r3, #18
 800244c:	d82a      	bhi.n	80024a4 <HAL_GPIO_Init+0xcc>
 800244e:	2b12      	cmp	r3, #18
 8002450:	d859      	bhi.n	8002506 <HAL_GPIO_Init+0x12e>
 8002452:	a201      	add	r2, pc, #4	; (adr r2, 8002458 <HAL_GPIO_Init+0x80>)
 8002454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002458:	080024d3 	.word	0x080024d3
 800245c:	080024ad 	.word	0x080024ad
 8002460:	080024bf 	.word	0x080024bf
 8002464:	08002501 	.word	0x08002501
 8002468:	08002507 	.word	0x08002507
 800246c:	08002507 	.word	0x08002507
 8002470:	08002507 	.word	0x08002507
 8002474:	08002507 	.word	0x08002507
 8002478:	08002507 	.word	0x08002507
 800247c:	08002507 	.word	0x08002507
 8002480:	08002507 	.word	0x08002507
 8002484:	08002507 	.word	0x08002507
 8002488:	08002507 	.word	0x08002507
 800248c:	08002507 	.word	0x08002507
 8002490:	08002507 	.word	0x08002507
 8002494:	08002507 	.word	0x08002507
 8002498:	08002507 	.word	0x08002507
 800249c:	080024b5 	.word	0x080024b5
 80024a0:	080024c9 	.word	0x080024c9
 80024a4:	4a79      	ldr	r2, [pc, #484]	; (800268c <HAL_GPIO_Init+0x2b4>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d013      	beq.n	80024d2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80024aa:	e02c      	b.n	8002506 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	623b      	str	r3, [r7, #32]
          break;
 80024b2:	e029      	b.n	8002508 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	3304      	adds	r3, #4
 80024ba:	623b      	str	r3, [r7, #32]
          break;
 80024bc:	e024      	b.n	8002508 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	3308      	adds	r3, #8
 80024c4:	623b      	str	r3, [r7, #32]
          break;
 80024c6:	e01f      	b.n	8002508 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	330c      	adds	r3, #12
 80024ce:	623b      	str	r3, [r7, #32]
          break;
 80024d0:	e01a      	b.n	8002508 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d102      	bne.n	80024e0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80024da:	2304      	movs	r3, #4
 80024dc:	623b      	str	r3, [r7, #32]
          break;
 80024de:	e013      	b.n	8002508 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d105      	bne.n	80024f4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024e8:	2308      	movs	r3, #8
 80024ea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	69fa      	ldr	r2, [r7, #28]
 80024f0:	611a      	str	r2, [r3, #16]
          break;
 80024f2:	e009      	b.n	8002508 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024f4:	2308      	movs	r3, #8
 80024f6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	69fa      	ldr	r2, [r7, #28]
 80024fc:	615a      	str	r2, [r3, #20]
          break;
 80024fe:	e003      	b.n	8002508 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002500:	2300      	movs	r3, #0
 8002502:	623b      	str	r3, [r7, #32]
          break;
 8002504:	e000      	b.n	8002508 <HAL_GPIO_Init+0x130>
          break;
 8002506:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	2bff      	cmp	r3, #255	; 0xff
 800250c:	d801      	bhi.n	8002512 <HAL_GPIO_Init+0x13a>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	e001      	b.n	8002516 <HAL_GPIO_Init+0x13e>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	3304      	adds	r3, #4
 8002516:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	2bff      	cmp	r3, #255	; 0xff
 800251c:	d802      	bhi.n	8002524 <HAL_GPIO_Init+0x14c>
 800251e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	e002      	b.n	800252a <HAL_GPIO_Init+0x152>
 8002524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002526:	3b08      	subs	r3, #8
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	210f      	movs	r1, #15
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	fa01 f303 	lsl.w	r3, r1, r3
 8002538:	43db      	mvns	r3, r3
 800253a:	401a      	ands	r2, r3
 800253c:	6a39      	ldr	r1, [r7, #32]
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	fa01 f303 	lsl.w	r3, r1, r3
 8002544:	431a      	orrs	r2, r3
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002552:	2b00      	cmp	r3, #0
 8002554:	f000 80b1 	beq.w	80026ba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002558:	4b4d      	ldr	r3, [pc, #308]	; (8002690 <HAL_GPIO_Init+0x2b8>)
 800255a:	699b      	ldr	r3, [r3, #24]
 800255c:	4a4c      	ldr	r2, [pc, #304]	; (8002690 <HAL_GPIO_Init+0x2b8>)
 800255e:	f043 0301 	orr.w	r3, r3, #1
 8002562:	6193      	str	r3, [r2, #24]
 8002564:	4b4a      	ldr	r3, [pc, #296]	; (8002690 <HAL_GPIO_Init+0x2b8>)
 8002566:	699b      	ldr	r3, [r3, #24]
 8002568:	f003 0301 	and.w	r3, r3, #1
 800256c:	60bb      	str	r3, [r7, #8]
 800256e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002570:	4a48      	ldr	r2, [pc, #288]	; (8002694 <HAL_GPIO_Init+0x2bc>)
 8002572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002574:	089b      	lsrs	r3, r3, #2
 8002576:	3302      	adds	r3, #2
 8002578:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800257c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800257e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002580:	f003 0303 	and.w	r3, r3, #3
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	220f      	movs	r2, #15
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	43db      	mvns	r3, r3
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	4013      	ands	r3, r2
 8002592:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	4a40      	ldr	r2, [pc, #256]	; (8002698 <HAL_GPIO_Init+0x2c0>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d013      	beq.n	80025c4 <HAL_GPIO_Init+0x1ec>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	4a3f      	ldr	r2, [pc, #252]	; (800269c <HAL_GPIO_Init+0x2c4>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d00d      	beq.n	80025c0 <HAL_GPIO_Init+0x1e8>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	4a3e      	ldr	r2, [pc, #248]	; (80026a0 <HAL_GPIO_Init+0x2c8>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d007      	beq.n	80025bc <HAL_GPIO_Init+0x1e4>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	4a3d      	ldr	r2, [pc, #244]	; (80026a4 <HAL_GPIO_Init+0x2cc>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d101      	bne.n	80025b8 <HAL_GPIO_Init+0x1e0>
 80025b4:	2303      	movs	r3, #3
 80025b6:	e006      	b.n	80025c6 <HAL_GPIO_Init+0x1ee>
 80025b8:	2304      	movs	r3, #4
 80025ba:	e004      	b.n	80025c6 <HAL_GPIO_Init+0x1ee>
 80025bc:	2302      	movs	r3, #2
 80025be:	e002      	b.n	80025c6 <HAL_GPIO_Init+0x1ee>
 80025c0:	2301      	movs	r3, #1
 80025c2:	e000      	b.n	80025c6 <HAL_GPIO_Init+0x1ee>
 80025c4:	2300      	movs	r3, #0
 80025c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025c8:	f002 0203 	and.w	r2, r2, #3
 80025cc:	0092      	lsls	r2, r2, #2
 80025ce:	4093      	lsls	r3, r2
 80025d0:	68fa      	ldr	r2, [r7, #12]
 80025d2:	4313      	orrs	r3, r2
 80025d4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80025d6:	492f      	ldr	r1, [pc, #188]	; (8002694 <HAL_GPIO_Init+0x2bc>)
 80025d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025da:	089b      	lsrs	r3, r3, #2
 80025dc:	3302      	adds	r3, #2
 80025de:	68fa      	ldr	r2, [r7, #12]
 80025e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d006      	beq.n	80025fe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80025f0:	4b2d      	ldr	r3, [pc, #180]	; (80026a8 <HAL_GPIO_Init+0x2d0>)
 80025f2:	689a      	ldr	r2, [r3, #8]
 80025f4:	492c      	ldr	r1, [pc, #176]	; (80026a8 <HAL_GPIO_Init+0x2d0>)
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	608b      	str	r3, [r1, #8]
 80025fc:	e006      	b.n	800260c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80025fe:	4b2a      	ldr	r3, [pc, #168]	; (80026a8 <HAL_GPIO_Init+0x2d0>)
 8002600:	689a      	ldr	r2, [r3, #8]
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	43db      	mvns	r3, r3
 8002606:	4928      	ldr	r1, [pc, #160]	; (80026a8 <HAL_GPIO_Init+0x2d0>)
 8002608:	4013      	ands	r3, r2
 800260a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d006      	beq.n	8002626 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002618:	4b23      	ldr	r3, [pc, #140]	; (80026a8 <HAL_GPIO_Init+0x2d0>)
 800261a:	68da      	ldr	r2, [r3, #12]
 800261c:	4922      	ldr	r1, [pc, #136]	; (80026a8 <HAL_GPIO_Init+0x2d0>)
 800261e:	69bb      	ldr	r3, [r7, #24]
 8002620:	4313      	orrs	r3, r2
 8002622:	60cb      	str	r3, [r1, #12]
 8002624:	e006      	b.n	8002634 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002626:	4b20      	ldr	r3, [pc, #128]	; (80026a8 <HAL_GPIO_Init+0x2d0>)
 8002628:	68da      	ldr	r2, [r3, #12]
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	43db      	mvns	r3, r3
 800262e:	491e      	ldr	r1, [pc, #120]	; (80026a8 <HAL_GPIO_Init+0x2d0>)
 8002630:	4013      	ands	r3, r2
 8002632:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800263c:	2b00      	cmp	r3, #0
 800263e:	d006      	beq.n	800264e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002640:	4b19      	ldr	r3, [pc, #100]	; (80026a8 <HAL_GPIO_Init+0x2d0>)
 8002642:	685a      	ldr	r2, [r3, #4]
 8002644:	4918      	ldr	r1, [pc, #96]	; (80026a8 <HAL_GPIO_Init+0x2d0>)
 8002646:	69bb      	ldr	r3, [r7, #24]
 8002648:	4313      	orrs	r3, r2
 800264a:	604b      	str	r3, [r1, #4]
 800264c:	e006      	b.n	800265c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800264e:	4b16      	ldr	r3, [pc, #88]	; (80026a8 <HAL_GPIO_Init+0x2d0>)
 8002650:	685a      	ldr	r2, [r3, #4]
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	43db      	mvns	r3, r3
 8002656:	4914      	ldr	r1, [pc, #80]	; (80026a8 <HAL_GPIO_Init+0x2d0>)
 8002658:	4013      	ands	r3, r2
 800265a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d021      	beq.n	80026ac <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002668:	4b0f      	ldr	r3, [pc, #60]	; (80026a8 <HAL_GPIO_Init+0x2d0>)
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	490e      	ldr	r1, [pc, #56]	; (80026a8 <HAL_GPIO_Init+0x2d0>)
 800266e:	69bb      	ldr	r3, [r7, #24]
 8002670:	4313      	orrs	r3, r2
 8002672:	600b      	str	r3, [r1, #0]
 8002674:	e021      	b.n	80026ba <HAL_GPIO_Init+0x2e2>
 8002676:	bf00      	nop
 8002678:	10320000 	.word	0x10320000
 800267c:	10310000 	.word	0x10310000
 8002680:	10220000 	.word	0x10220000
 8002684:	10210000 	.word	0x10210000
 8002688:	10120000 	.word	0x10120000
 800268c:	10110000 	.word	0x10110000
 8002690:	40021000 	.word	0x40021000
 8002694:	40010000 	.word	0x40010000
 8002698:	40010800 	.word	0x40010800
 800269c:	40010c00 	.word	0x40010c00
 80026a0:	40011000 	.word	0x40011000
 80026a4:	40011400 	.word	0x40011400
 80026a8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80026ac:	4b0b      	ldr	r3, [pc, #44]	; (80026dc <HAL_GPIO_Init+0x304>)
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	43db      	mvns	r3, r3
 80026b4:	4909      	ldr	r1, [pc, #36]	; (80026dc <HAL_GPIO_Init+0x304>)
 80026b6:	4013      	ands	r3, r2
 80026b8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80026ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026bc:	3301      	adds	r3, #1
 80026be:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c6:	fa22 f303 	lsr.w	r3, r2, r3
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	f47f ae8e 	bne.w	80023ec <HAL_GPIO_Init+0x14>
  }
}
 80026d0:	bf00      	nop
 80026d2:	bf00      	nop
 80026d4:	372c      	adds	r7, #44	; 0x2c
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bc80      	pop	{r7}
 80026da:	4770      	bx	lr
 80026dc:	40010400 	.word	0x40010400

080026e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	460b      	mov	r3, r1
 80026ea:	807b      	strh	r3, [r7, #2]
 80026ec:	4613      	mov	r3, r2
 80026ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026f0:	787b      	ldrb	r3, [r7, #1]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d003      	beq.n	80026fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026f6:	887a      	ldrh	r2, [r7, #2]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80026fc:	e003      	b.n	8002706 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80026fe:	887b      	ldrh	r3, [r7, #2]
 8002700:	041a      	lsls	r2, r3, #16
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	611a      	str	r2, [r3, #16]
}
 8002706:	bf00      	nop
 8002708:	370c      	adds	r7, #12
 800270a:	46bd      	mov	sp, r7
 800270c:	bc80      	pop	{r7}
 800270e:	4770      	bx	lr

08002710 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	4603      	mov	r3, r0
 8002718:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800271a:	4b08      	ldr	r3, [pc, #32]	; (800273c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800271c:	695a      	ldr	r2, [r3, #20]
 800271e:	88fb      	ldrh	r3, [r7, #6]
 8002720:	4013      	ands	r3, r2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d006      	beq.n	8002734 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002726:	4a05      	ldr	r2, [pc, #20]	; (800273c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002728:	88fb      	ldrh	r3, [r7, #6]
 800272a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800272c:	88fb      	ldrh	r3, [r7, #6]
 800272e:	4618      	mov	r0, r3
 8002730:	f000 f806 	bl	8002740 <HAL_GPIO_EXTI_Callback>
  }
}
 8002734:	bf00      	nop
 8002736:	3708      	adds	r7, #8
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	40010400 	.word	0x40010400

08002740 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	4603      	mov	r3, r0
 8002748:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800274a:	bf00      	nop
 800274c:	370c      	adds	r7, #12
 800274e:	46bd      	mov	sp, r7
 8002750:	bc80      	pop	{r7}
 8002752:	4770      	bx	lr

08002754 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d101      	bne.n	8002766 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e12b      	b.n	80029be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800276c:	b2db      	uxtb	r3, r3
 800276e:	2b00      	cmp	r3, #0
 8002770:	d106      	bne.n	8002780 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7fe fd80 	bl	8001280 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2224      	movs	r2, #36	; 0x24
 8002784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f022 0201 	bic.w	r2, r2, #1
 8002796:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80027a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80027b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80027b8:	f001 f832 	bl	8003820 <HAL_RCC_GetPCLK1Freq>
 80027bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	4a81      	ldr	r2, [pc, #516]	; (80029c8 <HAL_I2C_Init+0x274>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d807      	bhi.n	80027d8 <HAL_I2C_Init+0x84>
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	4a80      	ldr	r2, [pc, #512]	; (80029cc <HAL_I2C_Init+0x278>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	bf94      	ite	ls
 80027d0:	2301      	movls	r3, #1
 80027d2:	2300      	movhi	r3, #0
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	e006      	b.n	80027e6 <HAL_I2C_Init+0x92>
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	4a7d      	ldr	r2, [pc, #500]	; (80029d0 <HAL_I2C_Init+0x27c>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	bf94      	ite	ls
 80027e0:	2301      	movls	r3, #1
 80027e2:	2300      	movhi	r3, #0
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e0e7      	b.n	80029be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	4a78      	ldr	r2, [pc, #480]	; (80029d4 <HAL_I2C_Init+0x280>)
 80027f2:	fba2 2303 	umull	r2, r3, r2, r3
 80027f6:	0c9b      	lsrs	r3, r3, #18
 80027f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	68ba      	ldr	r2, [r7, #8]
 800280a:	430a      	orrs	r2, r1
 800280c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	6a1b      	ldr	r3, [r3, #32]
 8002814:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	4a6a      	ldr	r2, [pc, #424]	; (80029c8 <HAL_I2C_Init+0x274>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d802      	bhi.n	8002828 <HAL_I2C_Init+0xd4>
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	3301      	adds	r3, #1
 8002826:	e009      	b.n	800283c <HAL_I2C_Init+0xe8>
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800282e:	fb02 f303 	mul.w	r3, r2, r3
 8002832:	4a69      	ldr	r2, [pc, #420]	; (80029d8 <HAL_I2C_Init+0x284>)
 8002834:	fba2 2303 	umull	r2, r3, r2, r3
 8002838:	099b      	lsrs	r3, r3, #6
 800283a:	3301      	adds	r3, #1
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	6812      	ldr	r2, [r2, #0]
 8002840:	430b      	orrs	r3, r1
 8002842:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	69db      	ldr	r3, [r3, #28]
 800284a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800284e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	495c      	ldr	r1, [pc, #368]	; (80029c8 <HAL_I2C_Init+0x274>)
 8002858:	428b      	cmp	r3, r1
 800285a:	d819      	bhi.n	8002890 <HAL_I2C_Init+0x13c>
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	1e59      	subs	r1, r3, #1
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	fbb1 f3f3 	udiv	r3, r1, r3
 800286a:	1c59      	adds	r1, r3, #1
 800286c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002870:	400b      	ands	r3, r1
 8002872:	2b00      	cmp	r3, #0
 8002874:	d00a      	beq.n	800288c <HAL_I2C_Init+0x138>
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	1e59      	subs	r1, r3, #1
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	005b      	lsls	r3, r3, #1
 8002880:	fbb1 f3f3 	udiv	r3, r1, r3
 8002884:	3301      	adds	r3, #1
 8002886:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800288a:	e051      	b.n	8002930 <HAL_I2C_Init+0x1dc>
 800288c:	2304      	movs	r3, #4
 800288e:	e04f      	b.n	8002930 <HAL_I2C_Init+0x1dc>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d111      	bne.n	80028bc <HAL_I2C_Init+0x168>
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	1e58      	subs	r0, r3, #1
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6859      	ldr	r1, [r3, #4]
 80028a0:	460b      	mov	r3, r1
 80028a2:	005b      	lsls	r3, r3, #1
 80028a4:	440b      	add	r3, r1
 80028a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80028aa:	3301      	adds	r3, #1
 80028ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	bf0c      	ite	eq
 80028b4:	2301      	moveq	r3, #1
 80028b6:	2300      	movne	r3, #0
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	e012      	b.n	80028e2 <HAL_I2C_Init+0x18e>
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	1e58      	subs	r0, r3, #1
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6859      	ldr	r1, [r3, #4]
 80028c4:	460b      	mov	r3, r1
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	440b      	add	r3, r1
 80028ca:	0099      	lsls	r1, r3, #2
 80028cc:	440b      	add	r3, r1
 80028ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80028d2:	3301      	adds	r3, #1
 80028d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028d8:	2b00      	cmp	r3, #0
 80028da:	bf0c      	ite	eq
 80028dc:	2301      	moveq	r3, #1
 80028de:	2300      	movne	r3, #0
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <HAL_I2C_Init+0x196>
 80028e6:	2301      	movs	r3, #1
 80028e8:	e022      	b.n	8002930 <HAL_I2C_Init+0x1dc>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d10e      	bne.n	8002910 <HAL_I2C_Init+0x1bc>
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	1e58      	subs	r0, r3, #1
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6859      	ldr	r1, [r3, #4]
 80028fa:	460b      	mov	r3, r1
 80028fc:	005b      	lsls	r3, r3, #1
 80028fe:	440b      	add	r3, r1
 8002900:	fbb0 f3f3 	udiv	r3, r0, r3
 8002904:	3301      	adds	r3, #1
 8002906:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800290a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800290e:	e00f      	b.n	8002930 <HAL_I2C_Init+0x1dc>
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	1e58      	subs	r0, r3, #1
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6859      	ldr	r1, [r3, #4]
 8002918:	460b      	mov	r3, r1
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	440b      	add	r3, r1
 800291e:	0099      	lsls	r1, r3, #2
 8002920:	440b      	add	r3, r1
 8002922:	fbb0 f3f3 	udiv	r3, r0, r3
 8002926:	3301      	adds	r3, #1
 8002928:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800292c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002930:	6879      	ldr	r1, [r7, #4]
 8002932:	6809      	ldr	r1, [r1, #0]
 8002934:	4313      	orrs	r3, r2
 8002936:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	69da      	ldr	r2, [r3, #28]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a1b      	ldr	r3, [r3, #32]
 800294a:	431a      	orrs	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	430a      	orrs	r2, r1
 8002952:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800295e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	6911      	ldr	r1, [r2, #16]
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	68d2      	ldr	r2, [r2, #12]
 800296a:	4311      	orrs	r1, r2
 800296c:	687a      	ldr	r2, [r7, #4]
 800296e:	6812      	ldr	r2, [r2, #0]
 8002970:	430b      	orrs	r3, r1
 8002972:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	695a      	ldr	r2, [r3, #20]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	431a      	orrs	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	430a      	orrs	r2, r1
 800298e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f042 0201 	orr.w	r2, r2, #1
 800299e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2200      	movs	r2, #0
 80029a4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2220      	movs	r2, #32
 80029aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80029bc:	2300      	movs	r3, #0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	000186a0 	.word	0x000186a0
 80029cc:	001e847f 	.word	0x001e847f
 80029d0:	003d08ff 	.word	0x003d08ff
 80029d4:	431bde83 	.word	0x431bde83
 80029d8:	10624dd3 	.word	0x10624dd3

080029dc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b088      	sub	sp, #32
 80029e0:	af02      	add	r7, sp, #8
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	607a      	str	r2, [r7, #4]
 80029e6:	461a      	mov	r2, r3
 80029e8:	460b      	mov	r3, r1
 80029ea:	817b      	strh	r3, [r7, #10]
 80029ec:	4613      	mov	r3, r2
 80029ee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80029f0:	f7fe fe00 	bl	80015f4 <HAL_GetTick>
 80029f4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b20      	cmp	r3, #32
 8002a00:	f040 80e0 	bne.w	8002bc4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	9300      	str	r3, [sp, #0]
 8002a08:	2319      	movs	r3, #25
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	4970      	ldr	r1, [pc, #448]	; (8002bd0 <HAL_I2C_Master_Transmit+0x1f4>)
 8002a0e:	68f8      	ldr	r0, [r7, #12]
 8002a10:	f000 f964 	bl	8002cdc <I2C_WaitOnFlagUntilTimeout>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002a1a:	2302      	movs	r3, #2
 8002a1c:	e0d3      	b.n	8002bc6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d101      	bne.n	8002a2c <HAL_I2C_Master_Transmit+0x50>
 8002a28:	2302      	movs	r3, #2
 8002a2a:	e0cc      	b.n	8002bc6 <HAL_I2C_Master_Transmit+0x1ea>
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d007      	beq.n	8002a52 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f042 0201 	orr.w	r2, r2, #1
 8002a50:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a60:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2221      	movs	r2, #33	; 0x21
 8002a66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2210      	movs	r2, #16
 8002a6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2200      	movs	r2, #0
 8002a76:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	687a      	ldr	r2, [r7, #4]
 8002a7c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	893a      	ldrh	r2, [r7, #8]
 8002a82:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a88:	b29a      	uxth	r2, r3
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	4a50      	ldr	r2, [pc, #320]	; (8002bd4 <HAL_I2C_Master_Transmit+0x1f8>)
 8002a92:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a94:	8979      	ldrh	r1, [r7, #10]
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	6a3a      	ldr	r2, [r7, #32]
 8002a9a:	68f8      	ldr	r0, [r7, #12]
 8002a9c:	f000 f89c 	bl	8002bd8 <I2C_MasterRequestWrite>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e08d      	b.n	8002bc6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002aaa:	2300      	movs	r3, #0
 8002aac:	613b      	str	r3, [r7, #16]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	695b      	ldr	r3, [r3, #20]
 8002ab4:	613b      	str	r3, [r7, #16]
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	699b      	ldr	r3, [r3, #24]
 8002abc:	613b      	str	r3, [r7, #16]
 8002abe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002ac0:	e066      	b.n	8002b90 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ac2:	697a      	ldr	r2, [r7, #20]
 8002ac4:	6a39      	ldr	r1, [r7, #32]
 8002ac6:	68f8      	ldr	r0, [r7, #12]
 8002ac8:	f000 fa22 	bl	8002f10 <I2C_WaitOnTXEFlagUntilTimeout>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d00d      	beq.n	8002aee <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad6:	2b04      	cmp	r3, #4
 8002ad8:	d107      	bne.n	8002aea <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ae8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e06b      	b.n	8002bc6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af2:	781a      	ldrb	r2, [r3, #0]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afe:	1c5a      	adds	r2, r3, #1
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	b29a      	uxth	r2, r3
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b16:	3b01      	subs	r3, #1
 8002b18:	b29a      	uxth	r2, r3
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	695b      	ldr	r3, [r3, #20]
 8002b24:	f003 0304 	and.w	r3, r3, #4
 8002b28:	2b04      	cmp	r3, #4
 8002b2a:	d11b      	bne.n	8002b64 <HAL_I2C_Master_Transmit+0x188>
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d017      	beq.n	8002b64 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b38:	781a      	ldrb	r2, [r3, #0]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b44:	1c5a      	adds	r2, r3, #1
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b4e:	b29b      	uxth	r3, r3
 8002b50:	3b01      	subs	r3, #1
 8002b52:	b29a      	uxth	r2, r3
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b5c:	3b01      	subs	r3, #1
 8002b5e:	b29a      	uxth	r2, r3
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b64:	697a      	ldr	r2, [r7, #20]
 8002b66:	6a39      	ldr	r1, [r7, #32]
 8002b68:	68f8      	ldr	r0, [r7, #12]
 8002b6a:	f000 fa19 	bl	8002fa0 <I2C_WaitOnBTFFlagUntilTimeout>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d00d      	beq.n	8002b90 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b78:	2b04      	cmp	r3, #4
 8002b7a:	d107      	bne.n	8002b8c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b8a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e01a      	b.n	8002bc6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d194      	bne.n	8002ac2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ba6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2220      	movs	r2, #32
 8002bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	e000      	b.n	8002bc6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002bc4:	2302      	movs	r3, #2
  }
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3718      	adds	r7, #24
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	00100002 	.word	0x00100002
 8002bd4:	ffff0000 	.word	0xffff0000

08002bd8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b088      	sub	sp, #32
 8002bdc:	af02      	add	r7, sp, #8
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	607a      	str	r2, [r7, #4]
 8002be2:	603b      	str	r3, [r7, #0]
 8002be4:	460b      	mov	r3, r1
 8002be6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	2b08      	cmp	r3, #8
 8002bf2:	d006      	beq.n	8002c02 <I2C_MasterRequestWrite+0x2a>
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d003      	beq.n	8002c02 <I2C_MasterRequestWrite+0x2a>
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002c00:	d108      	bne.n	8002c14 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c10:	601a      	str	r2, [r3, #0]
 8002c12:	e00b      	b.n	8002c2c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c18:	2b12      	cmp	r3, #18
 8002c1a:	d107      	bne.n	8002c2c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c2a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	9300      	str	r3, [sp, #0]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002c38:	68f8      	ldr	r0, [r7, #12]
 8002c3a:	f000 f84f 	bl	8002cdc <I2C_WaitOnFlagUntilTimeout>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d00d      	beq.n	8002c60 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c52:	d103      	bne.n	8002c5c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c5a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e035      	b.n	8002ccc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	691b      	ldr	r3, [r3, #16]
 8002c64:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c68:	d108      	bne.n	8002c7c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c6a:	897b      	ldrh	r3, [r7, #10]
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	461a      	mov	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002c78:	611a      	str	r2, [r3, #16]
 8002c7a:	e01b      	b.n	8002cb4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002c7c:	897b      	ldrh	r3, [r7, #10]
 8002c7e:	11db      	asrs	r3, r3, #7
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	f003 0306 	and.w	r3, r3, #6
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	f063 030f 	orn	r3, r3, #15
 8002c8c:	b2da      	uxtb	r2, r3
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	490e      	ldr	r1, [pc, #56]	; (8002cd4 <I2C_MasterRequestWrite+0xfc>)
 8002c9a:	68f8      	ldr	r0, [r7, #12]
 8002c9c:	f000 f898 	bl	8002dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d001      	beq.n	8002caa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e010      	b.n	8002ccc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002caa:	897b      	ldrh	r3, [r7, #10]
 8002cac:	b2da      	uxtb	r2, r3
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	4907      	ldr	r1, [pc, #28]	; (8002cd8 <I2C_MasterRequestWrite+0x100>)
 8002cba:	68f8      	ldr	r0, [r7, #12]
 8002cbc:	f000 f888 	bl	8002dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e000      	b.n	8002ccc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002cca:	2300      	movs	r3, #0
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3718      	adds	r7, #24
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	00010008 	.word	0x00010008
 8002cd8:	00010002 	.word	0x00010002

08002cdc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	603b      	str	r3, [r7, #0]
 8002ce8:	4613      	mov	r3, r2
 8002cea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cec:	e048      	b.n	8002d80 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cf4:	d044      	beq.n	8002d80 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cf6:	f7fe fc7d 	bl	80015f4 <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	683a      	ldr	r2, [r7, #0]
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d302      	bcc.n	8002d0c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d139      	bne.n	8002d80 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	0c1b      	lsrs	r3, r3, #16
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d10d      	bne.n	8002d32 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	695b      	ldr	r3, [r3, #20]
 8002d1c:	43da      	mvns	r2, r3
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	4013      	ands	r3, r2
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	bf0c      	ite	eq
 8002d28:	2301      	moveq	r3, #1
 8002d2a:	2300      	movne	r3, #0
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	461a      	mov	r2, r3
 8002d30:	e00c      	b.n	8002d4c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	699b      	ldr	r3, [r3, #24]
 8002d38:	43da      	mvns	r2, r3
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	bf0c      	ite	eq
 8002d44:	2301      	moveq	r3, #1
 8002d46:	2300      	movne	r3, #0
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	79fb      	ldrb	r3, [r7, #7]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d116      	bne.n	8002d80 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2200      	movs	r2, #0
 8002d56:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2220      	movs	r2, #32
 8002d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6c:	f043 0220 	orr.w	r2, r3, #32
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e023      	b.n	8002dc8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	0c1b      	lsrs	r3, r3, #16
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d10d      	bne.n	8002da6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	695b      	ldr	r3, [r3, #20]
 8002d90:	43da      	mvns	r2, r3
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	4013      	ands	r3, r2
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	bf0c      	ite	eq
 8002d9c:	2301      	moveq	r3, #1
 8002d9e:	2300      	movne	r3, #0
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	461a      	mov	r2, r3
 8002da4:	e00c      	b.n	8002dc0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	699b      	ldr	r3, [r3, #24]
 8002dac:	43da      	mvns	r2, r3
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	4013      	ands	r3, r2
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	bf0c      	ite	eq
 8002db8:	2301      	moveq	r3, #1
 8002dba:	2300      	movne	r3, #0
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	79fb      	ldrb	r3, [r7, #7]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d093      	beq.n	8002cee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002dc6:	2300      	movs	r3, #0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3710      	adds	r7, #16
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b084      	sub	sp, #16
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	60f8      	str	r0, [r7, #12]
 8002dd8:	60b9      	str	r1, [r7, #8]
 8002dda:	607a      	str	r2, [r7, #4]
 8002ddc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002dde:	e071      	b.n	8002ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	695b      	ldr	r3, [r3, #20]
 8002de6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dee:	d123      	bne.n	8002e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dfe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e08:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2220      	movs	r2, #32
 8002e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e24:	f043 0204 	orr.w	r2, r3, #4
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e067      	b.n	8002f08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e3e:	d041      	beq.n	8002ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e40:	f7fe fbd8 	bl	80015f4 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d302      	bcc.n	8002e56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d136      	bne.n	8002ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	0c1b      	lsrs	r3, r3, #16
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d10c      	bne.n	8002e7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	695b      	ldr	r3, [r3, #20]
 8002e66:	43da      	mvns	r2, r3
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	bf14      	ite	ne
 8002e72:	2301      	movne	r3, #1
 8002e74:	2300      	moveq	r3, #0
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	e00b      	b.n	8002e92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	699b      	ldr	r3, [r3, #24]
 8002e80:	43da      	mvns	r2, r3
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	4013      	ands	r3, r2
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	bf14      	ite	ne
 8002e8c:	2301      	movne	r3, #1
 8002e8e:	2300      	moveq	r3, #0
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d016      	beq.n	8002ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2220      	movs	r2, #32
 8002ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb0:	f043 0220 	orr.w	r2, r3, #32
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e021      	b.n	8002f08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	0c1b      	lsrs	r3, r3, #16
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d10c      	bne.n	8002ee8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	695b      	ldr	r3, [r3, #20]
 8002ed4:	43da      	mvns	r2, r3
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	4013      	ands	r3, r2
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	bf14      	ite	ne
 8002ee0:	2301      	movne	r3, #1
 8002ee2:	2300      	moveq	r3, #0
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	e00b      	b.n	8002f00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	699b      	ldr	r3, [r3, #24]
 8002eee:	43da      	mvns	r2, r3
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	b29b      	uxth	r3, r3
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	bf14      	ite	ne
 8002efa:	2301      	movne	r3, #1
 8002efc:	2300      	moveq	r3, #0
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	f47f af6d 	bne.w	8002de0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002f06:	2300      	movs	r3, #0
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3710      	adds	r7, #16
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	60b9      	str	r1, [r7, #8]
 8002f1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f1c:	e034      	b.n	8002f88 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f1e:	68f8      	ldr	r0, [r7, #12]
 8002f20:	f000 f886 	bl	8003030 <I2C_IsAcknowledgeFailed>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d001      	beq.n	8002f2e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e034      	b.n	8002f98 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f34:	d028      	beq.n	8002f88 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f36:	f7fe fb5d 	bl	80015f4 <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	68ba      	ldr	r2, [r7, #8]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d302      	bcc.n	8002f4c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d11d      	bne.n	8002f88 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f56:	2b80      	cmp	r3, #128	; 0x80
 8002f58:	d016      	beq.n	8002f88 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2220      	movs	r2, #32
 8002f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f74:	f043 0220 	orr.w	r2, r3, #32
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e007      	b.n	8002f98 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	695b      	ldr	r3, [r3, #20]
 8002f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f92:	2b80      	cmp	r3, #128	; 0x80
 8002f94:	d1c3      	bne.n	8002f1e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f96:	2300      	movs	r3, #0
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3710      	adds	r7, #16
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002fac:	e034      	b.n	8003018 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002fae:	68f8      	ldr	r0, [r7, #12]
 8002fb0:	f000 f83e 	bl	8003030 <I2C_IsAcknowledgeFailed>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d001      	beq.n	8002fbe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e034      	b.n	8003028 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fc4:	d028      	beq.n	8003018 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fc6:	f7fe fb15 	bl	80015f4 <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	68ba      	ldr	r2, [r7, #8]
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d302      	bcc.n	8002fdc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d11d      	bne.n	8003018 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	695b      	ldr	r3, [r3, #20]
 8002fe2:	f003 0304 	and.w	r3, r3, #4
 8002fe6:	2b04      	cmp	r3, #4
 8002fe8:	d016      	beq.n	8003018 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2220      	movs	r2, #32
 8002ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003004:	f043 0220 	orr.w	r2, r3, #32
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e007      	b.n	8003028 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	f003 0304 	and.w	r3, r3, #4
 8003022:	2b04      	cmp	r3, #4
 8003024:	d1c3      	bne.n	8002fae <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003026:	2300      	movs	r3, #0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3710      	adds	r7, #16
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003042:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003046:	d11b      	bne.n	8003080 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003050:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2220      	movs	r2, #32
 800305c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306c:	f043 0204 	orr.w	r2, r3, #4
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e000      	b.n	8003082 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	bc80      	pop	{r7}
 800308a:	4770      	bx	lr

0800308c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b086      	sub	sp, #24
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e272      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	f000 8087 	beq.w	80031ba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030ac:	4b92      	ldr	r3, [pc, #584]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f003 030c 	and.w	r3, r3, #12
 80030b4:	2b04      	cmp	r3, #4
 80030b6:	d00c      	beq.n	80030d2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030b8:	4b8f      	ldr	r3, [pc, #572]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f003 030c 	and.w	r3, r3, #12
 80030c0:	2b08      	cmp	r3, #8
 80030c2:	d112      	bne.n	80030ea <HAL_RCC_OscConfig+0x5e>
 80030c4:	4b8c      	ldr	r3, [pc, #560]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030d0:	d10b      	bne.n	80030ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030d2:	4b89      	ldr	r3, [pc, #548]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d06c      	beq.n	80031b8 <HAL_RCC_OscConfig+0x12c>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d168      	bne.n	80031b8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e24c      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030f2:	d106      	bne.n	8003102 <HAL_RCC_OscConfig+0x76>
 80030f4:	4b80      	ldr	r3, [pc, #512]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a7f      	ldr	r2, [pc, #508]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80030fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030fe:	6013      	str	r3, [r2, #0]
 8003100:	e02e      	b.n	8003160 <HAL_RCC_OscConfig+0xd4>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d10c      	bne.n	8003124 <HAL_RCC_OscConfig+0x98>
 800310a:	4b7b      	ldr	r3, [pc, #492]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a7a      	ldr	r2, [pc, #488]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003110:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003114:	6013      	str	r3, [r2, #0]
 8003116:	4b78      	ldr	r3, [pc, #480]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a77      	ldr	r2, [pc, #476]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800311c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003120:	6013      	str	r3, [r2, #0]
 8003122:	e01d      	b.n	8003160 <HAL_RCC_OscConfig+0xd4>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800312c:	d10c      	bne.n	8003148 <HAL_RCC_OscConfig+0xbc>
 800312e:	4b72      	ldr	r3, [pc, #456]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a71      	ldr	r2, [pc, #452]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003134:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003138:	6013      	str	r3, [r2, #0]
 800313a:	4b6f      	ldr	r3, [pc, #444]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a6e      	ldr	r2, [pc, #440]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003140:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003144:	6013      	str	r3, [r2, #0]
 8003146:	e00b      	b.n	8003160 <HAL_RCC_OscConfig+0xd4>
 8003148:	4b6b      	ldr	r3, [pc, #428]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a6a      	ldr	r2, [pc, #424]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800314e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003152:	6013      	str	r3, [r2, #0]
 8003154:	4b68      	ldr	r3, [pc, #416]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a67      	ldr	r2, [pc, #412]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800315a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800315e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d013      	beq.n	8003190 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003168:	f7fe fa44 	bl	80015f4 <HAL_GetTick>
 800316c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800316e:	e008      	b.n	8003182 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003170:	f7fe fa40 	bl	80015f4 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b64      	cmp	r3, #100	; 0x64
 800317c:	d901      	bls.n	8003182 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e200      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003182:	4b5d      	ldr	r3, [pc, #372]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d0f0      	beq.n	8003170 <HAL_RCC_OscConfig+0xe4>
 800318e:	e014      	b.n	80031ba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003190:	f7fe fa30 	bl	80015f4 <HAL_GetTick>
 8003194:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003196:	e008      	b.n	80031aa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003198:	f7fe fa2c 	bl	80015f4 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b64      	cmp	r3, #100	; 0x64
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e1ec      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031aa:	4b53      	ldr	r3, [pc, #332]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1f0      	bne.n	8003198 <HAL_RCC_OscConfig+0x10c>
 80031b6:	e000      	b.n	80031ba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d063      	beq.n	800328e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031c6:	4b4c      	ldr	r3, [pc, #304]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f003 030c 	and.w	r3, r3, #12
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d00b      	beq.n	80031ea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80031d2:	4b49      	ldr	r3, [pc, #292]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f003 030c 	and.w	r3, r3, #12
 80031da:	2b08      	cmp	r3, #8
 80031dc:	d11c      	bne.n	8003218 <HAL_RCC_OscConfig+0x18c>
 80031de:	4b46      	ldr	r3, [pc, #280]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d116      	bne.n	8003218 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031ea:	4b43      	ldr	r3, [pc, #268]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d005      	beq.n	8003202 <HAL_RCC_OscConfig+0x176>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d001      	beq.n	8003202 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e1c0      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003202:	4b3d      	ldr	r3, [pc, #244]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	00db      	lsls	r3, r3, #3
 8003210:	4939      	ldr	r1, [pc, #228]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003212:	4313      	orrs	r3, r2
 8003214:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003216:	e03a      	b.n	800328e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	691b      	ldr	r3, [r3, #16]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d020      	beq.n	8003262 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003220:	4b36      	ldr	r3, [pc, #216]	; (80032fc <HAL_RCC_OscConfig+0x270>)
 8003222:	2201      	movs	r2, #1
 8003224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003226:	f7fe f9e5 	bl	80015f4 <HAL_GetTick>
 800322a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800322c:	e008      	b.n	8003240 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800322e:	f7fe f9e1 	bl	80015f4 <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e1a1      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003240:	4b2d      	ldr	r3, [pc, #180]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	2b00      	cmp	r3, #0
 800324a:	d0f0      	beq.n	800322e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800324c:	4b2a      	ldr	r3, [pc, #168]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	695b      	ldr	r3, [r3, #20]
 8003258:	00db      	lsls	r3, r3, #3
 800325a:	4927      	ldr	r1, [pc, #156]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 800325c:	4313      	orrs	r3, r2
 800325e:	600b      	str	r3, [r1, #0]
 8003260:	e015      	b.n	800328e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003262:	4b26      	ldr	r3, [pc, #152]	; (80032fc <HAL_RCC_OscConfig+0x270>)
 8003264:	2200      	movs	r2, #0
 8003266:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003268:	f7fe f9c4 	bl	80015f4 <HAL_GetTick>
 800326c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003270:	f7fe f9c0 	bl	80015f4 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e180      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003282:	4b1d      	ldr	r3, [pc, #116]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d1f0      	bne.n	8003270 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0308 	and.w	r3, r3, #8
 8003296:	2b00      	cmp	r3, #0
 8003298:	d03a      	beq.n	8003310 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	699b      	ldr	r3, [r3, #24]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d019      	beq.n	80032d6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032a2:	4b17      	ldr	r3, [pc, #92]	; (8003300 <HAL_RCC_OscConfig+0x274>)
 80032a4:	2201      	movs	r2, #1
 80032a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032a8:	f7fe f9a4 	bl	80015f4 <HAL_GetTick>
 80032ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ae:	e008      	b.n	80032c2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032b0:	f7fe f9a0 	bl	80015f4 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e160      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032c2:	4b0d      	ldr	r3, [pc, #52]	; (80032f8 <HAL_RCC_OscConfig+0x26c>)
 80032c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c6:	f003 0302 	and.w	r3, r3, #2
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d0f0      	beq.n	80032b0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80032ce:	2001      	movs	r0, #1
 80032d0:	f000 face 	bl	8003870 <RCC_Delay>
 80032d4:	e01c      	b.n	8003310 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032d6:	4b0a      	ldr	r3, [pc, #40]	; (8003300 <HAL_RCC_OscConfig+0x274>)
 80032d8:	2200      	movs	r2, #0
 80032da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032dc:	f7fe f98a 	bl	80015f4 <HAL_GetTick>
 80032e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032e2:	e00f      	b.n	8003304 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032e4:	f7fe f986 	bl	80015f4 <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d908      	bls.n	8003304 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e146      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
 80032f6:	bf00      	nop
 80032f8:	40021000 	.word	0x40021000
 80032fc:	42420000 	.word	0x42420000
 8003300:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003304:	4b92      	ldr	r3, [pc, #584]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003308:	f003 0302 	and.w	r3, r3, #2
 800330c:	2b00      	cmp	r3, #0
 800330e:	d1e9      	bne.n	80032e4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0304 	and.w	r3, r3, #4
 8003318:	2b00      	cmp	r3, #0
 800331a:	f000 80a6 	beq.w	800346a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800331e:	2300      	movs	r3, #0
 8003320:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003322:	4b8b      	ldr	r3, [pc, #556]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003324:	69db      	ldr	r3, [r3, #28]
 8003326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d10d      	bne.n	800334a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800332e:	4b88      	ldr	r3, [pc, #544]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003330:	69db      	ldr	r3, [r3, #28]
 8003332:	4a87      	ldr	r2, [pc, #540]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003334:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003338:	61d3      	str	r3, [r2, #28]
 800333a:	4b85      	ldr	r3, [pc, #532]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 800333c:	69db      	ldr	r3, [r3, #28]
 800333e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003342:	60bb      	str	r3, [r7, #8]
 8003344:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003346:	2301      	movs	r3, #1
 8003348:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800334a:	4b82      	ldr	r3, [pc, #520]	; (8003554 <HAL_RCC_OscConfig+0x4c8>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003352:	2b00      	cmp	r3, #0
 8003354:	d118      	bne.n	8003388 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003356:	4b7f      	ldr	r3, [pc, #508]	; (8003554 <HAL_RCC_OscConfig+0x4c8>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a7e      	ldr	r2, [pc, #504]	; (8003554 <HAL_RCC_OscConfig+0x4c8>)
 800335c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003360:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003362:	f7fe f947 	bl	80015f4 <HAL_GetTick>
 8003366:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003368:	e008      	b.n	800337c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800336a:	f7fe f943 	bl	80015f4 <HAL_GetTick>
 800336e:	4602      	mov	r2, r0
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	2b64      	cmp	r3, #100	; 0x64
 8003376:	d901      	bls.n	800337c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003378:	2303      	movs	r3, #3
 800337a:	e103      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800337c:	4b75      	ldr	r3, [pc, #468]	; (8003554 <HAL_RCC_OscConfig+0x4c8>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003384:	2b00      	cmp	r3, #0
 8003386:	d0f0      	beq.n	800336a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	2b01      	cmp	r3, #1
 800338e:	d106      	bne.n	800339e <HAL_RCC_OscConfig+0x312>
 8003390:	4b6f      	ldr	r3, [pc, #444]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003392:	6a1b      	ldr	r3, [r3, #32]
 8003394:	4a6e      	ldr	r2, [pc, #440]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003396:	f043 0301 	orr.w	r3, r3, #1
 800339a:	6213      	str	r3, [r2, #32]
 800339c:	e02d      	b.n	80033fa <HAL_RCC_OscConfig+0x36e>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d10c      	bne.n	80033c0 <HAL_RCC_OscConfig+0x334>
 80033a6:	4b6a      	ldr	r3, [pc, #424]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	4a69      	ldr	r2, [pc, #420]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033ac:	f023 0301 	bic.w	r3, r3, #1
 80033b0:	6213      	str	r3, [r2, #32]
 80033b2:	4b67      	ldr	r3, [pc, #412]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033b4:	6a1b      	ldr	r3, [r3, #32]
 80033b6:	4a66      	ldr	r2, [pc, #408]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033b8:	f023 0304 	bic.w	r3, r3, #4
 80033bc:	6213      	str	r3, [r2, #32]
 80033be:	e01c      	b.n	80033fa <HAL_RCC_OscConfig+0x36e>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	2b05      	cmp	r3, #5
 80033c6:	d10c      	bne.n	80033e2 <HAL_RCC_OscConfig+0x356>
 80033c8:	4b61      	ldr	r3, [pc, #388]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033ca:	6a1b      	ldr	r3, [r3, #32]
 80033cc:	4a60      	ldr	r2, [pc, #384]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033ce:	f043 0304 	orr.w	r3, r3, #4
 80033d2:	6213      	str	r3, [r2, #32]
 80033d4:	4b5e      	ldr	r3, [pc, #376]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	4a5d      	ldr	r2, [pc, #372]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033da:	f043 0301 	orr.w	r3, r3, #1
 80033de:	6213      	str	r3, [r2, #32]
 80033e0:	e00b      	b.n	80033fa <HAL_RCC_OscConfig+0x36e>
 80033e2:	4b5b      	ldr	r3, [pc, #364]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033e4:	6a1b      	ldr	r3, [r3, #32]
 80033e6:	4a5a      	ldr	r2, [pc, #360]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033e8:	f023 0301 	bic.w	r3, r3, #1
 80033ec:	6213      	str	r3, [r2, #32]
 80033ee:	4b58      	ldr	r3, [pc, #352]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	4a57      	ldr	r2, [pc, #348]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80033f4:	f023 0304 	bic.w	r3, r3, #4
 80033f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d015      	beq.n	800342e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003402:	f7fe f8f7 	bl	80015f4 <HAL_GetTick>
 8003406:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003408:	e00a      	b.n	8003420 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800340a:	f7fe f8f3 	bl	80015f4 <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	f241 3288 	movw	r2, #5000	; 0x1388
 8003418:	4293      	cmp	r3, r2
 800341a:	d901      	bls.n	8003420 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800341c:	2303      	movs	r3, #3
 800341e:	e0b1      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003420:	4b4b      	ldr	r3, [pc, #300]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003422:	6a1b      	ldr	r3, [r3, #32]
 8003424:	f003 0302 	and.w	r3, r3, #2
 8003428:	2b00      	cmp	r3, #0
 800342a:	d0ee      	beq.n	800340a <HAL_RCC_OscConfig+0x37e>
 800342c:	e014      	b.n	8003458 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800342e:	f7fe f8e1 	bl	80015f4 <HAL_GetTick>
 8003432:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003434:	e00a      	b.n	800344c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003436:	f7fe f8dd 	bl	80015f4 <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	f241 3288 	movw	r2, #5000	; 0x1388
 8003444:	4293      	cmp	r3, r2
 8003446:	d901      	bls.n	800344c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e09b      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800344c:	4b40      	ldr	r3, [pc, #256]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 800344e:	6a1b      	ldr	r3, [r3, #32]
 8003450:	f003 0302 	and.w	r3, r3, #2
 8003454:	2b00      	cmp	r3, #0
 8003456:	d1ee      	bne.n	8003436 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003458:	7dfb      	ldrb	r3, [r7, #23]
 800345a:	2b01      	cmp	r3, #1
 800345c:	d105      	bne.n	800346a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800345e:	4b3c      	ldr	r3, [pc, #240]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003460:	69db      	ldr	r3, [r3, #28]
 8003462:	4a3b      	ldr	r2, [pc, #236]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003464:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003468:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	69db      	ldr	r3, [r3, #28]
 800346e:	2b00      	cmp	r3, #0
 8003470:	f000 8087 	beq.w	8003582 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003474:	4b36      	ldr	r3, [pc, #216]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f003 030c 	and.w	r3, r3, #12
 800347c:	2b08      	cmp	r3, #8
 800347e:	d061      	beq.n	8003544 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	69db      	ldr	r3, [r3, #28]
 8003484:	2b02      	cmp	r3, #2
 8003486:	d146      	bne.n	8003516 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003488:	4b33      	ldr	r3, [pc, #204]	; (8003558 <HAL_RCC_OscConfig+0x4cc>)
 800348a:	2200      	movs	r2, #0
 800348c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800348e:	f7fe f8b1 	bl	80015f4 <HAL_GetTick>
 8003492:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003494:	e008      	b.n	80034a8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003496:	f7fe f8ad 	bl	80015f4 <HAL_GetTick>
 800349a:	4602      	mov	r2, r0
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d901      	bls.n	80034a8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e06d      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034a8:	4b29      	ldr	r3, [pc, #164]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d1f0      	bne.n	8003496 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a1b      	ldr	r3, [r3, #32]
 80034b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034bc:	d108      	bne.n	80034d0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034be:	4b24      	ldr	r3, [pc, #144]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	4921      	ldr	r1, [pc, #132]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034d0:	4b1f      	ldr	r3, [pc, #124]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a19      	ldr	r1, [r3, #32]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e0:	430b      	orrs	r3, r1
 80034e2:	491b      	ldr	r1, [pc, #108]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034e8:	4b1b      	ldr	r3, [pc, #108]	; (8003558 <HAL_RCC_OscConfig+0x4cc>)
 80034ea:	2201      	movs	r2, #1
 80034ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ee:	f7fe f881 	bl	80015f4 <HAL_GetTick>
 80034f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034f4:	e008      	b.n	8003508 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034f6:	f7fe f87d 	bl	80015f4 <HAL_GetTick>
 80034fa:	4602      	mov	r2, r0
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	2b02      	cmp	r3, #2
 8003502:	d901      	bls.n	8003508 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003504:	2303      	movs	r3, #3
 8003506:	e03d      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003508:	4b11      	ldr	r3, [pc, #68]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d0f0      	beq.n	80034f6 <HAL_RCC_OscConfig+0x46a>
 8003514:	e035      	b.n	8003582 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003516:	4b10      	ldr	r3, [pc, #64]	; (8003558 <HAL_RCC_OscConfig+0x4cc>)
 8003518:	2200      	movs	r2, #0
 800351a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351c:	f7fe f86a 	bl	80015f4 <HAL_GetTick>
 8003520:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003522:	e008      	b.n	8003536 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003524:	f7fe f866 	bl	80015f4 <HAL_GetTick>
 8003528:	4602      	mov	r2, r0
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	2b02      	cmp	r3, #2
 8003530:	d901      	bls.n	8003536 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e026      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003536:	4b06      	ldr	r3, [pc, #24]	; (8003550 <HAL_RCC_OscConfig+0x4c4>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1f0      	bne.n	8003524 <HAL_RCC_OscConfig+0x498>
 8003542:	e01e      	b.n	8003582 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	69db      	ldr	r3, [r3, #28]
 8003548:	2b01      	cmp	r3, #1
 800354a:	d107      	bne.n	800355c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e019      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
 8003550:	40021000 	.word	0x40021000
 8003554:	40007000 	.word	0x40007000
 8003558:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800355c:	4b0b      	ldr	r3, [pc, #44]	; (800358c <HAL_RCC_OscConfig+0x500>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	429a      	cmp	r2, r3
 800356e:	d106      	bne.n	800357e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800357a:	429a      	cmp	r2, r3
 800357c:	d001      	beq.n	8003582 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e000      	b.n	8003584 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003582:	2300      	movs	r3, #0
}
 8003584:	4618      	mov	r0, r3
 8003586:	3718      	adds	r7, #24
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	40021000 	.word	0x40021000

08003590 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 8003598:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d101      	bne.n	80035a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e0d0      	b.n	8003746 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035a4:	4b6a      	ldr	r3, [pc, #424]	; (8003750 <HAL_RCC_ClockConfig+0x1c0>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0307 	and.w	r3, r3, #7
 80035ac:	683a      	ldr	r2, [r7, #0]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d910      	bls.n	80035d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035b2:	4b67      	ldr	r3, [pc, #412]	; (8003750 <HAL_RCC_ClockConfig+0x1c0>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f023 0207 	bic.w	r2, r3, #7
 80035ba:	4965      	ldr	r1, [pc, #404]	; (8003750 <HAL_RCC_ClockConfig+0x1c0>)
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	4313      	orrs	r3, r2
 80035c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035c2:	4b63      	ldr	r3, [pc, #396]	; (8003750 <HAL_RCC_ClockConfig+0x1c0>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0307 	and.w	r3, r3, #7
 80035ca:	683a      	ldr	r2, [r7, #0]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d001      	beq.n	80035d4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e0b8      	b.n	8003746 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d020      	beq.n	8003622 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0304 	and.w	r3, r3, #4
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d005      	beq.n	80035f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035ec:	4b59      	ldr	r3, [pc, #356]	; (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	4a58      	ldr	r2, [pc, #352]	; (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 80035f2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80035f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0308 	and.w	r3, r3, #8
 8003600:	2b00      	cmp	r3, #0
 8003602:	d005      	beq.n	8003610 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003604:	4b53      	ldr	r3, [pc, #332]	; (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	4a52      	ldr	r2, [pc, #328]	; (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 800360a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800360e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003610:	4b50      	ldr	r3, [pc, #320]	; (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	494d      	ldr	r1, [pc, #308]	; (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 800361e:	4313      	orrs	r3, r2
 8003620:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	2b00      	cmp	r3, #0
 800362c:	d040      	beq.n	80036b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	2b01      	cmp	r3, #1
 8003634:	d107      	bne.n	8003646 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003636:	4b47      	ldr	r3, [pc, #284]	; (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d115      	bne.n	800366e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e07f      	b.n	8003746 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	2b02      	cmp	r3, #2
 800364c:	d107      	bne.n	800365e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800364e:	4b41      	ldr	r3, [pc, #260]	; (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d109      	bne.n	800366e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e073      	b.n	8003746 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800365e:	4b3d      	ldr	r3, [pc, #244]	; (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 0302 	and.w	r3, r3, #2
 8003666:	2b00      	cmp	r3, #0
 8003668:	d101      	bne.n	800366e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e06b      	b.n	8003746 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800366e:	4b39      	ldr	r3, [pc, #228]	; (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f023 0203 	bic.w	r2, r3, #3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	4936      	ldr	r1, [pc, #216]	; (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 800367c:	4313      	orrs	r3, r2
 800367e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003680:	f7fd ffb8 	bl	80015f4 <HAL_GetTick>
 8003684:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003686:	e00a      	b.n	800369e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003688:	f7fd ffb4 	bl	80015f4 <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	f241 3288 	movw	r2, #5000	; 0x1388
 8003696:	4293      	cmp	r3, r2
 8003698:	d901      	bls.n	800369e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e053      	b.n	8003746 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800369e:	4b2d      	ldr	r3, [pc, #180]	; (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f003 020c 	and.w	r2, r3, #12
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d1eb      	bne.n	8003688 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036b0:	4b27      	ldr	r3, [pc, #156]	; (8003750 <HAL_RCC_ClockConfig+0x1c0>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0307 	and.w	r3, r3, #7
 80036b8:	683a      	ldr	r2, [r7, #0]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d210      	bcs.n	80036e0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036be:	4b24      	ldr	r3, [pc, #144]	; (8003750 <HAL_RCC_ClockConfig+0x1c0>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f023 0207 	bic.w	r2, r3, #7
 80036c6:	4922      	ldr	r1, [pc, #136]	; (8003750 <HAL_RCC_ClockConfig+0x1c0>)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ce:	4b20      	ldr	r3, [pc, #128]	; (8003750 <HAL_RCC_ClockConfig+0x1c0>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0307 	and.w	r3, r3, #7
 80036d6:	683a      	ldr	r2, [r7, #0]
 80036d8:	429a      	cmp	r2, r3
 80036da:	d001      	beq.n	80036e0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e032      	b.n	8003746 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0304 	and.w	r3, r3, #4
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d008      	beq.n	80036fe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036ec:	4b19      	ldr	r3, [pc, #100]	; (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	4916      	ldr	r1, [pc, #88]	; (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0308 	and.w	r3, r3, #8
 8003706:	2b00      	cmp	r3, #0
 8003708:	d009      	beq.n	800371e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800370a:	4b12      	ldr	r3, [pc, #72]	; (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	691b      	ldr	r3, [r3, #16]
 8003716:	00db      	lsls	r3, r3, #3
 8003718:	490e      	ldr	r1, [pc, #56]	; (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 800371a:	4313      	orrs	r3, r2
 800371c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800371e:	f000 f821 	bl	8003764 <HAL_RCC_GetSysClockFreq>
 8003722:	4602      	mov	r2, r0
 8003724:	4b0b      	ldr	r3, [pc, #44]	; (8003754 <HAL_RCC_ClockConfig+0x1c4>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	091b      	lsrs	r3, r3, #4
 800372a:	f003 030f 	and.w	r3, r3, #15
 800372e:	490a      	ldr	r1, [pc, #40]	; (8003758 <HAL_RCC_ClockConfig+0x1c8>)
 8003730:	5ccb      	ldrb	r3, [r1, r3]
 8003732:	fa22 f303 	lsr.w	r3, r2, r3
 8003736:	4a09      	ldr	r2, [pc, #36]	; (800375c <HAL_RCC_ClockConfig+0x1cc>)
 8003738:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800373a:	4b09      	ldr	r3, [pc, #36]	; (8003760 <HAL_RCC_ClockConfig+0x1d0>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4618      	mov	r0, r3
 8003740:	f7fd ff16 	bl	8001570 <HAL_InitTick>

  return HAL_OK;
 8003744:	2300      	movs	r3, #0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3710      	adds	r7, #16
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	40022000 	.word	0x40022000
 8003754:	40021000 	.word	0x40021000
 8003758:	080082f8 	.word	0x080082f8
 800375c:	20000000 	.word	0x20000000
 8003760:	20000004 	.word	0x20000004

08003764 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003764:	b480      	push	{r7}
 8003766:	b087      	sub	sp, #28
 8003768:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800376a:	2300      	movs	r3, #0
 800376c:	60fb      	str	r3, [r7, #12]
 800376e:	2300      	movs	r3, #0
 8003770:	60bb      	str	r3, [r7, #8]
 8003772:	2300      	movs	r3, #0
 8003774:	617b      	str	r3, [r7, #20]
 8003776:	2300      	movs	r3, #0
 8003778:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800377a:	2300      	movs	r3, #0
 800377c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800377e:	4b1e      	ldr	r3, [pc, #120]	; (80037f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f003 030c 	and.w	r3, r3, #12
 800378a:	2b04      	cmp	r3, #4
 800378c:	d002      	beq.n	8003794 <HAL_RCC_GetSysClockFreq+0x30>
 800378e:	2b08      	cmp	r3, #8
 8003790:	d003      	beq.n	800379a <HAL_RCC_GetSysClockFreq+0x36>
 8003792:	e027      	b.n	80037e4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003794:	4b19      	ldr	r3, [pc, #100]	; (80037fc <HAL_RCC_GetSysClockFreq+0x98>)
 8003796:	613b      	str	r3, [r7, #16]
      break;
 8003798:	e027      	b.n	80037ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	0c9b      	lsrs	r3, r3, #18
 800379e:	f003 030f 	and.w	r3, r3, #15
 80037a2:	4a17      	ldr	r2, [pc, #92]	; (8003800 <HAL_RCC_GetSysClockFreq+0x9c>)
 80037a4:	5cd3      	ldrb	r3, [r2, r3]
 80037a6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d010      	beq.n	80037d4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037b2:	4b11      	ldr	r3, [pc, #68]	; (80037f8 <HAL_RCC_GetSysClockFreq+0x94>)
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	0c5b      	lsrs	r3, r3, #17
 80037b8:	f003 0301 	and.w	r3, r3, #1
 80037bc:	4a11      	ldr	r2, [pc, #68]	; (8003804 <HAL_RCC_GetSysClockFreq+0xa0>)
 80037be:	5cd3      	ldrb	r3, [r2, r3]
 80037c0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a0d      	ldr	r2, [pc, #52]	; (80037fc <HAL_RCC_GetSysClockFreq+0x98>)
 80037c6:	fb03 f202 	mul.w	r2, r3, r2
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80037d0:	617b      	str	r3, [r7, #20]
 80037d2:	e004      	b.n	80037de <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	4a0c      	ldr	r2, [pc, #48]	; (8003808 <HAL_RCC_GetSysClockFreq+0xa4>)
 80037d8:	fb02 f303 	mul.w	r3, r2, r3
 80037dc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	613b      	str	r3, [r7, #16]
      break;
 80037e2:	e002      	b.n	80037ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80037e4:	4b05      	ldr	r3, [pc, #20]	; (80037fc <HAL_RCC_GetSysClockFreq+0x98>)
 80037e6:	613b      	str	r3, [r7, #16]
      break;
 80037e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037ea:	693b      	ldr	r3, [r7, #16]
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	371c      	adds	r7, #28
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bc80      	pop	{r7}
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	40021000 	.word	0x40021000
 80037fc:	007a1200 	.word	0x007a1200
 8003800:	08008310 	.word	0x08008310
 8003804:	08008320 	.word	0x08008320
 8003808:	003d0900 	.word	0x003d0900

0800380c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003810:	4b02      	ldr	r3, [pc, #8]	; (800381c <HAL_RCC_GetHCLKFreq+0x10>)
 8003812:	681b      	ldr	r3, [r3, #0]
}
 8003814:	4618      	mov	r0, r3
 8003816:	46bd      	mov	sp, r7
 8003818:	bc80      	pop	{r7}
 800381a:	4770      	bx	lr
 800381c:	20000000 	.word	0x20000000

08003820 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003824:	f7ff fff2 	bl	800380c <HAL_RCC_GetHCLKFreq>
 8003828:	4602      	mov	r2, r0
 800382a:	4b05      	ldr	r3, [pc, #20]	; (8003840 <HAL_RCC_GetPCLK1Freq+0x20>)
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	0a1b      	lsrs	r3, r3, #8
 8003830:	f003 0307 	and.w	r3, r3, #7
 8003834:	4903      	ldr	r1, [pc, #12]	; (8003844 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003836:	5ccb      	ldrb	r3, [r1, r3]
 8003838:	fa22 f303 	lsr.w	r3, r2, r3
}
 800383c:	4618      	mov	r0, r3
 800383e:	bd80      	pop	{r7, pc}
 8003840:	40021000 	.word	0x40021000
 8003844:	08008308 	.word	0x08008308

08003848 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800384c:	f7ff ffde 	bl	800380c <HAL_RCC_GetHCLKFreq>
 8003850:	4602      	mov	r2, r0
 8003852:	4b05      	ldr	r3, [pc, #20]	; (8003868 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	0adb      	lsrs	r3, r3, #11
 8003858:	f003 0307 	and.w	r3, r3, #7
 800385c:	4903      	ldr	r1, [pc, #12]	; (800386c <HAL_RCC_GetPCLK2Freq+0x24>)
 800385e:	5ccb      	ldrb	r3, [r1, r3]
 8003860:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003864:	4618      	mov	r0, r3
 8003866:	bd80      	pop	{r7, pc}
 8003868:	40021000 	.word	0x40021000
 800386c:	08008308 	.word	0x08008308

08003870 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003870:	b480      	push	{r7}
 8003872:	b085      	sub	sp, #20
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003878:	4b0a      	ldr	r3, [pc, #40]	; (80038a4 <RCC_Delay+0x34>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a0a      	ldr	r2, [pc, #40]	; (80038a8 <RCC_Delay+0x38>)
 800387e:	fba2 2303 	umull	r2, r3, r2, r3
 8003882:	0a5b      	lsrs	r3, r3, #9
 8003884:	687a      	ldr	r2, [r7, #4]
 8003886:	fb02 f303 	mul.w	r3, r2, r3
 800388a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800388c:	bf00      	nop
  }
  while (Delay --);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	1e5a      	subs	r2, r3, #1
 8003892:	60fa      	str	r2, [r7, #12]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d1f9      	bne.n	800388c <RCC_Delay+0x1c>
}
 8003898:	bf00      	nop
 800389a:	bf00      	nop
 800389c:	3714      	adds	r7, #20
 800389e:	46bd      	mov	sp, r7
 80038a0:	bc80      	pop	{r7}
 80038a2:	4770      	bx	lr
 80038a4:	20000000 	.word	0x20000000
 80038a8:	10624dd3 	.word	0x10624dd3

080038ac <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b086      	sub	sp, #24
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80038b4:	2300      	movs	r3, #0
 80038b6:	613b      	str	r3, [r7, #16]
 80038b8:	2300      	movs	r3, #0
 80038ba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 0301 	and.w	r3, r3, #1
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d07d      	beq.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80038c8:	2300      	movs	r3, #0
 80038ca:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038cc:	4b4f      	ldr	r3, [pc, #316]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038ce:	69db      	ldr	r3, [r3, #28]
 80038d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d10d      	bne.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038d8:	4b4c      	ldr	r3, [pc, #304]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038da:	69db      	ldr	r3, [r3, #28]
 80038dc:	4a4b      	ldr	r2, [pc, #300]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038e2:	61d3      	str	r3, [r2, #28]
 80038e4:	4b49      	ldr	r3, [pc, #292]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038e6:	69db      	ldr	r3, [r3, #28]
 80038e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038ec:	60bb      	str	r3, [r7, #8]
 80038ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038f0:	2301      	movs	r3, #1
 80038f2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038f4:	4b46      	ldr	r3, [pc, #280]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d118      	bne.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003900:	4b43      	ldr	r3, [pc, #268]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a42      	ldr	r2, [pc, #264]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003906:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800390a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800390c:	f7fd fe72 	bl	80015f4 <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003912:	e008      	b.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003914:	f7fd fe6e 	bl	80015f4 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b64      	cmp	r3, #100	; 0x64
 8003920:	d901      	bls.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e06d      	b.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003926:	4b3a      	ldr	r3, [pc, #232]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800392e:	2b00      	cmp	r3, #0
 8003930:	d0f0      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003932:	4b36      	ldr	r3, [pc, #216]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003934:	6a1b      	ldr	r3, [r3, #32]
 8003936:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800393a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d02e      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800394a:	68fa      	ldr	r2, [r7, #12]
 800394c:	429a      	cmp	r2, r3
 800394e:	d027      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003950:	4b2e      	ldr	r3, [pc, #184]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003952:	6a1b      	ldr	r3, [r3, #32]
 8003954:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003958:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800395a:	4b2e      	ldr	r3, [pc, #184]	; (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800395c:	2201      	movs	r2, #1
 800395e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003960:	4b2c      	ldr	r3, [pc, #176]	; (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003962:	2200      	movs	r2, #0
 8003964:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003966:	4a29      	ldr	r2, [pc, #164]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b00      	cmp	r3, #0
 8003974:	d014      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003976:	f7fd fe3d 	bl	80015f4 <HAL_GetTick>
 800397a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800397c:	e00a      	b.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800397e:	f7fd fe39 	bl	80015f4 <HAL_GetTick>
 8003982:	4602      	mov	r2, r0
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	f241 3288 	movw	r2, #5000	; 0x1388
 800398c:	4293      	cmp	r3, r2
 800398e:	d901      	bls.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e036      	b.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003994:	4b1d      	ldr	r3, [pc, #116]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003996:	6a1b      	ldr	r3, [r3, #32]
 8003998:	f003 0302 	and.w	r3, r3, #2
 800399c:	2b00      	cmp	r3, #0
 800399e:	d0ee      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039a0:	4b1a      	ldr	r3, [pc, #104]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039a2:	6a1b      	ldr	r3, [r3, #32]
 80039a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	4917      	ldr	r1, [pc, #92]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ae:	4313      	orrs	r3, r2
 80039b0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80039b2:	7dfb      	ldrb	r3, [r7, #23]
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d105      	bne.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039b8:	4b14      	ldr	r3, [pc, #80]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ba:	69db      	ldr	r3, [r3, #28]
 80039bc:	4a13      	ldr	r2, [pc, #76]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039c2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0302 	and.w	r3, r3, #2
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d008      	beq.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039d0:	4b0e      	ldr	r3, [pc, #56]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	490b      	ldr	r1, [pc, #44]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039de:	4313      	orrs	r3, r2
 80039e0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 0310 	and.w	r3, r3, #16
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d008      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80039ee:	4b07      	ldr	r3, [pc, #28]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	68db      	ldr	r3, [r3, #12]
 80039fa:	4904      	ldr	r1, [pc, #16]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039fc:	4313      	orrs	r3, r2
 80039fe:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003a00:	2300      	movs	r3, #0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3718      	adds	r7, #24
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	40021000 	.word	0x40021000
 8003a10:	40007000 	.word	0x40007000
 8003a14:	42420440 	.word	0x42420440

08003a18 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b088      	sub	sp, #32
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003a20:	2300      	movs	r3, #0
 8003a22:	617b      	str	r3, [r7, #20]
 8003a24:	2300      	movs	r3, #0
 8003a26:	61fb      	str	r3, [r7, #28]
 8003a28:	2300      	movs	r3, #0
 8003a2a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	60fb      	str	r3, [r7, #12]
 8003a30:	2300      	movs	r3, #0
 8003a32:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2b10      	cmp	r3, #16
 8003a38:	d00a      	beq.n	8003a50 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2b10      	cmp	r3, #16
 8003a3e:	f200 808a 	bhi.w	8003b56 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d045      	beq.n	8003ad4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d075      	beq.n	8003b3a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003a4e:	e082      	b.n	8003b56 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003a50:	4b46      	ldr	r3, [pc, #280]	; (8003b6c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003a56:	4b45      	ldr	r3, [pc, #276]	; (8003b6c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d07b      	beq.n	8003b5a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	0c9b      	lsrs	r3, r3, #18
 8003a66:	f003 030f 	and.w	r3, r3, #15
 8003a6a:	4a41      	ldr	r2, [pc, #260]	; (8003b70 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003a6c:	5cd3      	ldrb	r3, [r2, r3]
 8003a6e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d015      	beq.n	8003aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a7a:	4b3c      	ldr	r3, [pc, #240]	; (8003b6c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	0c5b      	lsrs	r3, r3, #17
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	4a3b      	ldr	r2, [pc, #236]	; (8003b74 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003a86:	5cd3      	ldrb	r3, [r2, r3]
 8003a88:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d00d      	beq.n	8003ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003a94:	4a38      	ldr	r2, [pc, #224]	; (8003b78 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	fb02 f303 	mul.w	r3, r2, r3
 8003aa2:	61fb      	str	r3, [r7, #28]
 8003aa4:	e004      	b.n	8003ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	4a34      	ldr	r2, [pc, #208]	; (8003b7c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003aaa:	fb02 f303 	mul.w	r3, r2, r3
 8003aae:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003ab0:	4b2e      	ldr	r3, [pc, #184]	; (8003b6c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ab8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003abc:	d102      	bne.n	8003ac4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	61bb      	str	r3, [r7, #24]
      break;
 8003ac2:	e04a      	b.n	8003b5a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	005b      	lsls	r3, r3, #1
 8003ac8:	4a2d      	ldr	r2, [pc, #180]	; (8003b80 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003aca:	fba2 2303 	umull	r2, r3, r2, r3
 8003ace:	085b      	lsrs	r3, r3, #1
 8003ad0:	61bb      	str	r3, [r7, #24]
      break;
 8003ad2:	e042      	b.n	8003b5a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003ad4:	4b25      	ldr	r3, [pc, #148]	; (8003b6c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003ad6:	6a1b      	ldr	r3, [r3, #32]
 8003ad8:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ae0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ae4:	d108      	bne.n	8003af8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	f003 0302 	and.w	r3, r3, #2
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d003      	beq.n	8003af8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003af0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003af4:	61bb      	str	r3, [r7, #24]
 8003af6:	e01f      	b.n	8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003afe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b02:	d109      	bne.n	8003b18 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003b04:	4b19      	ldr	r3, [pc, #100]	; (8003b6c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b08:	f003 0302 	and.w	r3, r3, #2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d003      	beq.n	8003b18 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003b10:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003b14:	61bb      	str	r3, [r7, #24]
 8003b16:	e00f      	b.n	8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b22:	d11c      	bne.n	8003b5e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003b24:	4b11      	ldr	r3, [pc, #68]	; (8003b6c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d016      	beq.n	8003b5e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003b30:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003b34:	61bb      	str	r3, [r7, #24]
      break;
 8003b36:	e012      	b.n	8003b5e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003b38:	e011      	b.n	8003b5e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003b3a:	f7ff fe85 	bl	8003848 <HAL_RCC_GetPCLK2Freq>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	4b0a      	ldr	r3, [pc, #40]	; (8003b6c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	0b9b      	lsrs	r3, r3, #14
 8003b46:	f003 0303 	and.w	r3, r3, #3
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	005b      	lsls	r3, r3, #1
 8003b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b52:	61bb      	str	r3, [r7, #24]
      break;
 8003b54:	e004      	b.n	8003b60 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003b56:	bf00      	nop
 8003b58:	e002      	b.n	8003b60 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003b5a:	bf00      	nop
 8003b5c:	e000      	b.n	8003b60 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003b5e:	bf00      	nop
    }
  }
  return (frequency);
 8003b60:	69bb      	ldr	r3, [r7, #24]
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3720      	adds	r7, #32
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	40021000 	.word	0x40021000
 8003b70:	08008324 	.word	0x08008324
 8003b74:	08008334 	.word	0x08008334
 8003b78:	007a1200 	.word	0x007a1200
 8003b7c:	003d0900 	.word	0x003d0900
 8003b80:	aaaaaaab 	.word	0xaaaaaaab

08003b84 <__cvt>:
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b8a:	461f      	mov	r7, r3
 8003b8c:	bfbb      	ittet	lt
 8003b8e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003b92:	461f      	movlt	r7, r3
 8003b94:	2300      	movge	r3, #0
 8003b96:	232d      	movlt	r3, #45	; 0x2d
 8003b98:	b088      	sub	sp, #32
 8003b9a:	4614      	mov	r4, r2
 8003b9c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003b9e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003ba0:	7013      	strb	r3, [r2, #0]
 8003ba2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003ba4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003ba8:	f023 0820 	bic.w	r8, r3, #32
 8003bac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003bb0:	d005      	beq.n	8003bbe <__cvt+0x3a>
 8003bb2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003bb6:	d100      	bne.n	8003bba <__cvt+0x36>
 8003bb8:	3501      	adds	r5, #1
 8003bba:	2302      	movs	r3, #2
 8003bbc:	e000      	b.n	8003bc0 <__cvt+0x3c>
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	aa07      	add	r2, sp, #28
 8003bc2:	9204      	str	r2, [sp, #16]
 8003bc4:	aa06      	add	r2, sp, #24
 8003bc6:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003bca:	e9cd 3500 	strd	r3, r5, [sp]
 8003bce:	4622      	mov	r2, r4
 8003bd0:	463b      	mov	r3, r7
 8003bd2:	f001 f871 	bl	8004cb8 <_dtoa_r>
 8003bd6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003bda:	4606      	mov	r6, r0
 8003bdc:	d102      	bne.n	8003be4 <__cvt+0x60>
 8003bde:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003be0:	07db      	lsls	r3, r3, #31
 8003be2:	d522      	bpl.n	8003c2a <__cvt+0xa6>
 8003be4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003be8:	eb06 0905 	add.w	r9, r6, r5
 8003bec:	d110      	bne.n	8003c10 <__cvt+0x8c>
 8003bee:	7833      	ldrb	r3, [r6, #0]
 8003bf0:	2b30      	cmp	r3, #48	; 0x30
 8003bf2:	d10a      	bne.n	8003c0a <__cvt+0x86>
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	4620      	mov	r0, r4
 8003bfa:	4639      	mov	r1, r7
 8003bfc:	f7fc fed4 	bl	80009a8 <__aeabi_dcmpeq>
 8003c00:	b918      	cbnz	r0, 8003c0a <__cvt+0x86>
 8003c02:	f1c5 0501 	rsb	r5, r5, #1
 8003c06:	f8ca 5000 	str.w	r5, [sl]
 8003c0a:	f8da 3000 	ldr.w	r3, [sl]
 8003c0e:	4499      	add	r9, r3
 8003c10:	2200      	movs	r2, #0
 8003c12:	2300      	movs	r3, #0
 8003c14:	4620      	mov	r0, r4
 8003c16:	4639      	mov	r1, r7
 8003c18:	f7fc fec6 	bl	80009a8 <__aeabi_dcmpeq>
 8003c1c:	b108      	cbz	r0, 8003c22 <__cvt+0x9e>
 8003c1e:	f8cd 901c 	str.w	r9, [sp, #28]
 8003c22:	2230      	movs	r2, #48	; 0x30
 8003c24:	9b07      	ldr	r3, [sp, #28]
 8003c26:	454b      	cmp	r3, r9
 8003c28:	d307      	bcc.n	8003c3a <__cvt+0xb6>
 8003c2a:	4630      	mov	r0, r6
 8003c2c:	9b07      	ldr	r3, [sp, #28]
 8003c2e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003c30:	1b9b      	subs	r3, r3, r6
 8003c32:	6013      	str	r3, [r2, #0]
 8003c34:	b008      	add	sp, #32
 8003c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c3a:	1c59      	adds	r1, r3, #1
 8003c3c:	9107      	str	r1, [sp, #28]
 8003c3e:	701a      	strb	r2, [r3, #0]
 8003c40:	e7f0      	b.n	8003c24 <__cvt+0xa0>

08003c42 <__exponent>:
 8003c42:	4603      	mov	r3, r0
 8003c44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c46:	2900      	cmp	r1, #0
 8003c48:	f803 2b02 	strb.w	r2, [r3], #2
 8003c4c:	bfb6      	itet	lt
 8003c4e:	222d      	movlt	r2, #45	; 0x2d
 8003c50:	222b      	movge	r2, #43	; 0x2b
 8003c52:	4249      	neglt	r1, r1
 8003c54:	2909      	cmp	r1, #9
 8003c56:	7042      	strb	r2, [r0, #1]
 8003c58:	dd2a      	ble.n	8003cb0 <__exponent+0x6e>
 8003c5a:	f10d 0207 	add.w	r2, sp, #7
 8003c5e:	4617      	mov	r7, r2
 8003c60:	260a      	movs	r6, #10
 8003c62:	fb91 f5f6 	sdiv	r5, r1, r6
 8003c66:	4694      	mov	ip, r2
 8003c68:	fb06 1415 	mls	r4, r6, r5, r1
 8003c6c:	3430      	adds	r4, #48	; 0x30
 8003c6e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8003c72:	460c      	mov	r4, r1
 8003c74:	2c63      	cmp	r4, #99	; 0x63
 8003c76:	4629      	mov	r1, r5
 8003c78:	f102 32ff 	add.w	r2, r2, #4294967295
 8003c7c:	dcf1      	bgt.n	8003c62 <__exponent+0x20>
 8003c7e:	3130      	adds	r1, #48	; 0x30
 8003c80:	f1ac 0402 	sub.w	r4, ip, #2
 8003c84:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003c88:	4622      	mov	r2, r4
 8003c8a:	1c41      	adds	r1, r0, #1
 8003c8c:	42ba      	cmp	r2, r7
 8003c8e:	d30a      	bcc.n	8003ca6 <__exponent+0x64>
 8003c90:	f10d 0209 	add.w	r2, sp, #9
 8003c94:	eba2 020c 	sub.w	r2, r2, ip
 8003c98:	42bc      	cmp	r4, r7
 8003c9a:	bf88      	it	hi
 8003c9c:	2200      	movhi	r2, #0
 8003c9e:	4413      	add	r3, r2
 8003ca0:	1a18      	subs	r0, r3, r0
 8003ca2:	b003      	add	sp, #12
 8003ca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ca6:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003caa:	f801 5f01 	strb.w	r5, [r1, #1]!
 8003cae:	e7ed      	b.n	8003c8c <__exponent+0x4a>
 8003cb0:	2330      	movs	r3, #48	; 0x30
 8003cb2:	3130      	adds	r1, #48	; 0x30
 8003cb4:	7083      	strb	r3, [r0, #2]
 8003cb6:	70c1      	strb	r1, [r0, #3]
 8003cb8:	1d03      	adds	r3, r0, #4
 8003cba:	e7f1      	b.n	8003ca0 <__exponent+0x5e>

08003cbc <_printf_float>:
 8003cbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cc0:	b091      	sub	sp, #68	; 0x44
 8003cc2:	460c      	mov	r4, r1
 8003cc4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003cc8:	4616      	mov	r6, r2
 8003cca:	461f      	mov	r7, r3
 8003ccc:	4605      	mov	r5, r0
 8003cce:	f000 fee1 	bl	8004a94 <_localeconv_r>
 8003cd2:	6803      	ldr	r3, [r0, #0]
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	9309      	str	r3, [sp, #36]	; 0x24
 8003cd8:	f7fc fa3a 	bl	8000150 <strlen>
 8003cdc:	2300      	movs	r3, #0
 8003cde:	930e      	str	r3, [sp, #56]	; 0x38
 8003ce0:	f8d8 3000 	ldr.w	r3, [r8]
 8003ce4:	900a      	str	r0, [sp, #40]	; 0x28
 8003ce6:	3307      	adds	r3, #7
 8003ce8:	f023 0307 	bic.w	r3, r3, #7
 8003cec:	f103 0208 	add.w	r2, r3, #8
 8003cf0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003cf4:	f8d4 b000 	ldr.w	fp, [r4]
 8003cf8:	f8c8 2000 	str.w	r2, [r8]
 8003cfc:	e9d3 a800 	ldrd	sl, r8, [r3]
 8003d00:	4652      	mov	r2, sl
 8003d02:	4643      	mov	r3, r8
 8003d04:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003d08:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8003d0c:	930b      	str	r3, [sp, #44]	; 0x2c
 8003d0e:	f04f 32ff 	mov.w	r2, #4294967295
 8003d12:	4650      	mov	r0, sl
 8003d14:	4b9c      	ldr	r3, [pc, #624]	; (8003f88 <_printf_float+0x2cc>)
 8003d16:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003d18:	f7fc fe78 	bl	8000a0c <__aeabi_dcmpun>
 8003d1c:	bb70      	cbnz	r0, 8003d7c <_printf_float+0xc0>
 8003d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8003d22:	4650      	mov	r0, sl
 8003d24:	4b98      	ldr	r3, [pc, #608]	; (8003f88 <_printf_float+0x2cc>)
 8003d26:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003d28:	f7fc fe52 	bl	80009d0 <__aeabi_dcmple>
 8003d2c:	bb30      	cbnz	r0, 8003d7c <_printf_float+0xc0>
 8003d2e:	2200      	movs	r2, #0
 8003d30:	2300      	movs	r3, #0
 8003d32:	4650      	mov	r0, sl
 8003d34:	4641      	mov	r1, r8
 8003d36:	f7fc fe41 	bl	80009bc <__aeabi_dcmplt>
 8003d3a:	b110      	cbz	r0, 8003d42 <_printf_float+0x86>
 8003d3c:	232d      	movs	r3, #45	; 0x2d
 8003d3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d42:	4a92      	ldr	r2, [pc, #584]	; (8003f8c <_printf_float+0x2d0>)
 8003d44:	4b92      	ldr	r3, [pc, #584]	; (8003f90 <_printf_float+0x2d4>)
 8003d46:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003d4a:	bf94      	ite	ls
 8003d4c:	4690      	movls	r8, r2
 8003d4e:	4698      	movhi	r8, r3
 8003d50:	2303      	movs	r3, #3
 8003d52:	f04f 0a00 	mov.w	sl, #0
 8003d56:	6123      	str	r3, [r4, #16]
 8003d58:	f02b 0304 	bic.w	r3, fp, #4
 8003d5c:	6023      	str	r3, [r4, #0]
 8003d5e:	4633      	mov	r3, r6
 8003d60:	4621      	mov	r1, r4
 8003d62:	4628      	mov	r0, r5
 8003d64:	9700      	str	r7, [sp, #0]
 8003d66:	aa0f      	add	r2, sp, #60	; 0x3c
 8003d68:	f000 f9d6 	bl	8004118 <_printf_common>
 8003d6c:	3001      	adds	r0, #1
 8003d6e:	f040 8090 	bne.w	8003e92 <_printf_float+0x1d6>
 8003d72:	f04f 30ff 	mov.w	r0, #4294967295
 8003d76:	b011      	add	sp, #68	; 0x44
 8003d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d7c:	4652      	mov	r2, sl
 8003d7e:	4643      	mov	r3, r8
 8003d80:	4650      	mov	r0, sl
 8003d82:	4641      	mov	r1, r8
 8003d84:	f7fc fe42 	bl	8000a0c <__aeabi_dcmpun>
 8003d88:	b148      	cbz	r0, 8003d9e <_printf_float+0xe2>
 8003d8a:	f1b8 0f00 	cmp.w	r8, #0
 8003d8e:	bfb8      	it	lt
 8003d90:	232d      	movlt	r3, #45	; 0x2d
 8003d92:	4a80      	ldr	r2, [pc, #512]	; (8003f94 <_printf_float+0x2d8>)
 8003d94:	bfb8      	it	lt
 8003d96:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003d9a:	4b7f      	ldr	r3, [pc, #508]	; (8003f98 <_printf_float+0x2dc>)
 8003d9c:	e7d3      	b.n	8003d46 <_printf_float+0x8a>
 8003d9e:	6863      	ldr	r3, [r4, #4]
 8003da0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003da4:	1c5a      	adds	r2, r3, #1
 8003da6:	d142      	bne.n	8003e2e <_printf_float+0x172>
 8003da8:	2306      	movs	r3, #6
 8003daa:	6063      	str	r3, [r4, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	9206      	str	r2, [sp, #24]
 8003db0:	aa0e      	add	r2, sp, #56	; 0x38
 8003db2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003db6:	aa0d      	add	r2, sp, #52	; 0x34
 8003db8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8003dbc:	9203      	str	r2, [sp, #12]
 8003dbe:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003dc2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003dc6:	6023      	str	r3, [r4, #0]
 8003dc8:	6863      	ldr	r3, [r4, #4]
 8003dca:	4652      	mov	r2, sl
 8003dcc:	9300      	str	r3, [sp, #0]
 8003dce:	4628      	mov	r0, r5
 8003dd0:	4643      	mov	r3, r8
 8003dd2:	910b      	str	r1, [sp, #44]	; 0x2c
 8003dd4:	f7ff fed6 	bl	8003b84 <__cvt>
 8003dd8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003dda:	4680      	mov	r8, r0
 8003ddc:	2947      	cmp	r1, #71	; 0x47
 8003dde:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003de0:	d108      	bne.n	8003df4 <_printf_float+0x138>
 8003de2:	1cc8      	adds	r0, r1, #3
 8003de4:	db02      	blt.n	8003dec <_printf_float+0x130>
 8003de6:	6863      	ldr	r3, [r4, #4]
 8003de8:	4299      	cmp	r1, r3
 8003dea:	dd40      	ble.n	8003e6e <_printf_float+0x1b2>
 8003dec:	f1a9 0902 	sub.w	r9, r9, #2
 8003df0:	fa5f f989 	uxtb.w	r9, r9
 8003df4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003df8:	d81f      	bhi.n	8003e3a <_printf_float+0x17e>
 8003dfa:	464a      	mov	r2, r9
 8003dfc:	3901      	subs	r1, #1
 8003dfe:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003e02:	910d      	str	r1, [sp, #52]	; 0x34
 8003e04:	f7ff ff1d 	bl	8003c42 <__exponent>
 8003e08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003e0a:	4682      	mov	sl, r0
 8003e0c:	1813      	adds	r3, r2, r0
 8003e0e:	2a01      	cmp	r2, #1
 8003e10:	6123      	str	r3, [r4, #16]
 8003e12:	dc02      	bgt.n	8003e1a <_printf_float+0x15e>
 8003e14:	6822      	ldr	r2, [r4, #0]
 8003e16:	07d2      	lsls	r2, r2, #31
 8003e18:	d501      	bpl.n	8003e1e <_printf_float+0x162>
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	6123      	str	r3, [r4, #16]
 8003e1e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d09b      	beq.n	8003d5e <_printf_float+0xa2>
 8003e26:	232d      	movs	r3, #45	; 0x2d
 8003e28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e2c:	e797      	b.n	8003d5e <_printf_float+0xa2>
 8003e2e:	2947      	cmp	r1, #71	; 0x47
 8003e30:	d1bc      	bne.n	8003dac <_printf_float+0xf0>
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d1ba      	bne.n	8003dac <_printf_float+0xf0>
 8003e36:	2301      	movs	r3, #1
 8003e38:	e7b7      	b.n	8003daa <_printf_float+0xee>
 8003e3a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003e3e:	d118      	bne.n	8003e72 <_printf_float+0x1b6>
 8003e40:	2900      	cmp	r1, #0
 8003e42:	6863      	ldr	r3, [r4, #4]
 8003e44:	dd0b      	ble.n	8003e5e <_printf_float+0x1a2>
 8003e46:	6121      	str	r1, [r4, #16]
 8003e48:	b913      	cbnz	r3, 8003e50 <_printf_float+0x194>
 8003e4a:	6822      	ldr	r2, [r4, #0]
 8003e4c:	07d0      	lsls	r0, r2, #31
 8003e4e:	d502      	bpl.n	8003e56 <_printf_float+0x19a>
 8003e50:	3301      	adds	r3, #1
 8003e52:	440b      	add	r3, r1
 8003e54:	6123      	str	r3, [r4, #16]
 8003e56:	f04f 0a00 	mov.w	sl, #0
 8003e5a:	65a1      	str	r1, [r4, #88]	; 0x58
 8003e5c:	e7df      	b.n	8003e1e <_printf_float+0x162>
 8003e5e:	b913      	cbnz	r3, 8003e66 <_printf_float+0x1aa>
 8003e60:	6822      	ldr	r2, [r4, #0]
 8003e62:	07d2      	lsls	r2, r2, #31
 8003e64:	d501      	bpl.n	8003e6a <_printf_float+0x1ae>
 8003e66:	3302      	adds	r3, #2
 8003e68:	e7f4      	b.n	8003e54 <_printf_float+0x198>
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e7f2      	b.n	8003e54 <_printf_float+0x198>
 8003e6e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003e72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003e74:	4299      	cmp	r1, r3
 8003e76:	db05      	blt.n	8003e84 <_printf_float+0x1c8>
 8003e78:	6823      	ldr	r3, [r4, #0]
 8003e7a:	6121      	str	r1, [r4, #16]
 8003e7c:	07d8      	lsls	r0, r3, #31
 8003e7e:	d5ea      	bpl.n	8003e56 <_printf_float+0x19a>
 8003e80:	1c4b      	adds	r3, r1, #1
 8003e82:	e7e7      	b.n	8003e54 <_printf_float+0x198>
 8003e84:	2900      	cmp	r1, #0
 8003e86:	bfcc      	ite	gt
 8003e88:	2201      	movgt	r2, #1
 8003e8a:	f1c1 0202 	rsble	r2, r1, #2
 8003e8e:	4413      	add	r3, r2
 8003e90:	e7e0      	b.n	8003e54 <_printf_float+0x198>
 8003e92:	6823      	ldr	r3, [r4, #0]
 8003e94:	055a      	lsls	r2, r3, #21
 8003e96:	d407      	bmi.n	8003ea8 <_printf_float+0x1ec>
 8003e98:	6923      	ldr	r3, [r4, #16]
 8003e9a:	4642      	mov	r2, r8
 8003e9c:	4631      	mov	r1, r6
 8003e9e:	4628      	mov	r0, r5
 8003ea0:	47b8      	blx	r7
 8003ea2:	3001      	adds	r0, #1
 8003ea4:	d12b      	bne.n	8003efe <_printf_float+0x242>
 8003ea6:	e764      	b.n	8003d72 <_printf_float+0xb6>
 8003ea8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003eac:	f240 80dd 	bls.w	800406a <_printf_float+0x3ae>
 8003eb0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	f7fc fd76 	bl	80009a8 <__aeabi_dcmpeq>
 8003ebc:	2800      	cmp	r0, #0
 8003ebe:	d033      	beq.n	8003f28 <_printf_float+0x26c>
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	4631      	mov	r1, r6
 8003ec4:	4628      	mov	r0, r5
 8003ec6:	4a35      	ldr	r2, [pc, #212]	; (8003f9c <_printf_float+0x2e0>)
 8003ec8:	47b8      	blx	r7
 8003eca:	3001      	adds	r0, #1
 8003ecc:	f43f af51 	beq.w	8003d72 <_printf_float+0xb6>
 8003ed0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	db02      	blt.n	8003ede <_printf_float+0x222>
 8003ed8:	6823      	ldr	r3, [r4, #0]
 8003eda:	07d8      	lsls	r0, r3, #31
 8003edc:	d50f      	bpl.n	8003efe <_printf_float+0x242>
 8003ede:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003ee2:	4631      	mov	r1, r6
 8003ee4:	4628      	mov	r0, r5
 8003ee6:	47b8      	blx	r7
 8003ee8:	3001      	adds	r0, #1
 8003eea:	f43f af42 	beq.w	8003d72 <_printf_float+0xb6>
 8003eee:	f04f 0800 	mov.w	r8, #0
 8003ef2:	f104 091a 	add.w	r9, r4, #26
 8003ef6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ef8:	3b01      	subs	r3, #1
 8003efa:	4543      	cmp	r3, r8
 8003efc:	dc09      	bgt.n	8003f12 <_printf_float+0x256>
 8003efe:	6823      	ldr	r3, [r4, #0]
 8003f00:	079b      	lsls	r3, r3, #30
 8003f02:	f100 8104 	bmi.w	800410e <_printf_float+0x452>
 8003f06:	68e0      	ldr	r0, [r4, #12]
 8003f08:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003f0a:	4298      	cmp	r0, r3
 8003f0c:	bfb8      	it	lt
 8003f0e:	4618      	movlt	r0, r3
 8003f10:	e731      	b.n	8003d76 <_printf_float+0xba>
 8003f12:	2301      	movs	r3, #1
 8003f14:	464a      	mov	r2, r9
 8003f16:	4631      	mov	r1, r6
 8003f18:	4628      	mov	r0, r5
 8003f1a:	47b8      	blx	r7
 8003f1c:	3001      	adds	r0, #1
 8003f1e:	f43f af28 	beq.w	8003d72 <_printf_float+0xb6>
 8003f22:	f108 0801 	add.w	r8, r8, #1
 8003f26:	e7e6      	b.n	8003ef6 <_printf_float+0x23a>
 8003f28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	dc38      	bgt.n	8003fa0 <_printf_float+0x2e4>
 8003f2e:	2301      	movs	r3, #1
 8003f30:	4631      	mov	r1, r6
 8003f32:	4628      	mov	r0, r5
 8003f34:	4a19      	ldr	r2, [pc, #100]	; (8003f9c <_printf_float+0x2e0>)
 8003f36:	47b8      	blx	r7
 8003f38:	3001      	adds	r0, #1
 8003f3a:	f43f af1a 	beq.w	8003d72 <_printf_float+0xb6>
 8003f3e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8003f42:	4313      	orrs	r3, r2
 8003f44:	d102      	bne.n	8003f4c <_printf_float+0x290>
 8003f46:	6823      	ldr	r3, [r4, #0]
 8003f48:	07d9      	lsls	r1, r3, #31
 8003f4a:	d5d8      	bpl.n	8003efe <_printf_float+0x242>
 8003f4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f50:	4631      	mov	r1, r6
 8003f52:	4628      	mov	r0, r5
 8003f54:	47b8      	blx	r7
 8003f56:	3001      	adds	r0, #1
 8003f58:	f43f af0b 	beq.w	8003d72 <_printf_float+0xb6>
 8003f5c:	f04f 0900 	mov.w	r9, #0
 8003f60:	f104 0a1a 	add.w	sl, r4, #26
 8003f64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f66:	425b      	negs	r3, r3
 8003f68:	454b      	cmp	r3, r9
 8003f6a:	dc01      	bgt.n	8003f70 <_printf_float+0x2b4>
 8003f6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f6e:	e794      	b.n	8003e9a <_printf_float+0x1de>
 8003f70:	2301      	movs	r3, #1
 8003f72:	4652      	mov	r2, sl
 8003f74:	4631      	mov	r1, r6
 8003f76:	4628      	mov	r0, r5
 8003f78:	47b8      	blx	r7
 8003f7a:	3001      	adds	r0, #1
 8003f7c:	f43f aef9 	beq.w	8003d72 <_printf_float+0xb6>
 8003f80:	f109 0901 	add.w	r9, r9, #1
 8003f84:	e7ee      	b.n	8003f64 <_printf_float+0x2a8>
 8003f86:	bf00      	nop
 8003f88:	7fefffff 	.word	0x7fefffff
 8003f8c:	08008336 	.word	0x08008336
 8003f90:	0800833a 	.word	0x0800833a
 8003f94:	0800833e 	.word	0x0800833e
 8003f98:	08008342 	.word	0x08008342
 8003f9c:	08008346 	.word	0x08008346
 8003fa0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003fa2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	bfa8      	it	ge
 8003fa8:	461a      	movge	r2, r3
 8003faa:	2a00      	cmp	r2, #0
 8003fac:	4691      	mov	r9, r2
 8003fae:	dc37      	bgt.n	8004020 <_printf_float+0x364>
 8003fb0:	f04f 0b00 	mov.w	fp, #0
 8003fb4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003fb8:	f104 021a 	add.w	r2, r4, #26
 8003fbc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003fc0:	ebaa 0309 	sub.w	r3, sl, r9
 8003fc4:	455b      	cmp	r3, fp
 8003fc6:	dc33      	bgt.n	8004030 <_printf_float+0x374>
 8003fc8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	db3b      	blt.n	8004048 <_printf_float+0x38c>
 8003fd0:	6823      	ldr	r3, [r4, #0]
 8003fd2:	07da      	lsls	r2, r3, #31
 8003fd4:	d438      	bmi.n	8004048 <_printf_float+0x38c>
 8003fd6:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8003fda:	eba2 0903 	sub.w	r9, r2, r3
 8003fde:	eba2 020a 	sub.w	r2, r2, sl
 8003fe2:	4591      	cmp	r9, r2
 8003fe4:	bfa8      	it	ge
 8003fe6:	4691      	movge	r9, r2
 8003fe8:	f1b9 0f00 	cmp.w	r9, #0
 8003fec:	dc34      	bgt.n	8004058 <_printf_float+0x39c>
 8003fee:	f04f 0800 	mov.w	r8, #0
 8003ff2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003ff6:	f104 0a1a 	add.w	sl, r4, #26
 8003ffa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003ffe:	1a9b      	subs	r3, r3, r2
 8004000:	eba3 0309 	sub.w	r3, r3, r9
 8004004:	4543      	cmp	r3, r8
 8004006:	f77f af7a 	ble.w	8003efe <_printf_float+0x242>
 800400a:	2301      	movs	r3, #1
 800400c:	4652      	mov	r2, sl
 800400e:	4631      	mov	r1, r6
 8004010:	4628      	mov	r0, r5
 8004012:	47b8      	blx	r7
 8004014:	3001      	adds	r0, #1
 8004016:	f43f aeac 	beq.w	8003d72 <_printf_float+0xb6>
 800401a:	f108 0801 	add.w	r8, r8, #1
 800401e:	e7ec      	b.n	8003ffa <_printf_float+0x33e>
 8004020:	4613      	mov	r3, r2
 8004022:	4631      	mov	r1, r6
 8004024:	4642      	mov	r2, r8
 8004026:	4628      	mov	r0, r5
 8004028:	47b8      	blx	r7
 800402a:	3001      	adds	r0, #1
 800402c:	d1c0      	bne.n	8003fb0 <_printf_float+0x2f4>
 800402e:	e6a0      	b.n	8003d72 <_printf_float+0xb6>
 8004030:	2301      	movs	r3, #1
 8004032:	4631      	mov	r1, r6
 8004034:	4628      	mov	r0, r5
 8004036:	920b      	str	r2, [sp, #44]	; 0x2c
 8004038:	47b8      	blx	r7
 800403a:	3001      	adds	r0, #1
 800403c:	f43f ae99 	beq.w	8003d72 <_printf_float+0xb6>
 8004040:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004042:	f10b 0b01 	add.w	fp, fp, #1
 8004046:	e7b9      	b.n	8003fbc <_printf_float+0x300>
 8004048:	4631      	mov	r1, r6
 800404a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800404e:	4628      	mov	r0, r5
 8004050:	47b8      	blx	r7
 8004052:	3001      	adds	r0, #1
 8004054:	d1bf      	bne.n	8003fd6 <_printf_float+0x31a>
 8004056:	e68c      	b.n	8003d72 <_printf_float+0xb6>
 8004058:	464b      	mov	r3, r9
 800405a:	4631      	mov	r1, r6
 800405c:	4628      	mov	r0, r5
 800405e:	eb08 020a 	add.w	r2, r8, sl
 8004062:	47b8      	blx	r7
 8004064:	3001      	adds	r0, #1
 8004066:	d1c2      	bne.n	8003fee <_printf_float+0x332>
 8004068:	e683      	b.n	8003d72 <_printf_float+0xb6>
 800406a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800406c:	2a01      	cmp	r2, #1
 800406e:	dc01      	bgt.n	8004074 <_printf_float+0x3b8>
 8004070:	07db      	lsls	r3, r3, #31
 8004072:	d539      	bpl.n	80040e8 <_printf_float+0x42c>
 8004074:	2301      	movs	r3, #1
 8004076:	4642      	mov	r2, r8
 8004078:	4631      	mov	r1, r6
 800407a:	4628      	mov	r0, r5
 800407c:	47b8      	blx	r7
 800407e:	3001      	adds	r0, #1
 8004080:	f43f ae77 	beq.w	8003d72 <_printf_float+0xb6>
 8004084:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004088:	4631      	mov	r1, r6
 800408a:	4628      	mov	r0, r5
 800408c:	47b8      	blx	r7
 800408e:	3001      	adds	r0, #1
 8004090:	f43f ae6f 	beq.w	8003d72 <_printf_float+0xb6>
 8004094:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004098:	2200      	movs	r2, #0
 800409a:	2300      	movs	r3, #0
 800409c:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 80040a0:	f7fc fc82 	bl	80009a8 <__aeabi_dcmpeq>
 80040a4:	b9d8      	cbnz	r0, 80040de <_printf_float+0x422>
 80040a6:	f109 33ff 	add.w	r3, r9, #4294967295
 80040aa:	f108 0201 	add.w	r2, r8, #1
 80040ae:	4631      	mov	r1, r6
 80040b0:	4628      	mov	r0, r5
 80040b2:	47b8      	blx	r7
 80040b4:	3001      	adds	r0, #1
 80040b6:	d10e      	bne.n	80040d6 <_printf_float+0x41a>
 80040b8:	e65b      	b.n	8003d72 <_printf_float+0xb6>
 80040ba:	2301      	movs	r3, #1
 80040bc:	464a      	mov	r2, r9
 80040be:	4631      	mov	r1, r6
 80040c0:	4628      	mov	r0, r5
 80040c2:	47b8      	blx	r7
 80040c4:	3001      	adds	r0, #1
 80040c6:	f43f ae54 	beq.w	8003d72 <_printf_float+0xb6>
 80040ca:	f108 0801 	add.w	r8, r8, #1
 80040ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80040d0:	3b01      	subs	r3, #1
 80040d2:	4543      	cmp	r3, r8
 80040d4:	dcf1      	bgt.n	80040ba <_printf_float+0x3fe>
 80040d6:	4653      	mov	r3, sl
 80040d8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80040dc:	e6de      	b.n	8003e9c <_printf_float+0x1e0>
 80040de:	f04f 0800 	mov.w	r8, #0
 80040e2:	f104 091a 	add.w	r9, r4, #26
 80040e6:	e7f2      	b.n	80040ce <_printf_float+0x412>
 80040e8:	2301      	movs	r3, #1
 80040ea:	4642      	mov	r2, r8
 80040ec:	e7df      	b.n	80040ae <_printf_float+0x3f2>
 80040ee:	2301      	movs	r3, #1
 80040f0:	464a      	mov	r2, r9
 80040f2:	4631      	mov	r1, r6
 80040f4:	4628      	mov	r0, r5
 80040f6:	47b8      	blx	r7
 80040f8:	3001      	adds	r0, #1
 80040fa:	f43f ae3a 	beq.w	8003d72 <_printf_float+0xb6>
 80040fe:	f108 0801 	add.w	r8, r8, #1
 8004102:	68e3      	ldr	r3, [r4, #12]
 8004104:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004106:	1a5b      	subs	r3, r3, r1
 8004108:	4543      	cmp	r3, r8
 800410a:	dcf0      	bgt.n	80040ee <_printf_float+0x432>
 800410c:	e6fb      	b.n	8003f06 <_printf_float+0x24a>
 800410e:	f04f 0800 	mov.w	r8, #0
 8004112:	f104 0919 	add.w	r9, r4, #25
 8004116:	e7f4      	b.n	8004102 <_printf_float+0x446>

08004118 <_printf_common>:
 8004118:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800411c:	4616      	mov	r6, r2
 800411e:	4699      	mov	r9, r3
 8004120:	688a      	ldr	r2, [r1, #8]
 8004122:	690b      	ldr	r3, [r1, #16]
 8004124:	4607      	mov	r7, r0
 8004126:	4293      	cmp	r3, r2
 8004128:	bfb8      	it	lt
 800412a:	4613      	movlt	r3, r2
 800412c:	6033      	str	r3, [r6, #0]
 800412e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004132:	460c      	mov	r4, r1
 8004134:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004138:	b10a      	cbz	r2, 800413e <_printf_common+0x26>
 800413a:	3301      	adds	r3, #1
 800413c:	6033      	str	r3, [r6, #0]
 800413e:	6823      	ldr	r3, [r4, #0]
 8004140:	0699      	lsls	r1, r3, #26
 8004142:	bf42      	ittt	mi
 8004144:	6833      	ldrmi	r3, [r6, #0]
 8004146:	3302      	addmi	r3, #2
 8004148:	6033      	strmi	r3, [r6, #0]
 800414a:	6825      	ldr	r5, [r4, #0]
 800414c:	f015 0506 	ands.w	r5, r5, #6
 8004150:	d106      	bne.n	8004160 <_printf_common+0x48>
 8004152:	f104 0a19 	add.w	sl, r4, #25
 8004156:	68e3      	ldr	r3, [r4, #12]
 8004158:	6832      	ldr	r2, [r6, #0]
 800415a:	1a9b      	subs	r3, r3, r2
 800415c:	42ab      	cmp	r3, r5
 800415e:	dc2b      	bgt.n	80041b8 <_printf_common+0xa0>
 8004160:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004164:	1e13      	subs	r3, r2, #0
 8004166:	6822      	ldr	r2, [r4, #0]
 8004168:	bf18      	it	ne
 800416a:	2301      	movne	r3, #1
 800416c:	0692      	lsls	r2, r2, #26
 800416e:	d430      	bmi.n	80041d2 <_printf_common+0xba>
 8004170:	4649      	mov	r1, r9
 8004172:	4638      	mov	r0, r7
 8004174:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004178:	47c0      	blx	r8
 800417a:	3001      	adds	r0, #1
 800417c:	d023      	beq.n	80041c6 <_printf_common+0xae>
 800417e:	6823      	ldr	r3, [r4, #0]
 8004180:	6922      	ldr	r2, [r4, #16]
 8004182:	f003 0306 	and.w	r3, r3, #6
 8004186:	2b04      	cmp	r3, #4
 8004188:	bf14      	ite	ne
 800418a:	2500      	movne	r5, #0
 800418c:	6833      	ldreq	r3, [r6, #0]
 800418e:	f04f 0600 	mov.w	r6, #0
 8004192:	bf08      	it	eq
 8004194:	68e5      	ldreq	r5, [r4, #12]
 8004196:	f104 041a 	add.w	r4, r4, #26
 800419a:	bf08      	it	eq
 800419c:	1aed      	subeq	r5, r5, r3
 800419e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80041a2:	bf08      	it	eq
 80041a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041a8:	4293      	cmp	r3, r2
 80041aa:	bfc4      	itt	gt
 80041ac:	1a9b      	subgt	r3, r3, r2
 80041ae:	18ed      	addgt	r5, r5, r3
 80041b0:	42b5      	cmp	r5, r6
 80041b2:	d11a      	bne.n	80041ea <_printf_common+0xd2>
 80041b4:	2000      	movs	r0, #0
 80041b6:	e008      	b.n	80041ca <_printf_common+0xb2>
 80041b8:	2301      	movs	r3, #1
 80041ba:	4652      	mov	r2, sl
 80041bc:	4649      	mov	r1, r9
 80041be:	4638      	mov	r0, r7
 80041c0:	47c0      	blx	r8
 80041c2:	3001      	adds	r0, #1
 80041c4:	d103      	bne.n	80041ce <_printf_common+0xb6>
 80041c6:	f04f 30ff 	mov.w	r0, #4294967295
 80041ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041ce:	3501      	adds	r5, #1
 80041d0:	e7c1      	b.n	8004156 <_printf_common+0x3e>
 80041d2:	2030      	movs	r0, #48	; 0x30
 80041d4:	18e1      	adds	r1, r4, r3
 80041d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80041da:	1c5a      	adds	r2, r3, #1
 80041dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80041e0:	4422      	add	r2, r4
 80041e2:	3302      	adds	r3, #2
 80041e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80041e8:	e7c2      	b.n	8004170 <_printf_common+0x58>
 80041ea:	2301      	movs	r3, #1
 80041ec:	4622      	mov	r2, r4
 80041ee:	4649      	mov	r1, r9
 80041f0:	4638      	mov	r0, r7
 80041f2:	47c0      	blx	r8
 80041f4:	3001      	adds	r0, #1
 80041f6:	d0e6      	beq.n	80041c6 <_printf_common+0xae>
 80041f8:	3601      	adds	r6, #1
 80041fa:	e7d9      	b.n	80041b0 <_printf_common+0x98>

080041fc <_printf_i>:
 80041fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004200:	7e0f      	ldrb	r7, [r1, #24]
 8004202:	4691      	mov	r9, r2
 8004204:	2f78      	cmp	r7, #120	; 0x78
 8004206:	4680      	mov	r8, r0
 8004208:	460c      	mov	r4, r1
 800420a:	469a      	mov	sl, r3
 800420c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800420e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004212:	d807      	bhi.n	8004224 <_printf_i+0x28>
 8004214:	2f62      	cmp	r7, #98	; 0x62
 8004216:	d80a      	bhi.n	800422e <_printf_i+0x32>
 8004218:	2f00      	cmp	r7, #0
 800421a:	f000 80d5 	beq.w	80043c8 <_printf_i+0x1cc>
 800421e:	2f58      	cmp	r7, #88	; 0x58
 8004220:	f000 80c1 	beq.w	80043a6 <_printf_i+0x1aa>
 8004224:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004228:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800422c:	e03a      	b.n	80042a4 <_printf_i+0xa8>
 800422e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004232:	2b15      	cmp	r3, #21
 8004234:	d8f6      	bhi.n	8004224 <_printf_i+0x28>
 8004236:	a101      	add	r1, pc, #4	; (adr r1, 800423c <_printf_i+0x40>)
 8004238:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800423c:	08004295 	.word	0x08004295
 8004240:	080042a9 	.word	0x080042a9
 8004244:	08004225 	.word	0x08004225
 8004248:	08004225 	.word	0x08004225
 800424c:	08004225 	.word	0x08004225
 8004250:	08004225 	.word	0x08004225
 8004254:	080042a9 	.word	0x080042a9
 8004258:	08004225 	.word	0x08004225
 800425c:	08004225 	.word	0x08004225
 8004260:	08004225 	.word	0x08004225
 8004264:	08004225 	.word	0x08004225
 8004268:	080043af 	.word	0x080043af
 800426c:	080042d5 	.word	0x080042d5
 8004270:	08004369 	.word	0x08004369
 8004274:	08004225 	.word	0x08004225
 8004278:	08004225 	.word	0x08004225
 800427c:	080043d1 	.word	0x080043d1
 8004280:	08004225 	.word	0x08004225
 8004284:	080042d5 	.word	0x080042d5
 8004288:	08004225 	.word	0x08004225
 800428c:	08004225 	.word	0x08004225
 8004290:	08004371 	.word	0x08004371
 8004294:	682b      	ldr	r3, [r5, #0]
 8004296:	1d1a      	adds	r2, r3, #4
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	602a      	str	r2, [r5, #0]
 800429c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80042a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80042a4:	2301      	movs	r3, #1
 80042a6:	e0a0      	b.n	80043ea <_printf_i+0x1ee>
 80042a8:	6820      	ldr	r0, [r4, #0]
 80042aa:	682b      	ldr	r3, [r5, #0]
 80042ac:	0607      	lsls	r7, r0, #24
 80042ae:	f103 0104 	add.w	r1, r3, #4
 80042b2:	6029      	str	r1, [r5, #0]
 80042b4:	d501      	bpl.n	80042ba <_printf_i+0xbe>
 80042b6:	681e      	ldr	r6, [r3, #0]
 80042b8:	e003      	b.n	80042c2 <_printf_i+0xc6>
 80042ba:	0646      	lsls	r6, r0, #25
 80042bc:	d5fb      	bpl.n	80042b6 <_printf_i+0xba>
 80042be:	f9b3 6000 	ldrsh.w	r6, [r3]
 80042c2:	2e00      	cmp	r6, #0
 80042c4:	da03      	bge.n	80042ce <_printf_i+0xd2>
 80042c6:	232d      	movs	r3, #45	; 0x2d
 80042c8:	4276      	negs	r6, r6
 80042ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042ce:	230a      	movs	r3, #10
 80042d0:	4859      	ldr	r0, [pc, #356]	; (8004438 <_printf_i+0x23c>)
 80042d2:	e012      	b.n	80042fa <_printf_i+0xfe>
 80042d4:	682b      	ldr	r3, [r5, #0]
 80042d6:	6820      	ldr	r0, [r4, #0]
 80042d8:	1d19      	adds	r1, r3, #4
 80042da:	6029      	str	r1, [r5, #0]
 80042dc:	0605      	lsls	r5, r0, #24
 80042de:	d501      	bpl.n	80042e4 <_printf_i+0xe8>
 80042e0:	681e      	ldr	r6, [r3, #0]
 80042e2:	e002      	b.n	80042ea <_printf_i+0xee>
 80042e4:	0641      	lsls	r1, r0, #25
 80042e6:	d5fb      	bpl.n	80042e0 <_printf_i+0xe4>
 80042e8:	881e      	ldrh	r6, [r3, #0]
 80042ea:	2f6f      	cmp	r7, #111	; 0x6f
 80042ec:	bf0c      	ite	eq
 80042ee:	2308      	moveq	r3, #8
 80042f0:	230a      	movne	r3, #10
 80042f2:	4851      	ldr	r0, [pc, #324]	; (8004438 <_printf_i+0x23c>)
 80042f4:	2100      	movs	r1, #0
 80042f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80042fa:	6865      	ldr	r5, [r4, #4]
 80042fc:	2d00      	cmp	r5, #0
 80042fe:	bfa8      	it	ge
 8004300:	6821      	ldrge	r1, [r4, #0]
 8004302:	60a5      	str	r5, [r4, #8]
 8004304:	bfa4      	itt	ge
 8004306:	f021 0104 	bicge.w	r1, r1, #4
 800430a:	6021      	strge	r1, [r4, #0]
 800430c:	b90e      	cbnz	r6, 8004312 <_printf_i+0x116>
 800430e:	2d00      	cmp	r5, #0
 8004310:	d04b      	beq.n	80043aa <_printf_i+0x1ae>
 8004312:	4615      	mov	r5, r2
 8004314:	fbb6 f1f3 	udiv	r1, r6, r3
 8004318:	fb03 6711 	mls	r7, r3, r1, r6
 800431c:	5dc7      	ldrb	r7, [r0, r7]
 800431e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004322:	4637      	mov	r7, r6
 8004324:	42bb      	cmp	r3, r7
 8004326:	460e      	mov	r6, r1
 8004328:	d9f4      	bls.n	8004314 <_printf_i+0x118>
 800432a:	2b08      	cmp	r3, #8
 800432c:	d10b      	bne.n	8004346 <_printf_i+0x14a>
 800432e:	6823      	ldr	r3, [r4, #0]
 8004330:	07de      	lsls	r6, r3, #31
 8004332:	d508      	bpl.n	8004346 <_printf_i+0x14a>
 8004334:	6923      	ldr	r3, [r4, #16]
 8004336:	6861      	ldr	r1, [r4, #4]
 8004338:	4299      	cmp	r1, r3
 800433a:	bfde      	ittt	le
 800433c:	2330      	movle	r3, #48	; 0x30
 800433e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004342:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004346:	1b52      	subs	r2, r2, r5
 8004348:	6122      	str	r2, [r4, #16]
 800434a:	464b      	mov	r3, r9
 800434c:	4621      	mov	r1, r4
 800434e:	4640      	mov	r0, r8
 8004350:	f8cd a000 	str.w	sl, [sp]
 8004354:	aa03      	add	r2, sp, #12
 8004356:	f7ff fedf 	bl	8004118 <_printf_common>
 800435a:	3001      	adds	r0, #1
 800435c:	d14a      	bne.n	80043f4 <_printf_i+0x1f8>
 800435e:	f04f 30ff 	mov.w	r0, #4294967295
 8004362:	b004      	add	sp, #16
 8004364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004368:	6823      	ldr	r3, [r4, #0]
 800436a:	f043 0320 	orr.w	r3, r3, #32
 800436e:	6023      	str	r3, [r4, #0]
 8004370:	2778      	movs	r7, #120	; 0x78
 8004372:	4832      	ldr	r0, [pc, #200]	; (800443c <_printf_i+0x240>)
 8004374:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004378:	6823      	ldr	r3, [r4, #0]
 800437a:	6829      	ldr	r1, [r5, #0]
 800437c:	061f      	lsls	r7, r3, #24
 800437e:	f851 6b04 	ldr.w	r6, [r1], #4
 8004382:	d402      	bmi.n	800438a <_printf_i+0x18e>
 8004384:	065f      	lsls	r7, r3, #25
 8004386:	bf48      	it	mi
 8004388:	b2b6      	uxthmi	r6, r6
 800438a:	07df      	lsls	r7, r3, #31
 800438c:	bf48      	it	mi
 800438e:	f043 0320 	orrmi.w	r3, r3, #32
 8004392:	6029      	str	r1, [r5, #0]
 8004394:	bf48      	it	mi
 8004396:	6023      	strmi	r3, [r4, #0]
 8004398:	b91e      	cbnz	r6, 80043a2 <_printf_i+0x1a6>
 800439a:	6823      	ldr	r3, [r4, #0]
 800439c:	f023 0320 	bic.w	r3, r3, #32
 80043a0:	6023      	str	r3, [r4, #0]
 80043a2:	2310      	movs	r3, #16
 80043a4:	e7a6      	b.n	80042f4 <_printf_i+0xf8>
 80043a6:	4824      	ldr	r0, [pc, #144]	; (8004438 <_printf_i+0x23c>)
 80043a8:	e7e4      	b.n	8004374 <_printf_i+0x178>
 80043aa:	4615      	mov	r5, r2
 80043ac:	e7bd      	b.n	800432a <_printf_i+0x12e>
 80043ae:	682b      	ldr	r3, [r5, #0]
 80043b0:	6826      	ldr	r6, [r4, #0]
 80043b2:	1d18      	adds	r0, r3, #4
 80043b4:	6961      	ldr	r1, [r4, #20]
 80043b6:	6028      	str	r0, [r5, #0]
 80043b8:	0635      	lsls	r5, r6, #24
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	d501      	bpl.n	80043c2 <_printf_i+0x1c6>
 80043be:	6019      	str	r1, [r3, #0]
 80043c0:	e002      	b.n	80043c8 <_printf_i+0x1cc>
 80043c2:	0670      	lsls	r0, r6, #25
 80043c4:	d5fb      	bpl.n	80043be <_printf_i+0x1c2>
 80043c6:	8019      	strh	r1, [r3, #0]
 80043c8:	2300      	movs	r3, #0
 80043ca:	4615      	mov	r5, r2
 80043cc:	6123      	str	r3, [r4, #16]
 80043ce:	e7bc      	b.n	800434a <_printf_i+0x14e>
 80043d0:	682b      	ldr	r3, [r5, #0]
 80043d2:	2100      	movs	r1, #0
 80043d4:	1d1a      	adds	r2, r3, #4
 80043d6:	602a      	str	r2, [r5, #0]
 80043d8:	681d      	ldr	r5, [r3, #0]
 80043da:	6862      	ldr	r2, [r4, #4]
 80043dc:	4628      	mov	r0, r5
 80043de:	f000 fbcf 	bl	8004b80 <memchr>
 80043e2:	b108      	cbz	r0, 80043e8 <_printf_i+0x1ec>
 80043e4:	1b40      	subs	r0, r0, r5
 80043e6:	6060      	str	r0, [r4, #4]
 80043e8:	6863      	ldr	r3, [r4, #4]
 80043ea:	6123      	str	r3, [r4, #16]
 80043ec:	2300      	movs	r3, #0
 80043ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043f2:	e7aa      	b.n	800434a <_printf_i+0x14e>
 80043f4:	462a      	mov	r2, r5
 80043f6:	4649      	mov	r1, r9
 80043f8:	4640      	mov	r0, r8
 80043fa:	6923      	ldr	r3, [r4, #16]
 80043fc:	47d0      	blx	sl
 80043fe:	3001      	adds	r0, #1
 8004400:	d0ad      	beq.n	800435e <_printf_i+0x162>
 8004402:	6823      	ldr	r3, [r4, #0]
 8004404:	079b      	lsls	r3, r3, #30
 8004406:	d413      	bmi.n	8004430 <_printf_i+0x234>
 8004408:	68e0      	ldr	r0, [r4, #12]
 800440a:	9b03      	ldr	r3, [sp, #12]
 800440c:	4298      	cmp	r0, r3
 800440e:	bfb8      	it	lt
 8004410:	4618      	movlt	r0, r3
 8004412:	e7a6      	b.n	8004362 <_printf_i+0x166>
 8004414:	2301      	movs	r3, #1
 8004416:	4632      	mov	r2, r6
 8004418:	4649      	mov	r1, r9
 800441a:	4640      	mov	r0, r8
 800441c:	47d0      	blx	sl
 800441e:	3001      	adds	r0, #1
 8004420:	d09d      	beq.n	800435e <_printf_i+0x162>
 8004422:	3501      	adds	r5, #1
 8004424:	68e3      	ldr	r3, [r4, #12]
 8004426:	9903      	ldr	r1, [sp, #12]
 8004428:	1a5b      	subs	r3, r3, r1
 800442a:	42ab      	cmp	r3, r5
 800442c:	dcf2      	bgt.n	8004414 <_printf_i+0x218>
 800442e:	e7eb      	b.n	8004408 <_printf_i+0x20c>
 8004430:	2500      	movs	r5, #0
 8004432:	f104 0619 	add.w	r6, r4, #25
 8004436:	e7f5      	b.n	8004424 <_printf_i+0x228>
 8004438:	08008348 	.word	0x08008348
 800443c:	08008359 	.word	0x08008359

08004440 <_scanf_float>:
 8004440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004444:	b087      	sub	sp, #28
 8004446:	9303      	str	r3, [sp, #12]
 8004448:	688b      	ldr	r3, [r1, #8]
 800444a:	4617      	mov	r7, r2
 800444c:	1e5a      	subs	r2, r3, #1
 800444e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004452:	bf85      	ittet	hi
 8004454:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004458:	195b      	addhi	r3, r3, r5
 800445a:	2300      	movls	r3, #0
 800445c:	9302      	strhi	r3, [sp, #8]
 800445e:	bf88      	it	hi
 8004460:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004464:	468b      	mov	fp, r1
 8004466:	f04f 0500 	mov.w	r5, #0
 800446a:	bf8c      	ite	hi
 800446c:	608b      	strhi	r3, [r1, #8]
 800446e:	9302      	strls	r3, [sp, #8]
 8004470:	680b      	ldr	r3, [r1, #0]
 8004472:	4680      	mov	r8, r0
 8004474:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004478:	f84b 3b1c 	str.w	r3, [fp], #28
 800447c:	460c      	mov	r4, r1
 800447e:	465e      	mov	r6, fp
 8004480:	46aa      	mov	sl, r5
 8004482:	46a9      	mov	r9, r5
 8004484:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004488:	9501      	str	r5, [sp, #4]
 800448a:	68a2      	ldr	r2, [r4, #8]
 800448c:	b152      	cbz	r2, 80044a4 <_scanf_float+0x64>
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	781b      	ldrb	r3, [r3, #0]
 8004492:	2b4e      	cmp	r3, #78	; 0x4e
 8004494:	d864      	bhi.n	8004560 <_scanf_float+0x120>
 8004496:	2b40      	cmp	r3, #64	; 0x40
 8004498:	d83c      	bhi.n	8004514 <_scanf_float+0xd4>
 800449a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800449e:	b2c8      	uxtb	r0, r1
 80044a0:	280e      	cmp	r0, #14
 80044a2:	d93a      	bls.n	800451a <_scanf_float+0xda>
 80044a4:	f1b9 0f00 	cmp.w	r9, #0
 80044a8:	d003      	beq.n	80044b2 <_scanf_float+0x72>
 80044aa:	6823      	ldr	r3, [r4, #0]
 80044ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044b0:	6023      	str	r3, [r4, #0]
 80044b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80044b6:	f1ba 0f01 	cmp.w	sl, #1
 80044ba:	f200 8113 	bhi.w	80046e4 <_scanf_float+0x2a4>
 80044be:	455e      	cmp	r6, fp
 80044c0:	f200 8105 	bhi.w	80046ce <_scanf_float+0x28e>
 80044c4:	2501      	movs	r5, #1
 80044c6:	4628      	mov	r0, r5
 80044c8:	b007      	add	sp, #28
 80044ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044ce:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80044d2:	2a0d      	cmp	r2, #13
 80044d4:	d8e6      	bhi.n	80044a4 <_scanf_float+0x64>
 80044d6:	a101      	add	r1, pc, #4	; (adr r1, 80044dc <_scanf_float+0x9c>)
 80044d8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80044dc:	0800461b 	.word	0x0800461b
 80044e0:	080044a5 	.word	0x080044a5
 80044e4:	080044a5 	.word	0x080044a5
 80044e8:	080044a5 	.word	0x080044a5
 80044ec:	0800467b 	.word	0x0800467b
 80044f0:	08004653 	.word	0x08004653
 80044f4:	080044a5 	.word	0x080044a5
 80044f8:	080044a5 	.word	0x080044a5
 80044fc:	08004629 	.word	0x08004629
 8004500:	080044a5 	.word	0x080044a5
 8004504:	080044a5 	.word	0x080044a5
 8004508:	080044a5 	.word	0x080044a5
 800450c:	080044a5 	.word	0x080044a5
 8004510:	080045e1 	.word	0x080045e1
 8004514:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004518:	e7db      	b.n	80044d2 <_scanf_float+0x92>
 800451a:	290e      	cmp	r1, #14
 800451c:	d8c2      	bhi.n	80044a4 <_scanf_float+0x64>
 800451e:	a001      	add	r0, pc, #4	; (adr r0, 8004524 <_scanf_float+0xe4>)
 8004520:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004524:	080045d3 	.word	0x080045d3
 8004528:	080044a5 	.word	0x080044a5
 800452c:	080045d3 	.word	0x080045d3
 8004530:	08004667 	.word	0x08004667
 8004534:	080044a5 	.word	0x080044a5
 8004538:	08004581 	.word	0x08004581
 800453c:	080045bd 	.word	0x080045bd
 8004540:	080045bd 	.word	0x080045bd
 8004544:	080045bd 	.word	0x080045bd
 8004548:	080045bd 	.word	0x080045bd
 800454c:	080045bd 	.word	0x080045bd
 8004550:	080045bd 	.word	0x080045bd
 8004554:	080045bd 	.word	0x080045bd
 8004558:	080045bd 	.word	0x080045bd
 800455c:	080045bd 	.word	0x080045bd
 8004560:	2b6e      	cmp	r3, #110	; 0x6e
 8004562:	d809      	bhi.n	8004578 <_scanf_float+0x138>
 8004564:	2b60      	cmp	r3, #96	; 0x60
 8004566:	d8b2      	bhi.n	80044ce <_scanf_float+0x8e>
 8004568:	2b54      	cmp	r3, #84	; 0x54
 800456a:	d077      	beq.n	800465c <_scanf_float+0x21c>
 800456c:	2b59      	cmp	r3, #89	; 0x59
 800456e:	d199      	bne.n	80044a4 <_scanf_float+0x64>
 8004570:	2d07      	cmp	r5, #7
 8004572:	d197      	bne.n	80044a4 <_scanf_float+0x64>
 8004574:	2508      	movs	r5, #8
 8004576:	e029      	b.n	80045cc <_scanf_float+0x18c>
 8004578:	2b74      	cmp	r3, #116	; 0x74
 800457a:	d06f      	beq.n	800465c <_scanf_float+0x21c>
 800457c:	2b79      	cmp	r3, #121	; 0x79
 800457e:	e7f6      	b.n	800456e <_scanf_float+0x12e>
 8004580:	6821      	ldr	r1, [r4, #0]
 8004582:	05c8      	lsls	r0, r1, #23
 8004584:	d51a      	bpl.n	80045bc <_scanf_float+0x17c>
 8004586:	9b02      	ldr	r3, [sp, #8]
 8004588:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800458c:	6021      	str	r1, [r4, #0]
 800458e:	f109 0901 	add.w	r9, r9, #1
 8004592:	b11b      	cbz	r3, 800459c <_scanf_float+0x15c>
 8004594:	3b01      	subs	r3, #1
 8004596:	3201      	adds	r2, #1
 8004598:	9302      	str	r3, [sp, #8]
 800459a:	60a2      	str	r2, [r4, #8]
 800459c:	68a3      	ldr	r3, [r4, #8]
 800459e:	3b01      	subs	r3, #1
 80045a0:	60a3      	str	r3, [r4, #8]
 80045a2:	6923      	ldr	r3, [r4, #16]
 80045a4:	3301      	adds	r3, #1
 80045a6:	6123      	str	r3, [r4, #16]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	3b01      	subs	r3, #1
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	607b      	str	r3, [r7, #4]
 80045b0:	f340 8084 	ble.w	80046bc <_scanf_float+0x27c>
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	3301      	adds	r3, #1
 80045b8:	603b      	str	r3, [r7, #0]
 80045ba:	e766      	b.n	800448a <_scanf_float+0x4a>
 80045bc:	eb1a 0f05 	cmn.w	sl, r5
 80045c0:	f47f af70 	bne.w	80044a4 <_scanf_float+0x64>
 80045c4:	6822      	ldr	r2, [r4, #0]
 80045c6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80045ca:	6022      	str	r2, [r4, #0]
 80045cc:	f806 3b01 	strb.w	r3, [r6], #1
 80045d0:	e7e4      	b.n	800459c <_scanf_float+0x15c>
 80045d2:	6822      	ldr	r2, [r4, #0]
 80045d4:	0610      	lsls	r0, r2, #24
 80045d6:	f57f af65 	bpl.w	80044a4 <_scanf_float+0x64>
 80045da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045de:	e7f4      	b.n	80045ca <_scanf_float+0x18a>
 80045e0:	f1ba 0f00 	cmp.w	sl, #0
 80045e4:	d10e      	bne.n	8004604 <_scanf_float+0x1c4>
 80045e6:	f1b9 0f00 	cmp.w	r9, #0
 80045ea:	d10e      	bne.n	800460a <_scanf_float+0x1ca>
 80045ec:	6822      	ldr	r2, [r4, #0]
 80045ee:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80045f2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80045f6:	d108      	bne.n	800460a <_scanf_float+0x1ca>
 80045f8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80045fc:	f04f 0a01 	mov.w	sl, #1
 8004600:	6022      	str	r2, [r4, #0]
 8004602:	e7e3      	b.n	80045cc <_scanf_float+0x18c>
 8004604:	f1ba 0f02 	cmp.w	sl, #2
 8004608:	d055      	beq.n	80046b6 <_scanf_float+0x276>
 800460a:	2d01      	cmp	r5, #1
 800460c:	d002      	beq.n	8004614 <_scanf_float+0x1d4>
 800460e:	2d04      	cmp	r5, #4
 8004610:	f47f af48 	bne.w	80044a4 <_scanf_float+0x64>
 8004614:	3501      	adds	r5, #1
 8004616:	b2ed      	uxtb	r5, r5
 8004618:	e7d8      	b.n	80045cc <_scanf_float+0x18c>
 800461a:	f1ba 0f01 	cmp.w	sl, #1
 800461e:	f47f af41 	bne.w	80044a4 <_scanf_float+0x64>
 8004622:	f04f 0a02 	mov.w	sl, #2
 8004626:	e7d1      	b.n	80045cc <_scanf_float+0x18c>
 8004628:	b97d      	cbnz	r5, 800464a <_scanf_float+0x20a>
 800462a:	f1b9 0f00 	cmp.w	r9, #0
 800462e:	f47f af3c 	bne.w	80044aa <_scanf_float+0x6a>
 8004632:	6822      	ldr	r2, [r4, #0]
 8004634:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004638:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800463c:	f47f af39 	bne.w	80044b2 <_scanf_float+0x72>
 8004640:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004644:	2501      	movs	r5, #1
 8004646:	6022      	str	r2, [r4, #0]
 8004648:	e7c0      	b.n	80045cc <_scanf_float+0x18c>
 800464a:	2d03      	cmp	r5, #3
 800464c:	d0e2      	beq.n	8004614 <_scanf_float+0x1d4>
 800464e:	2d05      	cmp	r5, #5
 8004650:	e7de      	b.n	8004610 <_scanf_float+0x1d0>
 8004652:	2d02      	cmp	r5, #2
 8004654:	f47f af26 	bne.w	80044a4 <_scanf_float+0x64>
 8004658:	2503      	movs	r5, #3
 800465a:	e7b7      	b.n	80045cc <_scanf_float+0x18c>
 800465c:	2d06      	cmp	r5, #6
 800465e:	f47f af21 	bne.w	80044a4 <_scanf_float+0x64>
 8004662:	2507      	movs	r5, #7
 8004664:	e7b2      	b.n	80045cc <_scanf_float+0x18c>
 8004666:	6822      	ldr	r2, [r4, #0]
 8004668:	0591      	lsls	r1, r2, #22
 800466a:	f57f af1b 	bpl.w	80044a4 <_scanf_float+0x64>
 800466e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004672:	6022      	str	r2, [r4, #0]
 8004674:	f8cd 9004 	str.w	r9, [sp, #4]
 8004678:	e7a8      	b.n	80045cc <_scanf_float+0x18c>
 800467a:	6822      	ldr	r2, [r4, #0]
 800467c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004680:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004684:	d006      	beq.n	8004694 <_scanf_float+0x254>
 8004686:	0550      	lsls	r0, r2, #21
 8004688:	f57f af0c 	bpl.w	80044a4 <_scanf_float+0x64>
 800468c:	f1b9 0f00 	cmp.w	r9, #0
 8004690:	f43f af0f 	beq.w	80044b2 <_scanf_float+0x72>
 8004694:	0591      	lsls	r1, r2, #22
 8004696:	bf58      	it	pl
 8004698:	9901      	ldrpl	r1, [sp, #4]
 800469a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800469e:	bf58      	it	pl
 80046a0:	eba9 0101 	subpl.w	r1, r9, r1
 80046a4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80046a8:	f04f 0900 	mov.w	r9, #0
 80046ac:	bf58      	it	pl
 80046ae:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80046b2:	6022      	str	r2, [r4, #0]
 80046b4:	e78a      	b.n	80045cc <_scanf_float+0x18c>
 80046b6:	f04f 0a03 	mov.w	sl, #3
 80046ba:	e787      	b.n	80045cc <_scanf_float+0x18c>
 80046bc:	4639      	mov	r1, r7
 80046be:	4640      	mov	r0, r8
 80046c0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80046c4:	4798      	blx	r3
 80046c6:	2800      	cmp	r0, #0
 80046c8:	f43f aedf 	beq.w	800448a <_scanf_float+0x4a>
 80046cc:	e6ea      	b.n	80044a4 <_scanf_float+0x64>
 80046ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80046d2:	463a      	mov	r2, r7
 80046d4:	4640      	mov	r0, r8
 80046d6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80046da:	4798      	blx	r3
 80046dc:	6923      	ldr	r3, [r4, #16]
 80046de:	3b01      	subs	r3, #1
 80046e0:	6123      	str	r3, [r4, #16]
 80046e2:	e6ec      	b.n	80044be <_scanf_float+0x7e>
 80046e4:	1e6b      	subs	r3, r5, #1
 80046e6:	2b06      	cmp	r3, #6
 80046e8:	d825      	bhi.n	8004736 <_scanf_float+0x2f6>
 80046ea:	2d02      	cmp	r5, #2
 80046ec:	d836      	bhi.n	800475c <_scanf_float+0x31c>
 80046ee:	455e      	cmp	r6, fp
 80046f0:	f67f aee8 	bls.w	80044c4 <_scanf_float+0x84>
 80046f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80046f8:	463a      	mov	r2, r7
 80046fa:	4640      	mov	r0, r8
 80046fc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004700:	4798      	blx	r3
 8004702:	6923      	ldr	r3, [r4, #16]
 8004704:	3b01      	subs	r3, #1
 8004706:	6123      	str	r3, [r4, #16]
 8004708:	e7f1      	b.n	80046ee <_scanf_float+0x2ae>
 800470a:	9802      	ldr	r0, [sp, #8]
 800470c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004710:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004714:	463a      	mov	r2, r7
 8004716:	9002      	str	r0, [sp, #8]
 8004718:	4640      	mov	r0, r8
 800471a:	4798      	blx	r3
 800471c:	6923      	ldr	r3, [r4, #16]
 800471e:	3b01      	subs	r3, #1
 8004720:	6123      	str	r3, [r4, #16]
 8004722:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004726:	fa5f fa8a 	uxtb.w	sl, sl
 800472a:	f1ba 0f02 	cmp.w	sl, #2
 800472e:	d1ec      	bne.n	800470a <_scanf_float+0x2ca>
 8004730:	3d03      	subs	r5, #3
 8004732:	b2ed      	uxtb	r5, r5
 8004734:	1b76      	subs	r6, r6, r5
 8004736:	6823      	ldr	r3, [r4, #0]
 8004738:	05da      	lsls	r2, r3, #23
 800473a:	d52f      	bpl.n	800479c <_scanf_float+0x35c>
 800473c:	055b      	lsls	r3, r3, #21
 800473e:	d510      	bpl.n	8004762 <_scanf_float+0x322>
 8004740:	455e      	cmp	r6, fp
 8004742:	f67f aebf 	bls.w	80044c4 <_scanf_float+0x84>
 8004746:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800474a:	463a      	mov	r2, r7
 800474c:	4640      	mov	r0, r8
 800474e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004752:	4798      	blx	r3
 8004754:	6923      	ldr	r3, [r4, #16]
 8004756:	3b01      	subs	r3, #1
 8004758:	6123      	str	r3, [r4, #16]
 800475a:	e7f1      	b.n	8004740 <_scanf_float+0x300>
 800475c:	46aa      	mov	sl, r5
 800475e:	9602      	str	r6, [sp, #8]
 8004760:	e7df      	b.n	8004722 <_scanf_float+0x2e2>
 8004762:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004766:	6923      	ldr	r3, [r4, #16]
 8004768:	2965      	cmp	r1, #101	; 0x65
 800476a:	f103 33ff 	add.w	r3, r3, #4294967295
 800476e:	f106 35ff 	add.w	r5, r6, #4294967295
 8004772:	6123      	str	r3, [r4, #16]
 8004774:	d00c      	beq.n	8004790 <_scanf_float+0x350>
 8004776:	2945      	cmp	r1, #69	; 0x45
 8004778:	d00a      	beq.n	8004790 <_scanf_float+0x350>
 800477a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800477e:	463a      	mov	r2, r7
 8004780:	4640      	mov	r0, r8
 8004782:	4798      	blx	r3
 8004784:	6923      	ldr	r3, [r4, #16]
 8004786:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800478a:	3b01      	subs	r3, #1
 800478c:	1eb5      	subs	r5, r6, #2
 800478e:	6123      	str	r3, [r4, #16]
 8004790:	463a      	mov	r2, r7
 8004792:	4640      	mov	r0, r8
 8004794:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004798:	4798      	blx	r3
 800479a:	462e      	mov	r6, r5
 800479c:	6825      	ldr	r5, [r4, #0]
 800479e:	f015 0510 	ands.w	r5, r5, #16
 80047a2:	d155      	bne.n	8004850 <_scanf_float+0x410>
 80047a4:	7035      	strb	r5, [r6, #0]
 80047a6:	6823      	ldr	r3, [r4, #0]
 80047a8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80047ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047b0:	d11d      	bne.n	80047ee <_scanf_float+0x3ae>
 80047b2:	9b01      	ldr	r3, [sp, #4]
 80047b4:	454b      	cmp	r3, r9
 80047b6:	eba3 0209 	sub.w	r2, r3, r9
 80047ba:	d125      	bne.n	8004808 <_scanf_float+0x3c8>
 80047bc:	2200      	movs	r2, #0
 80047be:	4659      	mov	r1, fp
 80047c0:	4640      	mov	r0, r8
 80047c2:	f002 fc0d 	bl	8006fe0 <_strtod_r>
 80047c6:	9b03      	ldr	r3, [sp, #12]
 80047c8:	f8d4 c000 	ldr.w	ip, [r4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f01c 0f02 	tst.w	ip, #2
 80047d2:	4606      	mov	r6, r0
 80047d4:	460f      	mov	r7, r1
 80047d6:	f103 0204 	add.w	r2, r3, #4
 80047da:	d020      	beq.n	800481e <_scanf_float+0x3de>
 80047dc:	9903      	ldr	r1, [sp, #12]
 80047de:	600a      	str	r2, [r1, #0]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	e9c3 6700 	strd	r6, r7, [r3]
 80047e6:	68e3      	ldr	r3, [r4, #12]
 80047e8:	3301      	adds	r3, #1
 80047ea:	60e3      	str	r3, [r4, #12]
 80047ec:	e66b      	b.n	80044c6 <_scanf_float+0x86>
 80047ee:	9b04      	ldr	r3, [sp, #16]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d0e3      	beq.n	80047bc <_scanf_float+0x37c>
 80047f4:	9905      	ldr	r1, [sp, #20]
 80047f6:	230a      	movs	r3, #10
 80047f8:	462a      	mov	r2, r5
 80047fa:	4640      	mov	r0, r8
 80047fc:	3101      	adds	r1, #1
 80047fe:	f002 fc73 	bl	80070e8 <_strtol_r>
 8004802:	9b04      	ldr	r3, [sp, #16]
 8004804:	9e05      	ldr	r6, [sp, #20]
 8004806:	1ac2      	subs	r2, r0, r3
 8004808:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800480c:	429e      	cmp	r6, r3
 800480e:	bf28      	it	cs
 8004810:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004814:	4630      	mov	r0, r6
 8004816:	490f      	ldr	r1, [pc, #60]	; (8004854 <_scanf_float+0x414>)
 8004818:	f000 f8d0 	bl	80049bc <siprintf>
 800481c:	e7ce      	b.n	80047bc <_scanf_float+0x37c>
 800481e:	f01c 0f04 	tst.w	ip, #4
 8004822:	d1db      	bne.n	80047dc <_scanf_float+0x39c>
 8004824:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8004828:	f8cc 2000 	str.w	r2, [ip]
 800482c:	f8d3 8000 	ldr.w	r8, [r3]
 8004830:	4602      	mov	r2, r0
 8004832:	460b      	mov	r3, r1
 8004834:	f7fc f8ea 	bl	8000a0c <__aeabi_dcmpun>
 8004838:	b128      	cbz	r0, 8004846 <_scanf_float+0x406>
 800483a:	4807      	ldr	r0, [pc, #28]	; (8004858 <_scanf_float+0x418>)
 800483c:	f000 f9ae 	bl	8004b9c <nanf>
 8004840:	f8c8 0000 	str.w	r0, [r8]
 8004844:	e7cf      	b.n	80047e6 <_scanf_float+0x3a6>
 8004846:	4630      	mov	r0, r6
 8004848:	4639      	mov	r1, r7
 800484a:	f7fc f93d 	bl	8000ac8 <__aeabi_d2f>
 800484e:	e7f7      	b.n	8004840 <_scanf_float+0x400>
 8004850:	2500      	movs	r5, #0
 8004852:	e638      	b.n	80044c6 <_scanf_float+0x86>
 8004854:	0800836a 	.word	0x0800836a
 8004858:	080086fd 	.word	0x080086fd

0800485c <std>:
 800485c:	2300      	movs	r3, #0
 800485e:	b510      	push	{r4, lr}
 8004860:	4604      	mov	r4, r0
 8004862:	e9c0 3300 	strd	r3, r3, [r0]
 8004866:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800486a:	6083      	str	r3, [r0, #8]
 800486c:	8181      	strh	r1, [r0, #12]
 800486e:	6643      	str	r3, [r0, #100]	; 0x64
 8004870:	81c2      	strh	r2, [r0, #14]
 8004872:	6183      	str	r3, [r0, #24]
 8004874:	4619      	mov	r1, r3
 8004876:	2208      	movs	r2, #8
 8004878:	305c      	adds	r0, #92	; 0x5c
 800487a:	f000 f902 	bl	8004a82 <memset>
 800487e:	4b05      	ldr	r3, [pc, #20]	; (8004894 <std+0x38>)
 8004880:	6224      	str	r4, [r4, #32]
 8004882:	6263      	str	r3, [r4, #36]	; 0x24
 8004884:	4b04      	ldr	r3, [pc, #16]	; (8004898 <std+0x3c>)
 8004886:	62a3      	str	r3, [r4, #40]	; 0x28
 8004888:	4b04      	ldr	r3, [pc, #16]	; (800489c <std+0x40>)
 800488a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800488c:	4b04      	ldr	r3, [pc, #16]	; (80048a0 <std+0x44>)
 800488e:	6323      	str	r3, [r4, #48]	; 0x30
 8004890:	bd10      	pop	{r4, pc}
 8004892:	bf00      	nop
 8004894:	080049fd 	.word	0x080049fd
 8004898:	08004a1f 	.word	0x08004a1f
 800489c:	08004a57 	.word	0x08004a57
 80048a0:	08004a7b 	.word	0x08004a7b

080048a4 <stdio_exit_handler>:
 80048a4:	4a02      	ldr	r2, [pc, #8]	; (80048b0 <stdio_exit_handler+0xc>)
 80048a6:	4903      	ldr	r1, [pc, #12]	; (80048b4 <stdio_exit_handler+0x10>)
 80048a8:	4803      	ldr	r0, [pc, #12]	; (80048b8 <stdio_exit_handler+0x14>)
 80048aa:	f000 b869 	b.w	8004980 <_fwalk_sglue>
 80048ae:	bf00      	nop
 80048b0:	2000000c 	.word	0x2000000c
 80048b4:	080074a1 	.word	0x080074a1
 80048b8:	20000018 	.word	0x20000018

080048bc <cleanup_stdio>:
 80048bc:	6841      	ldr	r1, [r0, #4]
 80048be:	4b0c      	ldr	r3, [pc, #48]	; (80048f0 <cleanup_stdio+0x34>)
 80048c0:	b510      	push	{r4, lr}
 80048c2:	4299      	cmp	r1, r3
 80048c4:	4604      	mov	r4, r0
 80048c6:	d001      	beq.n	80048cc <cleanup_stdio+0x10>
 80048c8:	f002 fdea 	bl	80074a0 <_fflush_r>
 80048cc:	68a1      	ldr	r1, [r4, #8]
 80048ce:	4b09      	ldr	r3, [pc, #36]	; (80048f4 <cleanup_stdio+0x38>)
 80048d0:	4299      	cmp	r1, r3
 80048d2:	d002      	beq.n	80048da <cleanup_stdio+0x1e>
 80048d4:	4620      	mov	r0, r4
 80048d6:	f002 fde3 	bl	80074a0 <_fflush_r>
 80048da:	68e1      	ldr	r1, [r4, #12]
 80048dc:	4b06      	ldr	r3, [pc, #24]	; (80048f8 <cleanup_stdio+0x3c>)
 80048de:	4299      	cmp	r1, r3
 80048e0:	d004      	beq.n	80048ec <cleanup_stdio+0x30>
 80048e2:	4620      	mov	r0, r4
 80048e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048e8:	f002 bdda 	b.w	80074a0 <_fflush_r>
 80048ec:	bd10      	pop	{r4, pc}
 80048ee:	bf00      	nop
 80048f0:	20000280 	.word	0x20000280
 80048f4:	200002e8 	.word	0x200002e8
 80048f8:	20000350 	.word	0x20000350

080048fc <global_stdio_init.part.0>:
 80048fc:	b510      	push	{r4, lr}
 80048fe:	4b0b      	ldr	r3, [pc, #44]	; (800492c <global_stdio_init.part.0+0x30>)
 8004900:	4c0b      	ldr	r4, [pc, #44]	; (8004930 <global_stdio_init.part.0+0x34>)
 8004902:	4a0c      	ldr	r2, [pc, #48]	; (8004934 <global_stdio_init.part.0+0x38>)
 8004904:	4620      	mov	r0, r4
 8004906:	601a      	str	r2, [r3, #0]
 8004908:	2104      	movs	r1, #4
 800490a:	2200      	movs	r2, #0
 800490c:	f7ff ffa6 	bl	800485c <std>
 8004910:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004914:	2201      	movs	r2, #1
 8004916:	2109      	movs	r1, #9
 8004918:	f7ff ffa0 	bl	800485c <std>
 800491c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004920:	2202      	movs	r2, #2
 8004922:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004926:	2112      	movs	r1, #18
 8004928:	f7ff bf98 	b.w	800485c <std>
 800492c:	200003b8 	.word	0x200003b8
 8004930:	20000280 	.word	0x20000280
 8004934:	080048a5 	.word	0x080048a5

08004938 <__sfp_lock_acquire>:
 8004938:	4801      	ldr	r0, [pc, #4]	; (8004940 <__sfp_lock_acquire+0x8>)
 800493a:	f000 b91f 	b.w	8004b7c <__retarget_lock_acquire_recursive>
 800493e:	bf00      	nop
 8004940:	200003c1 	.word	0x200003c1

08004944 <__sfp_lock_release>:
 8004944:	4801      	ldr	r0, [pc, #4]	; (800494c <__sfp_lock_release+0x8>)
 8004946:	f000 b91a 	b.w	8004b7e <__retarget_lock_release_recursive>
 800494a:	bf00      	nop
 800494c:	200003c1 	.word	0x200003c1

08004950 <__sinit>:
 8004950:	b510      	push	{r4, lr}
 8004952:	4604      	mov	r4, r0
 8004954:	f7ff fff0 	bl	8004938 <__sfp_lock_acquire>
 8004958:	6a23      	ldr	r3, [r4, #32]
 800495a:	b11b      	cbz	r3, 8004964 <__sinit+0x14>
 800495c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004960:	f7ff bff0 	b.w	8004944 <__sfp_lock_release>
 8004964:	4b04      	ldr	r3, [pc, #16]	; (8004978 <__sinit+0x28>)
 8004966:	6223      	str	r3, [r4, #32]
 8004968:	4b04      	ldr	r3, [pc, #16]	; (800497c <__sinit+0x2c>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d1f5      	bne.n	800495c <__sinit+0xc>
 8004970:	f7ff ffc4 	bl	80048fc <global_stdio_init.part.0>
 8004974:	e7f2      	b.n	800495c <__sinit+0xc>
 8004976:	bf00      	nop
 8004978:	080048bd 	.word	0x080048bd
 800497c:	200003b8 	.word	0x200003b8

08004980 <_fwalk_sglue>:
 8004980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004984:	4607      	mov	r7, r0
 8004986:	4688      	mov	r8, r1
 8004988:	4614      	mov	r4, r2
 800498a:	2600      	movs	r6, #0
 800498c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004990:	f1b9 0901 	subs.w	r9, r9, #1
 8004994:	d505      	bpl.n	80049a2 <_fwalk_sglue+0x22>
 8004996:	6824      	ldr	r4, [r4, #0]
 8004998:	2c00      	cmp	r4, #0
 800499a:	d1f7      	bne.n	800498c <_fwalk_sglue+0xc>
 800499c:	4630      	mov	r0, r6
 800499e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80049a2:	89ab      	ldrh	r3, [r5, #12]
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d907      	bls.n	80049b8 <_fwalk_sglue+0x38>
 80049a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80049ac:	3301      	adds	r3, #1
 80049ae:	d003      	beq.n	80049b8 <_fwalk_sglue+0x38>
 80049b0:	4629      	mov	r1, r5
 80049b2:	4638      	mov	r0, r7
 80049b4:	47c0      	blx	r8
 80049b6:	4306      	orrs	r6, r0
 80049b8:	3568      	adds	r5, #104	; 0x68
 80049ba:	e7e9      	b.n	8004990 <_fwalk_sglue+0x10>

080049bc <siprintf>:
 80049bc:	b40e      	push	{r1, r2, r3}
 80049be:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80049c2:	b500      	push	{lr}
 80049c4:	b09c      	sub	sp, #112	; 0x70
 80049c6:	ab1d      	add	r3, sp, #116	; 0x74
 80049c8:	9002      	str	r0, [sp, #8]
 80049ca:	9006      	str	r0, [sp, #24]
 80049cc:	9107      	str	r1, [sp, #28]
 80049ce:	9104      	str	r1, [sp, #16]
 80049d0:	4808      	ldr	r0, [pc, #32]	; (80049f4 <siprintf+0x38>)
 80049d2:	4909      	ldr	r1, [pc, #36]	; (80049f8 <siprintf+0x3c>)
 80049d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80049d8:	9105      	str	r1, [sp, #20]
 80049da:	6800      	ldr	r0, [r0, #0]
 80049dc:	a902      	add	r1, sp, #8
 80049de:	9301      	str	r3, [sp, #4]
 80049e0:	f002 fbde 	bl	80071a0 <_svfiprintf_r>
 80049e4:	2200      	movs	r2, #0
 80049e6:	9b02      	ldr	r3, [sp, #8]
 80049e8:	701a      	strb	r2, [r3, #0]
 80049ea:	b01c      	add	sp, #112	; 0x70
 80049ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80049f0:	b003      	add	sp, #12
 80049f2:	4770      	bx	lr
 80049f4:	20000064 	.word	0x20000064
 80049f8:	ffff0208 	.word	0xffff0208

080049fc <__sread>:
 80049fc:	b510      	push	{r4, lr}
 80049fe:	460c      	mov	r4, r1
 8004a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a04:	f000 f86c 	bl	8004ae0 <_read_r>
 8004a08:	2800      	cmp	r0, #0
 8004a0a:	bfab      	itete	ge
 8004a0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004a0e:	89a3      	ldrhlt	r3, [r4, #12]
 8004a10:	181b      	addge	r3, r3, r0
 8004a12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004a16:	bfac      	ite	ge
 8004a18:	6563      	strge	r3, [r4, #84]	; 0x54
 8004a1a:	81a3      	strhlt	r3, [r4, #12]
 8004a1c:	bd10      	pop	{r4, pc}

08004a1e <__swrite>:
 8004a1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a22:	461f      	mov	r7, r3
 8004a24:	898b      	ldrh	r3, [r1, #12]
 8004a26:	4605      	mov	r5, r0
 8004a28:	05db      	lsls	r3, r3, #23
 8004a2a:	460c      	mov	r4, r1
 8004a2c:	4616      	mov	r6, r2
 8004a2e:	d505      	bpl.n	8004a3c <__swrite+0x1e>
 8004a30:	2302      	movs	r3, #2
 8004a32:	2200      	movs	r2, #0
 8004a34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a38:	f000 f840 	bl	8004abc <_lseek_r>
 8004a3c:	89a3      	ldrh	r3, [r4, #12]
 8004a3e:	4632      	mov	r2, r6
 8004a40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004a44:	81a3      	strh	r3, [r4, #12]
 8004a46:	4628      	mov	r0, r5
 8004a48:	463b      	mov	r3, r7
 8004a4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a52:	f000 b857 	b.w	8004b04 <_write_r>

08004a56 <__sseek>:
 8004a56:	b510      	push	{r4, lr}
 8004a58:	460c      	mov	r4, r1
 8004a5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a5e:	f000 f82d 	bl	8004abc <_lseek_r>
 8004a62:	1c43      	adds	r3, r0, #1
 8004a64:	89a3      	ldrh	r3, [r4, #12]
 8004a66:	bf15      	itete	ne
 8004a68:	6560      	strne	r0, [r4, #84]	; 0x54
 8004a6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004a6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004a72:	81a3      	strheq	r3, [r4, #12]
 8004a74:	bf18      	it	ne
 8004a76:	81a3      	strhne	r3, [r4, #12]
 8004a78:	bd10      	pop	{r4, pc}

08004a7a <__sclose>:
 8004a7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a7e:	f000 b80d 	b.w	8004a9c <_close_r>

08004a82 <memset>:
 8004a82:	4603      	mov	r3, r0
 8004a84:	4402      	add	r2, r0
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d100      	bne.n	8004a8c <memset+0xa>
 8004a8a:	4770      	bx	lr
 8004a8c:	f803 1b01 	strb.w	r1, [r3], #1
 8004a90:	e7f9      	b.n	8004a86 <memset+0x4>
	...

08004a94 <_localeconv_r>:
 8004a94:	4800      	ldr	r0, [pc, #0]	; (8004a98 <_localeconv_r+0x4>)
 8004a96:	4770      	bx	lr
 8004a98:	20000158 	.word	0x20000158

08004a9c <_close_r>:
 8004a9c:	b538      	push	{r3, r4, r5, lr}
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	4d05      	ldr	r5, [pc, #20]	; (8004ab8 <_close_r+0x1c>)
 8004aa2:	4604      	mov	r4, r0
 8004aa4:	4608      	mov	r0, r1
 8004aa6:	602b      	str	r3, [r5, #0]
 8004aa8:	f7fc fcba 	bl	8001420 <_close>
 8004aac:	1c43      	adds	r3, r0, #1
 8004aae:	d102      	bne.n	8004ab6 <_close_r+0x1a>
 8004ab0:	682b      	ldr	r3, [r5, #0]
 8004ab2:	b103      	cbz	r3, 8004ab6 <_close_r+0x1a>
 8004ab4:	6023      	str	r3, [r4, #0]
 8004ab6:	bd38      	pop	{r3, r4, r5, pc}
 8004ab8:	200003bc 	.word	0x200003bc

08004abc <_lseek_r>:
 8004abc:	b538      	push	{r3, r4, r5, lr}
 8004abe:	4604      	mov	r4, r0
 8004ac0:	4608      	mov	r0, r1
 8004ac2:	4611      	mov	r1, r2
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	4d05      	ldr	r5, [pc, #20]	; (8004adc <_lseek_r+0x20>)
 8004ac8:	602a      	str	r2, [r5, #0]
 8004aca:	461a      	mov	r2, r3
 8004acc:	f7fc fccc 	bl	8001468 <_lseek>
 8004ad0:	1c43      	adds	r3, r0, #1
 8004ad2:	d102      	bne.n	8004ada <_lseek_r+0x1e>
 8004ad4:	682b      	ldr	r3, [r5, #0]
 8004ad6:	b103      	cbz	r3, 8004ada <_lseek_r+0x1e>
 8004ad8:	6023      	str	r3, [r4, #0]
 8004ada:	bd38      	pop	{r3, r4, r5, pc}
 8004adc:	200003bc 	.word	0x200003bc

08004ae0 <_read_r>:
 8004ae0:	b538      	push	{r3, r4, r5, lr}
 8004ae2:	4604      	mov	r4, r0
 8004ae4:	4608      	mov	r0, r1
 8004ae6:	4611      	mov	r1, r2
 8004ae8:	2200      	movs	r2, #0
 8004aea:	4d05      	ldr	r5, [pc, #20]	; (8004b00 <_read_r+0x20>)
 8004aec:	602a      	str	r2, [r5, #0]
 8004aee:	461a      	mov	r2, r3
 8004af0:	f7fc fc5d 	bl	80013ae <_read>
 8004af4:	1c43      	adds	r3, r0, #1
 8004af6:	d102      	bne.n	8004afe <_read_r+0x1e>
 8004af8:	682b      	ldr	r3, [r5, #0]
 8004afa:	b103      	cbz	r3, 8004afe <_read_r+0x1e>
 8004afc:	6023      	str	r3, [r4, #0]
 8004afe:	bd38      	pop	{r3, r4, r5, pc}
 8004b00:	200003bc 	.word	0x200003bc

08004b04 <_write_r>:
 8004b04:	b538      	push	{r3, r4, r5, lr}
 8004b06:	4604      	mov	r4, r0
 8004b08:	4608      	mov	r0, r1
 8004b0a:	4611      	mov	r1, r2
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	4d05      	ldr	r5, [pc, #20]	; (8004b24 <_write_r+0x20>)
 8004b10:	602a      	str	r2, [r5, #0]
 8004b12:	461a      	mov	r2, r3
 8004b14:	f7fc fc68 	bl	80013e8 <_write>
 8004b18:	1c43      	adds	r3, r0, #1
 8004b1a:	d102      	bne.n	8004b22 <_write_r+0x1e>
 8004b1c:	682b      	ldr	r3, [r5, #0]
 8004b1e:	b103      	cbz	r3, 8004b22 <_write_r+0x1e>
 8004b20:	6023      	str	r3, [r4, #0]
 8004b22:	bd38      	pop	{r3, r4, r5, pc}
 8004b24:	200003bc 	.word	0x200003bc

08004b28 <__errno>:
 8004b28:	4b01      	ldr	r3, [pc, #4]	; (8004b30 <__errno+0x8>)
 8004b2a:	6818      	ldr	r0, [r3, #0]
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	20000064 	.word	0x20000064

08004b34 <__libc_init_array>:
 8004b34:	b570      	push	{r4, r5, r6, lr}
 8004b36:	2600      	movs	r6, #0
 8004b38:	4d0c      	ldr	r5, [pc, #48]	; (8004b6c <__libc_init_array+0x38>)
 8004b3a:	4c0d      	ldr	r4, [pc, #52]	; (8004b70 <__libc_init_array+0x3c>)
 8004b3c:	1b64      	subs	r4, r4, r5
 8004b3e:	10a4      	asrs	r4, r4, #2
 8004b40:	42a6      	cmp	r6, r4
 8004b42:	d109      	bne.n	8004b58 <__libc_init_array+0x24>
 8004b44:	f003 fbbe 	bl	80082c4 <_init>
 8004b48:	2600      	movs	r6, #0
 8004b4a:	4d0a      	ldr	r5, [pc, #40]	; (8004b74 <__libc_init_array+0x40>)
 8004b4c:	4c0a      	ldr	r4, [pc, #40]	; (8004b78 <__libc_init_array+0x44>)
 8004b4e:	1b64      	subs	r4, r4, r5
 8004b50:	10a4      	asrs	r4, r4, #2
 8004b52:	42a6      	cmp	r6, r4
 8004b54:	d105      	bne.n	8004b62 <__libc_init_array+0x2e>
 8004b56:	bd70      	pop	{r4, r5, r6, pc}
 8004b58:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b5c:	4798      	blx	r3
 8004b5e:	3601      	adds	r6, #1
 8004b60:	e7ee      	b.n	8004b40 <__libc_init_array+0xc>
 8004b62:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b66:	4798      	blx	r3
 8004b68:	3601      	adds	r6, #1
 8004b6a:	e7f2      	b.n	8004b52 <__libc_init_array+0x1e>
 8004b6c:	08008760 	.word	0x08008760
 8004b70:	08008760 	.word	0x08008760
 8004b74:	08008760 	.word	0x08008760
 8004b78:	08008764 	.word	0x08008764

08004b7c <__retarget_lock_acquire_recursive>:
 8004b7c:	4770      	bx	lr

08004b7e <__retarget_lock_release_recursive>:
 8004b7e:	4770      	bx	lr

08004b80 <memchr>:
 8004b80:	4603      	mov	r3, r0
 8004b82:	b510      	push	{r4, lr}
 8004b84:	b2c9      	uxtb	r1, r1
 8004b86:	4402      	add	r2, r0
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	d101      	bne.n	8004b92 <memchr+0x12>
 8004b8e:	2000      	movs	r0, #0
 8004b90:	e003      	b.n	8004b9a <memchr+0x1a>
 8004b92:	7804      	ldrb	r4, [r0, #0]
 8004b94:	3301      	adds	r3, #1
 8004b96:	428c      	cmp	r4, r1
 8004b98:	d1f6      	bne.n	8004b88 <memchr+0x8>
 8004b9a:	bd10      	pop	{r4, pc}

08004b9c <nanf>:
 8004b9c:	4800      	ldr	r0, [pc, #0]	; (8004ba0 <nanf+0x4>)
 8004b9e:	4770      	bx	lr
 8004ba0:	7fc00000 	.word	0x7fc00000

08004ba4 <quorem>:
 8004ba4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ba8:	6903      	ldr	r3, [r0, #16]
 8004baa:	690c      	ldr	r4, [r1, #16]
 8004bac:	4607      	mov	r7, r0
 8004bae:	42a3      	cmp	r3, r4
 8004bb0:	db7f      	blt.n	8004cb2 <quorem+0x10e>
 8004bb2:	3c01      	subs	r4, #1
 8004bb4:	f100 0514 	add.w	r5, r0, #20
 8004bb8:	f101 0814 	add.w	r8, r1, #20
 8004bbc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004bc0:	9301      	str	r3, [sp, #4]
 8004bc2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004bc6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004bca:	3301      	adds	r3, #1
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	fbb2 f6f3 	udiv	r6, r2, r3
 8004bd2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004bd6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004bda:	d331      	bcc.n	8004c40 <quorem+0x9c>
 8004bdc:	f04f 0e00 	mov.w	lr, #0
 8004be0:	4640      	mov	r0, r8
 8004be2:	46ac      	mov	ip, r5
 8004be4:	46f2      	mov	sl, lr
 8004be6:	f850 2b04 	ldr.w	r2, [r0], #4
 8004bea:	b293      	uxth	r3, r2
 8004bec:	fb06 e303 	mla	r3, r6, r3, lr
 8004bf0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004bf4:	0c1a      	lsrs	r2, r3, #16
 8004bf6:	b29b      	uxth	r3, r3
 8004bf8:	fb06 220e 	mla	r2, r6, lr, r2
 8004bfc:	ebaa 0303 	sub.w	r3, sl, r3
 8004c00:	f8dc a000 	ldr.w	sl, [ip]
 8004c04:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004c08:	fa1f fa8a 	uxth.w	sl, sl
 8004c0c:	4453      	add	r3, sl
 8004c0e:	f8dc a000 	ldr.w	sl, [ip]
 8004c12:	b292      	uxth	r2, r2
 8004c14:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004c18:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c22:	4581      	cmp	r9, r0
 8004c24:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004c28:	f84c 3b04 	str.w	r3, [ip], #4
 8004c2c:	d2db      	bcs.n	8004be6 <quorem+0x42>
 8004c2e:	f855 300b 	ldr.w	r3, [r5, fp]
 8004c32:	b92b      	cbnz	r3, 8004c40 <quorem+0x9c>
 8004c34:	9b01      	ldr	r3, [sp, #4]
 8004c36:	3b04      	subs	r3, #4
 8004c38:	429d      	cmp	r5, r3
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	d32d      	bcc.n	8004c9a <quorem+0xf6>
 8004c3e:	613c      	str	r4, [r7, #16]
 8004c40:	4638      	mov	r0, r7
 8004c42:	f001 f9dd 	bl	8006000 <__mcmp>
 8004c46:	2800      	cmp	r0, #0
 8004c48:	db23      	blt.n	8004c92 <quorem+0xee>
 8004c4a:	4629      	mov	r1, r5
 8004c4c:	2000      	movs	r0, #0
 8004c4e:	3601      	adds	r6, #1
 8004c50:	f858 2b04 	ldr.w	r2, [r8], #4
 8004c54:	f8d1 c000 	ldr.w	ip, [r1]
 8004c58:	b293      	uxth	r3, r2
 8004c5a:	1ac3      	subs	r3, r0, r3
 8004c5c:	0c12      	lsrs	r2, r2, #16
 8004c5e:	fa1f f08c 	uxth.w	r0, ip
 8004c62:	4403      	add	r3, r0
 8004c64:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004c68:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c72:	45c1      	cmp	r9, r8
 8004c74:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004c78:	f841 3b04 	str.w	r3, [r1], #4
 8004c7c:	d2e8      	bcs.n	8004c50 <quorem+0xac>
 8004c7e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c86:	b922      	cbnz	r2, 8004c92 <quorem+0xee>
 8004c88:	3b04      	subs	r3, #4
 8004c8a:	429d      	cmp	r5, r3
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	d30a      	bcc.n	8004ca6 <quorem+0x102>
 8004c90:	613c      	str	r4, [r7, #16]
 8004c92:	4630      	mov	r0, r6
 8004c94:	b003      	add	sp, #12
 8004c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c9a:	6812      	ldr	r2, [r2, #0]
 8004c9c:	3b04      	subs	r3, #4
 8004c9e:	2a00      	cmp	r2, #0
 8004ca0:	d1cd      	bne.n	8004c3e <quorem+0x9a>
 8004ca2:	3c01      	subs	r4, #1
 8004ca4:	e7c8      	b.n	8004c38 <quorem+0x94>
 8004ca6:	6812      	ldr	r2, [r2, #0]
 8004ca8:	3b04      	subs	r3, #4
 8004caa:	2a00      	cmp	r2, #0
 8004cac:	d1f0      	bne.n	8004c90 <quorem+0xec>
 8004cae:	3c01      	subs	r4, #1
 8004cb0:	e7eb      	b.n	8004c8a <quorem+0xe6>
 8004cb2:	2000      	movs	r0, #0
 8004cb4:	e7ee      	b.n	8004c94 <quorem+0xf0>
	...

08004cb8 <_dtoa_r>:
 8004cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cbc:	4616      	mov	r6, r2
 8004cbe:	461f      	mov	r7, r3
 8004cc0:	69c4      	ldr	r4, [r0, #28]
 8004cc2:	b099      	sub	sp, #100	; 0x64
 8004cc4:	4605      	mov	r5, r0
 8004cc6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004cca:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8004cce:	b974      	cbnz	r4, 8004cee <_dtoa_r+0x36>
 8004cd0:	2010      	movs	r0, #16
 8004cd2:	f000 fe1d 	bl	8005910 <malloc>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	61e8      	str	r0, [r5, #28]
 8004cda:	b920      	cbnz	r0, 8004ce6 <_dtoa_r+0x2e>
 8004cdc:	21ef      	movs	r1, #239	; 0xef
 8004cde:	4bac      	ldr	r3, [pc, #688]	; (8004f90 <_dtoa_r+0x2d8>)
 8004ce0:	48ac      	ldr	r0, [pc, #688]	; (8004f94 <_dtoa_r+0x2dc>)
 8004ce2:	f002 fc55 	bl	8007590 <__assert_func>
 8004ce6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004cea:	6004      	str	r4, [r0, #0]
 8004cec:	60c4      	str	r4, [r0, #12]
 8004cee:	69eb      	ldr	r3, [r5, #28]
 8004cf0:	6819      	ldr	r1, [r3, #0]
 8004cf2:	b151      	cbz	r1, 8004d0a <_dtoa_r+0x52>
 8004cf4:	685a      	ldr	r2, [r3, #4]
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	4093      	lsls	r3, r2
 8004cfa:	604a      	str	r2, [r1, #4]
 8004cfc:	608b      	str	r3, [r1, #8]
 8004cfe:	4628      	mov	r0, r5
 8004d00:	f000 fefa 	bl	8005af8 <_Bfree>
 8004d04:	2200      	movs	r2, #0
 8004d06:	69eb      	ldr	r3, [r5, #28]
 8004d08:	601a      	str	r2, [r3, #0]
 8004d0a:	1e3b      	subs	r3, r7, #0
 8004d0c:	bfaf      	iteee	ge
 8004d0e:	2300      	movge	r3, #0
 8004d10:	2201      	movlt	r2, #1
 8004d12:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004d16:	9305      	strlt	r3, [sp, #20]
 8004d18:	bfa8      	it	ge
 8004d1a:	f8c8 3000 	strge.w	r3, [r8]
 8004d1e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8004d22:	4b9d      	ldr	r3, [pc, #628]	; (8004f98 <_dtoa_r+0x2e0>)
 8004d24:	bfb8      	it	lt
 8004d26:	f8c8 2000 	strlt.w	r2, [r8]
 8004d2a:	ea33 0309 	bics.w	r3, r3, r9
 8004d2e:	d119      	bne.n	8004d64 <_dtoa_r+0xac>
 8004d30:	f242 730f 	movw	r3, #9999	; 0x270f
 8004d34:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004d36:	6013      	str	r3, [r2, #0]
 8004d38:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004d3c:	4333      	orrs	r3, r6
 8004d3e:	f000 8589 	beq.w	8005854 <_dtoa_r+0xb9c>
 8004d42:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004d44:	b953      	cbnz	r3, 8004d5c <_dtoa_r+0xa4>
 8004d46:	4b95      	ldr	r3, [pc, #596]	; (8004f9c <_dtoa_r+0x2e4>)
 8004d48:	e023      	b.n	8004d92 <_dtoa_r+0xda>
 8004d4a:	4b95      	ldr	r3, [pc, #596]	; (8004fa0 <_dtoa_r+0x2e8>)
 8004d4c:	9303      	str	r3, [sp, #12]
 8004d4e:	3308      	adds	r3, #8
 8004d50:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004d52:	6013      	str	r3, [r2, #0]
 8004d54:	9803      	ldr	r0, [sp, #12]
 8004d56:	b019      	add	sp, #100	; 0x64
 8004d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d5c:	4b8f      	ldr	r3, [pc, #572]	; (8004f9c <_dtoa_r+0x2e4>)
 8004d5e:	9303      	str	r3, [sp, #12]
 8004d60:	3303      	adds	r3, #3
 8004d62:	e7f5      	b.n	8004d50 <_dtoa_r+0x98>
 8004d64:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004d68:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8004d6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004d70:	2200      	movs	r2, #0
 8004d72:	2300      	movs	r3, #0
 8004d74:	f7fb fe18 	bl	80009a8 <__aeabi_dcmpeq>
 8004d78:	4680      	mov	r8, r0
 8004d7a:	b160      	cbz	r0, 8004d96 <_dtoa_r+0xde>
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004d80:	6013      	str	r3, [r2, #0]
 8004d82:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	f000 8562 	beq.w	800584e <_dtoa_r+0xb96>
 8004d8a:	4b86      	ldr	r3, [pc, #536]	; (8004fa4 <_dtoa_r+0x2ec>)
 8004d8c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004d8e:	6013      	str	r3, [r2, #0]
 8004d90:	3b01      	subs	r3, #1
 8004d92:	9303      	str	r3, [sp, #12]
 8004d94:	e7de      	b.n	8004d54 <_dtoa_r+0x9c>
 8004d96:	ab16      	add	r3, sp, #88	; 0x58
 8004d98:	9301      	str	r3, [sp, #4]
 8004d9a:	ab17      	add	r3, sp, #92	; 0x5c
 8004d9c:	9300      	str	r3, [sp, #0]
 8004d9e:	4628      	mov	r0, r5
 8004da0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004da4:	f001 fa3c 	bl	8006220 <__d2b>
 8004da8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004dac:	4682      	mov	sl, r0
 8004dae:	2c00      	cmp	r4, #0
 8004db0:	d07e      	beq.n	8004eb0 <_dtoa_r+0x1f8>
 8004db2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004db6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004db8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004dbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004dc0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8004dc4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004dc8:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004dcc:	4619      	mov	r1, r3
 8004dce:	2200      	movs	r2, #0
 8004dd0:	4b75      	ldr	r3, [pc, #468]	; (8004fa8 <_dtoa_r+0x2f0>)
 8004dd2:	f7fb f9c9 	bl	8000168 <__aeabi_dsub>
 8004dd6:	a368      	add	r3, pc, #416	; (adr r3, 8004f78 <_dtoa_r+0x2c0>)
 8004dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ddc:	f7fb fb7c 	bl	80004d8 <__aeabi_dmul>
 8004de0:	a367      	add	r3, pc, #412	; (adr r3, 8004f80 <_dtoa_r+0x2c8>)
 8004de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de6:	f7fb f9c1 	bl	800016c <__adddf3>
 8004dea:	4606      	mov	r6, r0
 8004dec:	4620      	mov	r0, r4
 8004dee:	460f      	mov	r7, r1
 8004df0:	f7fb fb08 	bl	8000404 <__aeabi_i2d>
 8004df4:	a364      	add	r3, pc, #400	; (adr r3, 8004f88 <_dtoa_r+0x2d0>)
 8004df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dfa:	f7fb fb6d 	bl	80004d8 <__aeabi_dmul>
 8004dfe:	4602      	mov	r2, r0
 8004e00:	460b      	mov	r3, r1
 8004e02:	4630      	mov	r0, r6
 8004e04:	4639      	mov	r1, r7
 8004e06:	f7fb f9b1 	bl	800016c <__adddf3>
 8004e0a:	4606      	mov	r6, r0
 8004e0c:	460f      	mov	r7, r1
 8004e0e:	f7fb fe13 	bl	8000a38 <__aeabi_d2iz>
 8004e12:	2200      	movs	r2, #0
 8004e14:	4683      	mov	fp, r0
 8004e16:	2300      	movs	r3, #0
 8004e18:	4630      	mov	r0, r6
 8004e1a:	4639      	mov	r1, r7
 8004e1c:	f7fb fdce 	bl	80009bc <__aeabi_dcmplt>
 8004e20:	b148      	cbz	r0, 8004e36 <_dtoa_r+0x17e>
 8004e22:	4658      	mov	r0, fp
 8004e24:	f7fb faee 	bl	8000404 <__aeabi_i2d>
 8004e28:	4632      	mov	r2, r6
 8004e2a:	463b      	mov	r3, r7
 8004e2c:	f7fb fdbc 	bl	80009a8 <__aeabi_dcmpeq>
 8004e30:	b908      	cbnz	r0, 8004e36 <_dtoa_r+0x17e>
 8004e32:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004e36:	f1bb 0f16 	cmp.w	fp, #22
 8004e3a:	d857      	bhi.n	8004eec <_dtoa_r+0x234>
 8004e3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004e40:	4b5a      	ldr	r3, [pc, #360]	; (8004fac <_dtoa_r+0x2f4>)
 8004e42:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e4a:	f7fb fdb7 	bl	80009bc <__aeabi_dcmplt>
 8004e4e:	2800      	cmp	r0, #0
 8004e50:	d04e      	beq.n	8004ef0 <_dtoa_r+0x238>
 8004e52:	2300      	movs	r3, #0
 8004e54:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004e58:	930f      	str	r3, [sp, #60]	; 0x3c
 8004e5a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004e5c:	1b1b      	subs	r3, r3, r4
 8004e5e:	1e5a      	subs	r2, r3, #1
 8004e60:	bf46      	itte	mi
 8004e62:	f1c3 0901 	rsbmi	r9, r3, #1
 8004e66:	2300      	movmi	r3, #0
 8004e68:	f04f 0900 	movpl.w	r9, #0
 8004e6c:	9209      	str	r2, [sp, #36]	; 0x24
 8004e6e:	bf48      	it	mi
 8004e70:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004e72:	f1bb 0f00 	cmp.w	fp, #0
 8004e76:	db3d      	blt.n	8004ef4 <_dtoa_r+0x23c>
 8004e78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e7a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8004e7e:	445b      	add	r3, fp
 8004e80:	9309      	str	r3, [sp, #36]	; 0x24
 8004e82:	2300      	movs	r3, #0
 8004e84:	930a      	str	r3, [sp, #40]	; 0x28
 8004e86:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e88:	2b09      	cmp	r3, #9
 8004e8a:	d867      	bhi.n	8004f5c <_dtoa_r+0x2a4>
 8004e8c:	2b05      	cmp	r3, #5
 8004e8e:	bfc4      	itt	gt
 8004e90:	3b04      	subgt	r3, #4
 8004e92:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004e94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e96:	bfc8      	it	gt
 8004e98:	2400      	movgt	r4, #0
 8004e9a:	f1a3 0302 	sub.w	r3, r3, #2
 8004e9e:	bfd8      	it	le
 8004ea0:	2401      	movle	r4, #1
 8004ea2:	2b03      	cmp	r3, #3
 8004ea4:	f200 8086 	bhi.w	8004fb4 <_dtoa_r+0x2fc>
 8004ea8:	e8df f003 	tbb	[pc, r3]
 8004eac:	5637392c 	.word	0x5637392c
 8004eb0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004eb4:	441c      	add	r4, r3
 8004eb6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004eba:	2b20      	cmp	r3, #32
 8004ebc:	bfc1      	itttt	gt
 8004ebe:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004ec2:	fa09 f903 	lslgt.w	r9, r9, r3
 8004ec6:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8004eca:	fa26 f303 	lsrgt.w	r3, r6, r3
 8004ece:	bfd6      	itet	le
 8004ed0:	f1c3 0320 	rsble	r3, r3, #32
 8004ed4:	ea49 0003 	orrgt.w	r0, r9, r3
 8004ed8:	fa06 f003 	lslle.w	r0, r6, r3
 8004edc:	f7fb fa82 	bl	80003e4 <__aeabi_ui2d>
 8004ee0:	2201      	movs	r2, #1
 8004ee2:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8004ee6:	3c01      	subs	r4, #1
 8004ee8:	9213      	str	r2, [sp, #76]	; 0x4c
 8004eea:	e76f      	b.n	8004dcc <_dtoa_r+0x114>
 8004eec:	2301      	movs	r3, #1
 8004eee:	e7b3      	b.n	8004e58 <_dtoa_r+0x1a0>
 8004ef0:	900f      	str	r0, [sp, #60]	; 0x3c
 8004ef2:	e7b2      	b.n	8004e5a <_dtoa_r+0x1a2>
 8004ef4:	f1cb 0300 	rsb	r3, fp, #0
 8004ef8:	930a      	str	r3, [sp, #40]	; 0x28
 8004efa:	2300      	movs	r3, #0
 8004efc:	eba9 090b 	sub.w	r9, r9, fp
 8004f00:	930e      	str	r3, [sp, #56]	; 0x38
 8004f02:	e7c0      	b.n	8004e86 <_dtoa_r+0x1ce>
 8004f04:	2300      	movs	r3, #0
 8004f06:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f08:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	dc55      	bgt.n	8004fba <_dtoa_r+0x302>
 8004f0e:	2301      	movs	r3, #1
 8004f10:	461a      	mov	r2, r3
 8004f12:	9306      	str	r3, [sp, #24]
 8004f14:	9308      	str	r3, [sp, #32]
 8004f16:	9223      	str	r2, [sp, #140]	; 0x8c
 8004f18:	e00b      	b.n	8004f32 <_dtoa_r+0x27a>
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e7f3      	b.n	8004f06 <_dtoa_r+0x24e>
 8004f1e:	2300      	movs	r3, #0
 8004f20:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f22:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004f24:	445b      	add	r3, fp
 8004f26:	9306      	str	r3, [sp, #24]
 8004f28:	3301      	adds	r3, #1
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	9308      	str	r3, [sp, #32]
 8004f2e:	bfb8      	it	lt
 8004f30:	2301      	movlt	r3, #1
 8004f32:	2100      	movs	r1, #0
 8004f34:	2204      	movs	r2, #4
 8004f36:	69e8      	ldr	r0, [r5, #28]
 8004f38:	f102 0614 	add.w	r6, r2, #20
 8004f3c:	429e      	cmp	r6, r3
 8004f3e:	d940      	bls.n	8004fc2 <_dtoa_r+0x30a>
 8004f40:	6041      	str	r1, [r0, #4]
 8004f42:	4628      	mov	r0, r5
 8004f44:	f000 fd98 	bl	8005a78 <_Balloc>
 8004f48:	9003      	str	r0, [sp, #12]
 8004f4a:	2800      	cmp	r0, #0
 8004f4c:	d13c      	bne.n	8004fc8 <_dtoa_r+0x310>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	f240 11af 	movw	r1, #431	; 0x1af
 8004f54:	4b16      	ldr	r3, [pc, #88]	; (8004fb0 <_dtoa_r+0x2f8>)
 8004f56:	e6c3      	b.n	8004ce0 <_dtoa_r+0x28>
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e7e1      	b.n	8004f20 <_dtoa_r+0x268>
 8004f5c:	2401      	movs	r4, #1
 8004f5e:	2300      	movs	r3, #0
 8004f60:	940b      	str	r4, [sp, #44]	; 0x2c
 8004f62:	9322      	str	r3, [sp, #136]	; 0x88
 8004f64:	f04f 33ff 	mov.w	r3, #4294967295
 8004f68:	2200      	movs	r2, #0
 8004f6a:	9306      	str	r3, [sp, #24]
 8004f6c:	9308      	str	r3, [sp, #32]
 8004f6e:	2312      	movs	r3, #18
 8004f70:	e7d1      	b.n	8004f16 <_dtoa_r+0x25e>
 8004f72:	bf00      	nop
 8004f74:	f3af 8000 	nop.w
 8004f78:	636f4361 	.word	0x636f4361
 8004f7c:	3fd287a7 	.word	0x3fd287a7
 8004f80:	8b60c8b3 	.word	0x8b60c8b3
 8004f84:	3fc68a28 	.word	0x3fc68a28
 8004f88:	509f79fb 	.word	0x509f79fb
 8004f8c:	3fd34413 	.word	0x3fd34413
 8004f90:	0800837c 	.word	0x0800837c
 8004f94:	08008393 	.word	0x08008393
 8004f98:	7ff00000 	.word	0x7ff00000
 8004f9c:	08008378 	.word	0x08008378
 8004fa0:	0800836f 	.word	0x0800836f
 8004fa4:	08008347 	.word	0x08008347
 8004fa8:	3ff80000 	.word	0x3ff80000
 8004fac:	08008480 	.word	0x08008480
 8004fb0:	080083eb 	.word	0x080083eb
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	930b      	str	r3, [sp, #44]	; 0x2c
 8004fb8:	e7d4      	b.n	8004f64 <_dtoa_r+0x2ac>
 8004fba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004fbc:	9306      	str	r3, [sp, #24]
 8004fbe:	9308      	str	r3, [sp, #32]
 8004fc0:	e7b7      	b.n	8004f32 <_dtoa_r+0x27a>
 8004fc2:	3101      	adds	r1, #1
 8004fc4:	0052      	lsls	r2, r2, #1
 8004fc6:	e7b7      	b.n	8004f38 <_dtoa_r+0x280>
 8004fc8:	69eb      	ldr	r3, [r5, #28]
 8004fca:	9a03      	ldr	r2, [sp, #12]
 8004fcc:	601a      	str	r2, [r3, #0]
 8004fce:	9b08      	ldr	r3, [sp, #32]
 8004fd0:	2b0e      	cmp	r3, #14
 8004fd2:	f200 80a8 	bhi.w	8005126 <_dtoa_r+0x46e>
 8004fd6:	2c00      	cmp	r4, #0
 8004fd8:	f000 80a5 	beq.w	8005126 <_dtoa_r+0x46e>
 8004fdc:	f1bb 0f00 	cmp.w	fp, #0
 8004fe0:	dd34      	ble.n	800504c <_dtoa_r+0x394>
 8004fe2:	4b9a      	ldr	r3, [pc, #616]	; (800524c <_dtoa_r+0x594>)
 8004fe4:	f00b 020f 	and.w	r2, fp, #15
 8004fe8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004fec:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8004ff0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004ff4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004ff8:	ea4f 142b 	mov.w	r4, fp, asr #4
 8004ffc:	d016      	beq.n	800502c <_dtoa_r+0x374>
 8004ffe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005002:	4b93      	ldr	r3, [pc, #588]	; (8005250 <_dtoa_r+0x598>)
 8005004:	2703      	movs	r7, #3
 8005006:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800500a:	f7fb fb8f 	bl	800072c <__aeabi_ddiv>
 800500e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005012:	f004 040f 	and.w	r4, r4, #15
 8005016:	4e8e      	ldr	r6, [pc, #568]	; (8005250 <_dtoa_r+0x598>)
 8005018:	b954      	cbnz	r4, 8005030 <_dtoa_r+0x378>
 800501a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800501e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005022:	f7fb fb83 	bl	800072c <__aeabi_ddiv>
 8005026:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800502a:	e029      	b.n	8005080 <_dtoa_r+0x3c8>
 800502c:	2702      	movs	r7, #2
 800502e:	e7f2      	b.n	8005016 <_dtoa_r+0x35e>
 8005030:	07e1      	lsls	r1, r4, #31
 8005032:	d508      	bpl.n	8005046 <_dtoa_r+0x38e>
 8005034:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005038:	e9d6 2300 	ldrd	r2, r3, [r6]
 800503c:	f7fb fa4c 	bl	80004d8 <__aeabi_dmul>
 8005040:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005044:	3701      	adds	r7, #1
 8005046:	1064      	asrs	r4, r4, #1
 8005048:	3608      	adds	r6, #8
 800504a:	e7e5      	b.n	8005018 <_dtoa_r+0x360>
 800504c:	f000 80a5 	beq.w	800519a <_dtoa_r+0x4e2>
 8005050:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005054:	f1cb 0400 	rsb	r4, fp, #0
 8005058:	4b7c      	ldr	r3, [pc, #496]	; (800524c <_dtoa_r+0x594>)
 800505a:	f004 020f 	and.w	r2, r4, #15
 800505e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005066:	f7fb fa37 	bl	80004d8 <__aeabi_dmul>
 800506a:	2702      	movs	r7, #2
 800506c:	2300      	movs	r3, #0
 800506e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005072:	4e77      	ldr	r6, [pc, #476]	; (8005250 <_dtoa_r+0x598>)
 8005074:	1124      	asrs	r4, r4, #4
 8005076:	2c00      	cmp	r4, #0
 8005078:	f040 8084 	bne.w	8005184 <_dtoa_r+0x4cc>
 800507c:	2b00      	cmp	r3, #0
 800507e:	d1d2      	bne.n	8005026 <_dtoa_r+0x36e>
 8005080:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005084:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005088:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800508a:	2b00      	cmp	r3, #0
 800508c:	f000 8087 	beq.w	800519e <_dtoa_r+0x4e6>
 8005090:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005094:	2200      	movs	r2, #0
 8005096:	4b6f      	ldr	r3, [pc, #444]	; (8005254 <_dtoa_r+0x59c>)
 8005098:	f7fb fc90 	bl	80009bc <__aeabi_dcmplt>
 800509c:	2800      	cmp	r0, #0
 800509e:	d07e      	beq.n	800519e <_dtoa_r+0x4e6>
 80050a0:	9b08      	ldr	r3, [sp, #32]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d07b      	beq.n	800519e <_dtoa_r+0x4e6>
 80050a6:	9b06      	ldr	r3, [sp, #24]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	dd38      	ble.n	800511e <_dtoa_r+0x466>
 80050ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80050b0:	2200      	movs	r2, #0
 80050b2:	4b69      	ldr	r3, [pc, #420]	; (8005258 <_dtoa_r+0x5a0>)
 80050b4:	f7fb fa10 	bl	80004d8 <__aeabi_dmul>
 80050b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80050bc:	9c06      	ldr	r4, [sp, #24]
 80050be:	f10b 38ff 	add.w	r8, fp, #4294967295
 80050c2:	3701      	adds	r7, #1
 80050c4:	4638      	mov	r0, r7
 80050c6:	f7fb f99d 	bl	8000404 <__aeabi_i2d>
 80050ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80050ce:	f7fb fa03 	bl	80004d8 <__aeabi_dmul>
 80050d2:	2200      	movs	r2, #0
 80050d4:	4b61      	ldr	r3, [pc, #388]	; (800525c <_dtoa_r+0x5a4>)
 80050d6:	f7fb f849 	bl	800016c <__adddf3>
 80050da:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80050de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80050e2:	9611      	str	r6, [sp, #68]	; 0x44
 80050e4:	2c00      	cmp	r4, #0
 80050e6:	d15d      	bne.n	80051a4 <_dtoa_r+0x4ec>
 80050e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80050ec:	2200      	movs	r2, #0
 80050ee:	4b5c      	ldr	r3, [pc, #368]	; (8005260 <_dtoa_r+0x5a8>)
 80050f0:	f7fb f83a 	bl	8000168 <__aeabi_dsub>
 80050f4:	4602      	mov	r2, r0
 80050f6:	460b      	mov	r3, r1
 80050f8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80050fc:	4633      	mov	r3, r6
 80050fe:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005100:	f7fb fc7a 	bl	80009f8 <__aeabi_dcmpgt>
 8005104:	2800      	cmp	r0, #0
 8005106:	f040 8295 	bne.w	8005634 <_dtoa_r+0x97c>
 800510a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800510e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005110:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005114:	f7fb fc52 	bl	80009bc <__aeabi_dcmplt>
 8005118:	2800      	cmp	r0, #0
 800511a:	f040 8289 	bne.w	8005630 <_dtoa_r+0x978>
 800511e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005122:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005126:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005128:	2b00      	cmp	r3, #0
 800512a:	f2c0 8151 	blt.w	80053d0 <_dtoa_r+0x718>
 800512e:	f1bb 0f0e 	cmp.w	fp, #14
 8005132:	f300 814d 	bgt.w	80053d0 <_dtoa_r+0x718>
 8005136:	4b45      	ldr	r3, [pc, #276]	; (800524c <_dtoa_r+0x594>)
 8005138:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800513c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005140:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005144:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005146:	2b00      	cmp	r3, #0
 8005148:	f280 80da 	bge.w	8005300 <_dtoa_r+0x648>
 800514c:	9b08      	ldr	r3, [sp, #32]
 800514e:	2b00      	cmp	r3, #0
 8005150:	f300 80d6 	bgt.w	8005300 <_dtoa_r+0x648>
 8005154:	f040 826b 	bne.w	800562e <_dtoa_r+0x976>
 8005158:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800515c:	2200      	movs	r2, #0
 800515e:	4b40      	ldr	r3, [pc, #256]	; (8005260 <_dtoa_r+0x5a8>)
 8005160:	f7fb f9ba 	bl	80004d8 <__aeabi_dmul>
 8005164:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005168:	f7fb fc3c 	bl	80009e4 <__aeabi_dcmpge>
 800516c:	9c08      	ldr	r4, [sp, #32]
 800516e:	4626      	mov	r6, r4
 8005170:	2800      	cmp	r0, #0
 8005172:	f040 8241 	bne.w	80055f8 <_dtoa_r+0x940>
 8005176:	2331      	movs	r3, #49	; 0x31
 8005178:	9f03      	ldr	r7, [sp, #12]
 800517a:	f10b 0b01 	add.w	fp, fp, #1
 800517e:	f807 3b01 	strb.w	r3, [r7], #1
 8005182:	e23d      	b.n	8005600 <_dtoa_r+0x948>
 8005184:	07e2      	lsls	r2, r4, #31
 8005186:	d505      	bpl.n	8005194 <_dtoa_r+0x4dc>
 8005188:	e9d6 2300 	ldrd	r2, r3, [r6]
 800518c:	f7fb f9a4 	bl	80004d8 <__aeabi_dmul>
 8005190:	2301      	movs	r3, #1
 8005192:	3701      	adds	r7, #1
 8005194:	1064      	asrs	r4, r4, #1
 8005196:	3608      	adds	r6, #8
 8005198:	e76d      	b.n	8005076 <_dtoa_r+0x3be>
 800519a:	2702      	movs	r7, #2
 800519c:	e770      	b.n	8005080 <_dtoa_r+0x3c8>
 800519e:	46d8      	mov	r8, fp
 80051a0:	9c08      	ldr	r4, [sp, #32]
 80051a2:	e78f      	b.n	80050c4 <_dtoa_r+0x40c>
 80051a4:	9903      	ldr	r1, [sp, #12]
 80051a6:	4b29      	ldr	r3, [pc, #164]	; (800524c <_dtoa_r+0x594>)
 80051a8:	4421      	add	r1, r4
 80051aa:	9112      	str	r1, [sp, #72]	; 0x48
 80051ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80051ae:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80051b2:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80051b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80051ba:	2900      	cmp	r1, #0
 80051bc:	d054      	beq.n	8005268 <_dtoa_r+0x5b0>
 80051be:	2000      	movs	r0, #0
 80051c0:	4928      	ldr	r1, [pc, #160]	; (8005264 <_dtoa_r+0x5ac>)
 80051c2:	f7fb fab3 	bl	800072c <__aeabi_ddiv>
 80051c6:	463b      	mov	r3, r7
 80051c8:	4632      	mov	r2, r6
 80051ca:	f7fa ffcd 	bl	8000168 <__aeabi_dsub>
 80051ce:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80051d2:	9f03      	ldr	r7, [sp, #12]
 80051d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80051d8:	f7fb fc2e 	bl	8000a38 <__aeabi_d2iz>
 80051dc:	4604      	mov	r4, r0
 80051de:	f7fb f911 	bl	8000404 <__aeabi_i2d>
 80051e2:	4602      	mov	r2, r0
 80051e4:	460b      	mov	r3, r1
 80051e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80051ea:	f7fa ffbd 	bl	8000168 <__aeabi_dsub>
 80051ee:	4602      	mov	r2, r0
 80051f0:	460b      	mov	r3, r1
 80051f2:	3430      	adds	r4, #48	; 0x30
 80051f4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80051f8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80051fc:	f807 4b01 	strb.w	r4, [r7], #1
 8005200:	f7fb fbdc 	bl	80009bc <__aeabi_dcmplt>
 8005204:	2800      	cmp	r0, #0
 8005206:	d173      	bne.n	80052f0 <_dtoa_r+0x638>
 8005208:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800520c:	2000      	movs	r0, #0
 800520e:	4911      	ldr	r1, [pc, #68]	; (8005254 <_dtoa_r+0x59c>)
 8005210:	f7fa ffaa 	bl	8000168 <__aeabi_dsub>
 8005214:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005218:	f7fb fbd0 	bl	80009bc <__aeabi_dcmplt>
 800521c:	2800      	cmp	r0, #0
 800521e:	f040 80b6 	bne.w	800538e <_dtoa_r+0x6d6>
 8005222:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005224:	429f      	cmp	r7, r3
 8005226:	f43f af7a 	beq.w	800511e <_dtoa_r+0x466>
 800522a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800522e:	2200      	movs	r2, #0
 8005230:	4b09      	ldr	r3, [pc, #36]	; (8005258 <_dtoa_r+0x5a0>)
 8005232:	f7fb f951 	bl	80004d8 <__aeabi_dmul>
 8005236:	2200      	movs	r2, #0
 8005238:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800523c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005240:	4b05      	ldr	r3, [pc, #20]	; (8005258 <_dtoa_r+0x5a0>)
 8005242:	f7fb f949 	bl	80004d8 <__aeabi_dmul>
 8005246:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800524a:	e7c3      	b.n	80051d4 <_dtoa_r+0x51c>
 800524c:	08008480 	.word	0x08008480
 8005250:	08008458 	.word	0x08008458
 8005254:	3ff00000 	.word	0x3ff00000
 8005258:	40240000 	.word	0x40240000
 800525c:	401c0000 	.word	0x401c0000
 8005260:	40140000 	.word	0x40140000
 8005264:	3fe00000 	.word	0x3fe00000
 8005268:	4630      	mov	r0, r6
 800526a:	4639      	mov	r1, r7
 800526c:	f7fb f934 	bl	80004d8 <__aeabi_dmul>
 8005270:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005272:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005276:	9c03      	ldr	r4, [sp, #12]
 8005278:	9314      	str	r3, [sp, #80]	; 0x50
 800527a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800527e:	f7fb fbdb 	bl	8000a38 <__aeabi_d2iz>
 8005282:	9015      	str	r0, [sp, #84]	; 0x54
 8005284:	f7fb f8be 	bl	8000404 <__aeabi_i2d>
 8005288:	4602      	mov	r2, r0
 800528a:	460b      	mov	r3, r1
 800528c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005290:	f7fa ff6a 	bl	8000168 <__aeabi_dsub>
 8005294:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005296:	4606      	mov	r6, r0
 8005298:	3330      	adds	r3, #48	; 0x30
 800529a:	f804 3b01 	strb.w	r3, [r4], #1
 800529e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80052a0:	460f      	mov	r7, r1
 80052a2:	429c      	cmp	r4, r3
 80052a4:	f04f 0200 	mov.w	r2, #0
 80052a8:	d124      	bne.n	80052f4 <_dtoa_r+0x63c>
 80052aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80052ae:	4baf      	ldr	r3, [pc, #700]	; (800556c <_dtoa_r+0x8b4>)
 80052b0:	f7fa ff5c 	bl	800016c <__adddf3>
 80052b4:	4602      	mov	r2, r0
 80052b6:	460b      	mov	r3, r1
 80052b8:	4630      	mov	r0, r6
 80052ba:	4639      	mov	r1, r7
 80052bc:	f7fb fb9c 	bl	80009f8 <__aeabi_dcmpgt>
 80052c0:	2800      	cmp	r0, #0
 80052c2:	d163      	bne.n	800538c <_dtoa_r+0x6d4>
 80052c4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80052c8:	2000      	movs	r0, #0
 80052ca:	49a8      	ldr	r1, [pc, #672]	; (800556c <_dtoa_r+0x8b4>)
 80052cc:	f7fa ff4c 	bl	8000168 <__aeabi_dsub>
 80052d0:	4602      	mov	r2, r0
 80052d2:	460b      	mov	r3, r1
 80052d4:	4630      	mov	r0, r6
 80052d6:	4639      	mov	r1, r7
 80052d8:	f7fb fb70 	bl	80009bc <__aeabi_dcmplt>
 80052dc:	2800      	cmp	r0, #0
 80052de:	f43f af1e 	beq.w	800511e <_dtoa_r+0x466>
 80052e2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80052e4:	1e7b      	subs	r3, r7, #1
 80052e6:	9314      	str	r3, [sp, #80]	; 0x50
 80052e8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80052ec:	2b30      	cmp	r3, #48	; 0x30
 80052ee:	d0f8      	beq.n	80052e2 <_dtoa_r+0x62a>
 80052f0:	46c3      	mov	fp, r8
 80052f2:	e03b      	b.n	800536c <_dtoa_r+0x6b4>
 80052f4:	4b9e      	ldr	r3, [pc, #632]	; (8005570 <_dtoa_r+0x8b8>)
 80052f6:	f7fb f8ef 	bl	80004d8 <__aeabi_dmul>
 80052fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80052fe:	e7bc      	b.n	800527a <_dtoa_r+0x5c2>
 8005300:	9f03      	ldr	r7, [sp, #12]
 8005302:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005306:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800530a:	4640      	mov	r0, r8
 800530c:	4649      	mov	r1, r9
 800530e:	f7fb fa0d 	bl	800072c <__aeabi_ddiv>
 8005312:	f7fb fb91 	bl	8000a38 <__aeabi_d2iz>
 8005316:	4604      	mov	r4, r0
 8005318:	f7fb f874 	bl	8000404 <__aeabi_i2d>
 800531c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005320:	f7fb f8da 	bl	80004d8 <__aeabi_dmul>
 8005324:	4602      	mov	r2, r0
 8005326:	460b      	mov	r3, r1
 8005328:	4640      	mov	r0, r8
 800532a:	4649      	mov	r1, r9
 800532c:	f7fa ff1c 	bl	8000168 <__aeabi_dsub>
 8005330:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8005334:	f807 6b01 	strb.w	r6, [r7], #1
 8005338:	9e03      	ldr	r6, [sp, #12]
 800533a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800533e:	1bbe      	subs	r6, r7, r6
 8005340:	45b4      	cmp	ip, r6
 8005342:	4602      	mov	r2, r0
 8005344:	460b      	mov	r3, r1
 8005346:	d136      	bne.n	80053b6 <_dtoa_r+0x6fe>
 8005348:	f7fa ff10 	bl	800016c <__adddf3>
 800534c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005350:	4680      	mov	r8, r0
 8005352:	4689      	mov	r9, r1
 8005354:	f7fb fb50 	bl	80009f8 <__aeabi_dcmpgt>
 8005358:	bb58      	cbnz	r0, 80053b2 <_dtoa_r+0x6fa>
 800535a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800535e:	4640      	mov	r0, r8
 8005360:	4649      	mov	r1, r9
 8005362:	f7fb fb21 	bl	80009a8 <__aeabi_dcmpeq>
 8005366:	b108      	cbz	r0, 800536c <_dtoa_r+0x6b4>
 8005368:	07e3      	lsls	r3, r4, #31
 800536a:	d422      	bmi.n	80053b2 <_dtoa_r+0x6fa>
 800536c:	4651      	mov	r1, sl
 800536e:	4628      	mov	r0, r5
 8005370:	f000 fbc2 	bl	8005af8 <_Bfree>
 8005374:	2300      	movs	r3, #0
 8005376:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005378:	703b      	strb	r3, [r7, #0]
 800537a:	f10b 0301 	add.w	r3, fp, #1
 800537e:	6013      	str	r3, [r2, #0]
 8005380:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005382:	2b00      	cmp	r3, #0
 8005384:	f43f ace6 	beq.w	8004d54 <_dtoa_r+0x9c>
 8005388:	601f      	str	r7, [r3, #0]
 800538a:	e4e3      	b.n	8004d54 <_dtoa_r+0x9c>
 800538c:	4627      	mov	r7, r4
 800538e:	463b      	mov	r3, r7
 8005390:	461f      	mov	r7, r3
 8005392:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005396:	2a39      	cmp	r2, #57	; 0x39
 8005398:	d107      	bne.n	80053aa <_dtoa_r+0x6f2>
 800539a:	9a03      	ldr	r2, [sp, #12]
 800539c:	429a      	cmp	r2, r3
 800539e:	d1f7      	bne.n	8005390 <_dtoa_r+0x6d8>
 80053a0:	2230      	movs	r2, #48	; 0x30
 80053a2:	9903      	ldr	r1, [sp, #12]
 80053a4:	f108 0801 	add.w	r8, r8, #1
 80053a8:	700a      	strb	r2, [r1, #0]
 80053aa:	781a      	ldrb	r2, [r3, #0]
 80053ac:	3201      	adds	r2, #1
 80053ae:	701a      	strb	r2, [r3, #0]
 80053b0:	e79e      	b.n	80052f0 <_dtoa_r+0x638>
 80053b2:	46d8      	mov	r8, fp
 80053b4:	e7eb      	b.n	800538e <_dtoa_r+0x6d6>
 80053b6:	2200      	movs	r2, #0
 80053b8:	4b6d      	ldr	r3, [pc, #436]	; (8005570 <_dtoa_r+0x8b8>)
 80053ba:	f7fb f88d 	bl	80004d8 <__aeabi_dmul>
 80053be:	2200      	movs	r2, #0
 80053c0:	2300      	movs	r3, #0
 80053c2:	4680      	mov	r8, r0
 80053c4:	4689      	mov	r9, r1
 80053c6:	f7fb faef 	bl	80009a8 <__aeabi_dcmpeq>
 80053ca:	2800      	cmp	r0, #0
 80053cc:	d09b      	beq.n	8005306 <_dtoa_r+0x64e>
 80053ce:	e7cd      	b.n	800536c <_dtoa_r+0x6b4>
 80053d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80053d2:	2a00      	cmp	r2, #0
 80053d4:	f000 80c4 	beq.w	8005560 <_dtoa_r+0x8a8>
 80053d8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80053da:	2a01      	cmp	r2, #1
 80053dc:	f300 80a8 	bgt.w	8005530 <_dtoa_r+0x878>
 80053e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80053e2:	2a00      	cmp	r2, #0
 80053e4:	f000 80a0 	beq.w	8005528 <_dtoa_r+0x870>
 80053e8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80053ec:	464f      	mov	r7, r9
 80053ee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80053f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80053f2:	2101      	movs	r1, #1
 80053f4:	441a      	add	r2, r3
 80053f6:	4628      	mov	r0, r5
 80053f8:	4499      	add	r9, r3
 80053fa:	9209      	str	r2, [sp, #36]	; 0x24
 80053fc:	f000 fc7c 	bl	8005cf8 <__i2b>
 8005400:	4606      	mov	r6, r0
 8005402:	b15f      	cbz	r7, 800541c <_dtoa_r+0x764>
 8005404:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005406:	2b00      	cmp	r3, #0
 8005408:	dd08      	ble.n	800541c <_dtoa_r+0x764>
 800540a:	42bb      	cmp	r3, r7
 800540c:	bfa8      	it	ge
 800540e:	463b      	movge	r3, r7
 8005410:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005412:	eba9 0903 	sub.w	r9, r9, r3
 8005416:	1aff      	subs	r7, r7, r3
 8005418:	1ad3      	subs	r3, r2, r3
 800541a:	9309      	str	r3, [sp, #36]	; 0x24
 800541c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800541e:	b1f3      	cbz	r3, 800545e <_dtoa_r+0x7a6>
 8005420:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005422:	2b00      	cmp	r3, #0
 8005424:	f000 80a0 	beq.w	8005568 <_dtoa_r+0x8b0>
 8005428:	2c00      	cmp	r4, #0
 800542a:	dd10      	ble.n	800544e <_dtoa_r+0x796>
 800542c:	4631      	mov	r1, r6
 800542e:	4622      	mov	r2, r4
 8005430:	4628      	mov	r0, r5
 8005432:	f000 fd1f 	bl	8005e74 <__pow5mult>
 8005436:	4652      	mov	r2, sl
 8005438:	4601      	mov	r1, r0
 800543a:	4606      	mov	r6, r0
 800543c:	4628      	mov	r0, r5
 800543e:	f000 fc71 	bl	8005d24 <__multiply>
 8005442:	4680      	mov	r8, r0
 8005444:	4651      	mov	r1, sl
 8005446:	4628      	mov	r0, r5
 8005448:	f000 fb56 	bl	8005af8 <_Bfree>
 800544c:	46c2      	mov	sl, r8
 800544e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005450:	1b1a      	subs	r2, r3, r4
 8005452:	d004      	beq.n	800545e <_dtoa_r+0x7a6>
 8005454:	4651      	mov	r1, sl
 8005456:	4628      	mov	r0, r5
 8005458:	f000 fd0c 	bl	8005e74 <__pow5mult>
 800545c:	4682      	mov	sl, r0
 800545e:	2101      	movs	r1, #1
 8005460:	4628      	mov	r0, r5
 8005462:	f000 fc49 	bl	8005cf8 <__i2b>
 8005466:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005468:	4604      	mov	r4, r0
 800546a:	2b00      	cmp	r3, #0
 800546c:	f340 8082 	ble.w	8005574 <_dtoa_r+0x8bc>
 8005470:	461a      	mov	r2, r3
 8005472:	4601      	mov	r1, r0
 8005474:	4628      	mov	r0, r5
 8005476:	f000 fcfd 	bl	8005e74 <__pow5mult>
 800547a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800547c:	4604      	mov	r4, r0
 800547e:	2b01      	cmp	r3, #1
 8005480:	dd7b      	ble.n	800557a <_dtoa_r+0x8c2>
 8005482:	f04f 0800 	mov.w	r8, #0
 8005486:	6923      	ldr	r3, [r4, #16]
 8005488:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800548c:	6918      	ldr	r0, [r3, #16]
 800548e:	f000 fbe5 	bl	8005c5c <__hi0bits>
 8005492:	f1c0 0020 	rsb	r0, r0, #32
 8005496:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005498:	4418      	add	r0, r3
 800549a:	f010 001f 	ands.w	r0, r0, #31
 800549e:	f000 8092 	beq.w	80055c6 <_dtoa_r+0x90e>
 80054a2:	f1c0 0320 	rsb	r3, r0, #32
 80054a6:	2b04      	cmp	r3, #4
 80054a8:	f340 8085 	ble.w	80055b6 <_dtoa_r+0x8fe>
 80054ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054ae:	f1c0 001c 	rsb	r0, r0, #28
 80054b2:	4403      	add	r3, r0
 80054b4:	4481      	add	r9, r0
 80054b6:	4407      	add	r7, r0
 80054b8:	9309      	str	r3, [sp, #36]	; 0x24
 80054ba:	f1b9 0f00 	cmp.w	r9, #0
 80054be:	dd05      	ble.n	80054cc <_dtoa_r+0x814>
 80054c0:	4651      	mov	r1, sl
 80054c2:	464a      	mov	r2, r9
 80054c4:	4628      	mov	r0, r5
 80054c6:	f000 fd2f 	bl	8005f28 <__lshift>
 80054ca:	4682      	mov	sl, r0
 80054cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	dd05      	ble.n	80054de <_dtoa_r+0x826>
 80054d2:	4621      	mov	r1, r4
 80054d4:	461a      	mov	r2, r3
 80054d6:	4628      	mov	r0, r5
 80054d8:	f000 fd26 	bl	8005f28 <__lshift>
 80054dc:	4604      	mov	r4, r0
 80054de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d072      	beq.n	80055ca <_dtoa_r+0x912>
 80054e4:	4621      	mov	r1, r4
 80054e6:	4650      	mov	r0, sl
 80054e8:	f000 fd8a 	bl	8006000 <__mcmp>
 80054ec:	2800      	cmp	r0, #0
 80054ee:	da6c      	bge.n	80055ca <_dtoa_r+0x912>
 80054f0:	2300      	movs	r3, #0
 80054f2:	4651      	mov	r1, sl
 80054f4:	220a      	movs	r2, #10
 80054f6:	4628      	mov	r0, r5
 80054f8:	f000 fb20 	bl	8005b3c <__multadd>
 80054fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054fe:	4682      	mov	sl, r0
 8005500:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005504:	2b00      	cmp	r3, #0
 8005506:	f000 81ac 	beq.w	8005862 <_dtoa_r+0xbaa>
 800550a:	2300      	movs	r3, #0
 800550c:	4631      	mov	r1, r6
 800550e:	220a      	movs	r2, #10
 8005510:	4628      	mov	r0, r5
 8005512:	f000 fb13 	bl	8005b3c <__multadd>
 8005516:	9b06      	ldr	r3, [sp, #24]
 8005518:	4606      	mov	r6, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	f300 8093 	bgt.w	8005646 <_dtoa_r+0x98e>
 8005520:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005522:	2b02      	cmp	r3, #2
 8005524:	dc59      	bgt.n	80055da <_dtoa_r+0x922>
 8005526:	e08e      	b.n	8005646 <_dtoa_r+0x98e>
 8005528:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800552a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800552e:	e75d      	b.n	80053ec <_dtoa_r+0x734>
 8005530:	9b08      	ldr	r3, [sp, #32]
 8005532:	1e5c      	subs	r4, r3, #1
 8005534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005536:	42a3      	cmp	r3, r4
 8005538:	bfbf      	itttt	lt
 800553a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800553c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800553e:	1ae3      	sublt	r3, r4, r3
 8005540:	18d2      	addlt	r2, r2, r3
 8005542:	bfa8      	it	ge
 8005544:	1b1c      	subge	r4, r3, r4
 8005546:	9b08      	ldr	r3, [sp, #32]
 8005548:	bfbe      	ittt	lt
 800554a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800554c:	920e      	strlt	r2, [sp, #56]	; 0x38
 800554e:	2400      	movlt	r4, #0
 8005550:	2b00      	cmp	r3, #0
 8005552:	bfb5      	itete	lt
 8005554:	eba9 0703 	sublt.w	r7, r9, r3
 8005558:	464f      	movge	r7, r9
 800555a:	2300      	movlt	r3, #0
 800555c:	9b08      	ldrge	r3, [sp, #32]
 800555e:	e747      	b.n	80053f0 <_dtoa_r+0x738>
 8005560:	464f      	mov	r7, r9
 8005562:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005564:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005566:	e74c      	b.n	8005402 <_dtoa_r+0x74a>
 8005568:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800556a:	e773      	b.n	8005454 <_dtoa_r+0x79c>
 800556c:	3fe00000 	.word	0x3fe00000
 8005570:	40240000 	.word	0x40240000
 8005574:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005576:	2b01      	cmp	r3, #1
 8005578:	dc18      	bgt.n	80055ac <_dtoa_r+0x8f4>
 800557a:	9b04      	ldr	r3, [sp, #16]
 800557c:	b9b3      	cbnz	r3, 80055ac <_dtoa_r+0x8f4>
 800557e:	9b05      	ldr	r3, [sp, #20]
 8005580:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005584:	b993      	cbnz	r3, 80055ac <_dtoa_r+0x8f4>
 8005586:	9b05      	ldr	r3, [sp, #20]
 8005588:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800558c:	0d1b      	lsrs	r3, r3, #20
 800558e:	051b      	lsls	r3, r3, #20
 8005590:	b17b      	cbz	r3, 80055b2 <_dtoa_r+0x8fa>
 8005592:	f04f 0801 	mov.w	r8, #1
 8005596:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005598:	f109 0901 	add.w	r9, r9, #1
 800559c:	3301      	adds	r3, #1
 800559e:	9309      	str	r3, [sp, #36]	; 0x24
 80055a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	f47f af6f 	bne.w	8005486 <_dtoa_r+0x7ce>
 80055a8:	2001      	movs	r0, #1
 80055aa:	e774      	b.n	8005496 <_dtoa_r+0x7de>
 80055ac:	f04f 0800 	mov.w	r8, #0
 80055b0:	e7f6      	b.n	80055a0 <_dtoa_r+0x8e8>
 80055b2:	4698      	mov	r8, r3
 80055b4:	e7f4      	b.n	80055a0 <_dtoa_r+0x8e8>
 80055b6:	d080      	beq.n	80054ba <_dtoa_r+0x802>
 80055b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80055ba:	331c      	adds	r3, #28
 80055bc:	441a      	add	r2, r3
 80055be:	4499      	add	r9, r3
 80055c0:	441f      	add	r7, r3
 80055c2:	9209      	str	r2, [sp, #36]	; 0x24
 80055c4:	e779      	b.n	80054ba <_dtoa_r+0x802>
 80055c6:	4603      	mov	r3, r0
 80055c8:	e7f6      	b.n	80055b8 <_dtoa_r+0x900>
 80055ca:	9b08      	ldr	r3, [sp, #32]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	dc34      	bgt.n	800563a <_dtoa_r+0x982>
 80055d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80055d2:	2b02      	cmp	r3, #2
 80055d4:	dd31      	ble.n	800563a <_dtoa_r+0x982>
 80055d6:	9b08      	ldr	r3, [sp, #32]
 80055d8:	9306      	str	r3, [sp, #24]
 80055da:	9b06      	ldr	r3, [sp, #24]
 80055dc:	b963      	cbnz	r3, 80055f8 <_dtoa_r+0x940>
 80055de:	4621      	mov	r1, r4
 80055e0:	2205      	movs	r2, #5
 80055e2:	4628      	mov	r0, r5
 80055e4:	f000 faaa 	bl	8005b3c <__multadd>
 80055e8:	4601      	mov	r1, r0
 80055ea:	4604      	mov	r4, r0
 80055ec:	4650      	mov	r0, sl
 80055ee:	f000 fd07 	bl	8006000 <__mcmp>
 80055f2:	2800      	cmp	r0, #0
 80055f4:	f73f adbf 	bgt.w	8005176 <_dtoa_r+0x4be>
 80055f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80055fa:	9f03      	ldr	r7, [sp, #12]
 80055fc:	ea6f 0b03 	mvn.w	fp, r3
 8005600:	f04f 0800 	mov.w	r8, #0
 8005604:	4621      	mov	r1, r4
 8005606:	4628      	mov	r0, r5
 8005608:	f000 fa76 	bl	8005af8 <_Bfree>
 800560c:	2e00      	cmp	r6, #0
 800560e:	f43f aead 	beq.w	800536c <_dtoa_r+0x6b4>
 8005612:	f1b8 0f00 	cmp.w	r8, #0
 8005616:	d005      	beq.n	8005624 <_dtoa_r+0x96c>
 8005618:	45b0      	cmp	r8, r6
 800561a:	d003      	beq.n	8005624 <_dtoa_r+0x96c>
 800561c:	4641      	mov	r1, r8
 800561e:	4628      	mov	r0, r5
 8005620:	f000 fa6a 	bl	8005af8 <_Bfree>
 8005624:	4631      	mov	r1, r6
 8005626:	4628      	mov	r0, r5
 8005628:	f000 fa66 	bl	8005af8 <_Bfree>
 800562c:	e69e      	b.n	800536c <_dtoa_r+0x6b4>
 800562e:	2400      	movs	r4, #0
 8005630:	4626      	mov	r6, r4
 8005632:	e7e1      	b.n	80055f8 <_dtoa_r+0x940>
 8005634:	46c3      	mov	fp, r8
 8005636:	4626      	mov	r6, r4
 8005638:	e59d      	b.n	8005176 <_dtoa_r+0x4be>
 800563a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800563c:	2b00      	cmp	r3, #0
 800563e:	f000 80c8 	beq.w	80057d2 <_dtoa_r+0xb1a>
 8005642:	9b08      	ldr	r3, [sp, #32]
 8005644:	9306      	str	r3, [sp, #24]
 8005646:	2f00      	cmp	r7, #0
 8005648:	dd05      	ble.n	8005656 <_dtoa_r+0x99e>
 800564a:	4631      	mov	r1, r6
 800564c:	463a      	mov	r2, r7
 800564e:	4628      	mov	r0, r5
 8005650:	f000 fc6a 	bl	8005f28 <__lshift>
 8005654:	4606      	mov	r6, r0
 8005656:	f1b8 0f00 	cmp.w	r8, #0
 800565a:	d05b      	beq.n	8005714 <_dtoa_r+0xa5c>
 800565c:	4628      	mov	r0, r5
 800565e:	6871      	ldr	r1, [r6, #4]
 8005660:	f000 fa0a 	bl	8005a78 <_Balloc>
 8005664:	4607      	mov	r7, r0
 8005666:	b928      	cbnz	r0, 8005674 <_dtoa_r+0x9bc>
 8005668:	4602      	mov	r2, r0
 800566a:	f240 21ef 	movw	r1, #751	; 0x2ef
 800566e:	4b81      	ldr	r3, [pc, #516]	; (8005874 <_dtoa_r+0xbbc>)
 8005670:	f7ff bb36 	b.w	8004ce0 <_dtoa_r+0x28>
 8005674:	6932      	ldr	r2, [r6, #16]
 8005676:	f106 010c 	add.w	r1, r6, #12
 800567a:	3202      	adds	r2, #2
 800567c:	0092      	lsls	r2, r2, #2
 800567e:	300c      	adds	r0, #12
 8005680:	f001 ff72 	bl	8007568 <memcpy>
 8005684:	2201      	movs	r2, #1
 8005686:	4639      	mov	r1, r7
 8005688:	4628      	mov	r0, r5
 800568a:	f000 fc4d 	bl	8005f28 <__lshift>
 800568e:	46b0      	mov	r8, r6
 8005690:	4606      	mov	r6, r0
 8005692:	9b03      	ldr	r3, [sp, #12]
 8005694:	9a03      	ldr	r2, [sp, #12]
 8005696:	3301      	adds	r3, #1
 8005698:	9308      	str	r3, [sp, #32]
 800569a:	9b06      	ldr	r3, [sp, #24]
 800569c:	4413      	add	r3, r2
 800569e:	930b      	str	r3, [sp, #44]	; 0x2c
 80056a0:	9b04      	ldr	r3, [sp, #16]
 80056a2:	f003 0301 	and.w	r3, r3, #1
 80056a6:	930a      	str	r3, [sp, #40]	; 0x28
 80056a8:	9b08      	ldr	r3, [sp, #32]
 80056aa:	4621      	mov	r1, r4
 80056ac:	3b01      	subs	r3, #1
 80056ae:	4650      	mov	r0, sl
 80056b0:	9304      	str	r3, [sp, #16]
 80056b2:	f7ff fa77 	bl	8004ba4 <quorem>
 80056b6:	4641      	mov	r1, r8
 80056b8:	9006      	str	r0, [sp, #24]
 80056ba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80056be:	4650      	mov	r0, sl
 80056c0:	f000 fc9e 	bl	8006000 <__mcmp>
 80056c4:	4632      	mov	r2, r6
 80056c6:	9009      	str	r0, [sp, #36]	; 0x24
 80056c8:	4621      	mov	r1, r4
 80056ca:	4628      	mov	r0, r5
 80056cc:	f000 fcb4 	bl	8006038 <__mdiff>
 80056d0:	68c2      	ldr	r2, [r0, #12]
 80056d2:	4607      	mov	r7, r0
 80056d4:	bb02      	cbnz	r2, 8005718 <_dtoa_r+0xa60>
 80056d6:	4601      	mov	r1, r0
 80056d8:	4650      	mov	r0, sl
 80056da:	f000 fc91 	bl	8006000 <__mcmp>
 80056de:	4602      	mov	r2, r0
 80056e0:	4639      	mov	r1, r7
 80056e2:	4628      	mov	r0, r5
 80056e4:	920c      	str	r2, [sp, #48]	; 0x30
 80056e6:	f000 fa07 	bl	8005af8 <_Bfree>
 80056ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80056ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80056ee:	9f08      	ldr	r7, [sp, #32]
 80056f0:	ea43 0102 	orr.w	r1, r3, r2
 80056f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056f6:	4319      	orrs	r1, r3
 80056f8:	d110      	bne.n	800571c <_dtoa_r+0xa64>
 80056fa:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80056fe:	d029      	beq.n	8005754 <_dtoa_r+0xa9c>
 8005700:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005702:	2b00      	cmp	r3, #0
 8005704:	dd02      	ble.n	800570c <_dtoa_r+0xa54>
 8005706:	9b06      	ldr	r3, [sp, #24]
 8005708:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800570c:	9b04      	ldr	r3, [sp, #16]
 800570e:	f883 9000 	strb.w	r9, [r3]
 8005712:	e777      	b.n	8005604 <_dtoa_r+0x94c>
 8005714:	4630      	mov	r0, r6
 8005716:	e7ba      	b.n	800568e <_dtoa_r+0x9d6>
 8005718:	2201      	movs	r2, #1
 800571a:	e7e1      	b.n	80056e0 <_dtoa_r+0xa28>
 800571c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800571e:	2b00      	cmp	r3, #0
 8005720:	db04      	blt.n	800572c <_dtoa_r+0xa74>
 8005722:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005724:	430b      	orrs	r3, r1
 8005726:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005728:	430b      	orrs	r3, r1
 800572a:	d120      	bne.n	800576e <_dtoa_r+0xab6>
 800572c:	2a00      	cmp	r2, #0
 800572e:	dded      	ble.n	800570c <_dtoa_r+0xa54>
 8005730:	4651      	mov	r1, sl
 8005732:	2201      	movs	r2, #1
 8005734:	4628      	mov	r0, r5
 8005736:	f000 fbf7 	bl	8005f28 <__lshift>
 800573a:	4621      	mov	r1, r4
 800573c:	4682      	mov	sl, r0
 800573e:	f000 fc5f 	bl	8006000 <__mcmp>
 8005742:	2800      	cmp	r0, #0
 8005744:	dc03      	bgt.n	800574e <_dtoa_r+0xa96>
 8005746:	d1e1      	bne.n	800570c <_dtoa_r+0xa54>
 8005748:	f019 0f01 	tst.w	r9, #1
 800574c:	d0de      	beq.n	800570c <_dtoa_r+0xa54>
 800574e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005752:	d1d8      	bne.n	8005706 <_dtoa_r+0xa4e>
 8005754:	2339      	movs	r3, #57	; 0x39
 8005756:	9a04      	ldr	r2, [sp, #16]
 8005758:	7013      	strb	r3, [r2, #0]
 800575a:	463b      	mov	r3, r7
 800575c:	461f      	mov	r7, r3
 800575e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005762:	3b01      	subs	r3, #1
 8005764:	2a39      	cmp	r2, #57	; 0x39
 8005766:	d06b      	beq.n	8005840 <_dtoa_r+0xb88>
 8005768:	3201      	adds	r2, #1
 800576a:	701a      	strb	r2, [r3, #0]
 800576c:	e74a      	b.n	8005604 <_dtoa_r+0x94c>
 800576e:	2a00      	cmp	r2, #0
 8005770:	dd07      	ble.n	8005782 <_dtoa_r+0xaca>
 8005772:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005776:	d0ed      	beq.n	8005754 <_dtoa_r+0xa9c>
 8005778:	9a04      	ldr	r2, [sp, #16]
 800577a:	f109 0301 	add.w	r3, r9, #1
 800577e:	7013      	strb	r3, [r2, #0]
 8005780:	e740      	b.n	8005604 <_dtoa_r+0x94c>
 8005782:	9b08      	ldr	r3, [sp, #32]
 8005784:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005786:	f803 9c01 	strb.w	r9, [r3, #-1]
 800578a:	4293      	cmp	r3, r2
 800578c:	d042      	beq.n	8005814 <_dtoa_r+0xb5c>
 800578e:	4651      	mov	r1, sl
 8005790:	2300      	movs	r3, #0
 8005792:	220a      	movs	r2, #10
 8005794:	4628      	mov	r0, r5
 8005796:	f000 f9d1 	bl	8005b3c <__multadd>
 800579a:	45b0      	cmp	r8, r6
 800579c:	4682      	mov	sl, r0
 800579e:	f04f 0300 	mov.w	r3, #0
 80057a2:	f04f 020a 	mov.w	r2, #10
 80057a6:	4641      	mov	r1, r8
 80057a8:	4628      	mov	r0, r5
 80057aa:	d107      	bne.n	80057bc <_dtoa_r+0xb04>
 80057ac:	f000 f9c6 	bl	8005b3c <__multadd>
 80057b0:	4680      	mov	r8, r0
 80057b2:	4606      	mov	r6, r0
 80057b4:	9b08      	ldr	r3, [sp, #32]
 80057b6:	3301      	adds	r3, #1
 80057b8:	9308      	str	r3, [sp, #32]
 80057ba:	e775      	b.n	80056a8 <_dtoa_r+0x9f0>
 80057bc:	f000 f9be 	bl	8005b3c <__multadd>
 80057c0:	4631      	mov	r1, r6
 80057c2:	4680      	mov	r8, r0
 80057c4:	2300      	movs	r3, #0
 80057c6:	220a      	movs	r2, #10
 80057c8:	4628      	mov	r0, r5
 80057ca:	f000 f9b7 	bl	8005b3c <__multadd>
 80057ce:	4606      	mov	r6, r0
 80057d0:	e7f0      	b.n	80057b4 <_dtoa_r+0xafc>
 80057d2:	9b08      	ldr	r3, [sp, #32]
 80057d4:	9306      	str	r3, [sp, #24]
 80057d6:	9f03      	ldr	r7, [sp, #12]
 80057d8:	4621      	mov	r1, r4
 80057da:	4650      	mov	r0, sl
 80057dc:	f7ff f9e2 	bl	8004ba4 <quorem>
 80057e0:	9b03      	ldr	r3, [sp, #12]
 80057e2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80057e6:	f807 9b01 	strb.w	r9, [r7], #1
 80057ea:	1afa      	subs	r2, r7, r3
 80057ec:	9b06      	ldr	r3, [sp, #24]
 80057ee:	4293      	cmp	r3, r2
 80057f0:	dd07      	ble.n	8005802 <_dtoa_r+0xb4a>
 80057f2:	4651      	mov	r1, sl
 80057f4:	2300      	movs	r3, #0
 80057f6:	220a      	movs	r2, #10
 80057f8:	4628      	mov	r0, r5
 80057fa:	f000 f99f 	bl	8005b3c <__multadd>
 80057fe:	4682      	mov	sl, r0
 8005800:	e7ea      	b.n	80057d8 <_dtoa_r+0xb20>
 8005802:	9b06      	ldr	r3, [sp, #24]
 8005804:	f04f 0800 	mov.w	r8, #0
 8005808:	2b00      	cmp	r3, #0
 800580a:	bfcc      	ite	gt
 800580c:	461f      	movgt	r7, r3
 800580e:	2701      	movle	r7, #1
 8005810:	9b03      	ldr	r3, [sp, #12]
 8005812:	441f      	add	r7, r3
 8005814:	4651      	mov	r1, sl
 8005816:	2201      	movs	r2, #1
 8005818:	4628      	mov	r0, r5
 800581a:	f000 fb85 	bl	8005f28 <__lshift>
 800581e:	4621      	mov	r1, r4
 8005820:	4682      	mov	sl, r0
 8005822:	f000 fbed 	bl	8006000 <__mcmp>
 8005826:	2800      	cmp	r0, #0
 8005828:	dc97      	bgt.n	800575a <_dtoa_r+0xaa2>
 800582a:	d102      	bne.n	8005832 <_dtoa_r+0xb7a>
 800582c:	f019 0f01 	tst.w	r9, #1
 8005830:	d193      	bne.n	800575a <_dtoa_r+0xaa2>
 8005832:	463b      	mov	r3, r7
 8005834:	461f      	mov	r7, r3
 8005836:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800583a:	2a30      	cmp	r2, #48	; 0x30
 800583c:	d0fa      	beq.n	8005834 <_dtoa_r+0xb7c>
 800583e:	e6e1      	b.n	8005604 <_dtoa_r+0x94c>
 8005840:	9a03      	ldr	r2, [sp, #12]
 8005842:	429a      	cmp	r2, r3
 8005844:	d18a      	bne.n	800575c <_dtoa_r+0xaa4>
 8005846:	2331      	movs	r3, #49	; 0x31
 8005848:	f10b 0b01 	add.w	fp, fp, #1
 800584c:	e797      	b.n	800577e <_dtoa_r+0xac6>
 800584e:	4b0a      	ldr	r3, [pc, #40]	; (8005878 <_dtoa_r+0xbc0>)
 8005850:	f7ff ba9f 	b.w	8004d92 <_dtoa_r+0xda>
 8005854:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005856:	2b00      	cmp	r3, #0
 8005858:	f47f aa77 	bne.w	8004d4a <_dtoa_r+0x92>
 800585c:	4b07      	ldr	r3, [pc, #28]	; (800587c <_dtoa_r+0xbc4>)
 800585e:	f7ff ba98 	b.w	8004d92 <_dtoa_r+0xda>
 8005862:	9b06      	ldr	r3, [sp, #24]
 8005864:	2b00      	cmp	r3, #0
 8005866:	dcb6      	bgt.n	80057d6 <_dtoa_r+0xb1e>
 8005868:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800586a:	2b02      	cmp	r3, #2
 800586c:	f73f aeb5 	bgt.w	80055da <_dtoa_r+0x922>
 8005870:	e7b1      	b.n	80057d6 <_dtoa_r+0xb1e>
 8005872:	bf00      	nop
 8005874:	080083eb 	.word	0x080083eb
 8005878:	08008346 	.word	0x08008346
 800587c:	0800836f 	.word	0x0800836f

08005880 <_free_r>:
 8005880:	b538      	push	{r3, r4, r5, lr}
 8005882:	4605      	mov	r5, r0
 8005884:	2900      	cmp	r1, #0
 8005886:	d040      	beq.n	800590a <_free_r+0x8a>
 8005888:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800588c:	1f0c      	subs	r4, r1, #4
 800588e:	2b00      	cmp	r3, #0
 8005890:	bfb8      	it	lt
 8005892:	18e4      	addlt	r4, r4, r3
 8005894:	f000 f8e4 	bl	8005a60 <__malloc_lock>
 8005898:	4a1c      	ldr	r2, [pc, #112]	; (800590c <_free_r+0x8c>)
 800589a:	6813      	ldr	r3, [r2, #0]
 800589c:	b933      	cbnz	r3, 80058ac <_free_r+0x2c>
 800589e:	6063      	str	r3, [r4, #4]
 80058a0:	6014      	str	r4, [r2, #0]
 80058a2:	4628      	mov	r0, r5
 80058a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80058a8:	f000 b8e0 	b.w	8005a6c <__malloc_unlock>
 80058ac:	42a3      	cmp	r3, r4
 80058ae:	d908      	bls.n	80058c2 <_free_r+0x42>
 80058b0:	6820      	ldr	r0, [r4, #0]
 80058b2:	1821      	adds	r1, r4, r0
 80058b4:	428b      	cmp	r3, r1
 80058b6:	bf01      	itttt	eq
 80058b8:	6819      	ldreq	r1, [r3, #0]
 80058ba:	685b      	ldreq	r3, [r3, #4]
 80058bc:	1809      	addeq	r1, r1, r0
 80058be:	6021      	streq	r1, [r4, #0]
 80058c0:	e7ed      	b.n	800589e <_free_r+0x1e>
 80058c2:	461a      	mov	r2, r3
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	b10b      	cbz	r3, 80058cc <_free_r+0x4c>
 80058c8:	42a3      	cmp	r3, r4
 80058ca:	d9fa      	bls.n	80058c2 <_free_r+0x42>
 80058cc:	6811      	ldr	r1, [r2, #0]
 80058ce:	1850      	adds	r0, r2, r1
 80058d0:	42a0      	cmp	r0, r4
 80058d2:	d10b      	bne.n	80058ec <_free_r+0x6c>
 80058d4:	6820      	ldr	r0, [r4, #0]
 80058d6:	4401      	add	r1, r0
 80058d8:	1850      	adds	r0, r2, r1
 80058da:	4283      	cmp	r3, r0
 80058dc:	6011      	str	r1, [r2, #0]
 80058de:	d1e0      	bne.n	80058a2 <_free_r+0x22>
 80058e0:	6818      	ldr	r0, [r3, #0]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	4408      	add	r0, r1
 80058e6:	6010      	str	r0, [r2, #0]
 80058e8:	6053      	str	r3, [r2, #4]
 80058ea:	e7da      	b.n	80058a2 <_free_r+0x22>
 80058ec:	d902      	bls.n	80058f4 <_free_r+0x74>
 80058ee:	230c      	movs	r3, #12
 80058f0:	602b      	str	r3, [r5, #0]
 80058f2:	e7d6      	b.n	80058a2 <_free_r+0x22>
 80058f4:	6820      	ldr	r0, [r4, #0]
 80058f6:	1821      	adds	r1, r4, r0
 80058f8:	428b      	cmp	r3, r1
 80058fa:	bf01      	itttt	eq
 80058fc:	6819      	ldreq	r1, [r3, #0]
 80058fe:	685b      	ldreq	r3, [r3, #4]
 8005900:	1809      	addeq	r1, r1, r0
 8005902:	6021      	streq	r1, [r4, #0]
 8005904:	6063      	str	r3, [r4, #4]
 8005906:	6054      	str	r4, [r2, #4]
 8005908:	e7cb      	b.n	80058a2 <_free_r+0x22>
 800590a:	bd38      	pop	{r3, r4, r5, pc}
 800590c:	200003c4 	.word	0x200003c4

08005910 <malloc>:
 8005910:	4b02      	ldr	r3, [pc, #8]	; (800591c <malloc+0xc>)
 8005912:	4601      	mov	r1, r0
 8005914:	6818      	ldr	r0, [r3, #0]
 8005916:	f000 b823 	b.w	8005960 <_malloc_r>
 800591a:	bf00      	nop
 800591c:	20000064 	.word	0x20000064

08005920 <sbrk_aligned>:
 8005920:	b570      	push	{r4, r5, r6, lr}
 8005922:	4e0e      	ldr	r6, [pc, #56]	; (800595c <sbrk_aligned+0x3c>)
 8005924:	460c      	mov	r4, r1
 8005926:	6831      	ldr	r1, [r6, #0]
 8005928:	4605      	mov	r5, r0
 800592a:	b911      	cbnz	r1, 8005932 <sbrk_aligned+0x12>
 800592c:	f001 fe0c 	bl	8007548 <_sbrk_r>
 8005930:	6030      	str	r0, [r6, #0]
 8005932:	4621      	mov	r1, r4
 8005934:	4628      	mov	r0, r5
 8005936:	f001 fe07 	bl	8007548 <_sbrk_r>
 800593a:	1c43      	adds	r3, r0, #1
 800593c:	d00a      	beq.n	8005954 <sbrk_aligned+0x34>
 800593e:	1cc4      	adds	r4, r0, #3
 8005940:	f024 0403 	bic.w	r4, r4, #3
 8005944:	42a0      	cmp	r0, r4
 8005946:	d007      	beq.n	8005958 <sbrk_aligned+0x38>
 8005948:	1a21      	subs	r1, r4, r0
 800594a:	4628      	mov	r0, r5
 800594c:	f001 fdfc 	bl	8007548 <_sbrk_r>
 8005950:	3001      	adds	r0, #1
 8005952:	d101      	bne.n	8005958 <sbrk_aligned+0x38>
 8005954:	f04f 34ff 	mov.w	r4, #4294967295
 8005958:	4620      	mov	r0, r4
 800595a:	bd70      	pop	{r4, r5, r6, pc}
 800595c:	200003c8 	.word	0x200003c8

08005960 <_malloc_r>:
 8005960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005964:	1ccd      	adds	r5, r1, #3
 8005966:	f025 0503 	bic.w	r5, r5, #3
 800596a:	3508      	adds	r5, #8
 800596c:	2d0c      	cmp	r5, #12
 800596e:	bf38      	it	cc
 8005970:	250c      	movcc	r5, #12
 8005972:	2d00      	cmp	r5, #0
 8005974:	4607      	mov	r7, r0
 8005976:	db01      	blt.n	800597c <_malloc_r+0x1c>
 8005978:	42a9      	cmp	r1, r5
 800597a:	d905      	bls.n	8005988 <_malloc_r+0x28>
 800597c:	230c      	movs	r3, #12
 800597e:	2600      	movs	r6, #0
 8005980:	603b      	str	r3, [r7, #0]
 8005982:	4630      	mov	r0, r6
 8005984:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005988:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005a5c <_malloc_r+0xfc>
 800598c:	f000 f868 	bl	8005a60 <__malloc_lock>
 8005990:	f8d8 3000 	ldr.w	r3, [r8]
 8005994:	461c      	mov	r4, r3
 8005996:	bb5c      	cbnz	r4, 80059f0 <_malloc_r+0x90>
 8005998:	4629      	mov	r1, r5
 800599a:	4638      	mov	r0, r7
 800599c:	f7ff ffc0 	bl	8005920 <sbrk_aligned>
 80059a0:	1c43      	adds	r3, r0, #1
 80059a2:	4604      	mov	r4, r0
 80059a4:	d155      	bne.n	8005a52 <_malloc_r+0xf2>
 80059a6:	f8d8 4000 	ldr.w	r4, [r8]
 80059aa:	4626      	mov	r6, r4
 80059ac:	2e00      	cmp	r6, #0
 80059ae:	d145      	bne.n	8005a3c <_malloc_r+0xdc>
 80059b0:	2c00      	cmp	r4, #0
 80059b2:	d048      	beq.n	8005a46 <_malloc_r+0xe6>
 80059b4:	6823      	ldr	r3, [r4, #0]
 80059b6:	4631      	mov	r1, r6
 80059b8:	4638      	mov	r0, r7
 80059ba:	eb04 0903 	add.w	r9, r4, r3
 80059be:	f001 fdc3 	bl	8007548 <_sbrk_r>
 80059c2:	4581      	cmp	r9, r0
 80059c4:	d13f      	bne.n	8005a46 <_malloc_r+0xe6>
 80059c6:	6821      	ldr	r1, [r4, #0]
 80059c8:	4638      	mov	r0, r7
 80059ca:	1a6d      	subs	r5, r5, r1
 80059cc:	4629      	mov	r1, r5
 80059ce:	f7ff ffa7 	bl	8005920 <sbrk_aligned>
 80059d2:	3001      	adds	r0, #1
 80059d4:	d037      	beq.n	8005a46 <_malloc_r+0xe6>
 80059d6:	6823      	ldr	r3, [r4, #0]
 80059d8:	442b      	add	r3, r5
 80059da:	6023      	str	r3, [r4, #0]
 80059dc:	f8d8 3000 	ldr.w	r3, [r8]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d038      	beq.n	8005a56 <_malloc_r+0xf6>
 80059e4:	685a      	ldr	r2, [r3, #4]
 80059e6:	42a2      	cmp	r2, r4
 80059e8:	d12b      	bne.n	8005a42 <_malloc_r+0xe2>
 80059ea:	2200      	movs	r2, #0
 80059ec:	605a      	str	r2, [r3, #4]
 80059ee:	e00f      	b.n	8005a10 <_malloc_r+0xb0>
 80059f0:	6822      	ldr	r2, [r4, #0]
 80059f2:	1b52      	subs	r2, r2, r5
 80059f4:	d41f      	bmi.n	8005a36 <_malloc_r+0xd6>
 80059f6:	2a0b      	cmp	r2, #11
 80059f8:	d917      	bls.n	8005a2a <_malloc_r+0xca>
 80059fa:	1961      	adds	r1, r4, r5
 80059fc:	42a3      	cmp	r3, r4
 80059fe:	6025      	str	r5, [r4, #0]
 8005a00:	bf18      	it	ne
 8005a02:	6059      	strne	r1, [r3, #4]
 8005a04:	6863      	ldr	r3, [r4, #4]
 8005a06:	bf08      	it	eq
 8005a08:	f8c8 1000 	streq.w	r1, [r8]
 8005a0c:	5162      	str	r2, [r4, r5]
 8005a0e:	604b      	str	r3, [r1, #4]
 8005a10:	4638      	mov	r0, r7
 8005a12:	f104 060b 	add.w	r6, r4, #11
 8005a16:	f000 f829 	bl	8005a6c <__malloc_unlock>
 8005a1a:	f026 0607 	bic.w	r6, r6, #7
 8005a1e:	1d23      	adds	r3, r4, #4
 8005a20:	1af2      	subs	r2, r6, r3
 8005a22:	d0ae      	beq.n	8005982 <_malloc_r+0x22>
 8005a24:	1b9b      	subs	r3, r3, r6
 8005a26:	50a3      	str	r3, [r4, r2]
 8005a28:	e7ab      	b.n	8005982 <_malloc_r+0x22>
 8005a2a:	42a3      	cmp	r3, r4
 8005a2c:	6862      	ldr	r2, [r4, #4]
 8005a2e:	d1dd      	bne.n	80059ec <_malloc_r+0x8c>
 8005a30:	f8c8 2000 	str.w	r2, [r8]
 8005a34:	e7ec      	b.n	8005a10 <_malloc_r+0xb0>
 8005a36:	4623      	mov	r3, r4
 8005a38:	6864      	ldr	r4, [r4, #4]
 8005a3a:	e7ac      	b.n	8005996 <_malloc_r+0x36>
 8005a3c:	4634      	mov	r4, r6
 8005a3e:	6876      	ldr	r6, [r6, #4]
 8005a40:	e7b4      	b.n	80059ac <_malloc_r+0x4c>
 8005a42:	4613      	mov	r3, r2
 8005a44:	e7cc      	b.n	80059e0 <_malloc_r+0x80>
 8005a46:	230c      	movs	r3, #12
 8005a48:	4638      	mov	r0, r7
 8005a4a:	603b      	str	r3, [r7, #0]
 8005a4c:	f000 f80e 	bl	8005a6c <__malloc_unlock>
 8005a50:	e797      	b.n	8005982 <_malloc_r+0x22>
 8005a52:	6025      	str	r5, [r4, #0]
 8005a54:	e7dc      	b.n	8005a10 <_malloc_r+0xb0>
 8005a56:	605b      	str	r3, [r3, #4]
 8005a58:	deff      	udf	#255	; 0xff
 8005a5a:	bf00      	nop
 8005a5c:	200003c4 	.word	0x200003c4

08005a60 <__malloc_lock>:
 8005a60:	4801      	ldr	r0, [pc, #4]	; (8005a68 <__malloc_lock+0x8>)
 8005a62:	f7ff b88b 	b.w	8004b7c <__retarget_lock_acquire_recursive>
 8005a66:	bf00      	nop
 8005a68:	200003c0 	.word	0x200003c0

08005a6c <__malloc_unlock>:
 8005a6c:	4801      	ldr	r0, [pc, #4]	; (8005a74 <__malloc_unlock+0x8>)
 8005a6e:	f7ff b886 	b.w	8004b7e <__retarget_lock_release_recursive>
 8005a72:	bf00      	nop
 8005a74:	200003c0 	.word	0x200003c0

08005a78 <_Balloc>:
 8005a78:	b570      	push	{r4, r5, r6, lr}
 8005a7a:	69c6      	ldr	r6, [r0, #28]
 8005a7c:	4604      	mov	r4, r0
 8005a7e:	460d      	mov	r5, r1
 8005a80:	b976      	cbnz	r6, 8005aa0 <_Balloc+0x28>
 8005a82:	2010      	movs	r0, #16
 8005a84:	f7ff ff44 	bl	8005910 <malloc>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	61e0      	str	r0, [r4, #28]
 8005a8c:	b920      	cbnz	r0, 8005a98 <_Balloc+0x20>
 8005a8e:	216b      	movs	r1, #107	; 0x6b
 8005a90:	4b17      	ldr	r3, [pc, #92]	; (8005af0 <_Balloc+0x78>)
 8005a92:	4818      	ldr	r0, [pc, #96]	; (8005af4 <_Balloc+0x7c>)
 8005a94:	f001 fd7c 	bl	8007590 <__assert_func>
 8005a98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005a9c:	6006      	str	r6, [r0, #0]
 8005a9e:	60c6      	str	r6, [r0, #12]
 8005aa0:	69e6      	ldr	r6, [r4, #28]
 8005aa2:	68f3      	ldr	r3, [r6, #12]
 8005aa4:	b183      	cbz	r3, 8005ac8 <_Balloc+0x50>
 8005aa6:	69e3      	ldr	r3, [r4, #28]
 8005aa8:	68db      	ldr	r3, [r3, #12]
 8005aaa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005aae:	b9b8      	cbnz	r0, 8005ae0 <_Balloc+0x68>
 8005ab0:	2101      	movs	r1, #1
 8005ab2:	fa01 f605 	lsl.w	r6, r1, r5
 8005ab6:	1d72      	adds	r2, r6, #5
 8005ab8:	4620      	mov	r0, r4
 8005aba:	0092      	lsls	r2, r2, #2
 8005abc:	f001 fd86 	bl	80075cc <_calloc_r>
 8005ac0:	b160      	cbz	r0, 8005adc <_Balloc+0x64>
 8005ac2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005ac6:	e00e      	b.n	8005ae6 <_Balloc+0x6e>
 8005ac8:	2221      	movs	r2, #33	; 0x21
 8005aca:	2104      	movs	r1, #4
 8005acc:	4620      	mov	r0, r4
 8005ace:	f001 fd7d 	bl	80075cc <_calloc_r>
 8005ad2:	69e3      	ldr	r3, [r4, #28]
 8005ad4:	60f0      	str	r0, [r6, #12]
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d1e4      	bne.n	8005aa6 <_Balloc+0x2e>
 8005adc:	2000      	movs	r0, #0
 8005ade:	bd70      	pop	{r4, r5, r6, pc}
 8005ae0:	6802      	ldr	r2, [r0, #0]
 8005ae2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005aec:	e7f7      	b.n	8005ade <_Balloc+0x66>
 8005aee:	bf00      	nop
 8005af0:	0800837c 	.word	0x0800837c
 8005af4:	080083fc 	.word	0x080083fc

08005af8 <_Bfree>:
 8005af8:	b570      	push	{r4, r5, r6, lr}
 8005afa:	69c6      	ldr	r6, [r0, #28]
 8005afc:	4605      	mov	r5, r0
 8005afe:	460c      	mov	r4, r1
 8005b00:	b976      	cbnz	r6, 8005b20 <_Bfree+0x28>
 8005b02:	2010      	movs	r0, #16
 8005b04:	f7ff ff04 	bl	8005910 <malloc>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	61e8      	str	r0, [r5, #28]
 8005b0c:	b920      	cbnz	r0, 8005b18 <_Bfree+0x20>
 8005b0e:	218f      	movs	r1, #143	; 0x8f
 8005b10:	4b08      	ldr	r3, [pc, #32]	; (8005b34 <_Bfree+0x3c>)
 8005b12:	4809      	ldr	r0, [pc, #36]	; (8005b38 <_Bfree+0x40>)
 8005b14:	f001 fd3c 	bl	8007590 <__assert_func>
 8005b18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005b1c:	6006      	str	r6, [r0, #0]
 8005b1e:	60c6      	str	r6, [r0, #12]
 8005b20:	b13c      	cbz	r4, 8005b32 <_Bfree+0x3a>
 8005b22:	69eb      	ldr	r3, [r5, #28]
 8005b24:	6862      	ldr	r2, [r4, #4]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005b2c:	6021      	str	r1, [r4, #0]
 8005b2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005b32:	bd70      	pop	{r4, r5, r6, pc}
 8005b34:	0800837c 	.word	0x0800837c
 8005b38:	080083fc 	.word	0x080083fc

08005b3c <__multadd>:
 8005b3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b40:	4607      	mov	r7, r0
 8005b42:	460c      	mov	r4, r1
 8005b44:	461e      	mov	r6, r3
 8005b46:	2000      	movs	r0, #0
 8005b48:	690d      	ldr	r5, [r1, #16]
 8005b4a:	f101 0c14 	add.w	ip, r1, #20
 8005b4e:	f8dc 3000 	ldr.w	r3, [ip]
 8005b52:	3001      	adds	r0, #1
 8005b54:	b299      	uxth	r1, r3
 8005b56:	fb02 6101 	mla	r1, r2, r1, r6
 8005b5a:	0c1e      	lsrs	r6, r3, #16
 8005b5c:	0c0b      	lsrs	r3, r1, #16
 8005b5e:	fb02 3306 	mla	r3, r2, r6, r3
 8005b62:	b289      	uxth	r1, r1
 8005b64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005b68:	4285      	cmp	r5, r0
 8005b6a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005b6e:	f84c 1b04 	str.w	r1, [ip], #4
 8005b72:	dcec      	bgt.n	8005b4e <__multadd+0x12>
 8005b74:	b30e      	cbz	r6, 8005bba <__multadd+0x7e>
 8005b76:	68a3      	ldr	r3, [r4, #8]
 8005b78:	42ab      	cmp	r3, r5
 8005b7a:	dc19      	bgt.n	8005bb0 <__multadd+0x74>
 8005b7c:	6861      	ldr	r1, [r4, #4]
 8005b7e:	4638      	mov	r0, r7
 8005b80:	3101      	adds	r1, #1
 8005b82:	f7ff ff79 	bl	8005a78 <_Balloc>
 8005b86:	4680      	mov	r8, r0
 8005b88:	b928      	cbnz	r0, 8005b96 <__multadd+0x5a>
 8005b8a:	4602      	mov	r2, r0
 8005b8c:	21ba      	movs	r1, #186	; 0xba
 8005b8e:	4b0c      	ldr	r3, [pc, #48]	; (8005bc0 <__multadd+0x84>)
 8005b90:	480c      	ldr	r0, [pc, #48]	; (8005bc4 <__multadd+0x88>)
 8005b92:	f001 fcfd 	bl	8007590 <__assert_func>
 8005b96:	6922      	ldr	r2, [r4, #16]
 8005b98:	f104 010c 	add.w	r1, r4, #12
 8005b9c:	3202      	adds	r2, #2
 8005b9e:	0092      	lsls	r2, r2, #2
 8005ba0:	300c      	adds	r0, #12
 8005ba2:	f001 fce1 	bl	8007568 <memcpy>
 8005ba6:	4621      	mov	r1, r4
 8005ba8:	4638      	mov	r0, r7
 8005baa:	f7ff ffa5 	bl	8005af8 <_Bfree>
 8005bae:	4644      	mov	r4, r8
 8005bb0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005bb4:	3501      	adds	r5, #1
 8005bb6:	615e      	str	r6, [r3, #20]
 8005bb8:	6125      	str	r5, [r4, #16]
 8005bba:	4620      	mov	r0, r4
 8005bbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bc0:	080083eb 	.word	0x080083eb
 8005bc4:	080083fc 	.word	0x080083fc

08005bc8 <__s2b>:
 8005bc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bcc:	4615      	mov	r5, r2
 8005bce:	2209      	movs	r2, #9
 8005bd0:	461f      	mov	r7, r3
 8005bd2:	3308      	adds	r3, #8
 8005bd4:	460c      	mov	r4, r1
 8005bd6:	fb93 f3f2 	sdiv	r3, r3, r2
 8005bda:	4606      	mov	r6, r0
 8005bdc:	2201      	movs	r2, #1
 8005bde:	2100      	movs	r1, #0
 8005be0:	429a      	cmp	r2, r3
 8005be2:	db09      	blt.n	8005bf8 <__s2b+0x30>
 8005be4:	4630      	mov	r0, r6
 8005be6:	f7ff ff47 	bl	8005a78 <_Balloc>
 8005bea:	b940      	cbnz	r0, 8005bfe <__s2b+0x36>
 8005bec:	4602      	mov	r2, r0
 8005bee:	21d3      	movs	r1, #211	; 0xd3
 8005bf0:	4b18      	ldr	r3, [pc, #96]	; (8005c54 <__s2b+0x8c>)
 8005bf2:	4819      	ldr	r0, [pc, #100]	; (8005c58 <__s2b+0x90>)
 8005bf4:	f001 fccc 	bl	8007590 <__assert_func>
 8005bf8:	0052      	lsls	r2, r2, #1
 8005bfa:	3101      	adds	r1, #1
 8005bfc:	e7f0      	b.n	8005be0 <__s2b+0x18>
 8005bfe:	9b08      	ldr	r3, [sp, #32]
 8005c00:	2d09      	cmp	r5, #9
 8005c02:	6143      	str	r3, [r0, #20]
 8005c04:	f04f 0301 	mov.w	r3, #1
 8005c08:	6103      	str	r3, [r0, #16]
 8005c0a:	dd16      	ble.n	8005c3a <__s2b+0x72>
 8005c0c:	f104 0909 	add.w	r9, r4, #9
 8005c10:	46c8      	mov	r8, r9
 8005c12:	442c      	add	r4, r5
 8005c14:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005c18:	4601      	mov	r1, r0
 8005c1a:	220a      	movs	r2, #10
 8005c1c:	4630      	mov	r0, r6
 8005c1e:	3b30      	subs	r3, #48	; 0x30
 8005c20:	f7ff ff8c 	bl	8005b3c <__multadd>
 8005c24:	45a0      	cmp	r8, r4
 8005c26:	d1f5      	bne.n	8005c14 <__s2b+0x4c>
 8005c28:	f1a5 0408 	sub.w	r4, r5, #8
 8005c2c:	444c      	add	r4, r9
 8005c2e:	1b2d      	subs	r5, r5, r4
 8005c30:	1963      	adds	r3, r4, r5
 8005c32:	42bb      	cmp	r3, r7
 8005c34:	db04      	blt.n	8005c40 <__s2b+0x78>
 8005c36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c3a:	2509      	movs	r5, #9
 8005c3c:	340a      	adds	r4, #10
 8005c3e:	e7f6      	b.n	8005c2e <__s2b+0x66>
 8005c40:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005c44:	4601      	mov	r1, r0
 8005c46:	220a      	movs	r2, #10
 8005c48:	4630      	mov	r0, r6
 8005c4a:	3b30      	subs	r3, #48	; 0x30
 8005c4c:	f7ff ff76 	bl	8005b3c <__multadd>
 8005c50:	e7ee      	b.n	8005c30 <__s2b+0x68>
 8005c52:	bf00      	nop
 8005c54:	080083eb 	.word	0x080083eb
 8005c58:	080083fc 	.word	0x080083fc

08005c5c <__hi0bits>:
 8005c5c:	0c02      	lsrs	r2, r0, #16
 8005c5e:	0412      	lsls	r2, r2, #16
 8005c60:	4603      	mov	r3, r0
 8005c62:	b9ca      	cbnz	r2, 8005c98 <__hi0bits+0x3c>
 8005c64:	0403      	lsls	r3, r0, #16
 8005c66:	2010      	movs	r0, #16
 8005c68:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005c6c:	bf04      	itt	eq
 8005c6e:	021b      	lsleq	r3, r3, #8
 8005c70:	3008      	addeq	r0, #8
 8005c72:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005c76:	bf04      	itt	eq
 8005c78:	011b      	lsleq	r3, r3, #4
 8005c7a:	3004      	addeq	r0, #4
 8005c7c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005c80:	bf04      	itt	eq
 8005c82:	009b      	lsleq	r3, r3, #2
 8005c84:	3002      	addeq	r0, #2
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	db05      	blt.n	8005c96 <__hi0bits+0x3a>
 8005c8a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005c8e:	f100 0001 	add.w	r0, r0, #1
 8005c92:	bf08      	it	eq
 8005c94:	2020      	moveq	r0, #32
 8005c96:	4770      	bx	lr
 8005c98:	2000      	movs	r0, #0
 8005c9a:	e7e5      	b.n	8005c68 <__hi0bits+0xc>

08005c9c <__lo0bits>:
 8005c9c:	6803      	ldr	r3, [r0, #0]
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	f013 0007 	ands.w	r0, r3, #7
 8005ca4:	d00b      	beq.n	8005cbe <__lo0bits+0x22>
 8005ca6:	07d9      	lsls	r1, r3, #31
 8005ca8:	d421      	bmi.n	8005cee <__lo0bits+0x52>
 8005caa:	0798      	lsls	r0, r3, #30
 8005cac:	bf49      	itett	mi
 8005cae:	085b      	lsrmi	r3, r3, #1
 8005cb0:	089b      	lsrpl	r3, r3, #2
 8005cb2:	2001      	movmi	r0, #1
 8005cb4:	6013      	strmi	r3, [r2, #0]
 8005cb6:	bf5c      	itt	pl
 8005cb8:	2002      	movpl	r0, #2
 8005cba:	6013      	strpl	r3, [r2, #0]
 8005cbc:	4770      	bx	lr
 8005cbe:	b299      	uxth	r1, r3
 8005cc0:	b909      	cbnz	r1, 8005cc6 <__lo0bits+0x2a>
 8005cc2:	2010      	movs	r0, #16
 8005cc4:	0c1b      	lsrs	r3, r3, #16
 8005cc6:	b2d9      	uxtb	r1, r3
 8005cc8:	b909      	cbnz	r1, 8005cce <__lo0bits+0x32>
 8005cca:	3008      	adds	r0, #8
 8005ccc:	0a1b      	lsrs	r3, r3, #8
 8005cce:	0719      	lsls	r1, r3, #28
 8005cd0:	bf04      	itt	eq
 8005cd2:	091b      	lsreq	r3, r3, #4
 8005cd4:	3004      	addeq	r0, #4
 8005cd6:	0799      	lsls	r1, r3, #30
 8005cd8:	bf04      	itt	eq
 8005cda:	089b      	lsreq	r3, r3, #2
 8005cdc:	3002      	addeq	r0, #2
 8005cde:	07d9      	lsls	r1, r3, #31
 8005ce0:	d403      	bmi.n	8005cea <__lo0bits+0x4e>
 8005ce2:	085b      	lsrs	r3, r3, #1
 8005ce4:	f100 0001 	add.w	r0, r0, #1
 8005ce8:	d003      	beq.n	8005cf2 <__lo0bits+0x56>
 8005cea:	6013      	str	r3, [r2, #0]
 8005cec:	4770      	bx	lr
 8005cee:	2000      	movs	r0, #0
 8005cf0:	4770      	bx	lr
 8005cf2:	2020      	movs	r0, #32
 8005cf4:	4770      	bx	lr
	...

08005cf8 <__i2b>:
 8005cf8:	b510      	push	{r4, lr}
 8005cfa:	460c      	mov	r4, r1
 8005cfc:	2101      	movs	r1, #1
 8005cfe:	f7ff febb 	bl	8005a78 <_Balloc>
 8005d02:	4602      	mov	r2, r0
 8005d04:	b928      	cbnz	r0, 8005d12 <__i2b+0x1a>
 8005d06:	f240 1145 	movw	r1, #325	; 0x145
 8005d0a:	4b04      	ldr	r3, [pc, #16]	; (8005d1c <__i2b+0x24>)
 8005d0c:	4804      	ldr	r0, [pc, #16]	; (8005d20 <__i2b+0x28>)
 8005d0e:	f001 fc3f 	bl	8007590 <__assert_func>
 8005d12:	2301      	movs	r3, #1
 8005d14:	6144      	str	r4, [r0, #20]
 8005d16:	6103      	str	r3, [r0, #16]
 8005d18:	bd10      	pop	{r4, pc}
 8005d1a:	bf00      	nop
 8005d1c:	080083eb 	.word	0x080083eb
 8005d20:	080083fc 	.word	0x080083fc

08005d24 <__multiply>:
 8005d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d28:	4691      	mov	r9, r2
 8005d2a:	690a      	ldr	r2, [r1, #16]
 8005d2c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005d30:	460c      	mov	r4, r1
 8005d32:	429a      	cmp	r2, r3
 8005d34:	bfbe      	ittt	lt
 8005d36:	460b      	movlt	r3, r1
 8005d38:	464c      	movlt	r4, r9
 8005d3a:	4699      	movlt	r9, r3
 8005d3c:	6927      	ldr	r7, [r4, #16]
 8005d3e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005d42:	68a3      	ldr	r3, [r4, #8]
 8005d44:	6861      	ldr	r1, [r4, #4]
 8005d46:	eb07 060a 	add.w	r6, r7, sl
 8005d4a:	42b3      	cmp	r3, r6
 8005d4c:	b085      	sub	sp, #20
 8005d4e:	bfb8      	it	lt
 8005d50:	3101      	addlt	r1, #1
 8005d52:	f7ff fe91 	bl	8005a78 <_Balloc>
 8005d56:	b930      	cbnz	r0, 8005d66 <__multiply+0x42>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8005d5e:	4b43      	ldr	r3, [pc, #268]	; (8005e6c <__multiply+0x148>)
 8005d60:	4843      	ldr	r0, [pc, #268]	; (8005e70 <__multiply+0x14c>)
 8005d62:	f001 fc15 	bl	8007590 <__assert_func>
 8005d66:	f100 0514 	add.w	r5, r0, #20
 8005d6a:	462b      	mov	r3, r5
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005d72:	4543      	cmp	r3, r8
 8005d74:	d321      	bcc.n	8005dba <__multiply+0x96>
 8005d76:	f104 0314 	add.w	r3, r4, #20
 8005d7a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005d7e:	f109 0314 	add.w	r3, r9, #20
 8005d82:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005d86:	9202      	str	r2, [sp, #8]
 8005d88:	1b3a      	subs	r2, r7, r4
 8005d8a:	3a15      	subs	r2, #21
 8005d8c:	f022 0203 	bic.w	r2, r2, #3
 8005d90:	3204      	adds	r2, #4
 8005d92:	f104 0115 	add.w	r1, r4, #21
 8005d96:	428f      	cmp	r7, r1
 8005d98:	bf38      	it	cc
 8005d9a:	2204      	movcc	r2, #4
 8005d9c:	9201      	str	r2, [sp, #4]
 8005d9e:	9a02      	ldr	r2, [sp, #8]
 8005da0:	9303      	str	r3, [sp, #12]
 8005da2:	429a      	cmp	r2, r3
 8005da4:	d80c      	bhi.n	8005dc0 <__multiply+0x9c>
 8005da6:	2e00      	cmp	r6, #0
 8005da8:	dd03      	ble.n	8005db2 <__multiply+0x8e>
 8005daa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d05a      	beq.n	8005e68 <__multiply+0x144>
 8005db2:	6106      	str	r6, [r0, #16]
 8005db4:	b005      	add	sp, #20
 8005db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dba:	f843 2b04 	str.w	r2, [r3], #4
 8005dbe:	e7d8      	b.n	8005d72 <__multiply+0x4e>
 8005dc0:	f8b3 a000 	ldrh.w	sl, [r3]
 8005dc4:	f1ba 0f00 	cmp.w	sl, #0
 8005dc8:	d023      	beq.n	8005e12 <__multiply+0xee>
 8005dca:	46a9      	mov	r9, r5
 8005dcc:	f04f 0c00 	mov.w	ip, #0
 8005dd0:	f104 0e14 	add.w	lr, r4, #20
 8005dd4:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005dd8:	f8d9 1000 	ldr.w	r1, [r9]
 8005ddc:	fa1f fb82 	uxth.w	fp, r2
 8005de0:	b289      	uxth	r1, r1
 8005de2:	fb0a 110b 	mla	r1, sl, fp, r1
 8005de6:	4461      	add	r1, ip
 8005de8:	f8d9 c000 	ldr.w	ip, [r9]
 8005dec:	0c12      	lsrs	r2, r2, #16
 8005dee:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005df2:	fb0a c202 	mla	r2, sl, r2, ip
 8005df6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005dfa:	b289      	uxth	r1, r1
 8005dfc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005e00:	4577      	cmp	r7, lr
 8005e02:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005e06:	f849 1b04 	str.w	r1, [r9], #4
 8005e0a:	d8e3      	bhi.n	8005dd4 <__multiply+0xb0>
 8005e0c:	9a01      	ldr	r2, [sp, #4]
 8005e0e:	f845 c002 	str.w	ip, [r5, r2]
 8005e12:	9a03      	ldr	r2, [sp, #12]
 8005e14:	3304      	adds	r3, #4
 8005e16:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005e1a:	f1b9 0f00 	cmp.w	r9, #0
 8005e1e:	d021      	beq.n	8005e64 <__multiply+0x140>
 8005e20:	46ae      	mov	lr, r5
 8005e22:	f04f 0a00 	mov.w	sl, #0
 8005e26:	6829      	ldr	r1, [r5, #0]
 8005e28:	f104 0c14 	add.w	ip, r4, #20
 8005e2c:	f8bc b000 	ldrh.w	fp, [ip]
 8005e30:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005e34:	b289      	uxth	r1, r1
 8005e36:	fb09 220b 	mla	r2, r9, fp, r2
 8005e3a:	4452      	add	r2, sl
 8005e3c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005e40:	f84e 1b04 	str.w	r1, [lr], #4
 8005e44:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005e48:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005e4c:	f8be 1000 	ldrh.w	r1, [lr]
 8005e50:	4567      	cmp	r7, ip
 8005e52:	fb09 110a 	mla	r1, r9, sl, r1
 8005e56:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8005e5a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005e5e:	d8e5      	bhi.n	8005e2c <__multiply+0x108>
 8005e60:	9a01      	ldr	r2, [sp, #4]
 8005e62:	50a9      	str	r1, [r5, r2]
 8005e64:	3504      	adds	r5, #4
 8005e66:	e79a      	b.n	8005d9e <__multiply+0x7a>
 8005e68:	3e01      	subs	r6, #1
 8005e6a:	e79c      	b.n	8005da6 <__multiply+0x82>
 8005e6c:	080083eb 	.word	0x080083eb
 8005e70:	080083fc 	.word	0x080083fc

08005e74 <__pow5mult>:
 8005e74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e78:	4615      	mov	r5, r2
 8005e7a:	f012 0203 	ands.w	r2, r2, #3
 8005e7e:	4606      	mov	r6, r0
 8005e80:	460f      	mov	r7, r1
 8005e82:	d007      	beq.n	8005e94 <__pow5mult+0x20>
 8005e84:	4c25      	ldr	r4, [pc, #148]	; (8005f1c <__pow5mult+0xa8>)
 8005e86:	3a01      	subs	r2, #1
 8005e88:	2300      	movs	r3, #0
 8005e8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005e8e:	f7ff fe55 	bl	8005b3c <__multadd>
 8005e92:	4607      	mov	r7, r0
 8005e94:	10ad      	asrs	r5, r5, #2
 8005e96:	d03d      	beq.n	8005f14 <__pow5mult+0xa0>
 8005e98:	69f4      	ldr	r4, [r6, #28]
 8005e9a:	b97c      	cbnz	r4, 8005ebc <__pow5mult+0x48>
 8005e9c:	2010      	movs	r0, #16
 8005e9e:	f7ff fd37 	bl	8005910 <malloc>
 8005ea2:	4602      	mov	r2, r0
 8005ea4:	61f0      	str	r0, [r6, #28]
 8005ea6:	b928      	cbnz	r0, 8005eb4 <__pow5mult+0x40>
 8005ea8:	f240 11b3 	movw	r1, #435	; 0x1b3
 8005eac:	4b1c      	ldr	r3, [pc, #112]	; (8005f20 <__pow5mult+0xac>)
 8005eae:	481d      	ldr	r0, [pc, #116]	; (8005f24 <__pow5mult+0xb0>)
 8005eb0:	f001 fb6e 	bl	8007590 <__assert_func>
 8005eb4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005eb8:	6004      	str	r4, [r0, #0]
 8005eba:	60c4      	str	r4, [r0, #12]
 8005ebc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8005ec0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005ec4:	b94c      	cbnz	r4, 8005eda <__pow5mult+0x66>
 8005ec6:	f240 2171 	movw	r1, #625	; 0x271
 8005eca:	4630      	mov	r0, r6
 8005ecc:	f7ff ff14 	bl	8005cf8 <__i2b>
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	4604      	mov	r4, r0
 8005ed4:	f8c8 0008 	str.w	r0, [r8, #8]
 8005ed8:	6003      	str	r3, [r0, #0]
 8005eda:	f04f 0900 	mov.w	r9, #0
 8005ede:	07eb      	lsls	r3, r5, #31
 8005ee0:	d50a      	bpl.n	8005ef8 <__pow5mult+0x84>
 8005ee2:	4639      	mov	r1, r7
 8005ee4:	4622      	mov	r2, r4
 8005ee6:	4630      	mov	r0, r6
 8005ee8:	f7ff ff1c 	bl	8005d24 <__multiply>
 8005eec:	4680      	mov	r8, r0
 8005eee:	4639      	mov	r1, r7
 8005ef0:	4630      	mov	r0, r6
 8005ef2:	f7ff fe01 	bl	8005af8 <_Bfree>
 8005ef6:	4647      	mov	r7, r8
 8005ef8:	106d      	asrs	r5, r5, #1
 8005efa:	d00b      	beq.n	8005f14 <__pow5mult+0xa0>
 8005efc:	6820      	ldr	r0, [r4, #0]
 8005efe:	b938      	cbnz	r0, 8005f10 <__pow5mult+0x9c>
 8005f00:	4622      	mov	r2, r4
 8005f02:	4621      	mov	r1, r4
 8005f04:	4630      	mov	r0, r6
 8005f06:	f7ff ff0d 	bl	8005d24 <__multiply>
 8005f0a:	6020      	str	r0, [r4, #0]
 8005f0c:	f8c0 9000 	str.w	r9, [r0]
 8005f10:	4604      	mov	r4, r0
 8005f12:	e7e4      	b.n	8005ede <__pow5mult+0x6a>
 8005f14:	4638      	mov	r0, r7
 8005f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f1a:	bf00      	nop
 8005f1c:	08008548 	.word	0x08008548
 8005f20:	0800837c 	.word	0x0800837c
 8005f24:	080083fc 	.word	0x080083fc

08005f28 <__lshift>:
 8005f28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f2c:	460c      	mov	r4, r1
 8005f2e:	4607      	mov	r7, r0
 8005f30:	4691      	mov	r9, r2
 8005f32:	6923      	ldr	r3, [r4, #16]
 8005f34:	6849      	ldr	r1, [r1, #4]
 8005f36:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005f3a:	68a3      	ldr	r3, [r4, #8]
 8005f3c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005f40:	f108 0601 	add.w	r6, r8, #1
 8005f44:	42b3      	cmp	r3, r6
 8005f46:	db0b      	blt.n	8005f60 <__lshift+0x38>
 8005f48:	4638      	mov	r0, r7
 8005f4a:	f7ff fd95 	bl	8005a78 <_Balloc>
 8005f4e:	4605      	mov	r5, r0
 8005f50:	b948      	cbnz	r0, 8005f66 <__lshift+0x3e>
 8005f52:	4602      	mov	r2, r0
 8005f54:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8005f58:	4b27      	ldr	r3, [pc, #156]	; (8005ff8 <__lshift+0xd0>)
 8005f5a:	4828      	ldr	r0, [pc, #160]	; (8005ffc <__lshift+0xd4>)
 8005f5c:	f001 fb18 	bl	8007590 <__assert_func>
 8005f60:	3101      	adds	r1, #1
 8005f62:	005b      	lsls	r3, r3, #1
 8005f64:	e7ee      	b.n	8005f44 <__lshift+0x1c>
 8005f66:	2300      	movs	r3, #0
 8005f68:	f100 0114 	add.w	r1, r0, #20
 8005f6c:	f100 0210 	add.w	r2, r0, #16
 8005f70:	4618      	mov	r0, r3
 8005f72:	4553      	cmp	r3, sl
 8005f74:	db33      	blt.n	8005fde <__lshift+0xb6>
 8005f76:	6920      	ldr	r0, [r4, #16]
 8005f78:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005f7c:	f104 0314 	add.w	r3, r4, #20
 8005f80:	f019 091f 	ands.w	r9, r9, #31
 8005f84:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005f88:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005f8c:	d02b      	beq.n	8005fe6 <__lshift+0xbe>
 8005f8e:	468a      	mov	sl, r1
 8005f90:	2200      	movs	r2, #0
 8005f92:	f1c9 0e20 	rsb	lr, r9, #32
 8005f96:	6818      	ldr	r0, [r3, #0]
 8005f98:	fa00 f009 	lsl.w	r0, r0, r9
 8005f9c:	4310      	orrs	r0, r2
 8005f9e:	f84a 0b04 	str.w	r0, [sl], #4
 8005fa2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fa6:	459c      	cmp	ip, r3
 8005fa8:	fa22 f20e 	lsr.w	r2, r2, lr
 8005fac:	d8f3      	bhi.n	8005f96 <__lshift+0x6e>
 8005fae:	ebac 0304 	sub.w	r3, ip, r4
 8005fb2:	3b15      	subs	r3, #21
 8005fb4:	f023 0303 	bic.w	r3, r3, #3
 8005fb8:	3304      	adds	r3, #4
 8005fba:	f104 0015 	add.w	r0, r4, #21
 8005fbe:	4584      	cmp	ip, r0
 8005fc0:	bf38      	it	cc
 8005fc2:	2304      	movcc	r3, #4
 8005fc4:	50ca      	str	r2, [r1, r3]
 8005fc6:	b10a      	cbz	r2, 8005fcc <__lshift+0xa4>
 8005fc8:	f108 0602 	add.w	r6, r8, #2
 8005fcc:	3e01      	subs	r6, #1
 8005fce:	4638      	mov	r0, r7
 8005fd0:	4621      	mov	r1, r4
 8005fd2:	612e      	str	r6, [r5, #16]
 8005fd4:	f7ff fd90 	bl	8005af8 <_Bfree>
 8005fd8:	4628      	mov	r0, r5
 8005fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fde:	f842 0f04 	str.w	r0, [r2, #4]!
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	e7c5      	b.n	8005f72 <__lshift+0x4a>
 8005fe6:	3904      	subs	r1, #4
 8005fe8:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fec:	459c      	cmp	ip, r3
 8005fee:	f841 2f04 	str.w	r2, [r1, #4]!
 8005ff2:	d8f9      	bhi.n	8005fe8 <__lshift+0xc0>
 8005ff4:	e7ea      	b.n	8005fcc <__lshift+0xa4>
 8005ff6:	bf00      	nop
 8005ff8:	080083eb 	.word	0x080083eb
 8005ffc:	080083fc 	.word	0x080083fc

08006000 <__mcmp>:
 8006000:	4603      	mov	r3, r0
 8006002:	690a      	ldr	r2, [r1, #16]
 8006004:	6900      	ldr	r0, [r0, #16]
 8006006:	b530      	push	{r4, r5, lr}
 8006008:	1a80      	subs	r0, r0, r2
 800600a:	d10d      	bne.n	8006028 <__mcmp+0x28>
 800600c:	3314      	adds	r3, #20
 800600e:	3114      	adds	r1, #20
 8006010:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006014:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006018:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800601c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006020:	4295      	cmp	r5, r2
 8006022:	d002      	beq.n	800602a <__mcmp+0x2a>
 8006024:	d304      	bcc.n	8006030 <__mcmp+0x30>
 8006026:	2001      	movs	r0, #1
 8006028:	bd30      	pop	{r4, r5, pc}
 800602a:	42a3      	cmp	r3, r4
 800602c:	d3f4      	bcc.n	8006018 <__mcmp+0x18>
 800602e:	e7fb      	b.n	8006028 <__mcmp+0x28>
 8006030:	f04f 30ff 	mov.w	r0, #4294967295
 8006034:	e7f8      	b.n	8006028 <__mcmp+0x28>
	...

08006038 <__mdiff>:
 8006038:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800603c:	460d      	mov	r5, r1
 800603e:	4607      	mov	r7, r0
 8006040:	4611      	mov	r1, r2
 8006042:	4628      	mov	r0, r5
 8006044:	4614      	mov	r4, r2
 8006046:	f7ff ffdb 	bl	8006000 <__mcmp>
 800604a:	1e06      	subs	r6, r0, #0
 800604c:	d111      	bne.n	8006072 <__mdiff+0x3a>
 800604e:	4631      	mov	r1, r6
 8006050:	4638      	mov	r0, r7
 8006052:	f7ff fd11 	bl	8005a78 <_Balloc>
 8006056:	4602      	mov	r2, r0
 8006058:	b928      	cbnz	r0, 8006066 <__mdiff+0x2e>
 800605a:	f240 2137 	movw	r1, #567	; 0x237
 800605e:	4b3a      	ldr	r3, [pc, #232]	; (8006148 <__mdiff+0x110>)
 8006060:	483a      	ldr	r0, [pc, #232]	; (800614c <__mdiff+0x114>)
 8006062:	f001 fa95 	bl	8007590 <__assert_func>
 8006066:	2301      	movs	r3, #1
 8006068:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800606c:	4610      	mov	r0, r2
 800606e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006072:	bfa4      	itt	ge
 8006074:	4623      	movge	r3, r4
 8006076:	462c      	movge	r4, r5
 8006078:	4638      	mov	r0, r7
 800607a:	6861      	ldr	r1, [r4, #4]
 800607c:	bfa6      	itte	ge
 800607e:	461d      	movge	r5, r3
 8006080:	2600      	movge	r6, #0
 8006082:	2601      	movlt	r6, #1
 8006084:	f7ff fcf8 	bl	8005a78 <_Balloc>
 8006088:	4602      	mov	r2, r0
 800608a:	b918      	cbnz	r0, 8006094 <__mdiff+0x5c>
 800608c:	f240 2145 	movw	r1, #581	; 0x245
 8006090:	4b2d      	ldr	r3, [pc, #180]	; (8006148 <__mdiff+0x110>)
 8006092:	e7e5      	b.n	8006060 <__mdiff+0x28>
 8006094:	f102 0814 	add.w	r8, r2, #20
 8006098:	46c2      	mov	sl, r8
 800609a:	f04f 0c00 	mov.w	ip, #0
 800609e:	6927      	ldr	r7, [r4, #16]
 80060a0:	60c6      	str	r6, [r0, #12]
 80060a2:	692e      	ldr	r6, [r5, #16]
 80060a4:	f104 0014 	add.w	r0, r4, #20
 80060a8:	f105 0914 	add.w	r9, r5, #20
 80060ac:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80060b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80060b4:	3410      	adds	r4, #16
 80060b6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80060ba:	f859 3b04 	ldr.w	r3, [r9], #4
 80060be:	fa1f f18b 	uxth.w	r1, fp
 80060c2:	4461      	add	r1, ip
 80060c4:	fa1f fc83 	uxth.w	ip, r3
 80060c8:	0c1b      	lsrs	r3, r3, #16
 80060ca:	eba1 010c 	sub.w	r1, r1, ip
 80060ce:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80060d2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80060d6:	b289      	uxth	r1, r1
 80060d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80060dc:	454e      	cmp	r6, r9
 80060de:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80060e2:	f84a 1b04 	str.w	r1, [sl], #4
 80060e6:	d8e6      	bhi.n	80060b6 <__mdiff+0x7e>
 80060e8:	1b73      	subs	r3, r6, r5
 80060ea:	3b15      	subs	r3, #21
 80060ec:	f023 0303 	bic.w	r3, r3, #3
 80060f0:	3515      	adds	r5, #21
 80060f2:	3304      	adds	r3, #4
 80060f4:	42ae      	cmp	r6, r5
 80060f6:	bf38      	it	cc
 80060f8:	2304      	movcc	r3, #4
 80060fa:	4418      	add	r0, r3
 80060fc:	4443      	add	r3, r8
 80060fe:	461e      	mov	r6, r3
 8006100:	4605      	mov	r5, r0
 8006102:	4575      	cmp	r5, lr
 8006104:	d30e      	bcc.n	8006124 <__mdiff+0xec>
 8006106:	f10e 0103 	add.w	r1, lr, #3
 800610a:	1a09      	subs	r1, r1, r0
 800610c:	f021 0103 	bic.w	r1, r1, #3
 8006110:	3803      	subs	r0, #3
 8006112:	4586      	cmp	lr, r0
 8006114:	bf38      	it	cc
 8006116:	2100      	movcc	r1, #0
 8006118:	440b      	add	r3, r1
 800611a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800611e:	b189      	cbz	r1, 8006144 <__mdiff+0x10c>
 8006120:	6117      	str	r7, [r2, #16]
 8006122:	e7a3      	b.n	800606c <__mdiff+0x34>
 8006124:	f855 8b04 	ldr.w	r8, [r5], #4
 8006128:	fa1f f188 	uxth.w	r1, r8
 800612c:	4461      	add	r1, ip
 800612e:	140c      	asrs	r4, r1, #16
 8006130:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006134:	b289      	uxth	r1, r1
 8006136:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800613a:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800613e:	f846 1b04 	str.w	r1, [r6], #4
 8006142:	e7de      	b.n	8006102 <__mdiff+0xca>
 8006144:	3f01      	subs	r7, #1
 8006146:	e7e8      	b.n	800611a <__mdiff+0xe2>
 8006148:	080083eb 	.word	0x080083eb
 800614c:	080083fc 	.word	0x080083fc

08006150 <__ulp>:
 8006150:	4b0e      	ldr	r3, [pc, #56]	; (800618c <__ulp+0x3c>)
 8006152:	400b      	ands	r3, r1
 8006154:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006158:	2b00      	cmp	r3, #0
 800615a:	dc08      	bgt.n	800616e <__ulp+0x1e>
 800615c:	425b      	negs	r3, r3
 800615e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006162:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006166:	da04      	bge.n	8006172 <__ulp+0x22>
 8006168:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800616c:	4113      	asrs	r3, r2
 800616e:	2200      	movs	r2, #0
 8006170:	e008      	b.n	8006184 <__ulp+0x34>
 8006172:	f1a2 0314 	sub.w	r3, r2, #20
 8006176:	2b1e      	cmp	r3, #30
 8006178:	bfd6      	itet	le
 800617a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800617e:	2201      	movgt	r2, #1
 8006180:	40da      	lsrle	r2, r3
 8006182:	2300      	movs	r3, #0
 8006184:	4619      	mov	r1, r3
 8006186:	4610      	mov	r0, r2
 8006188:	4770      	bx	lr
 800618a:	bf00      	nop
 800618c:	7ff00000 	.word	0x7ff00000

08006190 <__b2d>:
 8006190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006192:	6905      	ldr	r5, [r0, #16]
 8006194:	f100 0714 	add.w	r7, r0, #20
 8006198:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800619c:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80061a0:	1f2e      	subs	r6, r5, #4
 80061a2:	4620      	mov	r0, r4
 80061a4:	f7ff fd5a 	bl	8005c5c <__hi0bits>
 80061a8:	f1c0 0220 	rsb	r2, r0, #32
 80061ac:	280a      	cmp	r0, #10
 80061ae:	4603      	mov	r3, r0
 80061b0:	f8df c068 	ldr.w	ip, [pc, #104]	; 800621c <__b2d+0x8c>
 80061b4:	600a      	str	r2, [r1, #0]
 80061b6:	dc12      	bgt.n	80061de <__b2d+0x4e>
 80061b8:	f1c0 0e0b 	rsb	lr, r0, #11
 80061bc:	fa24 f20e 	lsr.w	r2, r4, lr
 80061c0:	42b7      	cmp	r7, r6
 80061c2:	ea42 010c 	orr.w	r1, r2, ip
 80061c6:	bf2c      	ite	cs
 80061c8:	2200      	movcs	r2, #0
 80061ca:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 80061ce:	3315      	adds	r3, #21
 80061d0:	fa04 f303 	lsl.w	r3, r4, r3
 80061d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80061d8:	431a      	orrs	r2, r3
 80061da:	4610      	mov	r0, r2
 80061dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061de:	42b7      	cmp	r7, r6
 80061e0:	bf2e      	itee	cs
 80061e2:	2200      	movcs	r2, #0
 80061e4:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 80061e8:	f1a5 0608 	subcc.w	r6, r5, #8
 80061ec:	3b0b      	subs	r3, #11
 80061ee:	d012      	beq.n	8006216 <__b2d+0x86>
 80061f0:	f1c3 0520 	rsb	r5, r3, #32
 80061f4:	fa22 f105 	lsr.w	r1, r2, r5
 80061f8:	409c      	lsls	r4, r3
 80061fa:	430c      	orrs	r4, r1
 80061fc:	42be      	cmp	r6, r7
 80061fe:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 8006202:	bf94      	ite	ls
 8006204:	2400      	movls	r4, #0
 8006206:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800620a:	409a      	lsls	r2, r3
 800620c:	40ec      	lsrs	r4, r5
 800620e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006212:	4322      	orrs	r2, r4
 8006214:	e7e1      	b.n	80061da <__b2d+0x4a>
 8006216:	ea44 010c 	orr.w	r1, r4, ip
 800621a:	e7de      	b.n	80061da <__b2d+0x4a>
 800621c:	3ff00000 	.word	0x3ff00000

08006220 <__d2b>:
 8006220:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006222:	2101      	movs	r1, #1
 8006224:	4617      	mov	r7, r2
 8006226:	461c      	mov	r4, r3
 8006228:	9e08      	ldr	r6, [sp, #32]
 800622a:	f7ff fc25 	bl	8005a78 <_Balloc>
 800622e:	4605      	mov	r5, r0
 8006230:	b930      	cbnz	r0, 8006240 <__d2b+0x20>
 8006232:	4602      	mov	r2, r0
 8006234:	f240 310f 	movw	r1, #783	; 0x30f
 8006238:	4b22      	ldr	r3, [pc, #136]	; (80062c4 <__d2b+0xa4>)
 800623a:	4823      	ldr	r0, [pc, #140]	; (80062c8 <__d2b+0xa8>)
 800623c:	f001 f9a8 	bl	8007590 <__assert_func>
 8006240:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8006244:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8006248:	bb24      	cbnz	r4, 8006294 <__d2b+0x74>
 800624a:	2f00      	cmp	r7, #0
 800624c:	9301      	str	r3, [sp, #4]
 800624e:	d026      	beq.n	800629e <__d2b+0x7e>
 8006250:	4668      	mov	r0, sp
 8006252:	9700      	str	r7, [sp, #0]
 8006254:	f7ff fd22 	bl	8005c9c <__lo0bits>
 8006258:	e9dd 1200 	ldrd	r1, r2, [sp]
 800625c:	b1e8      	cbz	r0, 800629a <__d2b+0x7a>
 800625e:	f1c0 0320 	rsb	r3, r0, #32
 8006262:	fa02 f303 	lsl.w	r3, r2, r3
 8006266:	430b      	orrs	r3, r1
 8006268:	40c2      	lsrs	r2, r0
 800626a:	616b      	str	r3, [r5, #20]
 800626c:	9201      	str	r2, [sp, #4]
 800626e:	9b01      	ldr	r3, [sp, #4]
 8006270:	2b00      	cmp	r3, #0
 8006272:	bf14      	ite	ne
 8006274:	2102      	movne	r1, #2
 8006276:	2101      	moveq	r1, #1
 8006278:	61ab      	str	r3, [r5, #24]
 800627a:	6129      	str	r1, [r5, #16]
 800627c:	b1bc      	cbz	r4, 80062ae <__d2b+0x8e>
 800627e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006282:	4404      	add	r4, r0
 8006284:	6034      	str	r4, [r6, #0]
 8006286:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800628a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800628c:	6018      	str	r0, [r3, #0]
 800628e:	4628      	mov	r0, r5
 8006290:	b003      	add	sp, #12
 8006292:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006294:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006298:	e7d7      	b.n	800624a <__d2b+0x2a>
 800629a:	6169      	str	r1, [r5, #20]
 800629c:	e7e7      	b.n	800626e <__d2b+0x4e>
 800629e:	a801      	add	r0, sp, #4
 80062a0:	f7ff fcfc 	bl	8005c9c <__lo0bits>
 80062a4:	9b01      	ldr	r3, [sp, #4]
 80062a6:	2101      	movs	r1, #1
 80062a8:	616b      	str	r3, [r5, #20]
 80062aa:	3020      	adds	r0, #32
 80062ac:	e7e5      	b.n	800627a <__d2b+0x5a>
 80062ae:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80062b2:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 80062b6:	6030      	str	r0, [r6, #0]
 80062b8:	6918      	ldr	r0, [r3, #16]
 80062ba:	f7ff fccf 	bl	8005c5c <__hi0bits>
 80062be:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80062c2:	e7e2      	b.n	800628a <__d2b+0x6a>
 80062c4:	080083eb 	.word	0x080083eb
 80062c8:	080083fc 	.word	0x080083fc

080062cc <__ratio>:
 80062cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062d0:	4688      	mov	r8, r1
 80062d2:	4669      	mov	r1, sp
 80062d4:	4681      	mov	r9, r0
 80062d6:	f7ff ff5b 	bl	8006190 <__b2d>
 80062da:	460f      	mov	r7, r1
 80062dc:	4604      	mov	r4, r0
 80062de:	460d      	mov	r5, r1
 80062e0:	4640      	mov	r0, r8
 80062e2:	a901      	add	r1, sp, #4
 80062e4:	f7ff ff54 	bl	8006190 <__b2d>
 80062e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80062ec:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80062f0:	468b      	mov	fp, r1
 80062f2:	eba3 0c02 	sub.w	ip, r3, r2
 80062f6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80062fa:	1a9b      	subs	r3, r3, r2
 80062fc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006300:	2b00      	cmp	r3, #0
 8006302:	bfd5      	itete	le
 8006304:	460a      	movle	r2, r1
 8006306:	462a      	movgt	r2, r5
 8006308:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800630c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006310:	bfd8      	it	le
 8006312:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006316:	465b      	mov	r3, fp
 8006318:	4602      	mov	r2, r0
 800631a:	4639      	mov	r1, r7
 800631c:	4620      	mov	r0, r4
 800631e:	f7fa fa05 	bl	800072c <__aeabi_ddiv>
 8006322:	b003      	add	sp, #12
 8006324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006328 <__copybits>:
 8006328:	3901      	subs	r1, #1
 800632a:	b570      	push	{r4, r5, r6, lr}
 800632c:	1149      	asrs	r1, r1, #5
 800632e:	6914      	ldr	r4, [r2, #16]
 8006330:	3101      	adds	r1, #1
 8006332:	f102 0314 	add.w	r3, r2, #20
 8006336:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800633a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800633e:	1f05      	subs	r5, r0, #4
 8006340:	42a3      	cmp	r3, r4
 8006342:	d30c      	bcc.n	800635e <__copybits+0x36>
 8006344:	1aa3      	subs	r3, r4, r2
 8006346:	3b11      	subs	r3, #17
 8006348:	f023 0303 	bic.w	r3, r3, #3
 800634c:	3211      	adds	r2, #17
 800634e:	42a2      	cmp	r2, r4
 8006350:	bf88      	it	hi
 8006352:	2300      	movhi	r3, #0
 8006354:	4418      	add	r0, r3
 8006356:	2300      	movs	r3, #0
 8006358:	4288      	cmp	r0, r1
 800635a:	d305      	bcc.n	8006368 <__copybits+0x40>
 800635c:	bd70      	pop	{r4, r5, r6, pc}
 800635e:	f853 6b04 	ldr.w	r6, [r3], #4
 8006362:	f845 6f04 	str.w	r6, [r5, #4]!
 8006366:	e7eb      	b.n	8006340 <__copybits+0x18>
 8006368:	f840 3b04 	str.w	r3, [r0], #4
 800636c:	e7f4      	b.n	8006358 <__copybits+0x30>

0800636e <__any_on>:
 800636e:	f100 0214 	add.w	r2, r0, #20
 8006372:	6900      	ldr	r0, [r0, #16]
 8006374:	114b      	asrs	r3, r1, #5
 8006376:	4298      	cmp	r0, r3
 8006378:	b510      	push	{r4, lr}
 800637a:	db11      	blt.n	80063a0 <__any_on+0x32>
 800637c:	dd0a      	ble.n	8006394 <__any_on+0x26>
 800637e:	f011 011f 	ands.w	r1, r1, #31
 8006382:	d007      	beq.n	8006394 <__any_on+0x26>
 8006384:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006388:	fa24 f001 	lsr.w	r0, r4, r1
 800638c:	fa00 f101 	lsl.w	r1, r0, r1
 8006390:	428c      	cmp	r4, r1
 8006392:	d10b      	bne.n	80063ac <__any_on+0x3e>
 8006394:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006398:	4293      	cmp	r3, r2
 800639a:	d803      	bhi.n	80063a4 <__any_on+0x36>
 800639c:	2000      	movs	r0, #0
 800639e:	bd10      	pop	{r4, pc}
 80063a0:	4603      	mov	r3, r0
 80063a2:	e7f7      	b.n	8006394 <__any_on+0x26>
 80063a4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80063a8:	2900      	cmp	r1, #0
 80063aa:	d0f5      	beq.n	8006398 <__any_on+0x2a>
 80063ac:	2001      	movs	r0, #1
 80063ae:	e7f6      	b.n	800639e <__any_on+0x30>

080063b0 <sulp>:
 80063b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063b4:	460f      	mov	r7, r1
 80063b6:	4690      	mov	r8, r2
 80063b8:	f7ff feca 	bl	8006150 <__ulp>
 80063bc:	4604      	mov	r4, r0
 80063be:	460d      	mov	r5, r1
 80063c0:	f1b8 0f00 	cmp.w	r8, #0
 80063c4:	d011      	beq.n	80063ea <sulp+0x3a>
 80063c6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80063ca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	dd0b      	ble.n	80063ea <sulp+0x3a>
 80063d2:	2400      	movs	r4, #0
 80063d4:	051b      	lsls	r3, r3, #20
 80063d6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80063da:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80063de:	4622      	mov	r2, r4
 80063e0:	462b      	mov	r3, r5
 80063e2:	f7fa f879 	bl	80004d8 <__aeabi_dmul>
 80063e6:	4604      	mov	r4, r0
 80063e8:	460d      	mov	r5, r1
 80063ea:	4620      	mov	r0, r4
 80063ec:	4629      	mov	r1, r5
 80063ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063f2:	0000      	movs	r0, r0
 80063f4:	0000      	movs	r0, r0
	...

080063f8 <_strtod_l>:
 80063f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063fc:	b09f      	sub	sp, #124	; 0x7c
 80063fe:	9217      	str	r2, [sp, #92]	; 0x5c
 8006400:	2200      	movs	r2, #0
 8006402:	4604      	mov	r4, r0
 8006404:	921a      	str	r2, [sp, #104]	; 0x68
 8006406:	460d      	mov	r5, r1
 8006408:	f04f 0800 	mov.w	r8, #0
 800640c:	f04f 0900 	mov.w	r9, #0
 8006410:	460a      	mov	r2, r1
 8006412:	9219      	str	r2, [sp, #100]	; 0x64
 8006414:	7811      	ldrb	r1, [r2, #0]
 8006416:	292b      	cmp	r1, #43	; 0x2b
 8006418:	d04a      	beq.n	80064b0 <_strtod_l+0xb8>
 800641a:	d838      	bhi.n	800648e <_strtod_l+0x96>
 800641c:	290d      	cmp	r1, #13
 800641e:	d832      	bhi.n	8006486 <_strtod_l+0x8e>
 8006420:	2908      	cmp	r1, #8
 8006422:	d832      	bhi.n	800648a <_strtod_l+0x92>
 8006424:	2900      	cmp	r1, #0
 8006426:	d03b      	beq.n	80064a0 <_strtod_l+0xa8>
 8006428:	2200      	movs	r2, #0
 800642a:	920e      	str	r2, [sp, #56]	; 0x38
 800642c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800642e:	7832      	ldrb	r2, [r6, #0]
 8006430:	2a30      	cmp	r2, #48	; 0x30
 8006432:	f040 80b2 	bne.w	800659a <_strtod_l+0x1a2>
 8006436:	7872      	ldrb	r2, [r6, #1]
 8006438:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800643c:	2a58      	cmp	r2, #88	; 0x58
 800643e:	d16e      	bne.n	800651e <_strtod_l+0x126>
 8006440:	9302      	str	r3, [sp, #8]
 8006442:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006444:	4620      	mov	r0, r4
 8006446:	9301      	str	r3, [sp, #4]
 8006448:	ab1a      	add	r3, sp, #104	; 0x68
 800644a:	9300      	str	r3, [sp, #0]
 800644c:	4a8c      	ldr	r2, [pc, #560]	; (8006680 <_strtod_l+0x288>)
 800644e:	ab1b      	add	r3, sp, #108	; 0x6c
 8006450:	a919      	add	r1, sp, #100	; 0x64
 8006452:	f001 f937 	bl	80076c4 <__gethex>
 8006456:	f010 070f 	ands.w	r7, r0, #15
 800645a:	4605      	mov	r5, r0
 800645c:	d005      	beq.n	800646a <_strtod_l+0x72>
 800645e:	2f06      	cmp	r7, #6
 8006460:	d128      	bne.n	80064b4 <_strtod_l+0xbc>
 8006462:	2300      	movs	r3, #0
 8006464:	3601      	adds	r6, #1
 8006466:	9619      	str	r6, [sp, #100]	; 0x64
 8006468:	930e      	str	r3, [sp, #56]	; 0x38
 800646a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800646c:	2b00      	cmp	r3, #0
 800646e:	f040 85a0 	bne.w	8006fb2 <_strtod_l+0xbba>
 8006472:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006474:	b1cb      	cbz	r3, 80064aa <_strtod_l+0xb2>
 8006476:	4642      	mov	r2, r8
 8006478:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800647c:	4610      	mov	r0, r2
 800647e:	4619      	mov	r1, r3
 8006480:	b01f      	add	sp, #124	; 0x7c
 8006482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006486:	2920      	cmp	r1, #32
 8006488:	d1ce      	bne.n	8006428 <_strtod_l+0x30>
 800648a:	3201      	adds	r2, #1
 800648c:	e7c1      	b.n	8006412 <_strtod_l+0x1a>
 800648e:	292d      	cmp	r1, #45	; 0x2d
 8006490:	d1ca      	bne.n	8006428 <_strtod_l+0x30>
 8006492:	2101      	movs	r1, #1
 8006494:	910e      	str	r1, [sp, #56]	; 0x38
 8006496:	1c51      	adds	r1, r2, #1
 8006498:	9119      	str	r1, [sp, #100]	; 0x64
 800649a:	7852      	ldrb	r2, [r2, #1]
 800649c:	2a00      	cmp	r2, #0
 800649e:	d1c5      	bne.n	800642c <_strtod_l+0x34>
 80064a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80064a2:	9519      	str	r5, [sp, #100]	; 0x64
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	f040 8582 	bne.w	8006fae <_strtod_l+0xbb6>
 80064aa:	4642      	mov	r2, r8
 80064ac:	464b      	mov	r3, r9
 80064ae:	e7e5      	b.n	800647c <_strtod_l+0x84>
 80064b0:	2100      	movs	r1, #0
 80064b2:	e7ef      	b.n	8006494 <_strtod_l+0x9c>
 80064b4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80064b6:	b13a      	cbz	r2, 80064c8 <_strtod_l+0xd0>
 80064b8:	2135      	movs	r1, #53	; 0x35
 80064ba:	a81c      	add	r0, sp, #112	; 0x70
 80064bc:	f7ff ff34 	bl	8006328 <__copybits>
 80064c0:	4620      	mov	r0, r4
 80064c2:	991a      	ldr	r1, [sp, #104]	; 0x68
 80064c4:	f7ff fb18 	bl	8005af8 <_Bfree>
 80064c8:	3f01      	subs	r7, #1
 80064ca:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80064cc:	2f04      	cmp	r7, #4
 80064ce:	d806      	bhi.n	80064de <_strtod_l+0xe6>
 80064d0:	e8df f007 	tbb	[pc, r7]
 80064d4:	201d0314 	.word	0x201d0314
 80064d8:	14          	.byte	0x14
 80064d9:	00          	.byte	0x00
 80064da:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80064de:	05e9      	lsls	r1, r5, #23
 80064e0:	bf48      	it	mi
 80064e2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80064e6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80064ea:	0d1b      	lsrs	r3, r3, #20
 80064ec:	051b      	lsls	r3, r3, #20
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d1bb      	bne.n	800646a <_strtod_l+0x72>
 80064f2:	f7fe fb19 	bl	8004b28 <__errno>
 80064f6:	2322      	movs	r3, #34	; 0x22
 80064f8:	6003      	str	r3, [r0, #0]
 80064fa:	e7b6      	b.n	800646a <_strtod_l+0x72>
 80064fc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006500:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8006504:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006508:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800650c:	e7e7      	b.n	80064de <_strtod_l+0xe6>
 800650e:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8006684 <_strtod_l+0x28c>
 8006512:	e7e4      	b.n	80064de <_strtod_l+0xe6>
 8006514:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006518:	f04f 38ff 	mov.w	r8, #4294967295
 800651c:	e7df      	b.n	80064de <_strtod_l+0xe6>
 800651e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006520:	1c5a      	adds	r2, r3, #1
 8006522:	9219      	str	r2, [sp, #100]	; 0x64
 8006524:	785b      	ldrb	r3, [r3, #1]
 8006526:	2b30      	cmp	r3, #48	; 0x30
 8006528:	d0f9      	beq.n	800651e <_strtod_l+0x126>
 800652a:	2b00      	cmp	r3, #0
 800652c:	d09d      	beq.n	800646a <_strtod_l+0x72>
 800652e:	2301      	movs	r3, #1
 8006530:	f04f 0a00 	mov.w	sl, #0
 8006534:	220a      	movs	r2, #10
 8006536:	46d3      	mov	fp, sl
 8006538:	9305      	str	r3, [sp, #20]
 800653a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800653c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8006540:	930b      	str	r3, [sp, #44]	; 0x2c
 8006542:	9819      	ldr	r0, [sp, #100]	; 0x64
 8006544:	7806      	ldrb	r6, [r0, #0]
 8006546:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800654a:	b2d9      	uxtb	r1, r3
 800654c:	2909      	cmp	r1, #9
 800654e:	d926      	bls.n	800659e <_strtod_l+0x1a6>
 8006550:	2201      	movs	r2, #1
 8006552:	494d      	ldr	r1, [pc, #308]	; (8006688 <_strtod_l+0x290>)
 8006554:	f000 ffe6 	bl	8007524 <strncmp>
 8006558:	2800      	cmp	r0, #0
 800655a:	d030      	beq.n	80065be <_strtod_l+0x1c6>
 800655c:	2000      	movs	r0, #0
 800655e:	4632      	mov	r2, r6
 8006560:	4603      	mov	r3, r0
 8006562:	465e      	mov	r6, fp
 8006564:	9008      	str	r0, [sp, #32]
 8006566:	2a65      	cmp	r2, #101	; 0x65
 8006568:	d001      	beq.n	800656e <_strtod_l+0x176>
 800656a:	2a45      	cmp	r2, #69	; 0x45
 800656c:	d113      	bne.n	8006596 <_strtod_l+0x19e>
 800656e:	b91e      	cbnz	r6, 8006578 <_strtod_l+0x180>
 8006570:	9a05      	ldr	r2, [sp, #20]
 8006572:	4302      	orrs	r2, r0
 8006574:	d094      	beq.n	80064a0 <_strtod_l+0xa8>
 8006576:	2600      	movs	r6, #0
 8006578:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800657a:	1c6a      	adds	r2, r5, #1
 800657c:	9219      	str	r2, [sp, #100]	; 0x64
 800657e:	786a      	ldrb	r2, [r5, #1]
 8006580:	2a2b      	cmp	r2, #43	; 0x2b
 8006582:	d074      	beq.n	800666e <_strtod_l+0x276>
 8006584:	2a2d      	cmp	r2, #45	; 0x2d
 8006586:	d078      	beq.n	800667a <_strtod_l+0x282>
 8006588:	f04f 0c00 	mov.w	ip, #0
 800658c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006590:	2909      	cmp	r1, #9
 8006592:	d97f      	bls.n	8006694 <_strtod_l+0x29c>
 8006594:	9519      	str	r5, [sp, #100]	; 0x64
 8006596:	2700      	movs	r7, #0
 8006598:	e09e      	b.n	80066d8 <_strtod_l+0x2e0>
 800659a:	2300      	movs	r3, #0
 800659c:	e7c8      	b.n	8006530 <_strtod_l+0x138>
 800659e:	f1bb 0f08 	cmp.w	fp, #8
 80065a2:	bfd8      	it	le
 80065a4:	990a      	ldrle	r1, [sp, #40]	; 0x28
 80065a6:	f100 0001 	add.w	r0, r0, #1
 80065aa:	bfd6      	itet	le
 80065ac:	fb02 3301 	mlale	r3, r2, r1, r3
 80065b0:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80065b4:	930a      	strle	r3, [sp, #40]	; 0x28
 80065b6:	f10b 0b01 	add.w	fp, fp, #1
 80065ba:	9019      	str	r0, [sp, #100]	; 0x64
 80065bc:	e7c1      	b.n	8006542 <_strtod_l+0x14a>
 80065be:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80065c0:	1c5a      	adds	r2, r3, #1
 80065c2:	9219      	str	r2, [sp, #100]	; 0x64
 80065c4:	785a      	ldrb	r2, [r3, #1]
 80065c6:	f1bb 0f00 	cmp.w	fp, #0
 80065ca:	d037      	beq.n	800663c <_strtod_l+0x244>
 80065cc:	465e      	mov	r6, fp
 80065ce:	9008      	str	r0, [sp, #32]
 80065d0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80065d4:	2b09      	cmp	r3, #9
 80065d6:	d912      	bls.n	80065fe <_strtod_l+0x206>
 80065d8:	2301      	movs	r3, #1
 80065da:	e7c4      	b.n	8006566 <_strtod_l+0x16e>
 80065dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80065de:	3001      	adds	r0, #1
 80065e0:	1c5a      	adds	r2, r3, #1
 80065e2:	9219      	str	r2, [sp, #100]	; 0x64
 80065e4:	785a      	ldrb	r2, [r3, #1]
 80065e6:	2a30      	cmp	r2, #48	; 0x30
 80065e8:	d0f8      	beq.n	80065dc <_strtod_l+0x1e4>
 80065ea:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80065ee:	2b08      	cmp	r3, #8
 80065f0:	f200 84e4 	bhi.w	8006fbc <_strtod_l+0xbc4>
 80065f4:	9008      	str	r0, [sp, #32]
 80065f6:	2000      	movs	r0, #0
 80065f8:	4606      	mov	r6, r0
 80065fa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80065fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80065fe:	3a30      	subs	r2, #48	; 0x30
 8006600:	f100 0301 	add.w	r3, r0, #1
 8006604:	d014      	beq.n	8006630 <_strtod_l+0x238>
 8006606:	9908      	ldr	r1, [sp, #32]
 8006608:	eb00 0c06 	add.w	ip, r0, r6
 800660c:	4419      	add	r1, r3
 800660e:	9108      	str	r1, [sp, #32]
 8006610:	4633      	mov	r3, r6
 8006612:	210a      	movs	r1, #10
 8006614:	4563      	cmp	r3, ip
 8006616:	d113      	bne.n	8006640 <_strtod_l+0x248>
 8006618:	1833      	adds	r3, r6, r0
 800661a:	2b08      	cmp	r3, #8
 800661c:	f106 0601 	add.w	r6, r6, #1
 8006620:	4406      	add	r6, r0
 8006622:	dc1a      	bgt.n	800665a <_strtod_l+0x262>
 8006624:	230a      	movs	r3, #10
 8006626:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006628:	fb03 2301 	mla	r3, r3, r1, r2
 800662c:	930a      	str	r3, [sp, #40]	; 0x28
 800662e:	2300      	movs	r3, #0
 8006630:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006632:	4618      	mov	r0, r3
 8006634:	1c51      	adds	r1, r2, #1
 8006636:	9119      	str	r1, [sp, #100]	; 0x64
 8006638:	7852      	ldrb	r2, [r2, #1]
 800663a:	e7c9      	b.n	80065d0 <_strtod_l+0x1d8>
 800663c:	4658      	mov	r0, fp
 800663e:	e7d2      	b.n	80065e6 <_strtod_l+0x1ee>
 8006640:	2b08      	cmp	r3, #8
 8006642:	f103 0301 	add.w	r3, r3, #1
 8006646:	dc03      	bgt.n	8006650 <_strtod_l+0x258>
 8006648:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800664a:	434f      	muls	r7, r1
 800664c:	970a      	str	r7, [sp, #40]	; 0x28
 800664e:	e7e1      	b.n	8006614 <_strtod_l+0x21c>
 8006650:	2b10      	cmp	r3, #16
 8006652:	bfd8      	it	le
 8006654:	fb01 fa0a 	mulle.w	sl, r1, sl
 8006658:	e7dc      	b.n	8006614 <_strtod_l+0x21c>
 800665a:	2e10      	cmp	r6, #16
 800665c:	bfdc      	itt	le
 800665e:	230a      	movle	r3, #10
 8006660:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8006664:	e7e3      	b.n	800662e <_strtod_l+0x236>
 8006666:	2300      	movs	r3, #0
 8006668:	9308      	str	r3, [sp, #32]
 800666a:	2301      	movs	r3, #1
 800666c:	e780      	b.n	8006570 <_strtod_l+0x178>
 800666e:	f04f 0c00 	mov.w	ip, #0
 8006672:	1caa      	adds	r2, r5, #2
 8006674:	9219      	str	r2, [sp, #100]	; 0x64
 8006676:	78aa      	ldrb	r2, [r5, #2]
 8006678:	e788      	b.n	800658c <_strtod_l+0x194>
 800667a:	f04f 0c01 	mov.w	ip, #1
 800667e:	e7f8      	b.n	8006672 <_strtod_l+0x27a>
 8006680:	08008558 	.word	0x08008558
 8006684:	7ff00000 	.word	0x7ff00000
 8006688:	08008554 	.word	0x08008554
 800668c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800668e:	1c51      	adds	r1, r2, #1
 8006690:	9119      	str	r1, [sp, #100]	; 0x64
 8006692:	7852      	ldrb	r2, [r2, #1]
 8006694:	2a30      	cmp	r2, #48	; 0x30
 8006696:	d0f9      	beq.n	800668c <_strtod_l+0x294>
 8006698:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800669c:	2908      	cmp	r1, #8
 800669e:	f63f af7a 	bhi.w	8006596 <_strtod_l+0x19e>
 80066a2:	3a30      	subs	r2, #48	; 0x30
 80066a4:	9209      	str	r2, [sp, #36]	; 0x24
 80066a6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80066a8:	920c      	str	r2, [sp, #48]	; 0x30
 80066aa:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80066ac:	1c57      	adds	r7, r2, #1
 80066ae:	9719      	str	r7, [sp, #100]	; 0x64
 80066b0:	7852      	ldrb	r2, [r2, #1]
 80066b2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80066b6:	f1be 0f09 	cmp.w	lr, #9
 80066ba:	d938      	bls.n	800672e <_strtod_l+0x336>
 80066bc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80066be:	1a7f      	subs	r7, r7, r1
 80066c0:	2f08      	cmp	r7, #8
 80066c2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80066c6:	dc03      	bgt.n	80066d0 <_strtod_l+0x2d8>
 80066c8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066ca:	428f      	cmp	r7, r1
 80066cc:	bfa8      	it	ge
 80066ce:	460f      	movge	r7, r1
 80066d0:	f1bc 0f00 	cmp.w	ip, #0
 80066d4:	d000      	beq.n	80066d8 <_strtod_l+0x2e0>
 80066d6:	427f      	negs	r7, r7
 80066d8:	2e00      	cmp	r6, #0
 80066da:	d14f      	bne.n	800677c <_strtod_l+0x384>
 80066dc:	9905      	ldr	r1, [sp, #20]
 80066de:	4301      	orrs	r1, r0
 80066e0:	f47f aec3 	bne.w	800646a <_strtod_l+0x72>
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	f47f aedb 	bne.w	80064a0 <_strtod_l+0xa8>
 80066ea:	2a69      	cmp	r2, #105	; 0x69
 80066ec:	d029      	beq.n	8006742 <_strtod_l+0x34a>
 80066ee:	dc26      	bgt.n	800673e <_strtod_l+0x346>
 80066f0:	2a49      	cmp	r2, #73	; 0x49
 80066f2:	d026      	beq.n	8006742 <_strtod_l+0x34a>
 80066f4:	2a4e      	cmp	r2, #78	; 0x4e
 80066f6:	f47f aed3 	bne.w	80064a0 <_strtod_l+0xa8>
 80066fa:	499a      	ldr	r1, [pc, #616]	; (8006964 <_strtod_l+0x56c>)
 80066fc:	a819      	add	r0, sp, #100	; 0x64
 80066fe:	f001 fa23 	bl	8007b48 <__match>
 8006702:	2800      	cmp	r0, #0
 8006704:	f43f aecc 	beq.w	80064a0 <_strtod_l+0xa8>
 8006708:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800670a:	781b      	ldrb	r3, [r3, #0]
 800670c:	2b28      	cmp	r3, #40	; 0x28
 800670e:	d12f      	bne.n	8006770 <_strtod_l+0x378>
 8006710:	4995      	ldr	r1, [pc, #596]	; (8006968 <_strtod_l+0x570>)
 8006712:	aa1c      	add	r2, sp, #112	; 0x70
 8006714:	a819      	add	r0, sp, #100	; 0x64
 8006716:	f001 fa2b 	bl	8007b70 <__hexnan>
 800671a:	2805      	cmp	r0, #5
 800671c:	d128      	bne.n	8006770 <_strtod_l+0x378>
 800671e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006720:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8006724:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006728:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800672c:	e69d      	b.n	800646a <_strtod_l+0x72>
 800672e:	210a      	movs	r1, #10
 8006730:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006732:	fb01 2107 	mla	r1, r1, r7, r2
 8006736:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800673a:	9209      	str	r2, [sp, #36]	; 0x24
 800673c:	e7b5      	b.n	80066aa <_strtod_l+0x2b2>
 800673e:	2a6e      	cmp	r2, #110	; 0x6e
 8006740:	e7d9      	b.n	80066f6 <_strtod_l+0x2fe>
 8006742:	498a      	ldr	r1, [pc, #552]	; (800696c <_strtod_l+0x574>)
 8006744:	a819      	add	r0, sp, #100	; 0x64
 8006746:	f001 f9ff 	bl	8007b48 <__match>
 800674a:	2800      	cmp	r0, #0
 800674c:	f43f aea8 	beq.w	80064a0 <_strtod_l+0xa8>
 8006750:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006752:	4987      	ldr	r1, [pc, #540]	; (8006970 <_strtod_l+0x578>)
 8006754:	3b01      	subs	r3, #1
 8006756:	a819      	add	r0, sp, #100	; 0x64
 8006758:	9319      	str	r3, [sp, #100]	; 0x64
 800675a:	f001 f9f5 	bl	8007b48 <__match>
 800675e:	b910      	cbnz	r0, 8006766 <_strtod_l+0x36e>
 8006760:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006762:	3301      	adds	r3, #1
 8006764:	9319      	str	r3, [sp, #100]	; 0x64
 8006766:	f04f 0800 	mov.w	r8, #0
 800676a:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8006974 <_strtod_l+0x57c>
 800676e:	e67c      	b.n	800646a <_strtod_l+0x72>
 8006770:	4881      	ldr	r0, [pc, #516]	; (8006978 <_strtod_l+0x580>)
 8006772:	f000 ff07 	bl	8007584 <nan>
 8006776:	4680      	mov	r8, r0
 8006778:	4689      	mov	r9, r1
 800677a:	e676      	b.n	800646a <_strtod_l+0x72>
 800677c:	9b08      	ldr	r3, [sp, #32]
 800677e:	f1bb 0f00 	cmp.w	fp, #0
 8006782:	bf08      	it	eq
 8006784:	46b3      	moveq	fp, r6
 8006786:	1afb      	subs	r3, r7, r3
 8006788:	2e10      	cmp	r6, #16
 800678a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800678c:	4635      	mov	r5, r6
 800678e:	9309      	str	r3, [sp, #36]	; 0x24
 8006790:	bfa8      	it	ge
 8006792:	2510      	movge	r5, #16
 8006794:	f7f9 fe26 	bl	80003e4 <__aeabi_ui2d>
 8006798:	2e09      	cmp	r6, #9
 800679a:	4680      	mov	r8, r0
 800679c:	4689      	mov	r9, r1
 800679e:	dd13      	ble.n	80067c8 <_strtod_l+0x3d0>
 80067a0:	4b76      	ldr	r3, [pc, #472]	; (800697c <_strtod_l+0x584>)
 80067a2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80067a6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80067aa:	f7f9 fe95 	bl	80004d8 <__aeabi_dmul>
 80067ae:	4680      	mov	r8, r0
 80067b0:	4650      	mov	r0, sl
 80067b2:	4689      	mov	r9, r1
 80067b4:	f7f9 fe16 	bl	80003e4 <__aeabi_ui2d>
 80067b8:	4602      	mov	r2, r0
 80067ba:	460b      	mov	r3, r1
 80067bc:	4640      	mov	r0, r8
 80067be:	4649      	mov	r1, r9
 80067c0:	f7f9 fcd4 	bl	800016c <__adddf3>
 80067c4:	4680      	mov	r8, r0
 80067c6:	4689      	mov	r9, r1
 80067c8:	2e0f      	cmp	r6, #15
 80067ca:	dc36      	bgt.n	800683a <_strtod_l+0x442>
 80067cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	f43f ae4b 	beq.w	800646a <_strtod_l+0x72>
 80067d4:	dd22      	ble.n	800681c <_strtod_l+0x424>
 80067d6:	2b16      	cmp	r3, #22
 80067d8:	dc09      	bgt.n	80067ee <_strtod_l+0x3f6>
 80067da:	4968      	ldr	r1, [pc, #416]	; (800697c <_strtod_l+0x584>)
 80067dc:	4642      	mov	r2, r8
 80067de:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80067e2:	464b      	mov	r3, r9
 80067e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80067e8:	f7f9 fe76 	bl	80004d8 <__aeabi_dmul>
 80067ec:	e7c3      	b.n	8006776 <_strtod_l+0x37e>
 80067ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067f0:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80067f4:	4293      	cmp	r3, r2
 80067f6:	db20      	blt.n	800683a <_strtod_l+0x442>
 80067f8:	4c60      	ldr	r4, [pc, #384]	; (800697c <_strtod_l+0x584>)
 80067fa:	f1c6 060f 	rsb	r6, r6, #15
 80067fe:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8006802:	4642      	mov	r2, r8
 8006804:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006808:	464b      	mov	r3, r9
 800680a:	f7f9 fe65 	bl	80004d8 <__aeabi_dmul>
 800680e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006810:	1b9e      	subs	r6, r3, r6
 8006812:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8006816:	e9d4 2300 	ldrd	r2, r3, [r4]
 800681a:	e7e5      	b.n	80067e8 <_strtod_l+0x3f0>
 800681c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800681e:	3316      	adds	r3, #22
 8006820:	db0b      	blt.n	800683a <_strtod_l+0x442>
 8006822:	9b08      	ldr	r3, [sp, #32]
 8006824:	4640      	mov	r0, r8
 8006826:	1bdf      	subs	r7, r3, r7
 8006828:	4b54      	ldr	r3, [pc, #336]	; (800697c <_strtod_l+0x584>)
 800682a:	4649      	mov	r1, r9
 800682c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006830:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006834:	f7f9 ff7a 	bl	800072c <__aeabi_ddiv>
 8006838:	e79d      	b.n	8006776 <_strtod_l+0x37e>
 800683a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800683c:	1b75      	subs	r5, r6, r5
 800683e:	441d      	add	r5, r3
 8006840:	2d00      	cmp	r5, #0
 8006842:	dd70      	ble.n	8006926 <_strtod_l+0x52e>
 8006844:	f015 030f 	ands.w	r3, r5, #15
 8006848:	d00a      	beq.n	8006860 <_strtod_l+0x468>
 800684a:	494c      	ldr	r1, [pc, #304]	; (800697c <_strtod_l+0x584>)
 800684c:	4642      	mov	r2, r8
 800684e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006852:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006856:	464b      	mov	r3, r9
 8006858:	f7f9 fe3e 	bl	80004d8 <__aeabi_dmul>
 800685c:	4680      	mov	r8, r0
 800685e:	4689      	mov	r9, r1
 8006860:	f035 050f 	bics.w	r5, r5, #15
 8006864:	d04d      	beq.n	8006902 <_strtod_l+0x50a>
 8006866:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800686a:	dd22      	ble.n	80068b2 <_strtod_l+0x4ba>
 800686c:	2600      	movs	r6, #0
 800686e:	46b3      	mov	fp, r6
 8006870:	960b      	str	r6, [sp, #44]	; 0x2c
 8006872:	9608      	str	r6, [sp, #32]
 8006874:	2322      	movs	r3, #34	; 0x22
 8006876:	f04f 0800 	mov.w	r8, #0
 800687a:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8006974 <_strtod_l+0x57c>
 800687e:	6023      	str	r3, [r4, #0]
 8006880:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006882:	2b00      	cmp	r3, #0
 8006884:	f43f adf1 	beq.w	800646a <_strtod_l+0x72>
 8006888:	4620      	mov	r0, r4
 800688a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800688c:	f7ff f934 	bl	8005af8 <_Bfree>
 8006890:	4620      	mov	r0, r4
 8006892:	9908      	ldr	r1, [sp, #32]
 8006894:	f7ff f930 	bl	8005af8 <_Bfree>
 8006898:	4659      	mov	r1, fp
 800689a:	4620      	mov	r0, r4
 800689c:	f7ff f92c 	bl	8005af8 <_Bfree>
 80068a0:	4620      	mov	r0, r4
 80068a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80068a4:	f7ff f928 	bl	8005af8 <_Bfree>
 80068a8:	4631      	mov	r1, r6
 80068aa:	4620      	mov	r0, r4
 80068ac:	f7ff f924 	bl	8005af8 <_Bfree>
 80068b0:	e5db      	b.n	800646a <_strtod_l+0x72>
 80068b2:	4b33      	ldr	r3, [pc, #204]	; (8006980 <_strtod_l+0x588>)
 80068b4:	4640      	mov	r0, r8
 80068b6:	9305      	str	r3, [sp, #20]
 80068b8:	2300      	movs	r3, #0
 80068ba:	4649      	mov	r1, r9
 80068bc:	469a      	mov	sl, r3
 80068be:	112d      	asrs	r5, r5, #4
 80068c0:	2d01      	cmp	r5, #1
 80068c2:	dc21      	bgt.n	8006908 <_strtod_l+0x510>
 80068c4:	b10b      	cbz	r3, 80068ca <_strtod_l+0x4d2>
 80068c6:	4680      	mov	r8, r0
 80068c8:	4689      	mov	r9, r1
 80068ca:	492d      	ldr	r1, [pc, #180]	; (8006980 <_strtod_l+0x588>)
 80068cc:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80068d0:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80068d4:	4642      	mov	r2, r8
 80068d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068da:	464b      	mov	r3, r9
 80068dc:	f7f9 fdfc 	bl	80004d8 <__aeabi_dmul>
 80068e0:	4b24      	ldr	r3, [pc, #144]	; (8006974 <_strtod_l+0x57c>)
 80068e2:	460a      	mov	r2, r1
 80068e4:	400b      	ands	r3, r1
 80068e6:	4927      	ldr	r1, [pc, #156]	; (8006984 <_strtod_l+0x58c>)
 80068e8:	4680      	mov	r8, r0
 80068ea:	428b      	cmp	r3, r1
 80068ec:	d8be      	bhi.n	800686c <_strtod_l+0x474>
 80068ee:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80068f2:	428b      	cmp	r3, r1
 80068f4:	bf86      	itte	hi
 80068f6:	f04f 38ff 	movhi.w	r8, #4294967295
 80068fa:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8006988 <_strtod_l+0x590>
 80068fe:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8006902:	2300      	movs	r3, #0
 8006904:	9305      	str	r3, [sp, #20]
 8006906:	e07b      	b.n	8006a00 <_strtod_l+0x608>
 8006908:	07ea      	lsls	r2, r5, #31
 800690a:	d505      	bpl.n	8006918 <_strtod_l+0x520>
 800690c:	9b05      	ldr	r3, [sp, #20]
 800690e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006912:	f7f9 fde1 	bl	80004d8 <__aeabi_dmul>
 8006916:	2301      	movs	r3, #1
 8006918:	9a05      	ldr	r2, [sp, #20]
 800691a:	f10a 0a01 	add.w	sl, sl, #1
 800691e:	3208      	adds	r2, #8
 8006920:	106d      	asrs	r5, r5, #1
 8006922:	9205      	str	r2, [sp, #20]
 8006924:	e7cc      	b.n	80068c0 <_strtod_l+0x4c8>
 8006926:	d0ec      	beq.n	8006902 <_strtod_l+0x50a>
 8006928:	426d      	negs	r5, r5
 800692a:	f015 020f 	ands.w	r2, r5, #15
 800692e:	d00a      	beq.n	8006946 <_strtod_l+0x54e>
 8006930:	4b12      	ldr	r3, [pc, #72]	; (800697c <_strtod_l+0x584>)
 8006932:	4640      	mov	r0, r8
 8006934:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006938:	4649      	mov	r1, r9
 800693a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800693e:	f7f9 fef5 	bl	800072c <__aeabi_ddiv>
 8006942:	4680      	mov	r8, r0
 8006944:	4689      	mov	r9, r1
 8006946:	112d      	asrs	r5, r5, #4
 8006948:	d0db      	beq.n	8006902 <_strtod_l+0x50a>
 800694a:	2d1f      	cmp	r5, #31
 800694c:	dd1e      	ble.n	800698c <_strtod_l+0x594>
 800694e:	2600      	movs	r6, #0
 8006950:	46b3      	mov	fp, r6
 8006952:	960b      	str	r6, [sp, #44]	; 0x2c
 8006954:	9608      	str	r6, [sp, #32]
 8006956:	2322      	movs	r3, #34	; 0x22
 8006958:	f04f 0800 	mov.w	r8, #0
 800695c:	f04f 0900 	mov.w	r9, #0
 8006960:	6023      	str	r3, [r4, #0]
 8006962:	e78d      	b.n	8006880 <_strtod_l+0x488>
 8006964:	08008343 	.word	0x08008343
 8006968:	0800856c 	.word	0x0800856c
 800696c:	0800833b 	.word	0x0800833b
 8006970:	08008372 	.word	0x08008372
 8006974:	7ff00000 	.word	0x7ff00000
 8006978:	080086fd 	.word	0x080086fd
 800697c:	08008480 	.word	0x08008480
 8006980:	08008458 	.word	0x08008458
 8006984:	7ca00000 	.word	0x7ca00000
 8006988:	7fefffff 	.word	0x7fefffff
 800698c:	f015 0310 	ands.w	r3, r5, #16
 8006990:	bf18      	it	ne
 8006992:	236a      	movne	r3, #106	; 0x6a
 8006994:	4640      	mov	r0, r8
 8006996:	9305      	str	r3, [sp, #20]
 8006998:	4649      	mov	r1, r9
 800699a:	2300      	movs	r3, #0
 800699c:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8006c68 <_strtod_l+0x870>
 80069a0:	07ea      	lsls	r2, r5, #31
 80069a2:	d504      	bpl.n	80069ae <_strtod_l+0x5b6>
 80069a4:	e9da 2300 	ldrd	r2, r3, [sl]
 80069a8:	f7f9 fd96 	bl	80004d8 <__aeabi_dmul>
 80069ac:	2301      	movs	r3, #1
 80069ae:	106d      	asrs	r5, r5, #1
 80069b0:	f10a 0a08 	add.w	sl, sl, #8
 80069b4:	d1f4      	bne.n	80069a0 <_strtod_l+0x5a8>
 80069b6:	b10b      	cbz	r3, 80069bc <_strtod_l+0x5c4>
 80069b8:	4680      	mov	r8, r0
 80069ba:	4689      	mov	r9, r1
 80069bc:	9b05      	ldr	r3, [sp, #20]
 80069be:	b1bb      	cbz	r3, 80069f0 <_strtod_l+0x5f8>
 80069c0:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80069c4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	4649      	mov	r1, r9
 80069cc:	dd10      	ble.n	80069f0 <_strtod_l+0x5f8>
 80069ce:	2b1f      	cmp	r3, #31
 80069d0:	f340 8128 	ble.w	8006c24 <_strtod_l+0x82c>
 80069d4:	2b34      	cmp	r3, #52	; 0x34
 80069d6:	bfd8      	it	le
 80069d8:	f04f 33ff 	movle.w	r3, #4294967295
 80069dc:	f04f 0800 	mov.w	r8, #0
 80069e0:	bfcf      	iteee	gt
 80069e2:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80069e6:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80069ea:	4093      	lslle	r3, r2
 80069ec:	ea03 0901 	andle.w	r9, r3, r1
 80069f0:	2200      	movs	r2, #0
 80069f2:	2300      	movs	r3, #0
 80069f4:	4640      	mov	r0, r8
 80069f6:	4649      	mov	r1, r9
 80069f8:	f7f9 ffd6 	bl	80009a8 <__aeabi_dcmpeq>
 80069fc:	2800      	cmp	r0, #0
 80069fe:	d1a6      	bne.n	800694e <_strtod_l+0x556>
 8006a00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a02:	465a      	mov	r2, fp
 8006a04:	9300      	str	r3, [sp, #0]
 8006a06:	4620      	mov	r0, r4
 8006a08:	4633      	mov	r3, r6
 8006a0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a0c:	f7ff f8dc 	bl	8005bc8 <__s2b>
 8006a10:	900b      	str	r0, [sp, #44]	; 0x2c
 8006a12:	2800      	cmp	r0, #0
 8006a14:	f43f af2a 	beq.w	800686c <_strtod_l+0x474>
 8006a18:	2600      	movs	r6, #0
 8006a1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a1c:	9b08      	ldr	r3, [sp, #32]
 8006a1e:	2a00      	cmp	r2, #0
 8006a20:	eba3 0307 	sub.w	r3, r3, r7
 8006a24:	bfa8      	it	ge
 8006a26:	2300      	movge	r3, #0
 8006a28:	46b3      	mov	fp, r6
 8006a2a:	9312      	str	r3, [sp, #72]	; 0x48
 8006a2c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006a30:	9316      	str	r3, [sp, #88]	; 0x58
 8006a32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a34:	4620      	mov	r0, r4
 8006a36:	6859      	ldr	r1, [r3, #4]
 8006a38:	f7ff f81e 	bl	8005a78 <_Balloc>
 8006a3c:	9008      	str	r0, [sp, #32]
 8006a3e:	2800      	cmp	r0, #0
 8006a40:	f43f af18 	beq.w	8006874 <_strtod_l+0x47c>
 8006a44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a46:	300c      	adds	r0, #12
 8006a48:	691a      	ldr	r2, [r3, #16]
 8006a4a:	f103 010c 	add.w	r1, r3, #12
 8006a4e:	3202      	adds	r2, #2
 8006a50:	0092      	lsls	r2, r2, #2
 8006a52:	f000 fd89 	bl	8007568 <memcpy>
 8006a56:	ab1c      	add	r3, sp, #112	; 0x70
 8006a58:	9301      	str	r3, [sp, #4]
 8006a5a:	ab1b      	add	r3, sp, #108	; 0x6c
 8006a5c:	9300      	str	r3, [sp, #0]
 8006a5e:	4642      	mov	r2, r8
 8006a60:	464b      	mov	r3, r9
 8006a62:	4620      	mov	r0, r4
 8006a64:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8006a68:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8006a6c:	f7ff fbd8 	bl	8006220 <__d2b>
 8006a70:	901a      	str	r0, [sp, #104]	; 0x68
 8006a72:	2800      	cmp	r0, #0
 8006a74:	f43f aefe 	beq.w	8006874 <_strtod_l+0x47c>
 8006a78:	2101      	movs	r1, #1
 8006a7a:	4620      	mov	r0, r4
 8006a7c:	f7ff f93c 	bl	8005cf8 <__i2b>
 8006a80:	4683      	mov	fp, r0
 8006a82:	2800      	cmp	r0, #0
 8006a84:	f43f aef6 	beq.w	8006874 <_strtod_l+0x47c>
 8006a88:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8006a8a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006a8c:	2f00      	cmp	r7, #0
 8006a8e:	bfab      	itete	ge
 8006a90:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 8006a92:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8006a94:	eb07 0a03 	addge.w	sl, r7, r3
 8006a98:	1bdd      	sublt	r5, r3, r7
 8006a9a:	9b05      	ldr	r3, [sp, #20]
 8006a9c:	bfa8      	it	ge
 8006a9e:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8006aa0:	eba7 0703 	sub.w	r7, r7, r3
 8006aa4:	4417      	add	r7, r2
 8006aa6:	4b71      	ldr	r3, [pc, #452]	; (8006c6c <_strtod_l+0x874>)
 8006aa8:	f107 37ff 	add.w	r7, r7, #4294967295
 8006aac:	bfb8      	it	lt
 8006aae:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 8006ab2:	429f      	cmp	r7, r3
 8006ab4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006ab8:	f280 80c7 	bge.w	8006c4a <_strtod_l+0x852>
 8006abc:	1bdb      	subs	r3, r3, r7
 8006abe:	2b1f      	cmp	r3, #31
 8006ac0:	f04f 0101 	mov.w	r1, #1
 8006ac4:	eba2 0203 	sub.w	r2, r2, r3
 8006ac8:	f300 80b3 	bgt.w	8006c32 <_strtod_l+0x83a>
 8006acc:	fa01 f303 	lsl.w	r3, r1, r3
 8006ad0:	9313      	str	r3, [sp, #76]	; 0x4c
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	9310      	str	r3, [sp, #64]	; 0x40
 8006ad6:	eb0a 0702 	add.w	r7, sl, r2
 8006ada:	9b05      	ldr	r3, [sp, #20]
 8006adc:	45ba      	cmp	sl, r7
 8006ade:	4415      	add	r5, r2
 8006ae0:	441d      	add	r5, r3
 8006ae2:	4653      	mov	r3, sl
 8006ae4:	bfa8      	it	ge
 8006ae6:	463b      	movge	r3, r7
 8006ae8:	42ab      	cmp	r3, r5
 8006aea:	bfa8      	it	ge
 8006aec:	462b      	movge	r3, r5
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	bfc2      	ittt	gt
 8006af2:	1aff      	subgt	r7, r7, r3
 8006af4:	1aed      	subgt	r5, r5, r3
 8006af6:	ebaa 0a03 	subgt.w	sl, sl, r3
 8006afa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	dd17      	ble.n	8006b30 <_strtod_l+0x738>
 8006b00:	4659      	mov	r1, fp
 8006b02:	461a      	mov	r2, r3
 8006b04:	4620      	mov	r0, r4
 8006b06:	f7ff f9b5 	bl	8005e74 <__pow5mult>
 8006b0a:	4683      	mov	fp, r0
 8006b0c:	2800      	cmp	r0, #0
 8006b0e:	f43f aeb1 	beq.w	8006874 <_strtod_l+0x47c>
 8006b12:	4601      	mov	r1, r0
 8006b14:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006b16:	4620      	mov	r0, r4
 8006b18:	f7ff f904 	bl	8005d24 <__multiply>
 8006b1c:	900a      	str	r0, [sp, #40]	; 0x28
 8006b1e:	2800      	cmp	r0, #0
 8006b20:	f43f aea8 	beq.w	8006874 <_strtod_l+0x47c>
 8006b24:	4620      	mov	r0, r4
 8006b26:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006b28:	f7fe ffe6 	bl	8005af8 <_Bfree>
 8006b2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b2e:	931a      	str	r3, [sp, #104]	; 0x68
 8006b30:	2f00      	cmp	r7, #0
 8006b32:	f300 808f 	bgt.w	8006c54 <_strtod_l+0x85c>
 8006b36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	dd08      	ble.n	8006b4e <_strtod_l+0x756>
 8006b3c:	4620      	mov	r0, r4
 8006b3e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006b40:	9908      	ldr	r1, [sp, #32]
 8006b42:	f7ff f997 	bl	8005e74 <__pow5mult>
 8006b46:	9008      	str	r0, [sp, #32]
 8006b48:	2800      	cmp	r0, #0
 8006b4a:	f43f ae93 	beq.w	8006874 <_strtod_l+0x47c>
 8006b4e:	2d00      	cmp	r5, #0
 8006b50:	dd08      	ble.n	8006b64 <_strtod_l+0x76c>
 8006b52:	462a      	mov	r2, r5
 8006b54:	4620      	mov	r0, r4
 8006b56:	9908      	ldr	r1, [sp, #32]
 8006b58:	f7ff f9e6 	bl	8005f28 <__lshift>
 8006b5c:	9008      	str	r0, [sp, #32]
 8006b5e:	2800      	cmp	r0, #0
 8006b60:	f43f ae88 	beq.w	8006874 <_strtod_l+0x47c>
 8006b64:	f1ba 0f00 	cmp.w	sl, #0
 8006b68:	dd08      	ble.n	8006b7c <_strtod_l+0x784>
 8006b6a:	4659      	mov	r1, fp
 8006b6c:	4652      	mov	r2, sl
 8006b6e:	4620      	mov	r0, r4
 8006b70:	f7ff f9da 	bl	8005f28 <__lshift>
 8006b74:	4683      	mov	fp, r0
 8006b76:	2800      	cmp	r0, #0
 8006b78:	f43f ae7c 	beq.w	8006874 <_strtod_l+0x47c>
 8006b7c:	4620      	mov	r0, r4
 8006b7e:	9a08      	ldr	r2, [sp, #32]
 8006b80:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006b82:	f7ff fa59 	bl	8006038 <__mdiff>
 8006b86:	4606      	mov	r6, r0
 8006b88:	2800      	cmp	r0, #0
 8006b8a:	f43f ae73 	beq.w	8006874 <_strtod_l+0x47c>
 8006b8e:	2500      	movs	r5, #0
 8006b90:	68c3      	ldr	r3, [r0, #12]
 8006b92:	4659      	mov	r1, fp
 8006b94:	60c5      	str	r5, [r0, #12]
 8006b96:	930a      	str	r3, [sp, #40]	; 0x28
 8006b98:	f7ff fa32 	bl	8006000 <__mcmp>
 8006b9c:	42a8      	cmp	r0, r5
 8006b9e:	da6b      	bge.n	8006c78 <_strtod_l+0x880>
 8006ba0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ba2:	ea53 0308 	orrs.w	r3, r3, r8
 8006ba6:	f040 808f 	bne.w	8006cc8 <_strtod_l+0x8d0>
 8006baa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	f040 808a 	bne.w	8006cc8 <_strtod_l+0x8d0>
 8006bb4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006bb8:	0d1b      	lsrs	r3, r3, #20
 8006bba:	051b      	lsls	r3, r3, #20
 8006bbc:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006bc0:	f240 8082 	bls.w	8006cc8 <_strtod_l+0x8d0>
 8006bc4:	6973      	ldr	r3, [r6, #20]
 8006bc6:	b913      	cbnz	r3, 8006bce <_strtod_l+0x7d6>
 8006bc8:	6933      	ldr	r3, [r6, #16]
 8006bca:	2b01      	cmp	r3, #1
 8006bcc:	dd7c      	ble.n	8006cc8 <_strtod_l+0x8d0>
 8006bce:	4631      	mov	r1, r6
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	4620      	mov	r0, r4
 8006bd4:	f7ff f9a8 	bl	8005f28 <__lshift>
 8006bd8:	4659      	mov	r1, fp
 8006bda:	4606      	mov	r6, r0
 8006bdc:	f7ff fa10 	bl	8006000 <__mcmp>
 8006be0:	2800      	cmp	r0, #0
 8006be2:	dd71      	ble.n	8006cc8 <_strtod_l+0x8d0>
 8006be4:	9905      	ldr	r1, [sp, #20]
 8006be6:	464b      	mov	r3, r9
 8006be8:	4a21      	ldr	r2, [pc, #132]	; (8006c70 <_strtod_l+0x878>)
 8006bea:	2900      	cmp	r1, #0
 8006bec:	f000 808d 	beq.w	8006d0a <_strtod_l+0x912>
 8006bf0:	ea02 0109 	and.w	r1, r2, r9
 8006bf4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006bf8:	f300 8087 	bgt.w	8006d0a <_strtod_l+0x912>
 8006bfc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006c00:	f77f aea9 	ble.w	8006956 <_strtod_l+0x55e>
 8006c04:	4640      	mov	r0, r8
 8006c06:	4649      	mov	r1, r9
 8006c08:	4b1a      	ldr	r3, [pc, #104]	; (8006c74 <_strtod_l+0x87c>)
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	f7f9 fc64 	bl	80004d8 <__aeabi_dmul>
 8006c10:	4b17      	ldr	r3, [pc, #92]	; (8006c70 <_strtod_l+0x878>)
 8006c12:	4680      	mov	r8, r0
 8006c14:	400b      	ands	r3, r1
 8006c16:	4689      	mov	r9, r1
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	f47f ae35 	bne.w	8006888 <_strtod_l+0x490>
 8006c1e:	2322      	movs	r3, #34	; 0x22
 8006c20:	6023      	str	r3, [r4, #0]
 8006c22:	e631      	b.n	8006888 <_strtod_l+0x490>
 8006c24:	f04f 32ff 	mov.w	r2, #4294967295
 8006c28:	fa02 f303 	lsl.w	r3, r2, r3
 8006c2c:	ea03 0808 	and.w	r8, r3, r8
 8006c30:	e6de      	b.n	80069f0 <_strtod_l+0x5f8>
 8006c32:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 8006c36:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 8006c3a:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 8006c3e:	37e2      	adds	r7, #226	; 0xe2
 8006c40:	fa01 f307 	lsl.w	r3, r1, r7
 8006c44:	9310      	str	r3, [sp, #64]	; 0x40
 8006c46:	9113      	str	r1, [sp, #76]	; 0x4c
 8006c48:	e745      	b.n	8006ad6 <_strtod_l+0x6de>
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	9310      	str	r3, [sp, #64]	; 0x40
 8006c4e:	2301      	movs	r3, #1
 8006c50:	9313      	str	r3, [sp, #76]	; 0x4c
 8006c52:	e740      	b.n	8006ad6 <_strtod_l+0x6de>
 8006c54:	463a      	mov	r2, r7
 8006c56:	4620      	mov	r0, r4
 8006c58:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006c5a:	f7ff f965 	bl	8005f28 <__lshift>
 8006c5e:	901a      	str	r0, [sp, #104]	; 0x68
 8006c60:	2800      	cmp	r0, #0
 8006c62:	f47f af68 	bne.w	8006b36 <_strtod_l+0x73e>
 8006c66:	e605      	b.n	8006874 <_strtod_l+0x47c>
 8006c68:	08008580 	.word	0x08008580
 8006c6c:	fffffc02 	.word	0xfffffc02
 8006c70:	7ff00000 	.word	0x7ff00000
 8006c74:	39500000 	.word	0x39500000
 8006c78:	46ca      	mov	sl, r9
 8006c7a:	d165      	bne.n	8006d48 <_strtod_l+0x950>
 8006c7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c7e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c82:	b352      	cbz	r2, 8006cda <_strtod_l+0x8e2>
 8006c84:	4a9e      	ldr	r2, [pc, #632]	; (8006f00 <_strtod_l+0xb08>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d12a      	bne.n	8006ce0 <_strtod_l+0x8e8>
 8006c8a:	9b05      	ldr	r3, [sp, #20]
 8006c8c:	4641      	mov	r1, r8
 8006c8e:	b1fb      	cbz	r3, 8006cd0 <_strtod_l+0x8d8>
 8006c90:	4b9c      	ldr	r3, [pc, #624]	; (8006f04 <_strtod_l+0xb0c>)
 8006c92:	f04f 32ff 	mov.w	r2, #4294967295
 8006c96:	ea09 0303 	and.w	r3, r9, r3
 8006c9a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006c9e:	d81a      	bhi.n	8006cd6 <_strtod_l+0x8de>
 8006ca0:	0d1b      	lsrs	r3, r3, #20
 8006ca2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8006caa:	4299      	cmp	r1, r3
 8006cac:	d118      	bne.n	8006ce0 <_strtod_l+0x8e8>
 8006cae:	4b96      	ldr	r3, [pc, #600]	; (8006f08 <_strtod_l+0xb10>)
 8006cb0:	459a      	cmp	sl, r3
 8006cb2:	d102      	bne.n	8006cba <_strtod_l+0x8c2>
 8006cb4:	3101      	adds	r1, #1
 8006cb6:	f43f addd 	beq.w	8006874 <_strtod_l+0x47c>
 8006cba:	f04f 0800 	mov.w	r8, #0
 8006cbe:	4b91      	ldr	r3, [pc, #580]	; (8006f04 <_strtod_l+0xb0c>)
 8006cc0:	ea0a 0303 	and.w	r3, sl, r3
 8006cc4:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8006cc8:	9b05      	ldr	r3, [sp, #20]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d19a      	bne.n	8006c04 <_strtod_l+0x80c>
 8006cce:	e5db      	b.n	8006888 <_strtod_l+0x490>
 8006cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8006cd4:	e7e9      	b.n	8006caa <_strtod_l+0x8b2>
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	e7e7      	b.n	8006caa <_strtod_l+0x8b2>
 8006cda:	ea53 0308 	orrs.w	r3, r3, r8
 8006cde:	d081      	beq.n	8006be4 <_strtod_l+0x7ec>
 8006ce0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006ce2:	b1e3      	cbz	r3, 8006d1e <_strtod_l+0x926>
 8006ce4:	ea13 0f0a 	tst.w	r3, sl
 8006ce8:	d0ee      	beq.n	8006cc8 <_strtod_l+0x8d0>
 8006cea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cec:	4640      	mov	r0, r8
 8006cee:	4649      	mov	r1, r9
 8006cf0:	9a05      	ldr	r2, [sp, #20]
 8006cf2:	b1c3      	cbz	r3, 8006d26 <_strtod_l+0x92e>
 8006cf4:	f7ff fb5c 	bl	80063b0 <sulp>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	460b      	mov	r3, r1
 8006cfc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006cfe:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006d00:	f7f9 fa34 	bl	800016c <__adddf3>
 8006d04:	4680      	mov	r8, r0
 8006d06:	4689      	mov	r9, r1
 8006d08:	e7de      	b.n	8006cc8 <_strtod_l+0x8d0>
 8006d0a:	4013      	ands	r3, r2
 8006d0c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006d10:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8006d14:	f04f 38ff 	mov.w	r8, #4294967295
 8006d18:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8006d1c:	e7d4      	b.n	8006cc8 <_strtod_l+0x8d0>
 8006d1e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006d20:	ea13 0f08 	tst.w	r3, r8
 8006d24:	e7e0      	b.n	8006ce8 <_strtod_l+0x8f0>
 8006d26:	f7ff fb43 	bl	80063b0 <sulp>
 8006d2a:	4602      	mov	r2, r0
 8006d2c:	460b      	mov	r3, r1
 8006d2e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006d30:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006d32:	f7f9 fa19 	bl	8000168 <__aeabi_dsub>
 8006d36:	2200      	movs	r2, #0
 8006d38:	2300      	movs	r3, #0
 8006d3a:	4680      	mov	r8, r0
 8006d3c:	4689      	mov	r9, r1
 8006d3e:	f7f9 fe33 	bl	80009a8 <__aeabi_dcmpeq>
 8006d42:	2800      	cmp	r0, #0
 8006d44:	d0c0      	beq.n	8006cc8 <_strtod_l+0x8d0>
 8006d46:	e606      	b.n	8006956 <_strtod_l+0x55e>
 8006d48:	4659      	mov	r1, fp
 8006d4a:	4630      	mov	r0, r6
 8006d4c:	f7ff fabe 	bl	80062cc <__ratio>
 8006d50:	4602      	mov	r2, r0
 8006d52:	460b      	mov	r3, r1
 8006d54:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006d5e:	f7f9 fe37 	bl	80009d0 <__aeabi_dcmple>
 8006d62:	2800      	cmp	r0, #0
 8006d64:	d06f      	beq.n	8006e46 <_strtod_l+0xa4e>
 8006d66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d17c      	bne.n	8006e66 <_strtod_l+0xa6e>
 8006d6c:	f1b8 0f00 	cmp.w	r8, #0
 8006d70:	d159      	bne.n	8006e26 <_strtod_l+0xa2e>
 8006d72:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d17b      	bne.n	8006e72 <_strtod_l+0xa7a>
 8006d7a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006d7e:	2200      	movs	r2, #0
 8006d80:	4b62      	ldr	r3, [pc, #392]	; (8006f0c <_strtod_l+0xb14>)
 8006d82:	f7f9 fe1b 	bl	80009bc <__aeabi_dcmplt>
 8006d86:	2800      	cmp	r0, #0
 8006d88:	d15a      	bne.n	8006e40 <_strtod_l+0xa48>
 8006d8a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006d8e:	2200      	movs	r2, #0
 8006d90:	4b5f      	ldr	r3, [pc, #380]	; (8006f10 <_strtod_l+0xb18>)
 8006d92:	f7f9 fba1 	bl	80004d8 <__aeabi_dmul>
 8006d96:	4605      	mov	r5, r0
 8006d98:	460f      	mov	r7, r1
 8006d9a:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006d9e:	9506      	str	r5, [sp, #24]
 8006da0:	9307      	str	r3, [sp, #28]
 8006da2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006da6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006daa:	4b56      	ldr	r3, [pc, #344]	; (8006f04 <_strtod_l+0xb0c>)
 8006dac:	4a55      	ldr	r2, [pc, #340]	; (8006f04 <_strtod_l+0xb0c>)
 8006dae:	ea0a 0303 	and.w	r3, sl, r3
 8006db2:	9313      	str	r3, [sp, #76]	; 0x4c
 8006db4:	4b57      	ldr	r3, [pc, #348]	; (8006f14 <_strtod_l+0xb1c>)
 8006db6:	ea0a 0202 	and.w	r2, sl, r2
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	f040 80b0 	bne.w	8006f20 <_strtod_l+0xb28>
 8006dc0:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8006dc4:	4640      	mov	r0, r8
 8006dc6:	4649      	mov	r1, r9
 8006dc8:	f7ff f9c2 	bl	8006150 <__ulp>
 8006dcc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006dd0:	f7f9 fb82 	bl	80004d8 <__aeabi_dmul>
 8006dd4:	4642      	mov	r2, r8
 8006dd6:	464b      	mov	r3, r9
 8006dd8:	f7f9 f9c8 	bl	800016c <__adddf3>
 8006ddc:	f8df a124 	ldr.w	sl, [pc, #292]	; 8006f04 <_strtod_l+0xb0c>
 8006de0:	4a4d      	ldr	r2, [pc, #308]	; (8006f18 <_strtod_l+0xb20>)
 8006de2:	ea01 0a0a 	and.w	sl, r1, sl
 8006de6:	4592      	cmp	sl, r2
 8006de8:	4680      	mov	r8, r0
 8006dea:	d948      	bls.n	8006e7e <_strtod_l+0xa86>
 8006dec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006dee:	4b46      	ldr	r3, [pc, #280]	; (8006f08 <_strtod_l+0xb10>)
 8006df0:	429a      	cmp	r2, r3
 8006df2:	d103      	bne.n	8006dfc <_strtod_l+0xa04>
 8006df4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006df6:	3301      	adds	r3, #1
 8006df8:	f43f ad3c 	beq.w	8006874 <_strtod_l+0x47c>
 8006dfc:	f04f 38ff 	mov.w	r8, #4294967295
 8006e00:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8006f08 <_strtod_l+0xb10>
 8006e04:	4620      	mov	r0, r4
 8006e06:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006e08:	f7fe fe76 	bl	8005af8 <_Bfree>
 8006e0c:	4620      	mov	r0, r4
 8006e0e:	9908      	ldr	r1, [sp, #32]
 8006e10:	f7fe fe72 	bl	8005af8 <_Bfree>
 8006e14:	4659      	mov	r1, fp
 8006e16:	4620      	mov	r0, r4
 8006e18:	f7fe fe6e 	bl	8005af8 <_Bfree>
 8006e1c:	4631      	mov	r1, r6
 8006e1e:	4620      	mov	r0, r4
 8006e20:	f7fe fe6a 	bl	8005af8 <_Bfree>
 8006e24:	e605      	b.n	8006a32 <_strtod_l+0x63a>
 8006e26:	f1b8 0f01 	cmp.w	r8, #1
 8006e2a:	d103      	bne.n	8006e34 <_strtod_l+0xa3c>
 8006e2c:	f1b9 0f00 	cmp.w	r9, #0
 8006e30:	f43f ad91 	beq.w	8006956 <_strtod_l+0x55e>
 8006e34:	2200      	movs	r2, #0
 8006e36:	4b39      	ldr	r3, [pc, #228]	; (8006f1c <_strtod_l+0xb24>)
 8006e38:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8006e3a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006e3e:	e016      	b.n	8006e6e <_strtod_l+0xa76>
 8006e40:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8006e42:	4f33      	ldr	r7, [pc, #204]	; (8006f10 <_strtod_l+0xb18>)
 8006e44:	e7a9      	b.n	8006d9a <_strtod_l+0x9a2>
 8006e46:	4b32      	ldr	r3, [pc, #200]	; (8006f10 <_strtod_l+0xb18>)
 8006e48:	2200      	movs	r2, #0
 8006e4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006e4e:	f7f9 fb43 	bl	80004d8 <__aeabi_dmul>
 8006e52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e54:	4605      	mov	r5, r0
 8006e56:	460f      	mov	r7, r1
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d09e      	beq.n	8006d9a <_strtod_l+0x9a2>
 8006e5c:	4602      	mov	r2, r0
 8006e5e:	460b      	mov	r3, r1
 8006e60:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006e64:	e79d      	b.n	8006da2 <_strtod_l+0x9aa>
 8006e66:	2200      	movs	r2, #0
 8006e68:	4b28      	ldr	r3, [pc, #160]	; (8006f0c <_strtod_l+0xb14>)
 8006e6a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006e6e:	4f27      	ldr	r7, [pc, #156]	; (8006f0c <_strtod_l+0xb14>)
 8006e70:	e797      	b.n	8006da2 <_strtod_l+0x9aa>
 8006e72:	2200      	movs	r2, #0
 8006e74:	4b29      	ldr	r3, [pc, #164]	; (8006f1c <_strtod_l+0xb24>)
 8006e76:	4645      	mov	r5, r8
 8006e78:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006e7c:	e7f7      	b.n	8006e6e <_strtod_l+0xa76>
 8006e7e:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 8006e82:	9b05      	ldr	r3, [sp, #20]
 8006e84:	46ca      	mov	sl, r9
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d1bc      	bne.n	8006e04 <_strtod_l+0xa0c>
 8006e8a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006e8e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006e90:	0d1b      	lsrs	r3, r3, #20
 8006e92:	051b      	lsls	r3, r3, #20
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d1b5      	bne.n	8006e04 <_strtod_l+0xa0c>
 8006e98:	4628      	mov	r0, r5
 8006e9a:	4639      	mov	r1, r7
 8006e9c:	f7f9 feda 	bl	8000c54 <__aeabi_d2lz>
 8006ea0:	f7f9 faec 	bl	800047c <__aeabi_l2d>
 8006ea4:	4602      	mov	r2, r0
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	4628      	mov	r0, r5
 8006eaa:	4639      	mov	r1, r7
 8006eac:	f7f9 f95c 	bl	8000168 <__aeabi_dsub>
 8006eb0:	460b      	mov	r3, r1
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 8006eb8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006ebc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ebe:	ea4a 0a08 	orr.w	sl, sl, r8
 8006ec2:	ea5a 0a03 	orrs.w	sl, sl, r3
 8006ec6:	d06c      	beq.n	8006fa2 <_strtod_l+0xbaa>
 8006ec8:	a309      	add	r3, pc, #36	; (adr r3, 8006ef0 <_strtod_l+0xaf8>)
 8006eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ece:	f7f9 fd75 	bl	80009bc <__aeabi_dcmplt>
 8006ed2:	2800      	cmp	r0, #0
 8006ed4:	f47f acd8 	bne.w	8006888 <_strtod_l+0x490>
 8006ed8:	a307      	add	r3, pc, #28	; (adr r3, 8006ef8 <_strtod_l+0xb00>)
 8006eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ede:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ee2:	f7f9 fd89 	bl	80009f8 <__aeabi_dcmpgt>
 8006ee6:	2800      	cmp	r0, #0
 8006ee8:	d08c      	beq.n	8006e04 <_strtod_l+0xa0c>
 8006eea:	e4cd      	b.n	8006888 <_strtod_l+0x490>
 8006eec:	f3af 8000 	nop.w
 8006ef0:	94a03595 	.word	0x94a03595
 8006ef4:	3fdfffff 	.word	0x3fdfffff
 8006ef8:	35afe535 	.word	0x35afe535
 8006efc:	3fe00000 	.word	0x3fe00000
 8006f00:	000fffff 	.word	0x000fffff
 8006f04:	7ff00000 	.word	0x7ff00000
 8006f08:	7fefffff 	.word	0x7fefffff
 8006f0c:	3ff00000 	.word	0x3ff00000
 8006f10:	3fe00000 	.word	0x3fe00000
 8006f14:	7fe00000 	.word	0x7fe00000
 8006f18:	7c9fffff 	.word	0x7c9fffff
 8006f1c:	bff00000 	.word	0xbff00000
 8006f20:	9b05      	ldr	r3, [sp, #20]
 8006f22:	b333      	cbz	r3, 8006f72 <_strtod_l+0xb7a>
 8006f24:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006f26:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006f2a:	d822      	bhi.n	8006f72 <_strtod_l+0xb7a>
 8006f2c:	a328      	add	r3, pc, #160	; (adr r3, 8006fd0 <_strtod_l+0xbd8>)
 8006f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f32:	4628      	mov	r0, r5
 8006f34:	4639      	mov	r1, r7
 8006f36:	f7f9 fd4b 	bl	80009d0 <__aeabi_dcmple>
 8006f3a:	b1a0      	cbz	r0, 8006f66 <_strtod_l+0xb6e>
 8006f3c:	4639      	mov	r1, r7
 8006f3e:	4628      	mov	r0, r5
 8006f40:	f7f9 fda2 	bl	8000a88 <__aeabi_d2uiz>
 8006f44:	2801      	cmp	r0, #1
 8006f46:	bf38      	it	cc
 8006f48:	2001      	movcc	r0, #1
 8006f4a:	f7f9 fa4b 	bl	80003e4 <__aeabi_ui2d>
 8006f4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f50:	4605      	mov	r5, r0
 8006f52:	460f      	mov	r7, r1
 8006f54:	bb03      	cbnz	r3, 8006f98 <_strtod_l+0xba0>
 8006f56:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006f5a:	9014      	str	r0, [sp, #80]	; 0x50
 8006f5c:	9315      	str	r3, [sp, #84]	; 0x54
 8006f5e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006f62:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006f66:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006f68:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006f6a:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006f6e:	1a9b      	subs	r3, r3, r2
 8006f70:	9311      	str	r3, [sp, #68]	; 0x44
 8006f72:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006f74:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006f76:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8006f7a:	f7ff f8e9 	bl	8006150 <__ulp>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	460b      	mov	r3, r1
 8006f82:	4640      	mov	r0, r8
 8006f84:	4649      	mov	r1, r9
 8006f86:	f7f9 faa7 	bl	80004d8 <__aeabi_dmul>
 8006f8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f8e:	f7f9 f8ed 	bl	800016c <__adddf3>
 8006f92:	4680      	mov	r8, r0
 8006f94:	4689      	mov	r9, r1
 8006f96:	e774      	b.n	8006e82 <_strtod_l+0xa8a>
 8006f98:	4602      	mov	r2, r0
 8006f9a:	460b      	mov	r3, r1
 8006f9c:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8006fa0:	e7dd      	b.n	8006f5e <_strtod_l+0xb66>
 8006fa2:	a30d      	add	r3, pc, #52	; (adr r3, 8006fd8 <_strtod_l+0xbe0>)
 8006fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa8:	f7f9 fd08 	bl	80009bc <__aeabi_dcmplt>
 8006fac:	e79b      	b.n	8006ee6 <_strtod_l+0xaee>
 8006fae:	2300      	movs	r3, #0
 8006fb0:	930e      	str	r3, [sp, #56]	; 0x38
 8006fb2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006fb4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006fb6:	6013      	str	r3, [r2, #0]
 8006fb8:	f7ff ba5b 	b.w	8006472 <_strtod_l+0x7a>
 8006fbc:	2a65      	cmp	r2, #101	; 0x65
 8006fbe:	f43f ab52 	beq.w	8006666 <_strtod_l+0x26e>
 8006fc2:	2a45      	cmp	r2, #69	; 0x45
 8006fc4:	f43f ab4f 	beq.w	8006666 <_strtod_l+0x26e>
 8006fc8:	2301      	movs	r3, #1
 8006fca:	f7ff bb87 	b.w	80066dc <_strtod_l+0x2e4>
 8006fce:	bf00      	nop
 8006fd0:	ffc00000 	.word	0xffc00000
 8006fd4:	41dfffff 	.word	0x41dfffff
 8006fd8:	94a03595 	.word	0x94a03595
 8006fdc:	3fcfffff 	.word	0x3fcfffff

08006fe0 <_strtod_r>:
 8006fe0:	4b01      	ldr	r3, [pc, #4]	; (8006fe8 <_strtod_r+0x8>)
 8006fe2:	f7ff ba09 	b.w	80063f8 <_strtod_l>
 8006fe6:	bf00      	nop
 8006fe8:	20000068 	.word	0x20000068

08006fec <_strtol_l.constprop.0>:
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ff2:	4686      	mov	lr, r0
 8006ff4:	4690      	mov	r8, r2
 8006ff6:	d001      	beq.n	8006ffc <_strtol_l.constprop.0+0x10>
 8006ff8:	2b24      	cmp	r3, #36	; 0x24
 8006ffa:	d906      	bls.n	800700a <_strtol_l.constprop.0+0x1e>
 8006ffc:	f7fd fd94 	bl	8004b28 <__errno>
 8007000:	2316      	movs	r3, #22
 8007002:	6003      	str	r3, [r0, #0]
 8007004:	2000      	movs	r0, #0
 8007006:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800700a:	460d      	mov	r5, r1
 800700c:	4835      	ldr	r0, [pc, #212]	; (80070e4 <_strtol_l.constprop.0+0xf8>)
 800700e:	462a      	mov	r2, r5
 8007010:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007014:	5d06      	ldrb	r6, [r0, r4]
 8007016:	f016 0608 	ands.w	r6, r6, #8
 800701a:	d1f8      	bne.n	800700e <_strtol_l.constprop.0+0x22>
 800701c:	2c2d      	cmp	r4, #45	; 0x2d
 800701e:	d12e      	bne.n	800707e <_strtol_l.constprop.0+0x92>
 8007020:	2601      	movs	r6, #1
 8007022:	782c      	ldrb	r4, [r5, #0]
 8007024:	1c95      	adds	r5, r2, #2
 8007026:	2b00      	cmp	r3, #0
 8007028:	d057      	beq.n	80070da <_strtol_l.constprop.0+0xee>
 800702a:	2b10      	cmp	r3, #16
 800702c:	d109      	bne.n	8007042 <_strtol_l.constprop.0+0x56>
 800702e:	2c30      	cmp	r4, #48	; 0x30
 8007030:	d107      	bne.n	8007042 <_strtol_l.constprop.0+0x56>
 8007032:	782a      	ldrb	r2, [r5, #0]
 8007034:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007038:	2a58      	cmp	r2, #88	; 0x58
 800703a:	d149      	bne.n	80070d0 <_strtol_l.constprop.0+0xe4>
 800703c:	2310      	movs	r3, #16
 800703e:	786c      	ldrb	r4, [r5, #1]
 8007040:	3502      	adds	r5, #2
 8007042:	2200      	movs	r2, #0
 8007044:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8007048:	f10c 3cff 	add.w	ip, ip, #4294967295
 800704c:	fbbc f9f3 	udiv	r9, ip, r3
 8007050:	4610      	mov	r0, r2
 8007052:	fb03 ca19 	mls	sl, r3, r9, ip
 8007056:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800705a:	2f09      	cmp	r7, #9
 800705c:	d814      	bhi.n	8007088 <_strtol_l.constprop.0+0x9c>
 800705e:	463c      	mov	r4, r7
 8007060:	42a3      	cmp	r3, r4
 8007062:	dd20      	ble.n	80070a6 <_strtol_l.constprop.0+0xba>
 8007064:	1c57      	adds	r7, r2, #1
 8007066:	d007      	beq.n	8007078 <_strtol_l.constprop.0+0x8c>
 8007068:	4581      	cmp	r9, r0
 800706a:	d319      	bcc.n	80070a0 <_strtol_l.constprop.0+0xb4>
 800706c:	d101      	bne.n	8007072 <_strtol_l.constprop.0+0x86>
 800706e:	45a2      	cmp	sl, r4
 8007070:	db16      	blt.n	80070a0 <_strtol_l.constprop.0+0xb4>
 8007072:	2201      	movs	r2, #1
 8007074:	fb00 4003 	mla	r0, r0, r3, r4
 8007078:	f815 4b01 	ldrb.w	r4, [r5], #1
 800707c:	e7eb      	b.n	8007056 <_strtol_l.constprop.0+0x6a>
 800707e:	2c2b      	cmp	r4, #43	; 0x2b
 8007080:	bf04      	itt	eq
 8007082:	782c      	ldrbeq	r4, [r5, #0]
 8007084:	1c95      	addeq	r5, r2, #2
 8007086:	e7ce      	b.n	8007026 <_strtol_l.constprop.0+0x3a>
 8007088:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800708c:	2f19      	cmp	r7, #25
 800708e:	d801      	bhi.n	8007094 <_strtol_l.constprop.0+0xa8>
 8007090:	3c37      	subs	r4, #55	; 0x37
 8007092:	e7e5      	b.n	8007060 <_strtol_l.constprop.0+0x74>
 8007094:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8007098:	2f19      	cmp	r7, #25
 800709a:	d804      	bhi.n	80070a6 <_strtol_l.constprop.0+0xba>
 800709c:	3c57      	subs	r4, #87	; 0x57
 800709e:	e7df      	b.n	8007060 <_strtol_l.constprop.0+0x74>
 80070a0:	f04f 32ff 	mov.w	r2, #4294967295
 80070a4:	e7e8      	b.n	8007078 <_strtol_l.constprop.0+0x8c>
 80070a6:	1c53      	adds	r3, r2, #1
 80070a8:	d108      	bne.n	80070bc <_strtol_l.constprop.0+0xd0>
 80070aa:	2322      	movs	r3, #34	; 0x22
 80070ac:	4660      	mov	r0, ip
 80070ae:	f8ce 3000 	str.w	r3, [lr]
 80070b2:	f1b8 0f00 	cmp.w	r8, #0
 80070b6:	d0a6      	beq.n	8007006 <_strtol_l.constprop.0+0x1a>
 80070b8:	1e69      	subs	r1, r5, #1
 80070ba:	e006      	b.n	80070ca <_strtol_l.constprop.0+0xde>
 80070bc:	b106      	cbz	r6, 80070c0 <_strtol_l.constprop.0+0xd4>
 80070be:	4240      	negs	r0, r0
 80070c0:	f1b8 0f00 	cmp.w	r8, #0
 80070c4:	d09f      	beq.n	8007006 <_strtol_l.constprop.0+0x1a>
 80070c6:	2a00      	cmp	r2, #0
 80070c8:	d1f6      	bne.n	80070b8 <_strtol_l.constprop.0+0xcc>
 80070ca:	f8c8 1000 	str.w	r1, [r8]
 80070ce:	e79a      	b.n	8007006 <_strtol_l.constprop.0+0x1a>
 80070d0:	2430      	movs	r4, #48	; 0x30
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d1b5      	bne.n	8007042 <_strtol_l.constprop.0+0x56>
 80070d6:	2308      	movs	r3, #8
 80070d8:	e7b3      	b.n	8007042 <_strtol_l.constprop.0+0x56>
 80070da:	2c30      	cmp	r4, #48	; 0x30
 80070dc:	d0a9      	beq.n	8007032 <_strtol_l.constprop.0+0x46>
 80070de:	230a      	movs	r3, #10
 80070e0:	e7af      	b.n	8007042 <_strtol_l.constprop.0+0x56>
 80070e2:	bf00      	nop
 80070e4:	080085a9 	.word	0x080085a9

080070e8 <_strtol_r>:
 80070e8:	f7ff bf80 	b.w	8006fec <_strtol_l.constprop.0>

080070ec <__ssputs_r>:
 80070ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070f0:	461f      	mov	r7, r3
 80070f2:	688e      	ldr	r6, [r1, #8]
 80070f4:	4682      	mov	sl, r0
 80070f6:	42be      	cmp	r6, r7
 80070f8:	460c      	mov	r4, r1
 80070fa:	4690      	mov	r8, r2
 80070fc:	680b      	ldr	r3, [r1, #0]
 80070fe:	d82c      	bhi.n	800715a <__ssputs_r+0x6e>
 8007100:	898a      	ldrh	r2, [r1, #12]
 8007102:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007106:	d026      	beq.n	8007156 <__ssputs_r+0x6a>
 8007108:	6965      	ldr	r5, [r4, #20]
 800710a:	6909      	ldr	r1, [r1, #16]
 800710c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007110:	eba3 0901 	sub.w	r9, r3, r1
 8007114:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007118:	1c7b      	adds	r3, r7, #1
 800711a:	444b      	add	r3, r9
 800711c:	106d      	asrs	r5, r5, #1
 800711e:	429d      	cmp	r5, r3
 8007120:	bf38      	it	cc
 8007122:	461d      	movcc	r5, r3
 8007124:	0553      	lsls	r3, r2, #21
 8007126:	d527      	bpl.n	8007178 <__ssputs_r+0x8c>
 8007128:	4629      	mov	r1, r5
 800712a:	f7fe fc19 	bl	8005960 <_malloc_r>
 800712e:	4606      	mov	r6, r0
 8007130:	b360      	cbz	r0, 800718c <__ssputs_r+0xa0>
 8007132:	464a      	mov	r2, r9
 8007134:	6921      	ldr	r1, [r4, #16]
 8007136:	f000 fa17 	bl	8007568 <memcpy>
 800713a:	89a3      	ldrh	r3, [r4, #12]
 800713c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007140:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007144:	81a3      	strh	r3, [r4, #12]
 8007146:	6126      	str	r6, [r4, #16]
 8007148:	444e      	add	r6, r9
 800714a:	6026      	str	r6, [r4, #0]
 800714c:	463e      	mov	r6, r7
 800714e:	6165      	str	r5, [r4, #20]
 8007150:	eba5 0509 	sub.w	r5, r5, r9
 8007154:	60a5      	str	r5, [r4, #8]
 8007156:	42be      	cmp	r6, r7
 8007158:	d900      	bls.n	800715c <__ssputs_r+0x70>
 800715a:	463e      	mov	r6, r7
 800715c:	4632      	mov	r2, r6
 800715e:	4641      	mov	r1, r8
 8007160:	6820      	ldr	r0, [r4, #0]
 8007162:	f000 f9c5 	bl	80074f0 <memmove>
 8007166:	2000      	movs	r0, #0
 8007168:	68a3      	ldr	r3, [r4, #8]
 800716a:	1b9b      	subs	r3, r3, r6
 800716c:	60a3      	str	r3, [r4, #8]
 800716e:	6823      	ldr	r3, [r4, #0]
 8007170:	4433      	add	r3, r6
 8007172:	6023      	str	r3, [r4, #0]
 8007174:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007178:	462a      	mov	r2, r5
 800717a:	f000 fda6 	bl	8007cca <_realloc_r>
 800717e:	4606      	mov	r6, r0
 8007180:	2800      	cmp	r0, #0
 8007182:	d1e0      	bne.n	8007146 <__ssputs_r+0x5a>
 8007184:	4650      	mov	r0, sl
 8007186:	6921      	ldr	r1, [r4, #16]
 8007188:	f7fe fb7a 	bl	8005880 <_free_r>
 800718c:	230c      	movs	r3, #12
 800718e:	f8ca 3000 	str.w	r3, [sl]
 8007192:	89a3      	ldrh	r3, [r4, #12]
 8007194:	f04f 30ff 	mov.w	r0, #4294967295
 8007198:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800719c:	81a3      	strh	r3, [r4, #12]
 800719e:	e7e9      	b.n	8007174 <__ssputs_r+0x88>

080071a0 <_svfiprintf_r>:
 80071a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071a4:	4698      	mov	r8, r3
 80071a6:	898b      	ldrh	r3, [r1, #12]
 80071a8:	4607      	mov	r7, r0
 80071aa:	061b      	lsls	r3, r3, #24
 80071ac:	460d      	mov	r5, r1
 80071ae:	4614      	mov	r4, r2
 80071b0:	b09d      	sub	sp, #116	; 0x74
 80071b2:	d50e      	bpl.n	80071d2 <_svfiprintf_r+0x32>
 80071b4:	690b      	ldr	r3, [r1, #16]
 80071b6:	b963      	cbnz	r3, 80071d2 <_svfiprintf_r+0x32>
 80071b8:	2140      	movs	r1, #64	; 0x40
 80071ba:	f7fe fbd1 	bl	8005960 <_malloc_r>
 80071be:	6028      	str	r0, [r5, #0]
 80071c0:	6128      	str	r0, [r5, #16]
 80071c2:	b920      	cbnz	r0, 80071ce <_svfiprintf_r+0x2e>
 80071c4:	230c      	movs	r3, #12
 80071c6:	603b      	str	r3, [r7, #0]
 80071c8:	f04f 30ff 	mov.w	r0, #4294967295
 80071cc:	e0d0      	b.n	8007370 <_svfiprintf_r+0x1d0>
 80071ce:	2340      	movs	r3, #64	; 0x40
 80071d0:	616b      	str	r3, [r5, #20]
 80071d2:	2300      	movs	r3, #0
 80071d4:	9309      	str	r3, [sp, #36]	; 0x24
 80071d6:	2320      	movs	r3, #32
 80071d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80071dc:	2330      	movs	r3, #48	; 0x30
 80071de:	f04f 0901 	mov.w	r9, #1
 80071e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80071e6:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8007388 <_svfiprintf_r+0x1e8>
 80071ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80071ee:	4623      	mov	r3, r4
 80071f0:	469a      	mov	sl, r3
 80071f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071f6:	b10a      	cbz	r2, 80071fc <_svfiprintf_r+0x5c>
 80071f8:	2a25      	cmp	r2, #37	; 0x25
 80071fa:	d1f9      	bne.n	80071f0 <_svfiprintf_r+0x50>
 80071fc:	ebba 0b04 	subs.w	fp, sl, r4
 8007200:	d00b      	beq.n	800721a <_svfiprintf_r+0x7a>
 8007202:	465b      	mov	r3, fp
 8007204:	4622      	mov	r2, r4
 8007206:	4629      	mov	r1, r5
 8007208:	4638      	mov	r0, r7
 800720a:	f7ff ff6f 	bl	80070ec <__ssputs_r>
 800720e:	3001      	adds	r0, #1
 8007210:	f000 80a9 	beq.w	8007366 <_svfiprintf_r+0x1c6>
 8007214:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007216:	445a      	add	r2, fp
 8007218:	9209      	str	r2, [sp, #36]	; 0x24
 800721a:	f89a 3000 	ldrb.w	r3, [sl]
 800721e:	2b00      	cmp	r3, #0
 8007220:	f000 80a1 	beq.w	8007366 <_svfiprintf_r+0x1c6>
 8007224:	2300      	movs	r3, #0
 8007226:	f04f 32ff 	mov.w	r2, #4294967295
 800722a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800722e:	f10a 0a01 	add.w	sl, sl, #1
 8007232:	9304      	str	r3, [sp, #16]
 8007234:	9307      	str	r3, [sp, #28]
 8007236:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800723a:	931a      	str	r3, [sp, #104]	; 0x68
 800723c:	4654      	mov	r4, sl
 800723e:	2205      	movs	r2, #5
 8007240:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007244:	4850      	ldr	r0, [pc, #320]	; (8007388 <_svfiprintf_r+0x1e8>)
 8007246:	f7fd fc9b 	bl	8004b80 <memchr>
 800724a:	9a04      	ldr	r2, [sp, #16]
 800724c:	b9d8      	cbnz	r0, 8007286 <_svfiprintf_r+0xe6>
 800724e:	06d0      	lsls	r0, r2, #27
 8007250:	bf44      	itt	mi
 8007252:	2320      	movmi	r3, #32
 8007254:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007258:	0711      	lsls	r1, r2, #28
 800725a:	bf44      	itt	mi
 800725c:	232b      	movmi	r3, #43	; 0x2b
 800725e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007262:	f89a 3000 	ldrb.w	r3, [sl]
 8007266:	2b2a      	cmp	r3, #42	; 0x2a
 8007268:	d015      	beq.n	8007296 <_svfiprintf_r+0xf6>
 800726a:	4654      	mov	r4, sl
 800726c:	2000      	movs	r0, #0
 800726e:	f04f 0c0a 	mov.w	ip, #10
 8007272:	9a07      	ldr	r2, [sp, #28]
 8007274:	4621      	mov	r1, r4
 8007276:	f811 3b01 	ldrb.w	r3, [r1], #1
 800727a:	3b30      	subs	r3, #48	; 0x30
 800727c:	2b09      	cmp	r3, #9
 800727e:	d94d      	bls.n	800731c <_svfiprintf_r+0x17c>
 8007280:	b1b0      	cbz	r0, 80072b0 <_svfiprintf_r+0x110>
 8007282:	9207      	str	r2, [sp, #28]
 8007284:	e014      	b.n	80072b0 <_svfiprintf_r+0x110>
 8007286:	eba0 0308 	sub.w	r3, r0, r8
 800728a:	fa09 f303 	lsl.w	r3, r9, r3
 800728e:	4313      	orrs	r3, r2
 8007290:	46a2      	mov	sl, r4
 8007292:	9304      	str	r3, [sp, #16]
 8007294:	e7d2      	b.n	800723c <_svfiprintf_r+0x9c>
 8007296:	9b03      	ldr	r3, [sp, #12]
 8007298:	1d19      	adds	r1, r3, #4
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	9103      	str	r1, [sp, #12]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	bfbb      	ittet	lt
 80072a2:	425b      	neglt	r3, r3
 80072a4:	f042 0202 	orrlt.w	r2, r2, #2
 80072a8:	9307      	strge	r3, [sp, #28]
 80072aa:	9307      	strlt	r3, [sp, #28]
 80072ac:	bfb8      	it	lt
 80072ae:	9204      	strlt	r2, [sp, #16]
 80072b0:	7823      	ldrb	r3, [r4, #0]
 80072b2:	2b2e      	cmp	r3, #46	; 0x2e
 80072b4:	d10c      	bne.n	80072d0 <_svfiprintf_r+0x130>
 80072b6:	7863      	ldrb	r3, [r4, #1]
 80072b8:	2b2a      	cmp	r3, #42	; 0x2a
 80072ba:	d134      	bne.n	8007326 <_svfiprintf_r+0x186>
 80072bc:	9b03      	ldr	r3, [sp, #12]
 80072be:	3402      	adds	r4, #2
 80072c0:	1d1a      	adds	r2, r3, #4
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	9203      	str	r2, [sp, #12]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	bfb8      	it	lt
 80072ca:	f04f 33ff 	movlt.w	r3, #4294967295
 80072ce:	9305      	str	r3, [sp, #20]
 80072d0:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800738c <_svfiprintf_r+0x1ec>
 80072d4:	2203      	movs	r2, #3
 80072d6:	4650      	mov	r0, sl
 80072d8:	7821      	ldrb	r1, [r4, #0]
 80072da:	f7fd fc51 	bl	8004b80 <memchr>
 80072de:	b138      	cbz	r0, 80072f0 <_svfiprintf_r+0x150>
 80072e0:	2240      	movs	r2, #64	; 0x40
 80072e2:	9b04      	ldr	r3, [sp, #16]
 80072e4:	eba0 000a 	sub.w	r0, r0, sl
 80072e8:	4082      	lsls	r2, r0
 80072ea:	4313      	orrs	r3, r2
 80072ec:	3401      	adds	r4, #1
 80072ee:	9304      	str	r3, [sp, #16]
 80072f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072f4:	2206      	movs	r2, #6
 80072f6:	4826      	ldr	r0, [pc, #152]	; (8007390 <_svfiprintf_r+0x1f0>)
 80072f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80072fc:	f7fd fc40 	bl	8004b80 <memchr>
 8007300:	2800      	cmp	r0, #0
 8007302:	d038      	beq.n	8007376 <_svfiprintf_r+0x1d6>
 8007304:	4b23      	ldr	r3, [pc, #140]	; (8007394 <_svfiprintf_r+0x1f4>)
 8007306:	bb1b      	cbnz	r3, 8007350 <_svfiprintf_r+0x1b0>
 8007308:	9b03      	ldr	r3, [sp, #12]
 800730a:	3307      	adds	r3, #7
 800730c:	f023 0307 	bic.w	r3, r3, #7
 8007310:	3308      	adds	r3, #8
 8007312:	9303      	str	r3, [sp, #12]
 8007314:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007316:	4433      	add	r3, r6
 8007318:	9309      	str	r3, [sp, #36]	; 0x24
 800731a:	e768      	b.n	80071ee <_svfiprintf_r+0x4e>
 800731c:	460c      	mov	r4, r1
 800731e:	2001      	movs	r0, #1
 8007320:	fb0c 3202 	mla	r2, ip, r2, r3
 8007324:	e7a6      	b.n	8007274 <_svfiprintf_r+0xd4>
 8007326:	2300      	movs	r3, #0
 8007328:	f04f 0c0a 	mov.w	ip, #10
 800732c:	4619      	mov	r1, r3
 800732e:	3401      	adds	r4, #1
 8007330:	9305      	str	r3, [sp, #20]
 8007332:	4620      	mov	r0, r4
 8007334:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007338:	3a30      	subs	r2, #48	; 0x30
 800733a:	2a09      	cmp	r2, #9
 800733c:	d903      	bls.n	8007346 <_svfiprintf_r+0x1a6>
 800733e:	2b00      	cmp	r3, #0
 8007340:	d0c6      	beq.n	80072d0 <_svfiprintf_r+0x130>
 8007342:	9105      	str	r1, [sp, #20]
 8007344:	e7c4      	b.n	80072d0 <_svfiprintf_r+0x130>
 8007346:	4604      	mov	r4, r0
 8007348:	2301      	movs	r3, #1
 800734a:	fb0c 2101 	mla	r1, ip, r1, r2
 800734e:	e7f0      	b.n	8007332 <_svfiprintf_r+0x192>
 8007350:	ab03      	add	r3, sp, #12
 8007352:	9300      	str	r3, [sp, #0]
 8007354:	462a      	mov	r2, r5
 8007356:	4638      	mov	r0, r7
 8007358:	4b0f      	ldr	r3, [pc, #60]	; (8007398 <_svfiprintf_r+0x1f8>)
 800735a:	a904      	add	r1, sp, #16
 800735c:	f7fc fcae 	bl	8003cbc <_printf_float>
 8007360:	1c42      	adds	r2, r0, #1
 8007362:	4606      	mov	r6, r0
 8007364:	d1d6      	bne.n	8007314 <_svfiprintf_r+0x174>
 8007366:	89ab      	ldrh	r3, [r5, #12]
 8007368:	065b      	lsls	r3, r3, #25
 800736a:	f53f af2d 	bmi.w	80071c8 <_svfiprintf_r+0x28>
 800736e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007370:	b01d      	add	sp, #116	; 0x74
 8007372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007376:	ab03      	add	r3, sp, #12
 8007378:	9300      	str	r3, [sp, #0]
 800737a:	462a      	mov	r2, r5
 800737c:	4638      	mov	r0, r7
 800737e:	4b06      	ldr	r3, [pc, #24]	; (8007398 <_svfiprintf_r+0x1f8>)
 8007380:	a904      	add	r1, sp, #16
 8007382:	f7fc ff3b 	bl	80041fc <_printf_i>
 8007386:	e7eb      	b.n	8007360 <_svfiprintf_r+0x1c0>
 8007388:	080086a9 	.word	0x080086a9
 800738c:	080086af 	.word	0x080086af
 8007390:	080086b3 	.word	0x080086b3
 8007394:	08003cbd 	.word	0x08003cbd
 8007398:	080070ed 	.word	0x080070ed

0800739c <__sflush_r>:
 800739c:	898a      	ldrh	r2, [r1, #12]
 800739e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073a0:	4605      	mov	r5, r0
 80073a2:	0710      	lsls	r0, r2, #28
 80073a4:	460c      	mov	r4, r1
 80073a6:	d457      	bmi.n	8007458 <__sflush_r+0xbc>
 80073a8:	684b      	ldr	r3, [r1, #4]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	dc04      	bgt.n	80073b8 <__sflush_r+0x1c>
 80073ae:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	dc01      	bgt.n	80073b8 <__sflush_r+0x1c>
 80073b4:	2000      	movs	r0, #0
 80073b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80073ba:	2e00      	cmp	r6, #0
 80073bc:	d0fa      	beq.n	80073b4 <__sflush_r+0x18>
 80073be:	2300      	movs	r3, #0
 80073c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80073c4:	682f      	ldr	r7, [r5, #0]
 80073c6:	6a21      	ldr	r1, [r4, #32]
 80073c8:	602b      	str	r3, [r5, #0]
 80073ca:	d032      	beq.n	8007432 <__sflush_r+0x96>
 80073cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80073ce:	89a3      	ldrh	r3, [r4, #12]
 80073d0:	075a      	lsls	r2, r3, #29
 80073d2:	d505      	bpl.n	80073e0 <__sflush_r+0x44>
 80073d4:	6863      	ldr	r3, [r4, #4]
 80073d6:	1ac0      	subs	r0, r0, r3
 80073d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80073da:	b10b      	cbz	r3, 80073e0 <__sflush_r+0x44>
 80073dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80073de:	1ac0      	subs	r0, r0, r3
 80073e0:	2300      	movs	r3, #0
 80073e2:	4602      	mov	r2, r0
 80073e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80073e6:	4628      	mov	r0, r5
 80073e8:	6a21      	ldr	r1, [r4, #32]
 80073ea:	47b0      	blx	r6
 80073ec:	1c43      	adds	r3, r0, #1
 80073ee:	89a3      	ldrh	r3, [r4, #12]
 80073f0:	d106      	bne.n	8007400 <__sflush_r+0x64>
 80073f2:	6829      	ldr	r1, [r5, #0]
 80073f4:	291d      	cmp	r1, #29
 80073f6:	d82b      	bhi.n	8007450 <__sflush_r+0xb4>
 80073f8:	4a28      	ldr	r2, [pc, #160]	; (800749c <__sflush_r+0x100>)
 80073fa:	410a      	asrs	r2, r1
 80073fc:	07d6      	lsls	r6, r2, #31
 80073fe:	d427      	bmi.n	8007450 <__sflush_r+0xb4>
 8007400:	2200      	movs	r2, #0
 8007402:	6062      	str	r2, [r4, #4]
 8007404:	6922      	ldr	r2, [r4, #16]
 8007406:	04d9      	lsls	r1, r3, #19
 8007408:	6022      	str	r2, [r4, #0]
 800740a:	d504      	bpl.n	8007416 <__sflush_r+0x7a>
 800740c:	1c42      	adds	r2, r0, #1
 800740e:	d101      	bne.n	8007414 <__sflush_r+0x78>
 8007410:	682b      	ldr	r3, [r5, #0]
 8007412:	b903      	cbnz	r3, 8007416 <__sflush_r+0x7a>
 8007414:	6560      	str	r0, [r4, #84]	; 0x54
 8007416:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007418:	602f      	str	r7, [r5, #0]
 800741a:	2900      	cmp	r1, #0
 800741c:	d0ca      	beq.n	80073b4 <__sflush_r+0x18>
 800741e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007422:	4299      	cmp	r1, r3
 8007424:	d002      	beq.n	800742c <__sflush_r+0x90>
 8007426:	4628      	mov	r0, r5
 8007428:	f7fe fa2a 	bl	8005880 <_free_r>
 800742c:	2000      	movs	r0, #0
 800742e:	6360      	str	r0, [r4, #52]	; 0x34
 8007430:	e7c1      	b.n	80073b6 <__sflush_r+0x1a>
 8007432:	2301      	movs	r3, #1
 8007434:	4628      	mov	r0, r5
 8007436:	47b0      	blx	r6
 8007438:	1c41      	adds	r1, r0, #1
 800743a:	d1c8      	bne.n	80073ce <__sflush_r+0x32>
 800743c:	682b      	ldr	r3, [r5, #0]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d0c5      	beq.n	80073ce <__sflush_r+0x32>
 8007442:	2b1d      	cmp	r3, #29
 8007444:	d001      	beq.n	800744a <__sflush_r+0xae>
 8007446:	2b16      	cmp	r3, #22
 8007448:	d101      	bne.n	800744e <__sflush_r+0xb2>
 800744a:	602f      	str	r7, [r5, #0]
 800744c:	e7b2      	b.n	80073b4 <__sflush_r+0x18>
 800744e:	89a3      	ldrh	r3, [r4, #12]
 8007450:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007454:	81a3      	strh	r3, [r4, #12]
 8007456:	e7ae      	b.n	80073b6 <__sflush_r+0x1a>
 8007458:	690f      	ldr	r7, [r1, #16]
 800745a:	2f00      	cmp	r7, #0
 800745c:	d0aa      	beq.n	80073b4 <__sflush_r+0x18>
 800745e:	0793      	lsls	r3, r2, #30
 8007460:	bf18      	it	ne
 8007462:	2300      	movne	r3, #0
 8007464:	680e      	ldr	r6, [r1, #0]
 8007466:	bf08      	it	eq
 8007468:	694b      	ldreq	r3, [r1, #20]
 800746a:	1bf6      	subs	r6, r6, r7
 800746c:	600f      	str	r7, [r1, #0]
 800746e:	608b      	str	r3, [r1, #8]
 8007470:	2e00      	cmp	r6, #0
 8007472:	dd9f      	ble.n	80073b4 <__sflush_r+0x18>
 8007474:	4633      	mov	r3, r6
 8007476:	463a      	mov	r2, r7
 8007478:	4628      	mov	r0, r5
 800747a:	6a21      	ldr	r1, [r4, #32]
 800747c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007480:	47e0      	blx	ip
 8007482:	2800      	cmp	r0, #0
 8007484:	dc06      	bgt.n	8007494 <__sflush_r+0xf8>
 8007486:	89a3      	ldrh	r3, [r4, #12]
 8007488:	f04f 30ff 	mov.w	r0, #4294967295
 800748c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007490:	81a3      	strh	r3, [r4, #12]
 8007492:	e790      	b.n	80073b6 <__sflush_r+0x1a>
 8007494:	4407      	add	r7, r0
 8007496:	1a36      	subs	r6, r6, r0
 8007498:	e7ea      	b.n	8007470 <__sflush_r+0xd4>
 800749a:	bf00      	nop
 800749c:	dfbffffe 	.word	0xdfbffffe

080074a0 <_fflush_r>:
 80074a0:	b538      	push	{r3, r4, r5, lr}
 80074a2:	690b      	ldr	r3, [r1, #16]
 80074a4:	4605      	mov	r5, r0
 80074a6:	460c      	mov	r4, r1
 80074a8:	b913      	cbnz	r3, 80074b0 <_fflush_r+0x10>
 80074aa:	2500      	movs	r5, #0
 80074ac:	4628      	mov	r0, r5
 80074ae:	bd38      	pop	{r3, r4, r5, pc}
 80074b0:	b118      	cbz	r0, 80074ba <_fflush_r+0x1a>
 80074b2:	6a03      	ldr	r3, [r0, #32]
 80074b4:	b90b      	cbnz	r3, 80074ba <_fflush_r+0x1a>
 80074b6:	f7fd fa4b 	bl	8004950 <__sinit>
 80074ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d0f3      	beq.n	80074aa <_fflush_r+0xa>
 80074c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80074c4:	07d0      	lsls	r0, r2, #31
 80074c6:	d404      	bmi.n	80074d2 <_fflush_r+0x32>
 80074c8:	0599      	lsls	r1, r3, #22
 80074ca:	d402      	bmi.n	80074d2 <_fflush_r+0x32>
 80074cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80074ce:	f7fd fb55 	bl	8004b7c <__retarget_lock_acquire_recursive>
 80074d2:	4628      	mov	r0, r5
 80074d4:	4621      	mov	r1, r4
 80074d6:	f7ff ff61 	bl	800739c <__sflush_r>
 80074da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80074dc:	4605      	mov	r5, r0
 80074de:	07da      	lsls	r2, r3, #31
 80074e0:	d4e4      	bmi.n	80074ac <_fflush_r+0xc>
 80074e2:	89a3      	ldrh	r3, [r4, #12]
 80074e4:	059b      	lsls	r3, r3, #22
 80074e6:	d4e1      	bmi.n	80074ac <_fflush_r+0xc>
 80074e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80074ea:	f7fd fb48 	bl	8004b7e <__retarget_lock_release_recursive>
 80074ee:	e7dd      	b.n	80074ac <_fflush_r+0xc>

080074f0 <memmove>:
 80074f0:	4288      	cmp	r0, r1
 80074f2:	b510      	push	{r4, lr}
 80074f4:	eb01 0402 	add.w	r4, r1, r2
 80074f8:	d902      	bls.n	8007500 <memmove+0x10>
 80074fa:	4284      	cmp	r4, r0
 80074fc:	4623      	mov	r3, r4
 80074fe:	d807      	bhi.n	8007510 <memmove+0x20>
 8007500:	1e43      	subs	r3, r0, #1
 8007502:	42a1      	cmp	r1, r4
 8007504:	d008      	beq.n	8007518 <memmove+0x28>
 8007506:	f811 2b01 	ldrb.w	r2, [r1], #1
 800750a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800750e:	e7f8      	b.n	8007502 <memmove+0x12>
 8007510:	4601      	mov	r1, r0
 8007512:	4402      	add	r2, r0
 8007514:	428a      	cmp	r2, r1
 8007516:	d100      	bne.n	800751a <memmove+0x2a>
 8007518:	bd10      	pop	{r4, pc}
 800751a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800751e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007522:	e7f7      	b.n	8007514 <memmove+0x24>

08007524 <strncmp>:
 8007524:	b510      	push	{r4, lr}
 8007526:	b16a      	cbz	r2, 8007544 <strncmp+0x20>
 8007528:	3901      	subs	r1, #1
 800752a:	1884      	adds	r4, r0, r2
 800752c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007530:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007534:	429a      	cmp	r2, r3
 8007536:	d103      	bne.n	8007540 <strncmp+0x1c>
 8007538:	42a0      	cmp	r0, r4
 800753a:	d001      	beq.n	8007540 <strncmp+0x1c>
 800753c:	2a00      	cmp	r2, #0
 800753e:	d1f5      	bne.n	800752c <strncmp+0x8>
 8007540:	1ad0      	subs	r0, r2, r3
 8007542:	bd10      	pop	{r4, pc}
 8007544:	4610      	mov	r0, r2
 8007546:	e7fc      	b.n	8007542 <strncmp+0x1e>

08007548 <_sbrk_r>:
 8007548:	b538      	push	{r3, r4, r5, lr}
 800754a:	2300      	movs	r3, #0
 800754c:	4d05      	ldr	r5, [pc, #20]	; (8007564 <_sbrk_r+0x1c>)
 800754e:	4604      	mov	r4, r0
 8007550:	4608      	mov	r0, r1
 8007552:	602b      	str	r3, [r5, #0]
 8007554:	f7f9 ff94 	bl	8001480 <_sbrk>
 8007558:	1c43      	adds	r3, r0, #1
 800755a:	d102      	bne.n	8007562 <_sbrk_r+0x1a>
 800755c:	682b      	ldr	r3, [r5, #0]
 800755e:	b103      	cbz	r3, 8007562 <_sbrk_r+0x1a>
 8007560:	6023      	str	r3, [r4, #0]
 8007562:	bd38      	pop	{r3, r4, r5, pc}
 8007564:	200003bc 	.word	0x200003bc

08007568 <memcpy>:
 8007568:	440a      	add	r2, r1
 800756a:	4291      	cmp	r1, r2
 800756c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007570:	d100      	bne.n	8007574 <memcpy+0xc>
 8007572:	4770      	bx	lr
 8007574:	b510      	push	{r4, lr}
 8007576:	f811 4b01 	ldrb.w	r4, [r1], #1
 800757a:	4291      	cmp	r1, r2
 800757c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007580:	d1f9      	bne.n	8007576 <memcpy+0xe>
 8007582:	bd10      	pop	{r4, pc}

08007584 <nan>:
 8007584:	2000      	movs	r0, #0
 8007586:	4901      	ldr	r1, [pc, #4]	; (800758c <nan+0x8>)
 8007588:	4770      	bx	lr
 800758a:	bf00      	nop
 800758c:	7ff80000 	.word	0x7ff80000

08007590 <__assert_func>:
 8007590:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007592:	4614      	mov	r4, r2
 8007594:	461a      	mov	r2, r3
 8007596:	4b09      	ldr	r3, [pc, #36]	; (80075bc <__assert_func+0x2c>)
 8007598:	4605      	mov	r5, r0
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	68d8      	ldr	r0, [r3, #12]
 800759e:	b14c      	cbz	r4, 80075b4 <__assert_func+0x24>
 80075a0:	4b07      	ldr	r3, [pc, #28]	; (80075c0 <__assert_func+0x30>)
 80075a2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80075a6:	9100      	str	r1, [sp, #0]
 80075a8:	462b      	mov	r3, r5
 80075aa:	4906      	ldr	r1, [pc, #24]	; (80075c4 <__assert_func+0x34>)
 80075ac:	f000 fbca 	bl	8007d44 <fiprintf>
 80075b0:	f000 fbda 	bl	8007d68 <abort>
 80075b4:	4b04      	ldr	r3, [pc, #16]	; (80075c8 <__assert_func+0x38>)
 80075b6:	461c      	mov	r4, r3
 80075b8:	e7f3      	b.n	80075a2 <__assert_func+0x12>
 80075ba:	bf00      	nop
 80075bc:	20000064 	.word	0x20000064
 80075c0:	080086c2 	.word	0x080086c2
 80075c4:	080086cf 	.word	0x080086cf
 80075c8:	080086fd 	.word	0x080086fd

080075cc <_calloc_r>:
 80075cc:	b570      	push	{r4, r5, r6, lr}
 80075ce:	fba1 5402 	umull	r5, r4, r1, r2
 80075d2:	b934      	cbnz	r4, 80075e2 <_calloc_r+0x16>
 80075d4:	4629      	mov	r1, r5
 80075d6:	f7fe f9c3 	bl	8005960 <_malloc_r>
 80075da:	4606      	mov	r6, r0
 80075dc:	b928      	cbnz	r0, 80075ea <_calloc_r+0x1e>
 80075de:	4630      	mov	r0, r6
 80075e0:	bd70      	pop	{r4, r5, r6, pc}
 80075e2:	220c      	movs	r2, #12
 80075e4:	2600      	movs	r6, #0
 80075e6:	6002      	str	r2, [r0, #0]
 80075e8:	e7f9      	b.n	80075de <_calloc_r+0x12>
 80075ea:	462a      	mov	r2, r5
 80075ec:	4621      	mov	r1, r4
 80075ee:	f7fd fa48 	bl	8004a82 <memset>
 80075f2:	e7f4      	b.n	80075de <_calloc_r+0x12>

080075f4 <rshift>:
 80075f4:	6903      	ldr	r3, [r0, #16]
 80075f6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80075fa:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80075fe:	f100 0414 	add.w	r4, r0, #20
 8007602:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007606:	dd46      	ble.n	8007696 <rshift+0xa2>
 8007608:	f011 011f 	ands.w	r1, r1, #31
 800760c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007610:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007614:	d10c      	bne.n	8007630 <rshift+0x3c>
 8007616:	4629      	mov	r1, r5
 8007618:	f100 0710 	add.w	r7, r0, #16
 800761c:	42b1      	cmp	r1, r6
 800761e:	d335      	bcc.n	800768c <rshift+0x98>
 8007620:	1a9b      	subs	r3, r3, r2
 8007622:	009b      	lsls	r3, r3, #2
 8007624:	1eea      	subs	r2, r5, #3
 8007626:	4296      	cmp	r6, r2
 8007628:	bf38      	it	cc
 800762a:	2300      	movcc	r3, #0
 800762c:	4423      	add	r3, r4
 800762e:	e015      	b.n	800765c <rshift+0x68>
 8007630:	46a1      	mov	r9, r4
 8007632:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007636:	f1c1 0820 	rsb	r8, r1, #32
 800763a:	40cf      	lsrs	r7, r1
 800763c:	f105 0e04 	add.w	lr, r5, #4
 8007640:	4576      	cmp	r6, lr
 8007642:	46f4      	mov	ip, lr
 8007644:	d816      	bhi.n	8007674 <rshift+0x80>
 8007646:	1a9a      	subs	r2, r3, r2
 8007648:	0092      	lsls	r2, r2, #2
 800764a:	3a04      	subs	r2, #4
 800764c:	3501      	adds	r5, #1
 800764e:	42ae      	cmp	r6, r5
 8007650:	bf38      	it	cc
 8007652:	2200      	movcc	r2, #0
 8007654:	18a3      	adds	r3, r4, r2
 8007656:	50a7      	str	r7, [r4, r2]
 8007658:	b107      	cbz	r7, 800765c <rshift+0x68>
 800765a:	3304      	adds	r3, #4
 800765c:	42a3      	cmp	r3, r4
 800765e:	eba3 0204 	sub.w	r2, r3, r4
 8007662:	bf08      	it	eq
 8007664:	2300      	moveq	r3, #0
 8007666:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800766a:	6102      	str	r2, [r0, #16]
 800766c:	bf08      	it	eq
 800766e:	6143      	streq	r3, [r0, #20]
 8007670:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007674:	f8dc c000 	ldr.w	ip, [ip]
 8007678:	fa0c fc08 	lsl.w	ip, ip, r8
 800767c:	ea4c 0707 	orr.w	r7, ip, r7
 8007680:	f849 7b04 	str.w	r7, [r9], #4
 8007684:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007688:	40cf      	lsrs	r7, r1
 800768a:	e7d9      	b.n	8007640 <rshift+0x4c>
 800768c:	f851 cb04 	ldr.w	ip, [r1], #4
 8007690:	f847 cf04 	str.w	ip, [r7, #4]!
 8007694:	e7c2      	b.n	800761c <rshift+0x28>
 8007696:	4623      	mov	r3, r4
 8007698:	e7e0      	b.n	800765c <rshift+0x68>

0800769a <__hexdig_fun>:
 800769a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800769e:	2b09      	cmp	r3, #9
 80076a0:	d802      	bhi.n	80076a8 <__hexdig_fun+0xe>
 80076a2:	3820      	subs	r0, #32
 80076a4:	b2c0      	uxtb	r0, r0
 80076a6:	4770      	bx	lr
 80076a8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80076ac:	2b05      	cmp	r3, #5
 80076ae:	d801      	bhi.n	80076b4 <__hexdig_fun+0x1a>
 80076b0:	3847      	subs	r0, #71	; 0x47
 80076b2:	e7f7      	b.n	80076a4 <__hexdig_fun+0xa>
 80076b4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80076b8:	2b05      	cmp	r3, #5
 80076ba:	d801      	bhi.n	80076c0 <__hexdig_fun+0x26>
 80076bc:	3827      	subs	r0, #39	; 0x27
 80076be:	e7f1      	b.n	80076a4 <__hexdig_fun+0xa>
 80076c0:	2000      	movs	r0, #0
 80076c2:	4770      	bx	lr

080076c4 <__gethex>:
 80076c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076c8:	4681      	mov	r9, r0
 80076ca:	468a      	mov	sl, r1
 80076cc:	4617      	mov	r7, r2
 80076ce:	680a      	ldr	r2, [r1, #0]
 80076d0:	b085      	sub	sp, #20
 80076d2:	f102 0b02 	add.w	fp, r2, #2
 80076d6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80076da:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80076de:	9302      	str	r3, [sp, #8]
 80076e0:	32fe      	adds	r2, #254	; 0xfe
 80076e2:	eb02 030b 	add.w	r3, r2, fp
 80076e6:	46d8      	mov	r8, fp
 80076e8:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80076ec:	9301      	str	r3, [sp, #4]
 80076ee:	2830      	cmp	r0, #48	; 0x30
 80076f0:	d0f7      	beq.n	80076e2 <__gethex+0x1e>
 80076f2:	f7ff ffd2 	bl	800769a <__hexdig_fun>
 80076f6:	4604      	mov	r4, r0
 80076f8:	2800      	cmp	r0, #0
 80076fa:	d138      	bne.n	800776e <__gethex+0xaa>
 80076fc:	2201      	movs	r2, #1
 80076fe:	4640      	mov	r0, r8
 8007700:	49a7      	ldr	r1, [pc, #668]	; (80079a0 <__gethex+0x2dc>)
 8007702:	f7ff ff0f 	bl	8007524 <strncmp>
 8007706:	4606      	mov	r6, r0
 8007708:	2800      	cmp	r0, #0
 800770a:	d169      	bne.n	80077e0 <__gethex+0x11c>
 800770c:	f898 0001 	ldrb.w	r0, [r8, #1]
 8007710:	465d      	mov	r5, fp
 8007712:	f7ff ffc2 	bl	800769a <__hexdig_fun>
 8007716:	2800      	cmp	r0, #0
 8007718:	d064      	beq.n	80077e4 <__gethex+0x120>
 800771a:	465a      	mov	r2, fp
 800771c:	7810      	ldrb	r0, [r2, #0]
 800771e:	4690      	mov	r8, r2
 8007720:	2830      	cmp	r0, #48	; 0x30
 8007722:	f102 0201 	add.w	r2, r2, #1
 8007726:	d0f9      	beq.n	800771c <__gethex+0x58>
 8007728:	f7ff ffb7 	bl	800769a <__hexdig_fun>
 800772c:	2301      	movs	r3, #1
 800772e:	fab0 f480 	clz	r4, r0
 8007732:	465e      	mov	r6, fp
 8007734:	0964      	lsrs	r4, r4, #5
 8007736:	9301      	str	r3, [sp, #4]
 8007738:	4642      	mov	r2, r8
 800773a:	4615      	mov	r5, r2
 800773c:	7828      	ldrb	r0, [r5, #0]
 800773e:	3201      	adds	r2, #1
 8007740:	f7ff ffab 	bl	800769a <__hexdig_fun>
 8007744:	2800      	cmp	r0, #0
 8007746:	d1f8      	bne.n	800773a <__gethex+0x76>
 8007748:	2201      	movs	r2, #1
 800774a:	4628      	mov	r0, r5
 800774c:	4994      	ldr	r1, [pc, #592]	; (80079a0 <__gethex+0x2dc>)
 800774e:	f7ff fee9 	bl	8007524 <strncmp>
 8007752:	b978      	cbnz	r0, 8007774 <__gethex+0xb0>
 8007754:	b946      	cbnz	r6, 8007768 <__gethex+0xa4>
 8007756:	1c6e      	adds	r6, r5, #1
 8007758:	4632      	mov	r2, r6
 800775a:	4615      	mov	r5, r2
 800775c:	7828      	ldrb	r0, [r5, #0]
 800775e:	3201      	adds	r2, #1
 8007760:	f7ff ff9b 	bl	800769a <__hexdig_fun>
 8007764:	2800      	cmp	r0, #0
 8007766:	d1f8      	bne.n	800775a <__gethex+0x96>
 8007768:	1b73      	subs	r3, r6, r5
 800776a:	009e      	lsls	r6, r3, #2
 800776c:	e004      	b.n	8007778 <__gethex+0xb4>
 800776e:	2400      	movs	r4, #0
 8007770:	4626      	mov	r6, r4
 8007772:	e7e1      	b.n	8007738 <__gethex+0x74>
 8007774:	2e00      	cmp	r6, #0
 8007776:	d1f7      	bne.n	8007768 <__gethex+0xa4>
 8007778:	782b      	ldrb	r3, [r5, #0]
 800777a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800777e:	2b50      	cmp	r3, #80	; 0x50
 8007780:	d13d      	bne.n	80077fe <__gethex+0x13a>
 8007782:	786b      	ldrb	r3, [r5, #1]
 8007784:	2b2b      	cmp	r3, #43	; 0x2b
 8007786:	d02f      	beq.n	80077e8 <__gethex+0x124>
 8007788:	2b2d      	cmp	r3, #45	; 0x2d
 800778a:	d031      	beq.n	80077f0 <__gethex+0x12c>
 800778c:	f04f 0b00 	mov.w	fp, #0
 8007790:	1c69      	adds	r1, r5, #1
 8007792:	7808      	ldrb	r0, [r1, #0]
 8007794:	f7ff ff81 	bl	800769a <__hexdig_fun>
 8007798:	1e42      	subs	r2, r0, #1
 800779a:	b2d2      	uxtb	r2, r2
 800779c:	2a18      	cmp	r2, #24
 800779e:	d82e      	bhi.n	80077fe <__gethex+0x13a>
 80077a0:	f1a0 0210 	sub.w	r2, r0, #16
 80077a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80077a8:	f7ff ff77 	bl	800769a <__hexdig_fun>
 80077ac:	f100 3cff 	add.w	ip, r0, #4294967295
 80077b0:	fa5f fc8c 	uxtb.w	ip, ip
 80077b4:	f1bc 0f18 	cmp.w	ip, #24
 80077b8:	d91d      	bls.n	80077f6 <__gethex+0x132>
 80077ba:	f1bb 0f00 	cmp.w	fp, #0
 80077be:	d000      	beq.n	80077c2 <__gethex+0xfe>
 80077c0:	4252      	negs	r2, r2
 80077c2:	4416      	add	r6, r2
 80077c4:	f8ca 1000 	str.w	r1, [sl]
 80077c8:	b1dc      	cbz	r4, 8007802 <__gethex+0x13e>
 80077ca:	9b01      	ldr	r3, [sp, #4]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	bf14      	ite	ne
 80077d0:	f04f 0800 	movne.w	r8, #0
 80077d4:	f04f 0806 	moveq.w	r8, #6
 80077d8:	4640      	mov	r0, r8
 80077da:	b005      	add	sp, #20
 80077dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077e0:	4645      	mov	r5, r8
 80077e2:	4626      	mov	r6, r4
 80077e4:	2401      	movs	r4, #1
 80077e6:	e7c7      	b.n	8007778 <__gethex+0xb4>
 80077e8:	f04f 0b00 	mov.w	fp, #0
 80077ec:	1ca9      	adds	r1, r5, #2
 80077ee:	e7d0      	b.n	8007792 <__gethex+0xce>
 80077f0:	f04f 0b01 	mov.w	fp, #1
 80077f4:	e7fa      	b.n	80077ec <__gethex+0x128>
 80077f6:	230a      	movs	r3, #10
 80077f8:	fb03 0002 	mla	r0, r3, r2, r0
 80077fc:	e7d0      	b.n	80077a0 <__gethex+0xdc>
 80077fe:	4629      	mov	r1, r5
 8007800:	e7e0      	b.n	80077c4 <__gethex+0x100>
 8007802:	4621      	mov	r1, r4
 8007804:	eba5 0308 	sub.w	r3, r5, r8
 8007808:	3b01      	subs	r3, #1
 800780a:	2b07      	cmp	r3, #7
 800780c:	dc0a      	bgt.n	8007824 <__gethex+0x160>
 800780e:	4648      	mov	r0, r9
 8007810:	f7fe f932 	bl	8005a78 <_Balloc>
 8007814:	4604      	mov	r4, r0
 8007816:	b940      	cbnz	r0, 800782a <__gethex+0x166>
 8007818:	4602      	mov	r2, r0
 800781a:	21e4      	movs	r1, #228	; 0xe4
 800781c:	4b61      	ldr	r3, [pc, #388]	; (80079a4 <__gethex+0x2e0>)
 800781e:	4862      	ldr	r0, [pc, #392]	; (80079a8 <__gethex+0x2e4>)
 8007820:	f7ff feb6 	bl	8007590 <__assert_func>
 8007824:	3101      	adds	r1, #1
 8007826:	105b      	asrs	r3, r3, #1
 8007828:	e7ef      	b.n	800780a <__gethex+0x146>
 800782a:	2300      	movs	r3, #0
 800782c:	469b      	mov	fp, r3
 800782e:	f100 0a14 	add.w	sl, r0, #20
 8007832:	f8cd a004 	str.w	sl, [sp, #4]
 8007836:	45a8      	cmp	r8, r5
 8007838:	d344      	bcc.n	80078c4 <__gethex+0x200>
 800783a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800783e:	4658      	mov	r0, fp
 8007840:	f848 bb04 	str.w	fp, [r8], #4
 8007844:	eba8 080a 	sub.w	r8, r8, sl
 8007848:	ea4f 02a8 	mov.w	r2, r8, asr #2
 800784c:	6122      	str	r2, [r4, #16]
 800784e:	ea4f 1842 	mov.w	r8, r2, lsl #5
 8007852:	f7fe fa03 	bl	8005c5c <__hi0bits>
 8007856:	683d      	ldr	r5, [r7, #0]
 8007858:	eba8 0800 	sub.w	r8, r8, r0
 800785c:	45a8      	cmp	r8, r5
 800785e:	dd59      	ble.n	8007914 <__gethex+0x250>
 8007860:	eba8 0805 	sub.w	r8, r8, r5
 8007864:	4641      	mov	r1, r8
 8007866:	4620      	mov	r0, r4
 8007868:	f7fe fd81 	bl	800636e <__any_on>
 800786c:	4683      	mov	fp, r0
 800786e:	b1b8      	cbz	r0, 80078a0 <__gethex+0x1dc>
 8007870:	f04f 0b01 	mov.w	fp, #1
 8007874:	f108 33ff 	add.w	r3, r8, #4294967295
 8007878:	1159      	asrs	r1, r3, #5
 800787a:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800787e:	f003 021f 	and.w	r2, r3, #31
 8007882:	fa0b f202 	lsl.w	r2, fp, r2
 8007886:	420a      	tst	r2, r1
 8007888:	d00a      	beq.n	80078a0 <__gethex+0x1dc>
 800788a:	455b      	cmp	r3, fp
 800788c:	dd06      	ble.n	800789c <__gethex+0x1d8>
 800788e:	4620      	mov	r0, r4
 8007890:	f1a8 0102 	sub.w	r1, r8, #2
 8007894:	f7fe fd6b 	bl	800636e <__any_on>
 8007898:	2800      	cmp	r0, #0
 800789a:	d138      	bne.n	800790e <__gethex+0x24a>
 800789c:	f04f 0b02 	mov.w	fp, #2
 80078a0:	4641      	mov	r1, r8
 80078a2:	4620      	mov	r0, r4
 80078a4:	f7ff fea6 	bl	80075f4 <rshift>
 80078a8:	4446      	add	r6, r8
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	42b3      	cmp	r3, r6
 80078ae:	da41      	bge.n	8007934 <__gethex+0x270>
 80078b0:	4621      	mov	r1, r4
 80078b2:	4648      	mov	r0, r9
 80078b4:	f7fe f920 	bl	8005af8 <_Bfree>
 80078b8:	2300      	movs	r3, #0
 80078ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80078bc:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 80078c0:	6013      	str	r3, [r2, #0]
 80078c2:	e789      	b.n	80077d8 <__gethex+0x114>
 80078c4:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 80078c8:	2a2e      	cmp	r2, #46	; 0x2e
 80078ca:	d014      	beq.n	80078f6 <__gethex+0x232>
 80078cc:	2b20      	cmp	r3, #32
 80078ce:	d106      	bne.n	80078de <__gethex+0x21a>
 80078d0:	9b01      	ldr	r3, [sp, #4]
 80078d2:	f843 bb04 	str.w	fp, [r3], #4
 80078d6:	f04f 0b00 	mov.w	fp, #0
 80078da:	9301      	str	r3, [sp, #4]
 80078dc:	465b      	mov	r3, fp
 80078de:	7828      	ldrb	r0, [r5, #0]
 80078e0:	9303      	str	r3, [sp, #12]
 80078e2:	f7ff feda 	bl	800769a <__hexdig_fun>
 80078e6:	9b03      	ldr	r3, [sp, #12]
 80078e8:	f000 000f 	and.w	r0, r0, #15
 80078ec:	4098      	lsls	r0, r3
 80078ee:	ea4b 0b00 	orr.w	fp, fp, r0
 80078f2:	3304      	adds	r3, #4
 80078f4:	e79f      	b.n	8007836 <__gethex+0x172>
 80078f6:	45a8      	cmp	r8, r5
 80078f8:	d8e8      	bhi.n	80078cc <__gethex+0x208>
 80078fa:	2201      	movs	r2, #1
 80078fc:	4628      	mov	r0, r5
 80078fe:	4928      	ldr	r1, [pc, #160]	; (80079a0 <__gethex+0x2dc>)
 8007900:	9303      	str	r3, [sp, #12]
 8007902:	f7ff fe0f 	bl	8007524 <strncmp>
 8007906:	9b03      	ldr	r3, [sp, #12]
 8007908:	2800      	cmp	r0, #0
 800790a:	d1df      	bne.n	80078cc <__gethex+0x208>
 800790c:	e793      	b.n	8007836 <__gethex+0x172>
 800790e:	f04f 0b03 	mov.w	fp, #3
 8007912:	e7c5      	b.n	80078a0 <__gethex+0x1dc>
 8007914:	da0b      	bge.n	800792e <__gethex+0x26a>
 8007916:	eba5 0808 	sub.w	r8, r5, r8
 800791a:	4621      	mov	r1, r4
 800791c:	4642      	mov	r2, r8
 800791e:	4648      	mov	r0, r9
 8007920:	f7fe fb02 	bl	8005f28 <__lshift>
 8007924:	4604      	mov	r4, r0
 8007926:	eba6 0608 	sub.w	r6, r6, r8
 800792a:	f100 0a14 	add.w	sl, r0, #20
 800792e:	f04f 0b00 	mov.w	fp, #0
 8007932:	e7ba      	b.n	80078aa <__gethex+0x1e6>
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	42b3      	cmp	r3, r6
 8007938:	dd74      	ble.n	8007a24 <__gethex+0x360>
 800793a:	1b9e      	subs	r6, r3, r6
 800793c:	42b5      	cmp	r5, r6
 800793e:	dc35      	bgt.n	80079ac <__gethex+0x2e8>
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	2b02      	cmp	r3, #2
 8007944:	d023      	beq.n	800798e <__gethex+0x2ca>
 8007946:	2b03      	cmp	r3, #3
 8007948:	d025      	beq.n	8007996 <__gethex+0x2d2>
 800794a:	2b01      	cmp	r3, #1
 800794c:	d115      	bne.n	800797a <__gethex+0x2b6>
 800794e:	42b5      	cmp	r5, r6
 8007950:	d113      	bne.n	800797a <__gethex+0x2b6>
 8007952:	2d01      	cmp	r5, #1
 8007954:	d10b      	bne.n	800796e <__gethex+0x2aa>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	9a02      	ldr	r2, [sp, #8]
 800795a:	f04f 0862 	mov.w	r8, #98	; 0x62
 800795e:	6013      	str	r3, [r2, #0]
 8007960:	2301      	movs	r3, #1
 8007962:	6123      	str	r3, [r4, #16]
 8007964:	f8ca 3000 	str.w	r3, [sl]
 8007968:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800796a:	601c      	str	r4, [r3, #0]
 800796c:	e734      	b.n	80077d8 <__gethex+0x114>
 800796e:	4620      	mov	r0, r4
 8007970:	1e69      	subs	r1, r5, #1
 8007972:	f7fe fcfc 	bl	800636e <__any_on>
 8007976:	2800      	cmp	r0, #0
 8007978:	d1ed      	bne.n	8007956 <__gethex+0x292>
 800797a:	4621      	mov	r1, r4
 800797c:	4648      	mov	r0, r9
 800797e:	f7fe f8bb 	bl	8005af8 <_Bfree>
 8007982:	2300      	movs	r3, #0
 8007984:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007986:	f04f 0850 	mov.w	r8, #80	; 0x50
 800798a:	6013      	str	r3, [r2, #0]
 800798c:	e724      	b.n	80077d8 <__gethex+0x114>
 800798e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007990:	2b00      	cmp	r3, #0
 8007992:	d1f2      	bne.n	800797a <__gethex+0x2b6>
 8007994:	e7df      	b.n	8007956 <__gethex+0x292>
 8007996:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007998:	2b00      	cmp	r3, #0
 800799a:	d1dc      	bne.n	8007956 <__gethex+0x292>
 800799c:	e7ed      	b.n	800797a <__gethex+0x2b6>
 800799e:	bf00      	nop
 80079a0:	08008554 	.word	0x08008554
 80079a4:	080083eb 	.word	0x080083eb
 80079a8:	080086fe 	.word	0x080086fe
 80079ac:	f106 38ff 	add.w	r8, r6, #4294967295
 80079b0:	f1bb 0f00 	cmp.w	fp, #0
 80079b4:	d133      	bne.n	8007a1e <__gethex+0x35a>
 80079b6:	f1b8 0f00 	cmp.w	r8, #0
 80079ba:	d004      	beq.n	80079c6 <__gethex+0x302>
 80079bc:	4641      	mov	r1, r8
 80079be:	4620      	mov	r0, r4
 80079c0:	f7fe fcd5 	bl	800636e <__any_on>
 80079c4:	4683      	mov	fp, r0
 80079c6:	2301      	movs	r3, #1
 80079c8:	ea4f 1268 	mov.w	r2, r8, asr #5
 80079cc:	f008 081f 	and.w	r8, r8, #31
 80079d0:	fa03 f308 	lsl.w	r3, r3, r8
 80079d4:	f04f 0802 	mov.w	r8, #2
 80079d8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80079dc:	4631      	mov	r1, r6
 80079de:	4213      	tst	r3, r2
 80079e0:	4620      	mov	r0, r4
 80079e2:	bf18      	it	ne
 80079e4:	f04b 0b02 	orrne.w	fp, fp, #2
 80079e8:	1bad      	subs	r5, r5, r6
 80079ea:	f7ff fe03 	bl	80075f4 <rshift>
 80079ee:	687e      	ldr	r6, [r7, #4]
 80079f0:	f1bb 0f00 	cmp.w	fp, #0
 80079f4:	d04a      	beq.n	8007a8c <__gethex+0x3c8>
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	2b02      	cmp	r3, #2
 80079fa:	d016      	beq.n	8007a2a <__gethex+0x366>
 80079fc:	2b03      	cmp	r3, #3
 80079fe:	d018      	beq.n	8007a32 <__gethex+0x36e>
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d109      	bne.n	8007a18 <__gethex+0x354>
 8007a04:	f01b 0f02 	tst.w	fp, #2
 8007a08:	d006      	beq.n	8007a18 <__gethex+0x354>
 8007a0a:	f8da 3000 	ldr.w	r3, [sl]
 8007a0e:	ea4b 0b03 	orr.w	fp, fp, r3
 8007a12:	f01b 0f01 	tst.w	fp, #1
 8007a16:	d10f      	bne.n	8007a38 <__gethex+0x374>
 8007a18:	f048 0810 	orr.w	r8, r8, #16
 8007a1c:	e036      	b.n	8007a8c <__gethex+0x3c8>
 8007a1e:	f04f 0b01 	mov.w	fp, #1
 8007a22:	e7d0      	b.n	80079c6 <__gethex+0x302>
 8007a24:	f04f 0801 	mov.w	r8, #1
 8007a28:	e7e2      	b.n	80079f0 <__gethex+0x32c>
 8007a2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a2c:	f1c3 0301 	rsb	r3, r3, #1
 8007a30:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d0ef      	beq.n	8007a18 <__gethex+0x354>
 8007a38:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007a3c:	f104 0214 	add.w	r2, r4, #20
 8007a40:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8007a44:	9301      	str	r3, [sp, #4]
 8007a46:	2300      	movs	r3, #0
 8007a48:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8007a4c:	4694      	mov	ip, r2
 8007a4e:	f852 1b04 	ldr.w	r1, [r2], #4
 8007a52:	f1b1 3fff 	cmp.w	r1, #4294967295
 8007a56:	d01e      	beq.n	8007a96 <__gethex+0x3d2>
 8007a58:	3101      	adds	r1, #1
 8007a5a:	f8cc 1000 	str.w	r1, [ip]
 8007a5e:	f1b8 0f02 	cmp.w	r8, #2
 8007a62:	f104 0214 	add.w	r2, r4, #20
 8007a66:	d13d      	bne.n	8007ae4 <__gethex+0x420>
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	3b01      	subs	r3, #1
 8007a6c:	42ab      	cmp	r3, r5
 8007a6e:	d10b      	bne.n	8007a88 <__gethex+0x3c4>
 8007a70:	2301      	movs	r3, #1
 8007a72:	1169      	asrs	r1, r5, #5
 8007a74:	f005 051f 	and.w	r5, r5, #31
 8007a78:	fa03 f505 	lsl.w	r5, r3, r5
 8007a7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007a80:	421d      	tst	r5, r3
 8007a82:	bf18      	it	ne
 8007a84:	f04f 0801 	movne.w	r8, #1
 8007a88:	f048 0820 	orr.w	r8, r8, #32
 8007a8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a8e:	601c      	str	r4, [r3, #0]
 8007a90:	9b02      	ldr	r3, [sp, #8]
 8007a92:	601e      	str	r6, [r3, #0]
 8007a94:	e6a0      	b.n	80077d8 <__gethex+0x114>
 8007a96:	4290      	cmp	r0, r2
 8007a98:	f842 3c04 	str.w	r3, [r2, #-4]
 8007a9c:	d8d6      	bhi.n	8007a4c <__gethex+0x388>
 8007a9e:	68a2      	ldr	r2, [r4, #8]
 8007aa0:	4593      	cmp	fp, r2
 8007aa2:	db17      	blt.n	8007ad4 <__gethex+0x410>
 8007aa4:	6861      	ldr	r1, [r4, #4]
 8007aa6:	4648      	mov	r0, r9
 8007aa8:	3101      	adds	r1, #1
 8007aaa:	f7fd ffe5 	bl	8005a78 <_Balloc>
 8007aae:	4682      	mov	sl, r0
 8007ab0:	b918      	cbnz	r0, 8007aba <__gethex+0x3f6>
 8007ab2:	4602      	mov	r2, r0
 8007ab4:	2184      	movs	r1, #132	; 0x84
 8007ab6:	4b1a      	ldr	r3, [pc, #104]	; (8007b20 <__gethex+0x45c>)
 8007ab8:	e6b1      	b.n	800781e <__gethex+0x15a>
 8007aba:	6922      	ldr	r2, [r4, #16]
 8007abc:	f104 010c 	add.w	r1, r4, #12
 8007ac0:	3202      	adds	r2, #2
 8007ac2:	0092      	lsls	r2, r2, #2
 8007ac4:	300c      	adds	r0, #12
 8007ac6:	f7ff fd4f 	bl	8007568 <memcpy>
 8007aca:	4621      	mov	r1, r4
 8007acc:	4648      	mov	r0, r9
 8007ace:	f7fe f813 	bl	8005af8 <_Bfree>
 8007ad2:	4654      	mov	r4, sl
 8007ad4:	6922      	ldr	r2, [r4, #16]
 8007ad6:	1c51      	adds	r1, r2, #1
 8007ad8:	6121      	str	r1, [r4, #16]
 8007ada:	2101      	movs	r1, #1
 8007adc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007ae0:	6151      	str	r1, [r2, #20]
 8007ae2:	e7bc      	b.n	8007a5e <__gethex+0x39a>
 8007ae4:	6921      	ldr	r1, [r4, #16]
 8007ae6:	4559      	cmp	r1, fp
 8007ae8:	dd0b      	ble.n	8007b02 <__gethex+0x43e>
 8007aea:	2101      	movs	r1, #1
 8007aec:	4620      	mov	r0, r4
 8007aee:	f7ff fd81 	bl	80075f4 <rshift>
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	3601      	adds	r6, #1
 8007af6:	42b3      	cmp	r3, r6
 8007af8:	f6ff aeda 	blt.w	80078b0 <__gethex+0x1ec>
 8007afc:	f04f 0801 	mov.w	r8, #1
 8007b00:	e7c2      	b.n	8007a88 <__gethex+0x3c4>
 8007b02:	f015 051f 	ands.w	r5, r5, #31
 8007b06:	d0f9      	beq.n	8007afc <__gethex+0x438>
 8007b08:	9b01      	ldr	r3, [sp, #4]
 8007b0a:	f1c5 0520 	rsb	r5, r5, #32
 8007b0e:	441a      	add	r2, r3
 8007b10:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8007b14:	f7fe f8a2 	bl	8005c5c <__hi0bits>
 8007b18:	42a8      	cmp	r0, r5
 8007b1a:	dbe6      	blt.n	8007aea <__gethex+0x426>
 8007b1c:	e7ee      	b.n	8007afc <__gethex+0x438>
 8007b1e:	bf00      	nop
 8007b20:	080083eb 	.word	0x080083eb

08007b24 <L_shift>:
 8007b24:	f1c2 0208 	rsb	r2, r2, #8
 8007b28:	0092      	lsls	r2, r2, #2
 8007b2a:	b570      	push	{r4, r5, r6, lr}
 8007b2c:	f1c2 0620 	rsb	r6, r2, #32
 8007b30:	6843      	ldr	r3, [r0, #4]
 8007b32:	6804      	ldr	r4, [r0, #0]
 8007b34:	fa03 f506 	lsl.w	r5, r3, r6
 8007b38:	432c      	orrs	r4, r5
 8007b3a:	40d3      	lsrs	r3, r2
 8007b3c:	6004      	str	r4, [r0, #0]
 8007b3e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007b42:	4288      	cmp	r0, r1
 8007b44:	d3f4      	bcc.n	8007b30 <L_shift+0xc>
 8007b46:	bd70      	pop	{r4, r5, r6, pc}

08007b48 <__match>:
 8007b48:	b530      	push	{r4, r5, lr}
 8007b4a:	6803      	ldr	r3, [r0, #0]
 8007b4c:	3301      	adds	r3, #1
 8007b4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b52:	b914      	cbnz	r4, 8007b5a <__match+0x12>
 8007b54:	6003      	str	r3, [r0, #0]
 8007b56:	2001      	movs	r0, #1
 8007b58:	bd30      	pop	{r4, r5, pc}
 8007b5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b5e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007b62:	2d19      	cmp	r5, #25
 8007b64:	bf98      	it	ls
 8007b66:	3220      	addls	r2, #32
 8007b68:	42a2      	cmp	r2, r4
 8007b6a:	d0f0      	beq.n	8007b4e <__match+0x6>
 8007b6c:	2000      	movs	r0, #0
 8007b6e:	e7f3      	b.n	8007b58 <__match+0x10>

08007b70 <__hexnan>:
 8007b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b74:	2500      	movs	r5, #0
 8007b76:	680b      	ldr	r3, [r1, #0]
 8007b78:	4682      	mov	sl, r0
 8007b7a:	115e      	asrs	r6, r3, #5
 8007b7c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007b80:	f013 031f 	ands.w	r3, r3, #31
 8007b84:	bf18      	it	ne
 8007b86:	3604      	addne	r6, #4
 8007b88:	1f37      	subs	r7, r6, #4
 8007b8a:	4690      	mov	r8, r2
 8007b8c:	46b9      	mov	r9, r7
 8007b8e:	463c      	mov	r4, r7
 8007b90:	46ab      	mov	fp, r5
 8007b92:	b087      	sub	sp, #28
 8007b94:	6801      	ldr	r1, [r0, #0]
 8007b96:	9301      	str	r3, [sp, #4]
 8007b98:	f846 5c04 	str.w	r5, [r6, #-4]
 8007b9c:	9502      	str	r5, [sp, #8]
 8007b9e:	784a      	ldrb	r2, [r1, #1]
 8007ba0:	1c4b      	adds	r3, r1, #1
 8007ba2:	9303      	str	r3, [sp, #12]
 8007ba4:	b342      	cbz	r2, 8007bf8 <__hexnan+0x88>
 8007ba6:	4610      	mov	r0, r2
 8007ba8:	9105      	str	r1, [sp, #20]
 8007baa:	9204      	str	r2, [sp, #16]
 8007bac:	f7ff fd75 	bl	800769a <__hexdig_fun>
 8007bb0:	2800      	cmp	r0, #0
 8007bb2:	d14f      	bne.n	8007c54 <__hexnan+0xe4>
 8007bb4:	9a04      	ldr	r2, [sp, #16]
 8007bb6:	9905      	ldr	r1, [sp, #20]
 8007bb8:	2a20      	cmp	r2, #32
 8007bba:	d818      	bhi.n	8007bee <__hexnan+0x7e>
 8007bbc:	9b02      	ldr	r3, [sp, #8]
 8007bbe:	459b      	cmp	fp, r3
 8007bc0:	dd13      	ble.n	8007bea <__hexnan+0x7a>
 8007bc2:	454c      	cmp	r4, r9
 8007bc4:	d206      	bcs.n	8007bd4 <__hexnan+0x64>
 8007bc6:	2d07      	cmp	r5, #7
 8007bc8:	dc04      	bgt.n	8007bd4 <__hexnan+0x64>
 8007bca:	462a      	mov	r2, r5
 8007bcc:	4649      	mov	r1, r9
 8007bce:	4620      	mov	r0, r4
 8007bd0:	f7ff ffa8 	bl	8007b24 <L_shift>
 8007bd4:	4544      	cmp	r4, r8
 8007bd6:	d950      	bls.n	8007c7a <__hexnan+0x10a>
 8007bd8:	2300      	movs	r3, #0
 8007bda:	f1a4 0904 	sub.w	r9, r4, #4
 8007bde:	f844 3c04 	str.w	r3, [r4, #-4]
 8007be2:	461d      	mov	r5, r3
 8007be4:	464c      	mov	r4, r9
 8007be6:	f8cd b008 	str.w	fp, [sp, #8]
 8007bea:	9903      	ldr	r1, [sp, #12]
 8007bec:	e7d7      	b.n	8007b9e <__hexnan+0x2e>
 8007bee:	2a29      	cmp	r2, #41	; 0x29
 8007bf0:	d155      	bne.n	8007c9e <__hexnan+0x12e>
 8007bf2:	3102      	adds	r1, #2
 8007bf4:	f8ca 1000 	str.w	r1, [sl]
 8007bf8:	f1bb 0f00 	cmp.w	fp, #0
 8007bfc:	d04f      	beq.n	8007c9e <__hexnan+0x12e>
 8007bfe:	454c      	cmp	r4, r9
 8007c00:	d206      	bcs.n	8007c10 <__hexnan+0xa0>
 8007c02:	2d07      	cmp	r5, #7
 8007c04:	dc04      	bgt.n	8007c10 <__hexnan+0xa0>
 8007c06:	462a      	mov	r2, r5
 8007c08:	4649      	mov	r1, r9
 8007c0a:	4620      	mov	r0, r4
 8007c0c:	f7ff ff8a 	bl	8007b24 <L_shift>
 8007c10:	4544      	cmp	r4, r8
 8007c12:	d934      	bls.n	8007c7e <__hexnan+0x10e>
 8007c14:	4623      	mov	r3, r4
 8007c16:	f1a8 0204 	sub.w	r2, r8, #4
 8007c1a:	f853 1b04 	ldr.w	r1, [r3], #4
 8007c1e:	429f      	cmp	r7, r3
 8007c20:	f842 1f04 	str.w	r1, [r2, #4]!
 8007c24:	d2f9      	bcs.n	8007c1a <__hexnan+0xaa>
 8007c26:	1b3b      	subs	r3, r7, r4
 8007c28:	f023 0303 	bic.w	r3, r3, #3
 8007c2c:	3304      	adds	r3, #4
 8007c2e:	3e03      	subs	r6, #3
 8007c30:	3401      	adds	r4, #1
 8007c32:	42a6      	cmp	r6, r4
 8007c34:	bf38      	it	cc
 8007c36:	2304      	movcc	r3, #4
 8007c38:	2200      	movs	r2, #0
 8007c3a:	4443      	add	r3, r8
 8007c3c:	f843 2b04 	str.w	r2, [r3], #4
 8007c40:	429f      	cmp	r7, r3
 8007c42:	d2fb      	bcs.n	8007c3c <__hexnan+0xcc>
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	b91b      	cbnz	r3, 8007c50 <__hexnan+0xe0>
 8007c48:	4547      	cmp	r7, r8
 8007c4a:	d126      	bne.n	8007c9a <__hexnan+0x12a>
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	603b      	str	r3, [r7, #0]
 8007c50:	2005      	movs	r0, #5
 8007c52:	e025      	b.n	8007ca0 <__hexnan+0x130>
 8007c54:	3501      	adds	r5, #1
 8007c56:	2d08      	cmp	r5, #8
 8007c58:	f10b 0b01 	add.w	fp, fp, #1
 8007c5c:	dd06      	ble.n	8007c6c <__hexnan+0xfc>
 8007c5e:	4544      	cmp	r4, r8
 8007c60:	d9c3      	bls.n	8007bea <__hexnan+0x7a>
 8007c62:	2300      	movs	r3, #0
 8007c64:	2501      	movs	r5, #1
 8007c66:	f844 3c04 	str.w	r3, [r4, #-4]
 8007c6a:	3c04      	subs	r4, #4
 8007c6c:	6822      	ldr	r2, [r4, #0]
 8007c6e:	f000 000f 	and.w	r0, r0, #15
 8007c72:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007c76:	6020      	str	r0, [r4, #0]
 8007c78:	e7b7      	b.n	8007bea <__hexnan+0x7a>
 8007c7a:	2508      	movs	r5, #8
 8007c7c:	e7b5      	b.n	8007bea <__hexnan+0x7a>
 8007c7e:	9b01      	ldr	r3, [sp, #4]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d0df      	beq.n	8007c44 <__hexnan+0xd4>
 8007c84:	f04f 32ff 	mov.w	r2, #4294967295
 8007c88:	f1c3 0320 	rsb	r3, r3, #32
 8007c8c:	40da      	lsrs	r2, r3
 8007c8e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007c92:	4013      	ands	r3, r2
 8007c94:	f846 3c04 	str.w	r3, [r6, #-4]
 8007c98:	e7d4      	b.n	8007c44 <__hexnan+0xd4>
 8007c9a:	3f04      	subs	r7, #4
 8007c9c:	e7d2      	b.n	8007c44 <__hexnan+0xd4>
 8007c9e:	2004      	movs	r0, #4
 8007ca0:	b007      	add	sp, #28
 8007ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007ca6 <__ascii_mbtowc>:
 8007ca6:	b082      	sub	sp, #8
 8007ca8:	b901      	cbnz	r1, 8007cac <__ascii_mbtowc+0x6>
 8007caa:	a901      	add	r1, sp, #4
 8007cac:	b142      	cbz	r2, 8007cc0 <__ascii_mbtowc+0x1a>
 8007cae:	b14b      	cbz	r3, 8007cc4 <__ascii_mbtowc+0x1e>
 8007cb0:	7813      	ldrb	r3, [r2, #0]
 8007cb2:	600b      	str	r3, [r1, #0]
 8007cb4:	7812      	ldrb	r2, [r2, #0]
 8007cb6:	1e10      	subs	r0, r2, #0
 8007cb8:	bf18      	it	ne
 8007cba:	2001      	movne	r0, #1
 8007cbc:	b002      	add	sp, #8
 8007cbe:	4770      	bx	lr
 8007cc0:	4610      	mov	r0, r2
 8007cc2:	e7fb      	b.n	8007cbc <__ascii_mbtowc+0x16>
 8007cc4:	f06f 0001 	mvn.w	r0, #1
 8007cc8:	e7f8      	b.n	8007cbc <__ascii_mbtowc+0x16>

08007cca <_realloc_r>:
 8007cca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cce:	4680      	mov	r8, r0
 8007cd0:	4614      	mov	r4, r2
 8007cd2:	460e      	mov	r6, r1
 8007cd4:	b921      	cbnz	r1, 8007ce0 <_realloc_r+0x16>
 8007cd6:	4611      	mov	r1, r2
 8007cd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007cdc:	f7fd be40 	b.w	8005960 <_malloc_r>
 8007ce0:	b92a      	cbnz	r2, 8007cee <_realloc_r+0x24>
 8007ce2:	f7fd fdcd 	bl	8005880 <_free_r>
 8007ce6:	4625      	mov	r5, r4
 8007ce8:	4628      	mov	r0, r5
 8007cea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cee:	f000 f842 	bl	8007d76 <_malloc_usable_size_r>
 8007cf2:	4284      	cmp	r4, r0
 8007cf4:	4607      	mov	r7, r0
 8007cf6:	d802      	bhi.n	8007cfe <_realloc_r+0x34>
 8007cf8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007cfc:	d812      	bhi.n	8007d24 <_realloc_r+0x5a>
 8007cfe:	4621      	mov	r1, r4
 8007d00:	4640      	mov	r0, r8
 8007d02:	f7fd fe2d 	bl	8005960 <_malloc_r>
 8007d06:	4605      	mov	r5, r0
 8007d08:	2800      	cmp	r0, #0
 8007d0a:	d0ed      	beq.n	8007ce8 <_realloc_r+0x1e>
 8007d0c:	42bc      	cmp	r4, r7
 8007d0e:	4622      	mov	r2, r4
 8007d10:	4631      	mov	r1, r6
 8007d12:	bf28      	it	cs
 8007d14:	463a      	movcs	r2, r7
 8007d16:	f7ff fc27 	bl	8007568 <memcpy>
 8007d1a:	4631      	mov	r1, r6
 8007d1c:	4640      	mov	r0, r8
 8007d1e:	f7fd fdaf 	bl	8005880 <_free_r>
 8007d22:	e7e1      	b.n	8007ce8 <_realloc_r+0x1e>
 8007d24:	4635      	mov	r5, r6
 8007d26:	e7df      	b.n	8007ce8 <_realloc_r+0x1e>

08007d28 <__ascii_wctomb>:
 8007d28:	4603      	mov	r3, r0
 8007d2a:	4608      	mov	r0, r1
 8007d2c:	b141      	cbz	r1, 8007d40 <__ascii_wctomb+0x18>
 8007d2e:	2aff      	cmp	r2, #255	; 0xff
 8007d30:	d904      	bls.n	8007d3c <__ascii_wctomb+0x14>
 8007d32:	228a      	movs	r2, #138	; 0x8a
 8007d34:	f04f 30ff 	mov.w	r0, #4294967295
 8007d38:	601a      	str	r2, [r3, #0]
 8007d3a:	4770      	bx	lr
 8007d3c:	2001      	movs	r0, #1
 8007d3e:	700a      	strb	r2, [r1, #0]
 8007d40:	4770      	bx	lr
	...

08007d44 <fiprintf>:
 8007d44:	b40e      	push	{r1, r2, r3}
 8007d46:	b503      	push	{r0, r1, lr}
 8007d48:	4601      	mov	r1, r0
 8007d4a:	ab03      	add	r3, sp, #12
 8007d4c:	4805      	ldr	r0, [pc, #20]	; (8007d64 <fiprintf+0x20>)
 8007d4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d52:	6800      	ldr	r0, [r0, #0]
 8007d54:	9301      	str	r3, [sp, #4]
 8007d56:	f000 f83d 	bl	8007dd4 <_vfiprintf_r>
 8007d5a:	b002      	add	sp, #8
 8007d5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d60:	b003      	add	sp, #12
 8007d62:	4770      	bx	lr
 8007d64:	20000064 	.word	0x20000064

08007d68 <abort>:
 8007d68:	2006      	movs	r0, #6
 8007d6a:	b508      	push	{r3, lr}
 8007d6c:	f000 fa0a 	bl	8008184 <raise>
 8007d70:	2001      	movs	r0, #1
 8007d72:	f7f9 fb12 	bl	800139a <_exit>

08007d76 <_malloc_usable_size_r>:
 8007d76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d7a:	1f18      	subs	r0, r3, #4
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	bfbc      	itt	lt
 8007d80:	580b      	ldrlt	r3, [r1, r0]
 8007d82:	18c0      	addlt	r0, r0, r3
 8007d84:	4770      	bx	lr

08007d86 <__sfputc_r>:
 8007d86:	6893      	ldr	r3, [r2, #8]
 8007d88:	b410      	push	{r4}
 8007d8a:	3b01      	subs	r3, #1
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	6093      	str	r3, [r2, #8]
 8007d90:	da07      	bge.n	8007da2 <__sfputc_r+0x1c>
 8007d92:	6994      	ldr	r4, [r2, #24]
 8007d94:	42a3      	cmp	r3, r4
 8007d96:	db01      	blt.n	8007d9c <__sfputc_r+0x16>
 8007d98:	290a      	cmp	r1, #10
 8007d9a:	d102      	bne.n	8007da2 <__sfputc_r+0x1c>
 8007d9c:	bc10      	pop	{r4}
 8007d9e:	f000 b933 	b.w	8008008 <__swbuf_r>
 8007da2:	6813      	ldr	r3, [r2, #0]
 8007da4:	1c58      	adds	r0, r3, #1
 8007da6:	6010      	str	r0, [r2, #0]
 8007da8:	7019      	strb	r1, [r3, #0]
 8007daa:	4608      	mov	r0, r1
 8007dac:	bc10      	pop	{r4}
 8007dae:	4770      	bx	lr

08007db0 <__sfputs_r>:
 8007db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007db2:	4606      	mov	r6, r0
 8007db4:	460f      	mov	r7, r1
 8007db6:	4614      	mov	r4, r2
 8007db8:	18d5      	adds	r5, r2, r3
 8007dba:	42ac      	cmp	r4, r5
 8007dbc:	d101      	bne.n	8007dc2 <__sfputs_r+0x12>
 8007dbe:	2000      	movs	r0, #0
 8007dc0:	e007      	b.n	8007dd2 <__sfputs_r+0x22>
 8007dc2:	463a      	mov	r2, r7
 8007dc4:	4630      	mov	r0, r6
 8007dc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dca:	f7ff ffdc 	bl	8007d86 <__sfputc_r>
 8007dce:	1c43      	adds	r3, r0, #1
 8007dd0:	d1f3      	bne.n	8007dba <__sfputs_r+0xa>
 8007dd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007dd4 <_vfiprintf_r>:
 8007dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dd8:	460d      	mov	r5, r1
 8007dda:	4614      	mov	r4, r2
 8007ddc:	4698      	mov	r8, r3
 8007dde:	4606      	mov	r6, r0
 8007de0:	b09d      	sub	sp, #116	; 0x74
 8007de2:	b118      	cbz	r0, 8007dec <_vfiprintf_r+0x18>
 8007de4:	6a03      	ldr	r3, [r0, #32]
 8007de6:	b90b      	cbnz	r3, 8007dec <_vfiprintf_r+0x18>
 8007de8:	f7fc fdb2 	bl	8004950 <__sinit>
 8007dec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007dee:	07d9      	lsls	r1, r3, #31
 8007df0:	d405      	bmi.n	8007dfe <_vfiprintf_r+0x2a>
 8007df2:	89ab      	ldrh	r3, [r5, #12]
 8007df4:	059a      	lsls	r2, r3, #22
 8007df6:	d402      	bmi.n	8007dfe <_vfiprintf_r+0x2a>
 8007df8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007dfa:	f7fc febf 	bl	8004b7c <__retarget_lock_acquire_recursive>
 8007dfe:	89ab      	ldrh	r3, [r5, #12]
 8007e00:	071b      	lsls	r3, r3, #28
 8007e02:	d501      	bpl.n	8007e08 <_vfiprintf_r+0x34>
 8007e04:	692b      	ldr	r3, [r5, #16]
 8007e06:	b99b      	cbnz	r3, 8007e30 <_vfiprintf_r+0x5c>
 8007e08:	4629      	mov	r1, r5
 8007e0a:	4630      	mov	r0, r6
 8007e0c:	f000 f93a 	bl	8008084 <__swsetup_r>
 8007e10:	b170      	cbz	r0, 8007e30 <_vfiprintf_r+0x5c>
 8007e12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e14:	07dc      	lsls	r4, r3, #31
 8007e16:	d504      	bpl.n	8007e22 <_vfiprintf_r+0x4e>
 8007e18:	f04f 30ff 	mov.w	r0, #4294967295
 8007e1c:	b01d      	add	sp, #116	; 0x74
 8007e1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e22:	89ab      	ldrh	r3, [r5, #12]
 8007e24:	0598      	lsls	r0, r3, #22
 8007e26:	d4f7      	bmi.n	8007e18 <_vfiprintf_r+0x44>
 8007e28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e2a:	f7fc fea8 	bl	8004b7e <__retarget_lock_release_recursive>
 8007e2e:	e7f3      	b.n	8007e18 <_vfiprintf_r+0x44>
 8007e30:	2300      	movs	r3, #0
 8007e32:	9309      	str	r3, [sp, #36]	; 0x24
 8007e34:	2320      	movs	r3, #32
 8007e36:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007e3a:	2330      	movs	r3, #48	; 0x30
 8007e3c:	f04f 0901 	mov.w	r9, #1
 8007e40:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e44:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8007ff4 <_vfiprintf_r+0x220>
 8007e48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007e4c:	4623      	mov	r3, r4
 8007e4e:	469a      	mov	sl, r3
 8007e50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e54:	b10a      	cbz	r2, 8007e5a <_vfiprintf_r+0x86>
 8007e56:	2a25      	cmp	r2, #37	; 0x25
 8007e58:	d1f9      	bne.n	8007e4e <_vfiprintf_r+0x7a>
 8007e5a:	ebba 0b04 	subs.w	fp, sl, r4
 8007e5e:	d00b      	beq.n	8007e78 <_vfiprintf_r+0xa4>
 8007e60:	465b      	mov	r3, fp
 8007e62:	4622      	mov	r2, r4
 8007e64:	4629      	mov	r1, r5
 8007e66:	4630      	mov	r0, r6
 8007e68:	f7ff ffa2 	bl	8007db0 <__sfputs_r>
 8007e6c:	3001      	adds	r0, #1
 8007e6e:	f000 80a9 	beq.w	8007fc4 <_vfiprintf_r+0x1f0>
 8007e72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e74:	445a      	add	r2, fp
 8007e76:	9209      	str	r2, [sp, #36]	; 0x24
 8007e78:	f89a 3000 	ldrb.w	r3, [sl]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	f000 80a1 	beq.w	8007fc4 <_vfiprintf_r+0x1f0>
 8007e82:	2300      	movs	r3, #0
 8007e84:	f04f 32ff 	mov.w	r2, #4294967295
 8007e88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e8c:	f10a 0a01 	add.w	sl, sl, #1
 8007e90:	9304      	str	r3, [sp, #16]
 8007e92:	9307      	str	r3, [sp, #28]
 8007e94:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007e98:	931a      	str	r3, [sp, #104]	; 0x68
 8007e9a:	4654      	mov	r4, sl
 8007e9c:	2205      	movs	r2, #5
 8007e9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ea2:	4854      	ldr	r0, [pc, #336]	; (8007ff4 <_vfiprintf_r+0x220>)
 8007ea4:	f7fc fe6c 	bl	8004b80 <memchr>
 8007ea8:	9a04      	ldr	r2, [sp, #16]
 8007eaa:	b9d8      	cbnz	r0, 8007ee4 <_vfiprintf_r+0x110>
 8007eac:	06d1      	lsls	r1, r2, #27
 8007eae:	bf44      	itt	mi
 8007eb0:	2320      	movmi	r3, #32
 8007eb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007eb6:	0713      	lsls	r3, r2, #28
 8007eb8:	bf44      	itt	mi
 8007eba:	232b      	movmi	r3, #43	; 0x2b
 8007ebc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ec0:	f89a 3000 	ldrb.w	r3, [sl]
 8007ec4:	2b2a      	cmp	r3, #42	; 0x2a
 8007ec6:	d015      	beq.n	8007ef4 <_vfiprintf_r+0x120>
 8007ec8:	4654      	mov	r4, sl
 8007eca:	2000      	movs	r0, #0
 8007ecc:	f04f 0c0a 	mov.w	ip, #10
 8007ed0:	9a07      	ldr	r2, [sp, #28]
 8007ed2:	4621      	mov	r1, r4
 8007ed4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ed8:	3b30      	subs	r3, #48	; 0x30
 8007eda:	2b09      	cmp	r3, #9
 8007edc:	d94d      	bls.n	8007f7a <_vfiprintf_r+0x1a6>
 8007ede:	b1b0      	cbz	r0, 8007f0e <_vfiprintf_r+0x13a>
 8007ee0:	9207      	str	r2, [sp, #28]
 8007ee2:	e014      	b.n	8007f0e <_vfiprintf_r+0x13a>
 8007ee4:	eba0 0308 	sub.w	r3, r0, r8
 8007ee8:	fa09 f303 	lsl.w	r3, r9, r3
 8007eec:	4313      	orrs	r3, r2
 8007eee:	46a2      	mov	sl, r4
 8007ef0:	9304      	str	r3, [sp, #16]
 8007ef2:	e7d2      	b.n	8007e9a <_vfiprintf_r+0xc6>
 8007ef4:	9b03      	ldr	r3, [sp, #12]
 8007ef6:	1d19      	adds	r1, r3, #4
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	9103      	str	r1, [sp, #12]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	bfbb      	ittet	lt
 8007f00:	425b      	neglt	r3, r3
 8007f02:	f042 0202 	orrlt.w	r2, r2, #2
 8007f06:	9307      	strge	r3, [sp, #28]
 8007f08:	9307      	strlt	r3, [sp, #28]
 8007f0a:	bfb8      	it	lt
 8007f0c:	9204      	strlt	r2, [sp, #16]
 8007f0e:	7823      	ldrb	r3, [r4, #0]
 8007f10:	2b2e      	cmp	r3, #46	; 0x2e
 8007f12:	d10c      	bne.n	8007f2e <_vfiprintf_r+0x15a>
 8007f14:	7863      	ldrb	r3, [r4, #1]
 8007f16:	2b2a      	cmp	r3, #42	; 0x2a
 8007f18:	d134      	bne.n	8007f84 <_vfiprintf_r+0x1b0>
 8007f1a:	9b03      	ldr	r3, [sp, #12]
 8007f1c:	3402      	adds	r4, #2
 8007f1e:	1d1a      	adds	r2, r3, #4
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	9203      	str	r2, [sp, #12]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	bfb8      	it	lt
 8007f28:	f04f 33ff 	movlt.w	r3, #4294967295
 8007f2c:	9305      	str	r3, [sp, #20]
 8007f2e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007ff8 <_vfiprintf_r+0x224>
 8007f32:	2203      	movs	r2, #3
 8007f34:	4650      	mov	r0, sl
 8007f36:	7821      	ldrb	r1, [r4, #0]
 8007f38:	f7fc fe22 	bl	8004b80 <memchr>
 8007f3c:	b138      	cbz	r0, 8007f4e <_vfiprintf_r+0x17a>
 8007f3e:	2240      	movs	r2, #64	; 0x40
 8007f40:	9b04      	ldr	r3, [sp, #16]
 8007f42:	eba0 000a 	sub.w	r0, r0, sl
 8007f46:	4082      	lsls	r2, r0
 8007f48:	4313      	orrs	r3, r2
 8007f4a:	3401      	adds	r4, #1
 8007f4c:	9304      	str	r3, [sp, #16]
 8007f4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f52:	2206      	movs	r2, #6
 8007f54:	4829      	ldr	r0, [pc, #164]	; (8007ffc <_vfiprintf_r+0x228>)
 8007f56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007f5a:	f7fc fe11 	bl	8004b80 <memchr>
 8007f5e:	2800      	cmp	r0, #0
 8007f60:	d03f      	beq.n	8007fe2 <_vfiprintf_r+0x20e>
 8007f62:	4b27      	ldr	r3, [pc, #156]	; (8008000 <_vfiprintf_r+0x22c>)
 8007f64:	bb1b      	cbnz	r3, 8007fae <_vfiprintf_r+0x1da>
 8007f66:	9b03      	ldr	r3, [sp, #12]
 8007f68:	3307      	adds	r3, #7
 8007f6a:	f023 0307 	bic.w	r3, r3, #7
 8007f6e:	3308      	adds	r3, #8
 8007f70:	9303      	str	r3, [sp, #12]
 8007f72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f74:	443b      	add	r3, r7
 8007f76:	9309      	str	r3, [sp, #36]	; 0x24
 8007f78:	e768      	b.n	8007e4c <_vfiprintf_r+0x78>
 8007f7a:	460c      	mov	r4, r1
 8007f7c:	2001      	movs	r0, #1
 8007f7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f82:	e7a6      	b.n	8007ed2 <_vfiprintf_r+0xfe>
 8007f84:	2300      	movs	r3, #0
 8007f86:	f04f 0c0a 	mov.w	ip, #10
 8007f8a:	4619      	mov	r1, r3
 8007f8c:	3401      	adds	r4, #1
 8007f8e:	9305      	str	r3, [sp, #20]
 8007f90:	4620      	mov	r0, r4
 8007f92:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f96:	3a30      	subs	r2, #48	; 0x30
 8007f98:	2a09      	cmp	r2, #9
 8007f9a:	d903      	bls.n	8007fa4 <_vfiprintf_r+0x1d0>
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d0c6      	beq.n	8007f2e <_vfiprintf_r+0x15a>
 8007fa0:	9105      	str	r1, [sp, #20]
 8007fa2:	e7c4      	b.n	8007f2e <_vfiprintf_r+0x15a>
 8007fa4:	4604      	mov	r4, r0
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	fb0c 2101 	mla	r1, ip, r1, r2
 8007fac:	e7f0      	b.n	8007f90 <_vfiprintf_r+0x1bc>
 8007fae:	ab03      	add	r3, sp, #12
 8007fb0:	9300      	str	r3, [sp, #0]
 8007fb2:	462a      	mov	r2, r5
 8007fb4:	4630      	mov	r0, r6
 8007fb6:	4b13      	ldr	r3, [pc, #76]	; (8008004 <_vfiprintf_r+0x230>)
 8007fb8:	a904      	add	r1, sp, #16
 8007fba:	f7fb fe7f 	bl	8003cbc <_printf_float>
 8007fbe:	4607      	mov	r7, r0
 8007fc0:	1c78      	adds	r0, r7, #1
 8007fc2:	d1d6      	bne.n	8007f72 <_vfiprintf_r+0x19e>
 8007fc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007fc6:	07d9      	lsls	r1, r3, #31
 8007fc8:	d405      	bmi.n	8007fd6 <_vfiprintf_r+0x202>
 8007fca:	89ab      	ldrh	r3, [r5, #12]
 8007fcc:	059a      	lsls	r2, r3, #22
 8007fce:	d402      	bmi.n	8007fd6 <_vfiprintf_r+0x202>
 8007fd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007fd2:	f7fc fdd4 	bl	8004b7e <__retarget_lock_release_recursive>
 8007fd6:	89ab      	ldrh	r3, [r5, #12]
 8007fd8:	065b      	lsls	r3, r3, #25
 8007fda:	f53f af1d 	bmi.w	8007e18 <_vfiprintf_r+0x44>
 8007fde:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007fe0:	e71c      	b.n	8007e1c <_vfiprintf_r+0x48>
 8007fe2:	ab03      	add	r3, sp, #12
 8007fe4:	9300      	str	r3, [sp, #0]
 8007fe6:	462a      	mov	r2, r5
 8007fe8:	4630      	mov	r0, r6
 8007fea:	4b06      	ldr	r3, [pc, #24]	; (8008004 <_vfiprintf_r+0x230>)
 8007fec:	a904      	add	r1, sp, #16
 8007fee:	f7fc f905 	bl	80041fc <_printf_i>
 8007ff2:	e7e4      	b.n	8007fbe <_vfiprintf_r+0x1ea>
 8007ff4:	080086a9 	.word	0x080086a9
 8007ff8:	080086af 	.word	0x080086af
 8007ffc:	080086b3 	.word	0x080086b3
 8008000:	08003cbd 	.word	0x08003cbd
 8008004:	08007db1 	.word	0x08007db1

08008008 <__swbuf_r>:
 8008008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800800a:	460e      	mov	r6, r1
 800800c:	4614      	mov	r4, r2
 800800e:	4605      	mov	r5, r0
 8008010:	b118      	cbz	r0, 800801a <__swbuf_r+0x12>
 8008012:	6a03      	ldr	r3, [r0, #32]
 8008014:	b90b      	cbnz	r3, 800801a <__swbuf_r+0x12>
 8008016:	f7fc fc9b 	bl	8004950 <__sinit>
 800801a:	69a3      	ldr	r3, [r4, #24]
 800801c:	60a3      	str	r3, [r4, #8]
 800801e:	89a3      	ldrh	r3, [r4, #12]
 8008020:	071a      	lsls	r2, r3, #28
 8008022:	d525      	bpl.n	8008070 <__swbuf_r+0x68>
 8008024:	6923      	ldr	r3, [r4, #16]
 8008026:	b31b      	cbz	r3, 8008070 <__swbuf_r+0x68>
 8008028:	6823      	ldr	r3, [r4, #0]
 800802a:	6922      	ldr	r2, [r4, #16]
 800802c:	b2f6      	uxtb	r6, r6
 800802e:	1a98      	subs	r0, r3, r2
 8008030:	6963      	ldr	r3, [r4, #20]
 8008032:	4637      	mov	r7, r6
 8008034:	4283      	cmp	r3, r0
 8008036:	dc04      	bgt.n	8008042 <__swbuf_r+0x3a>
 8008038:	4621      	mov	r1, r4
 800803a:	4628      	mov	r0, r5
 800803c:	f7ff fa30 	bl	80074a0 <_fflush_r>
 8008040:	b9e0      	cbnz	r0, 800807c <__swbuf_r+0x74>
 8008042:	68a3      	ldr	r3, [r4, #8]
 8008044:	3b01      	subs	r3, #1
 8008046:	60a3      	str	r3, [r4, #8]
 8008048:	6823      	ldr	r3, [r4, #0]
 800804a:	1c5a      	adds	r2, r3, #1
 800804c:	6022      	str	r2, [r4, #0]
 800804e:	701e      	strb	r6, [r3, #0]
 8008050:	6962      	ldr	r2, [r4, #20]
 8008052:	1c43      	adds	r3, r0, #1
 8008054:	429a      	cmp	r2, r3
 8008056:	d004      	beq.n	8008062 <__swbuf_r+0x5a>
 8008058:	89a3      	ldrh	r3, [r4, #12]
 800805a:	07db      	lsls	r3, r3, #31
 800805c:	d506      	bpl.n	800806c <__swbuf_r+0x64>
 800805e:	2e0a      	cmp	r6, #10
 8008060:	d104      	bne.n	800806c <__swbuf_r+0x64>
 8008062:	4621      	mov	r1, r4
 8008064:	4628      	mov	r0, r5
 8008066:	f7ff fa1b 	bl	80074a0 <_fflush_r>
 800806a:	b938      	cbnz	r0, 800807c <__swbuf_r+0x74>
 800806c:	4638      	mov	r0, r7
 800806e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008070:	4621      	mov	r1, r4
 8008072:	4628      	mov	r0, r5
 8008074:	f000 f806 	bl	8008084 <__swsetup_r>
 8008078:	2800      	cmp	r0, #0
 800807a:	d0d5      	beq.n	8008028 <__swbuf_r+0x20>
 800807c:	f04f 37ff 	mov.w	r7, #4294967295
 8008080:	e7f4      	b.n	800806c <__swbuf_r+0x64>
	...

08008084 <__swsetup_r>:
 8008084:	b538      	push	{r3, r4, r5, lr}
 8008086:	4b2a      	ldr	r3, [pc, #168]	; (8008130 <__swsetup_r+0xac>)
 8008088:	4605      	mov	r5, r0
 800808a:	6818      	ldr	r0, [r3, #0]
 800808c:	460c      	mov	r4, r1
 800808e:	b118      	cbz	r0, 8008098 <__swsetup_r+0x14>
 8008090:	6a03      	ldr	r3, [r0, #32]
 8008092:	b90b      	cbnz	r3, 8008098 <__swsetup_r+0x14>
 8008094:	f7fc fc5c 	bl	8004950 <__sinit>
 8008098:	89a3      	ldrh	r3, [r4, #12]
 800809a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800809e:	0718      	lsls	r0, r3, #28
 80080a0:	d422      	bmi.n	80080e8 <__swsetup_r+0x64>
 80080a2:	06d9      	lsls	r1, r3, #27
 80080a4:	d407      	bmi.n	80080b6 <__swsetup_r+0x32>
 80080a6:	2309      	movs	r3, #9
 80080a8:	602b      	str	r3, [r5, #0]
 80080aa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80080ae:	f04f 30ff 	mov.w	r0, #4294967295
 80080b2:	81a3      	strh	r3, [r4, #12]
 80080b4:	e034      	b.n	8008120 <__swsetup_r+0x9c>
 80080b6:	0758      	lsls	r0, r3, #29
 80080b8:	d512      	bpl.n	80080e0 <__swsetup_r+0x5c>
 80080ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80080bc:	b141      	cbz	r1, 80080d0 <__swsetup_r+0x4c>
 80080be:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080c2:	4299      	cmp	r1, r3
 80080c4:	d002      	beq.n	80080cc <__swsetup_r+0x48>
 80080c6:	4628      	mov	r0, r5
 80080c8:	f7fd fbda 	bl	8005880 <_free_r>
 80080cc:	2300      	movs	r3, #0
 80080ce:	6363      	str	r3, [r4, #52]	; 0x34
 80080d0:	89a3      	ldrh	r3, [r4, #12]
 80080d2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80080d6:	81a3      	strh	r3, [r4, #12]
 80080d8:	2300      	movs	r3, #0
 80080da:	6063      	str	r3, [r4, #4]
 80080dc:	6923      	ldr	r3, [r4, #16]
 80080de:	6023      	str	r3, [r4, #0]
 80080e0:	89a3      	ldrh	r3, [r4, #12]
 80080e2:	f043 0308 	orr.w	r3, r3, #8
 80080e6:	81a3      	strh	r3, [r4, #12]
 80080e8:	6923      	ldr	r3, [r4, #16]
 80080ea:	b94b      	cbnz	r3, 8008100 <__swsetup_r+0x7c>
 80080ec:	89a3      	ldrh	r3, [r4, #12]
 80080ee:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80080f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080f6:	d003      	beq.n	8008100 <__swsetup_r+0x7c>
 80080f8:	4621      	mov	r1, r4
 80080fa:	4628      	mov	r0, r5
 80080fc:	f000 f883 	bl	8008206 <__smakebuf_r>
 8008100:	89a0      	ldrh	r0, [r4, #12]
 8008102:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008106:	f010 0301 	ands.w	r3, r0, #1
 800810a:	d00a      	beq.n	8008122 <__swsetup_r+0x9e>
 800810c:	2300      	movs	r3, #0
 800810e:	60a3      	str	r3, [r4, #8]
 8008110:	6963      	ldr	r3, [r4, #20]
 8008112:	425b      	negs	r3, r3
 8008114:	61a3      	str	r3, [r4, #24]
 8008116:	6923      	ldr	r3, [r4, #16]
 8008118:	b943      	cbnz	r3, 800812c <__swsetup_r+0xa8>
 800811a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800811e:	d1c4      	bne.n	80080aa <__swsetup_r+0x26>
 8008120:	bd38      	pop	{r3, r4, r5, pc}
 8008122:	0781      	lsls	r1, r0, #30
 8008124:	bf58      	it	pl
 8008126:	6963      	ldrpl	r3, [r4, #20]
 8008128:	60a3      	str	r3, [r4, #8]
 800812a:	e7f4      	b.n	8008116 <__swsetup_r+0x92>
 800812c:	2000      	movs	r0, #0
 800812e:	e7f7      	b.n	8008120 <__swsetup_r+0x9c>
 8008130:	20000064 	.word	0x20000064

08008134 <_raise_r>:
 8008134:	291f      	cmp	r1, #31
 8008136:	b538      	push	{r3, r4, r5, lr}
 8008138:	4604      	mov	r4, r0
 800813a:	460d      	mov	r5, r1
 800813c:	d904      	bls.n	8008148 <_raise_r+0x14>
 800813e:	2316      	movs	r3, #22
 8008140:	6003      	str	r3, [r0, #0]
 8008142:	f04f 30ff 	mov.w	r0, #4294967295
 8008146:	bd38      	pop	{r3, r4, r5, pc}
 8008148:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800814a:	b112      	cbz	r2, 8008152 <_raise_r+0x1e>
 800814c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008150:	b94b      	cbnz	r3, 8008166 <_raise_r+0x32>
 8008152:	4620      	mov	r0, r4
 8008154:	f000 f830 	bl	80081b8 <_getpid_r>
 8008158:	462a      	mov	r2, r5
 800815a:	4601      	mov	r1, r0
 800815c:	4620      	mov	r0, r4
 800815e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008162:	f000 b817 	b.w	8008194 <_kill_r>
 8008166:	2b01      	cmp	r3, #1
 8008168:	d00a      	beq.n	8008180 <_raise_r+0x4c>
 800816a:	1c59      	adds	r1, r3, #1
 800816c:	d103      	bne.n	8008176 <_raise_r+0x42>
 800816e:	2316      	movs	r3, #22
 8008170:	6003      	str	r3, [r0, #0]
 8008172:	2001      	movs	r0, #1
 8008174:	e7e7      	b.n	8008146 <_raise_r+0x12>
 8008176:	2400      	movs	r4, #0
 8008178:	4628      	mov	r0, r5
 800817a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800817e:	4798      	blx	r3
 8008180:	2000      	movs	r0, #0
 8008182:	e7e0      	b.n	8008146 <_raise_r+0x12>

08008184 <raise>:
 8008184:	4b02      	ldr	r3, [pc, #8]	; (8008190 <raise+0xc>)
 8008186:	4601      	mov	r1, r0
 8008188:	6818      	ldr	r0, [r3, #0]
 800818a:	f7ff bfd3 	b.w	8008134 <_raise_r>
 800818e:	bf00      	nop
 8008190:	20000064 	.word	0x20000064

08008194 <_kill_r>:
 8008194:	b538      	push	{r3, r4, r5, lr}
 8008196:	2300      	movs	r3, #0
 8008198:	4d06      	ldr	r5, [pc, #24]	; (80081b4 <_kill_r+0x20>)
 800819a:	4604      	mov	r4, r0
 800819c:	4608      	mov	r0, r1
 800819e:	4611      	mov	r1, r2
 80081a0:	602b      	str	r3, [r5, #0]
 80081a2:	f7f9 f8ea 	bl	800137a <_kill>
 80081a6:	1c43      	adds	r3, r0, #1
 80081a8:	d102      	bne.n	80081b0 <_kill_r+0x1c>
 80081aa:	682b      	ldr	r3, [r5, #0]
 80081ac:	b103      	cbz	r3, 80081b0 <_kill_r+0x1c>
 80081ae:	6023      	str	r3, [r4, #0]
 80081b0:	bd38      	pop	{r3, r4, r5, pc}
 80081b2:	bf00      	nop
 80081b4:	200003bc 	.word	0x200003bc

080081b8 <_getpid_r>:
 80081b8:	f7f9 b8d8 	b.w	800136c <_getpid>

080081bc <__swhatbuf_r>:
 80081bc:	b570      	push	{r4, r5, r6, lr}
 80081be:	460c      	mov	r4, r1
 80081c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081c4:	4615      	mov	r5, r2
 80081c6:	2900      	cmp	r1, #0
 80081c8:	461e      	mov	r6, r3
 80081ca:	b096      	sub	sp, #88	; 0x58
 80081cc:	da0c      	bge.n	80081e8 <__swhatbuf_r+0x2c>
 80081ce:	89a3      	ldrh	r3, [r4, #12]
 80081d0:	2100      	movs	r1, #0
 80081d2:	f013 0f80 	tst.w	r3, #128	; 0x80
 80081d6:	bf0c      	ite	eq
 80081d8:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80081dc:	2340      	movne	r3, #64	; 0x40
 80081de:	2000      	movs	r0, #0
 80081e0:	6031      	str	r1, [r6, #0]
 80081e2:	602b      	str	r3, [r5, #0]
 80081e4:	b016      	add	sp, #88	; 0x58
 80081e6:	bd70      	pop	{r4, r5, r6, pc}
 80081e8:	466a      	mov	r2, sp
 80081ea:	f000 f849 	bl	8008280 <_fstat_r>
 80081ee:	2800      	cmp	r0, #0
 80081f0:	dbed      	blt.n	80081ce <__swhatbuf_r+0x12>
 80081f2:	9901      	ldr	r1, [sp, #4]
 80081f4:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80081f8:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80081fc:	4259      	negs	r1, r3
 80081fe:	4159      	adcs	r1, r3
 8008200:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008204:	e7eb      	b.n	80081de <__swhatbuf_r+0x22>

08008206 <__smakebuf_r>:
 8008206:	898b      	ldrh	r3, [r1, #12]
 8008208:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800820a:	079d      	lsls	r5, r3, #30
 800820c:	4606      	mov	r6, r0
 800820e:	460c      	mov	r4, r1
 8008210:	d507      	bpl.n	8008222 <__smakebuf_r+0x1c>
 8008212:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008216:	6023      	str	r3, [r4, #0]
 8008218:	6123      	str	r3, [r4, #16]
 800821a:	2301      	movs	r3, #1
 800821c:	6163      	str	r3, [r4, #20]
 800821e:	b002      	add	sp, #8
 8008220:	bd70      	pop	{r4, r5, r6, pc}
 8008222:	466a      	mov	r2, sp
 8008224:	ab01      	add	r3, sp, #4
 8008226:	f7ff ffc9 	bl	80081bc <__swhatbuf_r>
 800822a:	9900      	ldr	r1, [sp, #0]
 800822c:	4605      	mov	r5, r0
 800822e:	4630      	mov	r0, r6
 8008230:	f7fd fb96 	bl	8005960 <_malloc_r>
 8008234:	b948      	cbnz	r0, 800824a <__smakebuf_r+0x44>
 8008236:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800823a:	059a      	lsls	r2, r3, #22
 800823c:	d4ef      	bmi.n	800821e <__smakebuf_r+0x18>
 800823e:	f023 0303 	bic.w	r3, r3, #3
 8008242:	f043 0302 	orr.w	r3, r3, #2
 8008246:	81a3      	strh	r3, [r4, #12]
 8008248:	e7e3      	b.n	8008212 <__smakebuf_r+0xc>
 800824a:	89a3      	ldrh	r3, [r4, #12]
 800824c:	6020      	str	r0, [r4, #0]
 800824e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008252:	81a3      	strh	r3, [r4, #12]
 8008254:	9b00      	ldr	r3, [sp, #0]
 8008256:	6120      	str	r0, [r4, #16]
 8008258:	6163      	str	r3, [r4, #20]
 800825a:	9b01      	ldr	r3, [sp, #4]
 800825c:	b15b      	cbz	r3, 8008276 <__smakebuf_r+0x70>
 800825e:	4630      	mov	r0, r6
 8008260:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008264:	f000 f81e 	bl	80082a4 <_isatty_r>
 8008268:	b128      	cbz	r0, 8008276 <__smakebuf_r+0x70>
 800826a:	89a3      	ldrh	r3, [r4, #12]
 800826c:	f023 0303 	bic.w	r3, r3, #3
 8008270:	f043 0301 	orr.w	r3, r3, #1
 8008274:	81a3      	strh	r3, [r4, #12]
 8008276:	89a3      	ldrh	r3, [r4, #12]
 8008278:	431d      	orrs	r5, r3
 800827a:	81a5      	strh	r5, [r4, #12]
 800827c:	e7cf      	b.n	800821e <__smakebuf_r+0x18>
	...

08008280 <_fstat_r>:
 8008280:	b538      	push	{r3, r4, r5, lr}
 8008282:	2300      	movs	r3, #0
 8008284:	4d06      	ldr	r5, [pc, #24]	; (80082a0 <_fstat_r+0x20>)
 8008286:	4604      	mov	r4, r0
 8008288:	4608      	mov	r0, r1
 800828a:	4611      	mov	r1, r2
 800828c:	602b      	str	r3, [r5, #0]
 800828e:	f7f9 f8d2 	bl	8001436 <_fstat>
 8008292:	1c43      	adds	r3, r0, #1
 8008294:	d102      	bne.n	800829c <_fstat_r+0x1c>
 8008296:	682b      	ldr	r3, [r5, #0]
 8008298:	b103      	cbz	r3, 800829c <_fstat_r+0x1c>
 800829a:	6023      	str	r3, [r4, #0]
 800829c:	bd38      	pop	{r3, r4, r5, pc}
 800829e:	bf00      	nop
 80082a0:	200003bc 	.word	0x200003bc

080082a4 <_isatty_r>:
 80082a4:	b538      	push	{r3, r4, r5, lr}
 80082a6:	2300      	movs	r3, #0
 80082a8:	4d05      	ldr	r5, [pc, #20]	; (80082c0 <_isatty_r+0x1c>)
 80082aa:	4604      	mov	r4, r0
 80082ac:	4608      	mov	r0, r1
 80082ae:	602b      	str	r3, [r5, #0]
 80082b0:	f7f9 f8d0 	bl	8001454 <_isatty>
 80082b4:	1c43      	adds	r3, r0, #1
 80082b6:	d102      	bne.n	80082be <_isatty_r+0x1a>
 80082b8:	682b      	ldr	r3, [r5, #0]
 80082ba:	b103      	cbz	r3, 80082be <_isatty_r+0x1a>
 80082bc:	6023      	str	r3, [r4, #0]
 80082be:	bd38      	pop	{r3, r4, r5, pc}
 80082c0:	200003bc 	.word	0x200003bc

080082c4 <_init>:
 80082c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082c6:	bf00      	nop
 80082c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082ca:	bc08      	pop	{r3}
 80082cc:	469e      	mov	lr, r3
 80082ce:	4770      	bx	lr

080082d0 <_fini>:
 80082d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082d2:	bf00      	nop
 80082d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082d6:	bc08      	pop	{r3}
 80082d8:	469e      	mov	lr, r3
 80082da:	4770      	bx	lr
