/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [9:0] _01_;
  wire [8:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_11z & celloutsig_1_5z[0]);
  assign celloutsig_1_4z = ~(_00_ & celloutsig_1_2z[4]);
  assign celloutsig_1_0z = !(in_data[124] ? in_data[138] : in_data[165]);
  assign celloutsig_0_4z = ~(celloutsig_0_0z[0] | celloutsig_0_0z[2]);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 10'h000;
    else _01_ <= { in_data[23:17], celloutsig_0_0z };
  reg [8:0] _08_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 9'h000;
    else _08_ <= { celloutsig_1_2z[2:0], celloutsig_1_1z, celloutsig_1_2z };
  assign { _02_[8:7], _00_, _02_[5:0] } = _08_;
  assign celloutsig_0_6z = { celloutsig_0_1z[9:6], celloutsig_0_3z, celloutsig_0_0z } || { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_20z = _01_[9:7] || { celloutsig_0_1z[6:5], celloutsig_0_4z };
  assign celloutsig_0_3z = _01_[9:4] < celloutsig_0_1z[5:0];
  assign celloutsig_0_21z = { in_data[15:9], celloutsig_0_6z } % { 1'h1, _01_[6:0] };
  assign celloutsig_1_18z = celloutsig_1_13z[6:0] % { 1'h1, celloutsig_1_2z[0], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_8z = { in_data[150:149], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z } % { 1'h1, in_data[135:133], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[131:127] * { in_data[128:126], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = | { _02_[5:4], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_7z = | { celloutsig_1_1z, in_data[179:170] };
  assign celloutsig_1_11z = ^ celloutsig_1_8z[2:0];
  assign celloutsig_0_5z = ^ { in_data[87:85], celloutsig_0_3z };
  assign celloutsig_1_1z = ^ { in_data[176:175], celloutsig_1_0z };
  assign celloutsig_0_1z = { celloutsig_0_0z[1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> { in_data[66:63], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[68:66] >> in_data[8:6];
  assign celloutsig_1_5z = { in_data[139:138], celloutsig_1_0z } - in_data[182:180];
  assign celloutsig_1_13z = in_data[152:143] ^ { in_data[97], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_1_19z = ~((celloutsig_1_2z[4] & celloutsig_1_8z[5]) | (celloutsig_1_7z & celloutsig_1_5z[2]));
  assign _02_[6] = _00_;
  assign { out_data[134:128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
