From d83ea6196957e1b1e4025b58477711e6e25723f1 Mon Sep 17 00:00:00 2001
From: Xing Zheng <zhengxing@rock-chips.com>
Date: Thu, 24 Mar 2016 20:52:20 +0800
Subject: [PATCH] clk: rockchip: rk3399: add peri hp/lp0/lp1 noc clocks into
 critical

Change-Id: Id136016c27b17944fc33a848fb137c3452dd6289
Signed-off-by: Xing Zheng <zhengxing@rock-chips.com>
---
 drivers/clk/rockchip/clk-rk3399.c | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/drivers/clk/rockchip/clk-rk3399.c b/drivers/clk/rockchip/clk-rk3399.c
index f153a2a3035d..42c63c395aa4 100644
--- a/drivers/clk/rockchip/clk-rk3399.c
+++ b/drivers/clk/rockchip/clk-rk3399.c
@@ -1427,13 +1427,20 @@ static struct rockchip_clk_branch rk3399_clk_pmu_branches[] __initdata = {
 static const char *const rk3399_cru_critical_clocks[] __initconst = {
 	"aclk_cci_pre",
 	"pclk_perilp0",
+	"pclk_perilp0",
 	"hclk_perilp0",
+	"hclk_perilp0_noc",
 	"pclk_perilp1",
+	"pclk_perilp1_noc",
 	"pclk_perihp",
+	"pclk_perihp_noc",
 	"hclk_perihp",
 	"aclk_perihp",
+	"aclk_perihp_noc",
 	"aclk_perilp0",
+	"aclk_perilp0_noc",
 	"hclk_perilp1",
+	"hclk_perilp1_noc",
 	"aclk_dmac0_perilp",
 	"gpll_hclk_perilp1_src",
 	"gpll_aclk_perilp0_src",
-- 
2.35.3

