// Seed: 607283477
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output tri0 id_2,
    output tri1 id_3,
    input wand id_4,
    input uwire id_5,
    input wand id_6
);
  assign module_1.id_1 = 0;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output tri  id_0,
    output wor  id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    output tri  id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_3,
      id_3
  );
endmodule
module module_2;
  logic id_1, id_2;
  assign module_0.id_3 = 0;
  wire id_3;
  assign id_1 = -1'b0;
endmodule
