Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Dec 12 16:34:45 2024
| Host         : M_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_ft600_loopback_timing_summary_routed.rpt -pb fpga_top_ft600_loopback_timing_summary_routed.pb -rpx fpga_top_ft600_loopback_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top_ft600_loopback
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
TIMING-10  Warning   Missing property on synchronizer  1           
TIMING-18  Warning   Missing input or output delay     46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.757        0.000                      0                 1559        0.014        0.000                      0                 1559        7.076        0.000                       0                   585  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk       {0.000 10.000}     20.000          50.000          
ftdi_clk  {0.000 7.576}      15.152          65.998          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                14.358        0.000                      0                  340        0.114        0.000                      0                  340        9.500        0.000                       0                   208  
ftdi_clk            8.757        0.000                      0                  678        0.014        0.000                      0                  678        7.076        0.000                       0                   377  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     15.884        0.000                      0                  198        0.614        0.000                      0                  198  
**async_default**  ftdi_clk           ftdi_clk                11.233        0.000                      0                  343        0.577        0.000                      0                  343  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ftdi_clk      clk           
(none)        clk           ftdi_clk      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)        ftdi_clk                    
(none)                      clk           
(none)                      ftdi_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       14.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.358ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_rx_fifo2/data2_en_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/o_tvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 2.290ns (42.182%)  route 3.139ns (57.818%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.624     5.188    u_ftdi_245fifo_top/u_rx_fifo2/CLK
    SLICE_X7Y31          FDPE                                         r  u_ftdi_245fifo_top/u_rx_fifo2/data2_en_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDPE (Prop_fdpe_C_Q)         0.456     5.644 r  u_ftdi_245fifo_top/u_rx_fifo2/data2_en_n_reg/Q
                         net (fo=26, routed)          1.422     7.066    u_ftdi_245fifo_top/u_rx_fifo_async/rx_f_tready
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.124     7.190 r  u_ftdi_245fifo_top/u_rx_fifo_async/buffer_reg_i_4/O
                         net (fo=1, routed)           0.000     7.190    u_ftdi_245fifo_top/u_rx_fifo_async/buffer_reg_i_4_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.703 r  u_ftdi_245fifo_top/u_rx_fifo_async/buffer_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.703    u_ftdi_245fifo_top/u_rx_fifo_async/buffer_reg_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.942 r  u_ftdi_245fifo_top/u_rx_fifo_async/buffer_reg_i_2/O[2]
                         net (fo=3, routed)           1.063     9.006    u_ftdi_245fifo_top/u_rx_fifo_async/rptr_next_0[6]
    SLICE_X7Y27          LUT2 (Prop_lut2_I0_O)        0.301     9.307 r  u_ftdi_245fifo_top/u_rx_fifo_async/_carry_i_6/O
                         net (fo=1, routed)           0.653     9.960    u_ftdi_245fifo_top/u_rx_fifo_async/_carry_i_6_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.124    10.084 r  u_ftdi_245fifo_top/u_rx_fifo_async/_carry_i_3/O
                         net (fo=1, routed)           0.000    10.084    u_ftdi_245fifo_top/u_rx_fifo_async/_carry_i_3_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.617 r  u_ftdi_245fifo_top/u_rx_fifo_async/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.617    u_ftdi_245fifo_top/u_rx_fifo_async/_carry_n_0
    SLICE_X6Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/o_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.503    24.888    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X6Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/o_tvalid_reg/C
                         clock pessimism              0.272    25.160    
                         clock uncertainty           -0.035    25.124    
    SLICE_X6Y27          FDCE (Setup_fdce_C_D)       -0.150    24.974    u_ftdi_245fifo_top/u_rx_fifo_async/o_tvalid_reg
  -------------------------------------------------------------------
                         required time                         24.974    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                 14.358    

Slack (MET) :             14.635ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.527ns (31.168%)  route 3.372ns (68.832%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 24.894 - 20.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.185    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.419     5.604 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/Q
                         net (fo=1, routed)           0.802     6.406    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey[2]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.299     6.705 r  u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_7/O
                         net (fo=1, routed)           0.634     7.339    u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_7_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.463    u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_4_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.995 r  u_ftdi_245fifo_top/u_tx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=10, routed)          1.259     9.254    u_ftdi_245fifo_top/u_tx_packing/CO[0]
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.153     9.407 r  u_ftdi_245fifo_top/u_tx_packing/r_count[0]_i_1/O
                         net (fo=27, routed)          0.677    10.084    u_ftdi_245fifo_top/u_tx_packing/r_count_0
    SLICE_X3Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.509    24.894    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X3Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[5]/C
                         clock pessimism              0.273    25.167    
                         clock uncertainty           -0.035    25.131    
    SLICE_X3Y31          FDCE (Setup_fdce_C_CE)      -0.412    24.719    u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         24.719    
                         arrival time                         -10.084    
  -------------------------------------------------------------------
                         slack                                 14.635    

Slack (MET) :             14.635ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_packing/r_bytes_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.527ns (31.168%)  route 3.372ns (68.832%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 24.894 - 20.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.185    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.419     5.604 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/Q
                         net (fo=1, routed)           0.802     6.406    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey[2]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.299     6.705 r  u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_7/O
                         net (fo=1, routed)           0.634     7.339    u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_7_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.463    u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_4_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.995 r  u_ftdi_245fifo_top/u_tx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=10, routed)          1.259     9.254    u_ftdi_245fifo_top/u_tx_packing/CO[0]
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.153     9.407 r  u_ftdi_245fifo_top/u_tx_packing/r_count[0]_i_1/O
                         net (fo=27, routed)          0.677    10.084    u_ftdi_245fifo_top/u_tx_packing/r_count_0
    SLICE_X3Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/r_bytes_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.509    24.894    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X3Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/r_bytes_reg[5]/C
                         clock pessimism              0.273    25.167    
                         clock uncertainty           -0.035    25.131    
    SLICE_X3Y31          FDCE (Setup_fdce_C_CE)      -0.412    24.719    u_ftdi_245fifo_top/u_tx_packing/r_bytes_reg[5]
  -------------------------------------------------------------------
                         required time                         24.719    
                         arrival time                         -10.084    
  -------------------------------------------------------------------
                         slack                                 14.635    

Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 1.527ns (31.142%)  route 3.376ns (68.858%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 24.892 - 20.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.185    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.419     5.604 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/Q
                         net (fo=1, routed)           0.802     6.406    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey[2]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.299     6.705 r  u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_7/O
                         net (fo=1, routed)           0.634     7.339    u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_7_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.463    u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_4_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.995 r  u_ftdi_245fifo_top/u_tx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=10, routed)          1.259     9.254    u_ftdi_245fifo_top/u_tx_packing/CO[0]
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.153     9.407 r  u_ftdi_245fifo_top/u_tx_packing/r_count[0]_i_1/O
                         net (fo=27, routed)          0.681    10.088    u_ftdi_245fifo_top/u_tx_packing/r_count_0
    SLICE_X6Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.507    24.892    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X6Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[12]/C
                         clock pessimism              0.259    25.151    
                         clock uncertainty           -0.035    25.115    
    SLICE_X6Y31          FDCE (Setup_fdce_C_CE)      -0.376    24.739    u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         24.739    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 1.527ns (31.142%)  route 3.376ns (68.858%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 24.892 - 20.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.185    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.419     5.604 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/Q
                         net (fo=1, routed)           0.802     6.406    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey[2]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.299     6.705 r  u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_7/O
                         net (fo=1, routed)           0.634     7.339    u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_7_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.463    u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_4_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.995 r  u_ftdi_245fifo_top/u_tx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=10, routed)          1.259     9.254    u_ftdi_245fifo_top/u_tx_packing/CO[0]
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.153     9.407 r  u_ftdi_245fifo_top/u_tx_packing/r_count[0]_i_1/O
                         net (fo=27, routed)          0.681    10.088    u_ftdi_245fifo_top/u_tx_packing/r_count_0
    SLICE_X6Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.507    24.892    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X6Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[15]/C
                         clock pessimism              0.259    25.151    
                         clock uncertainty           -0.035    25.115    
    SLICE_X6Y31          FDCE (Setup_fdce_C_CE)      -0.376    24.739    u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[15]
  -------------------------------------------------------------------
                         required time                         24.739    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 1.527ns (31.142%)  route 3.376ns (68.858%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 24.892 - 20.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.185    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.419     5.604 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/Q
                         net (fo=1, routed)           0.802     6.406    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey[2]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.299     6.705 r  u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_7/O
                         net (fo=1, routed)           0.634     7.339    u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_7_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.463    u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_4_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.995 r  u_ftdi_245fifo_top/u_tx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=10, routed)          1.259     9.254    u_ftdi_245fifo_top/u_tx_packing/CO[0]
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.153     9.407 r  u_ftdi_245fifo_top/u_tx_packing/r_count[0]_i_1/O
                         net (fo=27, routed)          0.681    10.088    u_ftdi_245fifo_top/u_tx_packing/r_count_0
    SLICE_X6Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.507    24.892    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X6Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[7]/C
                         clock pessimism              0.259    25.151    
                         clock uncertainty           -0.035    25.115    
    SLICE_X6Y31          FDCE (Setup_fdce_C_CE)      -0.376    24.739    u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                         24.739    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_packing/r_bytes_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 1.527ns (31.142%)  route 3.376ns (68.858%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 24.892 - 20.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.185    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.419     5.604 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/Q
                         net (fo=1, routed)           0.802     6.406    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey[2]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.299     6.705 r  u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_7/O
                         net (fo=1, routed)           0.634     7.339    u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_7_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.463    u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_4_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.995 r  u_ftdi_245fifo_top/u_tx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=10, routed)          1.259     9.254    u_ftdi_245fifo_top/u_tx_packing/CO[0]
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.153     9.407 r  u_ftdi_245fifo_top/u_tx_packing/r_count[0]_i_1/O
                         net (fo=27, routed)          0.681    10.088    u_ftdi_245fifo_top/u_tx_packing/r_count_0
    SLICE_X6Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/r_bytes_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.507    24.892    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X6Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/r_bytes_reg[7]/C
                         clock pessimism              0.259    25.151    
                         clock uncertainty           -0.035    25.115    
    SLICE_X6Y31          FDCE (Setup_fdce_C_CE)      -0.376    24.739    u_ftdi_245fifo_top/u_tx_packing/r_bytes_reg[7]
  -------------------------------------------------------------------
                         required time                         24.739    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.745ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.527ns (31.985%)  route 3.247ns (68.015%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 24.892 - 20.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.185    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.419     5.604 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/Q
                         net (fo=1, routed)           0.802     6.406    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey[2]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.299     6.705 r  u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_7/O
                         net (fo=1, routed)           0.634     7.339    u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_7_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.463    u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_4_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.995 r  u_ftdi_245fifo_top/u_tx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=10, routed)          1.259     9.254    u_ftdi_245fifo_top/u_tx_packing/CO[0]
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.153     9.407 r  u_ftdi_245fifo_top/u_tx_packing/r_count[0]_i_1/O
                         net (fo=27, routed)          0.552     9.959    u_ftdi_245fifo_top/u_tx_packing/r_count_0
    SLICE_X4Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.507    24.892    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X4Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[10]/C
                         clock pessimism              0.259    25.151    
                         clock uncertainty           -0.035    25.115    
    SLICE_X4Y31          FDCE (Setup_fdce_C_CE)      -0.412    24.703    u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                         24.703    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                 14.745    

Slack (MET) :             14.745ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.527ns (31.985%)  route 3.247ns (68.015%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 24.892 - 20.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.185    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.419     5.604 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/Q
                         net (fo=1, routed)           0.802     6.406    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey[2]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.299     6.705 r  u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_7/O
                         net (fo=1, routed)           0.634     7.339    u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_7_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.463    u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_4_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.995 r  u_ftdi_245fifo_top/u_tx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=10, routed)          1.259     9.254    u_ftdi_245fifo_top/u_tx_packing/CO[0]
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.153     9.407 r  u_ftdi_245fifo_top/u_tx_packing/r_count[0]_i_1/O
                         net (fo=27, routed)          0.552     9.959    u_ftdi_245fifo_top/u_tx_packing/r_count_0
    SLICE_X4Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.507    24.892    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X4Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[2]/C
                         clock pessimism              0.259    25.151    
                         clock uncertainty           -0.035    25.115    
    SLICE_X4Y31          FDCE (Setup_fdce_C_CE)      -0.412    24.703    u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         24.703    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                 14.745    

Slack (MET) :             14.745ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.527ns (31.985%)  route 3.247ns (68.015%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 24.892 - 20.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.185    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.419     5.604 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/Q
                         net (fo=1, routed)           0.802     6.406    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey[2]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.299     6.705 r  u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_7/O
                         net (fo=1, routed)           0.634     7.339    u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_7_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.463    u_ftdi_245fifo_top/u_tx_fifo_async/i__carry_i_4_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.995 r  u_ftdi_245fifo_top/u_tx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=10, routed)          1.259     9.254    u_ftdi_245fifo_top/u_tx_packing/CO[0]
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.153     9.407 r  u_ftdi_245fifo_top/u_tx_packing/r_count[0]_i_1/O
                         net (fo=27, routed)          0.552     9.959    u_ftdi_245fifo_top/u_tx_packing/r_count_0
    SLICE_X5Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.507    24.892    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X5Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[3]/C
                         clock pessimism              0.259    25.151    
                         clock uncertainty           -0.035    25.115    
    SLICE_X5Y31          FDCE (Setup_fdce_C_CE)      -0.412    24.703    u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                         24.703    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                 14.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.433%)  route 0.322ns (69.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.589     1.512    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X3Y32          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[9]/Q
                         net (fo=1, routed)           0.322     1.976    u_ftdi_245fifo_top/u_tx_fifo_async/Q[9]
    RAMB18_X0Y14         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.876     2.045    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    RAMB18_X0Y14         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/CLKARDCLK
                         clock pessimism             -0.480     1.566    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.862    u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.101%)  route 0.327ns (69.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.586     1.509    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X5Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[4]/Q
                         net (fo=1, routed)           0.327     1.978    u_ftdi_245fifo_top/u_tx_fifo_async/Q[4]
    RAMB18_X0Y14         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.876     2.045    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    RAMB18_X0Y14         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/CLKARDCLK
                         clock pessimism             -0.480     1.566    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.862    u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.585     1.508    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[2]/Q
                         net (fo=1, routed)           0.056     1.705    u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey[2]
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.853     2.022    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.078     1.586    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.585     1.508    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[1]/Q
                         net (fo=1, routed)           0.056     1.705    u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey[1]
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.853     2.022    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[1]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.076     1.584    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.585     1.508    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[0]/Q
                         net (fo=1, routed)           0.056     1.705    u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey[0]
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.853     2.022    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[0]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.075     1.583    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.585     1.508    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[10]/Q
                         net (fo=1, routed)           0.056     1.705    u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey[10]
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.853     2.022    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[10]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.071     1.579    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.526%)  route 0.337ns (70.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.589     1.512    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X3Y32          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[14]/Q
                         net (fo=1, routed)           0.337     1.990    u_ftdi_245fifo_top/u_tx_fifo_async/Q[14]
    RAMB18_X0Y14         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.876     2.045    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    RAMB18_X0Y14         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/CLKARDCLK
                         clock pessimism             -0.480     1.566    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.862    u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.385%)  route 0.339ns (70.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.588     1.511    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X3Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[5]/Q
                         net (fo=1, routed)           0.339     1.991    u_ftdi_245fifo_top/u_tx_fifo_async/Q[5]
    RAMB18_X0Y14         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.876     2.045    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    RAMB18_X0Y14         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/CLKARDCLK
                         clock pessimism             -0.480     1.566    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.862    u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.669%)  route 0.323ns (66.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.587     1.510    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X6Y32          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.164     1.674 r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[1]/Q
                         net (fo=1, routed)           0.323     1.997    u_ftdi_245fifo_top/u_tx_fifo_async/Q[1]
    RAMB18_X0Y14         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.876     2.045    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    RAMB18_X0Y14         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/CLKARDCLK
                         clock pessimism             -0.480     1.566    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.862    u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.755%)  route 0.349ns (71.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.586     1.509    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X4Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[2]/Q
                         net (fo=1, routed)           0.349     2.000    u_ftdi_245fifo_top/u_tx_fifo_async/Q[2]
    RAMB18_X0Y14         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.876     2.045    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    RAMB18_X0Y14         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/CLKARDCLK
                         clock pessimism             -0.480     1.566    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.862    u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6    u_ftdi_245fifo_top/u_rx_fifo_async/buffer_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y14   u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y32    tdata_d_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y32    tdata_d_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y32    tdata_d_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y34    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y34    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y34    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y34    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y32    tdata_d_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y32    tdata_d_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y32    tdata_d_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y32    tdata_d_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y32    tdata_d_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y32    tdata_d_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y34    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y34    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y34    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y34    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y32    tdata_d_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y32    tdata_d_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y32    tdata_d_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y32    tdata_d_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y32    tdata_d_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y32    tdata_d_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y34    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y34    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y34    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y34    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.757ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.796ns (29.247%)  route 4.345ns (70.753%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 20.047 - 15.152 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.621     5.181    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.637 r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/Q
                         net (fo=10, routed)          1.270     6.907    u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.152     7.059 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0/O
                         net (fo=1, routed)           0.658     7.717    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.326     8.043 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.043    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.423 f  u_ftdi_245fifo_top/u_rx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=14, routed)          1.113     9.536    u_ftdi_245fifo_top/u_rx_packing/CO[0]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.150     9.686 r  u_ftdi_245fifo_top/u_rx_packing/data3[18]_i_3/O
                         net (fo=5, routed)           0.510    10.196    u_ftdi_245fifo_top/u_rx_fifo4/data2_en_reg_2
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.332    10.528 r  u_ftdi_245fifo_top/u_rx_fifo4/data2[18]_i_1__1/O
                         net (fo=19, routed)          0.794    11.322    u_ftdi_245fifo_top/u_rx_fifo4/data2[18]_i_1__1_n_0
    SLICE_X7Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.514    20.047    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[12]/C
                         clock pessimism              0.272    20.319    
                         clock uncertainty           -0.035    20.284    
    SLICE_X7Y38          FDCE (Setup_fdce_C_CE)      -0.205    20.079    u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[12]
  -------------------------------------------------------------------
                         required time                         20.079    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                  8.757    

Slack (MET) :             8.757ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.796ns (29.247%)  route 4.345ns (70.753%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 20.047 - 15.152 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.621     5.181    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.637 r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/Q
                         net (fo=10, routed)          1.270     6.907    u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.152     7.059 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0/O
                         net (fo=1, routed)           0.658     7.717    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.326     8.043 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.043    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.423 f  u_ftdi_245fifo_top/u_rx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=14, routed)          1.113     9.536    u_ftdi_245fifo_top/u_rx_packing/CO[0]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.150     9.686 r  u_ftdi_245fifo_top/u_rx_packing/data3[18]_i_3/O
                         net (fo=5, routed)           0.510    10.196    u_ftdi_245fifo_top/u_rx_fifo4/data2_en_reg_2
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.332    10.528 r  u_ftdi_245fifo_top/u_rx_fifo4/data2[18]_i_1__1/O
                         net (fo=19, routed)          0.794    11.322    u_ftdi_245fifo_top/u_rx_fifo4/data2[18]_i_1__1_n_0
    SLICE_X7Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.514    20.047    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[2]/C
                         clock pessimism              0.272    20.319    
                         clock uncertainty           -0.035    20.284    
    SLICE_X7Y38          FDCE (Setup_fdce_C_CE)      -0.205    20.079    u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[2]
  -------------------------------------------------------------------
                         required time                         20.079    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                  8.757    

Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.796ns (29.247%)  route 4.345ns (70.753%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 20.047 - 15.152 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.621     5.181    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.637 r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/Q
                         net (fo=10, routed)          1.270     6.907    u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.152     7.059 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0/O
                         net (fo=1, routed)           0.658     7.717    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.326     8.043 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.043    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.423 f  u_ftdi_245fifo_top/u_rx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=14, routed)          1.113     9.536    u_ftdi_245fifo_top/u_rx_packing/CO[0]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.150     9.686 r  u_ftdi_245fifo_top/u_rx_packing/data3[18]_i_3/O
                         net (fo=5, routed)           0.510    10.196    u_ftdi_245fifo_top/u_rx_fifo4/data2_en_reg_2
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.332    10.528 r  u_ftdi_245fifo_top/u_rx_fifo4/data2[18]_i_1__1/O
                         net (fo=19, routed)          0.794    11.322    u_ftdi_245fifo_top/u_rx_fifo4/data2[18]_i_1__1_n_0
    SLICE_X6Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.514    20.047    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[0]/C
                         clock pessimism              0.272    20.319    
                         clock uncertainty           -0.035    20.284    
    SLICE_X6Y38          FDCE (Setup_fdce_C_CE)      -0.169    20.115    u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[0]
  -------------------------------------------------------------------
                         required time                         20.115    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.796ns (29.247%)  route 4.345ns (70.753%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 20.047 - 15.152 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.621     5.181    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.637 r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/Q
                         net (fo=10, routed)          1.270     6.907    u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.152     7.059 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0/O
                         net (fo=1, routed)           0.658     7.717    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.326     8.043 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.043    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.423 f  u_ftdi_245fifo_top/u_rx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=14, routed)          1.113     9.536    u_ftdi_245fifo_top/u_rx_packing/CO[0]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.150     9.686 r  u_ftdi_245fifo_top/u_rx_packing/data3[18]_i_3/O
                         net (fo=5, routed)           0.510    10.196    u_ftdi_245fifo_top/u_rx_fifo4/data2_en_reg_2
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.332    10.528 r  u_ftdi_245fifo_top/u_rx_fifo4/data2[18]_i_1__1/O
                         net (fo=19, routed)          0.794    11.322    u_ftdi_245fifo_top/u_rx_fifo4/data2[18]_i_1__1_n_0
    SLICE_X6Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.514    20.047    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[13]/C
                         clock pessimism              0.272    20.319    
                         clock uncertainty           -0.035    20.284    
    SLICE_X6Y38          FDCE (Setup_fdce_C_CE)      -0.169    20.115    u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[13]
  -------------------------------------------------------------------
                         required time                         20.115    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.796ns (29.247%)  route 4.345ns (70.753%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 20.047 - 15.152 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.621     5.181    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.637 r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/Q
                         net (fo=10, routed)          1.270     6.907    u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.152     7.059 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0/O
                         net (fo=1, routed)           0.658     7.717    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.326     8.043 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.043    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.423 f  u_ftdi_245fifo_top/u_rx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=14, routed)          1.113     9.536    u_ftdi_245fifo_top/u_rx_packing/CO[0]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.150     9.686 r  u_ftdi_245fifo_top/u_rx_packing/data3[18]_i_3/O
                         net (fo=5, routed)           0.510    10.196    u_ftdi_245fifo_top/u_rx_fifo4/data2_en_reg_2
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.332    10.528 r  u_ftdi_245fifo_top/u_rx_fifo4/data2[18]_i_1__1/O
                         net (fo=19, routed)          0.794    11.322    u_ftdi_245fifo_top/u_rx_fifo4/data2[18]_i_1__1_n_0
    SLICE_X6Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.514    20.047    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[1]/C
                         clock pessimism              0.272    20.319    
                         clock uncertainty           -0.035    20.284    
    SLICE_X6Y38          FDCE (Setup_fdce_C_CE)      -0.169    20.115    u_ftdi_245fifo_top/u_rx_fifo4/data2_reg[1]
  -------------------------------------------------------------------
                         required time                         20.115    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 1.796ns (29.464%)  route 4.300ns (70.536%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 20.047 - 15.152 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.621     5.181    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.637 r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/Q
                         net (fo=10, routed)          1.270     6.907    u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.152     7.059 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0/O
                         net (fo=1, routed)           0.658     7.717    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.326     8.043 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.043    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.423 f  u_ftdi_245fifo_top/u_rx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=14, routed)          1.113     9.536    u_ftdi_245fifo_top/u_rx_packing/CO[0]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.150     9.686 r  u_ftdi_245fifo_top/u_rx_packing/data3[18]_i_3/O
                         net (fo=5, routed)           0.432    10.118    u_ftdi_245fifo_top/u_rx_fifo4/data2_en_reg_2
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.332    10.450 r  u_ftdi_245fifo_top/u_rx_fifo4/data3[18]_i_1/O
                         net (fo=19, routed)          0.827    11.277    u_ftdi_245fifo_top/u_rx_fifo4/data3[18]_i_1_n_0
    SLICE_X5Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.514    20.047    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[0]/C
                         clock pessimism              0.272    20.319    
                         clock uncertainty           -0.035    20.284    
    SLICE_X5Y38          FDCE (Setup_fdce_C_CE)      -0.205    20.079    u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[0]
  -------------------------------------------------------------------
                         required time                         20.079    
                         arrival time                         -11.277    
  -------------------------------------------------------------------
                         slack                                  8.802    

Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 1.796ns (29.464%)  route 4.300ns (70.536%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 20.047 - 15.152 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.621     5.181    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.637 r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/Q
                         net (fo=10, routed)          1.270     6.907    u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.152     7.059 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0/O
                         net (fo=1, routed)           0.658     7.717    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.326     8.043 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.043    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.423 f  u_ftdi_245fifo_top/u_rx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=14, routed)          1.113     9.536    u_ftdi_245fifo_top/u_rx_packing/CO[0]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.150     9.686 r  u_ftdi_245fifo_top/u_rx_packing/data3[18]_i_3/O
                         net (fo=5, routed)           0.432    10.118    u_ftdi_245fifo_top/u_rx_fifo4/data2_en_reg_2
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.332    10.450 r  u_ftdi_245fifo_top/u_rx_fifo4/data3[18]_i_1/O
                         net (fo=19, routed)          0.827    11.277    u_ftdi_245fifo_top/u_rx_fifo4/data3[18]_i_1_n_0
    SLICE_X5Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.514    20.047    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[12]/C
                         clock pessimism              0.272    20.319    
                         clock uncertainty           -0.035    20.284    
    SLICE_X5Y38          FDCE (Setup_fdce_C_CE)      -0.205    20.079    u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[12]
  -------------------------------------------------------------------
                         required time                         20.079    
                         arrival time                         -11.277    
  -------------------------------------------------------------------
                         slack                                  8.802    

Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 1.796ns (29.464%)  route 4.300ns (70.536%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 20.047 - 15.152 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.621     5.181    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.637 r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/Q
                         net (fo=10, routed)          1.270     6.907    u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.152     7.059 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0/O
                         net (fo=1, routed)           0.658     7.717    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.326     8.043 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.043    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.423 f  u_ftdi_245fifo_top/u_rx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=14, routed)          1.113     9.536    u_ftdi_245fifo_top/u_rx_packing/CO[0]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.150     9.686 r  u_ftdi_245fifo_top/u_rx_packing/data3[18]_i_3/O
                         net (fo=5, routed)           0.432    10.118    u_ftdi_245fifo_top/u_rx_fifo4/data2_en_reg_2
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.332    10.450 r  u_ftdi_245fifo_top/u_rx_fifo4/data3[18]_i_1/O
                         net (fo=19, routed)          0.827    11.277    u_ftdi_245fifo_top/u_rx_fifo4/data3[18]_i_1_n_0
    SLICE_X5Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.514    20.047    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[16]/C
                         clock pessimism              0.272    20.319    
                         clock uncertainty           -0.035    20.284    
    SLICE_X5Y38          FDCE (Setup_fdce_C_CE)      -0.205    20.079    u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[16]
  -------------------------------------------------------------------
                         required time                         20.079    
                         arrival time                         -11.277    
  -------------------------------------------------------------------
                         slack                                  8.802    

Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 1.796ns (29.464%)  route 4.300ns (70.536%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 20.047 - 15.152 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.621     5.181    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.637 r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/Q
                         net (fo=10, routed)          1.270     6.907    u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.152     7.059 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0/O
                         net (fo=1, routed)           0.658     7.717    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.326     8.043 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.043    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.423 f  u_ftdi_245fifo_top/u_rx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=14, routed)          1.113     9.536    u_ftdi_245fifo_top/u_rx_packing/CO[0]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.150     9.686 r  u_ftdi_245fifo_top/u_rx_packing/data3[18]_i_3/O
                         net (fo=5, routed)           0.432    10.118    u_ftdi_245fifo_top/u_rx_fifo4/data2_en_reg_2
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.332    10.450 r  u_ftdi_245fifo_top/u_rx_fifo4/data3[18]_i_1/O
                         net (fo=19, routed)          0.827    11.277    u_ftdi_245fifo_top/u_rx_fifo4/data3[18]_i_1_n_0
    SLICE_X5Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.514    20.047    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[1]/C
                         clock pessimism              0.272    20.319    
                         clock uncertainty           -0.035    20.284    
    SLICE_X5Y38          FDCE (Setup_fdce_C_CE)      -0.205    20.079    u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[1]
  -------------------------------------------------------------------
                         required time                         20.079    
                         arrival time                         -11.277    
  -------------------------------------------------------------------
                         slack                                  8.802    

Slack (MET) :             8.852ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 1.796ns (29.705%)  route 4.250ns (70.295%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 20.048 - 15.152 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.621     5.181    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.456     5.637 r  u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]/Q
                         net (fo=10, routed)          1.270     6.907    u_ftdi_245fifo_top/u_rx_fifo_async/wptr_reg[6]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.152     7.059 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0/O
                         net (fo=1, routed)           0.658     7.717    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_5__0_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.326     8.043 r  u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.043    u_ftdi_245fifo_top/u_rx_fifo_async/i__carry_i_2__0_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.423 f  u_ftdi_245fifo_top/u_rx_fifo_async/_inferred__0/i__carry/CO[3]
                         net (fo=14, routed)          1.113     9.536    u_ftdi_245fifo_top/u_rx_packing/CO[0]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.150     9.686 r  u_ftdi_245fifo_top/u_rx_packing/data3[18]_i_3/O
                         net (fo=5, routed)           0.432    10.118    u_ftdi_245fifo_top/u_rx_fifo4/data2_en_reg_2
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.332    10.450 r  u_ftdi_245fifo_top/u_rx_fifo4/data3[18]_i_1/O
                         net (fo=19, routed)          0.778    11.228    u_ftdi_245fifo_top/u_rx_fifo4/data3[18]_i_1_n_0
    SLICE_X5Y39          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.515    20.048    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[13]/C
                         clock pessimism              0.272    20.320    
                         clock uncertainty           -0.035    20.285    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.205    20.080    u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[13]
  -------------------------------------------------------------------
                         required time                         20.080    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  8.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_rx_packing/r_tlast_reg/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/buffer_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.473%)  route 0.225ns (61.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.561     1.481    u_ftdi_245fifo_top/u_rx_packing/ftdi_clk_IBUF_BUFG
    SLICE_X9Y33          FDCE                                         r  u_ftdi_245fifo_top/u_rx_packing/r_tlast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141     1.622 r  u_ftdi_245fifo_top/u_rx_packing/r_tlast_reg/Q
                         net (fo=1, routed)           0.225     1.847    u_ftdi_245fifo_top/u_rx_fifo_async/DIADI[18]
    RAMB36_X0Y6          RAMB36E1                                     r  u_ftdi_245fifo_top/u_rx_fifo_async/buffer_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.871     2.037    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  u_ftdi_245fifo_top/u_rx_fifo_async/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.537    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.296     1.833    u_ftdi_245fifo_top/u_rx_fifo_async/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.564     1.484    u_ftdi_245fifo_top/u_tx_fifo2_2/ftdi_clk_IBUF_BUFG
    SLICE_X8Y38          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.164     1.648 r  u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[8]/Q
                         net (fo=1, routed)           0.106     1.754    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/Q[8]
    RAMB18_X0Y15         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.876     2.042    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/ftdi_clk_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.155     1.697    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.564     1.484    u_ftdi_245fifo_top/u_tx_fifo2_2/ftdi_clk_IBUF_BUFG
    SLICE_X8Y38          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.164     1.648 r  u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[2]/Q
                         net (fo=1, routed)           0.107     1.755    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/Q[2]
    RAMB18_X0Y15         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.876     2.042    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/ftdi_clk_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.697    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.565     1.485    u_ftdi_245fifo_top/u_tx_fifo2_2/ftdi_clk_IBUF_BUFG
    SLICE_X8Y40          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.164     1.649 r  u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[12]/Q
                         net (fo=1, routed)           0.106     1.755    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/Q[12]
    RAMB18_X0Y15         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.876     2.042    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/ftdi_clk_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.155     1.697    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.565     1.485    u_ftdi_245fifo_top/u_tx_fifo2_2/ftdi_clk_IBUF_BUFG
    SLICE_X8Y40          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.164     1.649 r  u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[6]/Q
                         net (fo=1, routed)           0.106     1.755    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/Q[6]
    RAMB18_X0Y15         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.876     2.042    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/ftdi_clk_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.697    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.564     1.484    u_ftdi_245fifo_top/u_tx_fifo2_2/ftdi_clk_IBUF_BUFG
    SLICE_X8Y38          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.164     1.648 r  u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[10]/Q
                         net (fo=1, routed)           0.108     1.756    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/Q[10]
    RAMB18_X0Y15         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.876     2.042    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/ftdi_clk_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.697    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.258%)  route 0.110ns (42.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.564     1.484    u_ftdi_245fifo_top/u_tx_fifo2_2/ftdi_clk_IBUF_BUFG
    SLICE_X8Y38          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.148     1.632 r  u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[9]/Q
                         net (fo=1, routed)           0.110     1.742    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/Q[9]
    RAMB18_X0Y15         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.876     2.042    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/ftdi_clk_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.102     1.644    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.148ns (57.086%)  route 0.111ns (42.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.564     1.484    u_ftdi_245fifo_top/u_tx_fifo2_2/ftdi_clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.148     1.632 r  u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[15]/Q
                         net (fo=1, routed)           0.111     1.743    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/Q[15]
    RAMB18_X0Y15         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.876     2.042    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/ftdi_clk_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.102     1.644    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.148ns (57.086%)  route 0.111ns (42.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.564     1.484    u_ftdi_245fifo_top/u_tx_fifo2_2/ftdi_clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.148     1.632 r  u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[5]/Q
                         net (fo=1, routed)           0.111     1.743    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/Q[5]
    RAMB18_X0Y15         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.876     2.042    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/ftdi_clk_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.102     1.644    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.148ns (57.184%)  route 0.111ns (42.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.564     1.484    u_ftdi_245fifo_top/u_tx_fifo2_2/ftdi_clk_IBUF_BUFG
    SLICE_X8Y38          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.148     1.632 r  u_ftdi_245fifo_top/u_tx_fifo2_2/data1_reg[11]/Q
                         net (fo=1, routed)           0.111     1.743    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/Q[11]
    RAMB18_X0Y15         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.876     2.042    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/ftdi_clk_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.101     1.643    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { ftdi_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.152      12.208     RAMB18_X0Y15   u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.152      12.576     RAMB36_X0Y6    u_ftdi_245fifo_top/u_rx_fifo_async/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB18_X0Y14   u_ftdi_245fifo_top/u_tx_fifo_async/buffer_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB18_X0Y15   u_ftdi_245fifo_top/u_tx_fifo_delay_submit/buffer_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.152      12.997     BUFGCTRL_X0Y0  ftdi_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         15.152      14.152     SLICE_X2Y37    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.152      14.152     SLICE_X0Y37    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.152      14.152     SLICE_X2Y37    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.152      14.152     SLICE_X3Y37    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.152      14.152     SLICE_X3Y37    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X2Y37    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X2Y37    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X0Y37    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X0Y37    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X2Y37    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X2Y37    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X3Y37    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X3Y37    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X3Y37    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X3Y37    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X2Y37    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X2Y37    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X0Y37    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X0Y37    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X2Y37    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X2Y37    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X3Y37    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X3Y37    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X3Y37    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.576       7.076      SLICE_X3Y37    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.884ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.580ns (15.947%)  route 3.057ns (84.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 24.894 - 20.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.628     5.192    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.648 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.510     6.157    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.124     6.281 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         2.547     8.829    u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[15]_1
    SLICE_X3Y31          FDCE                                         f  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.509    24.894    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X3Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[5]/C
                         clock pessimism              0.259    25.153    
                         clock uncertainty           -0.035    25.117    
    SLICE_X3Y31          FDCE (Recov_fdce_C_CLR)     -0.405    24.712    u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         24.712    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                 15.884    

Slack (MET) :             15.884ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_packing/r_bytes_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.580ns (15.947%)  route 3.057ns (84.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 24.894 - 20.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.628     5.192    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.648 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.510     6.157    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.124     6.281 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         2.547     8.829    u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[15]_1
    SLICE_X3Y31          FDCE                                         f  u_ftdi_245fifo_top/u_tx_packing/r_bytes_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.509    24.894    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X3Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/r_bytes_reg[5]/C
                         clock pessimism              0.259    25.153    
                         clock uncertainty           -0.035    25.117    
    SLICE_X3Y31          FDCE (Recov_fdce_C_CLR)     -0.405    24.712    u_ftdi_245fifo_top/u_tx_packing/r_bytes_reg[5]
  -------------------------------------------------------------------
                         required time                         24.712    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                 15.884    

Slack (MET) :             15.970ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.580ns (15.947%)  route 3.057ns (84.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 24.894 - 20.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.628     5.192    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.648 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.510     6.157    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.124     6.281 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         2.547     8.829    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[18]_0
    SLICE_X2Y31          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.509    24.894    u_ftdi_245fifo_top/u_tx_fifo2_1/CLK
    SLICE_X2Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[15]/C
                         clock pessimism              0.259    25.153    
                         clock uncertainty           -0.035    25.117    
    SLICE_X2Y31          FDCE (Recov_fdce_C_CLR)     -0.319    24.798    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[15]
  -------------------------------------------------------------------
                         required time                         24.798    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                 15.970    

Slack (MET) :             15.970ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.580ns (15.947%)  route 3.057ns (84.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 24.894 - 20.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.628     5.192    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.648 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.510     6.157    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.124     6.281 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         2.547     8.829    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[18]_0
    SLICE_X2Y31          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.509    24.894    u_ftdi_245fifo_top/u_tx_fifo2_1/CLK
    SLICE_X2Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[16]/C
                         clock pessimism              0.259    25.153    
                         clock uncertainty           -0.035    25.117    
    SLICE_X2Y31          FDCE (Recov_fdce_C_CLR)     -0.319    24.798    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[16]
  -------------------------------------------------------------------
                         required time                         24.798    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                 15.970    

Slack (MET) :             15.970ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.580ns (15.947%)  route 3.057ns (84.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 24.894 - 20.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.628     5.192    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.648 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.510     6.157    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.124     6.281 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         2.547     8.829    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[18]_0
    SLICE_X2Y31          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.509    24.894    u_ftdi_245fifo_top/u_tx_fifo2_1/CLK
    SLICE_X2Y31          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[9]/C
                         clock pessimism              0.259    25.153    
                         clock uncertainty           -0.035    25.117    
    SLICE_X2Y31          FDCE (Recov_fdce_C_CLR)     -0.319    24.798    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[9]
  -------------------------------------------------------------------
                         required time                         24.798    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                 15.970    

Slack (MET) :             16.029ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.580ns (16.614%)  route 2.911ns (83.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 24.893 - 20.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.628     5.192    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.648 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.510     6.157    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.124     6.281 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         2.402     8.683    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[10]_0
    SLICE_X3Y30          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.508    24.893    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y30          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[4]/C
                         clock pessimism              0.259    25.152    
                         clock uncertainty           -0.035    25.116    
    SLICE_X3Y30          FDCE (Recov_fdce_C_CLR)     -0.405    24.711    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[4]
  -------------------------------------------------------------------
                         required time                         24.711    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                 16.029    

Slack (MET) :             16.115ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wptr_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.580ns (16.614%)  route 2.911ns (83.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 24.893 - 20.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.628     5.192    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.648 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.510     6.157    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.124     6.281 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         2.402     8.683    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[10]_0
    SLICE_X2Y30          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo_async/wptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.508    24.893    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X2Y30          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wptr_reg[0]/C
                         clock pessimism              0.259    25.152    
                         clock uncertainty           -0.035    25.116    
    SLICE_X2Y30          FDCE (Recov_fdce_C_CLR)     -0.319    24.797    u_ftdi_245fifo_top/u_tx_fifo_async/wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         24.797    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                 16.115    

Slack (MET) :             16.115ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.580ns (16.614%)  route 2.911ns (83.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 24.893 - 20.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.628     5.192    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.648 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.510     6.157    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.124     6.281 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         2.402     8.683    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[10]_0
    SLICE_X2Y30          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo_async/wptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.508    24.893    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X2Y30          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wptr_reg[1]/C
                         clock pessimism              0.259    25.152    
                         clock uncertainty           -0.035    25.116    
    SLICE_X2Y30          FDCE (Recov_fdce_C_CLR)     -0.319    24.797    u_ftdi_245fifo_top/u_tx_fifo_async/wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         24.797    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                 16.115    

Slack (MET) :             16.188ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.580ns (17.426%)  route 2.748ns (82.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 24.890 - 20.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.628     5.192    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.648 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.510     6.157    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.124     6.281 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         2.239     8.520    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[10]_0
    SLICE_X1Y27          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.505    24.890    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X1Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[10]/C
                         clock pessimism              0.259    25.149    
                         clock uncertainty           -0.035    25.113    
    SLICE_X1Y27          FDCE (Recov_fdce_C_CLR)     -0.405    24.708    u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[10]
  -------------------------------------------------------------------
                         required time                         24.708    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                 16.188    

Slack (MET) :             16.324ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.580ns (18.168%)  route 2.612ns (81.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 24.890 - 20.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.628     5.192    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.456     5.648 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.510     6.157    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.124     6.281 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         2.103     8.384    u_ftdi_245fifo_top/u_tx_fifo_async/wq2_rptr_grey_reg[10]_0
    SLICE_X3Y27          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.505    24.890    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[0]/C
                         clock pessimism              0.259    25.149    
                         clock uncertainty           -0.035    25.113    
    SLICE_X3Y27          FDCE (Recov_fdce_C_CLR)     -0.405    24.708    u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[0]
  -------------------------------------------------------------------
                         required time                         24.708    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 16.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.208%)  route 0.374ns (66.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.589     1.512    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.173     1.826    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.045     1.871 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         0.202     2.072    u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[15]_1
    SLICE_X6Y33          FDCE                                         f  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.857     2.026    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X6Y33          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[11]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.067     1.458    u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.208%)  route 0.374ns (66.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.589     1.512    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.173     1.826    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.045     1.871 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         0.202     2.072    u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[15]_1
    SLICE_X6Y33          FDCE                                         f  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.857     2.026    u_ftdi_245fifo_top/u_tx_packing/CLK
    SLICE_X6Y33          FDCE                                         r  u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[8]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.067     1.458    u_ftdi_245fifo_top/u_tx_packing/o_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.151%)  route 0.393ns (67.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.589     1.512    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.173     1.826    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.045     1.871 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         0.220     2.091    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[18]_0
    SLICE_X5Y32          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.856     2.025    u_ftdi_245fifo_top/u_tx_fifo2_1/CLK
    SLICE_X5Y32          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[0]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X5Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.151%)  route 0.393ns (67.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.589     1.512    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.173     1.826    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.045     1.871 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         0.220     2.091    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[18]_0
    SLICE_X5Y32          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.856     2.025    u_ftdi_245fifo_top/u_tx_fifo2_1/CLK
    SLICE_X5Y32          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[10]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X5Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.151%)  route 0.393ns (67.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.589     1.512    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.173     1.826    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.045     1.871 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         0.220     2.091    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[18]_0
    SLICE_X5Y32          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.856     2.025    u_ftdi_245fifo_top/u_tx_fifo2_1/CLK
    SLICE_X5Y32          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[13]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X5Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.151%)  route 0.393ns (67.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.589     1.512    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.173     1.826    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.045     1.871 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         0.220     2.091    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[18]_0
    SLICE_X5Y32          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.856     2.025    u_ftdi_245fifo_top/u_tx_fifo2_1/CLK
    SLICE_X5Y32          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[14]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X5Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.151%)  route 0.393ns (67.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.589     1.512    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.173     1.826    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.045     1.871 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         0.220     2.091    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[18]_0
    SLICE_X5Y32          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.856     2.025    u_ftdi_245fifo_top/u_tx_fifo2_1/CLK
    SLICE_X5Y32          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[1]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X5Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.151%)  route 0.393ns (67.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.589     1.512    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.173     1.826    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.045     1.871 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         0.220     2.091    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[18]_0
    SLICE_X5Y32          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.856     2.025    u_ftdi_245fifo_top/u_tx_fifo2_1/CLK
    SLICE_X5Y32          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[2]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X5Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.151%)  route 0.393ns (67.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.589     1.512    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.173     1.826    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.045     1.871 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         0.220     2.091    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[18]_0
    SLICE_X5Y32          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.856     2.025    u_ftdi_245fifo_top/u_tx_fifo2_1/CLK
    SLICE_X5Y32          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[5]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X5Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.151%)  route 0.393ns (67.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.589     1.512    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.173     1.826    u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg_n_0_[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.045     1.871 f  u_ftdi_245fifo_top/u_resetn_sync_rx/data2[18]_i_2__0/O
                         net (fo=198, routed)         0.220     2.091    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[18]_0
    SLICE_X5Y32          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.856     2.025    u_ftdi_245fifo_top/u_tx_fifo2_1/CLK
    SLICE_X5Y32          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[6]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X5Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    u_ftdi_245fifo_top/u_tx_fifo2_1/data2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.659    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.233ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[6]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.580ns (17.252%)  route 2.782ns (82.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 19.970 - 15.152 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.650 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.498     6.148    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.124     6.272 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         2.284     8.556    u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[0]_0
    SLICE_X11Y27         FDCE                                         f  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.437    19.970    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[6]/C
                         clock pessimism              0.259    20.229    
                         clock uncertainty           -0.035    20.194    
    SLICE_X11Y27         FDCE (Recov_fdce_C_CLR)     -0.405    19.789    u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[6]
  -------------------------------------------------------------------
                         required time                         19.789    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                 11.233    

Slack (MET) :             11.233ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[6]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.580ns (17.252%)  route 2.782ns (82.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 19.970 - 15.152 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.650 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.498     6.148    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.124     6.272 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         2.284     8.556    u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[0]_0
    SLICE_X11Y27         FDCE                                         f  u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.437    19.970    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[6]/C
                         clock pessimism              0.259    20.229    
                         clock uncertainty           -0.035    20.194    
    SLICE_X11Y27         FDCE (Recov_fdce_C_CLR)     -0.405    19.789    u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[6]
  -------------------------------------------------------------------
                         required time                         19.789    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                 11.233    

Slack (MET) :             11.233ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[1]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.580ns (17.252%)  route 2.782ns (82.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 19.970 - 15.152 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.650 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.498     6.148    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.124     6.272 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         2.284     8.556    u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[0]_0
    SLICE_X11Y27         FDCE                                         f  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.437    19.970    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[1]/C
                         clock pessimism              0.259    20.229    
                         clock uncertainty           -0.035    20.194    
    SLICE_X11Y27         FDCE (Recov_fdce_C_CLR)     -0.405    19.789    u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[1]
  -------------------------------------------------------------------
                         required time                         19.789    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                 11.233    

Slack (MET) :             11.233ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[4]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.580ns (17.252%)  route 2.782ns (82.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 19.970 - 15.152 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.650 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.498     6.148    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.124     6.272 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         2.284     8.556    u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[0]_0
    SLICE_X11Y27         FDCE                                         f  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.437    19.970    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[4]/C
                         clock pessimism              0.259    20.229    
                         clock uncertainty           -0.035    20.194    
    SLICE_X11Y27         FDCE (Recov_fdce_C_CLR)     -0.405    19.789    u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[4]
  -------------------------------------------------------------------
                         required time                         19.789    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                 11.233    

Slack (MET) :             11.233ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[5]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.580ns (17.252%)  route 2.782ns (82.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 19.970 - 15.152 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.650 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.498     6.148    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.124     6.272 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         2.284     8.556    u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[0]_0
    SLICE_X11Y27         FDCE                                         f  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.437    19.970    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[5]/C
                         clock pessimism              0.259    20.229    
                         clock uncertainty           -0.035    20.194    
    SLICE_X11Y27         FDCE (Recov_fdce_C_CLR)     -0.405    19.789    u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[5]
  -------------------------------------------------------------------
                         required time                         19.789    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                 11.233    

Slack (MET) :             11.277ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[3]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.580ns (17.252%)  route 2.782ns (82.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 19.970 - 15.152 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.650 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.498     6.148    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.124     6.272 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         2.284     8.556    u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[0]_0
    SLICE_X10Y27         FDCE                                         f  u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.437    19.970    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[3]/C
                         clock pessimism              0.259    20.229    
                         clock uncertainty           -0.035    20.194    
    SLICE_X10Y27         FDCE (Recov_fdce_C_CLR)     -0.361    19.833    u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[3]
  -------------------------------------------------------------------
                         required time                         19.833    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                 11.277    

Slack (MET) :             11.277ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[7]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.580ns (17.252%)  route 2.782ns (82.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 19.970 - 15.152 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.650 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.498     6.148    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.124     6.272 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         2.284     8.556    u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[0]_0
    SLICE_X10Y27         FDCE                                         f  u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.437    19.970    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[7]/C
                         clock pessimism              0.259    20.229    
                         clock uncertainty           -0.035    20.194    
    SLICE_X10Y27         FDCE (Recov_fdce_C_CLR)     -0.361    19.833    u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[7]
  -------------------------------------------------------------------
                         required time                         19.833    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                 11.277    

Slack (MET) :             11.277ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[9]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.580ns (17.252%)  route 2.782ns (82.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 19.970 - 15.152 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.650 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.498     6.148    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.124     6.272 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         2.284     8.556    u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[0]_0
    SLICE_X10Y27         FDCE                                         f  u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.437    19.970    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[9]/C
                         clock pessimism              0.259    20.229    
                         clock uncertainty           -0.035    20.194    
    SLICE_X10Y27         FDCE (Recov_fdce_C_CLR)     -0.361    19.833    u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[9]
  -------------------------------------------------------------------
                         required time                         19.833    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                 11.277    

Slack (MET) :             11.319ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[2]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.580ns (17.252%)  route 2.782ns (82.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 19.970 - 15.152 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.650 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.498     6.148    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.124     6.272 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         2.284     8.556    u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[0]_0
    SLICE_X10Y27         FDCE                                         f  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.437    19.970    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[2]/C
                         clock pessimism              0.259    20.229    
                         clock uncertainty           -0.035    20.194    
    SLICE_X10Y27         FDCE (Recov_fdce_C_CLR)     -0.319    19.875    u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[2]
  -------------------------------------------------------------------
                         required time                         19.875    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                 11.319    

Slack (MET) :             11.319ns  (required time - arrival time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[7]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.580ns (17.252%)  route 2.782ns (82.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 19.970 - 15.152 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.650 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.498     6.148    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.124     6.272 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         2.284     8.556    u_ftdi_245fifo_top/u_rx_fifo_async/wq2_rptr_grey_reg[0]_0
    SLICE_X10Y27         FDCE                                         f  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    W19                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422    16.574 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.442    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.533 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.437    19.970    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[7]/C
                         clock pessimism              0.259    20.229    
                         clock uncertainty           -0.035    20.194    
    SLICE_X10Y27         FDCE (Recov_fdce_C_CLR)     -0.319    19.875    u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[7]
  -------------------------------------------------------------------
                         required time                         19.875    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                 11.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.570%)  route 0.337ns (64.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.592     1.512    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.158     1.811    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.856 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         0.179     2.035    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]_3
    SLICE_X2Y37          FDCE                                         f  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.862     2.027    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.503     1.525    
    SLICE_X2Y37          FDCE (Remov_fdce_C_CLR)     -0.067     1.458    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.570%)  route 0.337ns (64.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.592     1.512    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.158     1.811    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.856 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         0.179     2.035    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]_3
    SLICE_X2Y37          FDCE                                         f  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.862     2.027    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.503     1.525    
    SLICE_X2Y37          FDCE (Remov_fdce_C_CLR)     -0.067     1.458    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[17]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.051%)  route 0.345ns (64.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.592     1.512    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.158     1.811    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.856 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         0.187     2.043    u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[0]_0
    SLICE_X5Y37          FDCE                                         f  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.860     2.025    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[17]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.454    u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[18]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.051%)  route 0.345ns (64.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.592     1.512    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.158     1.811    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.856 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         0.187     2.043    u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[0]_0
    SLICE_X5Y37          FDCE                                         f  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.860     2.025    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[18]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.454    u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[2]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.051%)  route 0.345ns (64.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.592     1.512    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.158     1.811    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.856 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         0.187     2.043    u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[0]_0
    SLICE_X5Y37          FDCE                                         f  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.860     2.025    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[2]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.454    u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[3]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.051%)  route 0.345ns (64.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.592     1.512    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.158     1.811    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.856 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         0.187     2.043    u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[0]_0
    SLICE_X5Y37          FDCE                                         f  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.860     2.025    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[3]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.454    u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_delay_submit/count_reg[0]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.685%)  route 0.350ns (65.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.592     1.512    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.158     1.811    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.856 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         0.192     2.048    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/o_en_reg_0
    SLICE_X2Y36          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.861     2.026    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/ftdi_clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/count_reg[0]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.459    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_delay_submit/count_reg[2]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.685%)  route 0.350ns (65.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.592     1.512    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.158     1.811    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.856 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         0.192     2.048    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/o_en_reg_0
    SLICE_X2Y36          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.861     2.026    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/ftdi_clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/count_reg[2]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.459    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_delay_submit/count_reg[3]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.685%)  route 0.350ns (65.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.592     1.512    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.158     1.811    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.856 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         0.192     2.048    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/o_en_reg_0
    SLICE_X2Y36          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.861     2.026    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/ftdi_clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/count_reg[3]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.459    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_delay_submit/wptr_submit_d_reg[9]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.685%)  route 0.350ns (65.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.592     1.512    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/Q
                         net (fo=1, routed)           0.158     1.811    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_ftdi
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.856 f  u_ftdi_245fifo_top/u_resetn_sync_usb/FSM_sequential_state[2]_i_2/O
                         net (fo=343, routed)         0.192     2.048    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/o_en_reg_0
    SLICE_X2Y36          FDCE                                         f  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/wptr_submit_d_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.861     2.026    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/ftdi_clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_delay_submit/wptr_submit_d_reg[9]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.459    u_ftdi_245fifo_top/u_tx_fifo_delay_submit/wptr_submit_d_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.589    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  clk

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.375ns  (logic 0.518ns (37.676%)  route 0.857ns (62.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.551     5.111    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X8Y26          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.518     5.629 r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[10]/Q
                         net (fo=1, routed)           0.857     6.486    u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg_n_0_[10]
    SLICE_X7Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.503     4.888    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X7Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[10]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.347ns  (logic 0.518ns (38.451%)  route 0.829ns (61.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.551     5.111    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X8Y26          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.518     5.629 r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[8]/Q
                         net (fo=1, routed)           0.829     6.459    u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg_n_0_[8]
    SLICE_X8Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.436     4.821    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X8Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[8]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.259ns  (logic 0.456ns (36.232%)  route 0.803ns (63.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.621     5.181    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.456     5.637 r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[6]/Q
                         net (fo=1, routed)           0.803     6.440    u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey[6]
    SLICE_X2Y28          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.507     4.892    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X2Y28          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[6]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.215ns  (logic 0.478ns (39.326%)  route 0.737ns (60.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.621     5.181    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.478     5.659 r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[3]/Q
                         net (fo=1, routed)           0.737     6.397    u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey[3]
    SLICE_X2Y28          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.507     4.892    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X2Y28          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[3]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.211ns  (logic 0.478ns (39.462%)  route 0.733ns (60.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.621     5.181    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.478     5.659 r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[0]/Q
                         net (fo=1, routed)           0.733     6.393    u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey[0]
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.505     4.890    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[0]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.266ns  (logic 0.456ns (36.027%)  route 0.810ns (63.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.552     5.112    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDCE (Prop_fdce_C_Q)         0.456     5.568 r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[1]/Q
                         net (fo=1, routed)           0.810     6.378    u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg_n_0_[1]
    SLICE_X8Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.436     4.821    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X8Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[1]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.259ns  (logic 0.456ns (36.228%)  route 0.803ns (63.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.552     5.112    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDCE (Prop_fdce_C_Q)         0.456     5.568 r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[4]/Q
                         net (fo=1, routed)           0.803     6.371    u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg_n_0_[4]
    SLICE_X8Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.436     4.821    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X8Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[4]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.218ns  (logic 0.518ns (42.520%)  route 0.700ns (57.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.555     5.115    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X8Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.518     5.633 r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[6]/Q
                         net (fo=1, routed)           0.700     6.334    u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg_n_0_[6]
    SLICE_X5Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.503     4.888    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X5Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[6]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.218ns  (logic 0.518ns (42.528%)  route 0.700ns (57.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.551     5.111    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X8Y26          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.518     5.629 r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[7]/Q
                         net (fo=1, routed)           0.700     6.329    u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg_n_0_[7]
    SLICE_X5Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.503     4.888    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X5Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[7]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.203ns  (logic 0.478ns (39.737%)  route 0.725ns (60.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.551     5.111    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X8Y26          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.478     5.589 r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[9]/Q
                         net (fo=1, routed)           0.725     6.314    u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg_n_0_[9]
    SLICE_X7Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.503     4.888    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X7Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.585     1.505    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164     1.669 r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[1]/Q
                         net (fo=1, routed)           0.049     1.718    u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey[1]
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.853     2.022    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[1]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.210%)  route 0.117ns (47.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.581     1.501    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.128     1.629 r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[3]/Q
                         net (fo=1, routed)           0.117     1.746    u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg_n_0_[3]
    SLICE_X4Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.851     2.020    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X4Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[3]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.019%)  route 0.113ns (46.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.585     1.505    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.128     1.633 r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[10]/Q
                         net (fo=1, routed)           0.113     1.746    u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey[10]
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.853     2.022    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[10]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.413%)  route 0.118ns (45.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.583     1.503    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.141     1.644 r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[0]/Q
                         net (fo=1, routed)           0.118     1.762    u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg_n_0_[0]
    SLICE_X4Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.851     2.020    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X4Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[0]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.665%)  route 0.165ns (56.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.585     1.505    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.128     1.633 r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[9]/Q
                         net (fo=1, routed)           0.165     1.798    u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey[9]
    SLICE_X1Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.855     2.024    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X1Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[9]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.421%)  route 0.163ns (53.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.585     1.505    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[8]/Q
                         net (fo=1, routed)           0.163     1.809    u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey[8]
    SLICE_X0Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.855     2.024    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X0Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[8]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.782%)  route 0.178ns (58.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.583     1.503    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.128     1.631 r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[7]/Q
                         net (fo=1, routed)           0.178     1.809    u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey[7]
    SLICE_X4Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.851     2.020    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X4Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[7]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.701%)  route 0.169ns (53.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.585     1.505    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.148     1.653 r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[5]/Q
                         net (fo=1, routed)           0.169     1.822    u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey[5]
    SLICE_X0Y30          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.856     2.025    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X0Y30          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[5]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.445%)  route 0.161ns (49.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.585     1.505    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164     1.669 r  u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey_reg[4]/Q
                         net (fo=1, routed)           0.161     1.830    u_ftdi_245fifo_top/u_tx_fifo_async/rq_rptr_grey[4]
    SLICE_X1Y30          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.856     2.025    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X1Y30          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq1_rptr_grey_reg[4]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.127%)  route 0.226ns (63.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.556     1.476    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDCE (Prop_fdce_C_Q)         0.128     1.604 r  u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg[5]/Q
                         net (fo=1, routed)           0.226     1.830    u_ftdi_245fifo_top/u_rx_fifo_async/wq_wptr_grey_reg_n_0_[5]
    SLICE_X8Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.823     1.992    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X8Y27          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq1_wptr_grey_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  ftdi_clk

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.544ns  (logic 0.518ns (33.544%)  route 1.026ns (66.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.185    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X6Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.518     5.703 r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[8]/Q
                         net (fo=1, routed)           1.026     6.729    u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg_n_0_[8]
    SLICE_X8Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.438     4.819    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X8Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[8]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.399ns  (logic 0.456ns (32.594%)  route 0.943ns (67.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.626     5.190    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X1Y30          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.456     5.646 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[6]/Q
                         net (fo=1, routed)           0.943     6.589    u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey[6]
    SLICE_X2Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.508     4.889    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[6]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.265ns  (logic 0.456ns (36.036%)  route 0.809ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.626     5.190    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X1Y30          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.456     5.646 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[0]/Q
                         net (fo=1, routed)           0.809     6.455    u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey[0]
    SLICE_X2Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.508     4.889    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[0]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.419ns (34.039%)  route 0.812ns (65.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.625     5.189    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.419     5.608 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[2]/Q
                         net (fo=1, routed)           0.812     6.420    u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey[2]
    SLICE_X3Y28          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.507     4.888    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[2]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.478ns (41.043%)  route 0.687ns (58.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.185    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X6Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.478     5.663 r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[9]/Q
                         net (fo=1, routed)           0.687     6.349    u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg_n_0_[9]
    SLICE_X10Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.437     4.818    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[9]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.157ns  (logic 0.478ns (41.301%)  route 0.679ns (58.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.185    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X6Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.478     5.663 r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[7]/Q
                         net (fo=1, routed)           0.679     6.342    u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg_n_0_[7]
    SLICE_X10Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.437     4.818    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[7]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.102ns  (logic 0.518ns (46.991%)  route 0.584ns (53.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.185    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X6Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.518     5.703 r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[6]/Q
                         net (fo=1, routed)           0.584     6.287    u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg_n_0_[6]
    SLICE_X11Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.437     4.818    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[6]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.858%)  route 0.608ns (57.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.625     5.189    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X1Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[9]/Q
                         net (fo=1, routed)           0.608     6.253    u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey[9]
    SLICE_X3Y33          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.512     4.893    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[9]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.058ns  (logic 0.518ns (48.961%)  route 0.540ns (51.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.185    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X6Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.518     5.703 r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[4]/Q
                         net (fo=1, routed)           0.540     6.243    u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg_n_0_[4]
    SLICE_X11Y28         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.439     4.820    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[4]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.014ns  (logic 0.478ns (47.145%)  route 0.536ns (52.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.185    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X6Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.478     5.663 r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[5]/Q
                         net (fo=1, routed)           0.536     6.199    u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg_n_0_[5]
    SLICE_X11Y28         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.439     4.820    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.554     1.477    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X9Y26          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[2]/Q
                         net (fo=1, routed)           0.114     1.733    u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg_n_0_[2]
    SLICE_X10Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.823     1.988    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[2]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.585     1.508    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X1Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[10]/Q
                         net (fo=1, routed)           0.102     1.751    u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey[10]
    SLICE_X2Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.853     2.018    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[10]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.586     1.509    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[1]/Q
                         net (fo=1, routed)           0.113     1.763    u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey[1]
    SLICE_X5Y28          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.852     2.017    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[1]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.376%)  route 0.167ns (56.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.556     1.479    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X9Y28          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.128     1.607 r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[10]/Q
                         net (fo=1, routed)           0.167     1.774    u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg_n_0_[10]
    SLICE_X11Y28         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.824     1.989    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[10]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.304%)  route 0.175ns (57.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.554     1.477    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X9Y26          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.128     1.605 r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[3]/Q
                         net (fo=1, routed)           0.175     1.780    u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg_n_0_[3]
    SLICE_X10Y26         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.821     1.986    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[3]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.482%)  route 0.138ns (49.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.586     1.509    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[3]/Q
                         net (fo=1, routed)           0.138     1.789    u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey[3]
    SLICE_X3Y28          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.854     2.019    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[3]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.554     1.477    u_ftdi_245fifo_top/u_rx_fifo_async/CLK
    SLICE_X9Y26          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg[1]/Q
                         net (fo=1, routed)           0.176     1.795    u_ftdi_245fifo_top/u_rx_fifo_async/rq_rptr_grey_reg_n_0_[1]
    SLICE_X8Y26          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.821     1.986    u_ftdi_245fifo_top/u_rx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X8Y26          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo_async/wq1_rptr_grey_reg[1]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.754%)  route 0.165ns (56.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.586     1.509    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X3Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.128     1.637 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[5]/Q
                         net (fo=1, routed)           0.165     1.802    u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey[5]
    SLICE_X4Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.853     2.018    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[5]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.592%)  route 0.163ns (52.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.584     1.507    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X6Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.148     1.655 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[8]/Q
                         net (fo=1, routed)           0.163     1.818    u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey[8]
    SLICE_X4Y28          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.852     2.017    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[8]/C

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.592%)  route 0.154ns (48.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.584     1.507    u_ftdi_245fifo_top/u_tx_fifo_async/CLK
    SLICE_X6Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.164     1.671 r  u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey_reg[7]/Q
                         net (fo=1, routed)           0.154     1.825    u_ftdi_245fifo_top/u_tx_fifo_async/wq_wptr_grey[7]
    SLICE_X4Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.853     2.018    u_ftdi_245fifo_top/u_tx_fifo_async/ftdi_clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo_async/rq1_wptr_grey_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ftdi_resetn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.697ns  (logic 5.505ns (56.768%)  route 4.192ns (43.232%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           4.192     5.680    ftdi_resetn_OBUF
    AA21                 OBUF (Prop_obuf_I_O)         4.016     9.697 r  ftdi_resetn_OBUF_inst/O
                         net (fo=0)                   0.000     9.697    ftdi_resetn
    AA21                                                              r  ftdi_resetn (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ftdi_resetn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.623ns  (logic 2.275ns (62.790%)  route 1.348ns (37.210%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.348     1.604    ftdi_resetn_OBUF
    AA21                 OBUF (Prop_obuf_I_O)         2.019     3.623 r  ftdi_resetn_OBUF_inst/O
                         net (fo=0)                   0.000     3.623    ftdi_resetn
    AA21                                                              r  ftdi_resetn (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tdata_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.095ns  (logic 4.514ns (49.637%)  route 4.580ns (50.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.629     5.193    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  tdata_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.711 r  tdata_d_reg[2]/Q
                         net (fo=1, routed)           4.580    10.291    LED_OBUF[2]
    D20                  OBUF (Prop_obuf_I_O)         3.996    14.287 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.287    LED[2]
    D20                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdata_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 4.518ns (52.402%)  route 4.104ns (47.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.629     5.193    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  tdata_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.711 r  tdata_d_reg[1]/Q
                         net (fo=1, routed)           4.104     9.815    LED_OBUF[1]
    E21                  OBUF (Prop_obuf_I_O)         4.000    13.815 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.815    LED[1]
    E21                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdata_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 4.494ns (56.217%)  route 3.500ns (43.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.629     5.193    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  tdata_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.711 r  tdata_d_reg[0]/Q
                         net (fo=1, routed)           3.500     9.211    LED_OBUF[0]
    F19                  OBUF (Prop_obuf_I_O)         3.976    13.187 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.187    LED[0]
    F19                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tdata_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.162ns  (logic 2.143ns (67.769%)  route 1.019ns (32.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.589     1.512    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  tdata_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  tdata_d_reg[0]/Q
                         net (fo=1, routed)           1.019     2.696    LED_OBUF[0]
    F19                  OBUF (Prop_obuf_I_O)         1.979     4.675 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.675    LED[0]
    F19                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdata_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.564ns  (logic 2.167ns (60.798%)  route 1.397ns (39.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.589     1.512    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  tdata_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  tdata_d_reg[1]/Q
                         net (fo=1, routed)           1.397     3.073    LED_OBUF[1]
    E21                  OBUF (Prop_obuf_I_O)         2.003     5.076 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.076    LED[1]
    E21                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdata_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.766ns  (logic 2.163ns (57.428%)  route 1.603ns (42.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.589     1.512    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  tdata_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  tdata_d_reg[2]/Q
                         net (fo=1, routed)           1.603     3.280    LED_OBUF[2]
    D20                  OBUF (Prop_obuf_I_O)         1.999     5.279 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.279    LED[2]
    D20                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.437ns  (logic 4.113ns (43.580%)  route 5.324ns (56.420%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.712 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=72, routed)          1.498     7.210    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/state[2]
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.152     7.362 f  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_data_IOBUF[15]_inst_i_1/O
                         net (fo=18, routed)          3.827    11.189    ftdi_data_IOBUF[0]_inst/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.443    14.631 r  ftdi_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.631    ftdi_data[0]
    N17                                                               r  ftdi_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.296ns  (logic 4.111ns (44.229%)  route 5.184ns (55.771%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.712 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=72, routed)          1.498     7.210    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/state[2]
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.152     7.362 f  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_data_IOBUF[15]_inst_i_1/O
                         net (fo=18, routed)          3.687    11.049    ftdi_data_IOBUF[2]_inst/T
    R18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.441    14.490 r  ftdi_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.490    ftdi_data[2]
    R18                                                               r  ftdi_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.118ns  (logic 4.085ns (44.795%)  route 5.034ns (55.205%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.712 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=72, routed)          1.498     7.210    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/state[2]
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.152     7.362 f  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_data_IOBUF[15]_inst_i_1/O
                         net (fo=18, routed)          3.536    10.898    ftdi_data_IOBUF[15]_inst/T
    P14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.415    14.313 r  ftdi_data_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.313    ftdi_data[15]
    P14                                                               r  ftdi_data[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.965ns  (logic 4.082ns (45.529%)  route 4.884ns (54.471%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.712 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=72, routed)          1.498     7.210    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/state[2]
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.152     7.362 f  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_data_IOBUF[15]_inst_i_1/O
                         net (fo=18, routed)          3.386    10.748    ftdi_data_IOBUF[14]_inst/T
    U17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.412    14.160 r  ftdi_data_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.160    ftdi_data[14]
    U17                                                               r  ftdi_data[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.830ns  (logic 4.097ns (46.396%)  route 4.733ns (53.604%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.712 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=72, routed)          1.498     7.210    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/state[2]
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.152     7.362 f  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_data_IOBUF[15]_inst_i_1/O
                         net (fo=18, routed)          3.236    10.598    ftdi_data_IOBUF[11]_inst/T
    AA18                 OBUFT (TriStatE_obuft_T_O)
                                                      3.427    14.024 r  ftdi_data_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.024    ftdi_data[11]
    AA18                                                              r  ftdi_data[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.665ns  (logic 4.082ns (47.111%)  route 4.583ns (52.889%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.712 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=72, routed)          1.498     7.210    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/state[2]
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.152     7.362 f  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_data_IOBUF[15]_inst_i_1/O
                         net (fo=18, routed)          3.085    10.447    ftdi_data_IOBUF[13]_inst/T
    V17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.412    13.859 r  ftdi_data_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.859    ftdi_data[13]
    V17                                                               r  ftdi_data[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_rd_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.586ns  (logic 4.645ns (54.092%)  route 3.942ns (45.908%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.712 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=72, routed)          1.498     7.210    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/state[2]
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.124     7.334 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_rd_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.444     9.778    ftdi_rd_n_OBUF
    P17                  OBUF (Prop_obuf_I_O)         4.003    13.781 r  ftdi_rd_n_OBUF_inst/O
                         net (fo=0)                   0.000    13.781    ftdi_rd_n
    P17                                                               r  ftdi_rd_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.540ns  (logic 4.108ns (48.100%)  route 4.432ns (51.900%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.712 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=72, routed)          1.498     7.210    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/state[2]
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.152     7.362 f  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_data_IOBUF[15]_inst_i_1/O
                         net (fo=18, routed)          2.935    10.297    ftdi_data_IOBUF[10]_inst/T
    AA19                 OBUFT (TriStatE_obuft_T_O)
                                                      3.438    13.735 r  ftdi_data_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.735    ftdi_data[10]
    AA19                                                              r  ftdi_data[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.504ns  (logic 4.081ns (47.993%)  route 4.423ns (52.007%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.712 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=72, routed)          1.498     7.210    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/state[2]
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.152     7.362 f  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_data_IOBUF[15]_inst_i_1/O
                         net (fo=18, routed)          2.925    10.287    ftdi_data_IOBUF[12]_inst/T
    V18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.411    13.698 r  ftdi_data_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.698    ftdi_data[12]
    V18                                                               r  ftdi_data[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.990ns  (logic 4.108ns (51.412%)  route 3.882ns (48.588%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.464    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.634     5.194    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.712 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[2]/Q
                         net (fo=72, routed)          1.498     7.210    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/state[2]
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.152     7.362 f  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_data_IOBUF[15]_inst_i_1/O
                         net (fo=18, routed)          2.385     9.747    ftdi_data_IOBUF[4]_inst/T
    U22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.438    13.185 r  ftdi_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.185    ftdi_data[4]
    U22                                                               r  ftdi_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.560ns (82.529%)  route 0.330ns (17.471%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.594     1.514    u_ftdi_245fifo_top/u_tx_fifo2_3/ftdi_clk_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.148     1.662 r  u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[1]/Q
                         net (fo=1, routed)           0.330     1.992    ftdi_data_IOBUF[1]_inst/I
    P19                  OBUFT (Prop_obuft_I_O)       1.412     3.404 r  ftdi_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.404    ftdi_data[1]
    P19                                                               r  ftdi_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.527ns (80.669%)  route 0.366ns (19.331%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.592     1.512    u_ftdi_245fifo_top/u_tx_fifo2_3/ftdi_clk_IBUF_BUFG
    SLICE_X4Y40          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[6]/Q
                         net (fo=1, routed)           0.366     2.019    ftdi_data_IOBUF[6]_inst/I
    W21                  OBUFT (Prop_obuft_I_O)       1.386     3.404 r  ftdi_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.404    ftdi_data[6]
    W21                                                               r  ftdi_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.548ns (80.646%)  route 0.372ns (19.354%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.594     1.514    u_ftdi_245fifo_top/u_tx_fifo2_3/ftdi_clk_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.164     1.678 r  u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[4]/Q
                         net (fo=1, routed)           0.372     2.049    ftdi_data_IOBUF[4]_inst/I
    U22                  OBUFT (Prop_obuft_I_O)       1.384     3.434 r  ftdi_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.434    ftdi_data[4]
    U22                                                               r  ftdi_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.566ns (80.963%)  route 0.368ns (19.037%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.594     1.514    u_ftdi_245fifo_top/u_tx_fifo2_3/ftdi_clk_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.148     1.662 r  u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[3]/Q
                         net (fo=1, routed)           0.368     2.030    ftdi_data_IOBUF[3]_inst/I
    T21                  OBUFT (Prop_obuft_I_O)       1.418     3.448 r  ftdi_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.448    ftdi_data[3]
    T21                                                               r  ftdi_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_be[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.071ns (53.860%)  route 0.917ns (46.140%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.592     1.512    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.141     1.653 f  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[1]/Q
                         net (fo=73, routed)          0.317     1.970    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/state[1]
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.044     2.014 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_data_IOBUF[15]_inst_i_1/O
                         net (fo=18, routed)          0.600     2.614    ftdi_be_IOBUF[0]_inst/T
    W22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.886     3.500 r  ftdi_be_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.500    ftdi_be[0]
    W22                                                               r  ftdi_be[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.554ns (78.206%)  route 0.433ns (21.794%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.594     1.514    u_ftdi_245fifo_top/u_tx_fifo2_3/ftdi_clk_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.164     1.678 r  u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[8]/Q
                         net (fo=1, routed)           0.433     2.111    ftdi_data_IOBUF[8]_inst/I
    AA20                 OBUFT (Prop_obuft_I_O)       1.390     3.500 r  ftdi_data_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.500    ftdi_data[8]
    AA20                                                              r  ftdi_data[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.570ns (78.139%)  route 0.439ns (21.861%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.592     1.512    u_ftdi_245fifo_top/u_tx_fifo2_3/ftdi_clk_IBUF_BUFG
    SLICE_X4Y40          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.128     1.640 r  u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[7]/Q
                         net (fo=1, routed)           0.439     2.079    ftdi_data_IOBUF[7]_inst/I
    Y21                  OBUFT (Prop_obuft_I_O)       1.442     3.522 r  ftdi_data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.522    ftdi_data[7]
    Y21                                                               r  ftdi_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.602ns (77.597%)  route 0.462ns (22.403%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.594     1.514    u_ftdi_245fifo_top/u_tx_fifo2_3/ftdi_clk_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.148     1.662 r  u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[9]/Q
                         net (fo=1, routed)           0.462     2.124    ftdi_data_IOBUF[9]_inst/I
    AB21                 OBUFT (Prop_obuft_I_O)       1.454     3.578 r  ftdi_data_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.578    ftdi_data[9]
    AB21                                                              r  ftdi_data[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.573ns (76.148%)  route 0.493ns (23.852%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.594     1.514    u_ftdi_245fifo_top/u_tx_fifo2_3/ftdi_clk_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.148     1.662 r  u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[5]/Q
                         net (fo=1, routed)           0.493     2.155    ftdi_data_IOBUF[5]_inst/I
    U20                  OBUFT (Prop_obuft_I_O)       1.425     3.580 r  ftdi_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.580    ftdi_data[5]
    U20                                                               r  ftdi_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_be[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.590ns (76.686%)  route 0.483ns (23.314%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.593     1.513    u_ftdi_245fifo_top/u_tx_fifo2_3/ftdi_clk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.148     1.661 r  u_ftdi_245fifo_top/u_tx_fifo2_3/data1_reg[17]/Q
                         net (fo=2, routed)           0.483     2.144    ftdi_be_IOBUF[1]_inst/I
    Y22                  OBUFT (Prop_obuft_I_O)       1.442     3.586 r  ftdi_be_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.586    ftdi_be[1]
    Y22                                                               r  ftdi_be[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.713ns  (logic 1.612ns (24.019%)  route 5.101ns (75.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.310    u_ftdi_245fifo_top/u_resetn_sync_rx/ftdi_resetn_OBUF
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.434 f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift[3]_i_1/O
                         net (fo=8, routed)           1.279     6.713    u_ftdi_245fifo_top/u_resetn_sync_rx/rst_n
    SLICE_X4Y34          FDCE                                         f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.511     4.896    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.713ns  (logic 1.612ns (24.019%)  route 5.101ns (75.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.310    u_ftdi_245fifo_top/u_resetn_sync_rx/ftdi_resetn_OBUF
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.434 f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift[3]_i_1/O
                         net (fo=8, routed)           1.279     6.713    u_ftdi_245fifo_top/u_resetn_sync_rx/rst_n
    SLICE_X4Y34          FDCE                                         f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.511     4.896    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.713ns  (logic 1.612ns (24.019%)  route 5.101ns (75.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.310    u_ftdi_245fifo_top/u_resetn_sync_rx/ftdi_resetn_OBUF
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.434 f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift[3]_i_1/O
                         net (fo=8, routed)           1.279     6.713    u_ftdi_245fifo_top/u_resetn_sync_rx/rst_n
    SLICE_X4Y34          FDCE                                         f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.511     4.896    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.713ns  (logic 1.612ns (24.019%)  route 5.101ns (75.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.310    u_ftdi_245fifo_top/u_resetn_sync_rx/ftdi_resetn_OBUF
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.434 f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift[3]_i_1/O
                         net (fo=8, routed)           1.279     6.713    u_ftdi_245fifo_top/u_resetn_sync_rx/rst_n
    SLICE_X4Y34          FDCE                                         f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.511     4.896    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.439ns  (logic 0.301ns (12.349%)  route 2.138ns (87.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.578     1.834    u_ftdi_245fifo_top/u_resetn_sync_rx/ftdi_resetn_OBUF
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift[3]_i_1/O
                         net (fo=8, routed)           0.560     2.439    u_ftdi_245fifo_top/u_resetn_sync_rx/rst_n
    SLICE_X4Y34          FDCE                                         f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.858     2.027    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.439ns  (logic 0.301ns (12.349%)  route 2.138ns (87.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.578     1.834    u_ftdi_245fifo_top/u_resetn_sync_rx/ftdi_resetn_OBUF
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift[3]_i_1/O
                         net (fo=8, routed)           0.560     2.439    u_ftdi_245fifo_top/u_resetn_sync_rx/rst_n
    SLICE_X4Y34          FDCE                                         f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.858     2.027    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.439ns  (logic 0.301ns (12.349%)  route 2.138ns (87.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.578     1.834    u_ftdi_245fifo_top/u_resetn_sync_rx/ftdi_resetn_OBUF
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift[3]_i_1/O
                         net (fo=8, routed)           0.560     2.439    u_ftdi_245fifo_top/u_resetn_sync_rx/rst_n
    SLICE_X4Y34          FDCE                                         f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.858     2.027    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.439ns  (logic 0.301ns (12.349%)  route 2.138ns (87.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.578     1.834    u_ftdi_245fifo_top/u_resetn_sync_rx/ftdi_resetn_OBUF
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift[3]_i_1/O
                         net (fo=8, routed)           0.560     2.439    u_ftdi_245fifo_top/u_resetn_sync_rx/rst_n
    SLICE_X4Y34          FDCE                                         f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.858     2.027    u_ftdi_245fifo_top/u_resetn_sync_rx/CLK
    SLICE_X4Y34          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay           201 Endpoints
Min Delay           201 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.219ns  (logic 1.612ns (25.926%)  route 4.607ns (74.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.310    u_ftdi_245fifo_top/u_resetn_sync_rx/ftdi_resetn_OBUF
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.434 f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift[3]_i_1/O
                         net (fo=8, routed)           0.785     6.219    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[3]_0
    SLICE_X3Y37          FDCE                                         f  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.515     4.896    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[1]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.219ns  (logic 1.612ns (25.926%)  route 4.607ns (74.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.310    u_ftdi_245fifo_top/u_resetn_sync_rx/ftdi_resetn_OBUF
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.434 f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift[3]_i_1/O
                         net (fo=8, routed)           0.785     6.219    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[3]_0
    SLICE_X3Y37          FDCE                                         f  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.515     4.896    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[2]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.219ns  (logic 1.612ns (25.926%)  route 4.607ns (74.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.310    u_ftdi_245fifo_top/u_resetn_sync_rx/ftdi_resetn_OBUF
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.434 f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift[3]_i_1/O
                         net (fo=8, routed)           0.785     6.219    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[3]_0
    SLICE_X3Y37          FDCE                                         f  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.515     4.896    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[3]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.219ns  (logic 1.612ns (25.926%)  route 4.607ns (74.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.310    u_ftdi_245fifo_top/u_resetn_sync_rx/ftdi_resetn_OBUF
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.434 f  u_ftdi_245fifo_top/u_resetn_sync_rx/rstn_shift[3]_i_1/O
                         net (fo=8, routed)           0.785     6.219    u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[3]_0
    SLICE_X3Y37          FDCE                                         f  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.515     4.896    u_ftdi_245fifo_top/u_resetn_sync_usb/ftdi_clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  u_ftdi_245fifo_top/u_resetn_sync_usb/rstn_shift_reg[3]/C

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.146ns  (logic 1.779ns (28.950%)  route 4.367ns (71.050%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n
    AB22                 IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_rxf_n_IBUF_inst/O
                         net (fo=8, routed)           2.603     4.134    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_rxf_n_IBUF
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.124     4.258 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/data4[18]_i_3/O
                         net (fo=8, routed)           0.871     5.129    u_ftdi_245fifo_top/u_rx_fifo4/data2_en_reg_1
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.253 r  u_ftdi_245fifo_top/u_rx_fifo4/data1[18]_i_1__1/O
                         net (fo=19, routed)          0.893     6.146    u_ftdi_245fifo_top/u_rx_fifo4/data10
    SLICE_X7Y34          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.511     4.892    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X7Y34          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[2]/C

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.005ns  (logic 1.779ns (29.629%)  route 4.226ns (70.371%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n
    AB22                 IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_rxf_n_IBUF_inst/O
                         net (fo=8, routed)           2.603     4.134    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_rxf_n_IBUF
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.124     4.258 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/data4[18]_i_3/O
                         net (fo=8, routed)           0.871     5.129    u_ftdi_245fifo_top/u_rx_fifo4/data2_en_reg_1
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.253 r  u_ftdi_245fifo_top/u_rx_fifo4/data1[18]_i_1__1/O
                         net (fo=19, routed)          0.752     6.005    u_ftdi_245fifo_top/u_rx_fifo4/data10
    SLICE_X7Y35          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.512     4.893    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X7Y35          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[12]/C

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.005ns  (logic 1.779ns (29.629%)  route 4.226ns (70.371%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n
    AB22                 IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_rxf_n_IBUF_inst/O
                         net (fo=8, routed)           2.603     4.134    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_rxf_n_IBUF
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.124     4.258 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/data4[18]_i_3/O
                         net (fo=8, routed)           0.871     5.129    u_ftdi_245fifo_top/u_rx_fifo4/data2_en_reg_1
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.253 r  u_ftdi_245fifo_top/u_rx_fifo4/data1[18]_i_1__1/O
                         net (fo=19, routed)          0.752     6.005    u_ftdi_245fifo_top/u_rx_fifo4/data10
    SLICE_X7Y35          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.512     4.893    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X7Y35          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[17]/C

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.910ns  (logic 1.779ns (30.105%)  route 4.131ns (69.895%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n
    AB22                 IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_rxf_n_IBUF_inst/O
                         net (fo=8, routed)           2.603     4.134    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_rxf_n_IBUF
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.124     4.258 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/data4[18]_i_3/O
                         net (fo=8, routed)           0.871     5.129    u_ftdi_245fifo_top/u_rx_fifo4/data2_en_reg_1
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.253 r  u_ftdi_245fifo_top/u_rx_fifo4/data1[18]_i_1__1/O
                         net (fo=19, routed)          0.657     5.910    u_ftdi_245fifo_top/u_rx_fifo4/data10
    SLICE_X10Y34         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.445     4.826    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[15]/C

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.910ns  (logic 1.779ns (30.105%)  route 4.131ns (69.895%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n
    AB22                 IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_rxf_n_IBUF_inst/O
                         net (fo=8, routed)           2.603     4.134    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_rxf_n_IBUF
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.124     4.258 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/data4[18]_i_3/O
                         net (fo=8, routed)           0.871     5.129    u_ftdi_245fifo_top/u_rx_fifo4/data2_en_reg_1
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.253 r  u_ftdi_245fifo_top/u_rx_fifo4/data1[18]_i_1__1/O
                         net (fo=19, routed)          0.657     5.910    u_ftdi_245fifo_top/u_rx_fifo4/data10
    SLICE_X10Y34         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.445     4.826    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[7]/C

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.910ns  (logic 1.779ns (30.105%)  route 4.131ns (69.895%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n
    AB22                 IBUF (Prop_ibuf_I_O)         1.531     1.531 r  ftdi_rxf_n_IBUF_inst/O
                         net (fo=8, routed)           2.603     4.134    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_rxf_n_IBUF
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.124     4.258 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/data4[18]_i_3/O
                         net (fo=8, routed)           0.871     5.129    u_ftdi_245fifo_top/u_rx_fifo4/data2_en_reg_1
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     5.253 r  u_ftdi_245fifo_top/u_rx_fifo4/data1[18]_i_1__1/O
                         net (fo=19, routed)          0.657     5.910    u_ftdi_245fifo_top/u_rx_fifo4/data10
    SLICE_X10Y34         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.290    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.381 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.445     4.826    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ftdi_data[1]
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data4_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.294ns (38.966%)  route 0.461ns (61.034%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  ftdi_data[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ftdi_data_IOBUF[1]_inst/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  ftdi_data_IOBUF[1]_inst/IBUF/O
                         net (fo=4, routed)           0.461     0.713    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_data_IBUF[1]
    SLICE_X7Y39          LUT4 (Prop_lut4_I3_O)        0.042     0.755 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/data4[1]_i_1/O
                         net (fo=1, routed)           0.000     0.755    u_ftdi_245fifo_top/u_rx_fifo4/data4_reg[18]_1[1]
    SLICE_X7Y39          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.862     2.027    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data4_reg[1]/C

Slack:                    inf
  Source:                 ftdi_txe_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_tx_fifo2_3/data2_en_n_reg/D
                            (rising edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.323ns (40.236%)  route 0.479ns (59.764%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V22                                               0.000     0.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n
    V22                  IBUF (Prop_ibuf_I_O)         0.278     0.278 f  ftdi_txe_n_IBUF_inst/O
                         net (fo=7, routed)           0.479     0.757    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_txe_n_IBUF
    SLICE_X0Y39          LUT6 (Prop_lut6_I4_O)        0.045     0.802 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/data2_en_n_i_1__2/O
                         net (fo=1, routed)           0.000     0.802    u_ftdi_245fifo_top/u_tx_fifo2_3/data2_en_n_reg_0
    SLICE_X0Y39          FDPE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_3/data2_en_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.864     2.029    u_ftdi_245fifo_top/u_tx_fifo2_3/ftdi_clk_IBUF_BUFG
    SLICE_X0Y39          FDPE                                         r  u_ftdi_245fifo_top/u_tx_fifo2_3/data2_en_n_reg/C

Slack:                    inf
  Source:                 ftdi_be[1]
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.327ns (40.677%)  route 0.477ns (59.323%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y22                                               0.000     0.000 r  ftdi_be[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ftdi_be_IOBUF[1]_inst/IO
    Y22                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  ftdi_be_IOBUF[1]_inst/IBUF/O
                         net (fo=4, routed)           0.477     0.759    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_be_IBUF[1]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.045     0.804 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/data3[17]_i_1/O
                         net (fo=1, routed)           0.000     0.804    u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[18]_1[17]
    SLICE_X5Y37          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.860     2.025    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[17]/C

Slack:                    inf
  Source:                 ftdi_data[6]
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.324ns (39.877%)  route 0.488ns (60.123%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W21                                               0.000     0.000 r  ftdi_data[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ftdi_data_IOBUF[6]_inst/IO
    W21                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  ftdi_data_IOBUF[6]_inst/IBUF/O
                         net (fo=4, routed)           0.488     0.767    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_data_IBUF[6]
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.045     0.812 r  u_ftdi_245fifo_top/u_rx_fifo4/data1[6]_i_1__3/O
                         net (fo=1, routed)           0.000     0.812    u_ftdi_245fifo_top/u_rx_fifo4/data1[6]_i_1__3_n_0
    SLICE_X8Y36          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.831     1.996    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[6]/C

Slack:                    inf
  Source:                 ftdi_data[1]
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.297ns (34.308%)  route 0.569ns (65.692%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  ftdi_data[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ftdi_data_IOBUF[1]_inst/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  ftdi_data_IOBUF[1]_inst/IBUF/O
                         net (fo=4, routed)           0.569     0.821    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_data_IBUF[1]
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.045     0.866 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/data3[1]_i_1/O
                         net (fo=1, routed)           0.000     0.866    u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[18]_1[1]
    SLICE_X5Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.862     2.027    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[1]/C

Slack:                    inf
  Source:                 ftdi_txe_n
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.323ns (35.895%)  route 0.576ns (64.105%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V22                                               0.000     0.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n
    V22                  IBUF (Prop_ibuf_I_O)         0.278     0.278 f  ftdi_txe_n_IBUF_inst/O
                         net (fo=7, routed)           0.576     0.854    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_txe_n_IBUF
    SLICE_X0Y37          LUT6 (Prop_lut6_I1_O)        0.045     0.899 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.899    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y37          FDCE                                         r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.862     2.027    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 ftdi_data[3]
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.302ns (32.925%)  route 0.616ns (67.075%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T21                                               0.000     0.000 r  ftdi_data[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ftdi_data_IOBUF[3]_inst/IO
    T21                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ftdi_data_IOBUF[3]_inst/IBUF/O
                         net (fo=4, routed)           0.616     0.874    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_data_IBUF[3]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.045     0.919 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/data3[3]_i_1/O
                         net (fo=1, routed)           0.000     0.919    u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[18]_1[3]
    SLICE_X5Y37          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.860     2.025    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data3_reg[3]/C

Slack:                    inf
  Source:                 ftdi_data[3]
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.302ns (32.600%)  route 0.625ns (67.400%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T21                                               0.000     0.000 r  ftdi_data[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ftdi_data_IOBUF[3]_inst/IO
    T21                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ftdi_data_IOBUF[3]_inst/IBUF/O
                         net (fo=4, routed)           0.625     0.883    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_data_IBUF[3]
    SLICE_X8Y37          LUT6 (Prop_lut6_I1_O)        0.045     0.928 r  u_ftdi_245fifo_top/u_rx_fifo4/data1[3]_i_1__3/O
                         net (fo=1, routed)           0.000     0.928    u_ftdi_245fifo_top/u_rx_fifo4/data1[3]_i_1__3_n_0
    SLICE_X8Y37          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.832     1.997    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X8Y37          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data1_reg[3]/C

Slack:                    inf
  Source:                 ftdi_data[3]
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data4_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.300ns (32.361%)  route 0.628ns (67.639%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T21                                               0.000     0.000 r  ftdi_data[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ftdi_data_IOBUF[3]_inst/IO
    T21                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ftdi_data_IOBUF[3]_inst/IBUF/O
                         net (fo=4, routed)           0.628     0.886    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_data_IBUF[3]
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.043     0.929 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/data4[3]_i_1/O
                         net (fo=1, routed)           0.000     0.929    u_ftdi_245fifo_top/u_rx_fifo4/data4_reg[18]_1[3]
    SLICE_X4Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.862     2.027    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X4Y38          FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data4_reg[3]/C

Slack:                    inf
  Source:                 ftdi_data[8]
                            (input port)
  Destination:            u_ftdi_245fifo_top/u_rx_fifo4/data4_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.328ns (35.173%)  route 0.604ns (64.827%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  ftdi_data[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ftdi_data_IOBUF[8]_inst/IO
    AA20                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  ftdi_data_IOBUF[8]_inst/IBUF/O
                         net (fo=4, routed)           0.604     0.887    u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/ftdi_data_IBUF[8]
    SLICE_X11Y35         LUT4 (Prop_lut4_I3_O)        0.045     0.932 r  u_ftdi_245fifo_top/u_ftdi_245fifo_fsm/data4[8]_i_1/O
                         net (fo=1, routed)           0.000     0.932    u_ftdi_245fifo_top/u_rx_fifo4/data4_reg[18]_1[8]
    SLICE_X11Y35         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ftdi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.831     1.996    u_ftdi_245fifo_top/u_rx_fifo4/ftdi_clk_IBUF_BUFG
    SLICE_X11Y35         FDCE                                         r  u_ftdi_245fifo_top/u_rx_fifo4/data4_reg[8]/C





