// Seed: 4251181675
module module_0 (
    input uwire   id_0,
    input supply0 id_1
);
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    input supply0 id_0
    , id_8,
    output wand id_1,
    input wire id_2,
    input supply0 id_3,
    output wor id_4,
    output supply1 id_5,
    input supply0 id_6
);
  assign id_5 = 1;
  logic id_9;
  ;
  logic id_10;
  ;
  module_0 modCall_1 (
      id_6,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  wire id_0,
    output tri  id_1,
    input  tri  id_2
);
  tri1 id_4;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign id_4 = -1;
  assign id_1 = id_4;
  tri id_5;
  assign id_5 = -1'b0;
  supply0 id_6, id_7, id_8;
  assign id_8 = -1;
endmodule
