\t (02:53:38) allegro 17.4 S017 Windows SPB 64-bit Edition
\t (02:53:38)     Journal start - Fri Nov 12 11:27:01 2021
\t (02:53:38)         Host=BF-202007251750 User=Administrator Pid=5988 CPUs=16
\t (02:53:38) CmdLine= D:\ZSY\Cadence\Cadence_SPB_17.4-2019\tools\bin\allegro.exe
\t (02:53:38) 
\d (02:53:38) Design opened: G:/github/PLL_FM_HW/LIBS/FPC-14P-0D5.dra
\i (02:53:38) trapsize 1522
\i (02:53:39) zoom out 1 
\i (02:53:39) setwindow pcb
\i (02:53:39) zoom out -5.2477 3.7307
\i (02:53:39) trapsize 3044
\i (02:53:39) zoom in 1 
\i (02:53:39) setwindow pcb
\i (02:53:39) zoom in 4.0665 -0.0436
\i (02:53:39) trapsize 1522
\i (02:53:40) zoom in 1 
\i (02:53:40) setwindow pcb
\i (02:53:40) zoom in 0.1704 3.3960
\i (02:53:40) trapsize 761
\i (02:53:40) zoom in 1 
\i (02:53:40) setwindow pcb
\i (02:53:40) zoom in 0.1704 3.3960
\i (02:53:40) trapsize 380
\i (02:53:41) zoom out 1 
\i (02:53:41) setwindow pcb
\i (02:53:41) zoom out -0.5296 3.7080
\i (02:53:41) trapsize 761
\i (02:53:41) zoom out 1 
\i (02:53:41) setwindow pcb
\i (02:53:41) zoom out -0.9102 3.9515
\i (02:53:41) trapsize 1522
\i (02:53:45) opencd G:/github/PLL_FM_HW/MCU/PCB/MCU.brd 
\t (02:53:46) Opening existing design...
\i (02:53:46) trapsize 3269
\i (02:53:46) trapsize 3375
\i (02:53:46) trapsize 3403
\i (02:53:46) trapsize 2513
\i (02:53:46) trapsize 2513
\t (02:53:46)     Journal end - Fri Nov 12 11:27:09 2021
