* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Apr 14 2022 10:43:30

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22HOME5/SBCTI22HOME5_Implmnt\sbt\netlist\oadb-TOP  --package  QN84  --outdir  C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22HOME5/SBCTI22HOME5_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22HOME5/SBCTI22HOME5_Implmnt\sbt\outputs\placer\TOP_pl.sdc  --dst_sdc_file  C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22HOME5/SBCTI22HOME5_Implmnt\sbt\outputs\packer\TOP_pk.sdc  --devicename  iCE40LP1K  

***** Device Info *****
Chip: iCE40LP1K
Package: QN84
Size: 12 X 16

***** Design Utilization Info *****
Design: TOP
Used Logic Cell: 1206/1280
Used Logic Tile: 159/160
Used IO Cell:    59/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: fpga_osc
Clock Source: ipInertedIONet_FPGA_OSC 
Clock Driver: ipInertedIOPad_FPGA_OSC (ICE_IO)
Driver Position: (7, 0, 0)
Fanout to FF: 201
Fanout to Tile: 85


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   1 8 0 8 8 0 8 6 8 0 8 8   
15|   8 8 0 8 8 8 8 8 7 0 8 8   
14|   8 8 0 8 8 8 8 8 7 0 8 8   
13|   7 6 0 8 8 6 5 8 8 0 8 8   
12|   8 8 0 8 8 8 8 8 8 0 8 8   
11|   8 8 0 7 8 8 8 8 7 0 8 8   
10|   2 8 0 3 8 6 8 8 8 0 8 8   
 9|   7 8 0 8 8 8 8 8 8 0 8 6   
 8|   8 8 0 8 8 8 8 8 8 0 8 8   
 7|   8 8 0 7 8 7 8 8 8 0 8 7   
 6|   6 8 0 8 8 8 7 8 8 0 8 8   
 5|   8 7 0 2 8 8 8 8 8 0 8 8   
 4|   8 8 0 8 3 8 8 7 8 0 8 7   
 3|   7 8 0 8 8 8 8 8 8 0 8 8   
 2|   8 8 0 8 8 7 8 8 8 0 8 8   
 1|   8 8 0 8 8 8 1 8 8 0 8 8   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 7.58

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     1 16  0 16 16  0 16 12 17  0 17  9    
15|    24 22  0 17 16 16 18 21 13  0 17 18    
14|    22 24  0 16 16 16 14 20 13  0 25 17    
13|     8 21  0 16  8  6  7 18 17  0 21 15    
12|    18  9  0 16 16 19 17 16 15  0 13 16    
11|    17  9  0 10 16 16 20 16 13  0 11 20    
10|     2 12  0 10 16 15 20 15 19  0 25 14    
 9|    13 11  0 17 16  8 18 15 17  0 22 16    
 8|    15 12  0 14 15 10 15 18 18  0 14 21    
 7|    12 18  0 10 14 16 19 19 18  0 10  9    
 6|    21 17  0  9 16 12 17 15 18  0 16  9    
 5|    15 15  0  2 14 12  9 13 14  0 17  9    
 4|    18 14  0 12  5 17 14 20 10  0 19 10    
 3|    12 18  0 10 17 15 13 19 14  0 18 11    
 2|    12 17  0 14 17  7 16 10 16  0 16 12    
 1|    15 13  0 12 19 13  1 12 12  0 13 16    
 0|                                           

Maximum number of input nets per logic tile: 25
Average number of input nets per logic tile: 14.73

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     1 20  0 20 20  0 20 12 28  0 28 23    
15|    24 22  0 20 20 20 22 24 23  0 25 28    
14|    22 24  0 20 20 20 15 23 23  0 25 30    
13|    13 21  0 20  9  6  7 30 27  0 21 26    
12|    24 16  0 20 16 21 30 28 30  0 25 30    
11|    23 16  0 14 16 20 27 30 24  0 24 27    
10|     2 20  0 10 16 17 27 24 31  0 25 27    
 9|    20 24  0 24 16  8 27 25 31  0 22 24    
 8|    29 21  0 26 27 22 27 25 27  0 22 32    
 7|    24 22  0 22 18 22 30 27 26  0 18 11    
 6|    22 18  0 29 16 24 23 29 29  0 22 18    
 5|    29 18  0  2 23 29 24 29 25  0 22 18    
 4|    27 20  0 18  6 18 20 23 22  0 28 19    
 3|    26 22  0 19 19 15 25 30 25  0 19 26    
 2|    25 17  0 24 18  7 27 22 25  0 16 26    
 1|    29 30  0 23 24 22  1 29 29  0 30 27    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 21.94

***** Run Time Info *****
Run Time:  1
