INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sim_1/new/decode_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_tb
