#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12eea7510 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12ee9a290 .scope module, "tb_e2e_gemm_random" "tb_e2e_gemm_random" 3 5;
 .timescale -9 -12;
P_0x12eea7110 .param/l "ARRAY_SIZE" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x12eea7150 .param/l "CLK" 0 3 6, +C4<00000000000000000000000000001010>;
P_0x12eea7190 .param/l "OP_HALT" 1 3 58, C4<11111111>;
P_0x12eea71d0 .param/l "OP_TENSOR" 1 3 57, C4<00000001>;
P_0x12eea7210 .param/l "SRAM_WIDTH" 0 3 8, +C4<00000000000000000000000100000000>;
v0x600003a66c70_0 .net "axi_araddr", 39 0, L_0x600002339260;  1 drivers
v0x600003a66d00_0 .net "axi_arlen", 7 0, L_0x6000023392d0;  1 drivers
v0x600003a66d90_0 .var "axi_arready", 0 0;
v0x600003a66e20_0 .net "axi_arvalid", 0 0, L_0x6000023393b0;  1 drivers
v0x600003a66eb0_0 .net "axi_awaddr", 39 0, L_0x600002338fc0;  1 drivers
v0x600003a66f40_0 .net "axi_awlen", 7 0, L_0x600002339030;  1 drivers
v0x600003a66fd0_0 .var "axi_awready", 0 0;
v0x600003a67060_0 .net "axi_awvalid", 0 0, L_0x6000023390a0;  1 drivers
L_0x13009a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003a670f0_0 .net "axi_bready", 0 0, L_0x13009a968;  1 drivers
v0x600003a67180_0 .var "axi_bresp", 1 0;
v0x600003a67210_0 .var "axi_bvalid", 0 0;
v0x600003a672a0_0 .var "axi_rdata", 255 0;
v0x600003a67330_0 .var "axi_rlast", 0 0;
v0x600003a673c0_0 .net "axi_rready", 0 0, L_0x600002339420;  1 drivers
v0x600003a67450_0 .var "axi_rvalid", 0 0;
v0x600003a674e0_0 .net "axi_wdata", 255 0, L_0x600002339110;  1 drivers
v0x600003a67570_0 .net "axi_wlast", 0 0, L_0x600002339180;  1 drivers
v0x600003a67600_0 .var "axi_wready", 0 0;
v0x600003a67690_0 .net "axi_wvalid", 0 0, L_0x6000023391f0;  1 drivers
v0x600003a67720_0 .var "clk", 0 0;
v0x600003a677b0_0 .var/i "errors", 31 0;
v0x600003a67840_0 .var "global_sync_in", 0 0;
v0x600003a678d0_0 .var/i "i", 31 0;
v0x600003a67960_0 .var "noc_rx_addr", 19 0;
v0x600003a679f0_0 .var "noc_rx_data", 255 0;
v0x600003a67a80_0 .var "noc_rx_is_instr", 0 0;
v0x600003a67b10_0 .net "noc_rx_ready", 0 0, L_0x60000392ee40;  1 drivers
v0x600003a67ba0_0 .var "noc_rx_valid", 0 0;
L_0x13009a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a67c30_0 .net "noc_tx_addr", 19 0, L_0x13009a9f8;  1 drivers
L_0x13009a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a67cc0_0 .net "noc_tx_data", 255 0, L_0x13009a9b0;  1 drivers
v0x600003a67d50_0 .var "noc_tx_ready", 0 0;
L_0x13009aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a67de0_0 .net "noc_tx_valid", 0 0, L_0x13009aa40;  1 drivers
v0x600003a67e70_0 .var "row0", 255 0;
v0x600003a67f00_0 .var "row1", 255 0;
v0x600003a68000_0 .var "row2", 255 0;
v0x600003a68090_0 .var "row3", 255 0;
v0x600003a68120_0 .var "rst_n", 0 0;
v0x600003a681b0_0 .var "sync_grant", 0 0;
v0x600003a68240_0 .net "sync_request", 0 0, L_0x600002335180;  1 drivers
v0x600003a682d0_0 .net "tpc_busy", 0 0, L_0x600002335340;  1 drivers
v0x600003a68360_0 .net "tpc_done", 0 0, L_0x6000023351f0;  1 drivers
v0x600003a683f0_0 .net "tpc_error", 0 0, L_0x600002335110;  1 drivers
v0x600003a68480_0 .var "tpc_start", 0 0;
v0x600003a68510_0 .var "tpc_start_pc", 19 0;
E_0x600001d7a380 .event negedge, v0x600003a00090_0;
S_0x12ee6b240 .scope module, "dut" "tensor_processing_cluster" 3 41, 4 15 0, S_0x12ee9a290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x12f010c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x12f010c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x12f010c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x12f010cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x12f010d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x12f010d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x12f010d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x12f010dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x12f010e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x12f010e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x12f010e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x12f010ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x12f010f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x12f010f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x12f010f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x12f010fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x12f011000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x6000023360d0 .functor BUFZ 1, v0x600003a643f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000023388c0 .functor OR 1, L_0x60000392bca0, L_0x60000392be80, C4<0>, C4<0>;
L_0x600002338930 .functor AND 1, L_0x600002338850, L_0x6000023388c0, C4<1>, C4<1>;
L_0x6000023389a0 .functor BUFZ 1, v0x600003a65440_0, C4<0>, C4<0>, C4<0>;
L_0x600002338a10 .functor BUFZ 1, v0x600003a64f30_0, C4<0>, C4<0>, C4<0>;
L_0x6000023395e0 .functor AND 1, v0x600003a67ba0_0, L_0x60000392ee40, C4<1>, C4<1>;
L_0x600002339650 .functor AND 1, L_0x6000023395e0, L_0x60000392eee0, C4<1>, C4<1>;
v0x600003a62370_0 .net *"_ivl_24", 19 0, L_0x60000392b5c0;  1 drivers
L_0x13009a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003a62400_0 .net *"_ivl_27", 3 0, L_0x13009a530;  1 drivers
v0x600003a62490_0 .net *"_ivl_28", 19 0, L_0x60000392b660;  1 drivers
L_0x13009a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a62520_0 .net *"_ivl_31", 14 0, L_0x13009a578;  1 drivers
L_0x13009a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003a625b0_0 .net/2u *"_ivl_34", 2 0, L_0x13009a5c0;  1 drivers
v0x600003a62640_0 .net *"_ivl_38", 19 0, L_0x60000392b840;  1 drivers
L_0x13009a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003a626d0_0 .net *"_ivl_41", 3 0, L_0x13009a608;  1 drivers
v0x600003a62760_0 .net *"_ivl_42", 19 0, L_0x60000392b8e0;  1 drivers
L_0x13009a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003a627f0_0 .net *"_ivl_45", 3 0, L_0x13009a650;  1 drivers
L_0x13009a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a62880_0 .net/2u *"_ivl_48", 2 0, L_0x13009a698;  1 drivers
v0x600003a62910_0 .net *"_ivl_52", 19 0, L_0x60000392bac0;  1 drivers
L_0x13009a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003a629a0_0 .net *"_ivl_55", 3 0, L_0x13009a6e0;  1 drivers
v0x600003a62a30_0 .net *"_ivl_56", 19 0, L_0x60000392bb60;  1 drivers
L_0x13009a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003a62ac0_0 .net *"_ivl_59", 3 0, L_0x13009a728;  1 drivers
L_0x13009a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600003a62b50_0 .net *"_ivl_63", 127 0, L_0x13009a770;  1 drivers
v0x600003a62be0_0 .net *"_ivl_65", 127 0, L_0x60000392bd40;  1 drivers
L_0x13009a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a62c70_0 .net/2u *"_ivl_68", 2 0, L_0x13009a7b8;  1 drivers
v0x600003a62d00_0 .net *"_ivl_70", 0 0, L_0x60000392bca0;  1 drivers
L_0x13009a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003a62d90_0 .net/2u *"_ivl_72", 2 0, L_0x13009a800;  1 drivers
v0x600003a62e20_0 .net *"_ivl_74", 0 0, L_0x60000392be80;  1 drivers
v0x600003a62eb0_0 .net *"_ivl_77", 0 0, L_0x6000023388c0;  1 drivers
v0x600003a62f40_0 .net *"_ivl_87", 0 0, L_0x6000023395e0;  1 drivers
v0x600003a62fd0_0 .net *"_ivl_89", 0 0, L_0x60000392eee0;  1 drivers
v0x600003a63060_0 .var "act_data_d", 31 0;
v0x600003a630f0_0 .var "act_valid_d", 0 0;
v0x600003a63180_0 .var "act_valid_d2", 0 0;
v0x600003a63210_0 .net "axi_araddr", 39 0, L_0x600002339260;  alias, 1 drivers
v0x600003a632a0_0 .net "axi_arlen", 7 0, L_0x6000023392d0;  alias, 1 drivers
v0x600003a63330_0 .net "axi_arready", 0 0, v0x600003a66d90_0;  1 drivers
v0x600003a633c0_0 .net "axi_arvalid", 0 0, L_0x6000023393b0;  alias, 1 drivers
v0x600003a63450_0 .net "axi_awaddr", 39 0, L_0x600002338fc0;  alias, 1 drivers
v0x600003a634e0_0 .net "axi_awlen", 7 0, L_0x600002339030;  alias, 1 drivers
v0x600003a63570_0 .net "axi_awready", 0 0, v0x600003a66fd0_0;  1 drivers
v0x600003a63600_0 .net "axi_awvalid", 0 0, L_0x6000023390a0;  alias, 1 drivers
v0x600003a63690_0 .net "axi_bready", 0 0, L_0x13009a968;  alias, 1 drivers
v0x600003a63720_0 .net "axi_bresp", 1 0, v0x600003a67180_0;  1 drivers
v0x600003a637b0_0 .net "axi_bvalid", 0 0, v0x600003a67210_0;  1 drivers
v0x600003a63840_0 .net "axi_rdata", 255 0, v0x600003a672a0_0;  1 drivers
v0x600003a638d0_0 .net "axi_rlast", 0 0, v0x600003a67330_0;  1 drivers
v0x600003a63960_0 .net "axi_rready", 0 0, L_0x600002339420;  alias, 1 drivers
v0x600003a639f0_0 .net "axi_rvalid", 0 0, v0x600003a67450_0;  1 drivers
v0x600003a63a80_0 .net "axi_wdata", 255 0, L_0x600002339110;  alias, 1 drivers
v0x600003a63b10_0 .net "axi_wlast", 0 0, L_0x600002339180;  alias, 1 drivers
v0x600003a63ba0_0 .net "axi_wready", 0 0, v0x600003a67600_0;  1 drivers
v0x600003a63c30_0 .net "axi_wvalid", 0 0, L_0x6000023391f0;  alias, 1 drivers
v0x600003a63cc0_0 .net "clk", 0 0, v0x600003a67720_0;  1 drivers
v0x600003a63d50_0 .net "dma_lcp_done", 0 0, L_0x600002338d90;  1 drivers
v0x600003a63de0_0 .net "dma_lcp_ready", 0 0, L_0x60000392df40;  1 drivers
v0x600003a63e70_0 .net "dma_sram_addr", 19 0, v0x600003a00e10_0;  1 drivers
v0x600003a63f00_0 .net "dma_sram_rdata", 255 0, L_0x600002339570;  1 drivers
v0x600003a64000_0 .net "dma_sram_re", 0 0, L_0x600002338f50;  1 drivers
v0x600003a64090_0 .net "dma_sram_ready", 0 0, L_0x60000392eda0;  1 drivers
v0x600003a64120_0 .net "dma_sram_wdata", 255 0, L_0x600002338e70;  1 drivers
v0x600003a641b0_0 .net "dma_sram_we", 0 0, L_0x600002338ee0;  1 drivers
v0x600003a64240_0 .net "global_sync_in", 0 0, v0x600003a67840_0;  1 drivers
v0x600003a642d0 .array "instr_mem", 4095 0, 127 0;
v0x600003a64360_0 .var "instr_rdata_reg", 127 0;
v0x600003a643f0_0 .var "instr_valid_reg", 0 0;
v0x600003a64480_0 .net "lcp_dma_cmd", 127 0, v0x600003a02910_0;  1 drivers
v0x600003a64510_0 .net "lcp_dma_valid", 0 0, L_0x600002335420;  1 drivers
v0x600003a645a0_0 .net "lcp_imem_addr", 19 0, L_0x600002335ea0;  1 drivers
v0x600003a64630_0 .net "lcp_imem_data", 127 0, v0x600003a64360_0;  1 drivers
v0x600003a646c0_0 .net "lcp_imem_re", 0 0, L_0x600002335f10;  1 drivers
v0x600003a64750_0 .net "lcp_imem_valid", 0 0, L_0x6000023360d0;  1 drivers
v0x600003a647e0_0 .net "lcp_mxu_cmd", 127 0, v0x600003a03600_0;  1 drivers
v0x600003a64870_0 .net "lcp_mxu_valid", 0 0, L_0x6000023356c0;  1 drivers
v0x600003a64900_0 .net "lcp_vpu_cmd", 127 0, v0x600003a04240_0;  1 drivers
v0x600003a64990_0 .net "lcp_vpu_valid", 0 0, L_0x600002335500;  1 drivers
v0x600003a64a20_0 .net "mxu_a_addr", 19 0, L_0x60000392b980;  1 drivers
v0x600003a64ab0_0 .net "mxu_a_rdata", 255 0, L_0x600002339490;  1 drivers
v0x600003a64b40_0 .net "mxu_a_re", 0 0, L_0x60000392ba20;  1 drivers
v0x600003a64bd0_0 .net "mxu_a_ready", 0 0, L_0x60000392ec60;  1 drivers
v0x600003a64c60_0 .net "mxu_cfg_k", 15 0, L_0x600003925900;  1 drivers
v0x600003a64cf0_0 .net "mxu_cfg_m", 15 0, L_0x6000039257c0;  1 drivers
v0x600003a64d80_0 .net "mxu_cfg_n", 15 0, L_0x600003925860;  1 drivers
v0x600003a64e10_0 .var "mxu_col_cnt", 4 0;
v0x600003a64ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600003a64f30_0 .var "mxu_done_reg", 0 0;
v0x600003a64fc0_0 .net "mxu_dst_addr", 15 0, L_0x6000039255e0;  1 drivers
v0x600003a65050_0 .net "mxu_lcp_done", 0 0, L_0x600002338a10;  1 drivers
v0x600003a650e0_0 .net "mxu_lcp_ready", 0 0, L_0x6000023389a0;  1 drivers
v0x600003a65170_0 .net "mxu_o_addr", 19 0, L_0x60000392bc00;  1 drivers
v0x600003a65200_0 .net "mxu_o_ready", 0 0, L_0x60000392ed00;  1 drivers
v0x600003a65290_0 .net "mxu_o_wdata", 255 0, L_0x60000392bde0;  1 drivers
v0x600003a65320_0 .net "mxu_o_we", 0 0, L_0x600002338930;  1 drivers
v0x600003a653b0_0 .var "mxu_out_cnt", 15 0;
v0x600003a65440_0 .var "mxu_ready_reg", 0 0;
v0x600003a654d0_0 .net "mxu_src0_addr", 15 0, L_0x600003925680;  1 drivers
v0x600003a65560_0 .net "mxu_src1_addr", 15 0, L_0x600003925720;  1 drivers
v0x600003a655f0_0 .var "mxu_start_array", 0 0;
v0x600003a65680_0 .var "mxu_start_array_d", 0 0;
v0x600003a65710_0 .var "mxu_state", 2 0;
v0x600003a657a0_0 .net "mxu_subop", 7 0, L_0x600003925540;  1 drivers
v0x600003a65830_0 .net "mxu_w_addr", 19 0, L_0x60000392b700;  1 drivers
v0x600003a658c0_0 .net "mxu_w_rdata", 255 0, v0x600003a1f8d0_0;  1 drivers
v0x600003a65950_0 .net "mxu_w_re", 0 0, L_0x60000392b7a0;  1 drivers
v0x600003a659e0_0 .net "mxu_w_ready", 0 0, L_0x60000392eb20;  1 drivers
v0x600003a65a70_0 .net "noc_data_write", 0 0, L_0x600002339650;  1 drivers
v0x600003a65b00_0 .net "noc_rx_addr", 19 0, v0x600003a67960_0;  1 drivers
v0x600003a65b90_0 .net "noc_rx_data", 255 0, v0x600003a679f0_0;  1 drivers
v0x600003a65c20_0 .net "noc_rx_is_instr", 0 0, v0x600003a67a80_0;  1 drivers
v0x600003a65cb0_0 .net "noc_rx_ready", 0 0, L_0x60000392ee40;  alias, 1 drivers
v0x600003a65d40_0 .net "noc_rx_valid", 0 0, v0x600003a67ba0_0;  1 drivers
v0x600003a65dd0_0 .net "noc_tx_addr", 19 0, L_0x13009a9f8;  alias, 1 drivers
v0x600003a65e60_0 .net "noc_tx_data", 255 0, L_0x13009a9b0;  alias, 1 drivers
v0x600003a65ef0_0 .net "noc_tx_ready", 0 0, v0x600003a67d50_0;  1 drivers
v0x600003a65f80_0 .net "noc_tx_valid", 0 0, L_0x13009aa40;  alias, 1 drivers
v0x600003a66010_0 .net "rst_n", 0 0, v0x600003a68120_0;  1 drivers
v0x600003a660a0_0 .net "sync_grant", 0 0, v0x600003a681b0_0;  1 drivers
v0x600003a66130_0 .net "sync_request", 0 0, L_0x600002335180;  alias, 1 drivers
v0x600003a661c0_0 .net "systolic_busy", 0 0, L_0x600002338770;  1 drivers
v0x600003a66250_0 .net "systolic_done", 0 0, L_0x60000392b0c0;  1 drivers
v0x600003a662e0_0 .net "systolic_result", 127 0, L_0x60000392ac60;  1 drivers
v0x600003a66370_0 .net "systolic_result_valid", 0 0, L_0x600002338850;  1 drivers
v0x600003a66400_0 .net "tpc_busy", 0 0, L_0x600002335340;  alias, 1 drivers
v0x600003a66490_0 .net "tpc_done", 0 0, L_0x6000023351f0;  alias, 1 drivers
v0x600003a66520_0 .net "tpc_error", 0 0, L_0x600002335110;  alias, 1 drivers
v0x600003a665b0_0 .net "tpc_start", 0 0, v0x600003a68480_0;  1 drivers
v0x600003a66640_0 .net "tpc_start_pc", 19 0, v0x600003a68510_0;  1 drivers
v0x600003a666d0_0 .net "vpu_lcp_done", 0 0, L_0x600002338b60;  1 drivers
v0x600003a66760_0 .net "vpu_lcp_ready", 0 0, L_0x60000392da40;  1 drivers
v0x600003a667f0_0 .net "vpu_sram_addr", 19 0, v0x600003a61710_0;  1 drivers
v0x600003a66880_0 .net "vpu_sram_rdata", 255 0, L_0x600002339500;  1 drivers
v0x600003a66910_0 .net "vpu_sram_re", 0 0, L_0x600002338d20;  1 drivers
v0x600003a669a0_0 .net "vpu_sram_ready", 0 0, L_0x60000392ebc0;  1 drivers
v0x600003a66a30_0 .net "vpu_sram_wdata", 255 0, L_0x600002338c40;  1 drivers
v0x600003a66ac0_0 .net "vpu_sram_we", 0 0, L_0x600002338cb0;  1 drivers
v0x600003a66b50_0 .var "weight_load_col_d", 1 0;
v0x600003a66be0_0 .var "weight_load_en_d", 0 0;
L_0x600003925540 .part v0x600003a03600_0, 112, 8;
L_0x6000039255e0 .part v0x600003a03600_0, 96, 16;
L_0x600003925680 .part v0x600003a03600_0, 80, 16;
L_0x600003925720 .part v0x600003a03600_0, 64, 16;
L_0x6000039257c0 .part v0x600003a03600_0, 48, 16;
L_0x600003925860 .part v0x600003a03600_0, 32, 16;
L_0x600003925900 .part v0x600003a03600_0, 16, 16;
L_0x60000392b520 .part v0x600003a1f8d0_0, 0, 32;
L_0x60000392b5c0 .concat [ 16 4 0 0], L_0x600003925720, L_0x13009a530;
L_0x60000392b660 .concat [ 5 15 0 0], v0x600003a64e10_0, L_0x13009a578;
L_0x60000392b700 .arith/sum 20, L_0x60000392b5c0, L_0x60000392b660;
L_0x60000392b7a0 .cmp/eq 3, v0x600003a65710_0, L_0x13009a5c0;
L_0x60000392b840 .concat [ 16 4 0 0], L_0x600003925680, L_0x13009a608;
L_0x60000392b8e0 .concat [ 16 4 0 0], v0x600003a64ea0_0, L_0x13009a650;
L_0x60000392b980 .arith/sum 20, L_0x60000392b840, L_0x60000392b8e0;
L_0x60000392ba20 .cmp/eq 3, v0x600003a65710_0, L_0x13009a698;
L_0x60000392bac0 .concat [ 16 4 0 0], L_0x6000039255e0, L_0x13009a6e0;
L_0x60000392bb60 .concat [ 16 4 0 0], v0x600003a653b0_0, L_0x13009a728;
L_0x60000392bc00 .arith/sum 20, L_0x60000392bac0, L_0x60000392bb60;
L_0x60000392bd40 .part L_0x60000392ac60, 0, 128;
L_0x60000392bde0 .concat [ 128 128 0 0], L_0x60000392bd40, L_0x13009a770;
L_0x60000392bca0 .cmp/eq 3, v0x600003a65710_0, L_0x13009a7b8;
L_0x60000392be80 .cmp/eq 3, v0x600003a65710_0, L_0x13009a800;
L_0x60000392ee40 .reduce/nor L_0x600002335340;
L_0x60000392eee0 .reduce/nor v0x600003a67a80_0;
S_0x12ee950a0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x12ee6b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x12f01f600 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x12f01f640 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x12f01f680 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x12f01f6c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x12f01f700 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x12f01f740 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x12f01f780 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x12f01f7c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x12f01f800 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x12f01f840 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x12f01f880 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x12f01f8c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x12f01f900 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x12f01f940 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x12f01f980 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x12f01f9c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x12f01fa00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x12f01fa40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x12f01fa80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x12f01fac0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x12f01fb00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600002338d90 .functor BUFZ 1, v0x600003a00510_0, C4<0>, C4<0>, C4<0>;
L_0x600002338e70 .functor BUFZ 256, v0x600003a01170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002338ee0 .functor BUFZ 1, v0x600003a01290_0, C4<0>, C4<0>, C4<0>;
L_0x600002338f50 .functor BUFZ 1, v0x600003a00fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600002338fc0 .functor BUFZ 40, v0x600003a3f450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002339030 .functor BUFZ 8, v0x600003a3f570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000023390a0 .functor BUFZ 1, v0x600003a3f720_0, C4<0>, C4<0>, C4<0>;
L_0x600002339110 .functor BUFZ 256, v0x600003a3fcc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002339180 .functor BUFZ 1, v0x600003a3fde0_0, C4<0>, C4<0>, C4<0>;
L_0x6000023391f0 .functor BUFZ 1, v0x600003a386c0_0, C4<0>, C4<0>, C4<0>;
L_0x600002339260 .functor BUFZ 40, v0x600003a3f060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000023392d0 .functor BUFZ 8, v0x600003a3f180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000023393b0 .functor BUFZ 1, v0x600003a3f330_0, C4<0>, C4<0>, C4<0>;
L_0x600002339420 .functor BUFZ 1, v0x600003a3fb10_0, C4<0>, C4<0>, C4<0>;
L_0x13009a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003a3ef40_0 .net/2u *"_ivl_14", 3 0, L_0x13009a920;  1 drivers
v0x600003a3efd0_0 .net "axi_araddr", 39 0, L_0x600002339260;  alias, 1 drivers
v0x600003a3f060_0 .var "axi_araddr_reg", 39 0;
v0x600003a3f0f0_0 .net "axi_arlen", 7 0, L_0x6000023392d0;  alias, 1 drivers
v0x600003a3f180_0 .var "axi_arlen_reg", 7 0;
v0x600003a3f210_0 .net "axi_arready", 0 0, v0x600003a66d90_0;  alias, 1 drivers
v0x600003a3f2a0_0 .net "axi_arvalid", 0 0, L_0x6000023393b0;  alias, 1 drivers
v0x600003a3f330_0 .var "axi_arvalid_reg", 0 0;
v0x600003a3f3c0_0 .net "axi_awaddr", 39 0, L_0x600002338fc0;  alias, 1 drivers
v0x600003a3f450_0 .var "axi_awaddr_reg", 39 0;
v0x600003a3f4e0_0 .net "axi_awlen", 7 0, L_0x600002339030;  alias, 1 drivers
v0x600003a3f570_0 .var "axi_awlen_reg", 7 0;
v0x600003a3f600_0 .net "axi_awready", 0 0, v0x600003a66fd0_0;  alias, 1 drivers
v0x600003a3f690_0 .net "axi_awvalid", 0 0, L_0x6000023390a0;  alias, 1 drivers
v0x600003a3f720_0 .var "axi_awvalid_reg", 0 0;
v0x600003a3f7b0_0 .net "axi_bready", 0 0, L_0x13009a968;  alias, 1 drivers
v0x600003a3f840_0 .net "axi_bresp", 1 0, v0x600003a67180_0;  alias, 1 drivers
v0x600003a3f8d0_0 .net "axi_bvalid", 0 0, v0x600003a67210_0;  alias, 1 drivers
v0x600003a3f960_0 .net "axi_rdata", 255 0, v0x600003a672a0_0;  alias, 1 drivers
v0x600003a3f9f0_0 .net "axi_rlast", 0 0, v0x600003a67330_0;  alias, 1 drivers
v0x600003a3fa80_0 .net "axi_rready", 0 0, L_0x600002339420;  alias, 1 drivers
v0x600003a3fb10_0 .var "axi_rready_reg", 0 0;
v0x600003a3fba0_0 .net "axi_rvalid", 0 0, v0x600003a67450_0;  alias, 1 drivers
v0x600003a3fc30_0 .net "axi_wdata", 255 0, L_0x600002339110;  alias, 1 drivers
v0x600003a3fcc0_0 .var "axi_wdata_reg", 255 0;
v0x600003a3fd50_0 .net "axi_wlast", 0 0, L_0x600002339180;  alias, 1 drivers
v0x600003a3fde0_0 .var "axi_wlast_reg", 0 0;
v0x600003a3fe70_0 .net "axi_wready", 0 0, v0x600003a67600_0;  alias, 1 drivers
v0x600003a3ff00_0 .net "axi_wvalid", 0 0, L_0x6000023391f0;  alias, 1 drivers
v0x600003a386c0_0 .var "axi_wvalid_reg", 0 0;
v0x600003a38630_0 .net "cfg_cols", 11 0, L_0x60000392dd60;  1 drivers
v0x600003a00000_0 .net "cfg_rows", 11 0, L_0x60000392dcc0;  1 drivers
v0x600003a00090_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a00120_0 .net "cmd", 127 0, v0x600003a02910_0;  alias, 1 drivers
v0x600003a001b0_0 .net "cmd_done", 0 0, L_0x600002338d90;  alias, 1 drivers
v0x600003a00240_0 .net "cmd_ready", 0 0, L_0x60000392df40;  alias, 1 drivers
v0x600003a002d0_0 .net "cmd_valid", 0 0, L_0x600002335420;  alias, 1 drivers
v0x600003a00360_0 .var "col_count", 11 0;
v0x600003a003f0_0 .var "cols_cfg", 11 0;
v0x600003a00480_0 .var "data_buf", 255 0;
v0x600003a00510_0 .var "done_reg", 0 0;
v0x600003a005a0_0 .net "ext_addr", 39 0, L_0x60000392db80;  1 drivers
v0x600003a00630_0 .var "ext_base", 39 0;
v0x600003a006c0_0 .var "ext_ptr", 39 0;
v0x600003a00750_0 .net "ext_stride", 11 0, L_0x60000392de00;  1 drivers
v0x600003a007e0_0 .var "ext_stride_cfg", 11 0;
v0x600003a00870_0 .net "int_addr", 19 0, L_0x60000392dc20;  1 drivers
v0x600003a00900_0 .var "int_base", 19 0;
v0x600003a00990_0 .var "int_ptr", 19 0;
v0x600003a00a20_0 .net "int_stride", 11 0, L_0x60000392dea0;  1 drivers
v0x600003a00ab0_0 .var "int_stride_cfg", 11 0;
v0x600003a00b40_0 .var "op_type", 7 0;
v0x600003a00bd0_0 .var "row_count", 11 0;
v0x600003a00c60_0 .var "rows_cfg", 11 0;
v0x600003a00cf0_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a00d80_0 .net "sram_addr", 19 0, v0x600003a00e10_0;  alias, 1 drivers
v0x600003a00e10_0 .var "sram_addr_reg", 19 0;
v0x600003a00ea0_0 .net "sram_rdata", 255 0, L_0x600002339570;  alias, 1 drivers
v0x600003a00f30_0 .net "sram_re", 0 0, L_0x600002338f50;  alias, 1 drivers
v0x600003a00fc0_0 .var "sram_re_reg", 0 0;
v0x600003a01050_0 .net "sram_ready", 0 0, L_0x60000392eda0;  alias, 1 drivers
v0x600003a010e0_0 .net "sram_wdata", 255 0, L_0x600002338e70;  alias, 1 drivers
v0x600003a01170_0 .var "sram_wdata_reg", 255 0;
v0x600003a01200_0 .net "sram_we", 0 0, L_0x600002338ee0;  alias, 1 drivers
v0x600003a01290_0 .var "sram_we_reg", 0 0;
v0x600003a01320_0 .var "state", 3 0;
v0x600003a013b0_0 .net "subop", 7 0, L_0x60000392dae0;  1 drivers
E_0x600001d7ad40/0 .event negedge, v0x600003a00cf0_0;
E_0x600001d7ad40/1 .event posedge, v0x600003a00090_0;
E_0x600001d7ad40 .event/or E_0x600001d7ad40/0, E_0x600001d7ad40/1;
L_0x60000392dae0 .part v0x600003a02910_0, 112, 8;
L_0x60000392db80 .part v0x600003a02910_0, 72, 40;
L_0x60000392dc20 .part v0x600003a02910_0, 52, 20;
L_0x60000392dcc0 .part v0x600003a02910_0, 40, 12;
L_0x60000392dd60 .part v0x600003a02910_0, 28, 12;
L_0x60000392de00 .part v0x600003a02910_0, 16, 12;
L_0x60000392dea0 .part v0x600003a02910_0, 4, 12;
L_0x60000392df40 .cmp/eq 4, v0x600003a01320_0, L_0x13009a920;
S_0x12ee6ae00 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x12ee6b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x12f00f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x12f00f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x12f00f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x12f00f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x12f00f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x12f00f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x12f00f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x12f00f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x12f00f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x12f00f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x12f00f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x12f00f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x12f00f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x12f00f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x12f00f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x12f00f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x12f00f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x12f00f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x12f00f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x12f00f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x12f00f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x12f00f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x12f00f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x12f00f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x12f00fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x12f00fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x12f00fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000023361b0 .functor AND 1, L_0x600003924b40, L_0x600003924c80, C4<1>, C4<1>;
L_0x600002335e30 .functor AND 1, L_0x6000023361b0, L_0x600003924820, C4<1>, C4<1>;
L_0x600002335ea0 .functor BUFZ 20, v0x600003a02f40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600002335f10 .functor BUFZ 1, v0x600003a030f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000023356c0 .functor BUFZ 1, v0x600003a03840_0, C4<0>, C4<0>, C4<0>;
L_0x600002335500 .functor BUFZ 1, v0x600003a04480_0, C4<0>, C4<0>, C4<0>;
L_0x600002335420 .functor BUFZ 1, v0x600003a02b50_0, C4<0>, C4<0>, C4<0>;
L_0x6000023352d0 .functor AND 1, L_0x6000039252c0, L_0x600003925360, C4<1>, C4<1>;
L_0x600002335340 .functor AND 1, L_0x6000023352d0, L_0x600003925400, C4<1>, C4<1>;
L_0x6000023351f0 .functor BUFZ 1, v0x600003a02c70_0, C4<0>, C4<0>, C4<0>;
L_0x600002335110 .functor BUFZ 1, v0x600003a02d90_0, C4<0>, C4<0>, C4<0>;
L_0x600002335180 .functor BUFZ 1, v0x600003a04090_0, C4<0>, C4<0>, C4<0>;
L_0x130098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a014d0_0 .net *"_ivl_11", 23 0, L_0x130098010;  1 drivers
L_0x130098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a01560_0 .net/2u *"_ivl_12", 31 0, L_0x130098058;  1 drivers
v0x600003a015f0_0 .net *"_ivl_14", 0 0, L_0x600003924b40;  1 drivers
v0x600003a01680_0 .net *"_ivl_16", 31 0, L_0x600003924be0;  1 drivers
L_0x1300980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a01710_0 .net *"_ivl_19", 23 0, L_0x1300980a0;  1 drivers
L_0x1300980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a017a0_0 .net/2u *"_ivl_20", 31 0, L_0x1300980e8;  1 drivers
v0x600003a01830_0 .net *"_ivl_22", 0 0, L_0x600003924c80;  1 drivers
v0x600003a018c0_0 .net *"_ivl_25", 0 0, L_0x6000023361b0;  1 drivers
v0x600003a01950_0 .net *"_ivl_26", 31 0, L_0x600003924d20;  1 drivers
L_0x130098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a019e0_0 .net *"_ivl_29", 23 0, L_0x130098130;  1 drivers
L_0x130098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a01a70_0 .net/2u *"_ivl_30", 31 0, L_0x130098178;  1 drivers
v0x600003a01b00_0 .net *"_ivl_32", 0 0, L_0x600003924820;  1 drivers
v0x600003a01b90_0 .net *"_ivl_36", 31 0, L_0x600003924640;  1 drivers
L_0x1300981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a01c20_0 .net *"_ivl_39", 23 0, L_0x1300981c0;  1 drivers
L_0x130098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a01cb0_0 .net/2u *"_ivl_40", 31 0, L_0x130098208;  1 drivers
v0x600003a01d40_0 .net *"_ivl_44", 31 0, L_0x600003924500;  1 drivers
L_0x130098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a01dd0_0 .net *"_ivl_47", 23 0, L_0x130098250;  1 drivers
L_0x130098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a01e60_0 .net/2u *"_ivl_48", 31 0, L_0x130098298;  1 drivers
v0x600003a01ef0_0 .net *"_ivl_52", 31 0, L_0x600003925180;  1 drivers
L_0x1300982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a01f80_0 .net *"_ivl_55", 23 0, L_0x1300982e0;  1 drivers
L_0x130098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a02010_0 .net/2u *"_ivl_56", 31 0, L_0x130098328;  1 drivers
L_0x130098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003a020a0_0 .net/2u *"_ivl_76", 3 0, L_0x130098370;  1 drivers
v0x600003a02130_0 .net *"_ivl_78", 0 0, L_0x6000039252c0;  1 drivers
v0x600003a021c0_0 .net *"_ivl_8", 31 0, L_0x600003924aa0;  1 drivers
L_0x1300983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600003a02250_0 .net/2u *"_ivl_80", 3 0, L_0x1300983b8;  1 drivers
v0x600003a022e0_0 .net *"_ivl_82", 0 0, L_0x600003925360;  1 drivers
v0x600003a02370_0 .net *"_ivl_85", 0 0, L_0x6000023352d0;  1 drivers
L_0x130098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600003a02400_0 .net/2u *"_ivl_86", 3 0, L_0x130098400;  1 drivers
v0x600003a02490_0 .net *"_ivl_88", 0 0, L_0x600003925400;  1 drivers
v0x600003a02520_0 .net "all_done", 0 0, L_0x600002335e30;  1 drivers
v0x600003a025b0_0 .net "busy", 0 0, L_0x600002335340;  alias, 1 drivers
v0x600003a02640_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a026d0_0 .var "decoded_opcode", 7 0;
v0x600003a02760_0 .var "decoded_subop", 7 0;
v0x600003a027f0_0 .net "dma_clear", 0 0, L_0x600003925220;  1 drivers
v0x600003a02880_0 .net "dma_cmd", 127 0, v0x600003a02910_0;  alias, 1 drivers
v0x600003a02910_0 .var "dma_cmd_reg", 127 0;
v0x600003a029a0_0 .net "dma_done", 0 0, L_0x600002338d90;  alias, 1 drivers
v0x600003a02a30_0 .net "dma_ready", 0 0, L_0x60000392df40;  alias, 1 drivers
v0x600003a02ac0_0 .net "dma_valid", 0 0, L_0x600002335420;  alias, 1 drivers
v0x600003a02b50_0 .var "dma_valid_reg", 0 0;
v0x600003a02be0_0 .net "done", 0 0, L_0x6000023351f0;  alias, 1 drivers
v0x600003a02c70_0 .var "done_reg", 0 0;
v0x600003a02d00_0 .net "error", 0 0, L_0x600002335110;  alias, 1 drivers
v0x600003a02d90_0 .var "error_reg", 0 0;
v0x600003a02e20_0 .net "global_sync_in", 0 0, v0x600003a67840_0;  alias, 1 drivers
v0x600003a02eb0_0 .net "imem_addr", 19 0, L_0x600002335ea0;  alias, 1 drivers
v0x600003a02f40_0 .var "imem_addr_reg", 19 0;
v0x600003a02fd0_0 .net "imem_data", 127 0, v0x600003a64360_0;  alias, 1 drivers
v0x600003a03060_0 .net "imem_re", 0 0, L_0x600002335f10;  alias, 1 drivers
v0x600003a030f0_0 .var "imem_re_reg", 0 0;
v0x600003a03180_0 .net "imem_valid", 0 0, L_0x6000023360d0;  alias, 1 drivers
v0x600003a03210_0 .var "instr_reg", 127 0;
v0x600003a032a0_0 .net "loop_count", 15 0, L_0x600003924960;  1 drivers
v0x600003a03330 .array "loop_counter", 3 0, 15 0;
v0x600003a033c0_0 .var "loop_sp", 1 0;
v0x600003a03450 .array "loop_start_addr", 3 0, 19 0;
v0x600003a034e0_0 .net "mxu_clear", 0 0, L_0x6000039245a0;  1 drivers
v0x600003a03570_0 .net "mxu_cmd", 127 0, v0x600003a03600_0;  alias, 1 drivers
v0x600003a03600_0 .var "mxu_cmd_reg", 127 0;
v0x600003a03690_0 .net "mxu_done", 0 0, L_0x600002338a10;  alias, 1 drivers
v0x600003a03720_0 .net "mxu_ready", 0 0, L_0x6000023389a0;  alias, 1 drivers
v0x600003a037b0_0 .net "mxu_valid", 0 0, L_0x6000023356c0;  alias, 1 drivers
v0x600003a03840_0 .var "mxu_valid_reg", 0 0;
v0x600003a038d0_0 .net "opcode", 7 0, L_0x600003924f00;  1 drivers
v0x600003a03960_0 .var "pc", 19 0;
v0x600003a039f0_0 .var "pending_dma", 7 0;
v0x600003a03a80_0 .var "pending_mxu", 7 0;
v0x600003a03b10_0 .var "pending_vpu", 7 0;
v0x600003a03ba0_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a03c30_0 .net "start", 0 0, v0x600003a68480_0;  alias, 1 drivers
v0x600003a03cc0_0 .net "start_pc", 19 0, v0x600003a68510_0;  alias, 1 drivers
v0x600003a03d50_0 .var "state", 3 0;
v0x600003a03de0_0 .net "subop", 7 0, L_0x600003925040;  1 drivers
v0x600003a03e70_0 .net "sync_grant", 0 0, v0x600003a681b0_0;  alias, 1 drivers
v0x600003a03f00_0 .net "sync_mask", 7 0, L_0x600003924a00;  1 drivers
v0x600003a04000_0 .net "sync_request", 0 0, L_0x600002335180;  alias, 1 drivers
v0x600003a04090_0 .var "sync_request_reg", 0 0;
v0x600003a04120_0 .net "vpu_clear", 0 0, L_0x6000039250e0;  1 drivers
v0x600003a041b0_0 .net "vpu_cmd", 127 0, v0x600003a04240_0;  alias, 1 drivers
v0x600003a04240_0 .var "vpu_cmd_reg", 127 0;
v0x600003a042d0_0 .net "vpu_done", 0 0, L_0x600002338b60;  alias, 1 drivers
v0x600003a04360_0 .net "vpu_ready", 0 0, L_0x60000392da40;  alias, 1 drivers
v0x600003a043f0_0 .net "vpu_valid", 0 0, L_0x600002335500;  alias, 1 drivers
v0x600003a04480_0 .var "vpu_valid_reg", 0 0;
L_0x600003924f00 .part v0x600003a64360_0, 120, 8;
L_0x600003925040 .part v0x600003a64360_0, 112, 8;
L_0x600003924960 .part v0x600003a64360_0, 32, 16;
L_0x600003924a00 .part v0x600003a64360_0, 104, 8;
L_0x600003924aa0 .concat [ 8 24 0 0], v0x600003a03a80_0, L_0x130098010;
L_0x600003924b40 .cmp/eq 32, L_0x600003924aa0, L_0x130098058;
L_0x600003924be0 .concat [ 8 24 0 0], v0x600003a03b10_0, L_0x1300980a0;
L_0x600003924c80 .cmp/eq 32, L_0x600003924be0, L_0x1300980e8;
L_0x600003924d20 .concat [ 8 24 0 0], v0x600003a039f0_0, L_0x130098130;
L_0x600003924820 .cmp/eq 32, L_0x600003924d20, L_0x130098178;
L_0x600003924640 .concat [ 8 24 0 0], v0x600003a03a80_0, L_0x1300981c0;
L_0x6000039245a0 .cmp/eq 32, L_0x600003924640, L_0x130098208;
L_0x600003924500 .concat [ 8 24 0 0], v0x600003a03b10_0, L_0x130098250;
L_0x6000039250e0 .cmp/eq 32, L_0x600003924500, L_0x130098298;
L_0x600003925180 .concat [ 8 24 0 0], v0x600003a039f0_0, L_0x1300982e0;
L_0x600003925220 .cmp/eq 32, L_0x600003925180, L_0x130098328;
L_0x6000039252c0 .cmp/ne 4, v0x600003a03d50_0, L_0x130098370;
L_0x600003925360 .cmp/ne 4, v0x600003a03d50_0, L_0x1300983b8;
L_0x600003925400 .cmp/ne 4, v0x600003a03d50_0, L_0x130098400;
S_0x12ee6a9c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x12ee6ae00;
 .timescale 0 0;
v0x600003a01440_0 .var/i "i", 31 0;
S_0x12ee90850 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x12ee6b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x12ee8e200 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x12ee8e240 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x12ee8e280 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x12ee8e2c0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x12ee8e300 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x12ee8e340 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x12ee8e380 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x12ee8e3c0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600002338540 .functor OR 1, L_0x60000392ad00, L_0x60000392ada0, C4<0>, C4<0>;
L_0x6000023385b0 .functor AND 1, L_0x60000392ae40, v0x600003a65680_0, C4<1>, C4<1>;
L_0x600002338620 .functor AND 1, L_0x6000023385b0, L_0x60000392aee0, C4<1>, C4<1>;
L_0x600002338690 .functor OR 1, L_0x600002338540, L_0x600002338620, C4<0>, C4<0>;
L_0x600002338700 .functor BUFZ 1, L_0x600002338690, C4<0>, C4<0>, C4<0>;
L_0x600002338770 .functor AND 1, L_0x60000392af80, L_0x60000392b020, C4<1>, C4<1>;
L_0x6000023387e0 .functor AND 1, L_0x60000392b200, L_0x60000392b2a0, C4<1>, C4<1>;
L_0x600002338850 .functor AND 1, L_0x6000023387e0, L_0x60000392b480, C4<1>, C4<1>;
v0x600003a1ad00_0 .net *"_ivl_101", 0 0, L_0x60000392b480;  1 drivers
L_0x13009a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a1ad90_0 .net/2u *"_ivl_37", 2 0, L_0x13009a188;  1 drivers
v0x600003a1ae20_0 .net *"_ivl_39", 0 0, L_0x60000392ad00;  1 drivers
L_0x13009a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003a1aeb0_0 .net/2u *"_ivl_41", 2 0, L_0x13009a1d0;  1 drivers
v0x600003a1af40_0 .net *"_ivl_43", 0 0, L_0x60000392ada0;  1 drivers
v0x600003a1afd0_0 .net *"_ivl_46", 0 0, L_0x600002338540;  1 drivers
L_0x13009a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a1b060_0 .net/2u *"_ivl_47", 2 0, L_0x13009a218;  1 drivers
v0x600003a1b0f0_0 .net *"_ivl_49", 0 0, L_0x60000392ae40;  1 drivers
v0x600003a1b180_0 .net *"_ivl_52", 0 0, L_0x6000023385b0;  1 drivers
v0x600003a1b210_0 .net *"_ivl_54", 0 0, L_0x60000392aee0;  1 drivers
v0x600003a1b2a0_0 .net *"_ivl_56", 0 0, L_0x600002338620;  1 drivers
L_0x13009a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a1b330_0 .net/2u *"_ivl_61", 2 0, L_0x13009a260;  1 drivers
v0x600003a1b3c0_0 .net *"_ivl_63", 0 0, L_0x60000392af80;  1 drivers
L_0x13009a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003a1b450_0 .net/2u *"_ivl_65", 2 0, L_0x13009a2a8;  1 drivers
v0x600003a1b4e0_0 .net *"_ivl_67", 0 0, L_0x60000392b020;  1 drivers
L_0x13009a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003a1b570_0 .net/2u *"_ivl_71", 2 0, L_0x13009a2f0;  1 drivers
L_0x13009a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a1b600_0 .net/2u *"_ivl_75", 2 0, L_0x13009a338;  1 drivers
L_0x13009a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003a1b690_0 .net/2u *"_ivl_81", 2 0, L_0x13009a3c8;  1 drivers
v0x600003a1b720_0 .net *"_ivl_83", 0 0, L_0x60000392b200;  1 drivers
v0x600003a1b7b0_0 .net *"_ivl_85", 0 0, L_0x60000392b2a0;  1 drivers
v0x600003a1b840_0 .net *"_ivl_88", 0 0, L_0x6000023387e0;  1 drivers
v0x600003a1b8d0_0 .net *"_ivl_89", 31 0, L_0x60000392b340;  1 drivers
L_0x13009a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a1b960_0 .net *"_ivl_92", 15 0, L_0x13009a410;  1 drivers
L_0x13009aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003a1b9f0_0 .net *"_ivl_93", 31 0, L_0x13009aa88;  1 drivers
L_0x13009a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600003a1ba80_0 .net/2u *"_ivl_97", 31 0, L_0x13009a458;  1 drivers
v0x600003a1bb10_0 .net *"_ivl_99", 31 0, L_0x60000392b3e0;  1 drivers
v0x600003a1bba0_0 .net "act_data", 31 0, v0x600003a63060_0;  1 drivers
v0x600003a1bc30 .array "act_h", 19 0;
v0x600003a1bc30_0 .net v0x600003a1bc30 0, 7 0, L_0x600002334fc0; 1 drivers
v0x600003a1bc30_1 .net v0x600003a1bc30 1, 7 0, v0x600003a055f0_0; 1 drivers
v0x600003a1bc30_2 .net v0x600003a1bc30 2, 7 0, v0x600003a06b50_0; 1 drivers
v0x600003a1bc30_3 .net v0x600003a1bc30 3, 7 0, v0x600003a08120_0; 1 drivers
v0x600003a1bc30_4 .net v0x600003a1bc30 4, 7 0, v0x600003a09680_0; 1 drivers
v0x600003a1bc30_5 .net v0x600003a1bc30 5, 7 0, L_0x600002334e70; 1 drivers
v0x600003a1bc30_6 .net v0x600003a1bc30 6, 7 0, v0x600003a0abe0_0; 1 drivers
v0x600003a1bc30_7 .net v0x600003a1bc30 7, 7 0, v0x600003a0c1b0_0; 1 drivers
v0x600003a1bc30_8 .net v0x600003a1bc30 8, 7 0, v0x600003a0d710_0; 1 drivers
v0x600003a1bc30_9 .net v0x600003a1bc30 9, 7 0, v0x600003a0ec70_0; 1 drivers
v0x600003a1bc30_10 .net v0x600003a1bc30 10, 7 0, L_0x600002334ee0; 1 drivers
v0x600003a1bc30_11 .net v0x600003a1bc30 11, 7 0, v0x600003a10240_0; 1 drivers
v0x600003a1bc30_12 .net v0x600003a1bc30 12, 7 0, v0x600003a117a0_0; 1 drivers
v0x600003a1bc30_13 .net v0x600003a1bc30 13, 7 0, v0x600003a12d00_0; 1 drivers
v0x600003a1bc30_14 .net v0x600003a1bc30 14, 7 0, v0x600003a142d0_0; 1 drivers
v0x600003a1bc30_15 .net v0x600003a1bc30 15, 7 0, L_0x600002334d90; 1 drivers
v0x600003a1bc30_16 .net v0x600003a1bc30 16, 7 0, v0x600003a15830_0; 1 drivers
v0x600003a1bc30_17 .net v0x600003a1bc30 17, 7 0, v0x600003a16d90_0; 1 drivers
v0x600003a1bc30_18 .net v0x600003a1bc30 18, 7 0, v0x600003a18360_0; 1 drivers
v0x600003a1bc30_19 .net v0x600003a1bc30 19, 7 0, v0x600003a198c0_0; 1 drivers
v0x600003a1bcc0_0 .net "act_ready", 0 0, L_0x60000392b160;  1 drivers
v0x600003a1bd50_0 .net "act_valid", 0 0, v0x600003a63180_0;  1 drivers
v0x600003a1bde0_0 .net "busy", 0 0, L_0x600002338770;  alias, 1 drivers
v0x600003a1be70_0 .net "cfg_k_tiles", 15 0, L_0x600003925900;  alias, 1 drivers
L_0x13009a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003a1bf00_0 .net "clear_acc", 0 0, L_0x13009a4a0;  1 drivers
v0x600003a1c000_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a1c090_0 .var "cycle_count", 15 0;
v0x600003a1c120_0 .var "cycle_count_next", 15 0;
v0x600003a04510_5 .array/port v0x600003a04510, 5;
v0x600003a1c1b0 .array "deskew_output", 3 0;
v0x600003a1c1b0_0 .net v0x600003a1c1b0 0, 31 0, v0x600003a04510_5; 1 drivers
v0x600003a04630_3 .array/port v0x600003a04630, 3;
v0x600003a1c1b0_1 .net v0x600003a1c1b0 1, 31 0, v0x600003a04630_3; 1 drivers
v0x600003a04750_1 .array/port v0x600003a04750, 1;
v0x600003a1c1b0_2 .net v0x600003a1c1b0 2, 31 0, v0x600003a04750_1; 1 drivers
v0x600003a1c1b0_3 .net v0x600003a1c1b0 3, 31 0, L_0x600002338310; 1 drivers
v0x600003a1c240_0 .net "done", 0 0, L_0x60000392b0c0;  alias, 1 drivers
L_0x13009a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003a1c2d0_0 .net "drain_delay", 15 0, L_0x13009a380;  1 drivers
v0x600003a1c360_0 .net "pe_enable", 0 0, L_0x600002338690;  1 drivers
v0x600003a1c3f0 .array "psum_bottom", 3 0;
v0x600003a1c3f0_0 .net v0x600003a1c3f0 0, 31 0, L_0x600002338000; 1 drivers
v0x600003a1c3f0_1 .net v0x600003a1c3f0 1, 31 0, L_0x6000023380e0; 1 drivers
v0x600003a1c3f0_2 .net v0x600003a1c3f0 2, 31 0, L_0x6000023381c0; 1 drivers
v0x600003a1c3f0_3 .net v0x600003a1c3f0 3, 31 0, L_0x6000023382a0; 1 drivers
L_0x130098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a1c480 .array "psum_v", 19 0;
v0x600003a1c480_0 .net v0x600003a1c480 0, 31 0, L_0x130098568; 1 drivers
L_0x1300985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a1c480_1 .net v0x600003a1c480 1, 31 0, L_0x1300985b0; 1 drivers
L_0x1300985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a1c480_2 .net v0x600003a1c480 2, 31 0, L_0x1300985f8; 1 drivers
L_0x130098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a1c480_3 .net v0x600003a1c480 3, 31 0, L_0x130098640; 1 drivers
v0x600003a1c480_4 .net v0x600003a1c480 4, 31 0, v0x600003a05b00_0; 1 drivers
v0x600003a1c480_5 .net v0x600003a1c480 5, 31 0, v0x600003a07060_0; 1 drivers
v0x600003a1c480_6 .net v0x600003a1c480 6, 31 0, v0x600003a08630_0; 1 drivers
v0x600003a1c480_7 .net v0x600003a1c480 7, 31 0, v0x600003a09b90_0; 1 drivers
v0x600003a1c480_8 .net v0x600003a1c480 8, 31 0, v0x600003a0b0f0_0; 1 drivers
v0x600003a1c480_9 .net v0x600003a1c480 9, 31 0, v0x600003a0c6c0_0; 1 drivers
v0x600003a1c480_10 .net v0x600003a1c480 10, 31 0, v0x600003a0dc20_0; 1 drivers
v0x600003a1c480_11 .net v0x600003a1c480 11, 31 0, v0x600003a0f180_0; 1 drivers
v0x600003a1c480_12 .net v0x600003a1c480 12, 31 0, v0x600003a10750_0; 1 drivers
v0x600003a1c480_13 .net v0x600003a1c480 13, 31 0, v0x600003a11cb0_0; 1 drivers
v0x600003a1c480_14 .net v0x600003a1c480 14, 31 0, v0x600003a13210_0; 1 drivers
v0x600003a1c480_15 .net v0x600003a1c480 15, 31 0, v0x600003a147e0_0; 1 drivers
v0x600003a1c480_16 .net v0x600003a1c480 16, 31 0, v0x600003a15d40_0; 1 drivers
v0x600003a1c480_17 .net v0x600003a1c480 17, 31 0, v0x600003a172a0_0; 1 drivers
v0x600003a1c480_18 .net v0x600003a1c480 18, 31 0, v0x600003a18870_0; 1 drivers
v0x600003a1c480_19 .net v0x600003a1c480 19, 31 0, v0x600003a19dd0_0; 1 drivers
v0x600003a1c510_0 .net "result_data", 127 0, L_0x60000392ac60;  alias, 1 drivers
L_0x13009a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003a1c5a0_0 .net "result_ready", 0 0, L_0x13009a4e8;  1 drivers
v0x600003a1c630_0 .net "result_valid", 0 0, L_0x600002338850;  alias, 1 drivers
v0x600003a1c6c0_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a1c750_0 .net "skew_enable", 0 0, L_0x600002338700;  1 drivers
v0x600003a1c7e0 .array "skew_input", 3 0;
v0x600003a1c7e0_0 .net v0x600003a1c7e0 0, 7 0, L_0x600003925a40; 1 drivers
v0x600003a1c7e0_1 .net v0x600003a1c7e0 1, 7 0, L_0x600003925b80; 1 drivers
v0x600003a1c7e0_2 .net v0x600003a1c7e0 2, 7 0, L_0x600003925cc0; 1 drivers
v0x600003a1c7e0_3 .net v0x600003a1c7e0 3, 7 0, L_0x600003925e00; 1 drivers
v0x600003a1c870 .array "skew_output", 3 0;
v0x600003a1c870_0 .net v0x600003a1c870 0, 7 0, v0x600003a04870_0; 1 drivers
v0x600003a1c870_1 .net v0x600003a1c870 1, 7 0, v0x600003a04b40_0; 1 drivers
v0x600003a1c870_2 .net v0x600003a1c870 2, 7 0, v0x600003a04e10_0; 1 drivers
v0x600003a1c870_3 .net v0x600003a1c870 3, 7 0, v0x600003a050e0_0; 1 drivers
v0x600003a1c900_0 .net "start", 0 0, v0x600003a65680_0;  1 drivers
v0x600003a1c990_0 .var "state", 2 0;
v0x600003a1ca20_0 .var "state_next", 2 0;
v0x600003a1cab0_0 .net "weight_load_col", 1 0, v0x600003a66b50_0;  1 drivers
v0x600003a1cb40_0 .net "weight_load_data", 31 0, L_0x60000392b520;  1 drivers
v0x600003a1cbd0_0 .net "weight_load_en", 0 0, v0x600003a66be0_0;  1 drivers
E_0x600001d7b640/0 .event anyedge, v0x600003a1c990_0, v0x600003a1c090_0, v0x600003a1c900_0, v0x600003a1cbd0_0;
E_0x600001d7b640/1 .event anyedge, v0x600003a1be70_0, v0x600003a1c2d0_0;
E_0x600001d7b640 .event/or E_0x600001d7b640/0, E_0x600001d7b640/1;
L_0x6000039259a0 .part v0x600003a63060_0, 0, 8;
L_0x130098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003925a40 .functor MUXZ 8, L_0x130098448, L_0x6000039259a0, v0x600003a63180_0, C4<>;
L_0x600003925ae0 .part v0x600003a63060_0, 8, 8;
L_0x130098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003925b80 .functor MUXZ 8, L_0x130098490, L_0x600003925ae0, v0x600003a63180_0, C4<>;
L_0x600003925c20 .part v0x600003a63060_0, 16, 8;
L_0x1300984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003925cc0 .functor MUXZ 8, L_0x1300984d8, L_0x600003925c20, v0x600003a63180_0, C4<>;
L_0x600003925d60 .part v0x600003a63060_0, 24, 8;
L_0x130098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003925e00 .functor MUXZ 8, L_0x130098520, L_0x600003925d60, v0x600003a63180_0, C4<>;
L_0x600003925fe0 .part L_0x60000392b520, 0, 8;
L_0x600003926800 .part L_0x60000392b520, 0, 8;
L_0x600003927020 .part L_0x60000392b520, 0, 8;
L_0x600003927840 .part L_0x60000392b520, 0, 8;
L_0x600003923a20 .part L_0x60000392b520, 8, 8;
L_0x6000039233e0 .part L_0x60000392b520, 8, 8;
L_0x600003922c60 .part L_0x60000392b520, 8, 8;
L_0x600003921d60 .part L_0x60000392b520, 8, 8;
L_0x600003921680 .part L_0x60000392b520, 16, 8;
L_0x600003920d20 .part L_0x60000392b520, 16, 8;
L_0x600003922300 .part L_0x60000392b520, 16, 8;
L_0x600003928500 .part L_0x60000392b520, 16, 8;
L_0x600003928d20 .part L_0x60000392b520, 24, 8;
L_0x600003929540 .part L_0x60000392b520, 24, 8;
L_0x600003929d60 .part L_0x60000392b520, 24, 8;
L_0x60000392a580 .part L_0x60000392b520, 24, 8;
L_0x60000392ac60 .concat8 [ 32 32 32 32], L_0x600002338380, L_0x6000023383f0, L_0x600002338460, L_0x6000023384d0;
L_0x60000392ad00 .cmp/eq 3, v0x600003a1c990_0, L_0x13009a188;
L_0x60000392ada0 .cmp/eq 3, v0x600003a1c990_0, L_0x13009a1d0;
L_0x60000392ae40 .cmp/eq 3, v0x600003a1c990_0, L_0x13009a218;
L_0x60000392aee0 .reduce/nor v0x600003a66be0_0;
L_0x60000392af80 .cmp/ne 3, v0x600003a1c990_0, L_0x13009a260;
L_0x60000392b020 .cmp/ne 3, v0x600003a1c990_0, L_0x13009a2a8;
L_0x60000392b0c0 .cmp/eq 3, v0x600003a1c990_0, L_0x13009a2f0;
L_0x60000392b160 .cmp/eq 3, v0x600003a1c990_0, L_0x13009a338;
L_0x60000392b200 .cmp/eq 3, v0x600003a1c990_0, L_0x13009a3c8;
L_0x60000392b2a0 .cmp/ge 16, v0x600003a1c090_0, L_0x13009a380;
L_0x60000392b340 .concat [ 16 16 0 0], v0x600003a1c090_0, L_0x13009a410;
L_0x60000392b3e0 .arith/sum 32, L_0x13009aa88, L_0x13009a458;
L_0x60000392b480 .cmp/gt 32, L_0x60000392b3e0, L_0x60000392b340;
S_0x12ee89560 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x12ee90850;
 .timescale 0 0;
P_0x60000263a080 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x60000263a0c0 .param/l "col" 1 7 248, +C4<00>;
L_0x600002338000 .functor BUFZ 32, v0x600003a15d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12ee86f10 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12ee89560;
 .timescale 0 0;
v0x600003a04510 .array "delay_stages", 5 0, 31 0;
v0x600003a045a0_0 .var/i "i", 31 0;
S_0x12ee848c0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x12ee90850;
 .timescale 0 0;
P_0x60000263a100 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x60000263a140 .param/l "col" 1 7 248, +C4<01>;
L_0x6000023380e0 .functor BUFZ 32, v0x600003a172a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12ee82270 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12ee848c0;
 .timescale 0 0;
v0x600003a04630 .array "delay_stages", 3 0, 31 0;
v0x600003a046c0_0 .var/i "i", 31 0;
S_0x12ee7fc20 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x12ee90850;
 .timescale 0 0;
P_0x60000263a180 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x60000263a1c0 .param/l "col" 1 7 248, +C4<010>;
L_0x6000023381c0 .functor BUFZ 32, v0x600003a18870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12ee7d5d0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12ee7fc20;
 .timescale 0 0;
v0x600003a04750 .array "delay_stages", 1 0, 31 0;
v0x600003a047e0_0 .var/i "i", 31 0;
S_0x12ee7af80 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x12ee90850;
 .timescale 0 0;
P_0x60000263a200 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x60000263a240 .param/l "col" 1 7 248, +C4<011>;
L_0x6000023382a0 .functor BUFZ 32, v0x600003a19dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12ee78930 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x12ee7af80;
 .timescale 0 0;
L_0x600002338310 .functor BUFZ 32, L_0x6000023382a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12ee762e0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7b8c0 .param/l "row" 1 7 142, +C4<00>;
v0x600003a04900_0 .net *"_ivl_1", 7 0, L_0x6000039259a0;  1 drivers
v0x600003a04990_0 .net/2u *"_ivl_2", 7 0, L_0x130098448;  1 drivers
S_0x12ee73c90 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x12ee762e0;
 .timescale 0 0;
v0x600003a04870_0 .var "out_reg", 7 0;
S_0x12ee71640 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7b940 .param/l "row" 1 7 142, +C4<01>;
v0x600003a04bd0_0 .net *"_ivl_1", 7 0, L_0x600003925ae0;  1 drivers
v0x600003a04c60_0 .net/2u *"_ivl_2", 7 0, L_0x130098490;  1 drivers
S_0x12ee6eff0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12ee71640;
 .timescale 0 0;
v0x600003a04a20 .array "delay_stages", 0 0, 7 0;
v0x600003a04ab0_0 .var/i "i", 31 0;
v0x600003a04b40_0 .var "out_reg", 7 0;
S_0x12ee6c9a0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7b9c0 .param/l "row" 1 7 142, +C4<010>;
v0x600003a04ea0_0 .net *"_ivl_1", 7 0, L_0x600003925c20;  1 drivers
v0x600003a04f30_0 .net/2u *"_ivl_2", 7 0, L_0x1300984d8;  1 drivers
S_0x12ee1cd60 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12ee6c9a0;
 .timescale 0 0;
v0x600003a04cf0 .array "delay_stages", 1 0, 7 0;
v0x600003a04d80_0 .var/i "i", 31 0;
v0x600003a04e10_0 .var "out_reg", 7 0;
S_0x12ee1ced0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7ba40 .param/l "row" 1 7 142, +C4<011>;
v0x600003a05170_0 .net *"_ivl_1", 7 0, L_0x600003925d60;  1 drivers
v0x600003a05200_0 .net/2u *"_ivl_2", 7 0, L_0x130098520;  1 drivers
S_0x12ee20760 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12ee1ced0;
 .timescale 0 0;
v0x600003a04fc0 .array "delay_stages", 2 0, 7 0;
v0x600003a05050_0 .var/i "i", 31 0;
v0x600003a050e0_0 .var "out_reg", 7 0;
S_0x12ee208d0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7b880 .param/l "row" 1 7 213, +C4<00>;
S_0x12ee0baa0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12ee208d0;
 .timescale 0 0;
P_0x600001d7bb00 .param/l "col" 1 7 214, +C4<00>;
L_0x600002334e00 .functor AND 1, v0x600003a66be0_0, L_0x600003925f40, C4<1>, C4<1>;
L_0x600002334cb0 .functor AND 1, L_0x600003926120, v0x600003a65680_0, C4<1>, C4<1>;
L_0x600002334d20 .functor OR 1, L_0x600003926080, L_0x600002334cb0, C4<0>, C4<0>;
L_0x600002334bd0 .functor AND 1, L_0x13009a4a0, L_0x600002334d20, C4<1>, C4<1>;
L_0x600002334c40 .functor AND 1, L_0x600002334bd0, L_0x600003926260, C4<1>, C4<1>;
v0x600003a05dd0_0 .net *"_ivl_0", 2 0, L_0x600003925ea0;  1 drivers
L_0x130098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a05e60_0 .net/2u *"_ivl_11", 2 0, L_0x130098718;  1 drivers
v0x600003a05ef0_0 .net *"_ivl_13", 0 0, L_0x600003926080;  1 drivers
L_0x130098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a05f80_0 .net/2u *"_ivl_15", 2 0, L_0x130098760;  1 drivers
v0x600003a06010_0 .net *"_ivl_17", 0 0, L_0x600003926120;  1 drivers
v0x600003a060a0_0 .net *"_ivl_20", 0 0, L_0x600002334cb0;  1 drivers
v0x600003a06130_0 .net *"_ivl_22", 0 0, L_0x600002334d20;  1 drivers
v0x600003a061c0_0 .net *"_ivl_24", 0 0, L_0x600002334bd0;  1 drivers
v0x600003a06250_0 .net *"_ivl_25", 31 0, L_0x6000039261c0;  1 drivers
L_0x1300987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a062e0_0 .net *"_ivl_28", 15 0, L_0x1300987a8;  1 drivers
L_0x1300987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a06370_0 .net/2u *"_ivl_29", 31 0, L_0x1300987f0;  1 drivers
L_0x130098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a06400_0 .net *"_ivl_3", 0 0, L_0x130098688;  1 drivers
v0x600003a06490_0 .net *"_ivl_31", 0 0, L_0x600003926260;  1 drivers
L_0x1300986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a06520_0 .net/2u *"_ivl_4", 2 0, L_0x1300986d0;  1 drivers
v0x600003a065b0_0 .net *"_ivl_6", 0 0, L_0x600003925f40;  1 drivers
v0x600003a06640_0 .net "do_clear", 0 0, L_0x600002334c40;  1 drivers
v0x600003a066d0_0 .net "load_weight", 0 0, L_0x600002334e00;  1 drivers
v0x600003a06760_0 .net "weight_in", 7 0, L_0x600003925fe0;  1 drivers
L_0x600003925ea0 .concat [ 2 1 0 0], v0x600003a66b50_0, L_0x130098688;
L_0x600003925f40 .cmp/eq 3, L_0x600003925ea0, L_0x1300986d0;
L_0x600003926080 .cmp/eq 3, v0x600003a1c990_0, L_0x130098718;
L_0x600003926120 .cmp/eq 3, v0x600003a1c990_0, L_0x130098760;
L_0x6000039261c0 .concat [ 16 16 0 0], v0x600003a1c090_0, L_0x1300987a8;
L_0x600003926260 .cmp/eq 32, L_0x6000039261c0, L_0x1300987f0;
S_0x12ee0bc10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12ee0baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000263a300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000263a340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a05290_0 .net *"_ivl_11", 0 0, L_0x6000039264e0;  1 drivers
v0x600003a05320_0 .net *"_ivl_12", 15 0, L_0x600003926580;  1 drivers
v0x600003a053b0_0 .net/s *"_ivl_4", 15 0, L_0x600003926300;  1 drivers
v0x600003a05440_0 .net/s *"_ivl_6", 15 0, L_0x6000039263a0;  1 drivers
v0x600003a054d0_0 .net/s "a_signed", 7 0, v0x600003a05680_0;  1 drivers
v0x600003a05560_0 .net "act_in", 7 0, L_0x600002334fc0;  alias, 1 drivers
v0x600003a055f0_0 .var "act_out", 7 0;
v0x600003a05680_0 .var "act_reg", 7 0;
v0x600003a05710_0 .net "clear_acc", 0 0, L_0x600002334c40;  alias, 1 drivers
v0x600003a057a0_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a05830_0 .net "enable", 0 0, L_0x600002338690;  alias, 1 drivers
v0x600003a058c0_0 .net "load_weight", 0 0, L_0x600002334e00;  alias, 1 drivers
v0x600003a05950_0 .net/s "product", 15 0, L_0x600003926440;  1 drivers
v0x600003a059e0_0 .net/s "product_ext", 31 0, L_0x600003926620;  1 drivers
v0x600003a05a70_0 .net "psum_in", 31 0, L_0x130098568;  alias, 1 drivers
v0x600003a05b00_0 .var "psum_out", 31 0;
v0x600003a05b90_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a05c20_0 .net/s "w_signed", 7 0, v0x600003a05d40_0;  1 drivers
v0x600003a05cb0_0 .net "weight_in", 7 0, L_0x600003925fe0;  alias, 1 drivers
v0x600003a05d40_0 .var "weight_reg", 7 0;
L_0x600003926300 .extend/s 16, v0x600003a05680_0;
L_0x6000039263a0 .extend/s 16, v0x600003a05d40_0;
L_0x600003926440 .arith/mult 16, L_0x600003926300, L_0x6000039263a0;
L_0x6000039264e0 .part L_0x600003926440, 15, 1;
LS_0x600003926580_0_0 .concat [ 1 1 1 1], L_0x6000039264e0, L_0x6000039264e0, L_0x6000039264e0, L_0x6000039264e0;
LS_0x600003926580_0_4 .concat [ 1 1 1 1], L_0x6000039264e0, L_0x6000039264e0, L_0x6000039264e0, L_0x6000039264e0;
LS_0x600003926580_0_8 .concat [ 1 1 1 1], L_0x6000039264e0, L_0x6000039264e0, L_0x6000039264e0, L_0x6000039264e0;
LS_0x600003926580_0_12 .concat [ 1 1 1 1], L_0x6000039264e0, L_0x6000039264e0, L_0x6000039264e0, L_0x6000039264e0;
L_0x600003926580 .concat [ 4 4 4 4], LS_0x600003926580_0_0, LS_0x600003926580_0_4, LS_0x600003926580_0_8, LS_0x600003926580_0_12;
L_0x600003926620 .concat [ 16 16 0 0], L_0x600003926440, L_0x600003926580;
S_0x12ee19c40 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12ee208d0;
 .timescale 0 0;
P_0x600001d7bc80 .param/l "col" 1 7 214, +C4<01>;
L_0x600002334a10 .functor AND 1, v0x600003a66be0_0, L_0x600003926760, C4<1>, C4<1>;
L_0x600002334a80 .functor AND 1, L_0x600003926940, v0x600003a65680_0, C4<1>, C4<1>;
L_0x600002334930 .functor OR 1, L_0x6000039268a0, L_0x600002334a80, C4<0>, C4<0>;
L_0x6000023349a0 .functor AND 1, L_0x13009a4a0, L_0x600002334930, C4<1>, C4<1>;
L_0x600002334850 .functor AND 1, L_0x6000023349a0, L_0x600003926a80, C4<1>, C4<1>;
v0x600003a07330_0 .net *"_ivl_0", 2 0, L_0x6000039266c0;  1 drivers
L_0x1300988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a073c0_0 .net/2u *"_ivl_11", 2 0, L_0x1300988c8;  1 drivers
v0x600003a07450_0 .net *"_ivl_13", 0 0, L_0x6000039268a0;  1 drivers
L_0x130098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a074e0_0 .net/2u *"_ivl_15", 2 0, L_0x130098910;  1 drivers
v0x600003a07570_0 .net *"_ivl_17", 0 0, L_0x600003926940;  1 drivers
v0x600003a07600_0 .net *"_ivl_20", 0 0, L_0x600002334a80;  1 drivers
v0x600003a07690_0 .net *"_ivl_22", 0 0, L_0x600002334930;  1 drivers
v0x600003a07720_0 .net *"_ivl_24", 0 0, L_0x6000023349a0;  1 drivers
v0x600003a077b0_0 .net *"_ivl_25", 31 0, L_0x6000039269e0;  1 drivers
L_0x130098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a07840_0 .net *"_ivl_28", 15 0, L_0x130098958;  1 drivers
L_0x1300989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a078d0_0 .net/2u *"_ivl_29", 31 0, L_0x1300989a0;  1 drivers
L_0x130098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a07960_0 .net *"_ivl_3", 0 0, L_0x130098838;  1 drivers
v0x600003a079f0_0 .net *"_ivl_31", 0 0, L_0x600003926a80;  1 drivers
L_0x130098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003a07a80_0 .net/2u *"_ivl_4", 2 0, L_0x130098880;  1 drivers
v0x600003a07b10_0 .net *"_ivl_6", 0 0, L_0x600003926760;  1 drivers
v0x600003a07ba0_0 .net "do_clear", 0 0, L_0x600002334850;  1 drivers
v0x600003a07c30_0 .net "load_weight", 0 0, L_0x600002334a10;  1 drivers
v0x600003a07cc0_0 .net "weight_in", 7 0, L_0x600003926800;  1 drivers
L_0x6000039266c0 .concat [ 2 1 0 0], v0x600003a66b50_0, L_0x130098838;
L_0x600003926760 .cmp/eq 3, L_0x6000039266c0, L_0x130098880;
L_0x6000039268a0 .cmp/eq 3, v0x600003a1c990_0, L_0x1300988c8;
L_0x600003926940 .cmp/eq 3, v0x600003a1c990_0, L_0x130098910;
L_0x6000039269e0 .concat [ 16 16 0 0], v0x600003a1c090_0, L_0x130098958;
L_0x600003926a80 .cmp/eq 32, L_0x6000039269e0, L_0x1300989a0;
S_0x12ee19db0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12ee19c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000263a380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000263a3c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a067f0_0 .net *"_ivl_11", 0 0, L_0x600003926d00;  1 drivers
v0x600003a06880_0 .net *"_ivl_12", 15 0, L_0x600003926da0;  1 drivers
v0x600003a06910_0 .net/s *"_ivl_4", 15 0, L_0x600003926b20;  1 drivers
v0x600003a069a0_0 .net/s *"_ivl_6", 15 0, L_0x600003926bc0;  1 drivers
v0x600003a06a30_0 .net/s "a_signed", 7 0, v0x600003a06be0_0;  1 drivers
v0x600003a06ac0_0 .net "act_in", 7 0, v0x600003a055f0_0;  alias, 1 drivers
v0x600003a06b50_0 .var "act_out", 7 0;
v0x600003a06be0_0 .var "act_reg", 7 0;
v0x600003a06c70_0 .net "clear_acc", 0 0, L_0x600002334850;  alias, 1 drivers
v0x600003a06d00_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a06d90_0 .net "enable", 0 0, L_0x600002338690;  alias, 1 drivers
v0x600003a06e20_0 .net "load_weight", 0 0, L_0x600002334a10;  alias, 1 drivers
v0x600003a06eb0_0 .net/s "product", 15 0, L_0x600003926c60;  1 drivers
v0x600003a06f40_0 .net/s "product_ext", 31 0, L_0x600003926e40;  1 drivers
v0x600003a06fd0_0 .net "psum_in", 31 0, L_0x1300985b0;  alias, 1 drivers
v0x600003a07060_0 .var "psum_out", 31 0;
v0x600003a070f0_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a07180_0 .net/s "w_signed", 7 0, v0x600003a072a0_0;  1 drivers
v0x600003a07210_0 .net "weight_in", 7 0, L_0x600003926800;  alias, 1 drivers
v0x600003a072a0_0 .var "weight_reg", 7 0;
L_0x600003926b20 .extend/s 16, v0x600003a06be0_0;
L_0x600003926bc0 .extend/s 16, v0x600003a072a0_0;
L_0x600003926c60 .arith/mult 16, L_0x600003926b20, L_0x600003926bc0;
L_0x600003926d00 .part L_0x600003926c60, 15, 1;
LS_0x600003926da0_0_0 .concat [ 1 1 1 1], L_0x600003926d00, L_0x600003926d00, L_0x600003926d00, L_0x600003926d00;
LS_0x600003926da0_0_4 .concat [ 1 1 1 1], L_0x600003926d00, L_0x600003926d00, L_0x600003926d00, L_0x600003926d00;
LS_0x600003926da0_0_8 .concat [ 1 1 1 1], L_0x600003926d00, L_0x600003926d00, L_0x600003926d00, L_0x600003926d00;
LS_0x600003926da0_0_12 .concat [ 1 1 1 1], L_0x600003926d00, L_0x600003926d00, L_0x600003926d00, L_0x600003926d00;
L_0x600003926da0 .concat [ 4 4 4 4], LS_0x600003926da0_0_0, LS_0x600003926da0_0_4, LS_0x600003926da0_0_8, LS_0x600003926da0_0_12;
L_0x600003926e40 .concat [ 16 16 0 0], L_0x600003926c60, L_0x600003926da0;
S_0x12ee1c0a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12ee208d0;
 .timescale 0 0;
P_0x600001d7bd80 .param/l "col" 1 7 214, +C4<010>;
L_0x6000023358f0 .functor AND 1, v0x600003a66be0_0, L_0x600003926f80, C4<1>, C4<1>;
L_0x600002335880 .functor AND 1, L_0x600003927160, v0x600003a65680_0, C4<1>, C4<1>;
L_0x600002335810 .functor OR 1, L_0x6000039270c0, L_0x600002335880, C4<0>, C4<0>;
L_0x6000023342a0 .functor AND 1, L_0x13009a4a0, L_0x600002335810, C4<1>, C4<1>;
L_0x6000023341c0 .functor AND 1, L_0x6000023342a0, L_0x6000039272a0, C4<1>, C4<1>;
v0x600003a08900_0 .net *"_ivl_0", 3 0, L_0x600003926ee0;  1 drivers
L_0x130098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a08990_0 .net/2u *"_ivl_11", 2 0, L_0x130098a78;  1 drivers
v0x600003a08a20_0 .net *"_ivl_13", 0 0, L_0x6000039270c0;  1 drivers
L_0x130098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a08ab0_0 .net/2u *"_ivl_15", 2 0, L_0x130098ac0;  1 drivers
v0x600003a08b40_0 .net *"_ivl_17", 0 0, L_0x600003927160;  1 drivers
v0x600003a08bd0_0 .net *"_ivl_20", 0 0, L_0x600002335880;  1 drivers
v0x600003a08c60_0 .net *"_ivl_22", 0 0, L_0x600002335810;  1 drivers
v0x600003a08cf0_0 .net *"_ivl_24", 0 0, L_0x6000023342a0;  1 drivers
v0x600003a08d80_0 .net *"_ivl_25", 31 0, L_0x600003927200;  1 drivers
L_0x130098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a08e10_0 .net *"_ivl_28", 15 0, L_0x130098b08;  1 drivers
L_0x130098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a08ea0_0 .net/2u *"_ivl_29", 31 0, L_0x130098b50;  1 drivers
L_0x1300989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a08f30_0 .net *"_ivl_3", 1 0, L_0x1300989e8;  1 drivers
v0x600003a08fc0_0 .net *"_ivl_31", 0 0, L_0x6000039272a0;  1 drivers
L_0x130098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003a09050_0 .net/2u *"_ivl_4", 3 0, L_0x130098a30;  1 drivers
v0x600003a090e0_0 .net *"_ivl_6", 0 0, L_0x600003926f80;  1 drivers
v0x600003a09170_0 .net "do_clear", 0 0, L_0x6000023341c0;  1 drivers
v0x600003a09200_0 .net "load_weight", 0 0, L_0x6000023358f0;  1 drivers
v0x600003a09290_0 .net "weight_in", 7 0, L_0x600003927020;  1 drivers
L_0x600003926ee0 .concat [ 2 2 0 0], v0x600003a66b50_0, L_0x1300989e8;
L_0x600003926f80 .cmp/eq 4, L_0x600003926ee0, L_0x130098a30;
L_0x6000039270c0 .cmp/eq 3, v0x600003a1c990_0, L_0x130098a78;
L_0x600003927160 .cmp/eq 3, v0x600003a1c990_0, L_0x130098ac0;
L_0x600003927200 .concat [ 16 16 0 0], v0x600003a1c090_0, L_0x130098b08;
L_0x6000039272a0 .cmp/eq 32, L_0x600003927200, L_0x130098b50;
S_0x12ee1c210 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12ee1c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000263a400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000263a440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a07d50_0 .net *"_ivl_11", 0 0, L_0x600003927520;  1 drivers
v0x600003a07de0_0 .net *"_ivl_12", 15 0, L_0x6000039275c0;  1 drivers
v0x600003a07e70_0 .net/s *"_ivl_4", 15 0, L_0x600003927340;  1 drivers
v0x600003a07f00_0 .net/s *"_ivl_6", 15 0, L_0x6000039273e0;  1 drivers
v0x600003a08000_0 .net/s "a_signed", 7 0, v0x600003a081b0_0;  1 drivers
v0x600003a08090_0 .net "act_in", 7 0, v0x600003a06b50_0;  alias, 1 drivers
v0x600003a08120_0 .var "act_out", 7 0;
v0x600003a081b0_0 .var "act_reg", 7 0;
v0x600003a08240_0 .net "clear_acc", 0 0, L_0x6000023341c0;  alias, 1 drivers
v0x600003a082d0_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a08360_0 .net "enable", 0 0, L_0x600002338690;  alias, 1 drivers
v0x600003a083f0_0 .net "load_weight", 0 0, L_0x6000023358f0;  alias, 1 drivers
v0x600003a08480_0 .net/s "product", 15 0, L_0x600003927480;  1 drivers
v0x600003a08510_0 .net/s "product_ext", 31 0, L_0x600003927660;  1 drivers
v0x600003a085a0_0 .net "psum_in", 31 0, L_0x1300985f8;  alias, 1 drivers
v0x600003a08630_0 .var "psum_out", 31 0;
v0x600003a086c0_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a08750_0 .net/s "w_signed", 7 0, v0x600003a08870_0;  1 drivers
v0x600003a087e0_0 .net "weight_in", 7 0, L_0x600003927020;  alias, 1 drivers
v0x600003a08870_0 .var "weight_reg", 7 0;
L_0x600003927340 .extend/s 16, v0x600003a081b0_0;
L_0x6000039273e0 .extend/s 16, v0x600003a08870_0;
L_0x600003927480 .arith/mult 16, L_0x600003927340, L_0x6000039273e0;
L_0x600003927520 .part L_0x600003927480, 15, 1;
LS_0x6000039275c0_0_0 .concat [ 1 1 1 1], L_0x600003927520, L_0x600003927520, L_0x600003927520, L_0x600003927520;
LS_0x6000039275c0_0_4 .concat [ 1 1 1 1], L_0x600003927520, L_0x600003927520, L_0x600003927520, L_0x600003927520;
LS_0x6000039275c0_0_8 .concat [ 1 1 1 1], L_0x600003927520, L_0x600003927520, L_0x600003927520, L_0x600003927520;
LS_0x6000039275c0_0_12 .concat [ 1 1 1 1], L_0x600003927520, L_0x600003927520, L_0x600003927520, L_0x600003927520;
L_0x6000039275c0 .concat [ 4 4 4 4], LS_0x6000039275c0_0_0, LS_0x6000039275c0_0_4, LS_0x6000039275c0_0_8, LS_0x6000039275c0_0_12;
L_0x600003927660 .concat [ 16 16 0 0], L_0x600003927480, L_0x6000039275c0;
S_0x12ee0ff40 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12ee208d0;
 .timescale 0 0;
P_0x600001d7bc40 .param/l "col" 1 7 214, +C4<011>;
L_0x600002336300 .functor AND 1, v0x600003a66be0_0, L_0x6000039277a0, C4<1>, C4<1>;
L_0x600002336370 .functor AND 1, L_0x600003927980, v0x600003a65680_0, C4<1>, C4<1>;
L_0x6000023363e0 .functor OR 1, L_0x6000039278e0, L_0x600002336370, C4<0>, C4<0>;
L_0x600002336450 .functor AND 1, L_0x13009a4a0, L_0x6000023363e0, C4<1>, C4<1>;
L_0x6000023364c0 .functor AND 1, L_0x600002336450, L_0x600003927ac0, C4<1>, C4<1>;
v0x600003a09e60_0 .net *"_ivl_0", 3 0, L_0x600003927700;  1 drivers
L_0x130098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a09ef0_0 .net/2u *"_ivl_11", 2 0, L_0x130098c28;  1 drivers
v0x600003a09f80_0 .net *"_ivl_13", 0 0, L_0x6000039278e0;  1 drivers
L_0x130098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a0a010_0 .net/2u *"_ivl_15", 2 0, L_0x130098c70;  1 drivers
v0x600003a0a0a0_0 .net *"_ivl_17", 0 0, L_0x600003927980;  1 drivers
v0x600003a0a130_0 .net *"_ivl_20", 0 0, L_0x600002336370;  1 drivers
v0x600003a0a1c0_0 .net *"_ivl_22", 0 0, L_0x6000023363e0;  1 drivers
v0x600003a0a250_0 .net *"_ivl_24", 0 0, L_0x600002336450;  1 drivers
v0x600003a0a2e0_0 .net *"_ivl_25", 31 0, L_0x600003927a20;  1 drivers
L_0x130098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a0a370_0 .net *"_ivl_28", 15 0, L_0x130098cb8;  1 drivers
L_0x130098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a0a400_0 .net/2u *"_ivl_29", 31 0, L_0x130098d00;  1 drivers
L_0x130098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a0a490_0 .net *"_ivl_3", 1 0, L_0x130098b98;  1 drivers
v0x600003a0a520_0 .net *"_ivl_31", 0 0, L_0x600003927ac0;  1 drivers
L_0x130098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003a0a5b0_0 .net/2u *"_ivl_4", 3 0, L_0x130098be0;  1 drivers
v0x600003a0a640_0 .net *"_ivl_6", 0 0, L_0x6000039277a0;  1 drivers
v0x600003a0a6d0_0 .net "do_clear", 0 0, L_0x6000023364c0;  1 drivers
v0x600003a0a760_0 .net "load_weight", 0 0, L_0x600002336300;  1 drivers
v0x600003a0a7f0_0 .net "weight_in", 7 0, L_0x600003927840;  1 drivers
L_0x600003927700 .concat [ 2 2 0 0], v0x600003a66b50_0, L_0x130098b98;
L_0x6000039277a0 .cmp/eq 4, L_0x600003927700, L_0x130098be0;
L_0x6000039278e0 .cmp/eq 3, v0x600003a1c990_0, L_0x130098c28;
L_0x600003927980 .cmp/eq 3, v0x600003a1c990_0, L_0x130098c70;
L_0x600003927a20 .concat [ 16 16 0 0], v0x600003a1c090_0, L_0x130098cb8;
L_0x600003927ac0 .cmp/eq 32, L_0x600003927a20, L_0x130098d00;
S_0x12ee100b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12ee0ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000263a580 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000263a5c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a09320_0 .net *"_ivl_11", 0 0, L_0x600003927d40;  1 drivers
v0x600003a093b0_0 .net *"_ivl_12", 15 0, L_0x600003927de0;  1 drivers
v0x600003a09440_0 .net/s *"_ivl_4", 15 0, L_0x600003927b60;  1 drivers
v0x600003a094d0_0 .net/s *"_ivl_6", 15 0, L_0x600003927c00;  1 drivers
v0x600003a09560_0 .net/s "a_signed", 7 0, v0x600003a09710_0;  1 drivers
v0x600003a095f0_0 .net "act_in", 7 0, v0x600003a08120_0;  alias, 1 drivers
v0x600003a09680_0 .var "act_out", 7 0;
v0x600003a09710_0 .var "act_reg", 7 0;
v0x600003a097a0_0 .net "clear_acc", 0 0, L_0x6000023364c0;  alias, 1 drivers
v0x600003a09830_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a098c0_0 .net "enable", 0 0, L_0x600002338690;  alias, 1 drivers
v0x600003a09950_0 .net "load_weight", 0 0, L_0x600002336300;  alias, 1 drivers
v0x600003a099e0_0 .net/s "product", 15 0, L_0x600003927ca0;  1 drivers
v0x600003a09a70_0 .net/s "product_ext", 31 0, L_0x600003927e80;  1 drivers
v0x600003a09b00_0 .net "psum_in", 31 0, L_0x130098640;  alias, 1 drivers
v0x600003a09b90_0 .var "psum_out", 31 0;
v0x600003a09c20_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a09cb0_0 .net/s "w_signed", 7 0, v0x600003a09dd0_0;  1 drivers
v0x600003a09d40_0 .net "weight_in", 7 0, L_0x600003927840;  alias, 1 drivers
v0x600003a09dd0_0 .var "weight_reg", 7 0;
L_0x600003927b60 .extend/s 16, v0x600003a09710_0;
L_0x600003927c00 .extend/s 16, v0x600003a09dd0_0;
L_0x600003927ca0 .arith/mult 16, L_0x600003927b60, L_0x600003927c00;
L_0x600003927d40 .part L_0x600003927ca0, 15, 1;
LS_0x600003927de0_0_0 .concat [ 1 1 1 1], L_0x600003927d40, L_0x600003927d40, L_0x600003927d40, L_0x600003927d40;
LS_0x600003927de0_0_4 .concat [ 1 1 1 1], L_0x600003927d40, L_0x600003927d40, L_0x600003927d40, L_0x600003927d40;
LS_0x600003927de0_0_8 .concat [ 1 1 1 1], L_0x600003927d40, L_0x600003927d40, L_0x600003927d40, L_0x600003927d40;
LS_0x600003927de0_0_12 .concat [ 1 1 1 1], L_0x600003927d40, L_0x600003927d40, L_0x600003927d40, L_0x600003927d40;
L_0x600003927de0 .concat [ 4 4 4 4], LS_0x600003927de0_0_0, LS_0x600003927de0_0_4, LS_0x600003927de0_0_8, LS_0x600003927de0_0_12;
L_0x600003927e80 .concat [ 16 16 0 0], L_0x600003927ca0, L_0x600003927de0;
S_0x12ee04b10 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7bf40 .param/l "row" 1 7 213, +C4<01>;
S_0x12ee04c80 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12ee04b10;
 .timescale 0 0;
P_0x600001d7bfc0 .param/l "col" 1 7 214, +C4<00>;
L_0x600002336610 .functor AND 1, v0x600003a66be0_0, L_0x600003923b60, C4<1>, C4<1>;
L_0x6000023366f0 .functor AND 1, L_0x600003923e80, v0x600003a65680_0, C4<1>, C4<1>;
L_0x600002336760 .functor OR 1, L_0x6000039237a0, L_0x6000023366f0, C4<0>, C4<0>;
L_0x6000023367d0 .functor AND 1, L_0x13009a4a0, L_0x600002336760, C4<1>, C4<1>;
L_0x600002336840 .functor AND 1, L_0x6000023367d0, L_0x600003923d40, C4<1>, C4<1>;
v0x600003a0b3c0_0 .net *"_ivl_0", 2 0, L_0x600003927f20;  1 drivers
L_0x130098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a0b450_0 .net/2u *"_ivl_11", 2 0, L_0x130098dd8;  1 drivers
v0x600003a0b4e0_0 .net *"_ivl_13", 0 0, L_0x6000039237a0;  1 drivers
L_0x130098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a0b570_0 .net/2u *"_ivl_15", 2 0, L_0x130098e20;  1 drivers
v0x600003a0b600_0 .net *"_ivl_17", 0 0, L_0x600003923e80;  1 drivers
v0x600003a0b690_0 .net *"_ivl_20", 0 0, L_0x6000023366f0;  1 drivers
v0x600003a0b720_0 .net *"_ivl_22", 0 0, L_0x600002336760;  1 drivers
v0x600003a0b7b0_0 .net *"_ivl_24", 0 0, L_0x6000023367d0;  1 drivers
v0x600003a0b840_0 .net *"_ivl_25", 31 0, L_0x600003923660;  1 drivers
L_0x130098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a0b8d0_0 .net *"_ivl_28", 15 0, L_0x130098e68;  1 drivers
L_0x130098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a0b960_0 .net/2u *"_ivl_29", 31 0, L_0x130098eb0;  1 drivers
L_0x130098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a0b9f0_0 .net *"_ivl_3", 0 0, L_0x130098d48;  1 drivers
v0x600003a0ba80_0 .net *"_ivl_31", 0 0, L_0x600003923d40;  1 drivers
L_0x130098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a0bb10_0 .net/2u *"_ivl_4", 2 0, L_0x130098d90;  1 drivers
v0x600003a0bba0_0 .net *"_ivl_6", 0 0, L_0x600003923b60;  1 drivers
v0x600003a0bc30_0 .net "do_clear", 0 0, L_0x600002336840;  1 drivers
v0x600003a0bcc0_0 .net "load_weight", 0 0, L_0x600002336610;  1 drivers
v0x600003a0bd50_0 .net "weight_in", 7 0, L_0x600003923a20;  1 drivers
L_0x600003927f20 .concat [ 2 1 0 0], v0x600003a66b50_0, L_0x130098d48;
L_0x600003923b60 .cmp/eq 3, L_0x600003927f20, L_0x130098d90;
L_0x6000039237a0 .cmp/eq 3, v0x600003a1c990_0, L_0x130098dd8;
L_0x600003923e80 .cmp/eq 3, v0x600003a1c990_0, L_0x130098e20;
L_0x600003923660 .concat [ 16 16 0 0], v0x600003a1c090_0, L_0x130098e68;
L_0x600003923d40 .cmp/eq 32, L_0x600003923660, L_0x130098eb0;
S_0x12ee16100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12ee04c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000263a600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000263a640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a0a880_0 .net *"_ivl_11", 0 0, L_0x600003923ac0;  1 drivers
v0x600003a0a910_0 .net *"_ivl_12", 15 0, L_0x6000039232a0;  1 drivers
v0x600003a0a9a0_0 .net/s *"_ivl_4", 15 0, L_0x600003923520;  1 drivers
v0x600003a0aa30_0 .net/s *"_ivl_6", 15 0, L_0x600003923c00;  1 drivers
v0x600003a0aac0_0 .net/s "a_signed", 7 0, v0x600003a0ac70_0;  1 drivers
v0x600003a0ab50_0 .net "act_in", 7 0, L_0x600002334e70;  alias, 1 drivers
v0x600003a0abe0_0 .var "act_out", 7 0;
v0x600003a0ac70_0 .var "act_reg", 7 0;
v0x600003a0ad00_0 .net "clear_acc", 0 0, L_0x600002336840;  alias, 1 drivers
v0x600003a0ad90_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a0ae20_0 .net "enable", 0 0, L_0x600002338690;  alias, 1 drivers
v0x600003a0aeb0_0 .net "load_weight", 0 0, L_0x600002336610;  alias, 1 drivers
v0x600003a0af40_0 .net/s "product", 15 0, L_0x600003923200;  1 drivers
v0x600003a0afd0_0 .net/s "product_ext", 31 0, L_0x600003923980;  1 drivers
v0x600003a0b060_0 .net "psum_in", 31 0, v0x600003a05b00_0;  alias, 1 drivers
v0x600003a0b0f0_0 .var "psum_out", 31 0;
v0x600003a0b180_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a0b210_0 .net/s "w_signed", 7 0, v0x600003a0b330_0;  1 drivers
v0x600003a0b2a0_0 .net "weight_in", 7 0, L_0x600003923a20;  alias, 1 drivers
v0x600003a0b330_0 .var "weight_reg", 7 0;
L_0x600003923520 .extend/s 16, v0x600003a0ac70_0;
L_0x600003923c00 .extend/s 16, v0x600003a0b330_0;
L_0x600003923200 .arith/mult 16, L_0x600003923520, L_0x600003923c00;
L_0x600003923ac0 .part L_0x600003923200, 15, 1;
LS_0x6000039232a0_0_0 .concat [ 1 1 1 1], L_0x600003923ac0, L_0x600003923ac0, L_0x600003923ac0, L_0x600003923ac0;
LS_0x6000039232a0_0_4 .concat [ 1 1 1 1], L_0x600003923ac0, L_0x600003923ac0, L_0x600003923ac0, L_0x600003923ac0;
LS_0x6000039232a0_0_8 .concat [ 1 1 1 1], L_0x600003923ac0, L_0x600003923ac0, L_0x600003923ac0, L_0x600003923ac0;
LS_0x6000039232a0_0_12 .concat [ 1 1 1 1], L_0x600003923ac0, L_0x600003923ac0, L_0x600003923ac0, L_0x600003923ac0;
L_0x6000039232a0 .concat [ 4 4 4 4], LS_0x6000039232a0_0_0, LS_0x6000039232a0_0_4, LS_0x6000039232a0_0_8, LS_0x6000039232a0_0_12;
L_0x600003923980 .concat [ 16 16 0 0], L_0x600003923200, L_0x6000039232a0;
S_0x12ee16270 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12ee04b10;
 .timescale 0 0;
P_0x600001d7c040 .param/l "col" 1 7 214, +C4<01>;
L_0x600002336990 .functor AND 1, v0x600003a66be0_0, L_0x600003923840, C4<1>, C4<1>;
L_0x600002336a00 .functor AND 1, L_0x600003923480, v0x600003a65680_0, C4<1>, C4<1>;
L_0x600002336a70 .functor OR 1, L_0x600003923700, L_0x600002336a00, C4<0>, C4<0>;
L_0x600002336ae0 .functor AND 1, L_0x13009a4a0, L_0x600002336a70, C4<1>, C4<1>;
L_0x600002336b50 .functor AND 1, L_0x600002336ae0, L_0x6000039230c0, C4<1>, C4<1>;
v0x600003a0c990_0 .net *"_ivl_0", 2 0, L_0x600003923340;  1 drivers
L_0x130098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a0ca20_0 .net/2u *"_ivl_11", 2 0, L_0x130098f88;  1 drivers
v0x600003a0cab0_0 .net *"_ivl_13", 0 0, L_0x600003923700;  1 drivers
L_0x130098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a0cb40_0 .net/2u *"_ivl_15", 2 0, L_0x130098fd0;  1 drivers
v0x600003a0cbd0_0 .net *"_ivl_17", 0 0, L_0x600003923480;  1 drivers
v0x600003a0cc60_0 .net *"_ivl_20", 0 0, L_0x600002336a00;  1 drivers
v0x600003a0ccf0_0 .net *"_ivl_22", 0 0, L_0x600002336a70;  1 drivers
v0x600003a0cd80_0 .net *"_ivl_24", 0 0, L_0x600002336ae0;  1 drivers
v0x600003a0ce10_0 .net *"_ivl_25", 31 0, L_0x6000039235c0;  1 drivers
L_0x130099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a0cea0_0 .net *"_ivl_28", 15 0, L_0x130099018;  1 drivers
L_0x130099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a0cf30_0 .net/2u *"_ivl_29", 31 0, L_0x130099060;  1 drivers
L_0x130098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a0cfc0_0 .net *"_ivl_3", 0 0, L_0x130098ef8;  1 drivers
v0x600003a0d050_0 .net *"_ivl_31", 0 0, L_0x6000039230c0;  1 drivers
L_0x130098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003a0d0e0_0 .net/2u *"_ivl_4", 2 0, L_0x130098f40;  1 drivers
v0x600003a0d170_0 .net *"_ivl_6", 0 0, L_0x600003923840;  1 drivers
v0x600003a0d200_0 .net "do_clear", 0 0, L_0x600002336b50;  1 drivers
v0x600003a0d290_0 .net "load_weight", 0 0, L_0x600002336990;  1 drivers
v0x600003a0d320_0 .net "weight_in", 7 0, L_0x6000039233e0;  1 drivers
L_0x600003923340 .concat [ 2 1 0 0], v0x600003a66b50_0, L_0x130098ef8;
L_0x600003923840 .cmp/eq 3, L_0x600003923340, L_0x130098f40;
L_0x600003923700 .cmp/eq 3, v0x600003a1c990_0, L_0x130098f88;
L_0x600003923480 .cmp/eq 3, v0x600003a1c990_0, L_0x130098fd0;
L_0x6000039235c0 .concat [ 16 16 0 0], v0x600003a1c090_0, L_0x130099018;
L_0x6000039230c0 .cmp/eq 32, L_0x6000039235c0, L_0x130099060;
S_0x12ee97310 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12ee16270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000263a680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000263a6c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a0bde0_0 .net *"_ivl_11", 0 0, L_0x600003922e40;  1 drivers
v0x600003a0be70_0 .net *"_ivl_12", 15 0, L_0x600003922ee0;  1 drivers
v0x600003a0bf00_0 .net/s *"_ivl_4", 15 0, L_0x600003923160;  1 drivers
v0x600003a0c000_0 .net/s *"_ivl_6", 15 0, L_0x600003922f80;  1 drivers
v0x600003a0c090_0 .net/s "a_signed", 7 0, v0x600003a0c240_0;  1 drivers
v0x600003a0c120_0 .net "act_in", 7 0, v0x600003a0abe0_0;  alias, 1 drivers
v0x600003a0c1b0_0 .var "act_out", 7 0;
v0x600003a0c240_0 .var "act_reg", 7 0;
v0x600003a0c2d0_0 .net "clear_acc", 0 0, L_0x600002336b50;  alias, 1 drivers
v0x600003a0c360_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a0c3f0_0 .net "enable", 0 0, L_0x600002338690;  alias, 1 drivers
v0x600003a0c480_0 .net "load_weight", 0 0, L_0x600002336990;  alias, 1 drivers
v0x600003a0c510_0 .net/s "product", 15 0, L_0x600003923020;  1 drivers
v0x600003a0c5a0_0 .net/s "product_ext", 31 0, L_0x600003922d00;  1 drivers
v0x600003a0c630_0 .net "psum_in", 31 0, v0x600003a07060_0;  alias, 1 drivers
v0x600003a0c6c0_0 .var "psum_out", 31 0;
v0x600003a0c750_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a0c7e0_0 .net/s "w_signed", 7 0, v0x600003a0c900_0;  1 drivers
v0x600003a0c870_0 .net "weight_in", 7 0, L_0x6000039233e0;  alias, 1 drivers
v0x600003a0c900_0 .var "weight_reg", 7 0;
L_0x600003923160 .extend/s 16, v0x600003a0c240_0;
L_0x600003922f80 .extend/s 16, v0x600003a0c900_0;
L_0x600003923020 .arith/mult 16, L_0x600003923160, L_0x600003922f80;
L_0x600003922e40 .part L_0x600003923020, 15, 1;
LS_0x600003922ee0_0_0 .concat [ 1 1 1 1], L_0x600003922e40, L_0x600003922e40, L_0x600003922e40, L_0x600003922e40;
LS_0x600003922ee0_0_4 .concat [ 1 1 1 1], L_0x600003922e40, L_0x600003922e40, L_0x600003922e40, L_0x600003922e40;
LS_0x600003922ee0_0_8 .concat [ 1 1 1 1], L_0x600003922e40, L_0x600003922e40, L_0x600003922e40, L_0x600003922e40;
LS_0x600003922ee0_0_12 .concat [ 1 1 1 1], L_0x600003922e40, L_0x600003922e40, L_0x600003922e40, L_0x600003922e40;
L_0x600003922ee0 .concat [ 4 4 4 4], LS_0x600003922ee0_0_0, LS_0x600003922ee0_0_4, LS_0x600003922ee0_0_8, LS_0x600003922ee0_0_12;
L_0x600003922d00 .concat [ 16 16 0 0], L_0x600003923020, L_0x600003922ee0;
S_0x12ee97480 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12ee04b10;
 .timescale 0 0;
P_0x600001d7c140 .param/l "col" 1 7 214, +C4<010>;
L_0x600002336ca0 .functor AND 1, v0x600003a66be0_0, L_0x600003922bc0, C4<1>, C4<1>;
L_0x600002336680 .functor AND 1, L_0x600003922b20, v0x600003a65680_0, C4<1>, C4<1>;
L_0x600002336d10 .functor OR 1, L_0x600003922a80, L_0x600002336680, C4<0>, C4<0>;
L_0x600002336d80 .functor AND 1, L_0x13009a4a0, L_0x600002336d10, C4<1>, C4<1>;
L_0x600002336df0 .functor AND 1, L_0x600002336d80, L_0x6000039229e0, C4<1>, C4<1>;
v0x600003a0def0_0 .net *"_ivl_0", 3 0, L_0x600003922da0;  1 drivers
L_0x130099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a0df80_0 .net/2u *"_ivl_11", 2 0, L_0x130099138;  1 drivers
v0x600003a0e010_0 .net *"_ivl_13", 0 0, L_0x600003922a80;  1 drivers
L_0x130099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a0e0a0_0 .net/2u *"_ivl_15", 2 0, L_0x130099180;  1 drivers
v0x600003a0e130_0 .net *"_ivl_17", 0 0, L_0x600003922b20;  1 drivers
v0x600003a0e1c0_0 .net *"_ivl_20", 0 0, L_0x600002336680;  1 drivers
v0x600003a0e250_0 .net *"_ivl_22", 0 0, L_0x600002336d10;  1 drivers
v0x600003a0e2e0_0 .net *"_ivl_24", 0 0, L_0x600002336d80;  1 drivers
v0x600003a0e370_0 .net *"_ivl_25", 31 0, L_0x600003922940;  1 drivers
L_0x1300991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a0e400_0 .net *"_ivl_28", 15 0, L_0x1300991c8;  1 drivers
L_0x130099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a0e490_0 .net/2u *"_ivl_29", 31 0, L_0x130099210;  1 drivers
L_0x1300990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a0e520_0 .net *"_ivl_3", 1 0, L_0x1300990a8;  1 drivers
v0x600003a0e5b0_0 .net *"_ivl_31", 0 0, L_0x6000039229e0;  1 drivers
L_0x1300990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003a0e640_0 .net/2u *"_ivl_4", 3 0, L_0x1300990f0;  1 drivers
v0x600003a0e6d0_0 .net *"_ivl_6", 0 0, L_0x600003922bc0;  1 drivers
v0x600003a0e760_0 .net "do_clear", 0 0, L_0x600002336df0;  1 drivers
v0x600003a0e7f0_0 .net "load_weight", 0 0, L_0x600002336ca0;  1 drivers
v0x600003a0e880_0 .net "weight_in", 7 0, L_0x600003922c60;  1 drivers
L_0x600003922da0 .concat [ 2 2 0 0], v0x600003a66b50_0, L_0x1300990a8;
L_0x600003922bc0 .cmp/eq 4, L_0x600003922da0, L_0x1300990f0;
L_0x600003922a80 .cmp/eq 3, v0x600003a1c990_0, L_0x130099138;
L_0x600003922b20 .cmp/eq 3, v0x600003a1c990_0, L_0x130099180;
L_0x600003922940 .concat [ 16 16 0 0], v0x600003a1c090_0, L_0x1300991c8;
L_0x6000039229e0 .cmp/eq 32, L_0x600003922940, L_0x130099210;
S_0x12ee91950 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12ee97480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000263a780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000263a7c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a0d3b0_0 .net *"_ivl_11", 0 0, L_0x6000039221c0;  1 drivers
v0x600003a0d440_0 .net *"_ivl_12", 15 0, L_0x600003921fe0;  1 drivers
v0x600003a0d4d0_0 .net/s *"_ivl_4", 15 0, L_0x600003922620;  1 drivers
v0x600003a0d560_0 .net/s *"_ivl_6", 15 0, L_0x6000039226c0;  1 drivers
v0x600003a0d5f0_0 .net/s "a_signed", 7 0, v0x600003a0d7a0_0;  1 drivers
v0x600003a0d680_0 .net "act_in", 7 0, v0x600003a0c1b0_0;  alias, 1 drivers
v0x600003a0d710_0 .var "act_out", 7 0;
v0x600003a0d7a0_0 .var "act_reg", 7 0;
v0x600003a0d830_0 .net "clear_acc", 0 0, L_0x600002336df0;  alias, 1 drivers
v0x600003a0d8c0_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a0d950_0 .net "enable", 0 0, L_0x600002338690;  alias, 1 drivers
v0x600003a0d9e0_0 .net "load_weight", 0 0, L_0x600002336ca0;  alias, 1 drivers
v0x600003a0da70_0 .net/s "product", 15 0, L_0x600003922120;  1 drivers
v0x600003a0db00_0 .net/s "product_ext", 31 0, L_0x600003922080;  1 drivers
v0x600003a0db90_0 .net "psum_in", 31 0, v0x600003a08630_0;  alias, 1 drivers
v0x600003a0dc20_0 .var "psum_out", 31 0;
v0x600003a0dcb0_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a0dd40_0 .net/s "w_signed", 7 0, v0x600003a0de60_0;  1 drivers
v0x600003a0ddd0_0 .net "weight_in", 7 0, L_0x600003922c60;  alias, 1 drivers
v0x600003a0de60_0 .var "weight_reg", 7 0;
L_0x600003922620 .extend/s 16, v0x600003a0d7a0_0;
L_0x6000039226c0 .extend/s 16, v0x600003a0de60_0;
L_0x600003922120 .arith/mult 16, L_0x600003922620, L_0x6000039226c0;
L_0x6000039221c0 .part L_0x600003922120, 15, 1;
LS_0x600003921fe0_0_0 .concat [ 1 1 1 1], L_0x6000039221c0, L_0x6000039221c0, L_0x6000039221c0, L_0x6000039221c0;
LS_0x600003921fe0_0_4 .concat [ 1 1 1 1], L_0x6000039221c0, L_0x6000039221c0, L_0x6000039221c0, L_0x6000039221c0;
LS_0x600003921fe0_0_8 .concat [ 1 1 1 1], L_0x6000039221c0, L_0x6000039221c0, L_0x6000039221c0, L_0x6000039221c0;
LS_0x600003921fe0_0_12 .concat [ 1 1 1 1], L_0x6000039221c0, L_0x6000039221c0, L_0x6000039221c0, L_0x6000039221c0;
L_0x600003921fe0 .concat [ 4 4 4 4], LS_0x600003921fe0_0_0, LS_0x600003921fe0_0_4, LS_0x600003921fe0_0_8, LS_0x600003921fe0_0_12;
L_0x600003922080 .concat [ 16 16 0 0], L_0x600003922120, L_0x600003921fe0;
S_0x12ee91ac0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12ee04b10;
 .timescale 0 0;
P_0x600001d7c240 .param/l "col" 1 7 214, +C4<011>;
L_0x600002336f40 .functor AND 1, v0x600003a66be0_0, L_0x600003921f40, C4<1>, C4<1>;
L_0x600002336fb0 .functor AND 1, L_0x600003921c20, v0x600003a65680_0, C4<1>, C4<1>;
L_0x600002337020 .functor OR 1, L_0x600003921e00, L_0x600002336fb0, C4<0>, C4<0>;
L_0x600002337090 .functor AND 1, L_0x13009a4a0, L_0x600002337020, C4<1>, C4<1>;
L_0x600002337100 .functor AND 1, L_0x600002337090, L_0x600003921ae0, C4<1>, C4<1>;
v0x600003a0f450_0 .net *"_ivl_0", 3 0, L_0x600003921ea0;  1 drivers
L_0x1300992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a0f4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1300992e8;  1 drivers
v0x600003a0f570_0 .net *"_ivl_13", 0 0, L_0x600003921e00;  1 drivers
L_0x130099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a0f600_0 .net/2u *"_ivl_15", 2 0, L_0x130099330;  1 drivers
v0x600003a0f690_0 .net *"_ivl_17", 0 0, L_0x600003921c20;  1 drivers
v0x600003a0f720_0 .net *"_ivl_20", 0 0, L_0x600002336fb0;  1 drivers
v0x600003a0f7b0_0 .net *"_ivl_22", 0 0, L_0x600002337020;  1 drivers
v0x600003a0f840_0 .net *"_ivl_24", 0 0, L_0x600002337090;  1 drivers
v0x600003a0f8d0_0 .net *"_ivl_25", 31 0, L_0x600003921cc0;  1 drivers
L_0x130099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a0f960_0 .net *"_ivl_28", 15 0, L_0x130099378;  1 drivers
L_0x1300993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a0f9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1300993c0;  1 drivers
L_0x130099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a0fa80_0 .net *"_ivl_3", 1 0, L_0x130099258;  1 drivers
v0x600003a0fb10_0 .net *"_ivl_31", 0 0, L_0x600003921ae0;  1 drivers
L_0x1300992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003a0fba0_0 .net/2u *"_ivl_4", 3 0, L_0x1300992a0;  1 drivers
v0x600003a0fc30_0 .net *"_ivl_6", 0 0, L_0x600003921f40;  1 drivers
v0x600003a0fcc0_0 .net "do_clear", 0 0, L_0x600002337100;  1 drivers
v0x600003a0fd50_0 .net "load_weight", 0 0, L_0x600002336f40;  1 drivers
v0x600003a0fde0_0 .net "weight_in", 7 0, L_0x600003921d60;  1 drivers
L_0x600003921ea0 .concat [ 2 2 0 0], v0x600003a66b50_0, L_0x130099258;
L_0x600003921f40 .cmp/eq 4, L_0x600003921ea0, L_0x1300992a0;
L_0x600003921e00 .cmp/eq 3, v0x600003a1c990_0, L_0x1300992e8;
L_0x600003921c20 .cmp/eq 3, v0x600003a1c990_0, L_0x130099330;
L_0x600003921cc0 .concat [ 16 16 0 0], v0x600003a1c090_0, L_0x130099378;
L_0x600003921ae0 .cmp/eq 32, L_0x600003921cc0, L_0x1300993c0;
S_0x12ee8f300 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12ee91ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000263a480 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000263a4c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a0e910_0 .net *"_ivl_11", 0 0, L_0x600003921860;  1 drivers
v0x600003a0e9a0_0 .net *"_ivl_12", 15 0, L_0x600003921900;  1 drivers
v0x600003a0ea30_0 .net/s *"_ivl_4", 15 0, L_0x600003921b80;  1 drivers
v0x600003a0eac0_0 .net/s *"_ivl_6", 15 0, L_0x6000039219a0;  1 drivers
v0x600003a0eb50_0 .net/s "a_signed", 7 0, v0x600003a0ed00_0;  1 drivers
v0x600003a0ebe0_0 .net "act_in", 7 0, v0x600003a0d710_0;  alias, 1 drivers
v0x600003a0ec70_0 .var "act_out", 7 0;
v0x600003a0ed00_0 .var "act_reg", 7 0;
v0x600003a0ed90_0 .net "clear_acc", 0 0, L_0x600002337100;  alias, 1 drivers
v0x600003a0ee20_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a0eeb0_0 .net "enable", 0 0, L_0x600002338690;  alias, 1 drivers
v0x600003a0ef40_0 .net "load_weight", 0 0, L_0x600002336f40;  alias, 1 drivers
v0x600003a0efd0_0 .net/s "product", 15 0, L_0x600003921a40;  1 drivers
v0x600003a0f060_0 .net/s "product_ext", 31 0, L_0x600003921720;  1 drivers
v0x600003a0f0f0_0 .net "psum_in", 31 0, v0x600003a09b90_0;  alias, 1 drivers
v0x600003a0f180_0 .var "psum_out", 31 0;
v0x600003a0f210_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a0f2a0_0 .net/s "w_signed", 7 0, v0x600003a0f3c0_0;  1 drivers
v0x600003a0f330_0 .net "weight_in", 7 0, L_0x600003921d60;  alias, 1 drivers
v0x600003a0f3c0_0 .var "weight_reg", 7 0;
L_0x600003921b80 .extend/s 16, v0x600003a0ed00_0;
L_0x6000039219a0 .extend/s 16, v0x600003a0f3c0_0;
L_0x600003921a40 .arith/mult 16, L_0x600003921b80, L_0x6000039219a0;
L_0x600003921860 .part L_0x600003921a40, 15, 1;
LS_0x600003921900_0_0 .concat [ 1 1 1 1], L_0x600003921860, L_0x600003921860, L_0x600003921860, L_0x600003921860;
LS_0x600003921900_0_4 .concat [ 1 1 1 1], L_0x600003921860, L_0x600003921860, L_0x600003921860, L_0x600003921860;
LS_0x600003921900_0_8 .concat [ 1 1 1 1], L_0x600003921860, L_0x600003921860, L_0x600003921860, L_0x600003921860;
LS_0x600003921900_0_12 .concat [ 1 1 1 1], L_0x600003921860, L_0x600003921860, L_0x600003921860, L_0x600003921860;
L_0x600003921900 .concat [ 4 4 4 4], LS_0x600003921900_0_0, LS_0x600003921900_0_4, LS_0x600003921900_0_8, LS_0x600003921900_0_12;
L_0x600003921720 .concat [ 16 16 0 0], L_0x600003921a40, L_0x600003921900;
S_0x12ee8f470 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7c340 .param/l "row" 1 7 213, +C4<010>;
S_0x12ee8ccb0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12ee8f470;
 .timescale 0 0;
P_0x600001d7c3c0 .param/l "col" 1 7 214, +C4<00>;
L_0x600002337250 .functor AND 1, v0x600003a66be0_0, L_0x6000039215e0, C4<1>, C4<1>;
L_0x6000023372c0 .functor AND 1, L_0x600003921540, v0x600003a65680_0, C4<1>, C4<1>;
L_0x600002337330 .functor OR 1, L_0x6000039214a0, L_0x6000023372c0, C4<0>, C4<0>;
L_0x6000023373a0 .functor AND 1, L_0x13009a4a0, L_0x600002337330, C4<1>, C4<1>;
L_0x600002337410 .functor AND 1, L_0x6000023373a0, L_0x600003921400, C4<1>, C4<1>;
v0x600003a10a20_0 .net *"_ivl_0", 2 0, L_0x6000039217c0;  1 drivers
L_0x130099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a10ab0_0 .net/2u *"_ivl_11", 2 0, L_0x130099498;  1 drivers
v0x600003a10b40_0 .net *"_ivl_13", 0 0, L_0x6000039214a0;  1 drivers
L_0x1300994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a10bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1300994e0;  1 drivers
v0x600003a10c60_0 .net *"_ivl_17", 0 0, L_0x600003921540;  1 drivers
v0x600003a10cf0_0 .net *"_ivl_20", 0 0, L_0x6000023372c0;  1 drivers
v0x600003a10d80_0 .net *"_ivl_22", 0 0, L_0x600002337330;  1 drivers
v0x600003a10e10_0 .net *"_ivl_24", 0 0, L_0x6000023373a0;  1 drivers
v0x600003a10ea0_0 .net *"_ivl_25", 31 0, L_0x600003921360;  1 drivers
L_0x130099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a10f30_0 .net *"_ivl_28", 15 0, L_0x130099528;  1 drivers
L_0x130099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a10fc0_0 .net/2u *"_ivl_29", 31 0, L_0x130099570;  1 drivers
L_0x130099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a11050_0 .net *"_ivl_3", 0 0, L_0x130099408;  1 drivers
v0x600003a110e0_0 .net *"_ivl_31", 0 0, L_0x600003921400;  1 drivers
L_0x130099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a11170_0 .net/2u *"_ivl_4", 2 0, L_0x130099450;  1 drivers
v0x600003a11200_0 .net *"_ivl_6", 0 0, L_0x6000039215e0;  1 drivers
v0x600003a11290_0 .net "do_clear", 0 0, L_0x600002337410;  1 drivers
v0x600003a11320_0 .net "load_weight", 0 0, L_0x600002337250;  1 drivers
v0x600003a113b0_0 .net "weight_in", 7 0, L_0x600003921680;  1 drivers
L_0x6000039217c0 .concat [ 2 1 0 0], v0x600003a66b50_0, L_0x130099408;
L_0x6000039215e0 .cmp/eq 3, L_0x6000039217c0, L_0x130099450;
L_0x6000039214a0 .cmp/eq 3, v0x600003a1c990_0, L_0x130099498;
L_0x600003921540 .cmp/eq 3, v0x600003a1c990_0, L_0x1300994e0;
L_0x600003921360 .concat [ 16 16 0 0], v0x600003a1c090_0, L_0x130099528;
L_0x600003921400 .cmp/eq 32, L_0x600003921360, L_0x130099570;
S_0x12ee8ce20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12ee8ccb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000263a800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000263a840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a0fe70_0 .net *"_ivl_11", 0 0, L_0x600003921180;  1 drivers
v0x600003a0ff00_0 .net *"_ivl_12", 15 0, L_0x600003920fa0;  1 drivers
v0x600003a10000_0 .net/s *"_ivl_4", 15 0, L_0x600003921220;  1 drivers
v0x600003a10090_0 .net/s *"_ivl_6", 15 0, L_0x6000039212c0;  1 drivers
v0x600003a10120_0 .net/s "a_signed", 7 0, v0x600003a102d0_0;  1 drivers
v0x600003a101b0_0 .net "act_in", 7 0, L_0x600002334ee0;  alias, 1 drivers
v0x600003a10240_0 .var "act_out", 7 0;
v0x600003a102d0_0 .var "act_reg", 7 0;
v0x600003a10360_0 .net "clear_acc", 0 0, L_0x600002337410;  alias, 1 drivers
v0x600003a103f0_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a10480_0 .net "enable", 0 0, L_0x600002338690;  alias, 1 drivers
v0x600003a10510_0 .net "load_weight", 0 0, L_0x600002337250;  alias, 1 drivers
v0x600003a105a0_0 .net/s "product", 15 0, L_0x6000039210e0;  1 drivers
v0x600003a10630_0 .net/s "product_ext", 31 0, L_0x600003921040;  1 drivers
v0x600003a106c0_0 .net "psum_in", 31 0, v0x600003a0b0f0_0;  alias, 1 drivers
v0x600003a10750_0 .var "psum_out", 31 0;
v0x600003a107e0_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a10870_0 .net/s "w_signed", 7 0, v0x600003a10990_0;  1 drivers
v0x600003a10900_0 .net "weight_in", 7 0, L_0x600003921680;  alias, 1 drivers
v0x600003a10990_0 .var "weight_reg", 7 0;
L_0x600003921220 .extend/s 16, v0x600003a102d0_0;
L_0x6000039212c0 .extend/s 16, v0x600003a10990_0;
L_0x6000039210e0 .arith/mult 16, L_0x600003921220, L_0x6000039212c0;
L_0x600003921180 .part L_0x6000039210e0, 15, 1;
LS_0x600003920fa0_0_0 .concat [ 1 1 1 1], L_0x600003921180, L_0x600003921180, L_0x600003921180, L_0x600003921180;
LS_0x600003920fa0_0_4 .concat [ 1 1 1 1], L_0x600003921180, L_0x600003921180, L_0x600003921180, L_0x600003921180;
LS_0x600003920fa0_0_8 .concat [ 1 1 1 1], L_0x600003921180, L_0x600003921180, L_0x600003921180, L_0x600003921180;
LS_0x600003920fa0_0_12 .concat [ 1 1 1 1], L_0x600003921180, L_0x600003921180, L_0x600003921180, L_0x600003921180;
L_0x600003920fa0 .concat [ 4 4 4 4], LS_0x600003920fa0_0_0, LS_0x600003920fa0_0_4, LS_0x600003920fa0_0_8, LS_0x600003920fa0_0_12;
L_0x600003921040 .concat [ 16 16 0 0], L_0x6000039210e0, L_0x600003920fa0;
S_0x12ee8a660 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12ee8f470;
 .timescale 0 0;
P_0x600001d7c4c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600002337560 .functor AND 1, v0x600003a66be0_0, L_0x600003920f00, C4<1>, C4<1>;
L_0x6000023375d0 .functor AND 1, L_0x600003920be0, v0x600003a65680_0, C4<1>, C4<1>;
L_0x600002337640 .functor OR 1, L_0x600003920dc0, L_0x6000023375d0, C4<0>, C4<0>;
L_0x6000023376b0 .functor AND 1, L_0x13009a4a0, L_0x600002337640, C4<1>, C4<1>;
L_0x600002337720 .functor AND 1, L_0x6000023376b0, L_0x600003920aa0, C4<1>, C4<1>;
v0x600003a11f80_0 .net *"_ivl_0", 2 0, L_0x600003920e60;  1 drivers
L_0x130099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a12010_0 .net/2u *"_ivl_11", 2 0, L_0x130099648;  1 drivers
v0x600003a120a0_0 .net *"_ivl_13", 0 0, L_0x600003920dc0;  1 drivers
L_0x130099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a12130_0 .net/2u *"_ivl_15", 2 0, L_0x130099690;  1 drivers
v0x600003a121c0_0 .net *"_ivl_17", 0 0, L_0x600003920be0;  1 drivers
v0x600003a12250_0 .net *"_ivl_20", 0 0, L_0x6000023375d0;  1 drivers
v0x600003a122e0_0 .net *"_ivl_22", 0 0, L_0x600002337640;  1 drivers
v0x600003a12370_0 .net *"_ivl_24", 0 0, L_0x6000023376b0;  1 drivers
v0x600003a12400_0 .net *"_ivl_25", 31 0, L_0x600003920c80;  1 drivers
L_0x1300996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a12490_0 .net *"_ivl_28", 15 0, L_0x1300996d8;  1 drivers
L_0x130099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a12520_0 .net/2u *"_ivl_29", 31 0, L_0x130099720;  1 drivers
L_0x1300995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a125b0_0 .net *"_ivl_3", 0 0, L_0x1300995b8;  1 drivers
v0x600003a12640_0 .net *"_ivl_31", 0 0, L_0x600003920aa0;  1 drivers
L_0x130099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003a126d0_0 .net/2u *"_ivl_4", 2 0, L_0x130099600;  1 drivers
v0x600003a12760_0 .net *"_ivl_6", 0 0, L_0x600003920f00;  1 drivers
v0x600003a127f0_0 .net "do_clear", 0 0, L_0x600002337720;  1 drivers
v0x600003a12880_0 .net "load_weight", 0 0, L_0x600002337560;  1 drivers
v0x600003a12910_0 .net "weight_in", 7 0, L_0x600003920d20;  1 drivers
L_0x600003920e60 .concat [ 2 1 0 0], v0x600003a66b50_0, L_0x1300995b8;
L_0x600003920f00 .cmp/eq 3, L_0x600003920e60, L_0x130099600;
L_0x600003920dc0 .cmp/eq 3, v0x600003a1c990_0, L_0x130099648;
L_0x600003920be0 .cmp/eq 3, v0x600003a1c990_0, L_0x130099690;
L_0x600003920c80 .concat [ 16 16 0 0], v0x600003a1c090_0, L_0x1300996d8;
L_0x600003920aa0 .cmp/eq 32, L_0x600003920c80, L_0x130099720;
S_0x12ee8a7d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12ee8a660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000263a500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000263a540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a11440_0 .net *"_ivl_11", 0 0, L_0x6000039224e0;  1 drivers
v0x600003a114d0_0 .net *"_ivl_12", 15 0, L_0x600003922580;  1 drivers
v0x600003a11560_0 .net/s *"_ivl_4", 15 0, L_0x600003920b40;  1 drivers
v0x600003a115f0_0 .net/s *"_ivl_6", 15 0, L_0x600003920960;  1 drivers
v0x600003a11680_0 .net/s "a_signed", 7 0, v0x600003a11830_0;  1 drivers
v0x600003a11710_0 .net "act_in", 7 0, v0x600003a10240_0;  alias, 1 drivers
v0x600003a117a0_0 .var "act_out", 7 0;
v0x600003a11830_0 .var "act_reg", 7 0;
v0x600003a118c0_0 .net "clear_acc", 0 0, L_0x600002337720;  alias, 1 drivers
v0x600003a11950_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a119e0_0 .net "enable", 0 0, L_0x600002338690;  alias, 1 drivers
v0x600003a11a70_0 .net "load_weight", 0 0, L_0x600002337560;  alias, 1 drivers
v0x600003a11b00_0 .net/s "product", 15 0, L_0x600003920a00;  1 drivers
v0x600003a11b90_0 .net/s "product_ext", 31 0, L_0x6000039223a0;  1 drivers
v0x600003a11c20_0 .net "psum_in", 31 0, v0x600003a0c6c0_0;  alias, 1 drivers
v0x600003a11cb0_0 .var "psum_out", 31 0;
v0x600003a11d40_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a11dd0_0 .net/s "w_signed", 7 0, v0x600003a11ef0_0;  1 drivers
v0x600003a11e60_0 .net "weight_in", 7 0, L_0x600003920d20;  alias, 1 drivers
v0x600003a11ef0_0 .var "weight_reg", 7 0;
L_0x600003920b40 .extend/s 16, v0x600003a11830_0;
L_0x600003920960 .extend/s 16, v0x600003a11ef0_0;
L_0x600003920a00 .arith/mult 16, L_0x600003920b40, L_0x600003920960;
L_0x6000039224e0 .part L_0x600003920a00, 15, 1;
LS_0x600003922580_0_0 .concat [ 1 1 1 1], L_0x6000039224e0, L_0x6000039224e0, L_0x6000039224e0, L_0x6000039224e0;
LS_0x600003922580_0_4 .concat [ 1 1 1 1], L_0x6000039224e0, L_0x6000039224e0, L_0x6000039224e0, L_0x6000039224e0;
LS_0x600003922580_0_8 .concat [ 1 1 1 1], L_0x6000039224e0, L_0x6000039224e0, L_0x6000039224e0, L_0x6000039224e0;
LS_0x600003922580_0_12 .concat [ 1 1 1 1], L_0x6000039224e0, L_0x6000039224e0, L_0x6000039224e0, L_0x6000039224e0;
L_0x600003922580 .concat [ 4 4 4 4], LS_0x600003922580_0_0, LS_0x600003922580_0_4, LS_0x600003922580_0_8, LS_0x600003922580_0_12;
L_0x6000039223a0 .concat [ 16 16 0 0], L_0x600003920a00, L_0x600003922580;
S_0x12ee88010 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12ee8f470;
 .timescale 0 0;
P_0x600001d7c5c0 .param/l "col" 1 7 214, +C4<010>;
L_0x600002337870 .functor AND 1, v0x600003a66be0_0, L_0x600003922260, C4<1>, C4<1>;
L_0x6000023378e0 .functor AND 1, L_0x600003920820, v0x600003a65680_0, C4<1>, C4<1>;
L_0x600002337950 .functor OR 1, L_0x6000039206e0, L_0x6000023378e0, C4<0>, C4<0>;
L_0x6000023379c0 .functor AND 1, L_0x13009a4a0, L_0x600002337950, C4<1>, C4<1>;
L_0x600002337a30 .functor AND 1, L_0x6000023379c0, L_0x6000039238e0, C4<1>, C4<1>;
v0x600003a134e0_0 .net *"_ivl_0", 3 0, L_0x600003922440;  1 drivers
L_0x1300997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a13570_0 .net/2u *"_ivl_11", 2 0, L_0x1300997f8;  1 drivers
v0x600003a13600_0 .net *"_ivl_13", 0 0, L_0x6000039206e0;  1 drivers
L_0x130099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a13690_0 .net/2u *"_ivl_15", 2 0, L_0x130099840;  1 drivers
v0x600003a13720_0 .net *"_ivl_17", 0 0, L_0x600003920820;  1 drivers
v0x600003a137b0_0 .net *"_ivl_20", 0 0, L_0x6000023378e0;  1 drivers
v0x600003a13840_0 .net *"_ivl_22", 0 0, L_0x600002337950;  1 drivers
v0x600003a138d0_0 .net *"_ivl_24", 0 0, L_0x6000023379c0;  1 drivers
v0x600003a13960_0 .net *"_ivl_25", 31 0, L_0x6000039208c0;  1 drivers
L_0x130099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a139f0_0 .net *"_ivl_28", 15 0, L_0x130099888;  1 drivers
L_0x1300998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a13a80_0 .net/2u *"_ivl_29", 31 0, L_0x1300998d0;  1 drivers
L_0x130099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a13b10_0 .net *"_ivl_3", 1 0, L_0x130099768;  1 drivers
v0x600003a13ba0_0 .net *"_ivl_31", 0 0, L_0x6000039238e0;  1 drivers
L_0x1300997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003a13c30_0 .net/2u *"_ivl_4", 3 0, L_0x1300997b0;  1 drivers
v0x600003a13cc0_0 .net *"_ivl_6", 0 0, L_0x600003922260;  1 drivers
v0x600003a13d50_0 .net "do_clear", 0 0, L_0x600002337a30;  1 drivers
v0x600003a13de0_0 .net "load_weight", 0 0, L_0x600002337870;  1 drivers
v0x600003a13e70_0 .net "weight_in", 7 0, L_0x600003922300;  1 drivers
L_0x600003922440 .concat [ 2 2 0 0], v0x600003a66b50_0, L_0x130099768;
L_0x600003922260 .cmp/eq 4, L_0x600003922440, L_0x1300997b0;
L_0x6000039206e0 .cmp/eq 3, v0x600003a1c990_0, L_0x1300997f8;
L_0x600003920820 .cmp/eq 3, v0x600003a1c990_0, L_0x130099840;
L_0x6000039208c0 .concat [ 16 16 0 0], v0x600003a1c090_0, L_0x130099888;
L_0x6000039238e0 .cmp/eq 32, L_0x6000039208c0, L_0x1300998d0;
S_0x12ee88180 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12ee88010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000263a700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000263a740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a129a0_0 .net *"_ivl_11", 0 0, L_0x6000039281e0;  1 drivers
v0x600003a12a30_0 .net *"_ivl_12", 15 0, L_0x600003928280;  1 drivers
v0x600003a12ac0_0 .net/s *"_ivl_4", 15 0, L_0x600003928000;  1 drivers
v0x600003a12b50_0 .net/s *"_ivl_6", 15 0, L_0x6000039280a0;  1 drivers
v0x600003a12be0_0 .net/s "a_signed", 7 0, v0x600003a12d90_0;  1 drivers
v0x600003a12c70_0 .net "act_in", 7 0, v0x600003a117a0_0;  alias, 1 drivers
v0x600003a12d00_0 .var "act_out", 7 0;
v0x600003a12d90_0 .var "act_reg", 7 0;
v0x600003a12e20_0 .net "clear_acc", 0 0, L_0x600002337a30;  alias, 1 drivers
v0x600003a12eb0_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a12f40_0 .net "enable", 0 0, L_0x600002338690;  alias, 1 drivers
v0x600003a12fd0_0 .net "load_weight", 0 0, L_0x600002337870;  alias, 1 drivers
v0x600003a13060_0 .net/s "product", 15 0, L_0x600003928140;  1 drivers
v0x600003a130f0_0 .net/s "product_ext", 31 0, L_0x600003928320;  1 drivers
v0x600003a13180_0 .net "psum_in", 31 0, v0x600003a0dc20_0;  alias, 1 drivers
v0x600003a13210_0 .var "psum_out", 31 0;
v0x600003a132a0_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a13330_0 .net/s "w_signed", 7 0, v0x600003a13450_0;  1 drivers
v0x600003a133c0_0 .net "weight_in", 7 0, L_0x600003922300;  alias, 1 drivers
v0x600003a13450_0 .var "weight_reg", 7 0;
L_0x600003928000 .extend/s 16, v0x600003a12d90_0;
L_0x6000039280a0 .extend/s 16, v0x600003a13450_0;
L_0x600003928140 .arith/mult 16, L_0x600003928000, L_0x6000039280a0;
L_0x6000039281e0 .part L_0x600003928140, 15, 1;
LS_0x600003928280_0_0 .concat [ 1 1 1 1], L_0x6000039281e0, L_0x6000039281e0, L_0x6000039281e0, L_0x6000039281e0;
LS_0x600003928280_0_4 .concat [ 1 1 1 1], L_0x6000039281e0, L_0x6000039281e0, L_0x6000039281e0, L_0x6000039281e0;
LS_0x600003928280_0_8 .concat [ 1 1 1 1], L_0x6000039281e0, L_0x6000039281e0, L_0x6000039281e0, L_0x6000039281e0;
LS_0x600003928280_0_12 .concat [ 1 1 1 1], L_0x6000039281e0, L_0x6000039281e0, L_0x6000039281e0, L_0x6000039281e0;
L_0x600003928280 .concat [ 4 4 4 4], LS_0x600003928280_0_0, LS_0x600003928280_0_4, LS_0x600003928280_0_8, LS_0x600003928280_0_12;
L_0x600003928320 .concat [ 16 16 0 0], L_0x600003928140, L_0x600003928280;
S_0x12ee859c0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12ee8f470;
 .timescale 0 0;
P_0x600001d7c6c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600002337b80 .functor AND 1, v0x600003a66be0_0, L_0x600003928460, C4<1>, C4<1>;
L_0x600002337bf0 .functor AND 1, L_0x600003928640, v0x600003a65680_0, C4<1>, C4<1>;
L_0x600002337c60 .functor OR 1, L_0x6000039285a0, L_0x600002337bf0, C4<0>, C4<0>;
L_0x600002337cd0 .functor AND 1, L_0x13009a4a0, L_0x600002337c60, C4<1>, C4<1>;
L_0x600002337d40 .functor AND 1, L_0x600002337cd0, L_0x600003928780, C4<1>, C4<1>;
v0x600003a14ab0_0 .net *"_ivl_0", 3 0, L_0x6000039283c0;  1 drivers
L_0x1300999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a14b40_0 .net/2u *"_ivl_11", 2 0, L_0x1300999a8;  1 drivers
v0x600003a14bd0_0 .net *"_ivl_13", 0 0, L_0x6000039285a0;  1 drivers
L_0x1300999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a14c60_0 .net/2u *"_ivl_15", 2 0, L_0x1300999f0;  1 drivers
v0x600003a14cf0_0 .net *"_ivl_17", 0 0, L_0x600003928640;  1 drivers
v0x600003a14d80_0 .net *"_ivl_20", 0 0, L_0x600002337bf0;  1 drivers
v0x600003a14e10_0 .net *"_ivl_22", 0 0, L_0x600002337c60;  1 drivers
v0x600003a14ea0_0 .net *"_ivl_24", 0 0, L_0x600002337cd0;  1 drivers
v0x600003a14f30_0 .net *"_ivl_25", 31 0, L_0x6000039286e0;  1 drivers
L_0x130099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a14fc0_0 .net *"_ivl_28", 15 0, L_0x130099a38;  1 drivers
L_0x130099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a15050_0 .net/2u *"_ivl_29", 31 0, L_0x130099a80;  1 drivers
L_0x130099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a150e0_0 .net *"_ivl_3", 1 0, L_0x130099918;  1 drivers
v0x600003a15170_0 .net *"_ivl_31", 0 0, L_0x600003928780;  1 drivers
L_0x130099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003a15200_0 .net/2u *"_ivl_4", 3 0, L_0x130099960;  1 drivers
v0x600003a15290_0 .net *"_ivl_6", 0 0, L_0x600003928460;  1 drivers
v0x600003a15320_0 .net "do_clear", 0 0, L_0x600002337d40;  1 drivers
v0x600003a153b0_0 .net "load_weight", 0 0, L_0x600002337b80;  1 drivers
v0x600003a15440_0 .net "weight_in", 7 0, L_0x600003928500;  1 drivers
L_0x6000039283c0 .concat [ 2 2 0 0], v0x600003a66b50_0, L_0x130099918;
L_0x600003928460 .cmp/eq 4, L_0x6000039283c0, L_0x130099960;
L_0x6000039285a0 .cmp/eq 3, v0x600003a1c990_0, L_0x1300999a8;
L_0x600003928640 .cmp/eq 3, v0x600003a1c990_0, L_0x1300999f0;
L_0x6000039286e0 .concat [ 16 16 0 0], v0x600003a1c090_0, L_0x130099a38;
L_0x600003928780 .cmp/eq 32, L_0x6000039286e0, L_0x130099a80;
S_0x12ee85b30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12ee859c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000263a880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000263a8c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a13f00_0 .net *"_ivl_11", 0 0, L_0x600003928a00;  1 drivers
v0x600003a14000_0 .net *"_ivl_12", 15 0, L_0x600003928aa0;  1 drivers
v0x600003a14090_0 .net/s *"_ivl_4", 15 0, L_0x600003928820;  1 drivers
v0x600003a14120_0 .net/s *"_ivl_6", 15 0, L_0x6000039288c0;  1 drivers
v0x600003a141b0_0 .net/s "a_signed", 7 0, v0x600003a14360_0;  1 drivers
v0x600003a14240_0 .net "act_in", 7 0, v0x600003a12d00_0;  alias, 1 drivers
v0x600003a142d0_0 .var "act_out", 7 0;
v0x600003a14360_0 .var "act_reg", 7 0;
v0x600003a143f0_0 .net "clear_acc", 0 0, L_0x600002337d40;  alias, 1 drivers
v0x600003a14480_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a14510_0 .net "enable", 0 0, L_0x600002338690;  alias, 1 drivers
v0x600003a145a0_0 .net "load_weight", 0 0, L_0x600002337b80;  alias, 1 drivers
v0x600003a14630_0 .net/s "product", 15 0, L_0x600003928960;  1 drivers
v0x600003a146c0_0 .net/s "product_ext", 31 0, L_0x600003928b40;  1 drivers
v0x600003a14750_0 .net "psum_in", 31 0, v0x600003a0f180_0;  alias, 1 drivers
v0x600003a147e0_0 .var "psum_out", 31 0;
v0x600003a14870_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a14900_0 .net/s "w_signed", 7 0, v0x600003a14a20_0;  1 drivers
v0x600003a14990_0 .net "weight_in", 7 0, L_0x600003928500;  alias, 1 drivers
v0x600003a14a20_0 .var "weight_reg", 7 0;
L_0x600003928820 .extend/s 16, v0x600003a14360_0;
L_0x6000039288c0 .extend/s 16, v0x600003a14a20_0;
L_0x600003928960 .arith/mult 16, L_0x600003928820, L_0x6000039288c0;
L_0x600003928a00 .part L_0x600003928960, 15, 1;
LS_0x600003928aa0_0_0 .concat [ 1 1 1 1], L_0x600003928a00, L_0x600003928a00, L_0x600003928a00, L_0x600003928a00;
LS_0x600003928aa0_0_4 .concat [ 1 1 1 1], L_0x600003928a00, L_0x600003928a00, L_0x600003928a00, L_0x600003928a00;
LS_0x600003928aa0_0_8 .concat [ 1 1 1 1], L_0x600003928a00, L_0x600003928a00, L_0x600003928a00, L_0x600003928a00;
LS_0x600003928aa0_0_12 .concat [ 1 1 1 1], L_0x600003928a00, L_0x600003928a00, L_0x600003928a00, L_0x600003928a00;
L_0x600003928aa0 .concat [ 4 4 4 4], LS_0x600003928aa0_0_0, LS_0x600003928aa0_0_4, LS_0x600003928aa0_0_8, LS_0x600003928aa0_0_12;
L_0x600003928b40 .concat [ 16 16 0 0], L_0x600003928960, L_0x600003928aa0;
S_0x12ee83370 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7c7c0 .param/l "row" 1 7 213, +C4<011>;
S_0x12ee834e0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12ee83370;
 .timescale 0 0;
P_0x600001d7c840 .param/l "col" 1 7 214, +C4<00>;
L_0x600002337e90 .functor AND 1, v0x600003a66be0_0, L_0x600003928c80, C4<1>, C4<1>;
L_0x600002337f00 .functor AND 1, L_0x600003928e60, v0x600003a65680_0, C4<1>, C4<1>;
L_0x600002337f70 .functor OR 1, L_0x600003928dc0, L_0x600002337f00, C4<0>, C4<0>;
L_0x600002333cd0 .functor AND 1, L_0x13009a4a0, L_0x600002337f70, C4<1>, C4<1>;
L_0x600002333870 .functor AND 1, L_0x600002333cd0, L_0x600003928fa0, C4<1>, C4<1>;
v0x600003a16010_0 .net *"_ivl_0", 2 0, L_0x600003928be0;  1 drivers
L_0x130099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a160a0_0 .net/2u *"_ivl_11", 2 0, L_0x130099b58;  1 drivers
v0x600003a16130_0 .net *"_ivl_13", 0 0, L_0x600003928dc0;  1 drivers
L_0x130099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a161c0_0 .net/2u *"_ivl_15", 2 0, L_0x130099ba0;  1 drivers
v0x600003a16250_0 .net *"_ivl_17", 0 0, L_0x600003928e60;  1 drivers
v0x600003a162e0_0 .net *"_ivl_20", 0 0, L_0x600002337f00;  1 drivers
v0x600003a16370_0 .net *"_ivl_22", 0 0, L_0x600002337f70;  1 drivers
v0x600003a16400_0 .net *"_ivl_24", 0 0, L_0x600002333cd0;  1 drivers
v0x600003a16490_0 .net *"_ivl_25", 31 0, L_0x600003928f00;  1 drivers
L_0x130099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a16520_0 .net *"_ivl_28", 15 0, L_0x130099be8;  1 drivers
L_0x130099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a165b0_0 .net/2u *"_ivl_29", 31 0, L_0x130099c30;  1 drivers
L_0x130099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a16640_0 .net *"_ivl_3", 0 0, L_0x130099ac8;  1 drivers
v0x600003a166d0_0 .net *"_ivl_31", 0 0, L_0x600003928fa0;  1 drivers
L_0x130099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a16760_0 .net/2u *"_ivl_4", 2 0, L_0x130099b10;  1 drivers
v0x600003a167f0_0 .net *"_ivl_6", 0 0, L_0x600003928c80;  1 drivers
v0x600003a16880_0 .net "do_clear", 0 0, L_0x600002333870;  1 drivers
v0x600003a16910_0 .net "load_weight", 0 0, L_0x600002337e90;  1 drivers
v0x600003a169a0_0 .net "weight_in", 7 0, L_0x600003928d20;  1 drivers
L_0x600003928be0 .concat [ 2 1 0 0], v0x600003a66b50_0, L_0x130099ac8;
L_0x600003928c80 .cmp/eq 3, L_0x600003928be0, L_0x130099b10;
L_0x600003928dc0 .cmp/eq 3, v0x600003a1c990_0, L_0x130099b58;
L_0x600003928e60 .cmp/eq 3, v0x600003a1c990_0, L_0x130099ba0;
L_0x600003928f00 .concat [ 16 16 0 0], v0x600003a1c090_0, L_0x130099be8;
L_0x600003928fa0 .cmp/eq 32, L_0x600003928f00, L_0x130099c30;
S_0x12ee80d20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12ee834e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000263a900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000263a940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a154d0_0 .net *"_ivl_11", 0 0, L_0x600003929220;  1 drivers
v0x600003a15560_0 .net *"_ivl_12", 15 0, L_0x6000039292c0;  1 drivers
v0x600003a155f0_0 .net/s *"_ivl_4", 15 0, L_0x600003929040;  1 drivers
v0x600003a15680_0 .net/s *"_ivl_6", 15 0, L_0x6000039290e0;  1 drivers
v0x600003a15710_0 .net/s "a_signed", 7 0, v0x600003a158c0_0;  1 drivers
v0x600003a157a0_0 .net "act_in", 7 0, L_0x600002334d90;  alias, 1 drivers
v0x600003a15830_0 .var "act_out", 7 0;
v0x600003a158c0_0 .var "act_reg", 7 0;
v0x600003a15950_0 .net "clear_acc", 0 0, L_0x600002333870;  alias, 1 drivers
v0x600003a159e0_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a15a70_0 .net "enable", 0 0, L_0x600002338690;  alias, 1 drivers
v0x600003a15b00_0 .net "load_weight", 0 0, L_0x600002337e90;  alias, 1 drivers
v0x600003a15b90_0 .net/s "product", 15 0, L_0x600003929180;  1 drivers
v0x600003a15c20_0 .net/s "product_ext", 31 0, L_0x600003929360;  1 drivers
v0x600003a15cb0_0 .net "psum_in", 31 0, v0x600003a10750_0;  alias, 1 drivers
v0x600003a15d40_0 .var "psum_out", 31 0;
v0x600003a15dd0_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a15e60_0 .net/s "w_signed", 7 0, v0x600003a15f80_0;  1 drivers
v0x600003a15ef0_0 .net "weight_in", 7 0, L_0x600003928d20;  alias, 1 drivers
v0x600003a15f80_0 .var "weight_reg", 7 0;
L_0x600003929040 .extend/s 16, v0x600003a158c0_0;
L_0x6000039290e0 .extend/s 16, v0x600003a15f80_0;
L_0x600003929180 .arith/mult 16, L_0x600003929040, L_0x6000039290e0;
L_0x600003929220 .part L_0x600003929180, 15, 1;
LS_0x6000039292c0_0_0 .concat [ 1 1 1 1], L_0x600003929220, L_0x600003929220, L_0x600003929220, L_0x600003929220;
LS_0x6000039292c0_0_4 .concat [ 1 1 1 1], L_0x600003929220, L_0x600003929220, L_0x600003929220, L_0x600003929220;
LS_0x6000039292c0_0_8 .concat [ 1 1 1 1], L_0x600003929220, L_0x600003929220, L_0x600003929220, L_0x600003929220;
LS_0x6000039292c0_0_12 .concat [ 1 1 1 1], L_0x600003929220, L_0x600003929220, L_0x600003929220, L_0x600003929220;
L_0x6000039292c0 .concat [ 4 4 4 4], LS_0x6000039292c0_0_0, LS_0x6000039292c0_0_4, LS_0x6000039292c0_0_8, LS_0x6000039292c0_0_12;
L_0x600003929360 .concat [ 16 16 0 0], L_0x600003929180, L_0x6000039292c0;
S_0x12ee80e90 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12ee83370;
 .timescale 0 0;
P_0x600001d7c940 .param/l "col" 1 7 214, +C4<01>;
L_0x600002332b50 .functor AND 1, v0x600003a66be0_0, L_0x6000039294a0, C4<1>, C4<1>;
L_0x6000023326f0 .functor AND 1, L_0x600003929680, v0x600003a65680_0, C4<1>, C4<1>;
L_0x600002332290 .functor OR 1, L_0x6000039295e0, L_0x6000023326f0, C4<0>, C4<0>;
L_0x600002331e30 .functor AND 1, L_0x13009a4a0, L_0x600002332290, C4<1>, C4<1>;
L_0x6000023319d0 .functor AND 1, L_0x600002331e30, L_0x6000039297c0, C4<1>, C4<1>;
v0x600003a17570_0 .net *"_ivl_0", 2 0, L_0x600003929400;  1 drivers
L_0x130099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a17600_0 .net/2u *"_ivl_11", 2 0, L_0x130099d08;  1 drivers
v0x600003a17690_0 .net *"_ivl_13", 0 0, L_0x6000039295e0;  1 drivers
L_0x130099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a17720_0 .net/2u *"_ivl_15", 2 0, L_0x130099d50;  1 drivers
v0x600003a177b0_0 .net *"_ivl_17", 0 0, L_0x600003929680;  1 drivers
v0x600003a17840_0 .net *"_ivl_20", 0 0, L_0x6000023326f0;  1 drivers
v0x600003a178d0_0 .net *"_ivl_22", 0 0, L_0x600002332290;  1 drivers
v0x600003a17960_0 .net *"_ivl_24", 0 0, L_0x600002331e30;  1 drivers
v0x600003a179f0_0 .net *"_ivl_25", 31 0, L_0x600003929720;  1 drivers
L_0x130099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a17a80_0 .net *"_ivl_28", 15 0, L_0x130099d98;  1 drivers
L_0x130099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a17b10_0 .net/2u *"_ivl_29", 31 0, L_0x130099de0;  1 drivers
L_0x130099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003a17ba0_0 .net *"_ivl_3", 0 0, L_0x130099c78;  1 drivers
v0x600003a17c30_0 .net *"_ivl_31", 0 0, L_0x6000039297c0;  1 drivers
L_0x130099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003a17cc0_0 .net/2u *"_ivl_4", 2 0, L_0x130099cc0;  1 drivers
v0x600003a17d50_0 .net *"_ivl_6", 0 0, L_0x6000039294a0;  1 drivers
v0x600003a17de0_0 .net "do_clear", 0 0, L_0x6000023319d0;  1 drivers
v0x600003a17e70_0 .net "load_weight", 0 0, L_0x600002332b50;  1 drivers
v0x600003a17f00_0 .net "weight_in", 7 0, L_0x600003929540;  1 drivers
L_0x600003929400 .concat [ 2 1 0 0], v0x600003a66b50_0, L_0x130099c78;
L_0x6000039294a0 .cmp/eq 3, L_0x600003929400, L_0x130099cc0;
L_0x6000039295e0 .cmp/eq 3, v0x600003a1c990_0, L_0x130099d08;
L_0x600003929680 .cmp/eq 3, v0x600003a1c990_0, L_0x130099d50;
L_0x600003929720 .concat [ 16 16 0 0], v0x600003a1c090_0, L_0x130099d98;
L_0x6000039297c0 .cmp/eq 32, L_0x600003929720, L_0x130099de0;
S_0x12ee7e6d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12ee80e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000263a980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000263a9c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a16a30_0 .net *"_ivl_11", 0 0, L_0x600003929a40;  1 drivers
v0x600003a16ac0_0 .net *"_ivl_12", 15 0, L_0x600003929ae0;  1 drivers
v0x600003a16b50_0 .net/s *"_ivl_4", 15 0, L_0x600003929860;  1 drivers
v0x600003a16be0_0 .net/s *"_ivl_6", 15 0, L_0x600003929900;  1 drivers
v0x600003a16c70_0 .net/s "a_signed", 7 0, v0x600003a16e20_0;  1 drivers
v0x600003a16d00_0 .net "act_in", 7 0, v0x600003a15830_0;  alias, 1 drivers
v0x600003a16d90_0 .var "act_out", 7 0;
v0x600003a16e20_0 .var "act_reg", 7 0;
v0x600003a16eb0_0 .net "clear_acc", 0 0, L_0x6000023319d0;  alias, 1 drivers
v0x600003a16f40_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a16fd0_0 .net "enable", 0 0, L_0x600002338690;  alias, 1 drivers
v0x600003a17060_0 .net "load_weight", 0 0, L_0x600002332b50;  alias, 1 drivers
v0x600003a170f0_0 .net/s "product", 15 0, L_0x6000039299a0;  1 drivers
v0x600003a17180_0 .net/s "product_ext", 31 0, L_0x600003929b80;  1 drivers
v0x600003a17210_0 .net "psum_in", 31 0, v0x600003a11cb0_0;  alias, 1 drivers
v0x600003a172a0_0 .var "psum_out", 31 0;
v0x600003a17330_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a173c0_0 .net/s "w_signed", 7 0, v0x600003a174e0_0;  1 drivers
v0x600003a17450_0 .net "weight_in", 7 0, L_0x600003929540;  alias, 1 drivers
v0x600003a174e0_0 .var "weight_reg", 7 0;
L_0x600003929860 .extend/s 16, v0x600003a16e20_0;
L_0x600003929900 .extend/s 16, v0x600003a174e0_0;
L_0x6000039299a0 .arith/mult 16, L_0x600003929860, L_0x600003929900;
L_0x600003929a40 .part L_0x6000039299a0, 15, 1;
LS_0x600003929ae0_0_0 .concat [ 1 1 1 1], L_0x600003929a40, L_0x600003929a40, L_0x600003929a40, L_0x600003929a40;
LS_0x600003929ae0_0_4 .concat [ 1 1 1 1], L_0x600003929a40, L_0x600003929a40, L_0x600003929a40, L_0x600003929a40;
LS_0x600003929ae0_0_8 .concat [ 1 1 1 1], L_0x600003929a40, L_0x600003929a40, L_0x600003929a40, L_0x600003929a40;
LS_0x600003929ae0_0_12 .concat [ 1 1 1 1], L_0x600003929a40, L_0x600003929a40, L_0x600003929a40, L_0x600003929a40;
L_0x600003929ae0 .concat [ 4 4 4 4], LS_0x600003929ae0_0_0, LS_0x600003929ae0_0_4, LS_0x600003929ae0_0_8, LS_0x600003929ae0_0_12;
L_0x600003929b80 .concat [ 16 16 0 0], L_0x6000039299a0, L_0x600003929ae0;
S_0x12ee7e840 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12ee83370;
 .timescale 0 0;
P_0x600001d7ca40 .param/l "col" 1 7 214, +C4<010>;
L_0x600002330cb0 .functor AND 1, v0x600003a66be0_0, L_0x600003929cc0, C4<1>, C4<1>;
L_0x600002330850 .functor AND 1, L_0x600003929ea0, v0x600003a65680_0, C4<1>, C4<1>;
L_0x6000023303f0 .functor OR 1, L_0x600003929e00, L_0x600002330850, C4<0>, C4<0>;
L_0x600002333e20 .functor AND 1, L_0x13009a4a0, L_0x6000023303f0, C4<1>, C4<1>;
L_0x600002333db0 .functor AND 1, L_0x600002333e20, L_0x600003929fe0, C4<1>, C4<1>;
v0x600003a18b40_0 .net *"_ivl_0", 3 0, L_0x600003929c20;  1 drivers
L_0x130099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a18bd0_0 .net/2u *"_ivl_11", 2 0, L_0x130099eb8;  1 drivers
v0x600003a18c60_0 .net *"_ivl_13", 0 0, L_0x600003929e00;  1 drivers
L_0x130099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a18cf0_0 .net/2u *"_ivl_15", 2 0, L_0x130099f00;  1 drivers
v0x600003a18d80_0 .net *"_ivl_17", 0 0, L_0x600003929ea0;  1 drivers
v0x600003a18e10_0 .net *"_ivl_20", 0 0, L_0x600002330850;  1 drivers
v0x600003a18ea0_0 .net *"_ivl_22", 0 0, L_0x6000023303f0;  1 drivers
v0x600003a18f30_0 .net *"_ivl_24", 0 0, L_0x600002333e20;  1 drivers
v0x600003a18fc0_0 .net *"_ivl_25", 31 0, L_0x600003929f40;  1 drivers
L_0x130099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a19050_0 .net *"_ivl_28", 15 0, L_0x130099f48;  1 drivers
L_0x130099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a190e0_0 .net/2u *"_ivl_29", 31 0, L_0x130099f90;  1 drivers
L_0x130099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a19170_0 .net *"_ivl_3", 1 0, L_0x130099e28;  1 drivers
v0x600003a19200_0 .net *"_ivl_31", 0 0, L_0x600003929fe0;  1 drivers
L_0x130099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003a19290_0 .net/2u *"_ivl_4", 3 0, L_0x130099e70;  1 drivers
v0x600003a19320_0 .net *"_ivl_6", 0 0, L_0x600003929cc0;  1 drivers
v0x600003a193b0_0 .net "do_clear", 0 0, L_0x600002333db0;  1 drivers
v0x600003a19440_0 .net "load_weight", 0 0, L_0x600002330cb0;  1 drivers
v0x600003a194d0_0 .net "weight_in", 7 0, L_0x600003929d60;  1 drivers
L_0x600003929c20 .concat [ 2 2 0 0], v0x600003a66b50_0, L_0x130099e28;
L_0x600003929cc0 .cmp/eq 4, L_0x600003929c20, L_0x130099e70;
L_0x600003929e00 .cmp/eq 3, v0x600003a1c990_0, L_0x130099eb8;
L_0x600003929ea0 .cmp/eq 3, v0x600003a1c990_0, L_0x130099f00;
L_0x600003929f40 .concat [ 16 16 0 0], v0x600003a1c090_0, L_0x130099f48;
L_0x600003929fe0 .cmp/eq 32, L_0x600003929f40, L_0x130099f90;
S_0x12ee7c080 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12ee7e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000263aa00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000263aa40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a18000_0 .net *"_ivl_11", 0 0, L_0x60000392a260;  1 drivers
v0x600003a18090_0 .net *"_ivl_12", 15 0, L_0x60000392a300;  1 drivers
v0x600003a18120_0 .net/s *"_ivl_4", 15 0, L_0x60000392a080;  1 drivers
v0x600003a181b0_0 .net/s *"_ivl_6", 15 0, L_0x60000392a120;  1 drivers
v0x600003a18240_0 .net/s "a_signed", 7 0, v0x600003a183f0_0;  1 drivers
v0x600003a182d0_0 .net "act_in", 7 0, v0x600003a16d90_0;  alias, 1 drivers
v0x600003a18360_0 .var "act_out", 7 0;
v0x600003a183f0_0 .var "act_reg", 7 0;
v0x600003a18480_0 .net "clear_acc", 0 0, L_0x600002333db0;  alias, 1 drivers
v0x600003a18510_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a185a0_0 .net "enable", 0 0, L_0x600002338690;  alias, 1 drivers
v0x600003a18630_0 .net "load_weight", 0 0, L_0x600002330cb0;  alias, 1 drivers
v0x600003a186c0_0 .net/s "product", 15 0, L_0x60000392a1c0;  1 drivers
v0x600003a18750_0 .net/s "product_ext", 31 0, L_0x60000392a3a0;  1 drivers
v0x600003a187e0_0 .net "psum_in", 31 0, v0x600003a13210_0;  alias, 1 drivers
v0x600003a18870_0 .var "psum_out", 31 0;
v0x600003a18900_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a18990_0 .net/s "w_signed", 7 0, v0x600003a18ab0_0;  1 drivers
v0x600003a18a20_0 .net "weight_in", 7 0, L_0x600003929d60;  alias, 1 drivers
v0x600003a18ab0_0 .var "weight_reg", 7 0;
L_0x60000392a080 .extend/s 16, v0x600003a183f0_0;
L_0x60000392a120 .extend/s 16, v0x600003a18ab0_0;
L_0x60000392a1c0 .arith/mult 16, L_0x60000392a080, L_0x60000392a120;
L_0x60000392a260 .part L_0x60000392a1c0, 15, 1;
LS_0x60000392a300_0_0 .concat [ 1 1 1 1], L_0x60000392a260, L_0x60000392a260, L_0x60000392a260, L_0x60000392a260;
LS_0x60000392a300_0_4 .concat [ 1 1 1 1], L_0x60000392a260, L_0x60000392a260, L_0x60000392a260, L_0x60000392a260;
LS_0x60000392a300_0_8 .concat [ 1 1 1 1], L_0x60000392a260, L_0x60000392a260, L_0x60000392a260, L_0x60000392a260;
LS_0x60000392a300_0_12 .concat [ 1 1 1 1], L_0x60000392a260, L_0x60000392a260, L_0x60000392a260, L_0x60000392a260;
L_0x60000392a300 .concat [ 4 4 4 4], LS_0x60000392a300_0_0, LS_0x60000392a300_0_4, LS_0x60000392a300_0_8, LS_0x60000392a300_0_12;
L_0x60000392a3a0 .concat [ 16 16 0 0], L_0x60000392a1c0, L_0x60000392a300;
S_0x12ee7c1f0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12ee83370;
 .timescale 0 0;
P_0x600001d7cb40 .param/l "col" 1 7 214, +C4<011>;
L_0x60000232fb10 .functor AND 1, v0x600003a66be0_0, L_0x60000392a4e0, C4<1>, C4<1>;
L_0x60000232f6b0 .functor AND 1, L_0x60000392a6c0, v0x600003a65680_0, C4<1>, C4<1>;
L_0x60000232f640 .functor OR 1, L_0x60000392a620, L_0x60000232f6b0, C4<0>, C4<0>;
L_0x60000232f5d0 .functor AND 1, L_0x13009a4a0, L_0x60000232f640, C4<1>, C4<1>;
L_0x60000232f560 .functor AND 1, L_0x60000232f5d0, L_0x60000392a800, C4<1>, C4<1>;
v0x600003a1a0a0_0 .net *"_ivl_0", 3 0, L_0x60000392a440;  1 drivers
L_0x13009a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003a1a130_0 .net/2u *"_ivl_11", 2 0, L_0x13009a068;  1 drivers
v0x600003a1a1c0_0 .net *"_ivl_13", 0 0, L_0x60000392a620;  1 drivers
L_0x13009a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a1a250_0 .net/2u *"_ivl_15", 2 0, L_0x13009a0b0;  1 drivers
v0x600003a1a2e0_0 .net *"_ivl_17", 0 0, L_0x60000392a6c0;  1 drivers
v0x600003a1a370_0 .net *"_ivl_20", 0 0, L_0x60000232f6b0;  1 drivers
v0x600003a1a400_0 .net *"_ivl_22", 0 0, L_0x60000232f640;  1 drivers
v0x600003a1a490_0 .net *"_ivl_24", 0 0, L_0x60000232f5d0;  1 drivers
v0x600003a1a520_0 .net *"_ivl_25", 31 0, L_0x60000392a760;  1 drivers
L_0x13009a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a1a5b0_0 .net *"_ivl_28", 15 0, L_0x13009a0f8;  1 drivers
L_0x13009a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003a1a640_0 .net/2u *"_ivl_29", 31 0, L_0x13009a140;  1 drivers
L_0x130099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a1a6d0_0 .net *"_ivl_3", 1 0, L_0x130099fd8;  1 drivers
v0x600003a1a760_0 .net *"_ivl_31", 0 0, L_0x60000392a800;  1 drivers
L_0x13009a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003a1a7f0_0 .net/2u *"_ivl_4", 3 0, L_0x13009a020;  1 drivers
v0x600003a1a880_0 .net *"_ivl_6", 0 0, L_0x60000392a4e0;  1 drivers
v0x600003a1a910_0 .net "do_clear", 0 0, L_0x60000232f560;  1 drivers
v0x600003a1a9a0_0 .net "load_weight", 0 0, L_0x60000232fb10;  1 drivers
v0x600003a1aa30_0 .net "weight_in", 7 0, L_0x60000392a580;  1 drivers
L_0x60000392a440 .concat [ 2 2 0 0], v0x600003a66b50_0, L_0x130099fd8;
L_0x60000392a4e0 .cmp/eq 4, L_0x60000392a440, L_0x13009a020;
L_0x60000392a620 .cmp/eq 3, v0x600003a1c990_0, L_0x13009a068;
L_0x60000392a6c0 .cmp/eq 3, v0x600003a1c990_0, L_0x13009a0b0;
L_0x60000392a760 .concat [ 16 16 0 0], v0x600003a1c090_0, L_0x13009a0f8;
L_0x60000392a800 .cmp/eq 32, L_0x60000392a760, L_0x13009a140;
S_0x12ee74d90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12ee7c1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000263aa80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000263aac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003a19560_0 .net *"_ivl_11", 0 0, L_0x60000392aa80;  1 drivers
v0x600003a195f0_0 .net *"_ivl_12", 15 0, L_0x60000392ab20;  1 drivers
v0x600003a19680_0 .net/s *"_ivl_4", 15 0, L_0x60000392a8a0;  1 drivers
v0x600003a19710_0 .net/s *"_ivl_6", 15 0, L_0x60000392a940;  1 drivers
v0x600003a197a0_0 .net/s "a_signed", 7 0, v0x600003a19950_0;  1 drivers
v0x600003a19830_0 .net "act_in", 7 0, v0x600003a18360_0;  alias, 1 drivers
v0x600003a198c0_0 .var "act_out", 7 0;
v0x600003a19950_0 .var "act_reg", 7 0;
v0x600003a199e0_0 .net "clear_acc", 0 0, L_0x60000232f560;  alias, 1 drivers
v0x600003a19a70_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a19b00_0 .net "enable", 0 0, L_0x600002338690;  alias, 1 drivers
v0x600003a19b90_0 .net "load_weight", 0 0, L_0x60000232fb10;  alias, 1 drivers
v0x600003a19c20_0 .net/s "product", 15 0, L_0x60000392a9e0;  1 drivers
v0x600003a19cb0_0 .net/s "product_ext", 31 0, L_0x60000392abc0;  1 drivers
v0x600003a19d40_0 .net "psum_in", 31 0, v0x600003a147e0_0;  alias, 1 drivers
v0x600003a19dd0_0 .var "psum_out", 31 0;
v0x600003a19e60_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a19ef0_0 .net/s "w_signed", 7 0, v0x600003a1a010_0;  1 drivers
v0x600003a19f80_0 .net "weight_in", 7 0, L_0x60000392a580;  alias, 1 drivers
v0x600003a1a010_0 .var "weight_reg", 7 0;
L_0x60000392a8a0 .extend/s 16, v0x600003a19950_0;
L_0x60000392a940 .extend/s 16, v0x600003a1a010_0;
L_0x60000392a9e0 .arith/mult 16, L_0x60000392a8a0, L_0x60000392a940;
L_0x60000392aa80 .part L_0x60000392a9e0, 15, 1;
LS_0x60000392ab20_0_0 .concat [ 1 1 1 1], L_0x60000392aa80, L_0x60000392aa80, L_0x60000392aa80, L_0x60000392aa80;
LS_0x60000392ab20_0_4 .concat [ 1 1 1 1], L_0x60000392aa80, L_0x60000392aa80, L_0x60000392aa80, L_0x60000392aa80;
LS_0x60000392ab20_0_8 .concat [ 1 1 1 1], L_0x60000392aa80, L_0x60000392aa80, L_0x60000392aa80, L_0x60000392aa80;
LS_0x60000392ab20_0_12 .concat [ 1 1 1 1], L_0x60000392aa80, L_0x60000392aa80, L_0x60000392aa80, L_0x60000392aa80;
L_0x60000392ab20 .concat [ 4 4 4 4], LS_0x60000392ab20_0_0, LS_0x60000392ab20_0_4, LS_0x60000392ab20_0_8, LS_0x60000392ab20_0_12;
L_0x60000392abc0 .concat [ 16 16 0 0], L_0x60000392a9e0, L_0x60000392ab20;
S_0x12ee74f00 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7cc40 .param/l "row" 1 7 198, +C4<00>;
L_0x600002334fc0 .functor BUFZ 8, v0x600003a04870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12ee72740 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7ccc0 .param/l "row" 1 7 198, +C4<01>;
L_0x600002334e70 .functor BUFZ 8, v0x600003a04b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12ee728b0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7cd40 .param/l "row" 1 7 198, +C4<010>;
L_0x600002334ee0 .functor BUFZ 8, v0x600003a04e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12ee700f0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7cdc0 .param/l "row" 1 7 198, +C4<011>;
L_0x600002334d90 .functor BUFZ 8, v0x600003a050e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12ee70260 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7ce40 .param/l "col" 1 7 279, +C4<00>;
L_0x600002338380 .functor BUFZ 32, v0x600003a04510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003a1aac0_0 .net *"_ivl_2", 31 0, L_0x600002338380;  1 drivers
S_0x12ee6daa0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7cec0 .param/l "col" 1 7 279, +C4<01>;
L_0x6000023383f0 .functor BUFZ 32, v0x600003a04630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003a1ab50_0 .net *"_ivl_2", 31 0, L_0x6000023383f0;  1 drivers
S_0x12ee6dc10 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7cf40 .param/l "col" 1 7 279, +C4<010>;
L_0x600002338460 .functor BUFZ 32, v0x600003a04750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003a1abe0_0 .net *"_ivl_2", 31 0, L_0x600002338460;  1 drivers
S_0x12eea6540 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7cfc0 .param/l "col" 1 7 279, +C4<011>;
L_0x6000023384d0 .functor BUFZ 32, L_0x600002338310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003a1ac70_0 .net *"_ivl_2", 31 0, L_0x6000023384d0;  1 drivers
S_0x12eea66b0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7d040 .param/l "col" 1 7 206, +C4<00>;
S_0x12ee99a20 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7d0c0 .param/l "col" 1 7 206, +C4<01>;
S_0x12ee99b90 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7d140 .param/l "col" 1 7 206, +C4<010>;
S_0x12ee99d00 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x12ee90850;
 .timescale 0 0;
P_0x600001d7d1c0 .param/l "col" 1 7 206, +C4<011>;
S_0x12ee69180 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x12ee6b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x12ee692f0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x12ee69330 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x12ee69370 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x12ee693b0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x12ee693f0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x12ee69430 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600002339490 .functor BUFZ 256, v0x600003a1f3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002339500 .functor BUFZ 256, v0x600003a1ff00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002339570 .functor BUFZ 256, v0x600003a1ed00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600003a1e2e0_0 .var/i "b", 31 0;
v0x600003a1e370 .array "bank_addr", 3 0, 7 0;
v0x600003a1e400_0 .net "bank_dma", 1 0, L_0x60000392e760;  1 drivers
v0x600003a1e490_0 .var "bank_dma_d", 1 0;
v0x600003a1e520_0 .net "bank_mxu_a", 1 0, L_0x60000392e580;  1 drivers
v0x600003a1e5b0_0 .var "bank_mxu_a_d", 1 0;
v0x600003a1e640_0 .net "bank_mxu_o", 1 0, L_0x60000392e620;  1 drivers
v0x600003a1e6d0_0 .net "bank_mxu_w", 1 0, L_0x60000392e4e0;  1 drivers
v0x600003a1e760_0 .var "bank_mxu_w_d", 1 0;
v0x600003a1e7f0 .array "bank_rdata", 3 0;
v0x600003a1e7f0_0 .net v0x600003a1e7f0 0, 255 0, v0x600003a1cf30_0; 1 drivers
v0x600003a1e7f0_1 .net v0x600003a1e7f0 1, 255 0, v0x600003a1d440_0; 1 drivers
v0x600003a1e7f0_2 .net v0x600003a1e7f0 2, 255 0, v0x600003a1d950_0; 1 drivers
v0x600003a1e7f0_3 .net v0x600003a1e7f0 3, 255 0, v0x600003a1de60_0; 1 drivers
v0x600003a1e880_0 .var "bank_re", 3 0;
v0x600003a1e910_0 .net "bank_vpu", 1 0, L_0x60000392e6c0;  1 drivers
v0x600003a1e9a0_0 .var "bank_vpu_d", 1 0;
v0x600003a1ea30 .array "bank_wdata", 3 0, 255 0;
v0x600003a1eac0_0 .var "bank_we", 3 0;
v0x600003a1eb50_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a1ebe0_0 .net "dma_addr", 19 0, v0x600003a00e10_0;  alias, 1 drivers
v0x600003a1ec70_0 .net "dma_rdata", 255 0, L_0x600002339570;  alias, 1 drivers
v0x600003a1ed00_0 .var "dma_rdata_reg", 255 0;
v0x600003a1ed90_0 .net "dma_re", 0 0, L_0x600002338f50;  alias, 1 drivers
v0x600003a1ee20_0 .net "dma_ready", 0 0, L_0x60000392eda0;  alias, 1 drivers
v0x600003a1eeb0_0 .net "dma_wdata", 255 0, L_0x600002338e70;  alias, 1 drivers
v0x600003a1ef40_0 .net "dma_we", 0 0, L_0x600002338ee0;  alias, 1 drivers
v0x600003a1efd0_0 .var "grant_dma", 3 0;
v0x600003a1f060_0 .var "grant_mxu_a", 3 0;
v0x600003a1f0f0_0 .var "grant_mxu_o", 3 0;
v0x600003a1f180_0 .var "grant_mxu_w", 3 0;
v0x600003a1f210_0 .var "grant_vpu", 3 0;
v0x600003a1f2a0_0 .net "mxu_a_addr", 19 0, L_0x60000392b980;  alias, 1 drivers
v0x600003a1f330_0 .net "mxu_a_rdata", 255 0, L_0x600002339490;  alias, 1 drivers
v0x600003a1f3c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600003a1f450_0 .net "mxu_a_re", 0 0, L_0x60000392ba20;  alias, 1 drivers
v0x600003a1f4e0_0 .net "mxu_a_ready", 0 0, L_0x60000392ec60;  alias, 1 drivers
v0x600003a1f570_0 .net "mxu_o_addr", 19 0, L_0x60000392bc00;  alias, 1 drivers
v0x600003a1f600_0 .net "mxu_o_ready", 0 0, L_0x60000392ed00;  alias, 1 drivers
v0x600003a1f690_0 .net "mxu_o_wdata", 255 0, L_0x60000392bde0;  alias, 1 drivers
v0x600003a1f720_0 .net "mxu_o_we", 0 0, L_0x600002338930;  alias, 1 drivers
v0x600003a1f7b0_0 .net "mxu_w_addr", 19 0, L_0x60000392b700;  alias, 1 drivers
v0x600003a1f840_0 .net "mxu_w_rdata", 255 0, v0x600003a1f8d0_0;  alias, 1 drivers
v0x600003a1f8d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600003a1f960_0 .net "mxu_w_re", 0 0, L_0x60000392b7a0;  alias, 1 drivers
v0x600003a1f9f0_0 .net "mxu_w_ready", 0 0, L_0x60000392eb20;  alias, 1 drivers
v0x600003a1fa80_0 .var "req_dma", 3 0;
v0x600003a1fb10_0 .var "req_mxu_a", 3 0;
v0x600003a1fba0_0 .var "req_mxu_o", 3 0;
v0x600003a1fc30_0 .var "req_mxu_w", 3 0;
v0x600003a1fcc0_0 .var "req_vpu", 3 0;
v0x600003a1fd50_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a1fde0_0 .net "vpu_addr", 19 0, v0x600003a61710_0;  alias, 1 drivers
v0x600003a1fe70_0 .net "vpu_rdata", 255 0, L_0x600002339500;  alias, 1 drivers
v0x600003a1ff00_0 .var "vpu_rdata_reg", 255 0;
v0x600003a60000_0 .net "vpu_re", 0 0, L_0x600002338d20;  alias, 1 drivers
v0x600003a60090_0 .net "vpu_ready", 0 0, L_0x60000392ebc0;  alias, 1 drivers
v0x600003a60120_0 .net "vpu_wdata", 255 0, L_0x600002338c40;  alias, 1 drivers
v0x600003a601b0_0 .net "vpu_we", 0 0, L_0x600002338cb0;  alias, 1 drivers
v0x600003a60240_0 .net "word_dma", 7 0, L_0x60000392ea80;  1 drivers
v0x600003a602d0_0 .net "word_mxu_a", 7 0, L_0x60000392e8a0;  1 drivers
v0x600003a60360_0 .net "word_mxu_o", 7 0, L_0x60000392e940;  1 drivers
v0x600003a603f0_0 .net "word_mxu_w", 7 0, L_0x60000392e800;  1 drivers
v0x600003a60480_0 .net "word_vpu", 7 0, L_0x60000392e9e0;  1 drivers
E_0x600001d7d9c0/0 .event anyedge, v0x600003a1e760_0, v0x600003a1cf30_0, v0x600003a1d440_0, v0x600003a1d950_0;
E_0x600001d7d9c0/1 .event anyedge, v0x600003a1de60_0, v0x600003a1e5b0_0, v0x600003a1e9a0_0, v0x600003a1e490_0;
E_0x600001d7d9c0 .event/or E_0x600001d7d9c0/0, E_0x600001d7d9c0/1;
E_0x600001d7da40/0 .event anyedge, v0x600003a1fc30_0, v0x600003a1fb10_0, v0x600003a1fba0_0, v0x600003a1fcc0_0;
E_0x600001d7da40/1 .event anyedge, v0x600003a1fa80_0, v0x600003a1f180_0, v0x600003a603f0_0, v0x600003a1f060_0;
E_0x600001d7da40/2 .event anyedge, v0x600003a602d0_0, v0x600003a1f0f0_0, v0x600003a60360_0, v0x600003a1f690_0;
E_0x600001d7da40/3 .event anyedge, v0x600003a1f210_0, v0x600003a60480_0, v0x600003a60120_0, v0x600003a601b0_0;
E_0x600001d7da40/4 .event anyedge, v0x600003a60000_0, v0x600003a1efd0_0, v0x600003a60240_0, v0x600003a010e0_0;
E_0x600001d7da40/5 .event anyedge, v0x600003a01200_0, v0x600003a00f30_0;
E_0x600001d7da40 .event/or E_0x600001d7da40/0, E_0x600001d7da40/1, E_0x600001d7da40/2, E_0x600001d7da40/3, E_0x600001d7da40/4, E_0x600001d7da40/5;
E_0x600001d7da80/0 .event anyedge, v0x600003a1f960_0, v0x600003a1e6d0_0, v0x600003a1f450_0, v0x600003a1e520_0;
E_0x600001d7da80/1 .event anyedge, v0x600003a1f720_0, v0x600003a1e640_0, v0x600003a601b0_0, v0x600003a60000_0;
E_0x600001d7da80/2 .event anyedge, v0x600003a1e910_0, v0x600003a01200_0, v0x600003a00f30_0, v0x600003a1e400_0;
E_0x600001d7da80 .event/or E_0x600001d7da80/0, E_0x600001d7da80/1, E_0x600001d7da80/2;
L_0x60000392dfe0 .part v0x600003a1eac0_0, 0, 1;
L_0x60000392e080 .part v0x600003a1e880_0, 0, 1;
L_0x60000392e120 .part v0x600003a1eac0_0, 1, 1;
L_0x60000392e1c0 .part v0x600003a1e880_0, 1, 1;
L_0x60000392e260 .part v0x600003a1eac0_0, 2, 1;
L_0x60000392e300 .part v0x600003a1e880_0, 2, 1;
L_0x60000392e3a0 .part v0x600003a1eac0_0, 3, 1;
L_0x60000392e440 .part v0x600003a1e880_0, 3, 1;
L_0x60000392e4e0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, L_0x60000392b700 (v0x600003a1e0a0_0) S_0x12ee9aae0;
L_0x60000392e580 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, L_0x60000392b980 (v0x600003a1e0a0_0) S_0x12ee9aae0;
L_0x60000392e620 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, L_0x60000392bc00 (v0x600003a1e0a0_0) S_0x12ee9aae0;
L_0x60000392e6c0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, v0x600003a61710_0 (v0x600003a1e0a0_0) S_0x12ee9aae0;
L_0x60000392e760 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, v0x600003a00e10_0 (v0x600003a1e0a0_0) S_0x12ee9aae0;
L_0x60000392e800 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, L_0x60000392b700 (v0x600003a1e1c0_0) S_0x12ee9ac50;
L_0x60000392e8a0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, L_0x60000392b980 (v0x600003a1e1c0_0) S_0x12ee9ac50;
L_0x60000392e940 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, L_0x60000392bc00 (v0x600003a1e1c0_0) S_0x12ee9ac50;
L_0x60000392e9e0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, v0x600003a61710_0 (v0x600003a1e1c0_0) S_0x12ee9ac50;
L_0x60000392ea80 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, v0x600003a00e10_0 (v0x600003a1e1c0_0) S_0x12ee9ac50;
L_0x60000392eb20 .part/v v0x600003a1f180_0, L_0x60000392e4e0, 1;
L_0x60000392ec60 .part/v v0x600003a1f060_0, L_0x60000392e580, 1;
L_0x60000392ed00 .part/v v0x600003a1f0f0_0, L_0x60000392e620, 1;
L_0x60000392ebc0 .part/v v0x600003a1f210_0, L_0x60000392e6c0, 1;
L_0x60000392eda0 .part/v v0x600003a1efd0_0, L_0x60000392e760, 1;
S_0x12ee6a2a0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x12ee69180;
 .timescale 0 0;
P_0x600001d7dac0 .param/l "i" 1 9 184, +C4<00>;
S_0x12ee6a410 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12ee6a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002639f80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002639fc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003a1e370_0 .array/port v0x600003a1e370, 0;
v0x600003a1ccf0_0 .net "addr", 7 0, v0x600003a1e370_0;  1 drivers
v0x600003a1cd80_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a1ce10_0 .var/i "i", 31 0;
v0x600003a1cea0 .array "mem", 255 0, 255 0;
v0x600003a1cf30_0 .var "rdata", 255 0;
v0x600003a1cfc0_0 .net "re", 0 0, L_0x60000392e080;  1 drivers
v0x600003a1ea30_0 .array/port v0x600003a1ea30, 0;
v0x600003a1d050_0 .net "wdata", 255 0, v0x600003a1ea30_0;  1 drivers
v0x600003a1d0e0_0 .net "we", 0 0, L_0x60000392dfe0;  1 drivers
E_0x600001d7dbc0 .event posedge, v0x600003a00090_0;
S_0x12eea0490 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x12ee69180;
 .timescale 0 0;
P_0x600001d7dc40 .param/l "i" 1 9 184, +C4<01>;
S_0x12eea0600 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12eea0490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000263ab00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000263ab40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003a1e370_1 .array/port v0x600003a1e370, 1;
v0x600003a1d200_0 .net "addr", 7 0, v0x600003a1e370_1;  1 drivers
v0x600003a1d290_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a1d320_0 .var/i "i", 31 0;
v0x600003a1d3b0 .array "mem", 255 0, 255 0;
v0x600003a1d440_0 .var "rdata", 255 0;
v0x600003a1d4d0_0 .net "re", 0 0, L_0x60000392e1c0;  1 drivers
v0x600003a1ea30_1 .array/port v0x600003a1ea30, 1;
v0x600003a1d560_0 .net "wdata", 255 0, v0x600003a1ea30_1;  1 drivers
v0x600003a1d5f0_0 .net "we", 0 0, L_0x60000392e120;  1 drivers
S_0x12eea0770 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x12ee69180;
 .timescale 0 0;
P_0x600001d7dd80 .param/l "i" 1 9 184, +C4<010>;
S_0x12ee9a690 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12eea0770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000263ab80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000263abc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003a1e370_2 .array/port v0x600003a1e370, 2;
v0x600003a1d710_0 .net "addr", 7 0, v0x600003a1e370_2;  1 drivers
v0x600003a1d7a0_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a1d830_0 .var/i "i", 31 0;
v0x600003a1d8c0 .array "mem", 255 0, 255 0;
v0x600003a1d950_0 .var "rdata", 255 0;
v0x600003a1d9e0_0 .net "re", 0 0, L_0x60000392e300;  1 drivers
v0x600003a1ea30_2 .array/port v0x600003a1ea30, 2;
v0x600003a1da70_0 .net "wdata", 255 0, v0x600003a1ea30_2;  1 drivers
v0x600003a1db00_0 .net "we", 0 0, L_0x60000392e260;  1 drivers
S_0x12ee9a800 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x12ee69180;
 .timescale 0 0;
P_0x600001d7dec0 .param/l "i" 1 9 184, +C4<011>;
S_0x12ee9a970 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12ee9a800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000263ac00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000263ac40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003a1e370_3 .array/port v0x600003a1e370, 3;
v0x600003a1dc20_0 .net "addr", 7 0, v0x600003a1e370_3;  1 drivers
v0x600003a1dcb0_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a1dd40_0 .var/i "i", 31 0;
v0x600003a1ddd0 .array "mem", 255 0, 255 0;
v0x600003a1de60_0 .var "rdata", 255 0;
v0x600003a1def0_0 .net "re", 0 0, L_0x60000392e440;  1 drivers
v0x600003a1ea30_3 .array/port v0x600003a1ea30, 3;
v0x600003a1df80_0 .net "wdata", 255 0, v0x600003a1ea30_3;  1 drivers
v0x600003a1e010_0 .net "we", 0 0, L_0x60000392e3a0;  1 drivers
S_0x12ee9aae0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x12ee69180;
 .timescale 0 0;
v0x600003a1e0a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x12ee9aae0
TD_tb_e2e_gemm_random.dut.sram_inst.get_bank ;
    %load/vec4 v0x600003a1e0a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600003a1e0a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x12ee9ac50 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x12ee69180;
 .timescale 0 0;
v0x600003a1e1c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x12ee9ac50
TD_tb_e2e_gemm_random.dut.sram_inst.get_word ;
    %load/vec4 v0x600003a1e1c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x12ee9afc0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x12ee6b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12f010000 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x12f010040 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x12f010080 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x12f0100c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x12f010100 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x12f010140 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x12f010180 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x12f0101c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x12f010200 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x12f010240 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x12f010280 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x12f0102c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x12f010300 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x12f010340 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x12f010380 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x12f0103c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x12f010400 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x12f010440 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x12f010480 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x12f0104c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x12f010500 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x12f010540 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x12f010580 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x12f0105c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x12f010600 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x12f010640 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x12f010680 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x12f0106c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x12f010700 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600002338a80 .functor BUFZ 256, L_0x60000392d7c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002338af0 .functor BUFZ 256, L_0x60000392d900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002338b60 .functor BUFZ 1, v0x600003a60ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600002338c40 .functor BUFZ 256, v0x600003a61a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002338cb0 .functor BUFZ 1, v0x600003a61b90_0, C4<0>, C4<0>, C4<0>;
L_0x600002338d20 .functor BUFZ 1, v0x600003a618c0_0, C4<0>, C4<0>, C4<0>;
v0x600003a60510_0 .net *"_ivl_48", 255 0, L_0x60000392d7c0;  1 drivers
v0x600003a605a0_0 .net *"_ivl_50", 6 0, L_0x60000392d860;  1 drivers
L_0x13009a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a60630_0 .net *"_ivl_53", 1 0, L_0x13009a848;  1 drivers
v0x600003a606c0_0 .net *"_ivl_56", 255 0, L_0x60000392d900;  1 drivers
v0x600003a60750_0 .net *"_ivl_58", 6 0, L_0x60000392d9a0;  1 drivers
L_0x13009a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003a607e0_0 .net *"_ivl_61", 1 0, L_0x13009a890;  1 drivers
L_0x13009a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a60870_0 .net/2u *"_ivl_64", 2 0, L_0x13009a8d8;  1 drivers
v0x600003a60900_0 .var "addr_reg", 19 0;
v0x600003a60990_0 .var "alu_result", 255 0;
v0x600003a60a20_0 .net "clk", 0 0, v0x600003a67720_0;  alias, 1 drivers
v0x600003a60ab0_0 .net "cmd", 127 0, v0x600003a04240_0;  alias, 1 drivers
v0x600003a60b40_0 .net "cmd_done", 0 0, L_0x600002338b60;  alias, 1 drivers
v0x600003a60bd0_0 .net "cmd_ready", 0 0, L_0x60000392da40;  alias, 1 drivers
v0x600003a60c60_0 .var "cmd_reg", 127 0;
v0x600003a60cf0_0 .net "cmd_valid", 0 0, L_0x600002335500;  alias, 1 drivers
v0x600003a60d80_0 .net "count", 15 0, L_0x60000392d720;  1 drivers
v0x600003a60e10_0 .var "count_reg", 15 0;
v0x600003a60ea0_0 .var "done_reg", 0 0;
v0x600003a60f30_0 .var "elem_count", 15 0;
v0x600003a60fc0_0 .net "imm", 15 0, L_0x60000392d5e0;  1 drivers
v0x600003a61050_0 .var "imm_reg", 15 0;
v0x600003a610e0_0 .var/i "lane", 31 0;
v0x600003a61170 .array "lane_a", 15 0;
v0x600003a61170_0 .net v0x600003a61170 0, 15 0, L_0x60000392bf20; 1 drivers
v0x600003a61170_1 .net v0x600003a61170 1, 15 0, L_0x60000392c000; 1 drivers
v0x600003a61170_2 .net v0x600003a61170 2, 15 0, L_0x60000392c140; 1 drivers
v0x600003a61170_3 .net v0x600003a61170 3, 15 0, L_0x60000392c280; 1 drivers
v0x600003a61170_4 .net v0x600003a61170 4, 15 0, L_0x60000392c3c0; 1 drivers
v0x600003a61170_5 .net v0x600003a61170 5, 15 0, L_0x60000392c500; 1 drivers
v0x600003a61170_6 .net v0x600003a61170 6, 15 0, L_0x60000392c640; 1 drivers
v0x600003a61170_7 .net v0x600003a61170 7, 15 0, L_0x60000392c780; 1 drivers
v0x600003a61170_8 .net v0x600003a61170 8, 15 0, L_0x60000392c8c0; 1 drivers
v0x600003a61170_9 .net v0x600003a61170 9, 15 0, L_0x60000392ca00; 1 drivers
v0x600003a61170_10 .net v0x600003a61170 10, 15 0, L_0x60000392cbe0; 1 drivers
v0x600003a61170_11 .net v0x600003a61170 11, 15 0, L_0x60000392cc80; 1 drivers
v0x600003a61170_12 .net v0x600003a61170 12, 15 0, L_0x60000392cdc0; 1 drivers
v0x600003a61170_13 .net v0x600003a61170 13, 15 0, L_0x60000392cf00; 1 drivers
v0x600003a61170_14 .net v0x600003a61170 14, 15 0, L_0x60000392d040; 1 drivers
v0x600003a61170_15 .net v0x600003a61170 15, 15 0, L_0x60000392d180; 1 drivers
v0x600003a61200 .array "lane_b", 15 0;
v0x600003a61200_0 .net v0x600003a61200 0, 15 0, L_0x600003920640; 1 drivers
v0x600003a61200_1 .net v0x600003a61200 1, 15 0, L_0x60000392c0a0; 1 drivers
v0x600003a61200_2 .net v0x600003a61200 2, 15 0, L_0x60000392c1e0; 1 drivers
v0x600003a61200_3 .net v0x600003a61200 3, 15 0, L_0x60000392c320; 1 drivers
v0x600003a61200_4 .net v0x600003a61200 4, 15 0, L_0x60000392c460; 1 drivers
v0x600003a61200_5 .net v0x600003a61200 5, 15 0, L_0x60000392c5a0; 1 drivers
v0x600003a61200_6 .net v0x600003a61200 6, 15 0, L_0x60000392c6e0; 1 drivers
v0x600003a61200_7 .net v0x600003a61200 7, 15 0, L_0x60000392c820; 1 drivers
v0x600003a61200_8 .net v0x600003a61200 8, 15 0, L_0x60000392c960; 1 drivers
v0x600003a61200_9 .net v0x600003a61200 9, 15 0, L_0x60000392cb40; 1 drivers
v0x600003a61200_10 .net v0x600003a61200 10, 15 0, L_0x60000392caa0; 1 drivers
v0x600003a61200_11 .net v0x600003a61200 11, 15 0, L_0x60000392cd20; 1 drivers
v0x600003a61200_12 .net v0x600003a61200 12, 15 0, L_0x60000392ce60; 1 drivers
v0x600003a61200_13 .net v0x600003a61200 13, 15 0, L_0x60000392cfa0; 1 drivers
v0x600003a61200_14 .net v0x600003a61200 14, 15 0, L_0x60000392d0e0; 1 drivers
v0x600003a61200_15 .net v0x600003a61200 15, 15 0, L_0x60000392d220; 1 drivers
v0x600003a61290 .array "lane_result", 15 0, 15 0;
v0x600003a61320_0 .net "mem_addr", 19 0, L_0x60000392d680;  1 drivers
v0x600003a613b0_0 .var "mem_addr_reg", 19 0;
v0x600003a61440_0 .net "opcode", 7 0, L_0x60000392d2c0;  1 drivers
v0x600003a614d0_0 .var "reduce_result", 15 0;
v0x600003a61560 .array "reduce_tree", 79 0, 15 0;
v0x600003a615f0_0 .net "rst_n", 0 0, v0x600003a68120_0;  alias, 1 drivers
v0x600003a61680_0 .net "sram_addr", 19 0, v0x600003a61710_0;  alias, 1 drivers
v0x600003a61710_0 .var "sram_addr_reg", 19 0;
v0x600003a617a0_0 .net "sram_rdata", 255 0, L_0x600002339500;  alias, 1 drivers
v0x600003a61830_0 .net "sram_re", 0 0, L_0x600002338d20;  alias, 1 drivers
v0x600003a618c0_0 .var "sram_re_reg", 0 0;
v0x600003a61950_0 .net "sram_ready", 0 0, L_0x60000392ebc0;  alias, 1 drivers
v0x600003a619e0_0 .net "sram_wdata", 255 0, L_0x600002338c40;  alias, 1 drivers
v0x600003a61a70_0 .var "sram_wdata_reg", 255 0;
v0x600003a61b00_0 .net "sram_we", 0 0, L_0x600002338cb0;  alias, 1 drivers
v0x600003a61b90_0 .var "sram_we_reg", 0 0;
v0x600003a61c20_0 .var/i "stage", 31 0;
v0x600003a61cb0_0 .var "state", 2 0;
v0x600003a61d40_0 .net "subop", 7 0, L_0x60000392d360;  1 drivers
v0x600003a61dd0_0 .var "subop_reg", 7 0;
v0x600003a61e60_0 .net "vd", 4 0, L_0x60000392d400;  1 drivers
v0x600003a61ef0_0 .var "vd_reg", 4 0;
v0x600003a61f80 .array "vrf", 31 0, 255 0;
v0x600003a62010_0 .net "vs1", 4 0, L_0x60000392d4a0;  1 drivers
v0x600003a620a0_0 .net "vs1_data", 255 0, L_0x600002338a80;  1 drivers
v0x600003a62130_0 .var "vs1_reg", 4 0;
v0x600003a621c0_0 .net "vs2", 4 0, L_0x60000392d540;  1 drivers
v0x600003a62250_0 .net "vs2_data", 255 0, L_0x600002338af0;  1 drivers
v0x600003a622e0_0 .var "vs2_reg", 4 0;
E_0x600001d7e7c0/0 .event anyedge, v0x600003a61170_0, v0x600003a61170_1, v0x600003a61170_2, v0x600003a61170_3;
E_0x600001d7e7c0/1 .event anyedge, v0x600003a61170_4, v0x600003a61170_5, v0x600003a61170_6, v0x600003a61170_7;
E_0x600001d7e7c0/2 .event anyedge, v0x600003a61170_8, v0x600003a61170_9, v0x600003a61170_10, v0x600003a61170_11;
E_0x600001d7e7c0/3 .event anyedge, v0x600003a61170_12, v0x600003a61170_13, v0x600003a61170_14, v0x600003a61170_15;
v0x600003a61560_0 .array/port v0x600003a61560, 0;
v0x600003a61560_1 .array/port v0x600003a61560, 1;
v0x600003a61560_2 .array/port v0x600003a61560, 2;
E_0x600001d7e7c0/4 .event anyedge, v0x600003a61dd0_0, v0x600003a61560_0, v0x600003a61560_1, v0x600003a61560_2;
v0x600003a61560_3 .array/port v0x600003a61560, 3;
v0x600003a61560_4 .array/port v0x600003a61560, 4;
v0x600003a61560_5 .array/port v0x600003a61560, 5;
v0x600003a61560_6 .array/port v0x600003a61560, 6;
E_0x600001d7e7c0/5 .event anyedge, v0x600003a61560_3, v0x600003a61560_4, v0x600003a61560_5, v0x600003a61560_6;
v0x600003a61560_7 .array/port v0x600003a61560, 7;
v0x600003a61560_8 .array/port v0x600003a61560, 8;
v0x600003a61560_9 .array/port v0x600003a61560, 9;
v0x600003a61560_10 .array/port v0x600003a61560, 10;
E_0x600001d7e7c0/6 .event anyedge, v0x600003a61560_7, v0x600003a61560_8, v0x600003a61560_9, v0x600003a61560_10;
v0x600003a61560_11 .array/port v0x600003a61560, 11;
v0x600003a61560_12 .array/port v0x600003a61560, 12;
v0x600003a61560_13 .array/port v0x600003a61560, 13;
v0x600003a61560_14 .array/port v0x600003a61560, 14;
E_0x600001d7e7c0/7 .event anyedge, v0x600003a61560_11, v0x600003a61560_12, v0x600003a61560_13, v0x600003a61560_14;
v0x600003a61560_15 .array/port v0x600003a61560, 15;
v0x600003a61560_16 .array/port v0x600003a61560, 16;
v0x600003a61560_17 .array/port v0x600003a61560, 17;
v0x600003a61560_18 .array/port v0x600003a61560, 18;
E_0x600001d7e7c0/8 .event anyedge, v0x600003a61560_15, v0x600003a61560_16, v0x600003a61560_17, v0x600003a61560_18;
v0x600003a61560_19 .array/port v0x600003a61560, 19;
v0x600003a61560_20 .array/port v0x600003a61560, 20;
v0x600003a61560_21 .array/port v0x600003a61560, 21;
v0x600003a61560_22 .array/port v0x600003a61560, 22;
E_0x600001d7e7c0/9 .event anyedge, v0x600003a61560_19, v0x600003a61560_20, v0x600003a61560_21, v0x600003a61560_22;
v0x600003a61560_23 .array/port v0x600003a61560, 23;
v0x600003a61560_24 .array/port v0x600003a61560, 24;
v0x600003a61560_25 .array/port v0x600003a61560, 25;
v0x600003a61560_26 .array/port v0x600003a61560, 26;
E_0x600001d7e7c0/10 .event anyedge, v0x600003a61560_23, v0x600003a61560_24, v0x600003a61560_25, v0x600003a61560_26;
v0x600003a61560_27 .array/port v0x600003a61560, 27;
v0x600003a61560_28 .array/port v0x600003a61560, 28;
v0x600003a61560_29 .array/port v0x600003a61560, 29;
v0x600003a61560_30 .array/port v0x600003a61560, 30;
E_0x600001d7e7c0/11 .event anyedge, v0x600003a61560_27, v0x600003a61560_28, v0x600003a61560_29, v0x600003a61560_30;
v0x600003a61560_31 .array/port v0x600003a61560, 31;
v0x600003a61560_32 .array/port v0x600003a61560, 32;
v0x600003a61560_33 .array/port v0x600003a61560, 33;
v0x600003a61560_34 .array/port v0x600003a61560, 34;
E_0x600001d7e7c0/12 .event anyedge, v0x600003a61560_31, v0x600003a61560_32, v0x600003a61560_33, v0x600003a61560_34;
v0x600003a61560_35 .array/port v0x600003a61560, 35;
v0x600003a61560_36 .array/port v0x600003a61560, 36;
v0x600003a61560_37 .array/port v0x600003a61560, 37;
v0x600003a61560_38 .array/port v0x600003a61560, 38;
E_0x600001d7e7c0/13 .event anyedge, v0x600003a61560_35, v0x600003a61560_36, v0x600003a61560_37, v0x600003a61560_38;
v0x600003a61560_39 .array/port v0x600003a61560, 39;
v0x600003a61560_40 .array/port v0x600003a61560, 40;
v0x600003a61560_41 .array/port v0x600003a61560, 41;
v0x600003a61560_42 .array/port v0x600003a61560, 42;
E_0x600001d7e7c0/14 .event anyedge, v0x600003a61560_39, v0x600003a61560_40, v0x600003a61560_41, v0x600003a61560_42;
v0x600003a61560_43 .array/port v0x600003a61560, 43;
v0x600003a61560_44 .array/port v0x600003a61560, 44;
v0x600003a61560_45 .array/port v0x600003a61560, 45;
v0x600003a61560_46 .array/port v0x600003a61560, 46;
E_0x600001d7e7c0/15 .event anyedge, v0x600003a61560_43, v0x600003a61560_44, v0x600003a61560_45, v0x600003a61560_46;
v0x600003a61560_47 .array/port v0x600003a61560, 47;
v0x600003a61560_48 .array/port v0x600003a61560, 48;
v0x600003a61560_49 .array/port v0x600003a61560, 49;
v0x600003a61560_50 .array/port v0x600003a61560, 50;
E_0x600001d7e7c0/16 .event anyedge, v0x600003a61560_47, v0x600003a61560_48, v0x600003a61560_49, v0x600003a61560_50;
v0x600003a61560_51 .array/port v0x600003a61560, 51;
v0x600003a61560_52 .array/port v0x600003a61560, 52;
v0x600003a61560_53 .array/port v0x600003a61560, 53;
v0x600003a61560_54 .array/port v0x600003a61560, 54;
E_0x600001d7e7c0/17 .event anyedge, v0x600003a61560_51, v0x600003a61560_52, v0x600003a61560_53, v0x600003a61560_54;
v0x600003a61560_55 .array/port v0x600003a61560, 55;
v0x600003a61560_56 .array/port v0x600003a61560, 56;
v0x600003a61560_57 .array/port v0x600003a61560, 57;
v0x600003a61560_58 .array/port v0x600003a61560, 58;
E_0x600001d7e7c0/18 .event anyedge, v0x600003a61560_55, v0x600003a61560_56, v0x600003a61560_57, v0x600003a61560_58;
v0x600003a61560_59 .array/port v0x600003a61560, 59;
v0x600003a61560_60 .array/port v0x600003a61560, 60;
v0x600003a61560_61 .array/port v0x600003a61560, 61;
v0x600003a61560_62 .array/port v0x600003a61560, 62;
E_0x600001d7e7c0/19 .event anyedge, v0x600003a61560_59, v0x600003a61560_60, v0x600003a61560_61, v0x600003a61560_62;
v0x600003a61560_63 .array/port v0x600003a61560, 63;
v0x600003a61560_64 .array/port v0x600003a61560, 64;
v0x600003a61560_65 .array/port v0x600003a61560, 65;
v0x600003a61560_66 .array/port v0x600003a61560, 66;
E_0x600001d7e7c0/20 .event anyedge, v0x600003a61560_63, v0x600003a61560_64, v0x600003a61560_65, v0x600003a61560_66;
v0x600003a61560_67 .array/port v0x600003a61560, 67;
v0x600003a61560_68 .array/port v0x600003a61560, 68;
v0x600003a61560_69 .array/port v0x600003a61560, 69;
v0x600003a61560_70 .array/port v0x600003a61560, 70;
E_0x600001d7e7c0/21 .event anyedge, v0x600003a61560_67, v0x600003a61560_68, v0x600003a61560_69, v0x600003a61560_70;
v0x600003a61560_71 .array/port v0x600003a61560, 71;
v0x600003a61560_72 .array/port v0x600003a61560, 72;
v0x600003a61560_73 .array/port v0x600003a61560, 73;
v0x600003a61560_74 .array/port v0x600003a61560, 74;
E_0x600001d7e7c0/22 .event anyedge, v0x600003a61560_71, v0x600003a61560_72, v0x600003a61560_73, v0x600003a61560_74;
v0x600003a61560_75 .array/port v0x600003a61560, 75;
v0x600003a61560_76 .array/port v0x600003a61560, 76;
v0x600003a61560_77 .array/port v0x600003a61560, 77;
v0x600003a61560_78 .array/port v0x600003a61560, 78;
E_0x600001d7e7c0/23 .event anyedge, v0x600003a61560_75, v0x600003a61560_76, v0x600003a61560_77, v0x600003a61560_78;
v0x600003a61560_79 .array/port v0x600003a61560, 79;
E_0x600001d7e7c0/24 .event anyedge, v0x600003a61560_79;
E_0x600001d7e7c0 .event/or E_0x600001d7e7c0/0, E_0x600001d7e7c0/1, E_0x600001d7e7c0/2, E_0x600001d7e7c0/3, E_0x600001d7e7c0/4, E_0x600001d7e7c0/5, E_0x600001d7e7c0/6, E_0x600001d7e7c0/7, E_0x600001d7e7c0/8, E_0x600001d7e7c0/9, E_0x600001d7e7c0/10, E_0x600001d7e7c0/11, E_0x600001d7e7c0/12, E_0x600001d7e7c0/13, E_0x600001d7e7c0/14, E_0x600001d7e7c0/15, E_0x600001d7e7c0/16, E_0x600001d7e7c0/17, E_0x600001d7e7c0/18, E_0x600001d7e7c0/19, E_0x600001d7e7c0/20, E_0x600001d7e7c0/21, E_0x600001d7e7c0/22, E_0x600001d7e7c0/23, E_0x600001d7e7c0/24;
L_0x60000392bf20 .part L_0x600002338a80, 0, 16;
L_0x600003920640 .part L_0x600002338af0, 0, 16;
L_0x60000392c000 .part L_0x600002338a80, 16, 16;
L_0x60000392c0a0 .part L_0x600002338af0, 16, 16;
L_0x60000392c140 .part L_0x600002338a80, 32, 16;
L_0x60000392c1e0 .part L_0x600002338af0, 32, 16;
L_0x60000392c280 .part L_0x600002338a80, 48, 16;
L_0x60000392c320 .part L_0x600002338af0, 48, 16;
L_0x60000392c3c0 .part L_0x600002338a80, 64, 16;
L_0x60000392c460 .part L_0x600002338af0, 64, 16;
L_0x60000392c500 .part L_0x600002338a80, 80, 16;
L_0x60000392c5a0 .part L_0x600002338af0, 80, 16;
L_0x60000392c640 .part L_0x600002338a80, 96, 16;
L_0x60000392c6e0 .part L_0x600002338af0, 96, 16;
L_0x60000392c780 .part L_0x600002338a80, 112, 16;
L_0x60000392c820 .part L_0x600002338af0, 112, 16;
L_0x60000392c8c0 .part L_0x600002338a80, 128, 16;
L_0x60000392c960 .part L_0x600002338af0, 128, 16;
L_0x60000392ca00 .part L_0x600002338a80, 144, 16;
L_0x60000392cb40 .part L_0x600002338af0, 144, 16;
L_0x60000392cbe0 .part L_0x600002338a80, 160, 16;
L_0x60000392caa0 .part L_0x600002338af0, 160, 16;
L_0x60000392cc80 .part L_0x600002338a80, 176, 16;
L_0x60000392cd20 .part L_0x600002338af0, 176, 16;
L_0x60000392cdc0 .part L_0x600002338a80, 192, 16;
L_0x60000392ce60 .part L_0x600002338af0, 192, 16;
L_0x60000392cf00 .part L_0x600002338a80, 208, 16;
L_0x60000392cfa0 .part L_0x600002338af0, 208, 16;
L_0x60000392d040 .part L_0x600002338a80, 224, 16;
L_0x60000392d0e0 .part L_0x600002338af0, 224, 16;
L_0x60000392d180 .part L_0x600002338a80, 240, 16;
L_0x60000392d220 .part L_0x600002338af0, 240, 16;
L_0x60000392d2c0 .part v0x600003a04240_0, 120, 8;
L_0x60000392d360 .part v0x600003a04240_0, 112, 8;
L_0x60000392d400 .part v0x600003a04240_0, 107, 5;
L_0x60000392d4a0 .part v0x600003a04240_0, 102, 5;
L_0x60000392d540 .part v0x600003a04240_0, 97, 5;
L_0x60000392d5e0 .part v0x600003a04240_0, 32, 16;
L_0x60000392d680 .part v0x600003a04240_0, 76, 20;
L_0x60000392d720 .part v0x600003a04240_0, 48, 16;
L_0x60000392d7c0 .array/port v0x600003a61f80, L_0x60000392d860;
L_0x60000392d860 .concat [ 5 2 0 0], v0x600003a62130_0, L_0x13009a848;
L_0x60000392d900 .array/port v0x600003a61f80, L_0x60000392d9a0;
L_0x60000392d9a0 .concat [ 5 2 0 0], v0x600003a622e0_0, L_0x13009a890;
L_0x60000392da40 .cmp/eq 3, v0x600003a61cb0_0, L_0x13009a8d8;
S_0x12ee9b440 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x12ee9afc0;
 .timescale 0 0;
P_0x600001d7e800 .param/l "i" 1 10 137, +C4<00>;
v0x600003a61290_0 .array/port v0x600003a61290, 0;
v0x600003a61290_1 .array/port v0x600003a61290, 1;
v0x600003a61290_2 .array/port v0x600003a61290, 2;
v0x600003a61290_3 .array/port v0x600003a61290, 3;
E_0x600001d7e880/0 .event anyedge, v0x600003a61290_0, v0x600003a61290_1, v0x600003a61290_2, v0x600003a61290_3;
v0x600003a61290_4 .array/port v0x600003a61290, 4;
v0x600003a61290_5 .array/port v0x600003a61290, 5;
v0x600003a61290_6 .array/port v0x600003a61290, 6;
v0x600003a61290_7 .array/port v0x600003a61290, 7;
E_0x600001d7e880/1 .event anyedge, v0x600003a61290_4, v0x600003a61290_5, v0x600003a61290_6, v0x600003a61290_7;
v0x600003a61290_8 .array/port v0x600003a61290, 8;
v0x600003a61290_9 .array/port v0x600003a61290, 9;
v0x600003a61290_10 .array/port v0x600003a61290, 10;
v0x600003a61290_11 .array/port v0x600003a61290, 11;
E_0x600001d7e880/2 .event anyedge, v0x600003a61290_8, v0x600003a61290_9, v0x600003a61290_10, v0x600003a61290_11;
v0x600003a61290_12 .array/port v0x600003a61290, 12;
v0x600003a61290_13 .array/port v0x600003a61290, 13;
v0x600003a61290_14 .array/port v0x600003a61290, 14;
v0x600003a61290_15 .array/port v0x600003a61290, 15;
E_0x600001d7e880/3 .event anyedge, v0x600003a61290_12, v0x600003a61290_13, v0x600003a61290_14, v0x600003a61290_15;
E_0x600001d7e880 .event/or E_0x600001d7e880/0, E_0x600001d7e880/1, E_0x600001d7e880/2, E_0x600001d7e880/3;
E_0x600001d7e8c0/0 .event anyedge, v0x600003a61dd0_0, v0x600003a61170_0, v0x600003a61170_1, v0x600003a61170_2;
E_0x600001d7e8c0/1 .event anyedge, v0x600003a61170_3, v0x600003a61170_4, v0x600003a61170_5, v0x600003a61170_6;
E_0x600001d7e8c0/2 .event anyedge, v0x600003a61170_7, v0x600003a61170_8, v0x600003a61170_9, v0x600003a61170_10;
E_0x600001d7e8c0/3 .event anyedge, v0x600003a61170_11, v0x600003a61170_12, v0x600003a61170_13, v0x600003a61170_14;
E_0x600001d7e8c0/4 .event anyedge, v0x600003a61170_15, v0x600003a61200_0, v0x600003a61200_1, v0x600003a61200_2;
E_0x600001d7e8c0/5 .event anyedge, v0x600003a61200_3, v0x600003a61200_4, v0x600003a61200_5, v0x600003a61200_6;
E_0x600001d7e8c0/6 .event anyedge, v0x600003a61200_7, v0x600003a61200_8, v0x600003a61200_9, v0x600003a61200_10;
E_0x600001d7e8c0/7 .event anyedge, v0x600003a61200_11, v0x600003a61200_12, v0x600003a61200_13, v0x600003a61200_14;
E_0x600001d7e8c0/8 .event anyedge, v0x600003a61200_15, v0x600003a61050_0;
E_0x600001d7e8c0 .event/or E_0x600001d7e8c0/0, E_0x600001d7e8c0/1, E_0x600001d7e8c0/2, E_0x600001d7e8c0/3, E_0x600001d7e8c0/4, E_0x600001d7e8c0/5, E_0x600001d7e8c0/6, E_0x600001d7e8c0/7, E_0x600001d7e8c0/8;
S_0x12ee9b5b0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x12ee9afc0;
 .timescale 0 0;
P_0x600001d7e900 .param/l "i" 1 10 137, +C4<01>;
S_0x12ee9b720 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x12ee9afc0;
 .timescale 0 0;
P_0x600001d7e980 .param/l "i" 1 10 137, +C4<010>;
S_0x12ee9b890 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x12ee9afc0;
 .timescale 0 0;
P_0x600001d7ea00 .param/l "i" 1 10 137, +C4<011>;
S_0x12ee9ba00 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x12ee9afc0;
 .timescale 0 0;
P_0x600001d7eac0 .param/l "i" 1 10 137, +C4<0100>;
S_0x12ee9bb70 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x12ee9afc0;
 .timescale 0 0;
P_0x600001d7eb40 .param/l "i" 1 10 137, +C4<0101>;
S_0x12ee9bce0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x12ee9afc0;
 .timescale 0 0;
P_0x600001d7ebc0 .param/l "i" 1 10 137, +C4<0110>;
S_0x12ee9be50 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x12ee9afc0;
 .timescale 0 0;
P_0x600001d7ec40 .param/l "i" 1 10 137, +C4<0111>;
S_0x12ee9bfc0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x12ee9afc0;
 .timescale 0 0;
P_0x600001d7ea80 .param/l "i" 1 10 137, +C4<01000>;
S_0x12ee9c130 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x12ee9afc0;
 .timescale 0 0;
P_0x600001d7ed00 .param/l "i" 1 10 137, +C4<01001>;
S_0x12ee9c2a0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x12ee9afc0;
 .timescale 0 0;
P_0x600001d7ed80 .param/l "i" 1 10 137, +C4<01010>;
S_0x12ee9c410 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x12ee9afc0;
 .timescale 0 0;
P_0x600001d7ee00 .param/l "i" 1 10 137, +C4<01011>;
S_0x12ee9c580 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x12ee9afc0;
 .timescale 0 0;
P_0x600001d7ee80 .param/l "i" 1 10 137, +C4<01100>;
S_0x12ee9c6f0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x12ee9afc0;
 .timescale 0 0;
P_0x600001d7ef00 .param/l "i" 1 10 137, +C4<01101>;
S_0x12ee9c860 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x12ee9afc0;
 .timescale 0 0;
P_0x600001d7ef80 .param/l "i" 1 10 137, +C4<01110>;
S_0x12ee9c9d0 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x12ee9afc0;
 .timescale 0 0;
P_0x600001d7f000 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x12ee6ae00;
T_2 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a03ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a03a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a03b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a039f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600003a03690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003a03a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600003a03a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003a03a80_0, 0;
T_2.2 ;
    %load/vec4 v0x600003a042d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003a03b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600003a03b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003a03b10_0, 0;
T_2.5 ;
    %load/vec4 v0x600003a029a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003a039f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600003a039f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003a039f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600003a03840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600003a03720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600003a03a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003a03a80_0, 0;
T_2.11 ;
    %load/vec4 v0x600003a04480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600003a04360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600003a03b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003a03b10_0, 0;
T_2.14 ;
    %load/vec4 v0x600003a02b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600003a02a30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600003a039f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003a039f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12ee6ae00;
T_3 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a03ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003a03960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003a03210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003a033c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003a02f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a030f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003a03600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a03840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003a04240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a04480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003a02910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a02b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a02c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a02d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a04090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a026d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a02760_0, 0;
    %fork t_1, S_0x12ee6a9c0;
    %jmp t_0;
    .scope S_0x12ee6a9c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a01440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600003a01440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600003a01440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a03450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600003a01440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a03330, 0, 4;
    %load/vec4 v0x600003a01440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a01440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x12ee6ae00;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600003a03840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600003a03720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a03840_0, 0;
T_3.4 ;
    %load/vec4 v0x600003a04480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600003a04360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a04480_0, 0;
T_3.7 ;
    %load/vec4 v0x600003a02b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600003a02a30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a02b50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a02c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a030f0_0, 0;
    %load/vec4 v0x600003a03d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600003a03c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600003a03cc0_0;
    %assign/vec4 v0x600003a03960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003a033c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a02d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600003a03960_0;
    %assign/vec4 v0x600003a02f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a030f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600003a03180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600003a02fd0_0;
    %assign/vec4 v0x600003a03210_0, 0;
    %load/vec4 v0x600003a02fd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600003a026d0_0, 0;
    %load/vec4 v0x600003a02fd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600003a02760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600003a026d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a02d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600003a03960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a03960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600003a033c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600003a03960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600003a033c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a03450, 0, 4;
    %load/vec4 v0x600003a03210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600003a033c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a03330, 0, 4;
    %load/vec4 v0x600003a033c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600003a033c0_0, 0;
    %load/vec4 v0x600003a03960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a03960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a02d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600003a033c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600003a033c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003a03330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600003a033c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003a03330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600003a033c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a03330, 0, 4;
    %load/vec4 v0x600003a033c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003a03450, 4;
    %assign/vec4 v0x600003a03960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600003a033c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600003a033c0_0, 0;
    %load/vec4 v0x600003a03960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a03960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a02d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a04090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600003a02520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a02c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600003a02520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600003a026d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600003a03960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a03960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600003a03210_0;
    %assign/vec4 v0x600003a03600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a03840_0, 0;
    %load/vec4 v0x600003a03720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600003a03960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a03960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600003a03210_0;
    %assign/vec4 v0x600003a04240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a04480_0, 0;
    %load/vec4 v0x600003a04360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600003a03960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a03960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600003a03210_0;
    %assign/vec4 v0x600003a02910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a02b50_0, 0;
    %load/vec4 v0x600003a02a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600003a03960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a03960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600003a02760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600003a03960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a03960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600003a034e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600003a03960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a03960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600003a04120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600003a03960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a03960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600003a027f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600003a03960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a03960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600003a02520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600003a03960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a03960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600003a03e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a04090_0, 0;
    %load/vec4 v0x600003a03960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003a03960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600003a03c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600003a03cc0_0;
    %assign/vec4 v0x600003a03960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003a033c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a02c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600003a03c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a02d90_0, 0;
    %load/vec4 v0x600003a03cc0_0;
    %assign/vec4 v0x600003a03960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003a033c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a03d50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12ee73c90;
T_4 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a1c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a04870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600003a1c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a1c7e0, 4;
    %assign/vec4 v0x600003a04870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12ee6eff0;
T_5 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a1c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a04ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600003a04ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003a04ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a04a20, 0, 4;
    %load/vec4 v0x600003a04ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a04ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a04b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600003a1c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a1c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a04a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003a04ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600003a04ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600003a04ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a04a20, 4;
    %ix/getv/s 3, v0x600003a04ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a04a20, 0, 4;
    %load/vec4 v0x600003a04ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a04ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a04a20, 4;
    %assign/vec4 v0x600003a04b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12ee1cd60;
T_6 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a1c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a04d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600003a04d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003a04d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a04cf0, 0, 4;
    %load/vec4 v0x600003a04d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a04d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a04e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600003a1c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a1c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a04cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003a04d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600003a04d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600003a04d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a04cf0, 4;
    %ix/getv/s 3, v0x600003a04d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a04cf0, 0, 4;
    %load/vec4 v0x600003a04d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a04d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a04cf0, 4;
    %assign/vec4 v0x600003a04e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12ee20760;
T_7 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a1c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a05050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600003a05050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003a05050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a04fc0, 0, 4;
    %load/vec4 v0x600003a05050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a05050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a050e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600003a1c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a1c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a04fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003a05050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600003a05050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600003a05050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a04fc0, 4;
    %ix/getv/s 3, v0x600003a05050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a04fc0, 0, 4;
    %load/vec4 v0x600003a05050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a05050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a04fc0, 4;
    %assign/vec4 v0x600003a050e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12ee0bc10;
T_8 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a05b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a05d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a05680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a055f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a05b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600003a058c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600003a05cb0_0;
    %assign/vec4 v0x600003a05d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600003a05830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600003a05560_0;
    %assign/vec4 v0x600003a05680_0, 0;
    %load/vec4 v0x600003a05680_0;
    %assign/vec4 v0x600003a055f0_0, 0;
    %load/vec4 v0x600003a05710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600003a059e0_0;
    %assign/vec4 v0x600003a05b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600003a05a70_0;
    %load/vec4 v0x600003a059e0_0;
    %add;
    %assign/vec4 v0x600003a05b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12ee19db0;
T_9 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a070f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a072a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a06be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a06b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a07060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600003a06e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600003a07210_0;
    %assign/vec4 v0x600003a072a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600003a06d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600003a06ac0_0;
    %assign/vec4 v0x600003a06be0_0, 0;
    %load/vec4 v0x600003a06be0_0;
    %assign/vec4 v0x600003a06b50_0, 0;
    %load/vec4 v0x600003a06c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600003a06f40_0;
    %assign/vec4 v0x600003a07060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600003a06fd0_0;
    %load/vec4 v0x600003a06f40_0;
    %add;
    %assign/vec4 v0x600003a07060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12ee1c210;
T_10 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a086c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a08870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a081b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a08120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a08630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600003a083f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600003a087e0_0;
    %assign/vec4 v0x600003a08870_0, 0;
T_10.2 ;
    %load/vec4 v0x600003a08360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600003a08090_0;
    %assign/vec4 v0x600003a081b0_0, 0;
    %load/vec4 v0x600003a081b0_0;
    %assign/vec4 v0x600003a08120_0, 0;
    %load/vec4 v0x600003a08240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600003a08510_0;
    %assign/vec4 v0x600003a08630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600003a085a0_0;
    %load/vec4 v0x600003a08510_0;
    %add;
    %assign/vec4 v0x600003a08630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12ee100b0;
T_11 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a09c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a09dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a09710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a09680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a09b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600003a09950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600003a09d40_0;
    %assign/vec4 v0x600003a09dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x600003a098c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600003a095f0_0;
    %assign/vec4 v0x600003a09710_0, 0;
    %load/vec4 v0x600003a09710_0;
    %assign/vec4 v0x600003a09680_0, 0;
    %load/vec4 v0x600003a097a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600003a09a70_0;
    %assign/vec4 v0x600003a09b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600003a09b00_0;
    %load/vec4 v0x600003a09a70_0;
    %add;
    %assign/vec4 v0x600003a09b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12ee16100;
T_12 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a0b180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a0b330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a0ac70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a0abe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a0b0f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600003a0aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600003a0b2a0_0;
    %assign/vec4 v0x600003a0b330_0, 0;
T_12.2 ;
    %load/vec4 v0x600003a0ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600003a0ab50_0;
    %assign/vec4 v0x600003a0ac70_0, 0;
    %load/vec4 v0x600003a0ac70_0;
    %assign/vec4 v0x600003a0abe0_0, 0;
    %load/vec4 v0x600003a0ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600003a0afd0_0;
    %assign/vec4 v0x600003a0b0f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600003a0b060_0;
    %load/vec4 v0x600003a0afd0_0;
    %add;
    %assign/vec4 v0x600003a0b0f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12ee97310;
T_13 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a0c750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a0c900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a0c240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a0c1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a0c6c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600003a0c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600003a0c870_0;
    %assign/vec4 v0x600003a0c900_0, 0;
T_13.2 ;
    %load/vec4 v0x600003a0c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600003a0c120_0;
    %assign/vec4 v0x600003a0c240_0, 0;
    %load/vec4 v0x600003a0c240_0;
    %assign/vec4 v0x600003a0c1b0_0, 0;
    %load/vec4 v0x600003a0c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600003a0c5a0_0;
    %assign/vec4 v0x600003a0c6c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600003a0c630_0;
    %load/vec4 v0x600003a0c5a0_0;
    %add;
    %assign/vec4 v0x600003a0c6c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12ee91950;
T_14 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a0dcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a0de60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a0d7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a0d710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a0dc20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600003a0d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600003a0ddd0_0;
    %assign/vec4 v0x600003a0de60_0, 0;
T_14.2 ;
    %load/vec4 v0x600003a0d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600003a0d680_0;
    %assign/vec4 v0x600003a0d7a0_0, 0;
    %load/vec4 v0x600003a0d7a0_0;
    %assign/vec4 v0x600003a0d710_0, 0;
    %load/vec4 v0x600003a0d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600003a0db00_0;
    %assign/vec4 v0x600003a0dc20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600003a0db90_0;
    %load/vec4 v0x600003a0db00_0;
    %add;
    %assign/vec4 v0x600003a0dc20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12ee8f300;
T_15 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a0f210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a0f3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a0ed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a0ec70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a0f180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600003a0ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600003a0f330_0;
    %assign/vec4 v0x600003a0f3c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600003a0eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600003a0ebe0_0;
    %assign/vec4 v0x600003a0ed00_0, 0;
    %load/vec4 v0x600003a0ed00_0;
    %assign/vec4 v0x600003a0ec70_0, 0;
    %load/vec4 v0x600003a0ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600003a0f060_0;
    %assign/vec4 v0x600003a0f180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600003a0f0f0_0;
    %load/vec4 v0x600003a0f060_0;
    %add;
    %assign/vec4 v0x600003a0f180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12ee8ce20;
T_16 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a107e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a10990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a102d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a10240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a10750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600003a10510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600003a10900_0;
    %assign/vec4 v0x600003a10990_0, 0;
T_16.2 ;
    %load/vec4 v0x600003a10480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600003a101b0_0;
    %assign/vec4 v0x600003a102d0_0, 0;
    %load/vec4 v0x600003a102d0_0;
    %assign/vec4 v0x600003a10240_0, 0;
    %load/vec4 v0x600003a10360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600003a10630_0;
    %assign/vec4 v0x600003a10750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600003a106c0_0;
    %load/vec4 v0x600003a10630_0;
    %add;
    %assign/vec4 v0x600003a10750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12ee8a7d0;
T_17 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a11d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a11ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a11830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a117a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a11cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600003a11a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600003a11e60_0;
    %assign/vec4 v0x600003a11ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x600003a119e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600003a11710_0;
    %assign/vec4 v0x600003a11830_0, 0;
    %load/vec4 v0x600003a11830_0;
    %assign/vec4 v0x600003a117a0_0, 0;
    %load/vec4 v0x600003a118c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600003a11b90_0;
    %assign/vec4 v0x600003a11cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600003a11c20_0;
    %load/vec4 v0x600003a11b90_0;
    %add;
    %assign/vec4 v0x600003a11cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12ee88180;
T_18 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a132a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a13450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a12d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a12d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a13210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600003a12fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600003a133c0_0;
    %assign/vec4 v0x600003a13450_0, 0;
T_18.2 ;
    %load/vec4 v0x600003a12f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600003a12c70_0;
    %assign/vec4 v0x600003a12d90_0, 0;
    %load/vec4 v0x600003a12d90_0;
    %assign/vec4 v0x600003a12d00_0, 0;
    %load/vec4 v0x600003a12e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600003a130f0_0;
    %assign/vec4 v0x600003a13210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600003a13180_0;
    %load/vec4 v0x600003a130f0_0;
    %add;
    %assign/vec4 v0x600003a13210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12ee85b30;
T_19 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a14870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a14a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a14360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a142d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a147e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600003a145a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600003a14990_0;
    %assign/vec4 v0x600003a14a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600003a14510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600003a14240_0;
    %assign/vec4 v0x600003a14360_0, 0;
    %load/vec4 v0x600003a14360_0;
    %assign/vec4 v0x600003a142d0_0, 0;
    %load/vec4 v0x600003a143f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600003a146c0_0;
    %assign/vec4 v0x600003a147e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600003a14750_0;
    %load/vec4 v0x600003a146c0_0;
    %add;
    %assign/vec4 v0x600003a147e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12ee80d20;
T_20 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a15dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a15f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a158c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a15830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a15d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600003a15b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600003a15ef0_0;
    %assign/vec4 v0x600003a15f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600003a15a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600003a157a0_0;
    %assign/vec4 v0x600003a158c0_0, 0;
    %load/vec4 v0x600003a158c0_0;
    %assign/vec4 v0x600003a15830_0, 0;
    %load/vec4 v0x600003a15950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600003a15c20_0;
    %assign/vec4 v0x600003a15d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600003a15cb0_0;
    %load/vec4 v0x600003a15c20_0;
    %add;
    %assign/vec4 v0x600003a15d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x12ee7e6d0;
T_21 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a17330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a174e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a16e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a16d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a172a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600003a17060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600003a17450_0;
    %assign/vec4 v0x600003a174e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600003a16fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600003a16d00_0;
    %assign/vec4 v0x600003a16e20_0, 0;
    %load/vec4 v0x600003a16e20_0;
    %assign/vec4 v0x600003a16d90_0, 0;
    %load/vec4 v0x600003a16eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600003a17180_0;
    %assign/vec4 v0x600003a172a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600003a17210_0;
    %load/vec4 v0x600003a17180_0;
    %add;
    %assign/vec4 v0x600003a172a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12ee7c080;
T_22 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a18900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a18ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a183f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a18360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a18870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600003a18630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600003a18a20_0;
    %assign/vec4 v0x600003a18ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x600003a185a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600003a182d0_0;
    %assign/vec4 v0x600003a183f0_0, 0;
    %load/vec4 v0x600003a183f0_0;
    %assign/vec4 v0x600003a18360_0, 0;
    %load/vec4 v0x600003a18480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600003a18750_0;
    %assign/vec4 v0x600003a18870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600003a187e0_0;
    %load/vec4 v0x600003a18750_0;
    %add;
    %assign/vec4 v0x600003a18870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12ee74d90;
T_23 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a19e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a1a010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a19950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a198c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a19dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600003a19b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600003a19f80_0;
    %assign/vec4 v0x600003a1a010_0, 0;
T_23.2 ;
    %load/vec4 v0x600003a19b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600003a19830_0;
    %assign/vec4 v0x600003a19950_0, 0;
    %load/vec4 v0x600003a19950_0;
    %assign/vec4 v0x600003a198c0_0, 0;
    %load/vec4 v0x600003a199e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600003a19cb0_0;
    %assign/vec4 v0x600003a19dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600003a19d40_0;
    %load/vec4 v0x600003a19cb0_0;
    %add;
    %assign/vec4 v0x600003a19dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12ee86f10;
T_24 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a1c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a045a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600003a045a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003a045a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a04510, 0, 4;
    %load/vec4 v0x600003a045a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a045a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600003a1c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a1c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a04510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003a045a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600003a045a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600003a045a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a04510, 4;
    %ix/getv/s 3, v0x600003a045a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a04510, 0, 4;
    %load/vec4 v0x600003a045a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a045a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x12ee82270;
T_25 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a1c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a046c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600003a046c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003a046c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a04630, 0, 4;
    %load/vec4 v0x600003a046c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a046c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600003a1c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a1c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a04630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003a046c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600003a046c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600003a046c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a04630, 4;
    %ix/getv/s 3, v0x600003a046c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a04630, 0, 4;
    %load/vec4 v0x600003a046c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a046c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12ee7d5d0;
T_26 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a1c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a047e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600003a047e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003a047e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a04750, 0, 4;
    %load/vec4 v0x600003a047e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a047e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600003a1c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a1c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a04750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003a047e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600003a047e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600003a047e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a04750, 4;
    %ix/getv/s 3, v0x600003a047e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a04750, 0, 4;
    %load/vec4 v0x600003a047e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a047e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12ee90850;
T_27 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a1c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003a1c990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003a1c090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600003a1ca20_0;
    %assign/vec4 v0x600003a1c990_0, 0;
    %load/vec4 v0x600003a1c120_0;
    %assign/vec4 v0x600003a1c090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x12ee90850;
T_28 ;
    %wait E_0x600001d7b640;
    %load/vec4 v0x600003a1c990_0;
    %store/vec4 v0x600003a1ca20_0, 0, 3;
    %load/vec4 v0x600003a1c090_0;
    %store/vec4 v0x600003a1c120_0, 0, 16;
    %load/vec4 v0x600003a1c990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600003a1c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600003a1cbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600003a1ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003a1c120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600003a1cbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003a1ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003a1c120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600003a1c090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600003a1c120_0, 0, 16;
    %load/vec4 v0x600003a1be70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003a1c090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600003a1ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003a1c120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600003a1c090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600003a1c120_0, 0, 16;
    %load/vec4 v0x600003a1c2d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600003a1c090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600003a1ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003a1c120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003a1ca20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x12ee9b440;
T_29 ;
    %wait E_0x600001d7e8c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %load/vec4 v0x600003a61dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600003a61050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x12ee9b440;
T_30 ;
    %wait E_0x600001d7e880;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a60990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x12ee9b5b0;
T_31 ;
    %wait E_0x600001d7e8c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %load/vec4 v0x600003a61dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600003a61050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x12ee9b5b0;
T_32 ;
    %wait E_0x600001d7e880;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a60990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x12ee9b720;
T_33 ;
    %wait E_0x600001d7e8c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %load/vec4 v0x600003a61dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600003a61050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x12ee9b720;
T_34 ;
    %wait E_0x600001d7e880;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a60990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x12ee9b890;
T_35 ;
    %wait E_0x600001d7e8c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %load/vec4 v0x600003a61dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600003a61050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x12ee9b890;
T_36 ;
    %wait E_0x600001d7e880;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a60990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x12ee9ba00;
T_37 ;
    %wait E_0x600001d7e8c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %load/vec4 v0x600003a61dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600003a61050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x12ee9ba00;
T_38 ;
    %wait E_0x600001d7e880;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a60990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x12ee9bb70;
T_39 ;
    %wait E_0x600001d7e8c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %load/vec4 v0x600003a61dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600003a61050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x12ee9bb70;
T_40 ;
    %wait E_0x600001d7e880;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a60990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x12ee9bce0;
T_41 ;
    %wait E_0x600001d7e8c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %load/vec4 v0x600003a61dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600003a61050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x12ee9bce0;
T_42 ;
    %wait E_0x600001d7e880;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a60990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x12ee9be50;
T_43 ;
    %wait E_0x600001d7e8c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %load/vec4 v0x600003a61dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600003a61050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x12ee9be50;
T_44 ;
    %wait E_0x600001d7e880;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a60990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x12ee9bfc0;
T_45 ;
    %wait E_0x600001d7e8c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %load/vec4 v0x600003a61dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600003a61050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x12ee9bfc0;
T_46 ;
    %wait E_0x600001d7e880;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a60990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x12ee9c130;
T_47 ;
    %wait E_0x600001d7e8c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %load/vec4 v0x600003a61dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600003a61050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x12ee9c130;
T_48 ;
    %wait E_0x600001d7e880;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a60990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x12ee9c2a0;
T_49 ;
    %wait E_0x600001d7e8c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %load/vec4 v0x600003a61dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600003a61050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x12ee9c2a0;
T_50 ;
    %wait E_0x600001d7e880;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a60990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x12ee9c410;
T_51 ;
    %wait E_0x600001d7e8c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %load/vec4 v0x600003a61dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600003a61050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x12ee9c410;
T_52 ;
    %wait E_0x600001d7e880;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a60990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x12ee9c580;
T_53 ;
    %wait E_0x600001d7e8c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %load/vec4 v0x600003a61dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600003a61050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x12ee9c580;
T_54 ;
    %wait E_0x600001d7e880;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a60990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x12ee9c6f0;
T_55 ;
    %wait E_0x600001d7e8c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %load/vec4 v0x600003a61dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600003a61050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x12ee9c6f0;
T_56 ;
    %wait E_0x600001d7e880;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a60990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x12ee9c860;
T_57 ;
    %wait E_0x600001d7e8c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %load/vec4 v0x600003a61dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600003a61050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x12ee9c860;
T_58 ;
    %wait E_0x600001d7e880;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a60990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x12ee9c9d0;
T_59 ;
    %wait E_0x600001d7e8c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %load/vec4 v0x600003a61dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600003a61050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a61290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x12ee9c9d0;
T_60 ;
    %wait E_0x600001d7e880;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003a60990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x12ee9afc0;
T_61 ;
    %wait E_0x600001d7e7c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a610e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600003a610e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600003a610e0_0;
    %load/vec4a v0x600003a61170, 4;
    %ix/getv/s 4, v0x600003a610e0_0;
    %store/vec4a v0x600003a61560, 4, 0;
    %load/vec4 v0x600003a610e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a610e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003a61c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600003a61c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a610e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600003a610e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600003a61c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600003a61dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600003a61c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a610e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a61560, 4;
    %load/vec4 v0x600003a61c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a610e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003a61560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600003a61c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a610e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a61560, 4;
    %load/vec4 v0x600003a61c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a610e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a61560, 4;
    %add;
    %load/vec4 v0x600003a61c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a610e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003a61560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600003a61c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a610e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a61560, 4;
    %load/vec4 v0x600003a61c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a610e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a61560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600003a61c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a610e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a61560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600003a61c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a610e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a61560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600003a61c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a610e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003a61560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600003a61c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a610e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a61560, 4;
    %load/vec4 v0x600003a61c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a610e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a61560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600003a61c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a610e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a61560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600003a61c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a610e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003a61560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600003a61c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003a610e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003a61560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600003a610e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a610e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600003a61c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a61c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a61560, 4;
    %store/vec4 v0x600003a614d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x12ee9afc0;
T_62 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a615f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003a61cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003a60c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003a60f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003a60900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a61b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a618c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a60ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a61dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003a61ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003a62130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003a622e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003a61050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003a613b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003a60e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a61b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a618c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a60ea0_0, 0;
    %load/vec4 v0x600003a61cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003a61cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600003a60cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600003a60ab0_0;
    %assign/vec4 v0x600003a60c60_0, 0;
    %load/vec4 v0x600003a61d40_0;
    %assign/vec4 v0x600003a61dd0_0, 0;
    %load/vec4 v0x600003a61e60_0;
    %assign/vec4 v0x600003a61ef0_0, 0;
    %load/vec4 v0x600003a62010_0;
    %assign/vec4 v0x600003a62130_0, 0;
    %load/vec4 v0x600003a621c0_0;
    %assign/vec4 v0x600003a622e0_0, 0;
    %load/vec4 v0x600003a60fc0_0;
    %assign/vec4 v0x600003a61050_0, 0;
    %load/vec4 v0x600003a61320_0;
    %assign/vec4 v0x600003a613b0_0, 0;
    %load/vec4 v0x600003a60d80_0;
    %assign/vec4 v0x600003a60e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003a61cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600003a60e10_0;
    %assign/vec4 v0x600003a60f30_0, 0;
    %load/vec4 v0x600003a613b0_0;
    %assign/vec4 v0x600003a60900_0, 0;
    %load/vec4 v0x600003a61dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003a61cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a618c0_0, 0;
    %load/vec4 v0x600003a613b0_0;
    %assign/vec4 v0x600003a61710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003a61cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a61b90_0, 0;
    %load/vec4 v0x600003a613b0_0;
    %assign/vec4 v0x600003a61710_0, 0;
    %load/vec4 v0x600003a620a0_0;
    %assign/vec4 v0x600003a61a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003a61cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003a61cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003a61cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003a61cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600003a60990_0;
    %load/vec4 v0x600003a61ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a61f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003a61cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600003a61950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600003a61dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600003a61cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003a61cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x600003a617a0_0;
    %load/vec4 v0x600003a61ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a61f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003a61cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600003a614d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003a61ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a61f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003a61cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a60ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003a61cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x12ee950a0;
T_63 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a00cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a00b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003a00bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003a00360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003a00c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003a003f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003a007e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003a00ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003a00630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003a006c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003a00900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003a00990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003a00480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003a00e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003a01170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a01290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a00fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003a3f450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003a3f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a3f570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a3f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a3f720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a3f330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003a3fcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a3fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a386c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a3fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a00510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a01290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a00fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a00510_0, 0;
    %load/vec4 v0x600003a01320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600003a002d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600003a013b0_0;
    %assign/vec4 v0x600003a00b40_0, 0;
    %load/vec4 v0x600003a005a0_0;
    %assign/vec4 v0x600003a00630_0, 0;
    %load/vec4 v0x600003a00870_0;
    %assign/vec4 v0x600003a00900_0, 0;
    %load/vec4 v0x600003a00000_0;
    %assign/vec4 v0x600003a00c60_0, 0;
    %load/vec4 v0x600003a38630_0;
    %assign/vec4 v0x600003a003f0_0, 0;
    %load/vec4 v0x600003a00750_0;
    %assign/vec4 v0x600003a007e0_0, 0;
    %load/vec4 v0x600003a00a20_0;
    %assign/vec4 v0x600003a00ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600003a00630_0;
    %assign/vec4 v0x600003a006c0_0, 0;
    %load/vec4 v0x600003a00900_0;
    %assign/vec4 v0x600003a00990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003a00bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003a00360_0, 0;
    %load/vec4 v0x600003a00b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600003a006c0_0;
    %assign/vec4 v0x600003a3f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a3f180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a3f330_0, 0;
    %load/vec4 v0x600003a3f210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600003a3f330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a3f330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a3fb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600003a3fba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600003a3fb10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600003a3f960_0;
    %assign/vec4 v0x600003a00480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a3fb10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600003a00990_0;
    %assign/vec4 v0x600003a00e10_0, 0;
    %load/vec4 v0x600003a00480_0;
    %assign/vec4 v0x600003a01170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a01290_0, 0;
    %load/vec4 v0x600003a01050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600003a00990_0;
    %assign/vec4 v0x600003a00e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a00fc0_0, 0;
    %load/vec4 v0x600003a01050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600003a00ea0_0;
    %assign/vec4 v0x600003a00480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600003a006c0_0;
    %assign/vec4 v0x600003a3f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a3f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a3f720_0, 0;
    %load/vec4 v0x600003a3f600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600003a3f720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a3f720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600003a00480_0;
    %assign/vec4 v0x600003a3fcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a3fde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a386c0_0, 0;
    %load/vec4 v0x600003a3fe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600003a386c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a386c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a3fde0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x600003a3f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600003a00360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003a00360_0, 0;
    %load/vec4 v0x600003a006c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600003a006c0_0, 0;
    %load/vec4 v0x600003a00990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600003a00990_0, 0;
    %load/vec4 v0x600003a003f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003a00360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600003a00b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600003a00bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003a00bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003a00360_0, 0;
    %load/vec4 v0x600003a00c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003a00bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600003a00630_0;
    %load/vec4 v0x600003a00bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600003a007e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600003a006c0_0, 0;
    %load/vec4 v0x600003a00900_0;
    %load/vec4 v0x600003a00bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600003a00ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600003a00990_0, 0;
    %load/vec4 v0x600003a00b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a00510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003a01320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x12ee6a410;
T_64 ;
    %wait E_0x600001d7dbc0;
    %load/vec4 v0x600003a1d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600003a1d050_0;
    %load/vec4 v0x600003a1ccf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a1cea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600003a1cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600003a1ccf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003a1cea0, 4;
    %assign/vec4 v0x600003a1cf30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x12ee6a410;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a1ce10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600003a1ce10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003a1ce10_0;
    %store/vec4a v0x600003a1cea0, 4, 0;
    %load/vec4 v0x600003a1ce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a1ce10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x12eea0600;
T_66 ;
    %wait E_0x600001d7dbc0;
    %load/vec4 v0x600003a1d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600003a1d560_0;
    %load/vec4 v0x600003a1d200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a1d3b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600003a1d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600003a1d200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003a1d3b0, 4;
    %assign/vec4 v0x600003a1d440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x12eea0600;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a1d320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600003a1d320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003a1d320_0;
    %store/vec4a v0x600003a1d3b0, 4, 0;
    %load/vec4 v0x600003a1d320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a1d320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x12ee9a690;
T_68 ;
    %wait E_0x600001d7dbc0;
    %load/vec4 v0x600003a1db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600003a1da70_0;
    %load/vec4 v0x600003a1d710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a1d8c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600003a1d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600003a1d710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003a1d8c0, 4;
    %assign/vec4 v0x600003a1d950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x12ee9a690;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a1d830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600003a1d830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003a1d830_0;
    %store/vec4a v0x600003a1d8c0, 4, 0;
    %load/vec4 v0x600003a1d830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a1d830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x12ee9a970;
T_70 ;
    %wait E_0x600001d7dbc0;
    %load/vec4 v0x600003a1e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600003a1df80_0;
    %load/vec4 v0x600003a1dc20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a1ddd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600003a1def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600003a1dc20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003a1ddd0, 4;
    %assign/vec4 v0x600003a1de60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x12ee9a970;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a1dd40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600003a1dd40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003a1dd40_0;
    %store/vec4a v0x600003a1ddd0, 4, 0;
    %load/vec4 v0x600003a1dd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a1dd40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x12ee69180;
T_72 ;
    %wait E_0x600001d7da80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a1e2e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600003a1e2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600003a1f960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600003a1e6d0_0;
    %pad/u 32;
    %load/vec4 v0x600003a1e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1fc30_0, 4, 1;
    %load/vec4 v0x600003a1f450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600003a1e520_0;
    %pad/u 32;
    %load/vec4 v0x600003a1e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1fb10_0, 4, 1;
    %load/vec4 v0x600003a1f720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600003a1e640_0;
    %pad/u 32;
    %load/vec4 v0x600003a1e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1fba0_0, 4, 1;
    %load/vec4 v0x600003a601b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600003a60000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600003a1e910_0;
    %pad/u 32;
    %load/vec4 v0x600003a1e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1fcc0_0, 4, 1;
    %load/vec4 v0x600003a1ef40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600003a1ed90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600003a1e400_0;
    %pad/u 32;
    %load/vec4 v0x600003a1e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1fa80_0, 4, 1;
    %load/vec4 v0x600003a1e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a1e2e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x12ee69180;
T_73 ;
    %wait E_0x600001d7da40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a1e2e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600003a1e2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600003a1fc30_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1f180_0, 4, 1;
    %load/vec4 v0x600003a1fb10_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600003a1fc30_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1f060_0, 4, 1;
    %load/vec4 v0x600003a1fba0_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600003a1fc30_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600003a1fb10_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1f0f0_0, 4, 1;
    %load/vec4 v0x600003a1fcc0_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600003a1fc30_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600003a1fb10_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600003a1fba0_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1f210_0, 4, 1;
    %load/vec4 v0x600003a1fa80_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600003a1fc30_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600003a1fb10_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600003a1fba0_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600003a1fcc0_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1efd0_0, 4, 1;
    %load/vec4 v0x600003a1f180_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600003a603f0_0;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4a v0x600003a1e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4a v0x600003a1ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1eac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1e880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600003a1f060_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600003a602d0_0;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4a v0x600003a1e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4a v0x600003a1ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1eac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1e880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600003a1f0f0_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600003a60360_0;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4a v0x600003a1e370, 4, 0;
    %load/vec4 v0x600003a1f690_0;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4a v0x600003a1ea30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1eac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1e880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600003a1f210_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600003a60480_0;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4a v0x600003a1e370, 4, 0;
    %load/vec4 v0x600003a60120_0;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4a v0x600003a1ea30, 4, 0;
    %load/vec4 v0x600003a601b0_0;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1eac0_0, 4, 1;
    %load/vec4 v0x600003a60000_0;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1e880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600003a1efd0_0;
    %load/vec4 v0x600003a1e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600003a60240_0;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4a v0x600003a1e370, 4, 0;
    %load/vec4 v0x600003a1eeb0_0;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4a v0x600003a1ea30, 4, 0;
    %load/vec4 v0x600003a1ef40_0;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1eac0_0, 4, 1;
    %load/vec4 v0x600003a1ed90_0;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1e880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4a v0x600003a1e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4a v0x600003a1ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1eac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003a1e2e0_0;
    %store/vec4 v0x600003a1e880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600003a1e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a1e2e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x12ee69180;
T_74 ;
    %wait E_0x600001d7dbc0;
    %load/vec4 v0x600003a1e6d0_0;
    %assign/vec4 v0x600003a1e760_0, 0;
    %load/vec4 v0x600003a1e520_0;
    %assign/vec4 v0x600003a1e5b0_0, 0;
    %load/vec4 v0x600003a1e910_0;
    %assign/vec4 v0x600003a1e9a0_0, 0;
    %load/vec4 v0x600003a1e400_0;
    %assign/vec4 v0x600003a1e490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x12ee69180;
T_75 ;
    %wait E_0x600001d7d9c0;
    %load/vec4 v0x600003a1e760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003a1e7f0, 4;
    %store/vec4 v0x600003a1f8d0_0, 0, 256;
    %load/vec4 v0x600003a1e5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003a1e7f0, 4;
    %store/vec4 v0x600003a1f3c0_0, 0, 256;
    %load/vec4 v0x600003a1e9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003a1e7f0, 4;
    %store/vec4 v0x600003a1ff00_0, 0, 256;
    %load/vec4 v0x600003a1e490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003a1e7f0, 4;
    %store/vec4 v0x600003a1ed00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x12ee6b240;
T_76 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a66010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003a64360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a643f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600003a646c0_0;
    %assign/vec4 v0x600003a643f0_0, 0;
    %load/vec4 v0x600003a646c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600003a645a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600003a642d0, 4;
    %assign/vec4 v0x600003a64360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x12ee6b240;
T_77 ;
    %wait E_0x600001d7dbc0;
    %load/vec4 v0x600003a65d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600003a65cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600003a65c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600003a65b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600003a65b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003a642d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x12ee6b240;
T_78 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a66010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a66be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003a66b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a630f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a63180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a65680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a63060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600003a65710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600003a66be0_0, 0;
    %load/vec4 v0x600003a64e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600003a66b50_0, 0;
    %load/vec4 v0x600003a65710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600003a630f0_0, 0;
    %load/vec4 v0x600003a630f0_0;
    %assign/vec4 v0x600003a63180_0, 0;
    %load/vec4 v0x600003a655f0_0;
    %assign/vec4 v0x600003a65680_0, 0;
    %load/vec4 v0x600003a64ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600003a63060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x12ee6b240;
T_79 ;
    %wait E_0x600001d7ad40;
    %load/vec4 v0x600003a66010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003a65710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003a64ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003a653b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003a64e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a655f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a65440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a64f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a655f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a64f30_0, 0;
    %load/vec4 v0x600003a66370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600003a65200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600003a65710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600003a65710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600003a653b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600003a653b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600003a65710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a65440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003a653b0_0, 0;
    %load/vec4 v0x600003a64870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a65440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003a64e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003a65710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600003a659e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600003a64e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600003a64e10_0, 0;
    %load/vec4 v0x600003a64e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a655f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003a64ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003a65710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600003a64bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600003a64ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600003a64ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600003a66250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003a65710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600003a653b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003a65710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a64f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003a65710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x12ee9a290;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a67720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a68120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a68480_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003a68510_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a67840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a681b0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600003a679f0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003a67960_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a67ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a67a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003a67d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003a66fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003a66d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003a67600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a67210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a67450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a67330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003a67180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600003a672a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x12ee9a290;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600003a67720_0;
    %inv;
    %store/vec4 v0x600003a67720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x12ee9a290;
T_82 ;
    %vpi_call/w 3 75 "$display", "\000" {0 0 0};
    %vpi_call/w 3 76 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 77 "$display", "\342\225\221         Random 4\303\2274 GEMM Test                               \342\225\221" {0 0 0};
    %vpi_call/w 3 78 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 79 "$display", "A = [[1,2,3,4], [5,6,7,8], [2,3,1,4], [1,1,2,2]]" {0 0 0};
    %vpi_call/w 3 80 "$display", "B = [[1,0,2,1], [0,1,1,2], [2,1,0,1], [1,2,1,0]]" {0 0 0};
    %pushi/vec4 16908289, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a1cea0, 4, 0;
    %pushi/vec4 33620224, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a1d3b0, 4, 0;
    %pushi/vec4 16777474, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a1d8c0, 4, 0;
    %pushi/vec4 66049, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a1ddd0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a1cea0, 4, 0;
    %pushi/vec4 134678021, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a1d3b0, 4, 0;
    %pushi/vec4 67175170, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a1d8c0, 4, 0;
    %pushi/vec4 33685761, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a1ddd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a642d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003a642d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a68120_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003a68120_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600001d7a380;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003a68480_0, 0, 1;
    %wait E_0x600001d7dbc0;
    %wait E_0x600001d7dbc0;
    %wait E_0x600001d7a380;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a68480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a678d0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600003a678d0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600001d7dbc0;
    %load/vec4 v0x600003a68360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x600003a678d0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600003a678d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a678d0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a1cea0, 4;
    %store/vec4 v0x600003a67e70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a1d3b0, 4;
    %store/vec4 v0x600003a67f00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a1d8c0, 4;
    %store/vec4 v0x600003a68000_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003a1ddd0, 4;
    %store/vec4 v0x600003a68090_0, 0, 256;
    %vpi_call/w 3 116 "$display", "\000" {0 0 0};
    %vpi_call/w 3 117 "$display", "Results (C = A \303\227 B):" {0 0 0};
    %load/vec4 v0x600003a67e70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003a67e70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003a67e70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003a67e70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 118 "$display", "  Row 0: [%0d, %0d, %0d, %0d] expected [11, 13, 8, 8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003a67f00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003a67f00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003a67f00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003a67f00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 120 "$display", "  Row 1: [%0d, %0d, %0d, %0d] expected [27, 29, 24, 24]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003a68000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003a68000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003a68000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003a68000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 122 "$display", "  Row 2: [%0d, %0d, %0d, %0d] expected [8, 12, 11, 9]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003a68090_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003a68090_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003a68090_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003a68090_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 124 "$display", "  Row 3: [%0d, %0d, %0d, %0d] expected [7, 7, 5, 5]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a677b0_0, 0, 32;
    %load/vec4 v0x600003a67e70_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 11, 0, 32;
    %jmp/1 T_82.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003a67e70_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 13, 0, 32;
    %flag_or 4, 8;
T_82.8;
    %jmp/1 T_82.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003a67e70_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.7;
    %jmp/1 T_82.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003a67e70_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.6;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x600003a677b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a677b0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x600003a67f00_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 27, 0, 32;
    %jmp/1 T_82.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003a67f00_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 29, 0, 32;
    %flag_or 4, 8;
T_82.13;
    %jmp/1 T_82.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003a67f00_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 24, 0, 32;
    %flag_or 4, 8;
T_82.12;
    %jmp/1 T_82.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003a67f00_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 24, 0, 32;
    %flag_or 4, 8;
T_82.11;
    %jmp/0xz  T_82.9, 4;
    %load/vec4 v0x600003a677b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a677b0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x600003a68000_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 8, 0, 32;
    %jmp/1 T_82.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003a68000_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 12, 0, 32;
    %flag_or 4, 8;
T_82.18;
    %jmp/1 T_82.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003a68000_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 11, 0, 32;
    %flag_or 4, 8;
T_82.17;
    %jmp/1 T_82.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003a68000_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 9, 0, 32;
    %flag_or 4, 8;
T_82.16;
    %jmp/0xz  T_82.14, 4;
    %load/vec4 v0x600003a677b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a677b0_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x600003a68090_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 7, 0, 32;
    %jmp/1 T_82.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003a68090_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 7, 0, 32;
    %flag_or 4, 8;
T_82.23;
    %jmp/1 T_82.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003a68090_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.22;
    %jmp/1 T_82.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003a68090_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.21;
    %jmp/0xz  T_82.19, 4;
    %load/vec4 v0x600003a677b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a677b0_0, 0, 32;
T_82.19 ;
    %vpi_call/w 3 133 "$display", "\000" {0 0 0};
    %load/vec4 v0x600003a677b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.24, 4;
    %vpi_call/w 3 134 "$display", ">>> RANDOM GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.25;
T_82.24 ;
    %vpi_call/w 3 135 "$display", ">>> RANDOM GEMM TEST FAILED (%0d row errors) <<<", v0x600003a677b0_0 {0 0 0};
T_82.25 ;
    %vpi_call/w 3 136 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_gemm_random.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
