# Fully-Pipelined-RISC32IM-Processor
A 5-stage pipelined processor from scratch, compliant with the RISC32IM instruction set architecture. Contains modules for instruction fetch, decode, execute, memory, and writeback. Handles hazards using data forwarding and pipeline stalls.
