{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676310714828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676310714829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 12:51:54 2023 " "Processing started: Mon Feb 13 12:51:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676310714829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676310714829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676310714829 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1676310716456 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_6_1200mv_85c_slow.vo C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/ simulation " "Generated file CPU_6_1200mv_85c_slow.vo in folder \"C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676310717424 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1676310717584 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_6_1200mv_0c_slow.vo C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/ simulation " "Generated file CPU_6_1200mv_0c_slow.vo in folder \"C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676310718273 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1676310718352 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_min_1200mv_0c_fast.vo C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/ simulation " "Generated file CPU_min_1200mv_0c_fast.vo in folder \"C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676310718911 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1676310719039 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vo C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/ simulation " "Generated file CPU.vo in folder \"C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676310719665 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_6_1200mv_85c_v_slow.sdo C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/ simulation " "Generated file CPU_6_1200mv_85c_v_slow.sdo in folder \"C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676310720535 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_6_1200mv_0c_v_slow.sdo C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/ simulation " "Generated file CPU_6_1200mv_0c_v_slow.sdo in folder \"C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676310721091 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_min_1200mv_0c_v_fast.sdo C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/ simulation " "Generated file CPU_min_1200mv_0c_v_fast.sdo in folder \"C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676310721565 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_v.sdo C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/ simulation " "Generated file CPU_v.sdo in folder \"C:/altera/13.0sp1/elec374/RISC_Computer_Design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676310721956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676310722165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 12:52:02 2023 " "Processing ended: Mon Feb 13 12:52:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676310722165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676310722165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676310722165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676310722165 ""}
