{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 17:21:55 2014 " "Info: Processing started: Thu Dec 18 17:21:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Info: Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/data_memory.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Info: Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/instruction_memory.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/lcd/Reset_Delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd/Reset_Delay.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/Reset_Delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Read_FSM " "Info: Found entity 1: LCD_Read_FSM" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Info: Found entity 1: LCD_Controller" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp_ram_with_init " "Info: Found entity 1: sp_ram_with_init" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_asc_hex " "Info: Found entity 1: bin_to_asc_hex" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 bin_to_asc_hex_tb " "Info: Found entity 2: bin_to_asc_hex_tb" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" 90 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_mem_read " "Info: Found entity 1: lcd_mem_read" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux35.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux35.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux35 " "Info: Found entity 1: mux35" {  } { { "mux35.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux35.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Info: Found entity 1: mux32" {  } { { "mux32.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Info: Found entity 1: mux6" {  } { { "mux6.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux18.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux18.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux18 " "Info: Found entity 1: mux18" {  } { { "mux18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux18.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_18.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux3_18.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_18 " "Info: Found entity 1: mux3_18" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Info: Found entity 1: somador" {  } { { "somador.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/somador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit_microprogramed.v(26) " "Warning (10268): Verilog HDL information at control_unit_microprogramed.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/control_unit_microprogramed.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit_microprogramed.v(326) " "Warning (10268): Verilog HDL information at control_unit_microprogramed.v(326): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/control_unit_microprogramed.v" 326 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_microprogramed.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_unit_microprogramed.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_microprogramed " "Info: Found entity 1: control_unit_microprogramed" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/control_unit_microprogramed.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musa.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file musa.v" { { "Info" "ISGN_ENTITY_NAME" "1 musa " "Info: Found entity 1: musa" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Info: Found entity 1: stack" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_bank.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registers_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_bank " "Info: Found entity 1: registers_bank" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5 " "Info: Found entity 1: mux_5" {  } { { "mux_5.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux_5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_jpc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file somador_jpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_jpc " "Info: Found entity 1: somador_jpc" {  } { { "somador_jpc.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/somador_jpc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_lcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lcd " "Info: Found entity 1: mux_lcd" {  } { { "mux_lcd.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux_lcd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "musa.v(295) " "Critical Warning (10846): Verilog HDL Instantiation warning at musa.v(295): instance has no name" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 295 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "musa " "Info: Elaborating entity \"musa\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "flag_reg musa.v(51) " "Warning (10858): Verilog HDL warning at musa.v(51): object flag_reg used but never assigned" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "flag_reg\[2\] 0 musa.v(51) " "Warning (10030): Net \"flag_reg\[2\]\" at musa.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "flag_reg\[1\] 0 musa.v(51) " "Warning (10030): Net \"flag_reg\[1\]\" at musa.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "flag_reg\[0\] 0 musa.v(51) " "Warning (10030): Net \"flag_reg\[0\]\" at musa.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_microprogramed control_unit_microprogramed:cum01 " "Info: Elaborating entity \"control_unit_microprogramed\" for hierarchy \"control_unit_microprogramed:cum01\"" {  } { { "musa.v" "cum01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "brfl_control control_unit_microprogramed.v(26) " "Warning (10240): Verilog HDL Always Construct warning at control_unit_microprogramed.v(26): inferring latch(es) for variable \"brfl_control\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/control_unit_microprogramed.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brfl_control control_unit_microprogramed.v(26) " "Info (10041): Inferred latch for \"brfl_control\" at control_unit_microprogramed.v(26)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/control_unit_microprogramed.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu01 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alu01\"" {  } { { "musa.v" "alu01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(36) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(36): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(36) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flags_out alu.v(36) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable \"flags_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(36) " "Info (10041): Inferred latch for \"result\[0\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(36) " "Info (10041): Inferred latch for \"result\[1\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(36) " "Info (10041): Inferred latch for \"result\[2\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(36) " "Info (10041): Inferred latch for \"result\[3\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(36) " "Info (10041): Inferred latch for \"result\[4\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(36) " "Info (10041): Inferred latch for \"result\[5\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(36) " "Info (10041): Inferred latch for \"result\[6\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(36) " "Info (10041): Inferred latch for \"result\[7\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(36) " "Info (10041): Inferred latch for \"result\[8\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(36) " "Info (10041): Inferred latch for \"result\[9\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(36) " "Info (10041): Inferred latch for \"result\[10\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(36) " "Info (10041): Inferred latch for \"result\[11\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(36) " "Info (10041): Inferred latch for \"result\[12\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(36) " "Info (10041): Inferred latch for \"result\[13\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(36) " "Info (10041): Inferred latch for \"result\[14\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(36) " "Info (10041): Inferred latch for \"result\[15\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(36) " "Info (10041): Inferred latch for \"result\[16\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(36) " "Info (10041): Inferred latch for \"result\[17\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(36) " "Info (10041): Inferred latch for \"result\[18\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(36) " "Info (10041): Inferred latch for \"result\[19\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(36) " "Info (10041): Inferred latch for \"result\[20\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(36) " "Info (10041): Inferred latch for \"result\[21\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(36) " "Info (10041): Inferred latch for \"result\[22\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(36) " "Info (10041): Inferred latch for \"result\[23\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(36) " "Info (10041): Inferred latch for \"result\[24\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(36) " "Info (10041): Inferred latch for \"result\[25\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(36) " "Info (10041): Inferred latch for \"result\[26\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(36) " "Info (10041): Inferred latch for \"result\[27\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(36) " "Info (10041): Inferred latch for \"result\[28\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(36) " "Info (10041): Inferred latch for \"result\[29\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(36) " "Info (10041): Inferred latch for \"result\[30\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(36) " "Info (10041): Inferred latch for \"result\[31\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_out\[0\] alu.v(60) " "Info (10041): Inferred latch for \"flags_out\[0\]\" at alu.v(60)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_out\[1\] alu.v(60) " "Info (10041): Inferred latch for \"flags_out\[1\]\" at alu.v(60)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_out\[2\] alu.v(60) " "Info (10041): Inferred latch for \"flags_out\[2\]\" at alu.v(60)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory01 " "Info: Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory01\"" {  } { { "musa.v" "data_memory01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:data_memory01\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"data_memory:data_memory01\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/data_memory.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_memory01\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"data_memory:data_memory01\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/data_memory.v" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_memory01\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"data_memory:data_memory01\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_memory.mif " "Info: Parameter \"init_file\" = \"data_memory.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "data_memory.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/data_memory.v" 86 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tth1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tth1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tth1 " "Info: Found entity 1: altsyncram_tth1" {  } { { "db/altsyncram_tth1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_tth1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tth1 data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_tth1:auto_generated " "Info: Elaborating entity \"altsyncram_tth1\" for hierarchy \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_tth1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instruction_memory01 " "Info: Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instruction_memory01\"" {  } { { "musa.v" "instruction_memory01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_memory:instruction_memory01\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "altsyncram_component" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instruction_memory.mif " "Info: Parameter \"init_file\" = \"instruction_memory.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction_memory.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ha1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8ha1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ha1 " "Info: Found entity 1: altsyncram_8ha1" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ha1 instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated " "Info: Elaborating entity \"altsyncram_8ha1\" for hierarchy \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_bank registers_bank:rb01 " "Info: Elaborating entity \"registers_bank\" for hierarchy \"registers_bank:rb01\"" {  } { { "musa.v" "rb01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 150 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write_data registers_bank.v(22) " "Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(22): variable \"write_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RD registers_bank.v(22) " "Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(22): variable \"RD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RS registers_bank.v(25) " "Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(25): variable \"RS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RT registers_bank.v(26) " "Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(26): variable \"RT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_1 registers_bank.v(19) " "Warning (10240): Verilog HDL Always Construct warning at registers_bank.v(19): inferring latch(es) for variable \"data_1\", which holds its previous value in one or more paths through the always construct" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_2 registers_bank.v(19) " "Warning (10240): Verilog HDL Always Construct warning at registers_bank.v(19): inferring latch(es) for variable \"data_2\", which holds its previous value in one or more paths through the always construct" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sign_extend.v 1 1 " "Warning: Using design file sign_extend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Info: Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/sign_extend.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extend01 " "Info: Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extend01\"" {  } { { "musa.v" "sign_extend01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "program_counter.v 1 1 " "Warning: Using design file program_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Info: Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc01 " "Info: Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc01\"" {  } { { "musa.v" "pc01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_adress_out program_counter.v(12) " "Warning (10240): Verilog HDL Always Construct warning at program_counter.v(12): inferring latch(es) for variable \"read_adress_out\", which holds its previous value in one or more paths through the always construct" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[0\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[0\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[1\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[1\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[2\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[2\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[3\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[3\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[4\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[4\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[5\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[5\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[6\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[6\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[7\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[7\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[8\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[8\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[9\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[9\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[10\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[10\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[11\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[11\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[12\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[12\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[13\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[13\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[14\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[14\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[15\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[15\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[16\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[16\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[17\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[17\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack stack:stack01 " "Info: Elaborating entity \"stack\" for hierarchy \"stack:stack01\"" {  } { { "musa.v" "stack01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 179 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_PC stack.v(40) " "Warning (10235): Verilog HDL Always Construct warning at stack.v(40): variable \"read_PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(40) " "Warning (10235): Verilog HDL Always Construct warning at stack.v(40): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(41) " "Warning (10235): Verilog HDL Always Construct warning at stack.v(41): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(47) " "Warning (10235): Verilog HDL Always Construct warning at stack.v(47): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(48) " "Warning (10235): Verilog HDL Always Construct warning at stack.v(48): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ptr stack.v(36) " "Warning (10240): Verilog HDL Always Construct warning at stack.v(36): inferring latch(es) for variable \"ptr\", which holds its previous value in one or more paths through the always construct" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_PC stack.v(36) " "Warning (10240): Verilog HDL Always Construct warning at stack.v(36): inferring latch(es) for variable \"write_PC\", which holds its previous value in one or more paths through the always construct" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[0\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[0\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[1\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[1\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[2\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[2\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[3\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[3\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[4\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[4\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[5\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[5\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[6\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[6\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[7\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[7\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[8\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[8\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[9\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[9\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[10\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[10\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[11\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[11\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[12\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[12\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[13\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[13\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[14\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[14\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[15\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[15\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[16\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[16\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[17\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[17\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[0\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[0\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[1\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[1\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[2\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[2\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[3\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[3\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[4\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[4\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[5\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[5\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[6\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[6\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[7\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[7\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[8\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[8\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[9\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[9\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[10\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[10\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[11\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[11\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[12\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[12\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[13\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[13\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[14\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[14\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[15\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[15\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[16\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[16\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[17\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[17\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[18\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[18\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[19\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[19\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[20\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[20\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[21\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[21\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[22\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[22\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[23\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[23\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[24\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[24\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[25\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[25\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[26\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[26\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[27\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[27\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[28\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[28\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[29\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[29\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[30\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[30\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[31\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[31\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:somador01 " "Info: Elaborating entity \"somador\" for hierarchy \"somador:somador01\"" {  } { { "musa.v" "somador01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_jpc somador_jpc:s_jpc01 " "Info: Elaborating entity \"somador_jpc\" for hierarchy \"somador_jpc:s_jpc01\"" {  } { { "musa.v" "s_jpc01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:mux_alu " "Info: Elaborating entity \"mux32\" for hierarchy \"mux32:mux_alu\"" {  } { { "musa.v" "mux_alu" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 208 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 mux6:alu_control " "Info: Elaborating entity \"mux6\" for hierarchy \"mux6:alu_control\"" {  } { { "musa.v" "alu_control" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 229 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_18 mux3_18:branch_mux " "Info: Elaborating entity \"mux3_18\" for hierarchy \"mux3_18:branch_mux\"" {  } { { "musa.v" "branch_mux" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 243 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux3_18.v(10) " "Warning (10240): Verilog HDL Always Construct warning at mux3_18.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[0\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[1\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[2\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[3\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[4\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[5\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[6\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[7\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[8\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[9\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[10\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[11\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[12\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[13\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[14\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[15\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[16\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[17\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux18 mux18:somador_mux " "Info: Elaborating entity \"mux18\" for hierarchy \"mux18:somador_mux\"" {  } { { "musa.v" "somador_mux" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 254 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5 mux_5:registers_bank_mux " "Info: Elaborating entity \"mux_5\" for hierarchy \"mux_5:registers_bank_mux\"" {  } { { "musa.v" "registers_bank_mux" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 263 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_mem_read lcd_mem_read:lcd_mem_read_u0 " "Info: Elaborating entity \"lcd_mem_read\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\"" {  } { { "musa.v" "lcd_mem_read_u0" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 286 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Read_FSM lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0 " "Info: Elaborating entity \"LCD_Read_FSM\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\"" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "LCD_Read_FSM_u0" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|LCD_Controller:u0 " "Info: Elaborating entity \"LCD_Controller\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|LCD_Controller:u0\"" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v" "u0" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_asc_hex lcd_mem_read:lcd_mem_read_u0\|bin_to_asc_hex:bin_to_asc_hex_u0 " "Info: Elaborating entity \"bin_to_asc_hex\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\|bin_to_asc_hex:bin_to_asc_hex_u0\"" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "bin_to_asc_hex_u0" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_asc_hex lcd_mem_read:lcd_mem_read_u0\|bin_to_asc_hex:bin_to_asc_hex_u1 " "Info: Elaborating entity \"bin_to_asc_hex\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\|bin_to_asc_hex:bin_to_asc_hex_u1\"" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "bin_to_asc_hex_u1" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lcd mux_lcd:comb_120 " "Info: Elaborating entity \"mux_lcd\" for hierarchy \"mux_lcd:comb_120\"" {  } { { "musa.v" "comb_120" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 295 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSUTIL_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TAN" "" "Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on" {  } {  } 0 0 "Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:alu01\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:alu01\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 39 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu01\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu01\|Div0\"" {  } { { "alu.v" "Div0" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 40 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu01\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"alu:alu01\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu01\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"alu:alu01\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Info: Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Info: Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Info: Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 39 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6o01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_6o01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6o01 " "Info: Found entity 1: mult_6o01" {  } { { "db/mult_6o01.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/mult_6o01.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu01\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"alu:alu01\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 40 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu01\|lpm_divide:Div0 " "Info: Instantiated megafunction \"alu:alu01\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info: Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 40 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nto.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_nto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nto " "Info: Found entity 1: lpm_divide_nto" {  } { { "db/lpm_divide_nto.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/lpm_divide_nto.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Info: Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Info: Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Info: Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Warning: Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu01\|lpm_mult:Mult0\|mult_6o01:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"alu:alu01\|lpm_mult:Mult0\|mult_6o01:auto_generated\|mac_mult7\"" {  } { { "db/mult_6o01.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/mult_6o01.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 39 -1 0 } } { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu01\|lpm_mult:Mult0\|mult_6o01:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"alu:alu01\|lpm_mult:Mult0\|mult_6o01:auto_generated\|mac_out8\"" {  } { { "db/mult_6o01.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/mult_6o01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 39 -1 0 } } { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "84 " "Info: Ignored 84 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "84 " "Info: Ignored 84 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[0\] " "Warning: Latch alu:alu01\|result\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[1\] " "Warning: Latch alu:alu01\|result\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[2\] " "Warning: Latch alu:alu01\|result\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[3\] " "Warning: Latch alu:alu01\|result\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[4\] " "Warning: Latch alu:alu01\|result\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[5\] " "Warning: Latch alu:alu01\|result\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[6\] " "Warning: Latch alu:alu01\|result\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[7\] " "Warning: Latch alu:alu01\|result\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~332 " "Warning: Latch registers_bank:rb01\|registers~332 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~204 " "Warning: Latch registers_bank:rb01\|registers~204 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~76 " "Warning: Latch registers_bank:rb01\|registers~76 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~460 " "Warning: Latch registers_bank:rb01\|registers~460 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~172 " "Warning: Latch registers_bank:rb01\|registers~172 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~300 " "Warning: Latch registers_bank:rb01\|registers~300 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~44 " "Warning: Latch registers_bank:rb01\|registers~44 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~428 " "Warning: Latch registers_bank:rb01\|registers~428 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~268 " "Warning: Latch registers_bank:rb01\|registers~268 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~140 " "Warning: Latch registers_bank:rb01\|registers~140 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~12 " "Warning: Latch registers_bank:rb01\|registers~12 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~396 " "Warning: Latch registers_bank:rb01\|registers~396 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~236 " "Warning: Latch registers_bank:rb01\|registers~236 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~364 " "Warning: Latch registers_bank:rb01\|registers~364 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~108 " "Warning: Latch registers_bank:rb01\|registers~108 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~492 " "Warning: Latch registers_bank:rb01\|registers~492 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~812 " "Warning: Latch registers_bank:rb01\|registers~812 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~844 " "Warning: Latch registers_bank:rb01\|registers~844 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~780 " "Warning: Latch registers_bank:rb01\|registers~780 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~876 " "Warning: Latch registers_bank:rb01\|registers~876 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~716 " "Warning: Latch registers_bank:rb01\|registers~716 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~684 " "Warning: Latch registers_bank:rb01\|registers~684 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~652 " "Warning: Latch registers_bank:rb01\|registers~652 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~748 " "Warning: Latch registers_bank:rb01\|registers~748 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~556 " "Warning: Latch registers_bank:rb01\|registers~556 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~588 " "Warning: Latch registers_bank:rb01\|registers~588 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~524 " "Warning: Latch registers_bank:rb01\|registers~524 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~620 " "Warning: Latch registers_bank:rb01\|registers~620 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~972 " "Warning: Latch registers_bank:rb01\|registers~972 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~940 " "Warning: Latch registers_bank:rb01\|registers~940 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~908 " "Warning: Latch registers_bank:rb01\|registers~908 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1004 " "Warning: Latch registers_bank:rb01\|registers~1004 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~301 " "Warning: Latch registers_bank:rb01\|registers~301 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~173 " "Warning: Latch registers_bank:rb01\|registers~173 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~45 " "Warning: Latch registers_bank:rb01\|registers~45 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~429 " "Warning: Latch registers_bank:rb01\|registers~429 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~205 " "Warning: Latch registers_bank:rb01\|registers~205 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~333 " "Warning: Latch registers_bank:rb01\|registers~333 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~77 " "Warning: Latch registers_bank:rb01\|registers~77 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~461 " "Warning: Latch registers_bank:rb01\|registers~461 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~141 " "Warning: Latch registers_bank:rb01\|registers~141 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~269 " "Warning: Latch registers_bank:rb01\|registers~269 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~13 " "Warning: Latch registers_bank:rb01\|registers~13 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~397 " "Warning: Latch registers_bank:rb01\|registers~397 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~365 " "Warning: Latch registers_bank:rb01\|registers~365 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~237 " "Warning: Latch registers_bank:rb01\|registers~237 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~109 " "Warning: Latch registers_bank:rb01\|registers~109 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~493 " "Warning: Latch registers_bank:rb01\|registers~493 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~685 " "Warning: Latch registers_bank:rb01\|registers~685 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~717 " "Warning: Latch registers_bank:rb01\|registers~717 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~653 " "Warning: Latch registers_bank:rb01\|registers~653 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~749 " "Warning: Latch registers_bank:rb01\|registers~749 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~845 " "Warning: Latch registers_bank:rb01\|registers~845 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~813 " "Warning: Latch registers_bank:rb01\|registers~813 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~781 " "Warning: Latch registers_bank:rb01\|registers~781 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~877 " "Warning: Latch registers_bank:rb01\|registers~877 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~589 " "Warning: Latch registers_bank:rb01\|registers~589 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~557 " "Warning: Latch registers_bank:rb01\|registers~557 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~525 " "Warning: Latch registers_bank:rb01\|registers~525 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~621 " "Warning: Latch registers_bank:rb01\|registers~621 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~941 " "Warning: Latch registers_bank:rb01\|registers~941 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~973 " "Warning: Latch registers_bank:rb01\|registers~973 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~909 " "Warning: Latch registers_bank:rb01\|registers~909 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1005 " "Warning: Latch registers_bank:rb01\|registers~1005 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~334 " "Warning: Latch registers_bank:rb01\|registers~334 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~206 " "Warning: Latch registers_bank:rb01\|registers~206 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~78 " "Warning: Latch registers_bank:rb01\|registers~78 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~462 " "Warning: Latch registers_bank:rb01\|registers~462 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~174 " "Warning: Latch registers_bank:rb01\|registers~174 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~302 " "Warning: Latch registers_bank:rb01\|registers~302 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~46 " "Warning: Latch registers_bank:rb01\|registers~46 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~430 " "Warning: Latch registers_bank:rb01\|registers~430 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~270 " "Warning: Latch registers_bank:rb01\|registers~270 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~142 " "Warning: Latch registers_bank:rb01\|registers~142 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~14 " "Warning: Latch registers_bank:rb01\|registers~14 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~398 " "Warning: Latch registers_bank:rb01\|registers~398 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~238 " "Warning: Latch registers_bank:rb01\|registers~238 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~366 " "Warning: Latch registers_bank:rb01\|registers~366 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~110 " "Warning: Latch registers_bank:rb01\|registers~110 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~494 " "Warning: Latch registers_bank:rb01\|registers~494 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~814 " "Warning: Latch registers_bank:rb01\|registers~814 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~846 " "Warning: Latch registers_bank:rb01\|registers~846 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~782 " "Warning: Latch registers_bank:rb01\|registers~782 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~878 " "Warning: Latch registers_bank:rb01\|registers~878 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~718 " "Warning: Latch registers_bank:rb01\|registers~718 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~686 " "Warning: Latch registers_bank:rb01\|registers~686 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~654 " "Warning: Latch registers_bank:rb01\|registers~654 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~750 " "Warning: Latch registers_bank:rb01\|registers~750 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~558 " "Warning: Latch registers_bank:rb01\|registers~558 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~590 " "Warning: Latch registers_bank:rb01\|registers~590 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~526 " "Warning: Latch registers_bank:rb01\|registers~526 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~622 " "Warning: Latch registers_bank:rb01\|registers~622 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~974 " "Warning: Latch registers_bank:rb01\|registers~974 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~942 " "Warning: Latch registers_bank:rb01\|registers~942 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~910 " "Warning: Latch registers_bank:rb01\|registers~910 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1006 " "Warning: Latch registers_bank:rb01\|registers~1006 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~303 " "Warning: Latch registers_bank:rb01\|registers~303 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~175 " "Warning: Latch registers_bank:rb01\|registers~175 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~47 " "Warning: Latch registers_bank:rb01\|registers~47 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~431 " "Warning: Latch registers_bank:rb01\|registers~431 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~207 " "Warning: Latch registers_bank:rb01\|registers~207 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~335 " "Warning: Latch registers_bank:rb01\|registers~335 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~79 " "Warning: Latch registers_bank:rb01\|registers~79 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~463 " "Warning: Latch registers_bank:rb01\|registers~463 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~143 " "Warning: Latch registers_bank:rb01\|registers~143 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~271 " "Warning: Latch registers_bank:rb01\|registers~271 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~15 " "Warning: Latch registers_bank:rb01\|registers~15 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~399 " "Warning: Latch registers_bank:rb01\|registers~399 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~367 " "Warning: Latch registers_bank:rb01\|registers~367 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~239 " "Warning: Latch registers_bank:rb01\|registers~239 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~111 " "Warning: Latch registers_bank:rb01\|registers~111 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~495 " "Warning: Latch registers_bank:rb01\|registers~495 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~687 " "Warning: Latch registers_bank:rb01\|registers~687 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~719 " "Warning: Latch registers_bank:rb01\|registers~719 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~655 " "Warning: Latch registers_bank:rb01\|registers~655 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~751 " "Warning: Latch registers_bank:rb01\|registers~751 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~847 " "Warning: Latch registers_bank:rb01\|registers~847 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~815 " "Warning: Latch registers_bank:rb01\|registers~815 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~783 " "Warning: Latch registers_bank:rb01\|registers~783 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~879 " "Warning: Latch registers_bank:rb01\|registers~879 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~591 " "Warning: Latch registers_bank:rb01\|registers~591 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~559 " "Warning: Latch registers_bank:rb01\|registers~559 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~527 " "Warning: Latch registers_bank:rb01\|registers~527 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~623 " "Warning: Latch registers_bank:rb01\|registers~623 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~943 " "Warning: Latch registers_bank:rb01\|registers~943 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~975 " "Warning: Latch registers_bank:rb01\|registers~975 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~911 " "Warning: Latch registers_bank:rb01\|registers~911 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1007 " "Warning: Latch registers_bank:rb01\|registers~1007 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~336 " "Warning: Latch registers_bank:rb01\|registers~336 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~208 " "Warning: Latch registers_bank:rb01\|registers~208 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~80 " "Warning: Latch registers_bank:rb01\|registers~80 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~464 " "Warning: Latch registers_bank:rb01\|registers~464 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~176 " "Warning: Latch registers_bank:rb01\|registers~176 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~304 " "Warning: Latch registers_bank:rb01\|registers~304 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~48 " "Warning: Latch registers_bank:rb01\|registers~48 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~432 " "Warning: Latch registers_bank:rb01\|registers~432 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~272 " "Warning: Latch registers_bank:rb01\|registers~272 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~144 " "Warning: Latch registers_bank:rb01\|registers~144 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~16 " "Warning: Latch registers_bank:rb01\|registers~16 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~400 " "Warning: Latch registers_bank:rb01\|registers~400 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~240 " "Warning: Latch registers_bank:rb01\|registers~240 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~368 " "Warning: Latch registers_bank:rb01\|registers~368 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~112 " "Warning: Latch registers_bank:rb01\|registers~112 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~496 " "Warning: Latch registers_bank:rb01\|registers~496 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~816 " "Warning: Latch registers_bank:rb01\|registers~816 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~848 " "Warning: Latch registers_bank:rb01\|registers~848 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~784 " "Warning: Latch registers_bank:rb01\|registers~784 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~880 " "Warning: Latch registers_bank:rb01\|registers~880 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~720 " "Warning: Latch registers_bank:rb01\|registers~720 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~688 " "Warning: Latch registers_bank:rb01\|registers~688 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~656 " "Warning: Latch registers_bank:rb01\|registers~656 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~752 " "Warning: Latch registers_bank:rb01\|registers~752 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~560 " "Warning: Latch registers_bank:rb01\|registers~560 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~592 " "Warning: Latch registers_bank:rb01\|registers~592 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~528 " "Warning: Latch registers_bank:rb01\|registers~528 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~624 " "Warning: Latch registers_bank:rb01\|registers~624 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~976 " "Warning: Latch registers_bank:rb01\|registers~976 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~944 " "Warning: Latch registers_bank:rb01\|registers~944 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~912 " "Warning: Latch registers_bank:rb01\|registers~912 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1008 " "Warning: Latch registers_bank:rb01\|registers~1008 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~305 " "Warning: Latch registers_bank:rb01\|registers~305 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~177 " "Warning: Latch registers_bank:rb01\|registers~177 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~49 " "Warning: Latch registers_bank:rb01\|registers~49 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~433 " "Warning: Latch registers_bank:rb01\|registers~433 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~209 " "Warning: Latch registers_bank:rb01\|registers~209 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~337 " "Warning: Latch registers_bank:rb01\|registers~337 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~81 " "Warning: Latch registers_bank:rb01\|registers~81 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~465 " "Warning: Latch registers_bank:rb01\|registers~465 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~145 " "Warning: Latch registers_bank:rb01\|registers~145 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~273 " "Warning: Latch registers_bank:rb01\|registers~273 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~17 " "Warning: Latch registers_bank:rb01\|registers~17 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~401 " "Warning: Latch registers_bank:rb01\|registers~401 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~369 " "Warning: Latch registers_bank:rb01\|registers~369 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~241 " "Warning: Latch registers_bank:rb01\|registers~241 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~113 " "Warning: Latch registers_bank:rb01\|registers~113 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~497 " "Warning: Latch registers_bank:rb01\|registers~497 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~689 " "Warning: Latch registers_bank:rb01\|registers~689 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~721 " "Warning: Latch registers_bank:rb01\|registers~721 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~657 " "Warning: Latch registers_bank:rb01\|registers~657 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~753 " "Warning: Latch registers_bank:rb01\|registers~753 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~849 " "Warning: Latch registers_bank:rb01\|registers~849 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~817 " "Warning: Latch registers_bank:rb01\|registers~817 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~785 " "Warning: Latch registers_bank:rb01\|registers~785 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~881 " "Warning: Latch registers_bank:rb01\|registers~881 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~593 " "Warning: Latch registers_bank:rb01\|registers~593 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~561 " "Warning: Latch registers_bank:rb01\|registers~561 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~529 " "Warning: Latch registers_bank:rb01\|registers~529 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~625 " "Warning: Latch registers_bank:rb01\|registers~625 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~945 " "Warning: Latch registers_bank:rb01\|registers~945 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~977 " "Warning: Latch registers_bank:rb01\|registers~977 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~913 " "Warning: Latch registers_bank:rb01\|registers~913 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1009 " "Warning: Latch registers_bank:rb01\|registers~1009 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~338 " "Warning: Latch registers_bank:rb01\|registers~338 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~210 " "Warning: Latch registers_bank:rb01\|registers~210 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~82 " "Warning: Latch registers_bank:rb01\|registers~82 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~466 " "Warning: Latch registers_bank:rb01\|registers~466 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~178 " "Warning: Latch registers_bank:rb01\|registers~178 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~306 " "Warning: Latch registers_bank:rb01\|registers~306 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~50 " "Warning: Latch registers_bank:rb01\|registers~50 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~434 " "Warning: Latch registers_bank:rb01\|registers~434 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~274 " "Warning: Latch registers_bank:rb01\|registers~274 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~146 " "Warning: Latch registers_bank:rb01\|registers~146 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~18 " "Warning: Latch registers_bank:rb01\|registers~18 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~402 " "Warning: Latch registers_bank:rb01\|registers~402 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~242 " "Warning: Latch registers_bank:rb01\|registers~242 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~370 " "Warning: Latch registers_bank:rb01\|registers~370 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~114 " "Warning: Latch registers_bank:rb01\|registers~114 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~498 " "Warning: Latch registers_bank:rb01\|registers~498 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~818 " "Warning: Latch registers_bank:rb01\|registers~818 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~850 " "Warning: Latch registers_bank:rb01\|registers~850 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~786 " "Warning: Latch registers_bank:rb01\|registers~786 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~882 " "Warning: Latch registers_bank:rb01\|registers~882 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~722 " "Warning: Latch registers_bank:rb01\|registers~722 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~690 " "Warning: Latch registers_bank:rb01\|registers~690 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~658 " "Warning: Latch registers_bank:rb01\|registers~658 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~754 " "Warning: Latch registers_bank:rb01\|registers~754 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~562 " "Warning: Latch registers_bank:rb01\|registers~562 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~594 " "Warning: Latch registers_bank:rb01\|registers~594 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~530 " "Warning: Latch registers_bank:rb01\|registers~530 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~626 " "Warning: Latch registers_bank:rb01\|registers~626 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~978 " "Warning: Latch registers_bank:rb01\|registers~978 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~946 " "Warning: Latch registers_bank:rb01\|registers~946 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~914 " "Warning: Latch registers_bank:rb01\|registers~914 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1010 " "Warning: Latch registers_bank:rb01\|registers~1010 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~307 " "Warning: Latch registers_bank:rb01\|registers~307 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~179 " "Warning: Latch registers_bank:rb01\|registers~179 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~51 " "Warning: Latch registers_bank:rb01\|registers~51 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~435 " "Warning: Latch registers_bank:rb01\|registers~435 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~211 " "Warning: Latch registers_bank:rb01\|registers~211 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~339 " "Warning: Latch registers_bank:rb01\|registers~339 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~83 " "Warning: Latch registers_bank:rb01\|registers~83 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~467 " "Warning: Latch registers_bank:rb01\|registers~467 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~147 " "Warning: Latch registers_bank:rb01\|registers~147 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~275 " "Warning: Latch registers_bank:rb01\|registers~275 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~19 " "Warning: Latch registers_bank:rb01\|registers~19 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~403 " "Warning: Latch registers_bank:rb01\|registers~403 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~371 " "Warning: Latch registers_bank:rb01\|registers~371 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~243 " "Warning: Latch registers_bank:rb01\|registers~243 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~115 " "Warning: Latch registers_bank:rb01\|registers~115 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~499 " "Warning: Latch registers_bank:rb01\|registers~499 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~691 " "Warning: Latch registers_bank:rb01\|registers~691 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~723 " "Warning: Latch registers_bank:rb01\|registers~723 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~659 " "Warning: Latch registers_bank:rb01\|registers~659 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~755 " "Warning: Latch registers_bank:rb01\|registers~755 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~851 " "Warning: Latch registers_bank:rb01\|registers~851 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~819 " "Warning: Latch registers_bank:rb01\|registers~819 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~787 " "Warning: Latch registers_bank:rb01\|registers~787 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~883 " "Warning: Latch registers_bank:rb01\|registers~883 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~595 " "Warning: Latch registers_bank:rb01\|registers~595 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~563 " "Warning: Latch registers_bank:rb01\|registers~563 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~531 " "Warning: Latch registers_bank:rb01\|registers~531 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~627 " "Warning: Latch registers_bank:rb01\|registers~627 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~947 " "Warning: Latch registers_bank:rb01\|registers~947 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~979 " "Warning: Latch registers_bank:rb01\|registers~979 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~915 " "Warning: Latch registers_bank:rb01\|registers~915 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1011 " "Warning: Latch registers_bank:rb01\|registers~1011 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~324 " "Warning: Latch registers_bank:rb01\|registers~324 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~196 " "Warning: Latch registers_bank:rb01\|registers~196 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~68 " "Warning: Latch registers_bank:rb01\|registers~68 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~452 " "Warning: Latch registers_bank:rb01\|registers~452 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~164 " "Warning: Latch registers_bank:rb01\|registers~164 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~292 " "Warning: Latch registers_bank:rb01\|registers~292 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~36 " "Warning: Latch registers_bank:rb01\|registers~36 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~420 " "Warning: Latch registers_bank:rb01\|registers~420 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~260 " "Warning: Latch registers_bank:rb01\|registers~260 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~132 " "Warning: Latch registers_bank:rb01\|registers~132 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~4 " "Warning: Latch registers_bank:rb01\|registers~4 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~388 " "Warning: Latch registers_bank:rb01\|registers~388 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~228 " "Warning: Latch registers_bank:rb01\|registers~228 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~356 " "Warning: Latch registers_bank:rb01\|registers~356 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~100 " "Warning: Latch registers_bank:rb01\|registers~100 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~484 " "Warning: Latch registers_bank:rb01\|registers~484 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~804 " "Warning: Latch registers_bank:rb01\|registers~804 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~836 " "Warning: Latch registers_bank:rb01\|registers~836 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~772 " "Warning: Latch registers_bank:rb01\|registers~772 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~868 " "Warning: Latch registers_bank:rb01\|registers~868 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~708 " "Warning: Latch registers_bank:rb01\|registers~708 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~676 " "Warning: Latch registers_bank:rb01\|registers~676 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~644 " "Warning: Latch registers_bank:rb01\|registers~644 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~740 " "Warning: Latch registers_bank:rb01\|registers~740 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~548 " "Warning: Latch registers_bank:rb01\|registers~548 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~580 " "Warning: Latch registers_bank:rb01\|registers~580 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~516 " "Warning: Latch registers_bank:rb01\|registers~516 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~612 " "Warning: Latch registers_bank:rb01\|registers~612 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~964 " "Warning: Latch registers_bank:rb01\|registers~964 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~932 " "Warning: Latch registers_bank:rb01\|registers~932 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~900 " "Warning: Latch registers_bank:rb01\|registers~900 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~996 " "Warning: Latch registers_bank:rb01\|registers~996 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~293 " "Warning: Latch registers_bank:rb01\|registers~293 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~165 " "Warning: Latch registers_bank:rb01\|registers~165 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~37 " "Warning: Latch registers_bank:rb01\|registers~37 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~421 " "Warning: Latch registers_bank:rb01\|registers~421 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~197 " "Warning: Latch registers_bank:rb01\|registers~197 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~325 " "Warning: Latch registers_bank:rb01\|registers~325 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~69 " "Warning: Latch registers_bank:rb01\|registers~69 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~453 " "Warning: Latch registers_bank:rb01\|registers~453 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~133 " "Warning: Latch registers_bank:rb01\|registers~133 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~261 " "Warning: Latch registers_bank:rb01\|registers~261 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~5 " "Warning: Latch registers_bank:rb01\|registers~5 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~389 " "Warning: Latch registers_bank:rb01\|registers~389 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~357 " "Warning: Latch registers_bank:rb01\|registers~357 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~229 " "Warning: Latch registers_bank:rb01\|registers~229 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~101 " "Warning: Latch registers_bank:rb01\|registers~101 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~485 " "Warning: Latch registers_bank:rb01\|registers~485 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~677 " "Warning: Latch registers_bank:rb01\|registers~677 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~709 " "Warning: Latch registers_bank:rb01\|registers~709 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~645 " "Warning: Latch registers_bank:rb01\|registers~645 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~741 " "Warning: Latch registers_bank:rb01\|registers~741 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~837 " "Warning: Latch registers_bank:rb01\|registers~837 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~805 " "Warning: Latch registers_bank:rb01\|registers~805 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~773 " "Warning: Latch registers_bank:rb01\|registers~773 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~869 " "Warning: Latch registers_bank:rb01\|registers~869 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~581 " "Warning: Latch registers_bank:rb01\|registers~581 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~549 " "Warning: Latch registers_bank:rb01\|registers~549 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~517 " "Warning: Latch registers_bank:rb01\|registers~517 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~613 " "Warning: Latch registers_bank:rb01\|registers~613 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~933 " "Warning: Latch registers_bank:rb01\|registers~933 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~965 " "Warning: Latch registers_bank:rb01\|registers~965 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~901 " "Warning: Latch registers_bank:rb01\|registers~901 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~997 " "Warning: Latch registers_bank:rb01\|registers~997 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~326 " "Warning: Latch registers_bank:rb01\|registers~326 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~198 " "Warning: Latch registers_bank:rb01\|registers~198 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~70 " "Warning: Latch registers_bank:rb01\|registers~70 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~454 " "Warning: Latch registers_bank:rb01\|registers~454 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~166 " "Warning: Latch registers_bank:rb01\|registers~166 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~294 " "Warning: Latch registers_bank:rb01\|registers~294 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~38 " "Warning: Latch registers_bank:rb01\|registers~38 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~422 " "Warning: Latch registers_bank:rb01\|registers~422 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~262 " "Warning: Latch registers_bank:rb01\|registers~262 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~134 " "Warning: Latch registers_bank:rb01\|registers~134 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~6 " "Warning: Latch registers_bank:rb01\|registers~6 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~390 " "Warning: Latch registers_bank:rb01\|registers~390 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~230 " "Warning: Latch registers_bank:rb01\|registers~230 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~358 " "Warning: Latch registers_bank:rb01\|registers~358 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~102 " "Warning: Latch registers_bank:rb01\|registers~102 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~486 " "Warning: Latch registers_bank:rb01\|registers~486 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~806 " "Warning: Latch registers_bank:rb01\|registers~806 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~838 " "Warning: Latch registers_bank:rb01\|registers~838 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~774 " "Warning: Latch registers_bank:rb01\|registers~774 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~870 " "Warning: Latch registers_bank:rb01\|registers~870 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~710 " "Warning: Latch registers_bank:rb01\|registers~710 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~678 " "Warning: Latch registers_bank:rb01\|registers~678 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~646 " "Warning: Latch registers_bank:rb01\|registers~646 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~742 " "Warning: Latch registers_bank:rb01\|registers~742 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~550 " "Warning: Latch registers_bank:rb01\|registers~550 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~582 " "Warning: Latch registers_bank:rb01\|registers~582 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~518 " "Warning: Latch registers_bank:rb01\|registers~518 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~614 " "Warning: Latch registers_bank:rb01\|registers~614 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~966 " "Warning: Latch registers_bank:rb01\|registers~966 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~934 " "Warning: Latch registers_bank:rb01\|registers~934 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~902 " "Warning: Latch registers_bank:rb01\|registers~902 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~998 " "Warning: Latch registers_bank:rb01\|registers~998 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~295 " "Warning: Latch registers_bank:rb01\|registers~295 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~167 " "Warning: Latch registers_bank:rb01\|registers~167 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~39 " "Warning: Latch registers_bank:rb01\|registers~39 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~423 " "Warning: Latch registers_bank:rb01\|registers~423 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~199 " "Warning: Latch registers_bank:rb01\|registers~199 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~327 " "Warning: Latch registers_bank:rb01\|registers~327 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~71 " "Warning: Latch registers_bank:rb01\|registers~71 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~455 " "Warning: Latch registers_bank:rb01\|registers~455 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~135 " "Warning: Latch registers_bank:rb01\|registers~135 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~263 " "Warning: Latch registers_bank:rb01\|registers~263 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~7 " "Warning: Latch registers_bank:rb01\|registers~7 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~391 " "Warning: Latch registers_bank:rb01\|registers~391 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~359 " "Warning: Latch registers_bank:rb01\|registers~359 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~231 " "Warning: Latch registers_bank:rb01\|registers~231 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~103 " "Warning: Latch registers_bank:rb01\|registers~103 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~487 " "Warning: Latch registers_bank:rb01\|registers~487 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~679 " "Warning: Latch registers_bank:rb01\|registers~679 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~711 " "Warning: Latch registers_bank:rb01\|registers~711 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~647 " "Warning: Latch registers_bank:rb01\|registers~647 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~743 " "Warning: Latch registers_bank:rb01\|registers~743 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~839 " "Warning: Latch registers_bank:rb01\|registers~839 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~807 " "Warning: Latch registers_bank:rb01\|registers~807 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~775 " "Warning: Latch registers_bank:rb01\|registers~775 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~871 " "Warning: Latch registers_bank:rb01\|registers~871 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~583 " "Warning: Latch registers_bank:rb01\|registers~583 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~551 " "Warning: Latch registers_bank:rb01\|registers~551 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~519 " "Warning: Latch registers_bank:rb01\|registers~519 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~615 " "Warning: Latch registers_bank:rb01\|registers~615 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~935 " "Warning: Latch registers_bank:rb01\|registers~935 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~967 " "Warning: Latch registers_bank:rb01\|registers~967 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~903 " "Warning: Latch registers_bank:rb01\|registers~903 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~999 " "Warning: Latch registers_bank:rb01\|registers~999 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~320 " "Warning: Latch registers_bank:rb01\|registers~320 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~192 " "Warning: Latch registers_bank:rb01\|registers~192 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~64 " "Warning: Latch registers_bank:rb01\|registers~64 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~448 " "Warning: Latch registers_bank:rb01\|registers~448 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~160 " "Warning: Latch registers_bank:rb01\|registers~160 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~288 " "Warning: Latch registers_bank:rb01\|registers~288 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~32 " "Warning: Latch registers_bank:rb01\|registers~32 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~416 " "Warning: Latch registers_bank:rb01\|registers~416 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~256 " "Warning: Latch registers_bank:rb01\|registers~256 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~128 " "Warning: Latch registers_bank:rb01\|registers~128 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~0 " "Warning: Latch registers_bank:rb01\|registers~0 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~384 " "Warning: Latch registers_bank:rb01\|registers~384 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~224 " "Warning: Latch registers_bank:rb01\|registers~224 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~352 " "Warning: Latch registers_bank:rb01\|registers~352 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~96 " "Warning: Latch registers_bank:rb01\|registers~96 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~480 " "Warning: Latch registers_bank:rb01\|registers~480 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~800 " "Warning: Latch registers_bank:rb01\|registers~800 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~832 " "Warning: Latch registers_bank:rb01\|registers~832 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~768 " "Warning: Latch registers_bank:rb01\|registers~768 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~864 " "Warning: Latch registers_bank:rb01\|registers~864 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~704 " "Warning: Latch registers_bank:rb01\|registers~704 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~672 " "Warning: Latch registers_bank:rb01\|registers~672 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~640 " "Warning: Latch registers_bank:rb01\|registers~640 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~736 " "Warning: Latch registers_bank:rb01\|registers~736 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~544 " "Warning: Latch registers_bank:rb01\|registers~544 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~576 " "Warning: Latch registers_bank:rb01\|registers~576 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~512 " "Warning: Latch registers_bank:rb01\|registers~512 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~608 " "Warning: Latch registers_bank:rb01\|registers~608 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~960 " "Warning: Latch registers_bank:rb01\|registers~960 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~928 " "Warning: Latch registers_bank:rb01\|registers~928 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~896 " "Warning: Latch registers_bank:rb01\|registers~896 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~992 " "Warning: Latch registers_bank:rb01\|registers~992 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~289 " "Warning: Latch registers_bank:rb01\|registers~289 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~161 " "Warning: Latch registers_bank:rb01\|registers~161 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~33 " "Warning: Latch registers_bank:rb01\|registers~33 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~417 " "Warning: Latch registers_bank:rb01\|registers~417 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~193 " "Warning: Latch registers_bank:rb01\|registers~193 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~321 " "Warning: Latch registers_bank:rb01\|registers~321 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~65 " "Warning: Latch registers_bank:rb01\|registers~65 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~449 " "Warning: Latch registers_bank:rb01\|registers~449 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~129 " "Warning: Latch registers_bank:rb01\|registers~129 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~257 " "Warning: Latch registers_bank:rb01\|registers~257 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1 " "Warning: Latch registers_bank:rb01\|registers~1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~385 " "Warning: Latch registers_bank:rb01\|registers~385 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~353 " "Warning: Latch registers_bank:rb01\|registers~353 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~225 " "Warning: Latch registers_bank:rb01\|registers~225 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~97 " "Warning: Latch registers_bank:rb01\|registers~97 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~481 " "Warning: Latch registers_bank:rb01\|registers~481 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~673 " "Warning: Latch registers_bank:rb01\|registers~673 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~705 " "Warning: Latch registers_bank:rb01\|registers~705 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~641 " "Warning: Latch registers_bank:rb01\|registers~641 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~737 " "Warning: Latch registers_bank:rb01\|registers~737 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~833 " "Warning: Latch registers_bank:rb01\|registers~833 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~801 " "Warning: Latch registers_bank:rb01\|registers~801 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~769 " "Warning: Latch registers_bank:rb01\|registers~769 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~865 " "Warning: Latch registers_bank:rb01\|registers~865 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~577 " "Warning: Latch registers_bank:rb01\|registers~577 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~545 " "Warning: Latch registers_bank:rb01\|registers~545 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~513 " "Warning: Latch registers_bank:rb01\|registers~513 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~609 " "Warning: Latch registers_bank:rb01\|registers~609 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~929 " "Warning: Latch registers_bank:rb01\|registers~929 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~961 " "Warning: Latch registers_bank:rb01\|registers~961 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~897 " "Warning: Latch registers_bank:rb01\|registers~897 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~993 " "Warning: Latch registers_bank:rb01\|registers~993 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~322 " "Warning: Latch registers_bank:rb01\|registers~322 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~194 " "Warning: Latch registers_bank:rb01\|registers~194 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~66 " "Warning: Latch registers_bank:rb01\|registers~66 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~450 " "Warning: Latch registers_bank:rb01\|registers~450 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~162 " "Warning: Latch registers_bank:rb01\|registers~162 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~290 " "Warning: Latch registers_bank:rb01\|registers~290 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~34 " "Warning: Latch registers_bank:rb01\|registers~34 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~418 " "Warning: Latch registers_bank:rb01\|registers~418 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~258 " "Warning: Latch registers_bank:rb01\|registers~258 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~130 " "Warning: Latch registers_bank:rb01\|registers~130 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~2 " "Warning: Latch registers_bank:rb01\|registers~2 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~386 " "Warning: Latch registers_bank:rb01\|registers~386 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~226 " "Warning: Latch registers_bank:rb01\|registers~226 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~354 " "Warning: Latch registers_bank:rb01\|registers~354 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~98 " "Warning: Latch registers_bank:rb01\|registers~98 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~482 " "Warning: Latch registers_bank:rb01\|registers~482 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~802 " "Warning: Latch registers_bank:rb01\|registers~802 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~834 " "Warning: Latch registers_bank:rb01\|registers~834 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~770 " "Warning: Latch registers_bank:rb01\|registers~770 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~866 " "Warning: Latch registers_bank:rb01\|registers~866 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~706 " "Warning: Latch registers_bank:rb01\|registers~706 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~674 " "Warning: Latch registers_bank:rb01\|registers~674 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~642 " "Warning: Latch registers_bank:rb01\|registers~642 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~738 " "Warning: Latch registers_bank:rb01\|registers~738 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~546 " "Warning: Latch registers_bank:rb01\|registers~546 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~578 " "Warning: Latch registers_bank:rb01\|registers~578 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~514 " "Warning: Latch registers_bank:rb01\|registers~514 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~610 " "Warning: Latch registers_bank:rb01\|registers~610 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~962 " "Warning: Latch registers_bank:rb01\|registers~962 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~930 " "Warning: Latch registers_bank:rb01\|registers~930 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~898 " "Warning: Latch registers_bank:rb01\|registers~898 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~994 " "Warning: Latch registers_bank:rb01\|registers~994 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~291 " "Warning: Latch registers_bank:rb01\|registers~291 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~163 " "Warning: Latch registers_bank:rb01\|registers~163 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~35 " "Warning: Latch registers_bank:rb01\|registers~35 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~419 " "Warning: Latch registers_bank:rb01\|registers~419 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~195 " "Warning: Latch registers_bank:rb01\|registers~195 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~323 " "Warning: Latch registers_bank:rb01\|registers~323 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~67 " "Warning: Latch registers_bank:rb01\|registers~67 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~451 " "Warning: Latch registers_bank:rb01\|registers~451 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~131 " "Warning: Latch registers_bank:rb01\|registers~131 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~259 " "Warning: Latch registers_bank:rb01\|registers~259 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~3 " "Warning: Latch registers_bank:rb01\|registers~3 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~387 " "Warning: Latch registers_bank:rb01\|registers~387 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~355 " "Warning: Latch registers_bank:rb01\|registers~355 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~227 " "Warning: Latch registers_bank:rb01\|registers~227 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~99 " "Warning: Latch registers_bank:rb01\|registers~99 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~483 " "Warning: Latch registers_bank:rb01\|registers~483 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~675 " "Warning: Latch registers_bank:rb01\|registers~675 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~707 " "Warning: Latch registers_bank:rb01\|registers~707 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~643 " "Warning: Latch registers_bank:rb01\|registers~643 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~739 " "Warning: Latch registers_bank:rb01\|registers~739 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~835 " "Warning: Latch registers_bank:rb01\|registers~835 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~803 " "Warning: Latch registers_bank:rb01\|registers~803 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~771 " "Warning: Latch registers_bank:rb01\|registers~771 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~867 " "Warning: Latch registers_bank:rb01\|registers~867 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~579 " "Warning: Latch registers_bank:rb01\|registers~579 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~547 " "Warning: Latch registers_bank:rb01\|registers~547 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~515 " "Warning: Latch registers_bank:rb01\|registers~515 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~611 " "Warning: Latch registers_bank:rb01\|registers~611 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~931 " "Warning: Latch registers_bank:rb01\|registers~931 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~963 " "Warning: Latch registers_bank:rb01\|registers~963 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~899 " "Warning: Latch registers_bank:rb01\|registers~899 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~995 " "Warning: Latch registers_bank:rb01\|registers~995 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~328 " "Warning: Latch registers_bank:rb01\|registers~328 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~200 " "Warning: Latch registers_bank:rb01\|registers~200 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~72 " "Warning: Latch registers_bank:rb01\|registers~72 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~456 " "Warning: Latch registers_bank:rb01\|registers~456 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~168 " "Warning: Latch registers_bank:rb01\|registers~168 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~296 " "Warning: Latch registers_bank:rb01\|registers~296 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~40 " "Warning: Latch registers_bank:rb01\|registers~40 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~424 " "Warning: Latch registers_bank:rb01\|registers~424 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~264 " "Warning: Latch registers_bank:rb01\|registers~264 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~136 " "Warning: Latch registers_bank:rb01\|registers~136 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~8 " "Warning: Latch registers_bank:rb01\|registers~8 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~392 " "Warning: Latch registers_bank:rb01\|registers~392 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~232 " "Warning: Latch registers_bank:rb01\|registers~232 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~360 " "Warning: Latch registers_bank:rb01\|registers~360 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~104 " "Warning: Latch registers_bank:rb01\|registers~104 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~488 " "Warning: Latch registers_bank:rb01\|registers~488 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~808 " "Warning: Latch registers_bank:rb01\|registers~808 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~840 " "Warning: Latch registers_bank:rb01\|registers~840 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~776 " "Warning: Latch registers_bank:rb01\|registers~776 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~872 " "Warning: Latch registers_bank:rb01\|registers~872 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~712 " "Warning: Latch registers_bank:rb01\|registers~712 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~680 " "Warning: Latch registers_bank:rb01\|registers~680 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~648 " "Warning: Latch registers_bank:rb01\|registers~648 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~744 " "Warning: Latch registers_bank:rb01\|registers~744 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~552 " "Warning: Latch registers_bank:rb01\|registers~552 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~584 " "Warning: Latch registers_bank:rb01\|registers~584 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~520 " "Warning: Latch registers_bank:rb01\|registers~520 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~616 " "Warning: Latch registers_bank:rb01\|registers~616 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~968 " "Warning: Latch registers_bank:rb01\|registers~968 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~936 " "Warning: Latch registers_bank:rb01\|registers~936 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~904 " "Warning: Latch registers_bank:rb01\|registers~904 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1000 " "Warning: Latch registers_bank:rb01\|registers~1000 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~297 " "Warning: Latch registers_bank:rb01\|registers~297 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~169 " "Warning: Latch registers_bank:rb01\|registers~169 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~41 " "Warning: Latch registers_bank:rb01\|registers~41 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~425 " "Warning: Latch registers_bank:rb01\|registers~425 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~201 " "Warning: Latch registers_bank:rb01\|registers~201 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~329 " "Warning: Latch registers_bank:rb01\|registers~329 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~73 " "Warning: Latch registers_bank:rb01\|registers~73 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~457 " "Warning: Latch registers_bank:rb01\|registers~457 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~137 " "Warning: Latch registers_bank:rb01\|registers~137 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~265 " "Warning: Latch registers_bank:rb01\|registers~265 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~9 " "Warning: Latch registers_bank:rb01\|registers~9 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~393 " "Warning: Latch registers_bank:rb01\|registers~393 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~361 " "Warning: Latch registers_bank:rb01\|registers~361 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~233 " "Warning: Latch registers_bank:rb01\|registers~233 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~105 " "Warning: Latch registers_bank:rb01\|registers~105 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~489 " "Warning: Latch registers_bank:rb01\|registers~489 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~681 " "Warning: Latch registers_bank:rb01\|registers~681 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~713 " "Warning: Latch registers_bank:rb01\|registers~713 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~649 " "Warning: Latch registers_bank:rb01\|registers~649 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~745 " "Warning: Latch registers_bank:rb01\|registers~745 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~841 " "Warning: Latch registers_bank:rb01\|registers~841 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~809 " "Warning: Latch registers_bank:rb01\|registers~809 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~777 " "Warning: Latch registers_bank:rb01\|registers~777 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~873 " "Warning: Latch registers_bank:rb01\|registers~873 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~585 " "Warning: Latch registers_bank:rb01\|registers~585 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~553 " "Warning: Latch registers_bank:rb01\|registers~553 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~521 " "Warning: Latch registers_bank:rb01\|registers~521 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~617 " "Warning: Latch registers_bank:rb01\|registers~617 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~937 " "Warning: Latch registers_bank:rb01\|registers~937 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~969 " "Warning: Latch registers_bank:rb01\|registers~969 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~905 " "Warning: Latch registers_bank:rb01\|registers~905 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1001 " "Warning: Latch registers_bank:rb01\|registers~1001 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~330 " "Warning: Latch registers_bank:rb01\|registers~330 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~202 " "Warning: Latch registers_bank:rb01\|registers~202 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~74 " "Warning: Latch registers_bank:rb01\|registers~74 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~458 " "Warning: Latch registers_bank:rb01\|registers~458 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~170 " "Warning: Latch registers_bank:rb01\|registers~170 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~298 " "Warning: Latch registers_bank:rb01\|registers~298 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~42 " "Warning: Latch registers_bank:rb01\|registers~42 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~426 " "Warning: Latch registers_bank:rb01\|registers~426 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~266 " "Warning: Latch registers_bank:rb01\|registers~266 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~138 " "Warning: Latch registers_bank:rb01\|registers~138 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~10 " "Warning: Latch registers_bank:rb01\|registers~10 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~394 " "Warning: Latch registers_bank:rb01\|registers~394 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~234 " "Warning: Latch registers_bank:rb01\|registers~234 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~362 " "Warning: Latch registers_bank:rb01\|registers~362 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~106 " "Warning: Latch registers_bank:rb01\|registers~106 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~490 " "Warning: Latch registers_bank:rb01\|registers~490 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~810 " "Warning: Latch registers_bank:rb01\|registers~810 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~842 " "Warning: Latch registers_bank:rb01\|registers~842 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~778 " "Warning: Latch registers_bank:rb01\|registers~778 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~874 " "Warning: Latch registers_bank:rb01\|registers~874 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~714 " "Warning: Latch registers_bank:rb01\|registers~714 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~682 " "Warning: Latch registers_bank:rb01\|registers~682 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~650 " "Warning: Latch registers_bank:rb01\|registers~650 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~746 " "Warning: Latch registers_bank:rb01\|registers~746 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~554 " "Warning: Latch registers_bank:rb01\|registers~554 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~586 " "Warning: Latch registers_bank:rb01\|registers~586 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~522 " "Warning: Latch registers_bank:rb01\|registers~522 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~618 " "Warning: Latch registers_bank:rb01\|registers~618 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~970 " "Warning: Latch registers_bank:rb01\|registers~970 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~938 " "Warning: Latch registers_bank:rb01\|registers~938 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~906 " "Warning: Latch registers_bank:rb01\|registers~906 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1002 " "Warning: Latch registers_bank:rb01\|registers~1002 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~299 " "Warning: Latch registers_bank:rb01\|registers~299 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~171 " "Warning: Latch registers_bank:rb01\|registers~171 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~43 " "Warning: Latch registers_bank:rb01\|registers~43 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~427 " "Warning: Latch registers_bank:rb01\|registers~427 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~203 " "Warning: Latch registers_bank:rb01\|registers~203 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~331 " "Warning: Latch registers_bank:rb01\|registers~331 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~75 " "Warning: Latch registers_bank:rb01\|registers~75 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~459 " "Warning: Latch registers_bank:rb01\|registers~459 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~139 " "Warning: Latch registers_bank:rb01\|registers~139 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~267 " "Warning: Latch registers_bank:rb01\|registers~267 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~11 " "Warning: Latch registers_bank:rb01\|registers~11 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~395 " "Warning: Latch registers_bank:rb01\|registers~395 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~363 " "Warning: Latch registers_bank:rb01\|registers~363 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~235 " "Warning: Latch registers_bank:rb01\|registers~235 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~107 " "Warning: Latch registers_bank:rb01\|registers~107 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~491 " "Warning: Latch registers_bank:rb01\|registers~491 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~683 " "Warning: Latch registers_bank:rb01\|registers~683 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~715 " "Warning: Latch registers_bank:rb01\|registers~715 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~651 " "Warning: Latch registers_bank:rb01\|registers~651 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~747 " "Warning: Latch registers_bank:rb01\|registers~747 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~843 " "Warning: Latch registers_bank:rb01\|registers~843 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~811 " "Warning: Latch registers_bank:rb01\|registers~811 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~779 " "Warning: Latch registers_bank:rb01\|registers~779 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~875 " "Warning: Latch registers_bank:rb01\|registers~875 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~587 " "Warning: Latch registers_bank:rb01\|registers~587 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~555 " "Warning: Latch registers_bank:rb01\|registers~555 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~523 " "Warning: Latch registers_bank:rb01\|registers~523 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~619 " "Warning: Latch registers_bank:rb01\|registers~619 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~939 " "Warning: Latch registers_bank:rb01\|registers~939 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~971 " "Warning: Latch registers_bank:rb01\|registers~971 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~907 " "Warning: Latch registers_bank:rb01\|registers~907 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1003 " "Warning: Latch registers_bank:rb01\|registers~1003 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux3_18:branch_mux\|out\[0\] " "Warning: Latch mux3_18:branch_mux\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux3_18:branch_mux\|out\[1\] " "Warning: Latch mux3_18:branch_mux\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux3_18:branch_mux\|out\[2\] " "Warning: Latch mux3_18:branch_mux\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux3_18:branch_mux\|out\[3\] " "Warning: Latch mux3_18:branch_mux\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux3_18:branch_mux\|out\[4\] " "Warning: Latch mux3_18:branch_mux\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux3_18:branch_mux\|out\[5\] " "Warning: Latch mux3_18:branch_mux\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux3_18:branch_mux\|out\[6\] " "Warning: Latch mux3_18:branch_mux\|out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux3_18:branch_mux\|out\[7\] " "Warning: Latch mux3_18:branch_mux\|out\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux3_18:branch_mux\|out\[8\] " "Warning: Latch mux3_18:branch_mux\|out\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux3_18:branch_mux\|out\[9\] " "Warning: Latch mux3_18:branch_mux\|out\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[12\] " "Warning: Latch alu:alu01\|result\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~351 " "Warning: Latch registers_bank:rb01\|registers~351 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~223 " "Warning: Latch registers_bank:rb01\|registers~223 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~95 " "Warning: Latch registers_bank:rb01\|registers~95 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~479 " "Warning: Latch registers_bank:rb01\|registers~479 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~191 " "Warning: Latch registers_bank:rb01\|registers~191 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~319 " "Warning: Latch registers_bank:rb01\|registers~319 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~63 " "Warning: Latch registers_bank:rb01\|registers~63 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~447 " "Warning: Latch registers_bank:rb01\|registers~447 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~287 " "Warning: Latch registers_bank:rb01\|registers~287 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~159 " "Warning: Latch registers_bank:rb01\|registers~159 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~31 " "Warning: Latch registers_bank:rb01\|registers~31 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~415 " "Warning: Latch registers_bank:rb01\|registers~415 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~255 " "Warning: Latch registers_bank:rb01\|registers~255 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~383 " "Warning: Latch registers_bank:rb01\|registers~383 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~127 " "Warning: Latch registers_bank:rb01\|registers~127 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~511 " "Warning: Latch registers_bank:rb01\|registers~511 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~831 " "Warning: Latch registers_bank:rb01\|registers~831 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~863 " "Warning: Latch registers_bank:rb01\|registers~863 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~799 " "Warning: Latch registers_bank:rb01\|registers~799 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~895 " "Warning: Latch registers_bank:rb01\|registers~895 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~735 " "Warning: Latch registers_bank:rb01\|registers~735 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~703 " "Warning: Latch registers_bank:rb01\|registers~703 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~671 " "Warning: Latch registers_bank:rb01\|registers~671 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~767 " "Warning: Latch registers_bank:rb01\|registers~767 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~575 " "Warning: Latch registers_bank:rb01\|registers~575 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~607 " "Warning: Latch registers_bank:rb01\|registers~607 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~543 " "Warning: Latch registers_bank:rb01\|registers~543 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~639 " "Warning: Latch registers_bank:rb01\|registers~639 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~991 " "Warning: Latch registers_bank:rb01\|registers~991 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~959 " "Warning: Latch registers_bank:rb01\|registers~959 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~927 " "Warning: Latch registers_bank:rb01\|registers~927 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1023 " "Warning: Latch registers_bank:rb01\|registers~1023 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~318 " "Warning: Latch registers_bank:rb01\|registers~318 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~190 " "Warning: Latch registers_bank:rb01\|registers~190 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~62 " "Warning: Latch registers_bank:rb01\|registers~62 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~446 " "Warning: Latch registers_bank:rb01\|registers~446 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~222 " "Warning: Latch registers_bank:rb01\|registers~222 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~350 " "Warning: Latch registers_bank:rb01\|registers~350 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~94 " "Warning: Latch registers_bank:rb01\|registers~94 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~478 " "Warning: Latch registers_bank:rb01\|registers~478 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~158 " "Warning: Latch registers_bank:rb01\|registers~158 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~286 " "Warning: Latch registers_bank:rb01\|registers~286 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~30 " "Warning: Latch registers_bank:rb01\|registers~30 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~414 " "Warning: Latch registers_bank:rb01\|registers~414 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~382 " "Warning: Latch registers_bank:rb01\|registers~382 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~254 " "Warning: Latch registers_bank:rb01\|registers~254 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~126 " "Warning: Latch registers_bank:rb01\|registers~126 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~510 " "Warning: Latch registers_bank:rb01\|registers~510 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~702 " "Warning: Latch registers_bank:rb01\|registers~702 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~734 " "Warning: Latch registers_bank:rb01\|registers~734 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~670 " "Warning: Latch registers_bank:rb01\|registers~670 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~766 " "Warning: Latch registers_bank:rb01\|registers~766 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~862 " "Warning: Latch registers_bank:rb01\|registers~862 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~830 " "Warning: Latch registers_bank:rb01\|registers~830 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~798 " "Warning: Latch registers_bank:rb01\|registers~798 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~894 " "Warning: Latch registers_bank:rb01\|registers~894 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~606 " "Warning: Latch registers_bank:rb01\|registers~606 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~574 " "Warning: Latch registers_bank:rb01\|registers~574 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~542 " "Warning: Latch registers_bank:rb01\|registers~542 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~638 " "Warning: Latch registers_bank:rb01\|registers~638 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~958 " "Warning: Latch registers_bank:rb01\|registers~958 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~990 " "Warning: Latch registers_bank:rb01\|registers~990 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~926 " "Warning: Latch registers_bank:rb01\|registers~926 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1022 " "Warning: Latch registers_bank:rb01\|registers~1022 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~349 " "Warning: Latch registers_bank:rb01\|registers~349 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~221 " "Warning: Latch registers_bank:rb01\|registers~221 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~93 " "Warning: Latch registers_bank:rb01\|registers~93 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~477 " "Warning: Latch registers_bank:rb01\|registers~477 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~189 " "Warning: Latch registers_bank:rb01\|registers~189 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~317 " "Warning: Latch registers_bank:rb01\|registers~317 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~61 " "Warning: Latch registers_bank:rb01\|registers~61 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~445 " "Warning: Latch registers_bank:rb01\|registers~445 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~285 " "Warning: Latch registers_bank:rb01\|registers~285 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~157 " "Warning: Latch registers_bank:rb01\|registers~157 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~29 " "Warning: Latch registers_bank:rb01\|registers~29 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~413 " "Warning: Latch registers_bank:rb01\|registers~413 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~253 " "Warning: Latch registers_bank:rb01\|registers~253 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~381 " "Warning: Latch registers_bank:rb01\|registers~381 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~125 " "Warning: Latch registers_bank:rb01\|registers~125 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~509 " "Warning: Latch registers_bank:rb01\|registers~509 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~829 " "Warning: Latch registers_bank:rb01\|registers~829 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~861 " "Warning: Latch registers_bank:rb01\|registers~861 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~797 " "Warning: Latch registers_bank:rb01\|registers~797 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~893 " "Warning: Latch registers_bank:rb01\|registers~893 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~733 " "Warning: Latch registers_bank:rb01\|registers~733 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~701 " "Warning: Latch registers_bank:rb01\|registers~701 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~669 " "Warning: Latch registers_bank:rb01\|registers~669 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~765 " "Warning: Latch registers_bank:rb01\|registers~765 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~573 " "Warning: Latch registers_bank:rb01\|registers~573 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~605 " "Warning: Latch registers_bank:rb01\|registers~605 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~541 " "Warning: Latch registers_bank:rb01\|registers~541 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~637 " "Warning: Latch registers_bank:rb01\|registers~637 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~989 " "Warning: Latch registers_bank:rb01\|registers~989 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~957 " "Warning: Latch registers_bank:rb01\|registers~957 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~925 " "Warning: Latch registers_bank:rb01\|registers~925 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1021 " "Warning: Latch registers_bank:rb01\|registers~1021 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~316 " "Warning: Latch registers_bank:rb01\|registers~316 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~188 " "Warning: Latch registers_bank:rb01\|registers~188 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~60 " "Warning: Latch registers_bank:rb01\|registers~60 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~444 " "Warning: Latch registers_bank:rb01\|registers~444 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~220 " "Warning: Latch registers_bank:rb01\|registers~220 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~348 " "Warning: Latch registers_bank:rb01\|registers~348 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~92 " "Warning: Latch registers_bank:rb01\|registers~92 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~476 " "Warning: Latch registers_bank:rb01\|registers~476 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~156 " "Warning: Latch registers_bank:rb01\|registers~156 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~284 " "Warning: Latch registers_bank:rb01\|registers~284 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~28 " "Warning: Latch registers_bank:rb01\|registers~28 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~412 " "Warning: Latch registers_bank:rb01\|registers~412 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~380 " "Warning: Latch registers_bank:rb01\|registers~380 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~252 " "Warning: Latch registers_bank:rb01\|registers~252 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~124 " "Warning: Latch registers_bank:rb01\|registers~124 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~508 " "Warning: Latch registers_bank:rb01\|registers~508 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~700 " "Warning: Latch registers_bank:rb01\|registers~700 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~732 " "Warning: Latch registers_bank:rb01\|registers~732 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~668 " "Warning: Latch registers_bank:rb01\|registers~668 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~764 " "Warning: Latch registers_bank:rb01\|registers~764 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~860 " "Warning: Latch registers_bank:rb01\|registers~860 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~828 " "Warning: Latch registers_bank:rb01\|registers~828 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~796 " "Warning: Latch registers_bank:rb01\|registers~796 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~892 " "Warning: Latch registers_bank:rb01\|registers~892 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~604 " "Warning: Latch registers_bank:rb01\|registers~604 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~572 " "Warning: Latch registers_bank:rb01\|registers~572 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~540 " "Warning: Latch registers_bank:rb01\|registers~540 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~636 " "Warning: Latch registers_bank:rb01\|registers~636 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~956 " "Warning: Latch registers_bank:rb01\|registers~956 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~988 " "Warning: Latch registers_bank:rb01\|registers~988 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~924 " "Warning: Latch registers_bank:rb01\|registers~924 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1020 " "Warning: Latch registers_bank:rb01\|registers~1020 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~347 " "Warning: Latch registers_bank:rb01\|registers~347 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~219 " "Warning: Latch registers_bank:rb01\|registers~219 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~91 " "Warning: Latch registers_bank:rb01\|registers~91 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~475 " "Warning: Latch registers_bank:rb01\|registers~475 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~187 " "Warning: Latch registers_bank:rb01\|registers~187 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~315 " "Warning: Latch registers_bank:rb01\|registers~315 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~59 " "Warning: Latch registers_bank:rb01\|registers~59 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~443 " "Warning: Latch registers_bank:rb01\|registers~443 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~283 " "Warning: Latch registers_bank:rb01\|registers~283 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~155 " "Warning: Latch registers_bank:rb01\|registers~155 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~27 " "Warning: Latch registers_bank:rb01\|registers~27 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~411 " "Warning: Latch registers_bank:rb01\|registers~411 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~251 " "Warning: Latch registers_bank:rb01\|registers~251 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~379 " "Warning: Latch registers_bank:rb01\|registers~379 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~123 " "Warning: Latch registers_bank:rb01\|registers~123 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~507 " "Warning: Latch registers_bank:rb01\|registers~507 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~827 " "Warning: Latch registers_bank:rb01\|registers~827 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~859 " "Warning: Latch registers_bank:rb01\|registers~859 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~795 " "Warning: Latch registers_bank:rb01\|registers~795 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~891 " "Warning: Latch registers_bank:rb01\|registers~891 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~731 " "Warning: Latch registers_bank:rb01\|registers~731 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~699 " "Warning: Latch registers_bank:rb01\|registers~699 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~667 " "Warning: Latch registers_bank:rb01\|registers~667 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~763 " "Warning: Latch registers_bank:rb01\|registers~763 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~571 " "Warning: Latch registers_bank:rb01\|registers~571 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~603 " "Warning: Latch registers_bank:rb01\|registers~603 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~539 " "Warning: Latch registers_bank:rb01\|registers~539 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~635 " "Warning: Latch registers_bank:rb01\|registers~635 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~987 " "Warning: Latch registers_bank:rb01\|registers~987 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~955 " "Warning: Latch registers_bank:rb01\|registers~955 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~923 " "Warning: Latch registers_bank:rb01\|registers~923 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1019 " "Warning: Latch registers_bank:rb01\|registers~1019 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~314 " "Warning: Latch registers_bank:rb01\|registers~314 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~186 " "Warning: Latch registers_bank:rb01\|registers~186 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~58 " "Warning: Latch registers_bank:rb01\|registers~58 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~442 " "Warning: Latch registers_bank:rb01\|registers~442 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~218 " "Warning: Latch registers_bank:rb01\|registers~218 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~346 " "Warning: Latch registers_bank:rb01\|registers~346 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~90 " "Warning: Latch registers_bank:rb01\|registers~90 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~474 " "Warning: Latch registers_bank:rb01\|registers~474 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~154 " "Warning: Latch registers_bank:rb01\|registers~154 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~282 " "Warning: Latch registers_bank:rb01\|registers~282 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~26 " "Warning: Latch registers_bank:rb01\|registers~26 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~410 " "Warning: Latch registers_bank:rb01\|registers~410 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~378 " "Warning: Latch registers_bank:rb01\|registers~378 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~250 " "Warning: Latch registers_bank:rb01\|registers~250 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~122 " "Warning: Latch registers_bank:rb01\|registers~122 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~506 " "Warning: Latch registers_bank:rb01\|registers~506 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~698 " "Warning: Latch registers_bank:rb01\|registers~698 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~730 " "Warning: Latch registers_bank:rb01\|registers~730 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~666 " "Warning: Latch registers_bank:rb01\|registers~666 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~762 " "Warning: Latch registers_bank:rb01\|registers~762 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~858 " "Warning: Latch registers_bank:rb01\|registers~858 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~826 " "Warning: Latch registers_bank:rb01\|registers~826 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~794 " "Warning: Latch registers_bank:rb01\|registers~794 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~890 " "Warning: Latch registers_bank:rb01\|registers~890 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~602 " "Warning: Latch registers_bank:rb01\|registers~602 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~570 " "Warning: Latch registers_bank:rb01\|registers~570 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~538 " "Warning: Latch registers_bank:rb01\|registers~538 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~634 " "Warning: Latch registers_bank:rb01\|registers~634 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~954 " "Warning: Latch registers_bank:rb01\|registers~954 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~986 " "Warning: Latch registers_bank:rb01\|registers~986 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~922 " "Warning: Latch registers_bank:rb01\|registers~922 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1018 " "Warning: Latch registers_bank:rb01\|registers~1018 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~345 " "Warning: Latch registers_bank:rb01\|registers~345 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~217 " "Warning: Latch registers_bank:rb01\|registers~217 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~89 " "Warning: Latch registers_bank:rb01\|registers~89 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~473 " "Warning: Latch registers_bank:rb01\|registers~473 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~185 " "Warning: Latch registers_bank:rb01\|registers~185 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~313 " "Warning: Latch registers_bank:rb01\|registers~313 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~57 " "Warning: Latch registers_bank:rb01\|registers~57 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~441 " "Warning: Latch registers_bank:rb01\|registers~441 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~281 " "Warning: Latch registers_bank:rb01\|registers~281 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~153 " "Warning: Latch registers_bank:rb01\|registers~153 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~25 " "Warning: Latch registers_bank:rb01\|registers~25 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~409 " "Warning: Latch registers_bank:rb01\|registers~409 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~249 " "Warning: Latch registers_bank:rb01\|registers~249 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~377 " "Warning: Latch registers_bank:rb01\|registers~377 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~121 " "Warning: Latch registers_bank:rb01\|registers~121 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~505 " "Warning: Latch registers_bank:rb01\|registers~505 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~825 " "Warning: Latch registers_bank:rb01\|registers~825 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~857 " "Warning: Latch registers_bank:rb01\|registers~857 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~793 " "Warning: Latch registers_bank:rb01\|registers~793 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~889 " "Warning: Latch registers_bank:rb01\|registers~889 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~729 " "Warning: Latch registers_bank:rb01\|registers~729 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~697 " "Warning: Latch registers_bank:rb01\|registers~697 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~665 " "Warning: Latch registers_bank:rb01\|registers~665 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~761 " "Warning: Latch registers_bank:rb01\|registers~761 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~569 " "Warning: Latch registers_bank:rb01\|registers~569 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~601 " "Warning: Latch registers_bank:rb01\|registers~601 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~537 " "Warning: Latch registers_bank:rb01\|registers~537 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~633 " "Warning: Latch registers_bank:rb01\|registers~633 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~985 " "Warning: Latch registers_bank:rb01\|registers~985 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~953 " "Warning: Latch registers_bank:rb01\|registers~953 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~921 " "Warning: Latch registers_bank:rb01\|registers~921 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1017 " "Warning: Latch registers_bank:rb01\|registers~1017 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~312 " "Warning: Latch registers_bank:rb01\|registers~312 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~184 " "Warning: Latch registers_bank:rb01\|registers~184 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~56 " "Warning: Latch registers_bank:rb01\|registers~56 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~440 " "Warning: Latch registers_bank:rb01\|registers~440 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~216 " "Warning: Latch registers_bank:rb01\|registers~216 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~344 " "Warning: Latch registers_bank:rb01\|registers~344 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~88 " "Warning: Latch registers_bank:rb01\|registers~88 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~472 " "Warning: Latch registers_bank:rb01\|registers~472 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~152 " "Warning: Latch registers_bank:rb01\|registers~152 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~280 " "Warning: Latch registers_bank:rb01\|registers~280 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~24 " "Warning: Latch registers_bank:rb01\|registers~24 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~408 " "Warning: Latch registers_bank:rb01\|registers~408 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~376 " "Warning: Latch registers_bank:rb01\|registers~376 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~248 " "Warning: Latch registers_bank:rb01\|registers~248 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~120 " "Warning: Latch registers_bank:rb01\|registers~120 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~504 " "Warning: Latch registers_bank:rb01\|registers~504 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~696 " "Warning: Latch registers_bank:rb01\|registers~696 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~728 " "Warning: Latch registers_bank:rb01\|registers~728 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~664 " "Warning: Latch registers_bank:rb01\|registers~664 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~760 " "Warning: Latch registers_bank:rb01\|registers~760 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~856 " "Warning: Latch registers_bank:rb01\|registers~856 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~824 " "Warning: Latch registers_bank:rb01\|registers~824 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~792 " "Warning: Latch registers_bank:rb01\|registers~792 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~888 " "Warning: Latch registers_bank:rb01\|registers~888 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~600 " "Warning: Latch registers_bank:rb01\|registers~600 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~568 " "Warning: Latch registers_bank:rb01\|registers~568 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~536 " "Warning: Latch registers_bank:rb01\|registers~536 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~632 " "Warning: Latch registers_bank:rb01\|registers~632 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~952 " "Warning: Latch registers_bank:rb01\|registers~952 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~984 " "Warning: Latch registers_bank:rb01\|registers~984 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~920 " "Warning: Latch registers_bank:rb01\|registers~920 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1016 " "Warning: Latch registers_bank:rb01\|registers~1016 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~343 " "Warning: Latch registers_bank:rb01\|registers~343 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~215 " "Warning: Latch registers_bank:rb01\|registers~215 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~87 " "Warning: Latch registers_bank:rb01\|registers~87 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~471 " "Warning: Latch registers_bank:rb01\|registers~471 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~183 " "Warning: Latch registers_bank:rb01\|registers~183 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~311 " "Warning: Latch registers_bank:rb01\|registers~311 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~55 " "Warning: Latch registers_bank:rb01\|registers~55 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~439 " "Warning: Latch registers_bank:rb01\|registers~439 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~279 " "Warning: Latch registers_bank:rb01\|registers~279 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~151 " "Warning: Latch registers_bank:rb01\|registers~151 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~23 " "Warning: Latch registers_bank:rb01\|registers~23 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~407 " "Warning: Latch registers_bank:rb01\|registers~407 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~247 " "Warning: Latch registers_bank:rb01\|registers~247 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~375 " "Warning: Latch registers_bank:rb01\|registers~375 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~119 " "Warning: Latch registers_bank:rb01\|registers~119 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~503 " "Warning: Latch registers_bank:rb01\|registers~503 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~823 " "Warning: Latch registers_bank:rb01\|registers~823 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~855 " "Warning: Latch registers_bank:rb01\|registers~855 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~791 " "Warning: Latch registers_bank:rb01\|registers~791 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~887 " "Warning: Latch registers_bank:rb01\|registers~887 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~727 " "Warning: Latch registers_bank:rb01\|registers~727 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~695 " "Warning: Latch registers_bank:rb01\|registers~695 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~663 " "Warning: Latch registers_bank:rb01\|registers~663 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~759 " "Warning: Latch registers_bank:rb01\|registers~759 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~567 " "Warning: Latch registers_bank:rb01\|registers~567 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~599 " "Warning: Latch registers_bank:rb01\|registers~599 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~535 " "Warning: Latch registers_bank:rb01\|registers~535 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~631 " "Warning: Latch registers_bank:rb01\|registers~631 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~983 " "Warning: Latch registers_bank:rb01\|registers~983 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~951 " "Warning: Latch registers_bank:rb01\|registers~951 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~919 " "Warning: Latch registers_bank:rb01\|registers~919 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1015 " "Warning: Latch registers_bank:rb01\|registers~1015 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~310 " "Warning: Latch registers_bank:rb01\|registers~310 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~182 " "Warning: Latch registers_bank:rb01\|registers~182 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~54 " "Warning: Latch registers_bank:rb01\|registers~54 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~438 " "Warning: Latch registers_bank:rb01\|registers~438 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~214 " "Warning: Latch registers_bank:rb01\|registers~214 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~342 " "Warning: Latch registers_bank:rb01\|registers~342 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~86 " "Warning: Latch registers_bank:rb01\|registers~86 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~470 " "Warning: Latch registers_bank:rb01\|registers~470 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~150 " "Warning: Latch registers_bank:rb01\|registers~150 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~278 " "Warning: Latch registers_bank:rb01\|registers~278 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~22 " "Warning: Latch registers_bank:rb01\|registers~22 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~406 " "Warning: Latch registers_bank:rb01\|registers~406 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~374 " "Warning: Latch registers_bank:rb01\|registers~374 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~246 " "Warning: Latch registers_bank:rb01\|registers~246 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~118 " "Warning: Latch registers_bank:rb01\|registers~118 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~502 " "Warning: Latch registers_bank:rb01\|registers~502 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~694 " "Warning: Latch registers_bank:rb01\|registers~694 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~726 " "Warning: Latch registers_bank:rb01\|registers~726 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~662 " "Warning: Latch registers_bank:rb01\|registers~662 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~758 " "Warning: Latch registers_bank:rb01\|registers~758 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~854 " "Warning: Latch registers_bank:rb01\|registers~854 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~822 " "Warning: Latch registers_bank:rb01\|registers~822 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~790 " "Warning: Latch registers_bank:rb01\|registers~790 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~886 " "Warning: Latch registers_bank:rb01\|registers~886 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~598 " "Warning: Latch registers_bank:rb01\|registers~598 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~566 " "Warning: Latch registers_bank:rb01\|registers~566 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~534 " "Warning: Latch registers_bank:rb01\|registers~534 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~630 " "Warning: Latch registers_bank:rb01\|registers~630 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~950 " "Warning: Latch registers_bank:rb01\|registers~950 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~982 " "Warning: Latch registers_bank:rb01\|registers~982 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~918 " "Warning: Latch registers_bank:rb01\|registers~918 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1014 " "Warning: Latch registers_bank:rb01\|registers~1014 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~341 " "Warning: Latch registers_bank:rb01\|registers~341 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~213 " "Warning: Latch registers_bank:rb01\|registers~213 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~85 " "Warning: Latch registers_bank:rb01\|registers~85 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~469 " "Warning: Latch registers_bank:rb01\|registers~469 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~181 " "Warning: Latch registers_bank:rb01\|registers~181 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~309 " "Warning: Latch registers_bank:rb01\|registers~309 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~53 " "Warning: Latch registers_bank:rb01\|registers~53 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~437 " "Warning: Latch registers_bank:rb01\|registers~437 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~277 " "Warning: Latch registers_bank:rb01\|registers~277 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~149 " "Warning: Latch registers_bank:rb01\|registers~149 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~21 " "Warning: Latch registers_bank:rb01\|registers~21 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~405 " "Warning: Latch registers_bank:rb01\|registers~405 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~245 " "Warning: Latch registers_bank:rb01\|registers~245 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~373 " "Warning: Latch registers_bank:rb01\|registers~373 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~117 " "Warning: Latch registers_bank:rb01\|registers~117 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~501 " "Warning: Latch registers_bank:rb01\|registers~501 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~821 " "Warning: Latch registers_bank:rb01\|registers~821 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~853 " "Warning: Latch registers_bank:rb01\|registers~853 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~789 " "Warning: Latch registers_bank:rb01\|registers~789 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~885 " "Warning: Latch registers_bank:rb01\|registers~885 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~725 " "Warning: Latch registers_bank:rb01\|registers~725 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~693 " "Warning: Latch registers_bank:rb01\|registers~693 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~661 " "Warning: Latch registers_bank:rb01\|registers~661 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~757 " "Warning: Latch registers_bank:rb01\|registers~757 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~565 " "Warning: Latch registers_bank:rb01\|registers~565 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~597 " "Warning: Latch registers_bank:rb01\|registers~597 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~533 " "Warning: Latch registers_bank:rb01\|registers~533 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~629 " "Warning: Latch registers_bank:rb01\|registers~629 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~981 " "Warning: Latch registers_bank:rb01\|registers~981 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~949 " "Warning: Latch registers_bank:rb01\|registers~949 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~917 " "Warning: Latch registers_bank:rb01\|registers~917 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1013 " "Warning: Latch registers_bank:rb01\|registers~1013 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~308 " "Warning: Latch registers_bank:rb01\|registers~308 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~180 " "Warning: Latch registers_bank:rb01\|registers~180 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~52 " "Warning: Latch registers_bank:rb01\|registers~52 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~436 " "Warning: Latch registers_bank:rb01\|registers~436 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~212 " "Warning: Latch registers_bank:rb01\|registers~212 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~340 " "Warning: Latch registers_bank:rb01\|registers~340 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~84 " "Warning: Latch registers_bank:rb01\|registers~84 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~468 " "Warning: Latch registers_bank:rb01\|registers~468 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~148 " "Warning: Latch registers_bank:rb01\|registers~148 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~276 " "Warning: Latch registers_bank:rb01\|registers~276 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~20 " "Warning: Latch registers_bank:rb01\|registers~20 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~404 " "Warning: Latch registers_bank:rb01\|registers~404 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~372 " "Warning: Latch registers_bank:rb01\|registers~372 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~244 " "Warning: Latch registers_bank:rb01\|registers~244 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~116 " "Warning: Latch registers_bank:rb01\|registers~116 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~500 " "Warning: Latch registers_bank:rb01\|registers~500 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~692 " "Warning: Latch registers_bank:rb01\|registers~692 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~724 " "Warning: Latch registers_bank:rb01\|registers~724 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~660 " "Warning: Latch registers_bank:rb01\|registers~660 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~756 " "Warning: Latch registers_bank:rb01\|registers~756 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~852 " "Warning: Latch registers_bank:rb01\|registers~852 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~820 " "Warning: Latch registers_bank:rb01\|registers~820 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~788 " "Warning: Latch registers_bank:rb01\|registers~788 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~884 " "Warning: Latch registers_bank:rb01\|registers~884 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~596 " "Warning: Latch registers_bank:rb01\|registers~596 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~564 " "Warning: Latch registers_bank:rb01\|registers~564 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~532 " "Warning: Latch registers_bank:rb01\|registers~532 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~628 " "Warning: Latch registers_bank:rb01\|registers~628 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~948 " "Warning: Latch registers_bank:rb01\|registers~948 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~980 " "Warning: Latch registers_bank:rb01\|registers~980 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~916 " "Warning: Latch registers_bank:rb01\|registers~916 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers~1012 " "Warning: Latch registers_bank:rb01\|registers~1012 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[13\] " "Warning: Latch alu:alu01\|result\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[14\] " "Warning: Latch alu:alu01\|result\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[15\] " "Warning: Latch alu:alu01\|result\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[16\] " "Warning: Latch alu:alu01\|result\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[17\] " "Warning: Latch alu:alu01\|result\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[18\] " "Warning: Latch alu:alu01\|result\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[19\] " "Warning: Latch alu:alu01\|result\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[8\] " "Warning: Latch alu:alu01\|result\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[9\] " "Warning: Latch alu:alu01\|result\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[10\] " "Warning: Latch alu:alu01\|result\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[11\] " "Warning: Latch alu:alu01\|result\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_unit_microprogramed:cum01\|brfl_control " "Warning: Latch control_unit_microprogramed:cum01\|brfl_control has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_unit_microprogramed.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/control_unit_microprogramed.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[31\] " "Warning: Latch alu:alu01\|result\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[30\] " "Warning: Latch alu:alu01\|result\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[29\] " "Warning: Latch alu:alu01\|result\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[28\] " "Warning: Latch alu:alu01\|result\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[27\] " "Warning: Latch alu:alu01\|result\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[26\] " "Warning: Latch alu:alu01\|result\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[25\] " "Warning: Latch alu:alu01\|result\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[24\] " "Warning: Latch alu:alu01\|result\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[23\] " "Warning: Latch alu:alu01\|result\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[22\] " "Warning: Latch alu:alu01\|result\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[21\] " "Warning: Latch alu:alu01\|result\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[20\] " "Warning: Latch alu:alu01\|result\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_8ha1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_8ha1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_8ha1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 44 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_on_out VCC " "Warning (13410): Pin \"lcd_on_out\" is stuck at VCC" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_blon_out VCC " "Warning (13410): Pin \"lcd_blon_out\" is stuck at VCC" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_rw_out GND " "Warning (13410): Pin \"lcd_rw_out\" is stuck at GND" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~31 " "Info: Register \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~32 " "Info: Register \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~33 " "Info: Register \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~34 " "Info: Register \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~35 " "Info: Register \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~35\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~36 " "Info: Register \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~36\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|LCD_Controller:u0\|ST~29 " "Info: Register \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|LCD_Controller:u0\|ST~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|LCD_Controller:u0\|ST~30 " "Info: Register \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|LCD_Controller:u0\|ST~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/output_files/musa.map.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/output_files/musa.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5110 " "Info: Implemented 5110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5022 " "Info: Implemented 5022 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Info: Implemented 6 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2170 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2170 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 17:22:36 2014 " "Info: Processing ended: Thu Dec 18 17:22:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Info: Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Info: Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
