Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 31 19:08:13 2018
| Host         : SKY-20170207CJV running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: controller/success_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.316        0.000                      0                   35        0.273        0.000                      0                   35        9.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_11M0592  {0.000 45.211}     90.422          11.059          
clk_50M      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M            17.316        0.000                      0                   35        0.273        0.000                      0                   35        9.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       17.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.316ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.603ns (24.791%)  route 1.829ns (75.209%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.441     4.969    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDCE (Prop_fdce_C_Q)         0.379     5.348 r  controller/state_reg[1]/Q
                         net (fo=20, routed)          0.787     6.134    controller/leds_OBUF[9]
    SLICE_X0Y146         LUT5 (Prop_lut5_I2_O)        0.105     6.239 r  controller/state[0]_i_2/O
                         net (fo=1, routed)           0.551     6.790    controller/state[0]_i_2_n_0
    SLICE_X0Y146         LUT5 (Prop_lut5_I0_O)        0.119     6.909 r  controller/state[0]_i_1/O
                         net (fo=1, routed)           0.492     7.401    controller/state[0]_i_1_n_0
    SLICE_X0Y146         FDCE                                         r  controller/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.686    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  controller/state_reg[0]/C
                         clock pessimism              0.283    24.969    
                         clock uncertainty           -0.035    24.933    
    SLICE_X0Y146         FDCE (Setup_fdce_C_D)       -0.216    24.717    controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                         24.717    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                 17.316    

Slack (MET) :             17.596ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.589ns (24.843%)  route 1.782ns (75.157%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.441     4.969    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDCE (Prop_fdce_C_Q)         0.379     5.348 r  controller/state_reg[0]/Q
                         net (fo=23, routed)          0.917     6.265    controller/leds_OBUF[8]
    SLICE_X0Y143         LUT6 (Prop_lut6_I2_O)        0.105     6.370 r  controller/data[14]_i_2/O
                         net (fo=3, routed)           0.865     7.235    controller/data[14]_i_2_n_0
    SLICE_X0Y143         LUT3 (Prop_lut3_I1_O)        0.105     7.340 r  controller/data[13]_i_1/O
                         net (fo=1, routed)           0.000     7.340    controller/data[13]_i_1_n_0
    SLICE_X0Y143         FDRE                                         r  controller/data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.686    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  controller/data_reg[13]/C
                         clock pessimism              0.255    24.941    
                         clock uncertainty           -0.035    24.905    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)        0.030    24.935    controller/data_reg[13]
  -------------------------------------------------------------------
                         required time                         24.935    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                 17.596    

Slack (MET) :             17.614ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.610ns (25.503%)  route 1.782ns (74.497%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.441     4.969    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDCE (Prop_fdce_C_Q)         0.379     5.348 r  controller/state_reg[0]/Q
                         net (fo=23, routed)          0.917     6.265    controller/leds_OBUF[8]
    SLICE_X0Y143         LUT6 (Prop_lut6_I2_O)        0.105     6.370 r  controller/data[14]_i_2/O
                         net (fo=3, routed)           0.865     7.235    controller/data[14]_i_2_n_0
    SLICE_X0Y143         LUT3 (Prop_lut3_I1_O)        0.126     7.361 r  controller/data[14]_i_1/O
                         net (fo=1, routed)           0.000     7.361    controller/data[14]_i_1_n_0
    SLICE_X0Y143         FDRE                                         r  controller/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.686    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  controller/data_reg[14]/C
                         clock pessimism              0.255    24.941    
                         clock uncertainty           -0.035    24.905    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)        0.069    24.974    controller/data_reg[14]
  -------------------------------------------------------------------
                         required time                         24.974    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                 17.614    

Slack (MET) :             17.818ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/res_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.484ns (24.816%)  route 1.466ns (75.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.441     4.969    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDCE (Prop_fdce_C_Q)         0.379     5.348 f  controller/state_reg[0]/Q
                         net (fo=23, routed)          0.801     6.149    controller/leds_OBUF[8]
    SLICE_X0Y144         LUT5 (Prop_lut5_I2_O)        0.105     6.254 r  controller/res[7]_i_1/O
                         net (fo=8, routed)           0.665     6.919    controller/p_0_out[7]
    SLICE_X0Y145         FDCE                                         r  controller/res_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.686    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y145         FDCE                                         r  controller/res_reg[2]/C
                         clock pessimism              0.255    24.941    
                         clock uncertainty           -0.035    24.905    
    SLICE_X0Y145         FDCE (Setup_fdce_C_CE)      -0.168    24.737    controller/res_reg[2]
  -------------------------------------------------------------------
                         required time                         24.737    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                 17.818    

Slack (MET) :             17.818ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/res_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.484ns (24.816%)  route 1.466ns (75.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.441     4.969    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDCE (Prop_fdce_C_Q)         0.379     5.348 f  controller/state_reg[0]/Q
                         net (fo=23, routed)          0.801     6.149    controller/leds_OBUF[8]
    SLICE_X0Y144         LUT5 (Prop_lut5_I2_O)        0.105     6.254 r  controller/res[7]_i_1/O
                         net (fo=8, routed)           0.665     6.919    controller/p_0_out[7]
    SLICE_X0Y145         FDCE                                         r  controller/res_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.686    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y145         FDCE                                         r  controller/res_reg[3]/C
                         clock pessimism              0.255    24.941    
                         clock uncertainty           -0.035    24.905    
    SLICE_X0Y145         FDCE (Setup_fdce_C_CE)      -0.168    24.737    controller/res_reg[3]
  -------------------------------------------------------------------
                         required time                         24.737    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                 17.818    

Slack (MET) :             17.818ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/res_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.484ns (24.816%)  route 1.466ns (75.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.441     4.969    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDCE (Prop_fdce_C_Q)         0.379     5.348 f  controller/state_reg[0]/Q
                         net (fo=23, routed)          0.801     6.149    controller/leds_OBUF[8]
    SLICE_X0Y144         LUT5 (Prop_lut5_I2_O)        0.105     6.254 r  controller/res[7]_i_1/O
                         net (fo=8, routed)           0.665     6.919    controller/p_0_out[7]
    SLICE_X0Y145         FDCE                                         r  controller/res_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.686    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y145         FDCE                                         r  controller/res_reg[4]/C
                         clock pessimism              0.255    24.941    
                         clock uncertainty           -0.035    24.905    
    SLICE_X0Y145         FDCE (Setup_fdce_C_CE)      -0.168    24.737    controller/res_reg[4]
  -------------------------------------------------------------------
                         required time                         24.737    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                 17.818    

Slack (MET) :             17.818ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/res_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.484ns (24.816%)  route 1.466ns (75.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.441     4.969    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDCE (Prop_fdce_C_Q)         0.379     5.348 f  controller/state_reg[0]/Q
                         net (fo=23, routed)          0.801     6.149    controller/leds_OBUF[8]
    SLICE_X0Y144         LUT5 (Prop_lut5_I2_O)        0.105     6.254 r  controller/res[7]_i_1/O
                         net (fo=8, routed)           0.665     6.919    controller/p_0_out[7]
    SLICE_X0Y145         FDCE                                         r  controller/res_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.686    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y145         FDCE                                         r  controller/res_reg[5]/C
                         clock pessimism              0.255    24.941    
                         clock uncertainty           -0.035    24.905    
    SLICE_X0Y145         FDCE (Setup_fdce_C_CE)      -0.168    24.737    controller/res_reg[5]
  -------------------------------------------------------------------
                         required time                         24.737    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                 17.818    

Slack (MET) :             17.818ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/res_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.484ns (24.816%)  route 1.466ns (75.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.441     4.969    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDCE (Prop_fdce_C_Q)         0.379     5.348 f  controller/state_reg[0]/Q
                         net (fo=23, routed)          0.801     6.149    controller/leds_OBUF[8]
    SLICE_X0Y144         LUT5 (Prop_lut5_I2_O)        0.105     6.254 r  controller/res[7]_i_1/O
                         net (fo=8, routed)           0.665     6.919    controller/p_0_out[7]
    SLICE_X0Y145         FDCE                                         r  controller/res_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.686    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y145         FDCE                                         r  controller/res_reg[6]/C
                         clock pessimism              0.255    24.941    
                         clock uncertainty           -0.035    24.905    
    SLICE_X0Y145         FDCE (Setup_fdce_C_CE)      -0.168    24.737    controller/res_reg[6]
  -------------------------------------------------------------------
                         required time                         24.737    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                 17.818    

Slack (MET) :             17.818ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/res_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.484ns (24.816%)  route 1.466ns (75.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.441     4.969    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDCE (Prop_fdce_C_Q)         0.379     5.348 f  controller/state_reg[0]/Q
                         net (fo=23, routed)          0.801     6.149    controller/leds_OBUF[8]
    SLICE_X0Y144         LUT5 (Prop_lut5_I2_O)        0.105     6.254 r  controller/res[7]_i_1/O
                         net (fo=8, routed)           0.665     6.919    controller/p_0_out[7]
    SLICE_X0Y145         FDCE                                         r  controller/res_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.686    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y145         FDCE                                         r  controller/res_reg[7]/C
                         clock pessimism              0.255    24.941    
                         clock uncertainty           -0.035    24.905    
    SLICE_X0Y145         FDCE (Setup_fdce_C_CE)      -0.168    24.737    controller/res_reg[7]
  -------------------------------------------------------------------
                         required time                         24.737    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                 17.818    

Slack (MET) :             17.904ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/OE_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.484ns (25.960%)  route 1.380ns (74.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.441     4.969    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDCE (Prop_fdce_C_Q)         0.379     5.348 f  controller/state_reg[1]/Q
                         net (fo=20, routed)          0.918     6.265    controller/leds_OBUF[9]
    SLICE_X0Y144         LUT6 (Prop_lut6_I3_O)        0.105     6.370 r  controller/OE_i_1/O
                         net (fo=1, routed)           0.463     6.833    controller/OE_i_1_n_0
    SLICE_X0Y144         FDPE                                         r  controller/OE_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.331    24.686    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y144         FDPE                                         r  controller/OE_reg/C
                         clock pessimism              0.255    24.941    
                         clock uncertainty           -0.035    24.905    
    SLICE_X0Y144         FDPE (Setup_fdpe_C_CE)      -0.168    24.737    controller/OE_reg
  -------------------------------------------------------------------
                         required time                         24.737    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                 17.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 controller/data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.732    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  controller/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141     1.873 r  controller/data_reg[13]/Q
                         net (fo=2, routed)           0.178     2.051    controller/base_ram_data_OBUF[9]
    SLICE_X0Y143         LUT3 (Prop_lut3_I2_O)        0.045     2.096 r  controller/data[13]_i_1/O
                         net (fo=1, routed)           0.000     2.096    controller/data[13]_i_1_n_0
    SLICE_X0Y143         FDRE                                         r  controller/data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.260    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  controller/data_reg[13]/C
                         clock pessimism             -0.527     1.732    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.091     1.823    controller/data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 controller/success_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/success_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.806%)  route 0.203ns (52.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.599     1.733    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y147         FDRE                                         r  controller/success_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.141     1.874 r  controller/success_reg/Q
                         net (fo=22, routed)          0.203     2.078    controller/dpy0_OBUF[0]
    SLICE_X0Y147         LUT6 (Prop_lut6_I5_O)        0.045     2.123 r  controller/success_i_1/O
                         net (fo=1, routed)           0.000     2.123    controller/success_i_1_n_0
    SLICE_X0Y147         FDRE                                         r  controller/success_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.261    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y147         FDRE                                         r  controller/success_reg/C
                         clock pessimism             -0.527     1.733    
    SLICE_X0Y147         FDRE (Hold_fdre_C_D)         0.091     1.824    controller/success_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 controller/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.848%)  route 0.238ns (56.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.732    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  controller/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141     1.873 r  controller/data_reg[12]/Q
                         net (fo=2, routed)           0.238     2.112    controller/base_ram_data_OBUF[8]
    SLICE_X0Y143         LUT3 (Prop_lut3_I2_O)        0.045     2.157 r  controller/data[12]_i_1/O
                         net (fo=1, routed)           0.000     2.157    controller/data[12]_i_1_n_0
    SLICE_X0Y143         FDRE                                         r  controller/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.260    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  controller/data_reg[12]/C
                         clock pessimism             -0.527     1.732    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.092     1.824    controller/data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/WE_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.062%)  route 0.267ns (58.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.732    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDCE (Prop_fdce_C_Q)         0.141     1.873 r  controller/state_reg[0]/Q
                         net (fo=23, routed)          0.267     2.140    controller/leds_OBUF[8]
    SLICE_X1Y144         LUT4 (Prop_lut4_I2_O)        0.045     2.185 r  controller/WE_i_2/O
                         net (fo=1, routed)           0.000     2.185    controller/WE
    SLICE_X1Y144         FDPE                                         r  controller/WE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.260    controller/clk_50M_IBUF_BUFG
    SLICE_X1Y144         FDPE                                         r  controller/WE_reg/C
                         clock pessimism             -0.511     1.748    
    SLICE_X1Y144         FDPE (Hold_fdpe_C_D)         0.091     1.839    controller/WE_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.231ns (45.162%)  route 0.280ns (54.838%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.732    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDCE (Prop_fdce_C_Q)         0.141     1.873 r  controller/state_reg[1]/Q
                         net (fo=20, routed)          0.199     2.073    controller/leds_OBUF[9]
    SLICE_X1Y146         LUT5 (Prop_lut5_I1_O)        0.045     2.118 r  controller/state[2]_i_3/O
                         net (fo=1, routed)           0.081     2.199    controller/state[2]_i_3_n_0
    SLICE_X1Y146         LUT3 (Prop_lut3_I0_O)        0.045     2.244 r  controller/state[2]_i_2/O
                         net (fo=1, routed)           0.000     2.244    controller/state[2]_i_2_n_0
    SLICE_X1Y146         FDCE                                         r  controller/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.260    controller/clk_50M_IBUF_BUFG
    SLICE_X1Y146         FDCE                                         r  controller/state_reg[2]/C
                         clock pessimism             -0.514     1.745    
    SLICE_X1Y146         FDCE (Hold_fdce_C_D)         0.092     1.837    controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 controller/data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.226ns (43.350%)  route 0.295ns (56.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.732    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  controller/data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.128     1.860 r  controller/data_reg[14]/Q
                         net (fo=2, routed)           0.295     2.156    controller/base_ram_data_OBUF[10]
    SLICE_X0Y143         LUT3 (Prop_lut3_I2_O)        0.098     2.254 r  controller/data[14]_i_1/O
                         net (fo=1, routed)           0.000     2.254    controller/data[14]_i_1_n_0
    SLICE_X0Y143         FDRE                                         r  controller/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.260    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  controller/data_reg[14]/C
                         clock pessimism             -0.527     1.732    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.107     1.839    controller/data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/OE_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.819%)  route 0.348ns (65.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.732    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDCE (Prop_fdce_C_Q)         0.141     1.873 f  controller/state_reg[0]/Q
                         net (fo=23, routed)          0.348     2.222    controller/leds_OBUF[8]
    SLICE_X0Y144         LUT3 (Prop_lut3_I1_O)        0.045     2.267 r  controller/OE_i_2/O
                         net (fo=1, routed)           0.000     2.267    controller/OE
    SLICE_X0Y144         FDPE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.260    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y144         FDPE                                         r  controller/OE_reg/C
                         clock pessimism             -0.511     1.748    
    SLICE_X0Y144         FDPE (Hold_fdpe_C_D)         0.091     1.839    controller/OE_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.298ns (50.398%)  route 0.293ns (49.602%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.732    controller/clk_50M_IBUF_BUFG
    SLICE_X1Y146         FDCE                                         r  controller/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.141     1.873 f  controller/state_reg[2]/Q
                         net (fo=19, routed)          0.192     2.065    controller/leds_OBUF[10]
    SLICE_X0Y146         LUT5 (Prop_lut5_I4_O)        0.045     2.110 r  controller/state[1]_i_3/O
                         net (fo=1, routed)           0.101     2.212    controller/state[1]_i_3_n_0
    SLICE_X0Y146         LUT5 (Prop_lut5_I1_O)        0.112     2.324 r  controller/state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.324    controller/state[1]_i_1_n_0
    SLICE_X0Y146         FDCE                                         r  controller/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.260    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  controller/state_reg[1]/C
                         clock pessimism             -0.514     1.745    
    SLICE_X0Y146         FDCE (Hold_fdce_C_D)         0.092     1.837    controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/rdn_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.481%)  route 0.285ns (60.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.732    controller/clk_50M_IBUF_BUFG
    SLICE_X1Y146         FDCE                                         r  controller/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.141     1.873 f  controller/state_reg[2]/Q
                         net (fo=19, routed)          0.186     2.060    controller/leds_OBUF[10]
    SLICE_X1Y144         LUT5 (Prop_lut5_I4_O)        0.045     2.105 r  controller/rdn_i_1/O
                         net (fo=1, routed)           0.099     2.204    controller/rdn_i_1_n_0
    SLICE_X3Y144         FDPE                                         r  controller/rdn_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.260    controller/clk_50M_IBUF_BUFG
    SLICE_X3Y144         FDPE                                         r  controller/rdn_reg/C
                         clock pessimism             -0.511     1.748    
    SLICE_X3Y144         FDPE (Hold_fdpe_C_CE)       -0.039     1.709    controller/rdn_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/wrn_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.902%)  route 0.458ns (71.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.732    controller/clk_50M_IBUF_BUFG
    SLICE_X0Y146         FDCE                                         r  controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDCE (Prop_fdce_C_Q)         0.141     1.873 f  controller/state_reg[0]/Q
                         net (fo=23, routed)          0.458     2.331    controller/leds_OBUF[8]
    SLICE_X4Y144         LUT1 (Prop_lut1_I0_O)        0.045     2.376 r  controller/wrn_i_2/O
                         net (fo=1, routed)           0.000     2.376    controller/wrn_i_2_n_0
    SLICE_X4Y144         FDPE                                         r  controller/wrn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     2.257    controller/clk_50M_IBUF_BUFG
    SLICE_X4Y144         FDPE                                         r  controller/wrn_reg/C
                         clock pessimism             -0.488     1.768    
    SLICE_X4Y144         FDPE (Hold_fdpe_C_D)         0.091     1.859    controller/wrn_reg
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.517    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X1Y147    controller/CE_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X0Y144    controller/OE_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X1Y144    controller/WE_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y142    controller/data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y143    controller/data_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y143    controller/data_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y143    controller/data_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y142    controller/data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y142    controller/data_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X4Y144    controller/wrn_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X1Y147    controller/CE_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X1Y147    controller/CE_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X0Y144    controller/OE_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X0Y144    controller/OE_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X1Y144    controller/WE_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X1Y144    controller/WE_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y142    controller/data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y142    controller/data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y143    controller/data_reg[12]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X1Y147    controller/CE_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X0Y144    controller/OE_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X1Y144    controller/WE_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y142    controller/data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y142    controller/data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y143    controller/data_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y143    controller/data_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y143    controller/data_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y142    controller/data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y142    controller/data_reg[1]/C



