{"Source Block": ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@202:217@HdlStmProcess", "  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :\n    (eth_tx_mode_10m_100m_n_s == 1'b0) ? sys_25m_clk : sys_2m5_clk;\n\n  assign eth_phy_resetn = phy_rst_reg;\n\n  always@ (posedge eth_mdc) begin\n    phy_rst_cnt <= phy_rst_cnt + 4'd1;\n    if (phy_rst_cnt == 4'h0) begin\n      phy_rst_reg <= sys_pll_locked_s;\n    end\n  end\n\n  altddio_out #(.width(1)) i_eth_tx_clk_out (\n    .aset (1'b0),\n    .sset (1'b0),\n    .sclr (1'b0),\n"], "Clone Blocks": [["hdl/projects/usdrx1/a5gt/system_top.v@291:306", "  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :\n    (eth_tx_mode_10m_100m_n_s == 1'b0) ? sys_25m_clk : sys_2m5_clk;\n\n  assign eth_phy_resetn = phy_rst_reg;\n\n  always@ (posedge eth_mdc) begin\n    phy_rst_cnt <= phy_rst_cnt + 4'd1;\n    if (phy_rst_cnt == 4'h0) begin\n      phy_rst_reg <= sys_pll_locked_s;\n    end\n  end\n\n  altddio_out #(.width(1)) i_eth_tx_clk_out (\n    .aset (1'b0),\n    .sset (1'b0),\n    .sclr (1'b0),\n"]], "Diff Content": {"Delete": [[210, "      phy_rst_reg <= sys_pll_locked_s;\n"]], "Add": [[210, "      phy_rst_reg <= sys_pll_locked;\n"], [212, "  fmcjesdadc1_spi i_fmcjesdadc1_spi (\n"], [212, "    .spi_csn (spi_csn),\n"], [212, "    .spi_clk (spi_clk),\n"], [212, "    .spi_mosi (spi_mosi),\n"], [212, "    .spi_miso (spi_miso),\n"], [212, "    .spi_sdio (spi_sdio));\n"], [212, "  ad_iobuf #(.DATA_WIDTH(27)) i_iobuf_bd (\n"], [212, "    .dio_t ({11'h7ff, 16'h0}),\n"], [212, "    .dio_i (gpio_o[26:0]),\n"], [212, "    .dio_o (gpio_i[26:0]),\n"], [212, "    .dio_p (gpio_bd));\n"]]}}