# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SPI_Master_Slave.srcs/sources_1/new/Master_SPI.v" \
"../../../../SPI_Master_Slave.srcs/sources_1/new/Slave_SPI.v" \
"../../../../SPI_Master_Slave.srcs/sim_1/new/simulation.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
