--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml UP.twx UP.ncd -o UP.twr UP.pcf -ucf UP.ucf

Design file:              UP.ncd
Physical constraint file: UP.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CLR         |    2.499(R)|      SLOW  |   -0.316(R)|      SLOW  |CLK_BUFGP         |   0.000|
SS          |    2.043(R)|      SLOW  |   -0.500(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
an<0>       |         7.981(R)|      SLOW  |         3.988(R)|      FAST  |CLK_BUFGP         |   0.000|
an<1>       |         8.195(R)|      SLOW  |         4.133(R)|      FAST  |CLK_BUFGP         |   0.000|
an<2>       |         8.236(R)|      SLOW  |         4.067(R)|      FAST  |CLK_BUFGP         |   0.000|
an<3>       |         8.334(R)|      SLOW  |         4.145(R)|      FAST  |CLK_BUFGP         |   0.000|
seg<1>      |         9.809(R)|      SLOW  |         4.510(R)|      FAST  |CLK_BUFGP         |   0.000|
seg<2>      |        10.268(R)|      SLOW  |         4.462(R)|      FAST  |CLK_BUFGP         |   0.000|
seg<3>      |         9.597(R)|      SLOW  |         4.377(R)|      FAST  |CLK_BUFGP         |   0.000|
seg<4>      |         9.599(R)|      SLOW  |         4.377(R)|      FAST  |CLK_BUFGP         |   0.000|
seg<5>      |        10.226(R)|      SLOW  |         4.432(R)|      FAST  |CLK_BUFGP         |   0.000|
seg<6>      |         9.798(R)|      SLOW  |         4.461(R)|      FAST  |CLK_BUFGP         |   0.000|
seg<7>      |         9.423(R)|      SLOW  |         4.280(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.834|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 22 12:27:44 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 162 MB



