EESchema-LIBRARY Version 2.3  Date: czw, 4 cze 2015, 14:33:11
#encoding utf-8
#
# STM32F030F4P
#
DEF STM32F030F4P U 0 40 Y Y 1 F N
F0 "U" -1500 800 60 H V L CNN
F1 "STM32F030F4P" -1500 -900 60 H V L CNN
F2 "~" 2250 7750 60 H V C CNN
F3 "~" 2250 7750 60 H V C CNN
$FPLIST
 TSSOP20
$ENDFPLIST
DRAW
S -1500 750 1500 -800 0 1 0 N
X BOOT0 1 -1650 650 150 R 50 43 1 1 I
X PF0/OSC_IN/I2C1_SDA 2 -1650 400 150 R 50 43 1 1 I
X PC15/OSC32_OUT 3 -1650 300 150 R 50 43 1 1 I
X NRST 4 -1650 550 150 R 50 43 1 1 I
X VDDA 5 -1650 -450 150 R 50 43 1 1 I
X PA0/USART1_CTS/ADC_IN0/RTC_TAMP2/WKUP1 6 1650 650 150 L 50 43 1 1 I
X PA1/USART1_RTS/EVENTOUT/ADC_IN1 7 1650 550 150 L 50 43 1 1 I
X PA2/USART1_TX/ADC_IN2 8 1650 450 150 L 50 43 1 1 I
X PA3/USART1_RX/ADC_IN3 9 1650 350 150 L 50 43 1 1 I
X PA4/SPI1_NSS/USART1_CK/TIM14_CH1/ADC_IN4 10 1650 250 150 L 50 43 1 1 I
X PA14/SWCLK/USART1_TX 20 1650 -550 150 L 50 43 1 1 I
X PA5/SPI1_SCK/ADC_IN5 11 1650 150 150 L 50 43 1 1 I
X PA6/SPI1_MISO/TIM3_CH1/TIM1_BKIN/TIM16_CH1/EVENTOUT/ADC_IN6 12 1650 50 150 L 50 43 1 1 I
X PA7/SPI1_MOSI/TIM3_CH2/TIM14_CH1/TIM1_CH1N/TIM17_CH1/EVENTOUT/ADC_IN17 13 1650 -50 150 L 50 43 1 1 I
X PB1/TIM3_CH4/TIM14_CH1/TIM1_CH3N/ADC_IN9 14 1650 -700 150 L 50 43 1 1 I
X VSS 15 -1650 -700 150 R 50 43 1 1 I
X VDD 16 -1650 -350 150 R 50 43 1 1 I
X PA9/USART1_TX/TIM1_CH2 17 1650 -200 150 L 50 43 1 1 I
X PA10/USART1_RX/TIM1_CH3/TIM17_BKIN 18 1650 -300 150 L 50 43 1 1 I
X PA13/SWDIO/IR_OUT 19 1650 -450 150 L 50 43 1 1 I
ENDDRAW
ENDDEF
#
# STM32F030K6T
#
DEF STM32F030K6T U 0 40 Y Y 1 F N
F0 "U" -1500 1300 60 H V L CNN
F1 "STM32F030K6T" -1500 -1350 60 H V L CNN
F2 "~" 2250 7750 60 H V C CNN
F3 "~" 2250 7750 60 H V C CNN
$FPLIST
 LQFP32
$ENDFPLIST
DRAW
S -1500 1250 1500 -1250 0 1 0 N
X VDD 1 -1650 -700 150 R 50 43 1 1 I
X PF0/OSC_IN/I2C1_SDA 2 -1650 900 150 R 50 43 1 1 I
X PC15/OSC32_OUT 3 -1650 800 150 R 50 43 1 1 I
X NRST 4 -1650 1050 150 R 50 43 1 1 I
X VDDA 5 -1650 -900 150 R 50 43 1 1 I
X PA0/USART1_CTS/ADC_IN0/RTC_TAMP2/WKUP1 6 1650 1150 150 L 50 43 1 1 I
X PA1/USART1_RTS/EVENTOUT/ADC_IN1 7 1650 1050 150 L 50 43 1 1 I
X PA2/USART1_TX/ADC_IN2 8 1650 950 150 L 50 43 1 1 I
X PA3/USART1_RX/ADC_IN3 9 1650 850 150 L 50 43 1 1 I
X PA4/SPI1_NSS/USART1_CK/TIM14_CH1/ADC_IN4 10 1650 750 150 L 50 43 1 1 I
X PA10/USART1_RX/TIM1_CH3/TIM17_BKIN 20 1650 150 150 L 50 43 1 1 I
X PB7/I2C1_SDA/USART1_RX/TIM17_CH1N 30 1650 -1150 150 L 50 43 1 1 I
X PA5/SPI1_SCK/ADC_IN5 11 1650 650 150 L 50 43 1 1 I
X PA11/USART1_CTS/TIM1_CH4/EVENTOUT 21 1650 50 150 L 50 43 1 1 I
X BOOT0 31 -1650 1150 150 R 50 43 1 1 I
X PA6/SPI1_MISO/TIM3_CH1/TIM1_BKIN/TIM16_CH1/EVENTOUT/ADC_IN6 12 1650 550 150 L 50 43 1 1 I
X PA12/USART1_RTS/TIM1_ETR/EVENTOUT 22 1650 -50 150 L 50 43 1 1 I
X VSS 32 -1650 -1150 150 R 50 43 1 1 I
X PA7/SPI1_MOSI/TIM3_CH2/TIM14_CH1/TIM1_CH1N/TIM17_CH1/EVENTOUT/ADC_IN17 13 1650 450 150 L 50 43 1 1 I
X PA13/SWDIO/IR_OUT 23 1650 -150 150 L 50 43 1 1 I
X PB0/TIM3_CH3/TIM1_CH2N/EVENTOUT/ADC_IN8 14 1650 -500 150 L 50 43 1 1 I
X PA14/SWCLK/USART1_TX 24 1650 -250 150 L 50 43 1 1 I
X PB1/TIM3_CH4/TIM14_CH1/TIM1_CH3N/ADC_IN9 15 1650 -600 150 L 50 43 1 1 I
X PA15/SPI1_NSS/USART1_RX/EVENTOUT 25 1650 -350 150 L 50 43 1 1 I
X VSS 16 -1650 -1050 150 R 50 43 1 1 I
X PB3/SPI1_SCK/EVENTOUT 26 1650 -750 150 L 50 43 1 1 I
X VDD 17 -1650 -800 150 R 50 43 1 1 I
X PB4/SPI1_MISO/TIM3_CH1/EVENTOUT 27 1650 -850 150 L 50 43 1 1 I
X PA8/USART1_CK/TIM1_CH1/EVENTOUT/MCO 18 1650 350 150 L 50 43 1 1 I
X PB5/SPI1_MOSI/I2C1_SMBA/TIM16_BKIN/TIM3_CH2 28 1650 -950 150 L 50 43 1 1 I
X PA9/USART1_TX/TIM1_CH2 19 1650 250 150 L 50 43 1 1 I
X PB6/I2C1_SCL/USART1_TX/TIM16_CH1N 29 1650 -1050 150 L 50 43 1 1 I
ENDDRAW
ENDDEF
#
#End Library
