// Seed: 2277678287
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign module_2.id_5 = 0;
  logic id_3;
  logic [1 : $realtime] id_4, id_5, id_6, id_7;
  parameter id_8 = -1 - (-1);
endmodule
module module_1 #(
    parameter id_1 = 32'd96
) (
    output wor   id_0,
    input  uwire _id_1,
    input  wire  id_2,
    output wand  id_3
);
  wire [id_1 : ~  id_1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd94,
    parameter id_5 = 32'd54,
    parameter id_9 = 32'd23
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  module_0 modCall_1 (
      id_2,
      id_15
  );
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire _id_9;
  output wire id_8;
  inout logic [7:0] id_7;
  output wire id_6;
  inout wire _id_5;
  input wire id_4;
  inout wire _id_3;
  input wire id_2;
  output wire id_1;
  wire [id_9 : $realtime] id_16;
  assign id_7[{id_3, 1+id_5}] = 1;
  wire  id_17;
  logic id_18 = 1;
  always @(posedge id_2 or posedge -1'b0) id_18 = -1 ? 1'h0 : -1;
  assign id_13 = 1 ^ 1 ^ id_18 ? id_4 : id_9;
  assign id_5  = id_5;
  wire id_19;
endmodule
