// Seed: 1262214473
module module_0 (
    input tri id_0,
    output wor id_1,
    input wire id_2,
    output supply1 id_3,
    input tri id_4
    , id_6
);
  wire id_7;
  assign id_1 = 1;
  genvar id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri1 id_5,
    output supply1 id_6,
    output wire id_7,
    input tri1 id_8
    , id_19,
    output tri id_9
    , id_20,
    input uwire id_10,
    output tri1 id_11,
    output uwire id_12,
    output uwire id_13,
    input tri id_14,
    input uwire id_15,
    input supply1 id_16,
    input supply1 id_17
);
  module_0 modCall_1 (
      id_15,
      id_11,
      id_15,
      id_13,
      id_4
  );
endmodule
