[{"commit":{"message":"8366076: arm32: Fix register allocation for vector instructions\n\nArm32 has 32 double-precision floating point registers, the first 16 of\nwhich coincide with the 32 single-precision floating point registers.\nSome vector-operation nodes were implemented in terms of scalar\ninstructions, which only really works for the first 16 doubles. This\ncommit addresses that."},"files":[{"filename":"src\/hotspot\/cpu\/arm\/arm.ad"},{"filename":"src\/hotspot\/cpu\/arm\/arm_32.ad"}],"sha":"7b7f61fe2ff70a5d7396602117add0409eaaf7b4"}]