# Reading D:/Program Files/ModelSim/tcl/vsim/pref.tcl
# OpenFile D:/OneDrive/PolyCourse/AdHardwareDesign/LC2/Assignment1/Divider/Devider.mpf
# Loading project Devider
vsim -gui work.test
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui D:\OneDrive\PolyCourse\AdHardwareDesign\LC2\Assignment1\Divider\Devider.mpf 
# Start time: 14:25:11 on Oct 05,2015
# Loading work.test
# Loading work.Divider
# Loading work.Reg
# Loading work.Reg21
# Loading work.Subtractor
# Loading work.Comparator
# Loading work.Counter
# Loading work.FSM
# ** Warning: (vsim-3015) D:/OneDrive/PolyCourse/AdHardwareDesign/LC2/Assignment1/Divider/Divider.v(150): [PCDPC] - Port size (8) does not match connection size (1) for port 'in'. The port definition is at: D:/OneDrive/PolyCourse/AdHardwareDesign/LC2/Assignment1/Divider/Divider.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /test/div/done_reg File: D:/OneDrive/PolyCourse/AdHardwareDesign/LC2/Assignment1/Divider/Divider.v
# ** Warning: (vsim-3015) D:/OneDrive/PolyCourse/AdHardwareDesign/LC2/Assignment1/Divider/Divider.v(150): [PCDPC] - Port size (8) does not match connection size (1) for port 'out'. The port definition is at: D:/OneDrive/PolyCourse/AdHardwareDesign/LC2/Assignment1/Divider/Divider.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /test/div/done_reg File: D:/OneDrive/PolyCourse/AdHardwareDesign/LC2/Assignment1/Divider/Divider.v
ls
# Devider.cr.mti  Divider.v  FSM.v         test.v      vsim.wlf        
# Devider.mpf     FSM.jpeg   devider.jpeg  transcript                  
# 
# work:
# _info  _lib.qdb  _lib1_27.qdb  _lib1_27.qpg  _lib1_27.qtl  _vmake                
add wave -position insertpoint  \
sim:/test/clk \
sim:/test/rst \
sim:/test/divider \
sim:/test/dividend \
sim:/test/done \
sim:/test/quotient \
sim:/test/reminder
run
run
run
run
run
run
run
run
run
run
# End time: 14:32:59 on Oct 05,2015, Elapsed time: 0:07:48
# Errors: 0, Warnings: 2
