library ieee;
use ieee.std_logic_1164.all;

entity hex_7_seg_decode is

    port(
        bits_4 : in std_logic_vector(0 to 3);
        a : out std_logic_vector;
        b : out std_logic_vector;
        c : out std_logic_vector;
        d : out std_logic_vector;
        e : out std_logic_vector;
        f : out std_logic_vector;
        g : out std_logic_vector;
        dp : out std_logic_vector; 
    
    );

end hex_7_seg_decode;